Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  6 01:52:06 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file image_dvi_top_timing_summary_routed.rpt -pb image_dvi_top_timing_summary_routed.pb -rpx image_dvi_top_timing_summary_routed.rpx -warn_on_violation
| Design       : image_dvi_top
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 320 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.135        0.000                      0                 1072        0.046        0.000                      0                 1072       -0.808       -3.370                       9                   333  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk                                  {0.000 4.000}        8.000           125.000         
  clk_out1_clk_148MHz_clk_wiz_0_0    {0.000 3.367}        6.734           148.500         
    CLKFBIN                          {0.000 3.367}        6.734           148.500         
    PixelClkIO                       {0.000 3.367}        6.734           148.500         
    SerialClkIO                      {0.000 0.673}        1.347           742.500         
  clkfbout_clk_148MHz_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                          {0.000 4.000}        8.000           125.000         
  clk_out1_clk_148MHz_clk_wiz_0_0_1  {0.000 3.367}        6.734           148.500         
    CLKFBIN_1                        {0.000 3.367}        6.734           148.500         
    PixelClkIO_1                     {0.000 3.367}        6.734           148.500         
    SerialClkIO_1                    {0.000 0.673}        1.347           742.500         
  clkfbout_clk_148MHz_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_clk_148MHz_clk_wiz_0_0          0.135        0.000                      0                 1032        0.160        0.000                      0                 1032        1.367        0.000                       0                   307  
    CLKFBIN                                                                                                                                                                            5.485        0.000                       0                     2  
    PixelClkIO                                                                                                                                                                         4.579        0.000                       0                    10  
    SerialClkIO                                                                                                                                                                       -0.808       -3.370                       9                    10  
  clkfbout_clk_148MHz_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_clk_148MHz_clk_wiz_0_0_1        0.136        0.000                      0                 1032        0.160        0.000                      0                 1032        1.367        0.000                       0                   307  
    CLKFBIN_1                                                                                                                                                                          5.485        0.000                       0                     2  
    PixelClkIO_1                                                                                                                                                                       4.579        0.000                       0                    10  
    SerialClkIO_1                                                                                                                                                                     -0.808       -3.370                       9                    10  
  clkfbout_clk_148MHz_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_148MHz_clk_wiz_0_0_1  clk_out1_clk_148MHz_clk_wiz_0_0          0.135        0.000                      0                 1032        0.046        0.000                      0                 1032  
clk_out1_clk_148MHz_clk_wiz_0_0    PixelClkIO                               1.525        0.000                      0                   36        0.227        0.000                      0                   36  
clk_out1_clk_148MHz_clk_wiz_0_0_1  PixelClkIO                               1.526        0.000                      0                   36        0.228        0.000                      0                   36  
clk_out1_clk_148MHz_clk_wiz_0_0    clk_out1_clk_148MHz_clk_wiz_0_0_1        0.135        0.000                      0                 1032        0.046        0.000                      0                 1032  
clk_out1_clk_148MHz_clk_wiz_0_0    PixelClkIO_1                             1.525        0.000                      0                   36        0.227        0.000                      0                   36  
clk_out1_clk_148MHz_clk_wiz_0_0_1  PixelClkIO_1                             1.526        0.000                      0                   36        0.228        0.000                      0                   36  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                         From Clock                         To Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                         ----------                         --------                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                  clk_out1_clk_148MHz_clk_wiz_0_0    clk_out1_clk_148MHz_clk_wiz_0_0          5.045        0.000                      0                    4        0.427        0.000                      0                    4  
**async_default**                  clk_out1_clk_148MHz_clk_wiz_0_0_1  clk_out1_clk_148MHz_clk_wiz_0_0          5.045        0.000                      0                    4        0.313        0.000                      0                    4  
**async_default**                  clk_out1_clk_148MHz_clk_wiz_0_0    clk_out1_clk_148MHz_clk_wiz_0_0_1        5.045        0.000                      0                    4        0.313        0.000                      0                    4  
**async_default**                  clk_out1_clk_148MHz_clk_wiz_0_0_1  clk_out1_clk_148MHz_clk_wiz_0_0_1        5.046        0.000                      0                    4        0.427        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.333ns (52.553%)  route 3.009ns (47.447%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.149     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     4.321 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.860     5.180    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.298     5.478 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     5.690 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.690    color_8_24_0/rom_dout[5]
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.359ns (54.108%)  route 2.849ns (45.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 5.389 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.719    -0.639    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.815 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.403     4.218    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[7]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.342    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21_n_0
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.580 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.446     5.026    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.298     5.324 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.324    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X26Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.569 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.569    color_8_24_0/rom_dout[7]
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.487     5.389    color_8_24_0/clk_148_out
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.473     5.862    
                         clock uncertainty           -0.114     5.748    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.064     5.812    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.332ns (53.238%)  route 2.927ns (46.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.000     3.799    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X24Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.923 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.923    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     4.170 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.926     5.097    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.395 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     5.604 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.604    color_8_24_0/rom_dout[4]
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.113     5.874    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.335ns (54.124%)  route 2.827ns (45.876%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.269     4.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[1]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.192 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     4.192    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16_n_0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     4.439 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.558     4.997    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.298     5.295 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.295    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X22Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[1]
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.064     5.824    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.332ns (54.100%)  route 2.827ns (45.900%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.036     3.838    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[3]
    SLICE_X23Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12_n_0
    SLICE_X23Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.179 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.791     4.970    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.299     5.269 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.269    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X22Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[3]
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.362ns (54.215%)  route 2.839ns (45.785%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.177     3.979    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[0]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.103    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     4.348 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.663     5.011    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.309 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.309    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     5.550 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.550    color_8_24_0/rom_dout[0]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.330ns (54.078%)  route 2.828ns (45.922%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.306     4.108    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.477 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.522     4.999    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.297 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.297    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.506 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.506    color_8_24_0/rom_dout[2]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 3.334ns (54.070%)  route 2.832ns (45.930%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.714    -0.644    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.810 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.521     3.331    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[6]
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.455    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_n_0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     3.696 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.312     5.007    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.305 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.305    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X25Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     5.522 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.522    color_8_24_0/rom_dout[6]
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.588     5.990    
                         clock uncertainty           -0.114     5.876    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.064     5.940    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.456ns (8.344%)  route 5.009ns (91.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 5.437 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.653    -0.705    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          5.009     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.535     5.437    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.911    
                         clock uncertainty           -0.114     5.797    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     5.231    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.342%)  route 5.010ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.652    -0.706    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.250 r  color_8_24_0/addr_sig_reg[5]/Q
                         net (fo=58, routed)          5.010     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.545     5.447    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.921    
                         clock uncertainty           -0.114     5.807    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.241    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.241    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.578    -0.482    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.262    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.845    -0.718    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.482    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.422    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.251%)  route 0.283ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          0.283    -0.083    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.487%)  route 0.293ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.293    -0.073    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.281%)  route 0.296ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.555    -0.505    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.296    -0.069    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.297    -0.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_ctrl_0/counter_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.549    -0.511    vga_ctrl_0/clk_148_out
    SLICE_X28Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  vga_ctrl_0/counter_v_reg[6]/Q
                         net (fo=9, routed)           0.085    -0.262    vga_ctrl_0/vcount_sig[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  vga_ctrl_0/counter_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_ctrl_0/counter_v[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.816    -0.747    vga_ctrl_0/clk_148_out
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_ctrl_0/counter_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X40Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.222    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.177 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.859    -0.704    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.458    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.367    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[9]/Q
                         net (fo=58, routed)          0.312    -0.054    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.862    -0.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148    -0.336 f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.263    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.098    -0.165 r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.235    -0.484    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.364    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.935%)  route 0.315ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.315    -0.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_148MHz_clk_wiz_0_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y36     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y36     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y19     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y19     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y17     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y17     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y16     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y16     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y60     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y62     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_21_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X7Y63      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X11Y23     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_93_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y67     color_8_24_0/addr_sig_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y67     color_8_24_0/addr_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y68     color_8_24_0/addr_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y68     color_8_24_0/addr_sig_reg[13]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y65     color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y60     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y62     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_21_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X7Y63      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y46      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_45_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y66     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X26Y70     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X26Y35     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_81_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN
  To Clock:  CLKFBIN

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO
  To Clock:  PixelClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y74    rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y73    rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y92    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y91    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y98    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y97    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y96    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y95    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO
  To Clock:  SerialClkIO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi_0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y74    rgb2dvi_0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y73    rgb2dvi_0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y92    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y91    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y98    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y97    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y96    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y95    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_148MHz_clk_wiz_0_0
  To Clock:  clkfbout_clk_148MHz_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_148MHz_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_0/clk_148/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.333ns (52.553%)  route 3.009ns (47.447%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.149     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     4.321 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.860     5.180    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.298     5.478 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     5.690 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.690    color_8_24_0/rom_dout[5]
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.113     5.763    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.064     5.827    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.245ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.359ns (54.108%)  route 2.849ns (45.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 5.389 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.719    -0.639    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.815 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.403     4.218    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[7]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.342    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21_n_0
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.580 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.446     5.026    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.298     5.324 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.324    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X26Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.569 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.569    color_8_24_0/rom_dout[7]
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.487     5.389    color_8_24_0/clk_148_out
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.473     5.862    
                         clock uncertainty           -0.113     5.750    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.064     5.814    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          5.814    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.332ns (53.238%)  route 2.927ns (46.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.000     3.799    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X24Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.923 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.923    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     4.170 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.926     5.097    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.395 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     5.604 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.604    color_8_24_0/rom_dout[4]
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.113     5.763    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.113     5.876    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          5.876    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.335ns (54.124%)  route 2.827ns (45.876%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.269     4.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[1]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.192 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     4.192    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16_n_0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     4.439 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.558     4.997    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.298     5.295 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.295    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X22Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[1]
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.113     5.762    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.064     5.826    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          5.826    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.332ns (54.100%)  route 2.827ns (45.900%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.036     3.838    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[3]
    SLICE_X23Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12_n_0
    SLICE_X23Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.179 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.791     4.970    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.299     5.269 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.269    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X22Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[3]
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.113     5.763    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.064     5.827    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          5.827    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.362ns (54.215%)  route 2.839ns (45.785%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.177     3.979    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[0]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.103    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     4.348 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.663     5.011    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.309 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.309    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     5.550 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.550    color_8_24_0/rom_dout[0]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.113     5.762    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.875    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.369ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.330ns (54.078%)  route 2.828ns (45.922%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.306     4.108    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.477 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.522     4.999    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.297 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.297    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.506 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.506    color_8_24_0/rom_dout[2]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.113     5.762    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.875    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          5.875    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.419ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 3.334ns (54.070%)  route 2.832ns (45.930%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.714    -0.644    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.810 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.521     3.331    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[6]
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.455    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_n_0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     3.696 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.312     5.007    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.305 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.305    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X25Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     5.522 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.522    color_8_24_0/rom_dout[6]
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.588     5.990    
                         clock uncertainty           -0.113     5.877    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.064     5.941    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          5.941    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.472ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.456ns (8.344%)  route 5.009ns (91.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 5.437 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.653    -0.705    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          5.009     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.535     5.437    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.911    
                         clock uncertainty           -0.113     5.798    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     5.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.232    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.472    

Slack (MET) :             0.482ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.342%)  route 5.010ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.652    -0.706    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.250 r  color_8_24_0/addr_sig_reg[5]/Q
                         net (fo=58, routed)          5.010     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.545     5.447    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.921    
                         clock uncertainty           -0.113     5.808    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.242    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.242    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.578    -0.482    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.262    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.845    -0.718    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.482    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.422    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.422    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.251%)  route 0.283ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          0.283    -0.083    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.487%)  route 0.293ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.293    -0.073    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.281%)  route 0.296ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.555    -0.505    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.296    -0.069    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.297    -0.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_ctrl_0/counter_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.549    -0.511    vga_ctrl_0/clk_148_out
    SLICE_X28Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  vga_ctrl_0/counter_v_reg[6]/Q
                         net (fo=9, routed)           0.085    -0.262    vga_ctrl_0/vcount_sig[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  vga_ctrl_0/counter_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_ctrl_0/counter_v[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.816    -0.747    vga_ctrl_0/clk_148_out
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/C
                         clock pessimism              0.248    -0.498    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.406    vga_ctrl_0/counter_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X40Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.222    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.177 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.859    -0.704    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.458    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.367    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[9]/Q
                         net (fo=58, routed)          0.312    -0.054    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.862    -0.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.249    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148    -0.336 f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.263    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.098    -0.165 r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.235    -0.484    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.364    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.935%)  route 0.315ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.315    -0.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.250    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.199    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_148MHz_clk_wiz_0_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y36     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB18_X2Y36     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[56].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y19     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X2Y19     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y17     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X1Y17     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y16     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y16     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X0Y9      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[23].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y60     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y62     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_21_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X7Y63      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X11Y23     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_93_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y67     color_8_24_0/addr_sig_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y67     color_8_24_0/addr_sig_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y68     color_8_24_0/addr_sig_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y68     color_8_24_0/addr_sig_reg[13]/C
High Pulse Width  Slow    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         3.367       1.367      PLLE2_ADV_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKIN1
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X31Y65     color_8_24_0/addr_sig_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X34Y60     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_9_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y62     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_21_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X7Y63      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_33_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X8Y46      picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_45_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X35Y66     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[26].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_57_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X26Y70     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_69_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         3.367       2.867      SLICE_X26Y35     picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[33].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_cooolgate_en_gate_81_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  CLKFBIN_1
  To Clock:  CLKFBIN_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.485ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLKFBIN_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        6.734       45.899     PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  PixelClkIO_1
  To Clock:  PixelClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClkIO_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         6.734       4.579      BUFGCTRL_X0Y0   rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y74    rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y73    rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y92    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y91    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y98    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y97    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y96    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period  n/a     OSERDESE2/CLKDIV   n/a            1.667         6.734       5.067      OLOGIC_X0Y95    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period  n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         6.734       5.485      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       6.734       153.266    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  SerialClkIO_1
  To Clock:  SerialClkIO_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            9  Failing Endpoints,  Worst Slack       -0.808ns,  Total Violation       -3.370ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SerialClkIO_1
Waveform(ns):       { 0.000 0.673 }
Period(ns):         1.347
Sources:            { rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         1.347       -0.808     BUFGCTRL_X0Y1   rgb2dvi_0/ClockGenInternal.ClockGenX/SerialClk_BUFG_inst/I
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y74    rgb2dvi_0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y73    rgb2dvi_0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y92    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y91    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y98    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y97    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y96    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK      n/a            1.667         1.347       -0.320     OLOGIC_X0Y95    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         1.347       0.098      PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       1.347       158.653    PLLE2_ADV_X0Y0  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_148MHz_clk_wiz_0_0_1
  To Clock:  clkfbout_clk_148MHz_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_148MHz_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_0/clk_148/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X0Y1  clk_0/clk_148/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.333ns (52.553%)  route 3.009ns (47.447%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.149     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     4.321 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.860     5.180    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.298     5.478 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     5.690 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.690    color_8_24_0/rom_dout[5]
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.359ns (54.108%)  route 2.849ns (45.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 5.389 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.719    -0.639    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.815 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.403     4.218    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[7]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.342    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21_n_0
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.580 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.446     5.026    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.298     5.324 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.324    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X26Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.569 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.569    color_8_24_0/rom_dout[7]
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.487     5.389    color_8_24_0/clk_148_out
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.473     5.862    
                         clock uncertainty           -0.114     5.748    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.064     5.812    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.332ns (53.238%)  route 2.927ns (46.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.000     3.799    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X24Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.923 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.923    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     4.170 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.926     5.097    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.395 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     5.604 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.604    color_8_24_0/rom_dout[4]
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.113     5.874    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.335ns (54.124%)  route 2.827ns (45.876%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.269     4.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[1]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.192 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     4.192    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16_n_0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     4.439 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.558     4.997    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.298     5.295 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.295    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X22Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[1]
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.064     5.824    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.332ns (54.100%)  route 2.827ns (45.900%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.036     3.838    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[3]
    SLICE_X23Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12_n_0
    SLICE_X23Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.179 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.791     4.970    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.299     5.269 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.269    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X22Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[3]
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.362ns (54.215%)  route 2.839ns (45.785%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.177     3.979    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[0]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.103    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     4.348 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.663     5.011    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.309 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.309    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     5.550 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.550    color_8_24_0/rom_dout[0]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.330ns (54.078%)  route 2.828ns (45.922%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.306     4.108    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.477 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.522     4.999    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.297 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.297    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.506 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.506    color_8_24_0/rom_dout[2]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 3.334ns (54.070%)  route 2.832ns (45.930%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.714    -0.644    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.810 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.521     3.331    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[6]
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.455    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_n_0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     3.696 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.312     5.007    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.305 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.305    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X25Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     5.522 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.522    color_8_24_0/rom_dout[6]
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.588     5.990    
                         clock uncertainty           -0.114     5.876    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.064     5.940    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.456ns (8.344%)  route 5.009ns (91.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 5.437 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.653    -0.705    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          5.009     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.535     5.437    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.911    
                         clock uncertainty           -0.114     5.797    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     5.231    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.342%)  route 5.010ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.652    -0.706    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.250 r  color_8_24_0/addr_sig_reg[5]/Q
                         net (fo=58, routed)          5.010     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.545     5.447    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.921    
                         clock uncertainty           -0.114     5.807    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.241    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.241    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.578    -0.482    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.262    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.845    -0.718    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.308    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.251%)  route 0.283ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          0.283    -0.083    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.487%)  route 0.293ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.293    -0.073    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.281%)  route 0.296ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.555    -0.505    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.296    -0.069    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.297    -0.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_ctrl_0/counter_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.549    -0.511    vga_ctrl_0/clk_148_out
    SLICE_X28Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  vga_ctrl_0/counter_v_reg[6]/Q
                         net (fo=9, routed)           0.085    -0.262    vga_ctrl_0/vcount_sig[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  vga_ctrl_0/counter_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_ctrl_0/counter_v[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.816    -0.747    vga_ctrl_0/clk_148_out
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.114    -0.384    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.292    vga_ctrl_0/counter_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X40Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.222    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.177 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.859    -0.704    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.458    
                         clock uncertainty            0.114    -0.344    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.253    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[9]/Q
                         net (fo=58, routed)          0.312    -0.054    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.862    -0.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
                         clock uncertainty            0.114    -0.318    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.135    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148    -0.336 f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.263    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.098    -0.165 r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.235    -0.484    
                         clock uncertainty            0.114    -0.370    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.250    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.935%)  route 0.315ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.315    -0.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.419ns (6.021%)  route 6.540ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.540     6.323    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.419ns (6.022%)  route 6.539ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.539     6.322    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.419ns (6.151%)  route 6.393ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.393     6.176    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 0.419ns (6.278%)  route 6.255ns (93.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.255     6.037    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.419ns (6.379%)  route 6.150ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.150     5.933    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.419ns (6.421%)  route 6.106ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.106     5.889    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 0.419ns (6.427%)  route 6.101ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.101     5.884    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.419ns (6.570%)  route 5.958ns (93.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.958     5.741    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.738    -0.620    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.456    -0.164 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=2, routed)           5.763     5.599    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.259    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.456ns (7.496%)  route 5.627ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.456    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           5.627     5.465    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.260    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.128ns (4.617%)  route 2.644ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.644     2.288    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.176     1.844    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.141ns (6.059%)  route 2.186ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y94         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.186     1.855    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.574    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.164ns (7.034%)  route 2.168ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.168     1.860    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.128ns (4.523%)  route 2.702ns (95.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.702     2.346    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.141ns (6.035%)  route 2.195ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=2, routed)           2.195     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.517%)  route 2.706ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.706     2.350    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.128ns (4.514%)  route 2.707ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.707     2.351    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  PixelClkIO

Setup :            0  Failing Endpoints,  Worst Slack        1.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.419ns (6.021%)  route 6.540ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.540     6.323    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.419ns (6.022%)  route 6.539ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.539     6.322    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.419ns (6.151%)  route 6.393ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.393     6.176    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 0.419ns (6.278%)  route 6.255ns (93.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.255     6.037    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.419ns (6.379%)  route 6.150ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.150     5.933    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.419ns (6.421%)  route 6.106ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.106     5.889    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 0.419ns (6.427%)  route 6.101ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.101     5.884    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.419ns (6.570%)  route 5.958ns (93.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.958     5.741    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.738    -0.620    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.456    -0.164 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=2, routed)           5.763     5.599    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.259    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.456ns (7.496%)  route 5.627ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.456    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           5.627     5.465    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.260    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.128ns (4.617%)  route 2.644ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.644     2.288    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.176     1.844    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.141ns (6.059%)  route 2.186ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y94         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.186     1.855    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.574    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.164ns (7.034%)  route 2.168ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.168     1.860    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.128ns (4.523%)  route 2.702ns (95.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.702     2.346    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.141ns (6.035%)  route 2.195ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=2, routed)           2.195     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.517%)  route 2.706ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.706     2.350    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.128ns (4.514%)  route 2.707ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.707     2.351    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.135ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.135ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.342ns  (logic 3.333ns (52.553%)  route 3.009ns (47.447%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=1, routed)           2.149     3.952    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[5]
    SLICE_X22Y50         LUT6 (Prop_lut6_I5_O)        0.124     4.076 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.076    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_12_n_0
    SLICE_X22Y50         MUXF7 (Prop_muxf7_I1_O)      0.245     4.321 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3/O
                         net (fo=1, routed)           0.860     5.180    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_3_n_0
    SLICE_X23Y48         LUT6 (Prop_lut6_I0_O)        0.298     5.478 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.478    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0_i_1_n_0
    SLICE_X23Y48         MUXF7 (Prop_muxf7_I0_O)      0.212     5.690 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[5]_INST_0/O
                         net (fo=1, routed)           0.000     5.690    color_8_24_0/rom_dout[5]
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X23Y48         FDRE                                         r  color_8_24_0/color_24_reg[21]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X23Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[21]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.690    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.243ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.208ns  (logic 3.359ns (54.108%)  route 2.849ns (45.892%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.345ns = ( 5.389 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.639ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.719    -0.639    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y0          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      2.454     1.815 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[40].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=1, routed)           2.403     4.218    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_14[7]
    SLICE_X29Y52         LUT6 (Prop_lut6_I5_O)        0.124     4.342 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     4.342    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_21_n_0
    SLICE_X29Y52         MUXF7 (Prop_muxf7_I0_O)      0.238     4.580 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9/O
                         net (fo=1, routed)           0.446     5.026    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_9_n_0
    SLICE_X26Y52         LUT6 (Prop_lut6_I3_O)        0.298     5.324 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.324    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0_i_2_n_0
    SLICE_X26Y52         MUXF7 (Prop_muxf7_I1_O)      0.245     5.569 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[7]_INST_0/O
                         net (fo=1, routed)           0.000     5.569    color_8_24_0/rom_dout[7]
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.487     5.389    color_8_24_0/clk_148_out
    SLICE_X26Y52         FDRE                                         r  color_8_24_0/color_24_reg[23]/C
                         clock pessimism              0.473     5.862    
                         clock uncertainty           -0.114     5.748    
    SLICE_X26Y52         FDRE (Setup_fdre_C_D)        0.064     5.812    color_8_24_0/color_24_reg[23]
  -------------------------------------------------------------------
                         required time                          5.812    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.270ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.259ns  (logic 3.332ns (53.238%)  route 2.927ns (46.762%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.204ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[4]
                         net (fo=1, routed)           2.000     3.799    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[4]
    SLICE_X24Y57         LUT6 (Prop_lut6_I5_O)        0.124     3.923 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     3.923    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_16_n_0
    SLICE_X24Y57         MUXF7 (Prop_muxf7_I1_O)      0.247     4.170 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5/O
                         net (fo=1, routed)           0.926     5.097    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_5_n_0
    SLICE_X24Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.395 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.395    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0_i_1_n_0
    SLICE_X24Y48         MUXF7 (Prop_muxf7_I0_O)      0.209     5.604 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[4]_INST_0/O
                         net (fo=1, routed)           0.000     5.604    color_8_24_0/rom_dout[4]
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X24Y48         FDRE                                         r  color_8_24_0/color_24_reg[15]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X24Y48         FDRE (Setup_fdre_C_D)        0.113     5.874    color_8_24_0/color_24_reg[15]
  -------------------------------------------------------------------
                         required time                          5.874    
                         arrival time                          -5.604    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.317ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.162ns  (logic 3.335ns (54.124%)  route 2.827ns (45.876%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.205ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.703    -0.655    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y19         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454     1.799 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=1, routed)           2.269     4.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_42[1]
    SLICE_X24Y45         LUT6 (Prop_lut6_I5_O)        0.124     4.192 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     4.192    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_16_n_0
    SLICE_X24Y45         MUXF7 (Prop_muxf7_I1_O)      0.247     4.439 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5/O
                         net (fo=1, routed)           0.558     4.997    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_5_n_0
    SLICE_X22Y44         LUT6 (Prop_lut6_I3_O)        0.298     5.295 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.295    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1_n_0
    SLICE_X22Y44         MUXF7 (Prop_muxf7_I0_O)      0.212     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[1]
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X22Y44         FDRE                                         r  color_8_24_0/color_24_reg[7]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X22Y44         FDRE (Setup_fdre_C_D)        0.064     5.824    color_8_24_0/color_24_reg[7]
  -------------------------------------------------------------------
                         required time                          5.824    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.159ns  (logic 3.332ns (54.100%)  route 2.827ns (45.900%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.207ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=1, routed)           2.036     3.838    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[3]
    SLICE_X23Y51         LUT6 (Prop_lut6_I5_O)        0.124     3.962 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     3.962    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_12_n_0
    SLICE_X23Y51         MUXF7 (Prop_muxf7_I1_O)      0.217     4.179 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3/O
                         net (fo=1, routed)           0.791     4.970    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_3_n_0
    SLICE_X22Y48         LUT6 (Prop_lut6_I0_O)        0.299     5.269 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.269    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0_i_1_n_0
    SLICE_X22Y48         MUXF7 (Prop_muxf7_I0_O)      0.238     5.507 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.000     5.507    color_8_24_0/rom_dout[3]
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X22Y48         FDRE                                         r  color_8_24_0/color_24_reg[14]/C
                         clock pessimism              0.473     5.875    
                         clock uncertainty           -0.114     5.761    
    SLICE_X22Y48         FDRE (Setup_fdre_C_D)        0.064     5.825    color_8_24_0/color_24_reg[14]
  -------------------------------------------------------------------
                         required time                          5.825    
                         arrival time                          -5.507    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 3.362ns (54.215%)  route 2.839ns (45.785%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           2.177     3.979    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[0]
    SLICE_X22Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.103 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.103    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_12_n_0
    SLICE_X22Y47         MUXF7 (Prop_muxf7_I1_O)      0.245     4.348 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.663     5.011    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.309 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.309    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.241     5.550 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.000     5.550    color_8_24_0/rom_dout[0]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[6]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[6]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.550    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.158ns  (logic 3.330ns (54.078%)  route 2.828ns (45.922%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.208ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.333ns = ( 5.401 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.652ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.706    -0.652    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/clka
    RAMB36_X0Y17         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y17         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454     1.802 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=1, routed)           2.306     4.108    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_26[2]
    SLICE_X25Y46         LUT6 (Prop_lut6_I5_O)        0.124     4.232 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     4.232    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_12_n_0
    SLICE_X25Y46         MUXF7 (Prop_muxf7_I1_O)      0.245     4.477 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3/O
                         net (fo=1, routed)           0.522     4.999    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_3_n_0
    SLICE_X24Y46         LUT6 (Prop_lut6_I0_O)        0.298     5.297 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     5.297    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0_i_1_n_0
    SLICE_X24Y46         MUXF7 (Prop_muxf7_I0_O)      0.209     5.506 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           0.000     5.506    color_8_24_0/rom_dout[2]
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.498     5.401    color_8_24_0/clk_148_out
    SLICE_X24Y46         FDRE                                         r  color_8_24_0/color_24_reg[13]/C
                         clock pessimism              0.473     5.874    
                         clock uncertainty           -0.114     5.760    
    SLICE_X24Y46         FDRE (Setup_fdre_C_D)        0.113     5.873    color_8_24_0/color_24_reg[13]
  -------------------------------------------------------------------
                         required time                          5.873    
                         arrival time                          -5.506    
  -------------------------------------------------------------------
                         slack                                  0.367    

Slack (MET) :             0.417ns  (required time - arrival time)
  Source:                 picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            color_8_24_0/color_24_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.166ns  (logic 3.334ns (54.070%)  route 2.832ns (45.930%))
  Logic Levels:           4  (LUT6=2 MUXF7=2)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 5.402 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.714    -0.644    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/clka
    RAMB36_X2Y2          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y2          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      2.454     1.810 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[42].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=1, routed)           1.521     3.331    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_12[6]
    SLICE_X30Y26         LUT6 (Prop_lut6_I1_O)        0.124     3.455 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.455    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_21_n_0
    SLICE_X30Y26         MUXF7 (Prop_muxf7_I0_O)      0.241     3.696 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9/O
                         net (fo=1, routed)           1.312     5.007    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_9_n_0
    SLICE_X25Y48         LUT6 (Prop_lut6_I3_O)        0.298     5.305 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     5.305    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0_i_2_n_0
    SLICE_X25Y48         MUXF7 (Prop_muxf7_I1_O)      0.217     5.522 r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[6]_INST_0/O
                         net (fo=1, routed)           0.000     5.522    color_8_24_0/rom_dout[6]
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.499     5.402    color_8_24_0/clk_148_out
    SLICE_X25Y48         FDRE                                         r  color_8_24_0/color_24_reg[22]/C
                         clock pessimism              0.588     5.990    
                         clock uncertainty           -0.114     5.876    
    SLICE_X25Y48         FDRE (Setup_fdre_C_D)        0.064     5.940    color_8_24_0/color_24_reg[22]
  -------------------------------------------------------------------
                         required time                          5.940    
                         arrival time                          -5.522    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.465ns  (logic 0.456ns (8.344%)  route 5.009ns (91.656%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.297ns = ( 5.437 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.705ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.653    -0.705    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.456    -0.249 r  color_8_24_0/addr_sig_reg[0]/Q
                         net (fo=58, routed)          5.009     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/addra[0]
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.535     5.437    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.911    
                         clock uncertainty           -0.114     5.797    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566     5.231    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[39].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.231    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.480ns  (required time - arrival time)
  Source:                 color_8_24_0/addr_sig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.466ns  (logic 0.456ns (8.342%)  route 5.010ns (91.658%))
  Logic Levels:           0  
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.287ns = ( 5.447 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.706ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.652    -0.706    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.456    -0.250 r  color_8_24_0/addr_sig_reg[5]/Q
                         net (fo=58, routed)          5.010     4.760    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.545     5.447    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.473     5.921    
                         clock uncertainty           -0.114     5.807    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566     5.241    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[44].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          5.241    
                         arrival time                          -4.760    
  -------------------------------------------------------------------
                         slack                                  0.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.578    -0.482    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y72         FDRE (Prop_fdre_C_Q)         0.164    -0.318 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.262    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages[0]
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.845    -0.718    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/clk_148_out
    SLICE_X42Y72         FDRE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]/C
                         clock pessimism              0.235    -0.482    
                         clock uncertainty            0.114    -0.368    
    SLICE_X42Y72         FDRE (Hold_fdre_C_D)         0.060    -0.308    rgb2dvi_0/ClockGenInternal.ClockGenX/PLL_LockSyncAsync/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.251%)  route 0.283ns (66.749%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[8]/Q
                         net (fo=58, routed)          0.283    -0.083    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.083    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.487%)  route 0.293ns (67.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.074ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[10]/Q
                         net (fo=58, routed)          0.293    -0.073    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[10]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.141ns (32.281%)  route 0.296ns (67.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.505ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.555    -0.505    color_8_24_0/clk_148_out
    SLICE_X31Y65         FDRE                                         r  color_8_24_0/addr_sig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.364 r  color_8_24_0/addr_sig_reg[1]/Q
                         net (fo=58, routed)          0.296    -0.069    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.141ns (32.174%)  route 0.297ns (67.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[7]/Q
                         net (fo=58, routed)          0.297    -0.068    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[7]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.068    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 vga_ctrl_0/counter_v_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_ctrl_0/counter_v_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.209ns (70.973%)  route 0.085ns (29.027%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.747ns
    Source Clock Delay      (SCD):    -0.511ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.549    -0.511    vga_ctrl_0/clk_148_out
    SLICE_X28Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y71         FDRE (Prop_fdre_C_Q)         0.164    -0.347 r  vga_ctrl_0/counter_v_reg[6]/Q
                         net (fo=9, routed)           0.085    -0.262    vga_ctrl_0/vcount_sig[6]
    SLICE_X29Y71         LUT6 (Prop_lut6_I1_O)        0.045    -0.217 r  vga_ctrl_0/counter_v[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.217    vga_ctrl_0/counter_v[7]_i_1_n_0
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.816    -0.747    vga_ctrl_0/clk_148_out
    SLICE_X29Y71         FDRE                                         r  vga_ctrl_0/counter_v_reg[7]/C
                         clock pessimism              0.248    -0.498    
                         clock uncertainty            0.114    -0.384    
    SLICE_X29Y71         FDRE (Hold_fdre_C_D)         0.092    -0.292    vga_ctrl_0/counter_v_reg[7]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.245ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X40Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.330 r  rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg[1]/Q
                         net (fo=7, routed)           0.109    -0.222    rgb2dvi_0/DataEncoders[1].DataEncoder/n0q_m_2_reg_n_0_[1]
    SLICE_X41Y97         LUT5 (Prop_lut5_I1_O)        0.045    -0.177 r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.177    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_2[3]
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.859    -0.704    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X41Y97         FDRE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]/C
                         clock pessimism              0.245    -0.458    
                         clock uncertainty            0.114    -0.344    
    SLICE_X41Y97         FDRE (Hold_fdre_C_D)         0.091    -0.253    rgb2dvi_0/DataEncoders[1].DataEncoder/cnt_t_3_reg[3]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.141ns (31.134%)  route 0.312ns (68.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.553    -0.507    color_8_24_0/clk_148_out
    SLICE_X31Y67         FDRE                                         r  color_8_24_0/addr_sig_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  color_8_24_0/addr_sig_reg[9]/Q
                         net (fo=58, routed)          0.312    -0.054    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.862    -0.700    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.432    
                         clock uncertainty            0.114    -0.318    
    RAMB36_X2Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.135    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.135    
                         arrival time                          -0.054    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.246ns (77.056%)  route 0.073ns (22.944%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y73         FDCE (Prop_fdce_C_Q)         0.148    -0.336 f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/Q
                         net (fo=2, routed)           0.073    -0.263    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg_n_0_[0]
    SLICE_X42Y73         LUT3 (Prop_lut3_I1_O)        0.098    -0.165 r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0/O
                         net (fo=1, routed)           0.000    -0.165    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost0_n_0
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.235    -0.484    
                         clock uncertainty            0.114    -0.370    
    SLICE_X42Y73         FDPE (Hold_fdpe_C_D)         0.120    -0.250    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 color_8_24_0/addr_sig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_148MHz_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.456ns  (logic 0.141ns (30.935%)  route 0.315ns (69.065%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.701ns
    Source Clock Delay      (SCD):    -0.506ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.554    -0.506    color_8_24_0/clk_148_out
    SLICE_X31Y66         FDRE                                         r  color_8_24_0/addr_sig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.365 r  color_8_24_0/addr_sig_reg[6]/Q
                         net (fo=58, routed)          0.315    -0.051    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.861    -0.701    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X1Y13         RAMB36E1                                     r  picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    -0.433    
                         clock uncertainty            0.114    -0.319    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.136    picture_0/picture/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.051    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.525ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.419ns (6.021%)  route 6.540ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.540     6.323    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.525    

Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.419ns (6.022%)  route 6.539ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.539     6.322    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.419ns (6.151%)  route 6.393ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.393     6.176    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 0.419ns (6.278%)  route 6.255ns (93.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.255     6.037    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.927ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.419ns (6.379%)  route 6.150ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.150     5.933    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  1.927    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.419ns (6.421%)  route 6.106ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.106     5.889    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.976ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 0.419ns (6.427%)  route 6.101ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.101     5.884    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.976    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.419ns (6.570%)  route 5.958ns (93.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.958     5.741    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.738    -0.620    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.456    -0.164 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=2, routed)           5.763     5.599    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.259    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.456ns (7.496%)  route 5.627ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.456    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           5.627     5.465    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.260    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.128ns (4.617%)  route 2.644ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.644     2.288    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.176     1.844    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.141ns (6.059%)  route 2.186ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y94         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.186     1.855    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.574    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.164ns (7.034%)  route 2.168ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.168     1.860    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.128ns (4.523%)  route 2.702ns (95.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.702     2.346    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.141ns (6.035%)  route 2.195ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=2, routed)           2.195     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.517%)  route 2.706ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.706     2.350    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.128ns (4.514%)  route 2.707ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.707     2.351    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  PixelClkIO_1

Setup :            0  Failing Endpoints,  Worst Slack        1.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.526ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.959ns  (logic 0.419ns (6.021%)  route 6.540ns (93.979%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.540     6.323    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y74         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y74         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  1.526    

Slack (MET) :             1.527ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.958ns  (logic 0.419ns (6.022%)  route 6.539ns (93.978%))
  Logic Levels:           0  
  Clock Path Skew:        3.091ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.981ns = ( 8.715 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.539     6.322    rgb2dvi_0/ClockSerializer/aRst
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.532     8.715    rgb2dvi_0/ClockSerializer/PixelClk
    OLOGIC_X0Y73         OSERDESE2                                    r  rgb2dvi_0/ClockSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.188    
                         clock uncertainty           -0.316     8.872    
    OLOGIC_X0Y73         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.848    rgb2dvi_0/ClockSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -6.322    
  -------------------------------------------------------------------
                         slack                                  1.527    

Slack (MET) :             1.686ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.812ns  (logic 0.419ns (6.151%)  route 6.393ns (93.849%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.393     6.176    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y98         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.176    
  -------------------------------------------------------------------
                         slack                                  1.686    

Slack (MET) :             1.825ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 0.419ns (6.278%)  route 6.255ns (93.722%))
  Logic Levels:           0  
  Clock Path Skew:        3.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 8.729 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.255     6.037    rgb2dvi_0/DataEncoders[1].DataSerializer/out[0]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.546     8.729    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.202    
                         clock uncertainty           -0.316     8.886    
    OLOGIC_X0Y97         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.862    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.862    
                         arrival time                          -6.037    
  -------------------------------------------------------------------
                         slack                                  1.825    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.569ns  (logic 0.419ns (6.379%)  route 6.150ns (93.621%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.150     5.933    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.933    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.525ns  (logic 0.419ns (6.421%)  route 6.106ns (93.579%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.106     5.889    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.889    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.520ns  (logic 0.419ns (6.427%)  route 6.101ns (93.573%))
  Logic Levels:           0  
  Clock Path Skew:        3.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           6.101     5.884    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y91         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.860    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.860    
                         arrival time                          -5.884    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             2.120ns  (required time - arrival time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.377ns  (logic 0.419ns (6.570%)  route 5.958ns (93.430%))
  Logic Levels:           0  
  Clock Path Skew:        3.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.636ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.722    -0.636    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.419    -0.217 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           5.958     5.741    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y95         OSERDESE2 (Setup_oserdese2_CLKDIV_RST)
                                                     -1.024     7.861    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                          7.861    
                         arrival time                          -5.741    
  -------------------------------------------------------------------
                         slack                                  2.120    

Slack (MET) :             2.660ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.219ns  (logic 0.456ns (7.332%)  route 5.763ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        3.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.993ns = ( 8.727 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.738    -0.620    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.456    -0.164 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=2, routed)           5.763     5.599    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[2]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.544     8.727    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.200    
                         clock uncertainty           -0.316     8.884    
    OLOGIC_X0Y92         OSERDESE2 (Setup_oserdese2_CLKDIV_D5)
                                                     -0.625     8.259    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -5.599    
  -------------------------------------------------------------------
                         slack                                  2.660    

Slack (MET) :             2.795ns  (required time - arrival time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (PixelClkIO_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        6.083ns  (logic 0.456ns (7.496%)  route 5.627ns (92.504%))
  Logic Levels:           0  
  Clock Path Skew:        3.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.994ns = ( 8.728 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.740    -0.618    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y95         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y95         FDSE (Prop_fdse_C_Q)         0.456    -0.162 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           5.627     5.465    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[4]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.512     5.415    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.083     5.498 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           1.594     7.092    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.183 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           1.545     8.728    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.473     9.201    
                         clock uncertainty           -0.316     8.885    
    OLOGIC_X0Y96         OSERDESE2 (Setup_oserdese2_CLKDIV_D3)
                                                     -0.625     8.260    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  2.795    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.772ns  (logic 0.128ns (4.617%)  route 2.644ns (95.383%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.644     2.288    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y95         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y95         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.288    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.317ns  (logic 0.141ns (6.084%)  route 2.176ns (93.916%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDSE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDSE (Prop_fdse_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.176     1.844    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[4]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 0.141ns (6.059%)  route 2.186ns (93.941%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.472ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.588    -0.472    rgb2dvi_0/DataEncoders[2].DataEncoder/clk_148_out
    SLICE_X43Y94         FDSE                                         r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y94         FDSE (Prop_fdse_C_Q)         0.141    -0.331 r  rgb2dvi_0/DataEncoders[2].DataEncoder/pDataOutRaw_reg[6]/Q
                         net (fo=1, routed)           2.186     1.855    rgb2dvi_0/DataEncoders[2].DataSerializer/pDataOut[2]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/D7
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_D7)
                                                      0.019     1.574    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.332ns  (logic 0.164ns (7.034%)  route 2.168ns (92.966%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.168     1.860    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y97         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y97         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.830ns  (logic 0.128ns (4.523%)  route 2.702ns (95.477%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.702     2.346    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y91         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y91         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerSlave
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.346    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.336ns  (logic 0.141ns (6.035%)  route 2.195ns (93.965%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.473ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.587    -0.473    rgb2dvi_0/DataEncoders[0].DataEncoder/clk_148_out
    SLICE_X43Y90         FDRE                                         r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.332 r  rgb2dvi_0/DataEncoders[0].DataEncoder/pDataOutRaw_reg[1]/Q
                         net (fo=2, routed)           2.195     1.863    rgb2dvi_0/DataEncoders[0].DataSerializer/pDataOut[1]
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/D4
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_D4)
                                                      0.019     1.573    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.834ns  (logic 0.128ns (4.517%)  route 2.706ns (95.483%))
  Logic Levels:           0  
  Clock Path Skew:        1.722ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.735ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.706     2.350    rgb2dvi_0/DataEncoders[0].DataSerializer/aRst
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.853     0.735    rgb2dvi_0/DataEncoders[0].DataSerializer/PixelClk
    OLOGIC_X0Y92         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.238    
                         clock uncertainty            0.316     1.554    
    OLOGIC_X0Y92         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.059    rgb2dvi_0/DataEncoders[0].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.835ns  (logic 0.128ns (4.514%)  route 2.707ns (95.486%))
  Logic Levels:           0  
  Clock Path Skew:        1.723ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.736ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.576    -0.484    rgb2dvi_0/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y73         FDPE                                         r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y73         FDPE (Prop_fdpe_C_Q)         0.128    -0.356 r  rgb2dvi_0/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=8, routed)           2.707     2.351    rgb2dvi_0/DataEncoders[2].DataSerializer/out[0]
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/RST
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.854     0.736    rgb2dvi_0/DataEncoders[2].DataSerializer/PixelClk
    OLOGIC_X0Y96         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.239    
                         clock uncertainty            0.316     1.555    
    OLOGIC_X0Y96         OSERDESE2 (Hold_oserdese2_CLKDIV_RST)
                                                      0.505     2.060    rgb2dvi_0/DataEncoders[2].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -2.060    
                         arrival time                           2.351    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D3
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D3)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.291ns  (arrival time - required time)
  Source:                 rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
                            (rising edge-triggered cell OSERDESE2 clocked by PixelClkIO_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             PixelClkIO_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClkIO_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.338ns  (logic 0.164ns (7.015%)  route 2.174ns (92.985%))
  Logic Levels:           0  
  Clock Path Skew:        1.711ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.737ns
    Source Clock Delay      (SCD):    -0.471ns
    Clock Pessimism Removal (CPR):    -0.503ns
  Clock Uncertainty:      0.316ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.097ns
    Phase Error              (PE):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.589    -0.471    rgb2dvi_0/DataEncoders[1].DataEncoder/clk_148_out
    SLICE_X42Y98         FDSE                                         r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y98         FDSE (Prop_fdse_C_Q)         0.164    -0.307 r  rgb2dvi_0/DataEncoders[1].DataEncoder/pDataOutRaw_reg[2]/Q
                         net (fo=3, routed)           2.174     1.866    rgb2dvi_0/DataEncoders[1].DataSerializer/pDataOut[3]
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/D5
  -------------------------------------------------------------------    -------------------

                         (clock PixelClkIO_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.819    -0.744    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                      0.053    -0.691 r  rgb2dvi_0/ClockGenInternal.ClockGenX/GenPLL.DVI_ClkGenerator/CLKOUT1
                         net (fo=1, routed)           0.544    -0.147    rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.118 r  rgb2dvi_0/ClockGenInternal.ClockGenX/PixelClk_BUFG_inst/O
                         net (fo=8, routed)           0.855     0.737    rgb2dvi_0/DataEncoders[1].DataSerializer/PixelClk
    OLOGIC_X0Y98         OSERDESE2                                    r  rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
                         clock pessimism              0.503     1.240    
                         clock uncertainty            0.316     1.556    
    OLOGIC_X0Y98         OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     1.575    rgb2dvi_0/DataEncoders[1].DataSerializer/SerializerMaster
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.291    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.576    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.462    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.045ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.313ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.045ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.536     5.388    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.388    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.045    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.114     5.924    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.430    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.087    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.458    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.114ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.217ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.268    -0.451    
                         clock uncertainty            0.114    -0.337    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.462    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.317    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1
  To Clock:  clk_out1_clk_148MHz_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        5.046ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.427ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.113     5.925    
    SLICE_X42Y73         FDPE (Recov_fdpe_C_PRE)     -0.536     5.389    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.046ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.113     5.925    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.536     5.389    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          5.389    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.046    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.113     5.925    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.431    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.088    

Slack (MET) :             5.088ns  (required time - arrival time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@6.734ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.981ns  (logic 0.419ns (42.711%)  route 0.562ns (57.289%))
  Logic Levels:           0  
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.284ns = ( 5.450 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.638ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.720    -0.638    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.419    -0.219 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.562     0.343    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  clk (IN)
                         net (fo=0)                   0.000     6.734    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421     8.155 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.317    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     2.212 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     3.811    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.902 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         1.548     5.450    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.588     6.038    
                         clock uncertainty           -0.113     5.925    
    SLICE_X42Y73         FDCE (Recov_fdce_C_CLR)     -0.494     5.431    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          5.431    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  5.088    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.427ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDCE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDCE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDCE (Remov_fdce_C_CLR)     -0.121    -0.572    rgb2dvi_0/ClockGenInternal.ClockGenX/pLocked_q_reg[2]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_148MHz_clk_wiz_0_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns - clk_out1_clk_148MHz_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.128ns (37.646%)  route 0.212ns (62.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.575    -0.485    rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/clk_148_out
    SLICE_X43Y75         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDPE (Prop_fdpe_C_Q)         0.128    -0.357 f  rgb2dvi_0/ClockGenInternal.ClockGenX/LockLostReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.212    -0.145    rgb2dvi_0/ClockGenInternal.ClockGenX/pRst
    SLICE_X42Y73         FDPE                                         f  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_148MHz_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_0/clk_148/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_0/clk_148/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    clk_0/clk_148/inst/clk_in1_clk_148MHz_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  clk_0/clk_148/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    clk_0/clk_148/inst/clk_out1_clk_148MHz_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  clk_0/clk_148/inst/clkout1_buf/O
                         net (fo=305, routed)         0.843    -0.720    rgb2dvi_0/ClockGenInternal.ClockGenX/clk_148_out
    SLICE_X42Y73         FDPE                                         r  rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg/C
                         clock pessimism              0.268    -0.451    
    SLICE_X42Y73         FDPE (Remov_fdpe_C_PRE)     -0.125    -0.576    rgb2dvi_0/ClockGenInternal.ClockGenX/pLockWasLost_reg
  -------------------------------------------------------------------
                         required time                          0.576    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.431    





