date wed jan gmt server ncsa content type text html cse laboratory assignment cse advanced logic design ted kehl fall lab introduction synario schematic capture simulation distributed oct due oct objectives completed lab know login windowsnt start programs like netscape synario create new project open old project synario draw schematics simple circuit simulate combinational circuit synario writing verilog driver program print schematics programs synario lab lab choose lab partner work make sure though learn use synario spend half time controls part logging must account nt workstations login let know initial password must change something know first time login please use usual password rules choosing password also make sure logout leave lab login take minutes look around used windows everything pretty familiar able everything program manager look accessories folder common applications like netscape look main folder others synario tools use hardware design lab tools folder file manager allows poke around nt directory structure really know everything doesn hurt get feel lay land home directory toplevel z directory part synario tutorials getting started tutorials provide excellent introduction synario lab assignment tutorials please read noteson tutorials first first tutorial walks around existing project see projects organized make sure copy example project prep directory starting tutorial first project complicated worry doesn make sense tutorial leads steps follow complete first assignment project creation schematic capture simulation pay particular attention verilog program used perform simulation write simple verilog program test circuit design part design simple circuit part design simulate following simple combinational circuit implements simple median filter inputs filter values black white one pixel news neighbors output filter circuit white pixels white black otherwise design circuit filter using schematic may use symbols generic library hint circuit complicated find structured way solve turn schematic circuit printout verilog driver function signed simulation log waveform shows circuit works must demo simulation one tas sign printout ted cs washington edu