m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/PULSAR/Projects/PPI/PoweredRail/Eval_Board_SOC/m2s010-som-fg484-1a-116-Rev1a_c/simulation
Pcomponents
Z0 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z1 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z2 w1500639526
Z3 dC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/simulation
8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd
FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd
l0
L30
VN^ViILS@JJg=X_5QX@cTG0
!s100 M`a74h2Z=cgYBZBf=LgIj0
Z4 OW;C;10.5c;63
33
!s110 1504901137
!i10b 1
!s108 1504901137.000000
!s90 -reportprogress|300|-2008|-explicit|-work|COREAPB3_LIB|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd|
!s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/components.vhd|
!i113 1
Z5 o-2008 -explicit -work COREAPB3_LIB -O0
Z6 tExplicit 1 CvgOpt 0
Ecoreapb3
R2
Z7 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R0
R1
R3
Z8 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd
Z9 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd
l0
L34
V=MM?jzj;=e9kBlWTAJY]61
!s100 cjbRHcKg3E]Fo9Pm?ENf:3
R4
33
Z10 !s110 1504901134
!i10b 1
Z11 !s108 1504901134.000000
Z12 !s90 -reportprogress|300|-2008|-explicit|-work|COREAPB3_LIB|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd|
Z13 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3.vhd|
!i113 1
R5
R6
Acoreapb3_arch
R7
R0
R1
DEx4 work 8 coreapb3 0 22 =MM?jzj;=e9kBlWTAJY]61
l634
L161
V>bS@]g:WjIXkT04NLXORa0
!s100 3TMQMOX]@oEeBnCR>KF>h3
R4
33
R10
!i10b 1
R11
R12
R13
!i113 1
R5
R6
Ecoreapb3_iaddr_reg
R2
R0
R1
R3
Z14 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd
Z15 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd
l0
L24
Vm6ddc:T5dGD5Rh@WzOOHe1
!s100 6gWM7KQe_TN6dXNI7omMN2
R4
33
R10
!i10b 1
R11
Z16 !s90 -reportprogress|300|-2008|-explicit|-work|COREAPB3_LIB|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd|
Z17 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_iaddr_reg.vhd|
!i113 1
R5
R6
Artl
R0
R1
DEx4 work 18 coreapb3_iaddr_reg 0 22 m6ddc:T5dGD5Rh@WzOOHe1
l54
L46
Vez?Tj;;Kejfz<EU03DfLi0
!s100 ATVOXl2PJ:7K8]3@Rm9Rl0
R4
33
R10
!i10b 1
R11
R16
R17
!i113 1
R5
R6
Ecoreapb3_muxptob3
R2
R7
R0
R1
R3
Z18 8C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd
Z19 FC:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd
l0
L33
V`4F6P;ch:3??^T`9=UCHX1
!s100 `me8:T4T93:XHkJeT]<ej3
R4
33
R10
!i10b 1
R11
Z20 !s90 -reportprogress|300|-2008|-explicit|-work|COREAPB3_LIB|C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd|
Z21 !s107 C:/Users/gcallsen/Documents/GitHub/IRAIL-1.6-FPGA/component/Actel/DirectCore/CoreAPB3/4.1.100/rtl/vhdl/core/coreapb3_muxptob3.vhd|
!i113 1
R5
R6
Acoreapb3_muxptob3_arch
R7
R0
R1
DEx4 work 17 coreapb3_muxptob3 0 22 `4F6P;ch:3??^T`9=UCHX1
l84
L61
VP>KJ?gLoCMlZl?Q;z^bBg2
!s100 WSg:LRFMHFAbm3FWcLDOR1
R4
33
R10
!i10b 1
R11
R20
R21
!i113 1
R5
R6
