# Wifi/Bluetooth PLL Design on Skywaters 130nm technology

[![License](https://img.shields.io/github/license/mabrains/PLL_design)](LICENSE) 

*Warning*

   The current design is still under progress. This is an **experimental release**.
- ![#f03c15](https://via.placeholder.com/15/f03c15/f03c15.png) `In-Design`
- ![#1589F0](https://via.placeholder.com/15/1589F0/1589F0.png) `In-Layout`
- ![#c5f015](https://via.placeholder.com/15/c5f015/c5f015.png) `Finished`


----------------------
# Table of Contents

- [Introduction](#introduction)
- [System Model](#system-model)
- [Circuit Design](#circuit-design)
- [Circuit Simulation](#circuit-simulation)
- [Full Design](#full-design)
- [Circuit Layout](#circuit-layout)
- [Layout Simulation](#layout-simulation)
- [Tapeout using Caravel SoC](#tapeout-using-caravel-soc)

# Introduction

A fully integrated Sigma-Delta Fractional-N PLL for Wifi/Bluetooth applications is implemented using Open-Source PDKs by Google-Skywater 130nm. The entire design was built using Open-Source EDA tools such as Octave, python, xschem, ngspice and Klayout.


# ![#f03c15](https://via.placeholder.com/15/f03c15/f03c15.png) System Model

Fractional-N PLL architecture uses a Fractional Clock Divider with DSM block as the frequency divider in a PLL system. In order to make the frequency of the VCO output signal equivalent to the frequency of a PFD reference signal, the frequency divider divides the frequency by a fractional value using the delta sigma modulation technique.


!["pll model"](images/Latex/System.png)\


**Advantages:**
* $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}$ in range of tens $MHZ â†’Loop BW â‰ˆğ‘“ğ‘’ğ‘¤\  ğ‘€ğ»ğ‘§$
* Average between $M$ and $M + 1$
* Channel spacing and $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}$ â€œdecoupledâ€ high $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}$ and a wide loop bandwidth to suppress the VCO phase noise
* Less â€œamplificationâ€ of the reference phase noise.\

**Disadvantages:**
* Spurs
     Solved by : Randomization for modulus control

## Protocols
Compatible with WIFI / Bluetooth wireless communication protocols\
$13$ WiFi channels  $2412â†’2472\ (5MHz Spacing)$\
$79$ Bluetooth channels $2402â†’2480\ (1MHz Spacing)$\
We need a resolution of 1 MHz, canâ€™t be acquired by Integer N PLL since it needs $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}\ ğ¶â„ğ‘ğ‘›ğ‘›ğ‘’ğ‘™\ ğ‘ ğ‘ğ‘ğ‘ğ‘–ğ‘›ğ‘”$

Modern Fractional N PLL :\
Dual modulus prescaler control\
But how it works ? \
For prescaler divide by $N$ for __A(VCO)__ output pulses and $N+1$ for **B**
$$\frac{(ğ´+ğµ)}{[\frac{ğ´}{ğ‘}+\frac{B}{[ğ‘+1}]}$$



## Desmos Visualization of the channel specturm


* [Channel spectrum visual modeling](https://www.desmos.com/calculator/dbc4pmegdf)
* ![image](https://user-images.githubusercontent.com/91559822/189160643-9cb5ff97-bb6e-4fd0-9dc6-7dab594b7c76.png)



## System Design
### Crystal Oscillator
A Crystal Oscillator with 10MHz is used as a refrence input in our PLL design to cover the full range of Wifi/Bluetooth frequencies.
* $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}=40 ğ‘€ğ»ğ‘§$ hard practical division ratio $75:25$
* $ğ‘“_{ğ‘Ÿğ‘’ğ‘“}=10 ğ‘€ğ»ğ‘§$ Easier practical division ratio $9:1$
* Phase noise $@\  1MHz$ offset	$<-140\  dBc/Hz$

#### Phase noise model


![1](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/Crystal.png)


### PFD/CP

* $Iğ¶ğ‘ƒ=100ğœ‡ğ´$
* Compliance Range	$0.5V-1.5V$
* Phase noise $@\  1MHz$ offset	$<-223\  dBc/Hz$

#### Phase noise model

![](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/PFD.png)


### Loop Filter

#### Phase noise model


### VCO

* Tuning range $[2.35G,2.55G]$.
* $ğ¾ğ‘£ğ‘ğ‘œ\  â‰ˆ\  200MHz$
* Phase noise $@\  1MHz$ offset	$<-115\  dBc/Hz$

#### Phase noise model

![](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/VCO.png)


Fractional N PLL with LC Osc (2.35GHz till 2.55GHz)\


### Divider 

Divider --> divide by $240.2 -248$ with step $0.1$ to get $1MHz$ resolution
For prescaler divide by $N$
	                                   


* $ğ‘“_{ğ‘…ğ‘’ğ‘“}=10\ ğ‘€ğ»ğ‘§$
* Resoultion $1\ MHz$
* $DIV\  RATIO\  N=240-248$
* Step $0.1$
* Modulus control A B ratios	$ğ´=9\  ,\  ğµ=1$
$$\frac{(9+1)}{[\frac{9}{240}+\frac{1}{[240+1}]} \approx 240.09962 \approx 240.01$$ 

Phase Noise $@\  1\  MHz$ offset	$<-140$ dBc/Hz
#### Phase noise model

![](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/Int.png)

### Sigma Delta Modulator

* Need higher order sigma delta modulators for sharper noise shaping
* $3^{rd}$ Order sigma modulator



#### Phase noise model

![](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/Sigma%20Delta.png)


## Total Phase Noise 

![](https://github.com/mabrains/PLL_design/blob/System/pll/system/python_model/2nd_sample_images/TOTAL.png)




## System specifications 

| Spec | Value |
| --- | --- |
| `Center frequencies` | 2.402-2.480 GHz|
| `Phase noise @ 1MHz offset (From Standard)` |<-74 dBc/Hz |
| `Phase noise @ 2MHz offset (From Standard) ` |<-106 dBc/Hz|
| `Phase noise @ 3MHz offset (From Standard)` | <-116 dBc/Hz |
| `Synthesizer lock time (From Standard)  ` | (<68ğœ‡)|
| `Loop Bandwidth` | 150 KHz|
| `Phase margin ` | 55Â°|
| ` Expected Lock time   ` | 4/(ğ¿ğ‘œğ‘œğ‘ ğµğ‘Š)â‰ˆ26 ğœ‡ğ‘ |
| `Loop Filter Parameters` | Cz â‰ˆ268ğ‘ğ¹ ,Rz â‰ˆ12.5 ğ¾Ohms , CP â‰ˆ29.5ğ‘ğ¹|

You can find the full specs for each block [here](pll/system/design_specs/Specs.md).

### System modeling is done using three differnt ways: 
  - [Verilog-A model](pll/system/verilog-A_model/README.md)
  - [Octave model](pll/system/octave_model/System_Modeling.md)
  - [python model](pll/system/python_model/README.md)


# Circuit Design

During this stage, we designed the PLL using [xschem](https://github.com/StefanSchippers/xschem) tool. Each block is designed to achieve system design specifications. 

## Schematic 

### Crystal Oscillator
----------------------

### Phase/Frequency Detector (PFD) 
----------------------------------

- PFD Symbol
![PFD_Sym](images/schematics/pfd.png)

- PFD Schematic 
![PFD](images/schematics/pfd.png)

### Charge Pump (CP)
--------------------

- CP Symbol
![CP_Sym](images/symbols/cp.png)

- CP Schematic 
![CP_Sch](images/schematics/cp.png)

- Inverter Schematic 
![CP_Inv](images/schematics/cp_inv.png)

### Loop Filter
---------------

### Voltage Controlled Oscillator 
---------------------------------

### Fractional Divider
----------------------
#### Full Divider design
![Divider](images/schematics/divider.png)

#### Divider Cell 
![Divider Cell](images/schematics/divider_cell.png)

#### D-Flipflop design
![Divider DFF](images/schematics/divider_dff.png)

#### Transmission gate (TG) design
![Divider TG](images/schematics/divider_tg.png)

#### AND gate design
![Divider and](images/schematics/divider_and.png)

#### NAND gate design
![Divider nand](images/schematics/divider_nand.png)

#### Inverter design
![Divider inv](images/schematics/divider_inv.png)

### Delta Sigma Modulator
-------------------------

# Circuit Simulation

### Crystal Oscillator
----------------------

### Phase/Frequency Detector (PFD) 
----------------------------------

### Charge Pump (CP)
--------------------

### Loop Filter (LPF)
---------------------

### Voltage Controlled Oscillator (VCO)
---------------------------------------

### Fractional Divider
----------------------

### Delta Sigma Modulator
-------------------------

# Full Design


# Circuit Layout


# Layout Simulation


# Tapeout using Caravel SoC



Refer to [README](docs/source/index.rst) for this sample project documentation. 
