# File: designlist_PD_RISC_32.tcl

# define design files: */
set verilog_files { \
   alu
   alu_control
   branch_unit
   control_unit
   cpu
   equality_test_unit
   forward_unit
   hazard_detection_unit
   immediate_extend_unit
   ins_IF_ID
   mux_2
   mux_3
   pc
   reg_arstn
   reg_arstn_en
   register_file
   sram
}



