
ADC_DRIVER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000368a  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000020  00800060  0000368a  0000371e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000009  00800080  00800080  0000373e  2**0
                  ALLOC
  3 .stab         00003294  00000000  00000000  00003740  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001287  00000000  00000000  000069d4  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00007c5b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00007dbb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00007f4a  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  00009f8f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  0000b090  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000c014  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000c194  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000c456  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000cce4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 23 08 	jmp	0x1046	; 0x1046 <__vector_1>
       8:	0c 94 56 08 	jmp	0x10ac	; 0x10ac <__vector_2>
       c:	0c 94 89 08 	jmp	0x1112	; 0x1112 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 57 0e 	jmp	0x1cae	; 0x1cae <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e8       	ldi	r30, 0x8A	; 138
      68:	f6 e3       	ldi	r31, 0x36	; 54
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a0 38       	cpi	r26, 0x80	; 128
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a0 e8       	ldi	r26, 0x80	; 128
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a9 38       	cpi	r26, 0x89	; 137
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 8f 1a 	call	0x351e	; 0x351e <main>
      8a:	0c 94 43 1b 	jmp	0x3686	; 0x3686 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 0c 1b 	jmp	0x3618	; 0x3618 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 28 1b 	jmp	0x3650	; 0x3650 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 18 1b 	jmp	0x3630	; 0x3630 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 34 1b 	jmp	0x3668	; 0x3668 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 18 1b 	jmp	0x3630	; 0x3630 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 34 1b 	jmp	0x3668	; 0x3668 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 0c 1b 	jmp	0x3618	; 0x3618 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 28 1b 	jmp	0x3650	; 0x3650 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 14 1b 	jmp	0x3628	; 0x3628 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 30 1b 	jmp	0x3660	; 0x3660 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 18 1b 	jmp	0x3630	; 0x3630 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 34 1b 	jmp	0x3668	; 0x3668 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 18 1b 	jmp	0x3630	; 0x3630 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 34 1b 	jmp	0x3668	; 0x3668 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 18 1b 	jmp	0x3630	; 0x3630 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 34 1b 	jmp	0x3668	; 0x3668 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 1c 1b 	jmp	0x3638	; 0x3638 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 38 1b 	jmp	0x3670	; 0x3670 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <GI_voidGlobalEnable>:

#include "GI_interface.h"
#include "../DIO/DIO_interface.h"

/* Enable Global Interrupt Function */
void GI_voidGlobalEnable(void){
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GI_u8_SREG,7);
     ca6:	af e5       	ldi	r26, 0x5F	; 95
     ca8:	b0 e0       	ldi	r27, 0x00	; 0
     caa:	ef e5       	ldi	r30, 0x5F	; 95
     cac:	f0 e0       	ldi	r31, 0x00	; 0
     cae:	80 81       	ld	r24, Z
     cb0:	80 68       	ori	r24, 0x80	; 128
     cb2:	8c 93       	st	X, r24
}
     cb4:	cf 91       	pop	r28
     cb6:	df 91       	pop	r29
     cb8:	08 95       	ret

00000cba <GI_voidGlobalDisable>:

/* Disable Global Interrupt Function */
void GI_voidGlobalDisable(void){
     cba:	df 93       	push	r29
     cbc:	cf 93       	push	r28
     cbe:	cd b7       	in	r28, 0x3d	; 61
     cc0:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GI_u8_SREG,7);
     cc2:	af e5       	ldi	r26, 0x5F	; 95
     cc4:	b0 e0       	ldi	r27, 0x00	; 0
     cc6:	ef e5       	ldi	r30, 0x5F	; 95
     cc8:	f0 e0       	ldi	r31, 0x00	; 0
     cca:	80 81       	ld	r24, Z
     ccc:	8f 77       	andi	r24, 0x7F	; 127
     cce:	8c 93       	st	X, r24
}
     cd0:	cf 91       	pop	r28
     cd2:	df 91       	pop	r29
     cd4:	08 95       	ret

00000cd6 <EXTI_u8Enable>:

/***************** NO ADDED MACORS TO REGISTERES YET *****************/

/* Enable EXTI Function */
u8    EXTI_u8Enable(u8 Copy_u8EXTIIndex,u8 Copy_u8EdgeIndex)
{
     cd6:	df 93       	push	r29
     cd8:	cf 93       	push	r28
     cda:	cd b7       	in	r28, 0x3d	; 61
     cdc:	de b7       	in	r29, 0x3e	; 62
     cde:	2b 97       	sbiw	r28, 0x0b	; 11
     ce0:	0f b6       	in	r0, 0x3f	; 63
     ce2:	f8 94       	cli
     ce4:	de bf       	out	0x3e, r29	; 62
     ce6:	0f be       	out	0x3f, r0	; 63
     ce8:	cd bf       	out	0x3d, r28	; 61
     cea:	8a 83       	std	Y+2, r24	; 0x02
     cec:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
     cee:	81 e0       	ldi	r24, 0x01	; 1
     cf0:	89 83       	std	Y+1, r24	; 0x01

	switch(Copy_u8EXTIIndex)
     cf2:	8a 81       	ldd	r24, Y+2	; 0x02
     cf4:	28 2f       	mov	r18, r24
     cf6:	30 e0       	ldi	r19, 0x00	; 0
     cf8:	3b 87       	std	Y+11, r19	; 0x0b
     cfa:	2a 87       	std	Y+10, r18	; 0x0a
     cfc:	8a 85       	ldd	r24, Y+10	; 0x0a
     cfe:	9b 85       	ldd	r25, Y+11	; 0x0b
     d00:	81 30       	cpi	r24, 0x01	; 1
     d02:	91 05       	cpc	r25, r1
     d04:	09 f4       	brne	.+2      	; 0xd08 <EXTI_u8Enable+0x32>
     d06:	85 c0       	rjmp	.+266    	; 0xe12 <EXTI_u8Enable+0x13c>
     d08:	2a 85       	ldd	r18, Y+10	; 0x0a
     d0a:	3b 85       	ldd	r19, Y+11	; 0x0b
     d0c:	22 30       	cpi	r18, 0x02	; 2
     d0e:	31 05       	cpc	r19, r1
     d10:	09 f4       	brne	.+2      	; 0xd14 <EXTI_u8Enable+0x3e>
     d12:	f9 c0       	rjmp	.+498    	; 0xf06 <EXTI_u8Enable+0x230>
     d14:	8a 85       	ldd	r24, Y+10	; 0x0a
     d16:	9b 85       	ldd	r25, Y+11	; 0x0b
     d18:	00 97       	sbiw	r24, 0x00	; 0
     d1a:	09 f0       	breq	.+2      	; 0xd1e <EXTI_u8Enable+0x48>
     d1c:	23 c1       	rjmp	.+582    	; 0xf64 <EXTI_u8Enable+0x28e>
	{
		case EXTI_u8_INT0:
			switch(Copy_u8EdgeIndex)
     d1e:	8b 81       	ldd	r24, Y+3	; 0x03
     d20:	28 2f       	mov	r18, r24
     d22:	30 e0       	ldi	r19, 0x00	; 0
     d24:	39 87       	std	Y+9, r19	; 0x09
     d26:	28 87       	std	Y+8, r18	; 0x08
     d28:	88 85       	ldd	r24, Y+8	; 0x08
     d2a:	99 85       	ldd	r25, Y+9	; 0x09
     d2c:	81 30       	cpi	r24, 0x01	; 1
     d2e:	91 05       	cpc	r25, r1
     d30:	61 f1       	breq	.+88     	; 0xd8a <EXTI_u8Enable+0xb4>
     d32:	28 85       	ldd	r18, Y+8	; 0x08
     d34:	39 85       	ldd	r19, Y+9	; 0x09
     d36:	22 30       	cpi	r18, 0x02	; 2
     d38:	31 05       	cpc	r19, r1
     d3a:	2c f4       	brge	.+10     	; 0xd46 <EXTI_u8Enable+0x70>
     d3c:	88 85       	ldd	r24, Y+8	; 0x08
     d3e:	99 85       	ldd	r25, Y+9	; 0x09
     d40:	00 97       	sbiw	r24, 0x00	; 0
     d42:	69 f0       	breq	.+26     	; 0xd5e <EXTI_u8Enable+0x88>
     d44:	64 c0       	rjmp	.+200    	; 0xe0e <EXTI_u8Enable+0x138>
     d46:	28 85       	ldd	r18, Y+8	; 0x08
     d48:	39 85       	ldd	r19, Y+9	; 0x09
     d4a:	22 30       	cpi	r18, 0x02	; 2
     d4c:	31 05       	cpc	r19, r1
     d4e:	99 f1       	breq	.+102    	; 0xdb6 <EXTI_u8Enable+0xe0>
     d50:	88 85       	ldd	r24, Y+8	; 0x08
     d52:	99 85       	ldd	r25, Y+9	; 0x09
     d54:	83 30       	cpi	r24, 0x03	; 3
     d56:	91 05       	cpc	r25, r1
     d58:	09 f4       	brne	.+2      	; 0xd5c <EXTI_u8Enable+0x86>
     d5a:	43 c0       	rjmp	.+134    	; 0xde2 <EXTI_u8Enable+0x10c>
     d5c:	58 c0       	rjmp	.+176    	; 0xe0e <EXTI_u8Enable+0x138>
			{
				case EXTI_u8_RAISING_EDGE:
					SET_BIT(EXTI_u8_MCUCR,1);
     d5e:	a5 e5       	ldi	r26, 0x55	; 85
     d60:	b0 e0       	ldi	r27, 0x00	; 0
     d62:	e5 e5       	ldi	r30, 0x55	; 85
     d64:	f0 e0       	ldi	r31, 0x00	; 0
     d66:	80 81       	ld	r24, Z
     d68:	82 60       	ori	r24, 0x02	; 2
     d6a:	8c 93       	st	X, r24
					SET_BIT(EXTI_u8_MCUCR,0);
     d6c:	a5 e5       	ldi	r26, 0x55	; 85
     d6e:	b0 e0       	ldi	r27, 0x00	; 0
     d70:	e5 e5       	ldi	r30, 0x55	; 85
     d72:	f0 e0       	ldi	r31, 0x00	; 0
     d74:	80 81       	ld	r24, Z
     d76:	81 60       	ori	r24, 0x01	; 1
     d78:	8c 93       	st	X, r24
					/* Enable EXTI0 */
					SET_BIT(EXTI_u8_GICR,6);
     d7a:	ab e5       	ldi	r26, 0x5B	; 91
     d7c:	b0 e0       	ldi	r27, 0x00	; 0
     d7e:	eb e5       	ldi	r30, 0x5B	; 91
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	80 81       	ld	r24, Z
     d84:	80 64       	ori	r24, 0x40	; 64
     d86:	8c 93       	st	X, r24
     d88:	ee c0       	rjmp	.+476    	; 0xf66 <EXTI_u8Enable+0x290>
					break;

				case EXTI_u8_FALLING_EDGE:
					SET_BIT(EXTI_u8_MCUCR,1);
     d8a:	a5 e5       	ldi	r26, 0x55	; 85
     d8c:	b0 e0       	ldi	r27, 0x00	; 0
     d8e:	e5 e5       	ldi	r30, 0x55	; 85
     d90:	f0 e0       	ldi	r31, 0x00	; 0
     d92:	80 81       	ld	r24, Z
     d94:	82 60       	ori	r24, 0x02	; 2
     d96:	8c 93       	st	X, r24
					CLR_BIT(EXTI_u8_MCUCR,0);
     d98:	a5 e5       	ldi	r26, 0x55	; 85
     d9a:	b0 e0       	ldi	r27, 0x00	; 0
     d9c:	e5 e5       	ldi	r30, 0x55	; 85
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	80 81       	ld	r24, Z
     da2:	8e 7f       	andi	r24, 0xFE	; 254
     da4:	8c 93       	st	X, r24
					/* Enable EXTI0 */
					SET_BIT(EXTI_u8_GICR,6);
     da6:	ab e5       	ldi	r26, 0x5B	; 91
     da8:	b0 e0       	ldi	r27, 0x00	; 0
     daa:	eb e5       	ldi	r30, 0x5B	; 91
     dac:	f0 e0       	ldi	r31, 0x00	; 0
     dae:	80 81       	ld	r24, Z
     db0:	80 64       	ori	r24, 0x40	; 64
     db2:	8c 93       	st	X, r24
     db4:	d8 c0       	rjmp	.+432    	; 0xf66 <EXTI_u8Enable+0x290>
					break;

				case EXTI_u8_ANY_LOGICAL_CHANGE:
					CLR_BIT(EXTI_u8_MCUCR,1);
     db6:	a5 e5       	ldi	r26, 0x55	; 85
     db8:	b0 e0       	ldi	r27, 0x00	; 0
     dba:	e5 e5       	ldi	r30, 0x55	; 85
     dbc:	f0 e0       	ldi	r31, 0x00	; 0
     dbe:	80 81       	ld	r24, Z
     dc0:	8d 7f       	andi	r24, 0xFD	; 253
     dc2:	8c 93       	st	X, r24
					SET_BIT(EXTI_u8_MCUCR,0);
     dc4:	a5 e5       	ldi	r26, 0x55	; 85
     dc6:	b0 e0       	ldi	r27, 0x00	; 0
     dc8:	e5 e5       	ldi	r30, 0x55	; 85
     dca:	f0 e0       	ldi	r31, 0x00	; 0
     dcc:	80 81       	ld	r24, Z
     dce:	81 60       	ori	r24, 0x01	; 1
     dd0:	8c 93       	st	X, r24
					/* Enable EXTI0 */
					SET_BIT(EXTI_u8_GICR,6);
     dd2:	ab e5       	ldi	r26, 0x5B	; 91
     dd4:	b0 e0       	ldi	r27, 0x00	; 0
     dd6:	eb e5       	ldi	r30, 0x5B	; 91
     dd8:	f0 e0       	ldi	r31, 0x00	; 0
     dda:	80 81       	ld	r24, Z
     ddc:	80 64       	ori	r24, 0x40	; 64
     dde:	8c 93       	st	X, r24
     de0:	c2 c0       	rjmp	.+388    	; 0xf66 <EXTI_u8Enable+0x290>
					break;

				case EXTI_u8_LOW_LEVEL:
					CLR_BIT(EXTI_u8_MCUCR,1);
     de2:	a5 e5       	ldi	r26, 0x55	; 85
     de4:	b0 e0       	ldi	r27, 0x00	; 0
     de6:	e5 e5       	ldi	r30, 0x55	; 85
     de8:	f0 e0       	ldi	r31, 0x00	; 0
     dea:	80 81       	ld	r24, Z
     dec:	8d 7f       	andi	r24, 0xFD	; 253
     dee:	8c 93       	st	X, r24
					CLR_BIT(EXTI_u8_MCUCR,0);
     df0:	a5 e5       	ldi	r26, 0x55	; 85
     df2:	b0 e0       	ldi	r27, 0x00	; 0
     df4:	e5 e5       	ldi	r30, 0x55	; 85
     df6:	f0 e0       	ldi	r31, 0x00	; 0
     df8:	80 81       	ld	r24, Z
     dfa:	8e 7f       	andi	r24, 0xFE	; 254
     dfc:	8c 93       	st	X, r24
					/* Enable EXTI0 */
					SET_BIT(EXTI_u8_GICR,6);
     dfe:	ab e5       	ldi	r26, 0x5B	; 91
     e00:	b0 e0       	ldi	r27, 0x00	; 0
     e02:	eb e5       	ldi	r30, 0x5B	; 91
     e04:	f0 e0       	ldi	r31, 0x00	; 0
     e06:	80 81       	ld	r24, Z
     e08:	80 64       	ori	r24, 0x40	; 64
     e0a:	8c 93       	st	X, r24
     e0c:	ac c0       	rjmp	.+344    	; 0xf66 <EXTI_u8Enable+0x290>
					break;
				default : Local_u8ErrorState = STD_TYPES_NOK;
     e0e:	19 82       	std	Y+1, r1	; 0x01
     e10:	aa c0       	rjmp	.+340    	; 0xf66 <EXTI_u8Enable+0x290>
			}
		break;

			case EXTI_u8_INT1:
				switch(Copy_u8EdgeIndex)
     e12:	8b 81       	ldd	r24, Y+3	; 0x03
     e14:	28 2f       	mov	r18, r24
     e16:	30 e0       	ldi	r19, 0x00	; 0
     e18:	3f 83       	std	Y+7, r19	; 0x07
     e1a:	2e 83       	std	Y+6, r18	; 0x06
     e1c:	8e 81       	ldd	r24, Y+6	; 0x06
     e1e:	9f 81       	ldd	r25, Y+7	; 0x07
     e20:	81 30       	cpi	r24, 0x01	; 1
     e22:	91 05       	cpc	r25, r1
     e24:	61 f1       	breq	.+88     	; 0xe7e <EXTI_u8Enable+0x1a8>
     e26:	2e 81       	ldd	r18, Y+6	; 0x06
     e28:	3f 81       	ldd	r19, Y+7	; 0x07
     e2a:	22 30       	cpi	r18, 0x02	; 2
     e2c:	31 05       	cpc	r19, r1
     e2e:	2c f4       	brge	.+10     	; 0xe3a <EXTI_u8Enable+0x164>
     e30:	8e 81       	ldd	r24, Y+6	; 0x06
     e32:	9f 81       	ldd	r25, Y+7	; 0x07
     e34:	00 97       	sbiw	r24, 0x00	; 0
     e36:	69 f0       	breq	.+26     	; 0xe52 <EXTI_u8Enable+0x17c>
     e38:	64 c0       	rjmp	.+200    	; 0xf02 <EXTI_u8Enable+0x22c>
     e3a:	2e 81       	ldd	r18, Y+6	; 0x06
     e3c:	3f 81       	ldd	r19, Y+7	; 0x07
     e3e:	22 30       	cpi	r18, 0x02	; 2
     e40:	31 05       	cpc	r19, r1
     e42:	99 f1       	breq	.+102    	; 0xeaa <EXTI_u8Enable+0x1d4>
     e44:	8e 81       	ldd	r24, Y+6	; 0x06
     e46:	9f 81       	ldd	r25, Y+7	; 0x07
     e48:	83 30       	cpi	r24, 0x03	; 3
     e4a:	91 05       	cpc	r25, r1
     e4c:	09 f4       	brne	.+2      	; 0xe50 <EXTI_u8Enable+0x17a>
     e4e:	43 c0       	rjmp	.+134    	; 0xed6 <EXTI_u8Enable+0x200>
     e50:	58 c0       	rjmp	.+176    	; 0xf02 <EXTI_u8Enable+0x22c>
				{
					case EXTI_u8_RAISING_EDGE:
						SET_BIT(EXTI_u8_MCUCR,3);
     e52:	a5 e5       	ldi	r26, 0x55	; 85
     e54:	b0 e0       	ldi	r27, 0x00	; 0
     e56:	e5 e5       	ldi	r30, 0x55	; 85
     e58:	f0 e0       	ldi	r31, 0x00	; 0
     e5a:	80 81       	ld	r24, Z
     e5c:	88 60       	ori	r24, 0x08	; 8
     e5e:	8c 93       	st	X, r24
						SET_BIT(EXTI_u8_MCUCR,2);
     e60:	a5 e5       	ldi	r26, 0x55	; 85
     e62:	b0 e0       	ldi	r27, 0x00	; 0
     e64:	e5 e5       	ldi	r30, 0x55	; 85
     e66:	f0 e0       	ldi	r31, 0x00	; 0
     e68:	80 81       	ld	r24, Z
     e6a:	84 60       	ori	r24, 0x04	; 4
     e6c:	8c 93       	st	X, r24
						/* Enable EXTI0 */
						SET_BIT(EXTI_u8_GICR,7);
     e6e:	ab e5       	ldi	r26, 0x5B	; 91
     e70:	b0 e0       	ldi	r27, 0x00	; 0
     e72:	eb e5       	ldi	r30, 0x5B	; 91
     e74:	f0 e0       	ldi	r31, 0x00	; 0
     e76:	80 81       	ld	r24, Z
     e78:	80 68       	ori	r24, 0x80	; 128
     e7a:	8c 93       	st	X, r24
     e7c:	74 c0       	rjmp	.+232    	; 0xf66 <EXTI_u8Enable+0x290>
						break;

					case EXTI_u8_FALLING_EDGE:
						SET_BIT(EXTI_u8_MCUCR,3);
     e7e:	a5 e5       	ldi	r26, 0x55	; 85
     e80:	b0 e0       	ldi	r27, 0x00	; 0
     e82:	e5 e5       	ldi	r30, 0x55	; 85
     e84:	f0 e0       	ldi	r31, 0x00	; 0
     e86:	80 81       	ld	r24, Z
     e88:	88 60       	ori	r24, 0x08	; 8
     e8a:	8c 93       	st	X, r24
						CLR_BIT(EXTI_u8_MCUCR,2);
     e8c:	a5 e5       	ldi	r26, 0x55	; 85
     e8e:	b0 e0       	ldi	r27, 0x00	; 0
     e90:	e5 e5       	ldi	r30, 0x55	; 85
     e92:	f0 e0       	ldi	r31, 0x00	; 0
     e94:	80 81       	ld	r24, Z
     e96:	8b 7f       	andi	r24, 0xFB	; 251
     e98:	8c 93       	st	X, r24
						/* Enable EXTI0 */
						SET_BIT(EXTI_u8_GICR,7);
     e9a:	ab e5       	ldi	r26, 0x5B	; 91
     e9c:	b0 e0       	ldi	r27, 0x00	; 0
     e9e:	eb e5       	ldi	r30, 0x5B	; 91
     ea0:	f0 e0       	ldi	r31, 0x00	; 0
     ea2:	80 81       	ld	r24, Z
     ea4:	80 68       	ori	r24, 0x80	; 128
     ea6:	8c 93       	st	X, r24
     ea8:	5e c0       	rjmp	.+188    	; 0xf66 <EXTI_u8Enable+0x290>
						break;

					case EXTI_u8_ANY_LOGICAL_CHANGE:
						CLR_BIT(EXTI_u8_MCUCR,3);
     eaa:	a5 e5       	ldi	r26, 0x55	; 85
     eac:	b0 e0       	ldi	r27, 0x00	; 0
     eae:	e5 e5       	ldi	r30, 0x55	; 85
     eb0:	f0 e0       	ldi	r31, 0x00	; 0
     eb2:	80 81       	ld	r24, Z
     eb4:	87 7f       	andi	r24, 0xF7	; 247
     eb6:	8c 93       	st	X, r24
						SET_BIT(EXTI_u8_MCUCR,2);
     eb8:	a5 e5       	ldi	r26, 0x55	; 85
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e5 e5       	ldi	r30, 0x55	; 85
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	84 60       	ori	r24, 0x04	; 4
     ec4:	8c 93       	st	X, r24
						/* Enable EXTI0 */
						SET_BIT(EXTI_u8_GICR,7);
     ec6:	ab e5       	ldi	r26, 0x5B	; 91
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	eb e5       	ldi	r30, 0x5B	; 91
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	80 68       	ori	r24, 0x80	; 128
     ed2:	8c 93       	st	X, r24
     ed4:	48 c0       	rjmp	.+144    	; 0xf66 <EXTI_u8Enable+0x290>
						break;

					case EXTI_u8_LOW_LEVEL:
						CLR_BIT(EXTI_u8_MCUCR,3);
     ed6:	a5 e5       	ldi	r26, 0x55	; 85
     ed8:	b0 e0       	ldi	r27, 0x00	; 0
     eda:	e5 e5       	ldi	r30, 0x55	; 85
     edc:	f0 e0       	ldi	r31, 0x00	; 0
     ede:	80 81       	ld	r24, Z
     ee0:	87 7f       	andi	r24, 0xF7	; 247
     ee2:	8c 93       	st	X, r24
						CLR_BIT(EXTI_u8_MCUCR,2);
     ee4:	a5 e5       	ldi	r26, 0x55	; 85
     ee6:	b0 e0       	ldi	r27, 0x00	; 0
     ee8:	e5 e5       	ldi	r30, 0x55	; 85
     eea:	f0 e0       	ldi	r31, 0x00	; 0
     eec:	80 81       	ld	r24, Z
     eee:	8b 7f       	andi	r24, 0xFB	; 251
     ef0:	8c 93       	st	X, r24
						/* Enable EXTI0 */
						SET_BIT(EXTI_u8_GICR,7);
     ef2:	ab e5       	ldi	r26, 0x5B	; 91
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	eb e5       	ldi	r30, 0x5B	; 91
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	80 81       	ld	r24, Z
     efc:	80 68       	ori	r24, 0x80	; 128
     efe:	8c 93       	st	X, r24
     f00:	32 c0       	rjmp	.+100    	; 0xf66 <EXTI_u8Enable+0x290>
						break;
					default : Local_u8ErrorState = STD_TYPES_NOK;
     f02:	19 82       	std	Y+1, r1	; 0x01
     f04:	30 c0       	rjmp	.+96     	; 0xf66 <EXTI_u8Enable+0x290>
				}
			break;

				case EXTI_u8_INT2:
					switch(Copy_u8EdgeIndex)
     f06:	8b 81       	ldd	r24, Y+3	; 0x03
     f08:	28 2f       	mov	r18, r24
     f0a:	30 e0       	ldi	r19, 0x00	; 0
     f0c:	3d 83       	std	Y+5, r19	; 0x05
     f0e:	2c 83       	std	Y+4, r18	; 0x04
     f10:	8c 81       	ldd	r24, Y+4	; 0x04
     f12:	9d 81       	ldd	r25, Y+5	; 0x05
     f14:	00 97       	sbiw	r24, 0x00	; 0
     f16:	31 f0       	breq	.+12     	; 0xf24 <EXTI_u8Enable+0x24e>
     f18:	2c 81       	ldd	r18, Y+4	; 0x04
     f1a:	3d 81       	ldd	r19, Y+5	; 0x05
     f1c:	21 30       	cpi	r18, 0x01	; 1
     f1e:	31 05       	cpc	r19, r1
     f20:	81 f0       	breq	.+32     	; 0xf42 <EXTI_u8Enable+0x26c>
     f22:	1e c0       	rjmp	.+60     	; 0xf60 <EXTI_u8Enable+0x28a>
					{
						case EXTI_u8_RAISING_EDGE:
							SET_BIT(EXTI_u8_MCUCR,6);
     f24:	a5 e5       	ldi	r26, 0x55	; 85
     f26:	b0 e0       	ldi	r27, 0x00	; 0
     f28:	e5 e5       	ldi	r30, 0x55	; 85
     f2a:	f0 e0       	ldi	r31, 0x00	; 0
     f2c:	80 81       	ld	r24, Z
     f2e:	80 64       	ori	r24, 0x40	; 64
     f30:	8c 93       	st	X, r24
							/* Enable EXTI0 */
							SET_BIT(EXTI_u8_GICR,5);
     f32:	ab e5       	ldi	r26, 0x5B	; 91
     f34:	b0 e0       	ldi	r27, 0x00	; 0
     f36:	eb e5       	ldi	r30, 0x5B	; 91
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	80 81       	ld	r24, Z
     f3c:	80 62       	ori	r24, 0x20	; 32
     f3e:	8c 93       	st	X, r24
     f40:	12 c0       	rjmp	.+36     	; 0xf66 <EXTI_u8Enable+0x290>
							break;

						case EXTI_u8_FALLING_EDGE:
							SET_BIT(EXTI_u8_MCUCR,6);
     f42:	a5 e5       	ldi	r26, 0x55	; 85
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e5 e5       	ldi	r30, 0x55	; 85
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	80 64       	ori	r24, 0x40	; 64
     f4e:	8c 93       	st	X, r24
							/* Enable EXTI0 */
							SET_BIT(EXTI_u8_GICR,5);
     f50:	ab e5       	ldi	r26, 0x5B	; 91
     f52:	b0 e0       	ldi	r27, 0x00	; 0
     f54:	eb e5       	ldi	r30, 0x5B	; 91
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	80 81       	ld	r24, Z
     f5a:	80 62       	ori	r24, 0x20	; 32
     f5c:	8c 93       	st	X, r24
     f5e:	03 c0       	rjmp	.+6      	; 0xf66 <EXTI_u8Enable+0x290>
							break;

						default : Local_u8ErrorState = STD_TYPES_NOK;
     f60:	19 82       	std	Y+1, r1	; 0x01
     f62:	01 c0       	rjmp	.+2      	; 0xf66 <EXTI_u8Enable+0x290>
					}
				break;
				default : Local_u8ErrorState = STD_TYPES_NOK;
     f64:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8ErrorState;
     f66:	89 81       	ldd	r24, Y+1	; 0x01
}
     f68:	2b 96       	adiw	r28, 0x0b	; 11
     f6a:	0f b6       	in	r0, 0x3f	; 63
     f6c:	f8 94       	cli
     f6e:	de bf       	out	0x3e, r29	; 62
     f70:	0f be       	out	0x3f, r0	; 63
     f72:	cd bf       	out	0x3d, r28	; 61
     f74:	cf 91       	pop	r28
     f76:	df 91       	pop	r29
     f78:	08 95       	ret

00000f7a <EXTI_u8EXTIDisable>:



u8    EXTI_u8EXTIDisable(u8 Copy_u8EXTIIndex){
     f7a:	df 93       	push	r29
     f7c:	cf 93       	push	r28
     f7e:	00 d0       	rcall	.+0      	; 0xf80 <EXTI_u8EXTIDisable+0x6>
     f80:	00 d0       	rcall	.+0      	; 0xf82 <EXTI_u8EXTIDisable+0x8>
     f82:	cd b7       	in	r28, 0x3d	; 61
     f84:	de b7       	in	r29, 0x3e	; 62
     f86:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_OK;
     f88:	81 e0       	ldi	r24, 0x01	; 1
     f8a:	89 83       	std	Y+1, r24	; 0x01

	switch (Copy_u8EXTIIndex)
     f8c:	8a 81       	ldd	r24, Y+2	; 0x02
     f8e:	28 2f       	mov	r18, r24
     f90:	30 e0       	ldi	r19, 0x00	; 0
     f92:	3c 83       	std	Y+4, r19	; 0x04
     f94:	2b 83       	std	Y+3, r18	; 0x03
     f96:	8b 81       	ldd	r24, Y+3	; 0x03
     f98:	9c 81       	ldd	r25, Y+4	; 0x04
     f9a:	81 30       	cpi	r24, 0x01	; 1
     f9c:	91 05       	cpc	r25, r1
     f9e:	89 f0       	breq	.+34     	; 0xfc2 <EXTI_u8EXTIDisable+0x48>
     fa0:	2b 81       	ldd	r18, Y+3	; 0x03
     fa2:	3c 81       	ldd	r19, Y+4	; 0x04
     fa4:	22 30       	cpi	r18, 0x02	; 2
     fa6:	31 05       	cpc	r19, r1
     fa8:	a1 f0       	breq	.+40     	; 0xfd2 <EXTI_u8EXTIDisable+0x58>
     faa:	8b 81       	ldd	r24, Y+3	; 0x03
     fac:	9c 81       	ldd	r25, Y+4	; 0x04
     fae:	00 97       	sbiw	r24, 0x00	; 0
     fb0:	c1 f4       	brne	.+48     	; 0xfe2 <EXTI_u8EXTIDisable+0x68>
	{
		case EXTI_u8_INT0 :
			/* Disable EXTI0 */
			CLR_BIT(EXTI_u8_GICR,6);
     fb2:	ab e5       	ldi	r26, 0x5B	; 91
     fb4:	b0 e0       	ldi	r27, 0x00	; 0
     fb6:	eb e5       	ldi	r30, 0x5B	; 91
     fb8:	f0 e0       	ldi	r31, 0x00	; 0
     fba:	80 81       	ld	r24, Z
     fbc:	8f 7b       	andi	r24, 0xBF	; 191
     fbe:	8c 93       	st	X, r24
     fc0:	11 c0       	rjmp	.+34     	; 0xfe4 <EXTI_u8EXTIDisable+0x6a>
			break;

		case EXTI_u8_INT1 :
			/* Disable EXTI1 */
			CLR_BIT(EXTI_u8_GICR,7);
     fc2:	ab e5       	ldi	r26, 0x5B	; 91
     fc4:	b0 e0       	ldi	r27, 0x00	; 0
     fc6:	eb e5       	ldi	r30, 0x5B	; 91
     fc8:	f0 e0       	ldi	r31, 0x00	; 0
     fca:	80 81       	ld	r24, Z
     fcc:	8f 77       	andi	r24, 0x7F	; 127
     fce:	8c 93       	st	X, r24
     fd0:	09 c0       	rjmp	.+18     	; 0xfe4 <EXTI_u8EXTIDisable+0x6a>
			break;

		case EXTI_u8_INT2 :
			/* Disable EXTI2 */
			CLR_BIT(EXTI_u8_GICR,5);
     fd2:	ab e5       	ldi	r26, 0x5B	; 91
     fd4:	b0 e0       	ldi	r27, 0x00	; 0
     fd6:	eb e5       	ldi	r30, 0x5B	; 91
     fd8:	f0 e0       	ldi	r31, 0x00	; 0
     fda:	80 81       	ld	r24, Z
     fdc:	8f 7d       	andi	r24, 0xDF	; 223
     fde:	8c 93       	st	X, r24
     fe0:	01 c0       	rjmp	.+2      	; 0xfe4 <EXTI_u8EXTIDisable+0x6a>
			break;
		default : Local_u8ErrorState = STD_TYPES_NOK;
     fe2:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
     fe4:	89 81       	ldd	r24, Y+1	; 0x01
}
     fe6:	0f 90       	pop	r0
     fe8:	0f 90       	pop	r0
     fea:	0f 90       	pop	r0
     fec:	0f 90       	pop	r0
     fee:	cf 91       	pop	r28
     ff0:	df 91       	pop	r29
     ff2:	08 95       	ret

00000ff4 <EXTI_u8EXTISetCallBack>:


u8    EXTI_u8EXTISetCallBack(u8 Copy_u8EXTIIndex, void(*Copy_pf)(void)){
     ff4:	df 93       	push	r29
     ff6:	cf 93       	push	r28
     ff8:	00 d0       	rcall	.+0      	; 0xffa <EXTI_u8EXTISetCallBack+0x6>
     ffa:	00 d0       	rcall	.+0      	; 0xffc <EXTI_u8EXTISetCallBack+0x8>
     ffc:	0f 92       	push	r0
     ffe:	cd b7       	in	r28, 0x3d	; 61
    1000:	de b7       	in	r29, 0x3e	; 62
    1002:	8a 83       	std	Y+2, r24	; 0x02
    1004:	7c 83       	std	Y+4, r23	; 0x04
    1006:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1008:	81 e0       	ldi	r24, 0x01	; 1
    100a:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8EXTIIndex <= EXTI_u8_INT2) && (Copy_pf != NULL)){
    100c:	8a 81       	ldd	r24, Y+2	; 0x02
    100e:	83 30       	cpi	r24, 0x03	; 3
    1010:	88 f4       	brcc	.+34     	; 0x1034 <EXTI_u8EXTISetCallBack+0x40>
    1012:	8b 81       	ldd	r24, Y+3	; 0x03
    1014:	9c 81       	ldd	r25, Y+4	; 0x04
    1016:	00 97       	sbiw	r24, 0x00	; 0
    1018:	69 f0       	breq	.+26     	; 0x1034 <EXTI_u8EXTISetCallBack+0x40>
		EXTI_ApfEXTI[Copy_u8EXTIIndex] = Copy_pf;
    101a:	8a 81       	ldd	r24, Y+2	; 0x02
    101c:	88 2f       	mov	r24, r24
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	88 0f       	add	r24, r24
    1022:	99 1f       	adc	r25, r25
    1024:	fc 01       	movw	r30, r24
    1026:	e0 58       	subi	r30, 0x80	; 128
    1028:	ff 4f       	sbci	r31, 0xFF	; 255
    102a:	8b 81       	ldd	r24, Y+3	; 0x03
    102c:	9c 81       	ldd	r25, Y+4	; 0x04
    102e:	91 83       	std	Z+1, r25	; 0x01
    1030:	80 83       	st	Z, r24
    1032:	01 c0       	rjmp	.+2      	; 0x1036 <EXTI_u8EXTISetCallBack+0x42>
	}
	else{
		Local_u8ErrorState = STD_TYPES_NOK;
    1034:	19 82       	std	Y+1, r1	; 0x01
	}
}
    1036:	0f 90       	pop	r0
    1038:	0f 90       	pop	r0
    103a:	0f 90       	pop	r0
    103c:	0f 90       	pop	r0
    103e:	0f 90       	pop	r0
    1040:	cf 91       	pop	r28
    1042:	df 91       	pop	r29
    1044:	08 95       	ret

00001046 <__vector_1>:


/* Prototype for ISR of EXTI0 */
void __vector_1(void)    __attribute__((signal)); // to avoid optimizer changes
void __vector_1(void)
{
    1046:	1f 92       	push	r1
    1048:	0f 92       	push	r0
    104a:	0f b6       	in	r0, 0x3f	; 63
    104c:	0f 92       	push	r0
    104e:	11 24       	eor	r1, r1
    1050:	2f 93       	push	r18
    1052:	3f 93       	push	r19
    1054:	4f 93       	push	r20
    1056:	5f 93       	push	r21
    1058:	6f 93       	push	r22
    105a:	7f 93       	push	r23
    105c:	8f 93       	push	r24
    105e:	9f 93       	push	r25
    1060:	af 93       	push	r26
    1062:	bf 93       	push	r27
    1064:	ef 93       	push	r30
    1066:	ff 93       	push	r31
    1068:	df 93       	push	r29
    106a:	cf 93       	push	r28
    106c:	cd b7       	in	r28, 0x3d	; 61
    106e:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_ApfEXTI[EXTI_u8_INT0] != NULL)
    1070:	80 91 80 00 	lds	r24, 0x0080
    1074:	90 91 81 00 	lds	r25, 0x0081
    1078:	00 97       	sbiw	r24, 0x00	; 0
    107a:	29 f0       	breq	.+10     	; 0x1086 <__vector_1+0x40>
	{
		EXTI_ApfEXTI[EXTI_u8_INT0]();
    107c:	e0 91 80 00 	lds	r30, 0x0080
    1080:	f0 91 81 00 	lds	r31, 0x0081
    1084:	09 95       	icall
	}

}
    1086:	cf 91       	pop	r28
    1088:	df 91       	pop	r29
    108a:	ff 91       	pop	r31
    108c:	ef 91       	pop	r30
    108e:	bf 91       	pop	r27
    1090:	af 91       	pop	r26
    1092:	9f 91       	pop	r25
    1094:	8f 91       	pop	r24
    1096:	7f 91       	pop	r23
    1098:	6f 91       	pop	r22
    109a:	5f 91       	pop	r21
    109c:	4f 91       	pop	r20
    109e:	3f 91       	pop	r19
    10a0:	2f 91       	pop	r18
    10a2:	0f 90       	pop	r0
    10a4:	0f be       	out	0x3f, r0	; 63
    10a6:	0f 90       	pop	r0
    10a8:	1f 90       	pop	r1
    10aa:	18 95       	reti

000010ac <__vector_2>:

/* Prototype for ISR of EXTI2 */
void __vector_2(void)    __attribute__((signal)); // to avoid optimizer changes
void __vector_2(void)
{
    10ac:	1f 92       	push	r1
    10ae:	0f 92       	push	r0
    10b0:	0f b6       	in	r0, 0x3f	; 63
    10b2:	0f 92       	push	r0
    10b4:	11 24       	eor	r1, r1
    10b6:	2f 93       	push	r18
    10b8:	3f 93       	push	r19
    10ba:	4f 93       	push	r20
    10bc:	5f 93       	push	r21
    10be:	6f 93       	push	r22
    10c0:	7f 93       	push	r23
    10c2:	8f 93       	push	r24
    10c4:	9f 93       	push	r25
    10c6:	af 93       	push	r26
    10c8:	bf 93       	push	r27
    10ca:	ef 93       	push	r30
    10cc:	ff 93       	push	r31
    10ce:	df 93       	push	r29
    10d0:	cf 93       	push	r28
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_ApfEXTI[EXTI_u8_INT1] != NULL)
    10d6:	80 91 82 00 	lds	r24, 0x0082
    10da:	90 91 83 00 	lds	r25, 0x0083
    10de:	00 97       	sbiw	r24, 0x00	; 0
    10e0:	29 f0       	breq	.+10     	; 0x10ec <__vector_2+0x40>
	{
		EXTI_ApfEXTI[EXTI_u8_INT1]();
    10e2:	e0 91 82 00 	lds	r30, 0x0082
    10e6:	f0 91 83 00 	lds	r31, 0x0083
    10ea:	09 95       	icall
	}
}
    10ec:	cf 91       	pop	r28
    10ee:	df 91       	pop	r29
    10f0:	ff 91       	pop	r31
    10f2:	ef 91       	pop	r30
    10f4:	bf 91       	pop	r27
    10f6:	af 91       	pop	r26
    10f8:	9f 91       	pop	r25
    10fa:	8f 91       	pop	r24
    10fc:	7f 91       	pop	r23
    10fe:	6f 91       	pop	r22
    1100:	5f 91       	pop	r21
    1102:	4f 91       	pop	r20
    1104:	3f 91       	pop	r19
    1106:	2f 91       	pop	r18
    1108:	0f 90       	pop	r0
    110a:	0f be       	out	0x3f, r0	; 63
    110c:	0f 90       	pop	r0
    110e:	1f 90       	pop	r1
    1110:	18 95       	reti

00001112 <__vector_3>:

/* Prototype for ISR of EXTI3 */
void __vector_3(void)    __attribute__((signal)); // to avoid optimizer changes
void __vector_3(void)
{
    1112:	1f 92       	push	r1
    1114:	0f 92       	push	r0
    1116:	0f b6       	in	r0, 0x3f	; 63
    1118:	0f 92       	push	r0
    111a:	11 24       	eor	r1, r1
    111c:	2f 93       	push	r18
    111e:	3f 93       	push	r19
    1120:	4f 93       	push	r20
    1122:	5f 93       	push	r21
    1124:	6f 93       	push	r22
    1126:	7f 93       	push	r23
    1128:	8f 93       	push	r24
    112a:	9f 93       	push	r25
    112c:	af 93       	push	r26
    112e:	bf 93       	push	r27
    1130:	ef 93       	push	r30
    1132:	ff 93       	push	r31
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	if(EXTI_ApfEXTI[EXTI_u8_INT2] != NULL)
    113c:	80 91 84 00 	lds	r24, 0x0084
    1140:	90 91 85 00 	lds	r25, 0x0085
    1144:	00 97       	sbiw	r24, 0x00	; 0
    1146:	29 f0       	breq	.+10     	; 0x1152 <__vector_3+0x40>
	{
		EXTI_ApfEXTI[EXTI_u8_INT2]();
    1148:	e0 91 84 00 	lds	r30, 0x0084
    114c:	f0 91 85 00 	lds	r31, 0x0085
    1150:	09 95       	icall
	}
}
    1152:	cf 91       	pop	r28
    1154:	df 91       	pop	r29
    1156:	ff 91       	pop	r31
    1158:	ef 91       	pop	r30
    115a:	bf 91       	pop	r27
    115c:	af 91       	pop	r26
    115e:	9f 91       	pop	r25
    1160:	8f 91       	pop	r24
    1162:	7f 91       	pop	r23
    1164:	6f 91       	pop	r22
    1166:	5f 91       	pop	r21
    1168:	4f 91       	pop	r20
    116a:	3f 91       	pop	r19
    116c:	2f 91       	pop	r18
    116e:	0f 90       	pop	r0
    1170:	0f be       	out	0x3f, r0	; 63
    1172:	0f 90       	pop	r0
    1174:	1f 90       	pop	r1
    1176:	18 95       	reti

00001178 <DIO_voidInit>:
#include "DIO_config.h"



void DIO_voidInit(void)
{
    1178:	df 93       	push	r29
    117a:	cf 93       	push	r28
    117c:	cd b7       	in	r28, 0x3d	; 61
    117e:	de b7       	in	r29, 0x3e	; 62
	DIO_u8_DDRA_REG = Conc(DIO_u8_PA7_INITIAL_DIRECTION, DIO_u8_PA6_INITIAL_DIRECTION, DIO_u8_PA5_INITIAL_DIRECTION, DIO_u8_PA4_INITIAL_DIRECTION, DIO_u8_PA3_INITIAL_DIRECTION, DIO_u8_PA2_INITIAL_DIRECTION, DIO_u8_PA1_INITIAL_DIRECTION, DIO_u8_PA0_INITIAL_DIRECTION);
    1180:	ea e3       	ldi	r30, 0x3A	; 58
    1182:	f0 e0       	ldi	r31, 0x00	; 0
    1184:	8e e7       	ldi	r24, 0x7E	; 126
    1186:	80 83       	st	Z, r24

	DIO_u8_DDRB_REG = Conc(DIO_u8_PB7_INITIAL_DIRECTION, DIO_u8_PB6_INITIAL_DIRECTION, DIO_u8_PB5_INITIAL_DIRECTION, DIO_u8_PB4_INITIAL_DIRECTION, DIO_u8_PB3_INITIAL_DIRECTION, DIO_u8_PB2_INITIAL_DIRECTION, DIO_u8_PB1_INITIAL_DIRECTION, DIO_u8_PB0_INITIAL_DIRECTION);
    1188:	e7 e3       	ldi	r30, 0x37	; 55
    118a:	f0 e0       	ldi	r31, 0x00	; 0
    118c:	80 ef       	ldi	r24, 0xF0	; 240
    118e:	80 83       	st	Z, r24

	DIO_u8_DDRC_REG = Conc(DIO_u8_PC7_INITIAL_DIRECTION, DIO_u8_PC6_INITIAL_DIRECTION, DIO_u8_PC5_INITIAL_DIRECTION, DIO_u8_PC4_INITIAL_DIRECTION, DIO_u8_PC3_INITIAL_DIRECTION, DIO_u8_PC2_INITIAL_DIRECTION, DIO_u8_PC1_INITIAL_DIRECTION, DIO_u8_PC0_INITIAL_DIRECTION);
    1190:	e4 e3       	ldi	r30, 0x34	; 52
    1192:	f0 e0       	ldi	r31, 0x00	; 0
    1194:	8f ef       	ldi	r24, 0xFF	; 255
    1196:	80 83       	st	Z, r24

	DIO_u8_DDRD_REG = Conc(DIO_u8_PD7_INITIAL_DIRECTION, DIO_u8_PD6_INITIAL_DIRECTION, DIO_u8_PD5_INITIAL_DIRECTION, DIO_u8_PD4_INITIAL_DIRECTION, DIO_u8_PD3_INITIAL_DIRECTION, DIO_u8_PD2_INITIAL_DIRECTION, DIO_u8_PD1_INITIAL_DIRECTION, DIO_u8_PD0_INITIAL_DIRECTION);
    1198:	e1 e3       	ldi	r30, 0x31	; 49
    119a:	f0 e0       	ldi	r31, 0x00	; 0
    119c:	8b e0       	ldi	r24, 0x0B	; 11
    119e:	80 83       	st	Z, r24
	/*/////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	*//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
	DIO_u8_PORTA_REG = Conc(DIO_u8_PA7_INITIAL_VALUE, DIO_u8_PA6_INITIAL_VALUE, DIO_u8_PA5_INITIAL_VALUE, DIO_u8_PA4_INITIAL_VALUE, DIO_u8_PA3_INITIAL_VALUE, DIO_u8_PA2_INITIAL_VALUE, DIO_u8_PA1_INITIAL_VALUE, DIO_u8_PA0_INITIAL_VALUE);
    11a0:	eb e3       	ldi	r30, 0x3B	; 59
    11a2:	f0 e0       	ldi	r31, 0x00	; 0
    11a4:	88 e7       	ldi	r24, 0x78	; 120
    11a6:	80 83       	st	Z, r24

	DIO_u8_PORTB_REG = Conc(DIO_u8_PB7_INITIAL_VALUE, DIO_u8_PB6_INITIAL_VALUE, DIO_u8_PB5_INITIAL_VALUE, DIO_u8_PB4_INITIAL_VALUE, DIO_u8_PB3_INITIAL_VALUE, DIO_u8_PB2_INITIAL_VALUE, DIO_u8_PB1_INITIAL_VALUE, DIO_u8_PB0_INITIAL_VALUE);
    11a8:	e8 e3       	ldi	r30, 0x38	; 56
    11aa:	f0 e0       	ldi	r31, 0x00	; 0
    11ac:	8f ef       	ldi	r24, 0xFF	; 255
    11ae:	80 83       	st	Z, r24

	DIO_u8_PORTC_REG = Conc(DIO_u8_PC7_INITIAL_VALUE, DIO_u8_PC6_INITIAL_VALUE, DIO_u8_PC5_INITIAL_VALUE, DIO_u8_PC4_INITIAL_VALUE, DIO_u8_PC3_INITIAL_VALUE, DIO_u8_PC2_INITIAL_VALUE, DIO_u8_PC1_INITIAL_VALUE, DIO_u8_PC0_INITIAL_VALUE);
    11b0:	e5 e3       	ldi	r30, 0x35	; 53
    11b2:	f0 e0       	ldi	r31, 0x00	; 0
    11b4:	10 82       	st	Z, r1

	DIO_u8_PORTD_REG = Conc(DIO_u8_PD7_INITIAL_VALUE, DIO_u8_PD6_INITIAL_VALUE, DIO_u8_PD5_INITIAL_VALUE, DIO_u8_PD4_INITIAL_VALUE, DIO_u8_PD3_INITIAL_VALUE, DIO_u8_PD2_INITIAL_VALUE, DIO_u8_PD1_INITIAL_VALUE, DIO_u8_PD0_INITIAL_VALUE);
    11b6:	e2 e3       	ldi	r30, 0x32	; 50
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	84 e0       	ldi	r24, 0x04	; 4
    11bc:	80 83       	st	Z, r24

}
    11be:	cf 91       	pop	r28
    11c0:	df 91       	pop	r29
    11c2:	08 95       	ret

000011c4 <DIO_u8SetPinDirection>:




u8 DIO_u8SetPinDirection(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8PinDirection)
{
    11c4:	df 93       	push	r29
    11c6:	cf 93       	push	r28
    11c8:	cd b7       	in	r28, 0x3d	; 61
    11ca:	de b7       	in	r29, 0x3e	; 62
    11cc:	2e 97       	sbiw	r28, 0x0e	; 14
    11ce:	0f b6       	in	r0, 0x3f	; 63
    11d0:	f8 94       	cli
    11d2:	de bf       	out	0x3e, r29	; 62
    11d4:	0f be       	out	0x3f, r0	; 63
    11d6:	cd bf       	out	0x3d, r28	; 61
    11d8:	8a 83       	std	Y+2, r24	; 0x02
    11da:	6b 83       	std	Y+3, r22	; 0x03
    11dc:	4c 83       	std	Y+4, r20	; 0x04

	u8 Local_u8ErrorState = STD_TYPES_OK;
    11de:	81 e0       	ldi	r24, 0x01	; 1
    11e0:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PortId <= DIO_u8_PORTD && Copy_u8PinId <= DIO_u8_PIN7 && (Copy_u8PinDirection == DIO_u8_OUTPUT || Copy_u8PinDirection == DIO_u8_INPUT))
    11e2:	8a 81       	ldd	r24, Y+2	; 0x02
    11e4:	84 30       	cpi	r24, 0x04	; 4
    11e6:	08 f0       	brcs	.+2      	; 0x11ea <DIO_u8SetPinDirection+0x26>
    11e8:	0d c1       	rjmp	.+538    	; 0x1404 <DIO_u8SetPinDirection+0x240>
    11ea:	8b 81       	ldd	r24, Y+3	; 0x03
    11ec:	88 30       	cpi	r24, 0x08	; 8
    11ee:	08 f0       	brcs	.+2      	; 0x11f2 <DIO_u8SetPinDirection+0x2e>
    11f0:	09 c1       	rjmp	.+530    	; 0x1404 <DIO_u8SetPinDirection+0x240>
    11f2:	8c 81       	ldd	r24, Y+4	; 0x04
    11f4:	88 23       	and	r24, r24
    11f6:	21 f0       	breq	.+8      	; 0x1200 <DIO_u8SetPinDirection+0x3c>
    11f8:	8c 81       	ldd	r24, Y+4	; 0x04
    11fa:	81 30       	cpi	r24, 0x01	; 1
    11fc:	09 f0       	breq	.+2      	; 0x1200 <DIO_u8SetPinDirection+0x3c>
    11fe:	02 c1       	rjmp	.+516    	; 0x1404 <DIO_u8SetPinDirection+0x240>
	{

		switch (Copy_u8PortId)
    1200:	8a 81       	ldd	r24, Y+2	; 0x02
    1202:	28 2f       	mov	r18, r24
    1204:	30 e0       	ldi	r19, 0x00	; 0
    1206:	3e 87       	std	Y+14, r19	; 0x0e
    1208:	2d 87       	std	Y+13, r18	; 0x0d
    120a:	8d 85       	ldd	r24, Y+13	; 0x0d
    120c:	9e 85       	ldd	r25, Y+14	; 0x0e
    120e:	81 30       	cpi	r24, 0x01	; 1
    1210:	91 05       	cpc	r25, r1
    1212:	09 f4       	brne	.+2      	; 0x1216 <DIO_u8SetPinDirection+0x52>
    1214:	4f c0       	rjmp	.+158    	; 0x12b4 <DIO_u8SetPinDirection+0xf0>
    1216:	2d 85       	ldd	r18, Y+13	; 0x0d
    1218:	3e 85       	ldd	r19, Y+14	; 0x0e
    121a:	22 30       	cpi	r18, 0x02	; 2
    121c:	31 05       	cpc	r19, r1
    121e:	2c f4       	brge	.+10     	; 0x122a <DIO_u8SetPinDirection+0x66>
    1220:	8d 85       	ldd	r24, Y+13	; 0x0d
    1222:	9e 85       	ldd	r25, Y+14	; 0x0e
    1224:	00 97       	sbiw	r24, 0x00	; 0
    1226:	71 f0       	breq	.+28     	; 0x1244 <DIO_u8SetPinDirection+0x80>
    1228:	ee c0       	rjmp	.+476    	; 0x1406 <DIO_u8SetPinDirection+0x242>
    122a:	2d 85       	ldd	r18, Y+13	; 0x0d
    122c:	3e 85       	ldd	r19, Y+14	; 0x0e
    122e:	22 30       	cpi	r18, 0x02	; 2
    1230:	31 05       	cpc	r19, r1
    1232:	09 f4       	brne	.+2      	; 0x1236 <DIO_u8SetPinDirection+0x72>
    1234:	77 c0       	rjmp	.+238    	; 0x1324 <DIO_u8SetPinDirection+0x160>
    1236:	8d 85       	ldd	r24, Y+13	; 0x0d
    1238:	9e 85       	ldd	r25, Y+14	; 0x0e
    123a:	83 30       	cpi	r24, 0x03	; 3
    123c:	91 05       	cpc	r25, r1
    123e:	09 f4       	brne	.+2      	; 0x1242 <DIO_u8SetPinDirection+0x7e>
    1240:	a9 c0       	rjmp	.+338    	; 0x1394 <DIO_u8SetPinDirection+0x1d0>
    1242:	e1 c0       	rjmp	.+450    	; 0x1406 <DIO_u8SetPinDirection+0x242>
		{
		case DIO_u8_PORTA:
			switch (Copy_u8PinDirection)
    1244:	8c 81       	ldd	r24, Y+4	; 0x04
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	3c 87       	std	Y+12, r19	; 0x0c
    124c:	2b 87       	std	Y+11, r18	; 0x0b
    124e:	8b 85       	ldd	r24, Y+11	; 0x0b
    1250:	9c 85       	ldd	r25, Y+12	; 0x0c
    1252:	00 97       	sbiw	r24, 0x00	; 0
    1254:	31 f0       	breq	.+12     	; 0x1262 <DIO_u8SetPinDirection+0x9e>
    1256:	2b 85       	ldd	r18, Y+11	; 0x0b
    1258:	3c 85       	ldd	r19, Y+12	; 0x0c
    125a:	21 30       	cpi	r18, 0x01	; 1
    125c:	31 05       	cpc	r19, r1
    125e:	a9 f0       	breq	.+42     	; 0x128a <DIO_u8SetPinDirection+0xc6>
    1260:	d2 c0       	rjmp	.+420    	; 0x1406 <DIO_u8SetPinDirection+0x242>
			{
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRA_REG, Copy_u8PinId);
    1262:	aa e3       	ldi	r26, 0x3A	; 58
    1264:	b0 e0       	ldi	r27, 0x00	; 0
    1266:	ea e3       	ldi	r30, 0x3A	; 58
    1268:	f0 e0       	ldi	r31, 0x00	; 0
    126a:	80 81       	ld	r24, Z
    126c:	48 2f       	mov	r20, r24
    126e:	8b 81       	ldd	r24, Y+3	; 0x03
    1270:	28 2f       	mov	r18, r24
    1272:	30 e0       	ldi	r19, 0x00	; 0
    1274:	81 e0       	ldi	r24, 0x01	; 1
    1276:	90 e0       	ldi	r25, 0x00	; 0
    1278:	02 2e       	mov	r0, r18
    127a:	02 c0       	rjmp	.+4      	; 0x1280 <DIO_u8SetPinDirection+0xbc>
    127c:	88 0f       	add	r24, r24
    127e:	99 1f       	adc	r25, r25
    1280:	0a 94       	dec	r0
    1282:	e2 f7       	brpl	.-8      	; 0x127c <DIO_u8SetPinDirection+0xb8>
    1284:	84 2b       	or	r24, r20
    1286:	8c 93       	st	X, r24
    1288:	be c0       	rjmp	.+380    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;

			case DIO_u8_INPUT:
				CLR_BIT(DIO_u8_DDRA_REG, Copy_u8PinId);
    128a:	aa e3       	ldi	r26, 0x3A	; 58
    128c:	b0 e0       	ldi	r27, 0x00	; 0
    128e:	ea e3       	ldi	r30, 0x3A	; 58
    1290:	f0 e0       	ldi	r31, 0x00	; 0
    1292:	80 81       	ld	r24, Z
    1294:	48 2f       	mov	r20, r24
    1296:	8b 81       	ldd	r24, Y+3	; 0x03
    1298:	28 2f       	mov	r18, r24
    129a:	30 e0       	ldi	r19, 0x00	; 0
    129c:	81 e0       	ldi	r24, 0x01	; 1
    129e:	90 e0       	ldi	r25, 0x00	; 0
    12a0:	02 2e       	mov	r0, r18
    12a2:	02 c0       	rjmp	.+4      	; 0x12a8 <DIO_u8SetPinDirection+0xe4>
    12a4:	88 0f       	add	r24, r24
    12a6:	99 1f       	adc	r25, r25
    12a8:	0a 94       	dec	r0
    12aa:	e2 f7       	brpl	.-8      	; 0x12a4 <DIO_u8SetPinDirection+0xe0>
    12ac:	80 95       	com	r24
    12ae:	84 23       	and	r24, r20
    12b0:	8c 93       	st	X, r24
    12b2:	a9 c0       	rjmp	.+338    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;
			}
			break;

		case DIO_u8_PORTB:
			switch (Copy_u8PinDirection)
    12b4:	8c 81       	ldd	r24, Y+4	; 0x04
    12b6:	28 2f       	mov	r18, r24
    12b8:	30 e0       	ldi	r19, 0x00	; 0
    12ba:	3a 87       	std	Y+10, r19	; 0x0a
    12bc:	29 87       	std	Y+9, r18	; 0x09
    12be:	89 85       	ldd	r24, Y+9	; 0x09
    12c0:	9a 85       	ldd	r25, Y+10	; 0x0a
    12c2:	00 97       	sbiw	r24, 0x00	; 0
    12c4:	31 f0       	breq	.+12     	; 0x12d2 <DIO_u8SetPinDirection+0x10e>
    12c6:	29 85       	ldd	r18, Y+9	; 0x09
    12c8:	3a 85       	ldd	r19, Y+10	; 0x0a
    12ca:	21 30       	cpi	r18, 0x01	; 1
    12cc:	31 05       	cpc	r19, r1
    12ce:	a9 f0       	breq	.+42     	; 0x12fa <DIO_u8SetPinDirection+0x136>
    12d0:	9a c0       	rjmp	.+308    	; 0x1406 <DIO_u8SetPinDirection+0x242>
			{
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRB_REG, Copy_u8PinId);
    12d2:	a7 e3       	ldi	r26, 0x37	; 55
    12d4:	b0 e0       	ldi	r27, 0x00	; 0
    12d6:	e7 e3       	ldi	r30, 0x37	; 55
    12d8:	f0 e0       	ldi	r31, 0x00	; 0
    12da:	80 81       	ld	r24, Z
    12dc:	48 2f       	mov	r20, r24
    12de:	8b 81       	ldd	r24, Y+3	; 0x03
    12e0:	28 2f       	mov	r18, r24
    12e2:	30 e0       	ldi	r19, 0x00	; 0
    12e4:	81 e0       	ldi	r24, 0x01	; 1
    12e6:	90 e0       	ldi	r25, 0x00	; 0
    12e8:	02 2e       	mov	r0, r18
    12ea:	02 c0       	rjmp	.+4      	; 0x12f0 <DIO_u8SetPinDirection+0x12c>
    12ec:	88 0f       	add	r24, r24
    12ee:	99 1f       	adc	r25, r25
    12f0:	0a 94       	dec	r0
    12f2:	e2 f7       	brpl	.-8      	; 0x12ec <DIO_u8SetPinDirection+0x128>
    12f4:	84 2b       	or	r24, r20
    12f6:	8c 93       	st	X, r24
    12f8:	86 c0       	rjmp	.+268    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;

			case DIO_u8_INPUT:
				CLR_BIT(DIO_u8_DDRB_REG, Copy_u8PinId);
    12fa:	a7 e3       	ldi	r26, 0x37	; 55
    12fc:	b0 e0       	ldi	r27, 0x00	; 0
    12fe:	e7 e3       	ldi	r30, 0x37	; 55
    1300:	f0 e0       	ldi	r31, 0x00	; 0
    1302:	80 81       	ld	r24, Z
    1304:	48 2f       	mov	r20, r24
    1306:	8b 81       	ldd	r24, Y+3	; 0x03
    1308:	28 2f       	mov	r18, r24
    130a:	30 e0       	ldi	r19, 0x00	; 0
    130c:	81 e0       	ldi	r24, 0x01	; 1
    130e:	90 e0       	ldi	r25, 0x00	; 0
    1310:	02 2e       	mov	r0, r18
    1312:	02 c0       	rjmp	.+4      	; 0x1318 <DIO_u8SetPinDirection+0x154>
    1314:	88 0f       	add	r24, r24
    1316:	99 1f       	adc	r25, r25
    1318:	0a 94       	dec	r0
    131a:	e2 f7       	brpl	.-8      	; 0x1314 <DIO_u8SetPinDirection+0x150>
    131c:	80 95       	com	r24
    131e:	84 23       	and	r24, r20
    1320:	8c 93       	st	X, r24
    1322:	71 c0       	rjmp	.+226    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;
			}
			break;

		case DIO_u8_PORTC:
			switch (Copy_u8PinDirection)
    1324:	8c 81       	ldd	r24, Y+4	; 0x04
    1326:	28 2f       	mov	r18, r24
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	38 87       	std	Y+8, r19	; 0x08
    132c:	2f 83       	std	Y+7, r18	; 0x07
    132e:	8f 81       	ldd	r24, Y+7	; 0x07
    1330:	98 85       	ldd	r25, Y+8	; 0x08
    1332:	00 97       	sbiw	r24, 0x00	; 0
    1334:	31 f0       	breq	.+12     	; 0x1342 <DIO_u8SetPinDirection+0x17e>
    1336:	2f 81       	ldd	r18, Y+7	; 0x07
    1338:	38 85       	ldd	r19, Y+8	; 0x08
    133a:	21 30       	cpi	r18, 0x01	; 1
    133c:	31 05       	cpc	r19, r1
    133e:	a9 f0       	breq	.+42     	; 0x136a <DIO_u8SetPinDirection+0x1a6>
    1340:	62 c0       	rjmp	.+196    	; 0x1406 <DIO_u8SetPinDirection+0x242>
			{
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRC_REG, Copy_u8PinId);
    1342:	a4 e3       	ldi	r26, 0x34	; 52
    1344:	b0 e0       	ldi	r27, 0x00	; 0
    1346:	e4 e3       	ldi	r30, 0x34	; 52
    1348:	f0 e0       	ldi	r31, 0x00	; 0
    134a:	80 81       	ld	r24, Z
    134c:	48 2f       	mov	r20, r24
    134e:	8b 81       	ldd	r24, Y+3	; 0x03
    1350:	28 2f       	mov	r18, r24
    1352:	30 e0       	ldi	r19, 0x00	; 0
    1354:	81 e0       	ldi	r24, 0x01	; 1
    1356:	90 e0       	ldi	r25, 0x00	; 0
    1358:	02 2e       	mov	r0, r18
    135a:	02 c0       	rjmp	.+4      	; 0x1360 <DIO_u8SetPinDirection+0x19c>
    135c:	88 0f       	add	r24, r24
    135e:	99 1f       	adc	r25, r25
    1360:	0a 94       	dec	r0
    1362:	e2 f7       	brpl	.-8      	; 0x135c <DIO_u8SetPinDirection+0x198>
    1364:	84 2b       	or	r24, r20
    1366:	8c 93       	st	X, r24
    1368:	4e c0       	rjmp	.+156    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;

			case DIO_u8_INPUT:
				CLR_BIT(DIO_u8_DDRC_REG, Copy_u8PinId);
    136a:	a4 e3       	ldi	r26, 0x34	; 52
    136c:	b0 e0       	ldi	r27, 0x00	; 0
    136e:	e4 e3       	ldi	r30, 0x34	; 52
    1370:	f0 e0       	ldi	r31, 0x00	; 0
    1372:	80 81       	ld	r24, Z
    1374:	48 2f       	mov	r20, r24
    1376:	8b 81       	ldd	r24, Y+3	; 0x03
    1378:	28 2f       	mov	r18, r24
    137a:	30 e0       	ldi	r19, 0x00	; 0
    137c:	81 e0       	ldi	r24, 0x01	; 1
    137e:	90 e0       	ldi	r25, 0x00	; 0
    1380:	02 2e       	mov	r0, r18
    1382:	02 c0       	rjmp	.+4      	; 0x1388 <DIO_u8SetPinDirection+0x1c4>
    1384:	88 0f       	add	r24, r24
    1386:	99 1f       	adc	r25, r25
    1388:	0a 94       	dec	r0
    138a:	e2 f7       	brpl	.-8      	; 0x1384 <DIO_u8SetPinDirection+0x1c0>
    138c:	80 95       	com	r24
    138e:	84 23       	and	r24, r20
    1390:	8c 93       	st	X, r24
    1392:	39 c0       	rjmp	.+114    	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;
			}
			break;

		case DIO_u8_PORTD:
			switch (Copy_u8PinDirection)
    1394:	8c 81       	ldd	r24, Y+4	; 0x04
    1396:	28 2f       	mov	r18, r24
    1398:	30 e0       	ldi	r19, 0x00	; 0
    139a:	3e 83       	std	Y+6, r19	; 0x06
    139c:	2d 83       	std	Y+5, r18	; 0x05
    139e:	8d 81       	ldd	r24, Y+5	; 0x05
    13a0:	9e 81       	ldd	r25, Y+6	; 0x06
    13a2:	00 97       	sbiw	r24, 0x00	; 0
    13a4:	31 f0       	breq	.+12     	; 0x13b2 <DIO_u8SetPinDirection+0x1ee>
    13a6:	2d 81       	ldd	r18, Y+5	; 0x05
    13a8:	3e 81       	ldd	r19, Y+6	; 0x06
    13aa:	21 30       	cpi	r18, 0x01	; 1
    13ac:	31 05       	cpc	r19, r1
    13ae:	a9 f0       	breq	.+42     	; 0x13da <DIO_u8SetPinDirection+0x216>
    13b0:	2a c0       	rjmp	.+84     	; 0x1406 <DIO_u8SetPinDirection+0x242>
			{
			case DIO_u8_OUTPUT:
				SET_BIT(DIO_u8_DDRD_REG, Copy_u8PinId);
    13b2:	a1 e3       	ldi	r26, 0x31	; 49
    13b4:	b0 e0       	ldi	r27, 0x00	; 0
    13b6:	e1 e3       	ldi	r30, 0x31	; 49
    13b8:	f0 e0       	ldi	r31, 0x00	; 0
    13ba:	80 81       	ld	r24, Z
    13bc:	48 2f       	mov	r20, r24
    13be:	8b 81       	ldd	r24, Y+3	; 0x03
    13c0:	28 2f       	mov	r18, r24
    13c2:	30 e0       	ldi	r19, 0x00	; 0
    13c4:	81 e0       	ldi	r24, 0x01	; 1
    13c6:	90 e0       	ldi	r25, 0x00	; 0
    13c8:	02 2e       	mov	r0, r18
    13ca:	02 c0       	rjmp	.+4      	; 0x13d0 <DIO_u8SetPinDirection+0x20c>
    13cc:	88 0f       	add	r24, r24
    13ce:	99 1f       	adc	r25, r25
    13d0:	0a 94       	dec	r0
    13d2:	e2 f7       	brpl	.-8      	; 0x13cc <DIO_u8SetPinDirection+0x208>
    13d4:	84 2b       	or	r24, r20
    13d6:	8c 93       	st	X, r24
    13d8:	16 c0       	rjmp	.+44     	; 0x1406 <DIO_u8SetPinDirection+0x242>
				break;

			case DIO_u8_INPUT:
				CLR_BIT(DIO_u8_DDRD_REG, Copy_u8PinId);
    13da:	a1 e3       	ldi	r26, 0x31	; 49
    13dc:	b0 e0       	ldi	r27, 0x00	; 0
    13de:	e1 e3       	ldi	r30, 0x31	; 49
    13e0:	f0 e0       	ldi	r31, 0x00	; 0
    13e2:	80 81       	ld	r24, Z
    13e4:	48 2f       	mov	r20, r24
    13e6:	8b 81       	ldd	r24, Y+3	; 0x03
    13e8:	28 2f       	mov	r18, r24
    13ea:	30 e0       	ldi	r19, 0x00	; 0
    13ec:	81 e0       	ldi	r24, 0x01	; 1
    13ee:	90 e0       	ldi	r25, 0x00	; 0
    13f0:	02 2e       	mov	r0, r18
    13f2:	02 c0       	rjmp	.+4      	; 0x13f8 <DIO_u8SetPinDirection+0x234>
    13f4:	88 0f       	add	r24, r24
    13f6:	99 1f       	adc	r25, r25
    13f8:	0a 94       	dec	r0
    13fa:	e2 f7       	brpl	.-8      	; 0x13f4 <DIO_u8SetPinDirection+0x230>
    13fc:	80 95       	com	r24
    13fe:	84 23       	and	r24, r20
    1400:	8c 93       	st	X, r24
    1402:	01 c0       	rjmp	.+2      	; 0x1406 <DIO_u8SetPinDirection+0x242>
		}
	}

	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1404:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8ErrorState;
    1406:	89 81       	ldd	r24, Y+1	; 0x01
}
    1408:	2e 96       	adiw	r28, 0x0e	; 14
    140a:	0f b6       	in	r0, 0x3f	; 63
    140c:	f8 94       	cli
    140e:	de bf       	out	0x3e, r29	; 62
    1410:	0f be       	out	0x3f, r0	; 63
    1412:	cd bf       	out	0x3d, r28	; 61
    1414:	cf 91       	pop	r28
    1416:	df 91       	pop	r29
    1418:	08 95       	ret

0000141a <DIO_u8SetPinValue>:

u8 DIO_u8SetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 Copy_u8PinValue)
{
    141a:	df 93       	push	r29
    141c:	cf 93       	push	r28
    141e:	cd b7       	in	r28, 0x3d	; 61
    1420:	de b7       	in	r29, 0x3e	; 62
    1422:	2e 97       	sbiw	r28, 0x0e	; 14
    1424:	0f b6       	in	r0, 0x3f	; 63
    1426:	f8 94       	cli
    1428:	de bf       	out	0x3e, r29	; 62
    142a:	0f be       	out	0x3f, r0	; 63
    142c:	cd bf       	out	0x3d, r28	; 61
    142e:	8a 83       	std	Y+2, r24	; 0x02
    1430:	6b 83       	std	Y+3, r22	; 0x03
    1432:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1434:	81 e0       	ldi	r24, 0x01	; 1
    1436:	89 83       	std	Y+1, r24	; 0x01

	if (Copy_u8PortId <= DIO_u8_PORTD && Copy_u8PinId <= DIO_u8_PIN7 && (Copy_u8PinValue == DIO_u8_LOW || Copy_u8PinValue == DIO_u8_HIGH))
    1438:	8a 81       	ldd	r24, Y+2	; 0x02
    143a:	84 30       	cpi	r24, 0x04	; 4
    143c:	08 f0       	brcs	.+2      	; 0x1440 <DIO_u8SetPinValue+0x26>
    143e:	13 c1       	rjmp	.+550    	; 0x1666 <DIO_u8SetPinValue+0x24c>
    1440:	8b 81       	ldd	r24, Y+3	; 0x03
    1442:	88 30       	cpi	r24, 0x08	; 8
    1444:	08 f0       	brcs	.+2      	; 0x1448 <DIO_u8SetPinValue+0x2e>
    1446:	0f c1       	rjmp	.+542    	; 0x1666 <DIO_u8SetPinValue+0x24c>
    1448:	8c 81       	ldd	r24, Y+4	; 0x04
    144a:	88 23       	and	r24, r24
    144c:	21 f0       	breq	.+8      	; 0x1456 <DIO_u8SetPinValue+0x3c>
    144e:	8c 81       	ldd	r24, Y+4	; 0x04
    1450:	81 30       	cpi	r24, 0x01	; 1
    1452:	09 f0       	breq	.+2      	; 0x1456 <DIO_u8SetPinValue+0x3c>
    1454:	08 c1       	rjmp	.+528    	; 0x1666 <DIO_u8SetPinValue+0x24c>
	{
		switch (Copy_u8PortId)
    1456:	8a 81       	ldd	r24, Y+2	; 0x02
    1458:	28 2f       	mov	r18, r24
    145a:	30 e0       	ldi	r19, 0x00	; 0
    145c:	3e 87       	std	Y+14, r19	; 0x0e
    145e:	2d 87       	std	Y+13, r18	; 0x0d
    1460:	8d 85       	ldd	r24, Y+13	; 0x0d
    1462:	9e 85       	ldd	r25, Y+14	; 0x0e
    1464:	81 30       	cpi	r24, 0x01	; 1
    1466:	91 05       	cpc	r25, r1
    1468:	09 f4       	brne	.+2      	; 0x146c <DIO_u8SetPinValue+0x52>
    146a:	50 c0       	rjmp	.+160    	; 0x150c <DIO_u8SetPinValue+0xf2>
    146c:	2d 85       	ldd	r18, Y+13	; 0x0d
    146e:	3e 85       	ldd	r19, Y+14	; 0x0e
    1470:	22 30       	cpi	r18, 0x02	; 2
    1472:	31 05       	cpc	r19, r1
    1474:	2c f4       	brge	.+10     	; 0x1480 <DIO_u8SetPinValue+0x66>
    1476:	8d 85       	ldd	r24, Y+13	; 0x0d
    1478:	9e 85       	ldd	r25, Y+14	; 0x0e
    147a:	00 97       	sbiw	r24, 0x00	; 0
    147c:	71 f0       	breq	.+28     	; 0x149a <DIO_u8SetPinValue+0x80>
    147e:	f4 c0       	rjmp	.+488    	; 0x1668 <DIO_u8SetPinValue+0x24e>
    1480:	2d 85       	ldd	r18, Y+13	; 0x0d
    1482:	3e 85       	ldd	r19, Y+14	; 0x0e
    1484:	22 30       	cpi	r18, 0x02	; 2
    1486:	31 05       	cpc	r19, r1
    1488:	09 f4       	brne	.+2      	; 0x148c <DIO_u8SetPinValue+0x72>
    148a:	79 c0       	rjmp	.+242    	; 0x157e <DIO_u8SetPinValue+0x164>
    148c:	8d 85       	ldd	r24, Y+13	; 0x0d
    148e:	9e 85       	ldd	r25, Y+14	; 0x0e
    1490:	83 30       	cpi	r24, 0x03	; 3
    1492:	91 05       	cpc	r25, r1
    1494:	09 f4       	brne	.+2      	; 0x1498 <DIO_u8SetPinValue+0x7e>
    1496:	ad c0       	rjmp	.+346    	; 0x15f2 <DIO_u8SetPinValue+0x1d8>
    1498:	e7 c0       	rjmp	.+462    	; 0x1668 <DIO_u8SetPinValue+0x24e>
		{
		case DIO_u8_PORTA:
			switch (Copy_u8PinValue)
    149a:	8c 81       	ldd	r24, Y+4	; 0x04
    149c:	28 2f       	mov	r18, r24
    149e:	30 e0       	ldi	r19, 0x00	; 0
    14a0:	3c 87       	std	Y+12, r19	; 0x0c
    14a2:	2b 87       	std	Y+11, r18	; 0x0b
    14a4:	8b 85       	ldd	r24, Y+11	; 0x0b
    14a6:	9c 85       	ldd	r25, Y+12	; 0x0c
    14a8:	00 97       	sbiw	r24, 0x00	; 0
    14aa:	c9 f0       	breq	.+50     	; 0x14de <DIO_u8SetPinValue+0xc4>
    14ac:	2b 85       	ldd	r18, Y+11	; 0x0b
    14ae:	3c 85       	ldd	r19, Y+12	; 0x0c
    14b0:	21 30       	cpi	r18, 0x01	; 1
    14b2:	31 05       	cpc	r19, r1
    14b4:	49 f5       	brne	.+82     	; 0x1508 <DIO_u8SetPinValue+0xee>
			{

			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTA_REG, Copy_u8PinId);
    14b6:	ab e3       	ldi	r26, 0x3B	; 59
    14b8:	b0 e0       	ldi	r27, 0x00	; 0
    14ba:	eb e3       	ldi	r30, 0x3B	; 59
    14bc:	f0 e0       	ldi	r31, 0x00	; 0
    14be:	80 81       	ld	r24, Z
    14c0:	48 2f       	mov	r20, r24
    14c2:	8b 81       	ldd	r24, Y+3	; 0x03
    14c4:	28 2f       	mov	r18, r24
    14c6:	30 e0       	ldi	r19, 0x00	; 0
    14c8:	81 e0       	ldi	r24, 0x01	; 1
    14ca:	90 e0       	ldi	r25, 0x00	; 0
    14cc:	02 2e       	mov	r0, r18
    14ce:	02 c0       	rjmp	.+4      	; 0x14d4 <DIO_u8SetPinValue+0xba>
    14d0:	88 0f       	add	r24, r24
    14d2:	99 1f       	adc	r25, r25
    14d4:	0a 94       	dec	r0
    14d6:	e2 f7       	brpl	.-8      	; 0x14d0 <DIO_u8SetPinValue+0xb6>
    14d8:	84 2b       	or	r24, r20
    14da:	8c 93       	st	X, r24
    14dc:	c5 c0       	rjmp	.+394    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;

			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTA_REG, Copy_u8PinId);
    14de:	ab e3       	ldi	r26, 0x3B	; 59
    14e0:	b0 e0       	ldi	r27, 0x00	; 0
    14e2:	eb e3       	ldi	r30, 0x3B	; 59
    14e4:	f0 e0       	ldi	r31, 0x00	; 0
    14e6:	80 81       	ld	r24, Z
    14e8:	48 2f       	mov	r20, r24
    14ea:	8b 81       	ldd	r24, Y+3	; 0x03
    14ec:	28 2f       	mov	r18, r24
    14ee:	30 e0       	ldi	r19, 0x00	; 0
    14f0:	81 e0       	ldi	r24, 0x01	; 1
    14f2:	90 e0       	ldi	r25, 0x00	; 0
    14f4:	02 2e       	mov	r0, r18
    14f6:	02 c0       	rjmp	.+4      	; 0x14fc <DIO_u8SetPinValue+0xe2>
    14f8:	88 0f       	add	r24, r24
    14fa:	99 1f       	adc	r25, r25
    14fc:	0a 94       	dec	r0
    14fe:	e2 f7       	brpl	.-8      	; 0x14f8 <DIO_u8SetPinValue+0xde>
    1500:	80 95       	com	r24
    1502:	84 23       	and	r24, r20
    1504:	8c 93       	st	X, r24
    1506:	b0 c0       	rjmp	.+352    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
    1508:	19 82       	std	Y+1, r1	; 0x01
    150a:	ae c0       	rjmp	.+348    	; 0x1668 <DIO_u8SetPinValue+0x24e>
			}
			break;

		case DIO_u8_PORTB:
			switch (Copy_u8PinValue)
    150c:	8c 81       	ldd	r24, Y+4	; 0x04
    150e:	28 2f       	mov	r18, r24
    1510:	30 e0       	ldi	r19, 0x00	; 0
    1512:	3a 87       	std	Y+10, r19	; 0x0a
    1514:	29 87       	std	Y+9, r18	; 0x09
    1516:	89 85       	ldd	r24, Y+9	; 0x09
    1518:	9a 85       	ldd	r25, Y+10	; 0x0a
    151a:	00 97       	sbiw	r24, 0x00	; 0
    151c:	c9 f0       	breq	.+50     	; 0x1550 <DIO_u8SetPinValue+0x136>
    151e:	29 85       	ldd	r18, Y+9	; 0x09
    1520:	3a 85       	ldd	r19, Y+10	; 0x0a
    1522:	21 30       	cpi	r18, 0x01	; 1
    1524:	31 05       	cpc	r19, r1
    1526:	49 f5       	brne	.+82     	; 0x157a <DIO_u8SetPinValue+0x160>
			{

			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTB_REG, Copy_u8PinId);
    1528:	a8 e3       	ldi	r26, 0x38	; 56
    152a:	b0 e0       	ldi	r27, 0x00	; 0
    152c:	e8 e3       	ldi	r30, 0x38	; 56
    152e:	f0 e0       	ldi	r31, 0x00	; 0
    1530:	80 81       	ld	r24, Z
    1532:	48 2f       	mov	r20, r24
    1534:	8b 81       	ldd	r24, Y+3	; 0x03
    1536:	28 2f       	mov	r18, r24
    1538:	30 e0       	ldi	r19, 0x00	; 0
    153a:	81 e0       	ldi	r24, 0x01	; 1
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	02 2e       	mov	r0, r18
    1540:	02 c0       	rjmp	.+4      	; 0x1546 <DIO_u8SetPinValue+0x12c>
    1542:	88 0f       	add	r24, r24
    1544:	99 1f       	adc	r25, r25
    1546:	0a 94       	dec	r0
    1548:	e2 f7       	brpl	.-8      	; 0x1542 <DIO_u8SetPinValue+0x128>
    154a:	84 2b       	or	r24, r20
    154c:	8c 93       	st	X, r24
    154e:	8c c0       	rjmp	.+280    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTB_REG, Copy_u8PinId);
    1550:	a8 e3       	ldi	r26, 0x38	; 56
    1552:	b0 e0       	ldi	r27, 0x00	; 0
    1554:	e8 e3       	ldi	r30, 0x38	; 56
    1556:	f0 e0       	ldi	r31, 0x00	; 0
    1558:	80 81       	ld	r24, Z
    155a:	48 2f       	mov	r20, r24
    155c:	8b 81       	ldd	r24, Y+3	; 0x03
    155e:	28 2f       	mov	r18, r24
    1560:	30 e0       	ldi	r19, 0x00	; 0
    1562:	81 e0       	ldi	r24, 0x01	; 1
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	02 2e       	mov	r0, r18
    1568:	02 c0       	rjmp	.+4      	; 0x156e <DIO_u8SetPinValue+0x154>
    156a:	88 0f       	add	r24, r24
    156c:	99 1f       	adc	r25, r25
    156e:	0a 94       	dec	r0
    1570:	e2 f7       	brpl	.-8      	; 0x156a <DIO_u8SetPinValue+0x150>
    1572:	80 95       	com	r24
    1574:	84 23       	and	r24, r20
    1576:	8c 93       	st	X, r24
    1578:	77 c0       	rjmp	.+238    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
    157a:	19 82       	std	Y+1, r1	; 0x01
    157c:	75 c0       	rjmp	.+234    	; 0x1668 <DIO_u8SetPinValue+0x24e>
			}
			break;

		case DIO_u8_PORTC:
			switch (Copy_u8PinValue)
    157e:	8c 81       	ldd	r24, Y+4	; 0x04
    1580:	28 2f       	mov	r18, r24
    1582:	30 e0       	ldi	r19, 0x00	; 0
    1584:	38 87       	std	Y+8, r19	; 0x08
    1586:	2f 83       	std	Y+7, r18	; 0x07
    1588:	8f 81       	ldd	r24, Y+7	; 0x07
    158a:	98 85       	ldd	r25, Y+8	; 0x08
    158c:	00 97       	sbiw	r24, 0x00	; 0
    158e:	31 f0       	breq	.+12     	; 0x159c <DIO_u8SetPinValue+0x182>
    1590:	2f 81       	ldd	r18, Y+7	; 0x07
    1592:	38 85       	ldd	r19, Y+8	; 0x08
    1594:	21 30       	cpi	r18, 0x01	; 1
    1596:	31 05       	cpc	r19, r1
    1598:	b1 f0       	breq	.+44     	; 0x15c6 <DIO_u8SetPinValue+0x1ac>
    159a:	29 c0       	rjmp	.+82     	; 0x15ee <DIO_u8SetPinValue+0x1d4>
			{
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTC_REG, Copy_u8PinId);
    159c:	a5 e3       	ldi	r26, 0x35	; 53
    159e:	b0 e0       	ldi	r27, 0x00	; 0
    15a0:	e5 e3       	ldi	r30, 0x35	; 53
    15a2:	f0 e0       	ldi	r31, 0x00	; 0
    15a4:	80 81       	ld	r24, Z
    15a6:	48 2f       	mov	r20, r24
    15a8:	8b 81       	ldd	r24, Y+3	; 0x03
    15aa:	28 2f       	mov	r18, r24
    15ac:	30 e0       	ldi	r19, 0x00	; 0
    15ae:	81 e0       	ldi	r24, 0x01	; 1
    15b0:	90 e0       	ldi	r25, 0x00	; 0
    15b2:	02 2e       	mov	r0, r18
    15b4:	02 c0       	rjmp	.+4      	; 0x15ba <DIO_u8SetPinValue+0x1a0>
    15b6:	88 0f       	add	r24, r24
    15b8:	99 1f       	adc	r25, r25
    15ba:	0a 94       	dec	r0
    15bc:	e2 f7       	brpl	.-8      	; 0x15b6 <DIO_u8SetPinValue+0x19c>
    15be:	80 95       	com	r24
    15c0:	84 23       	and	r24, r20
    15c2:	8c 93       	st	X, r24
    15c4:	51 c0       	rjmp	.+162    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;

			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTC_REG, Copy_u8PinId);
    15c6:	a5 e3       	ldi	r26, 0x35	; 53
    15c8:	b0 e0       	ldi	r27, 0x00	; 0
    15ca:	e5 e3       	ldi	r30, 0x35	; 53
    15cc:	f0 e0       	ldi	r31, 0x00	; 0
    15ce:	80 81       	ld	r24, Z
    15d0:	48 2f       	mov	r20, r24
    15d2:	8b 81       	ldd	r24, Y+3	; 0x03
    15d4:	28 2f       	mov	r18, r24
    15d6:	30 e0       	ldi	r19, 0x00	; 0
    15d8:	81 e0       	ldi	r24, 0x01	; 1
    15da:	90 e0       	ldi	r25, 0x00	; 0
    15dc:	02 2e       	mov	r0, r18
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <DIO_u8SetPinValue+0x1ca>
    15e0:	88 0f       	add	r24, r24
    15e2:	99 1f       	adc	r25, r25
    15e4:	0a 94       	dec	r0
    15e6:	e2 f7       	brpl	.-8      	; 0x15e0 <DIO_u8SetPinValue+0x1c6>
    15e8:	84 2b       	or	r24, r20
    15ea:	8c 93       	st	X, r24
    15ec:	3d c0       	rjmp	.+122    	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
    15ee:	19 82       	std	Y+1, r1	; 0x01
    15f0:	3b c0       	rjmp	.+118    	; 0x1668 <DIO_u8SetPinValue+0x24e>
			}
			break;

		case DIO_u8_PORTD:
			switch (Copy_u8PinValue)
    15f2:	8c 81       	ldd	r24, Y+4	; 0x04
    15f4:	28 2f       	mov	r18, r24
    15f6:	30 e0       	ldi	r19, 0x00	; 0
    15f8:	3e 83       	std	Y+6, r19	; 0x06
    15fa:	2d 83       	std	Y+5, r18	; 0x05
    15fc:	8d 81       	ldd	r24, Y+5	; 0x05
    15fe:	9e 81       	ldd	r25, Y+6	; 0x06
    1600:	00 97       	sbiw	r24, 0x00	; 0
    1602:	31 f0       	breq	.+12     	; 0x1610 <DIO_u8SetPinValue+0x1f6>
    1604:	2d 81       	ldd	r18, Y+5	; 0x05
    1606:	3e 81       	ldd	r19, Y+6	; 0x06
    1608:	21 30       	cpi	r18, 0x01	; 1
    160a:	31 05       	cpc	r19, r1
    160c:	b1 f0       	breq	.+44     	; 0x163a <DIO_u8SetPinValue+0x220>
    160e:	29 c0       	rjmp	.+82     	; 0x1662 <DIO_u8SetPinValue+0x248>
			{
			case DIO_u8_LOW:
				CLR_BIT(DIO_u8_PORTD_REG, Copy_u8PinId);
    1610:	a2 e3       	ldi	r26, 0x32	; 50
    1612:	b0 e0       	ldi	r27, 0x00	; 0
    1614:	e2 e3       	ldi	r30, 0x32	; 50
    1616:	f0 e0       	ldi	r31, 0x00	; 0
    1618:	80 81       	ld	r24, Z
    161a:	48 2f       	mov	r20, r24
    161c:	8b 81       	ldd	r24, Y+3	; 0x03
    161e:	28 2f       	mov	r18, r24
    1620:	30 e0       	ldi	r19, 0x00	; 0
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	90 e0       	ldi	r25, 0x00	; 0
    1626:	02 2e       	mov	r0, r18
    1628:	02 c0       	rjmp	.+4      	; 0x162e <DIO_u8SetPinValue+0x214>
    162a:	88 0f       	add	r24, r24
    162c:	99 1f       	adc	r25, r25
    162e:	0a 94       	dec	r0
    1630:	e2 f7       	brpl	.-8      	; 0x162a <DIO_u8SetPinValue+0x210>
    1632:	80 95       	com	r24
    1634:	84 23       	and	r24, r20
    1636:	8c 93       	st	X, r24
    1638:	17 c0       	rjmp	.+46     	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;

			case DIO_u8_HIGH:
				SET_BIT(DIO_u8_PORTD_REG, Copy_u8PinId);
    163a:	a2 e3       	ldi	r26, 0x32	; 50
    163c:	b0 e0       	ldi	r27, 0x00	; 0
    163e:	e2 e3       	ldi	r30, 0x32	; 50
    1640:	f0 e0       	ldi	r31, 0x00	; 0
    1642:	80 81       	ld	r24, Z
    1644:	48 2f       	mov	r20, r24
    1646:	8b 81       	ldd	r24, Y+3	; 0x03
    1648:	28 2f       	mov	r18, r24
    164a:	30 e0       	ldi	r19, 0x00	; 0
    164c:	81 e0       	ldi	r24, 0x01	; 1
    164e:	90 e0       	ldi	r25, 0x00	; 0
    1650:	02 2e       	mov	r0, r18
    1652:	02 c0       	rjmp	.+4      	; 0x1658 <DIO_u8SetPinValue+0x23e>
    1654:	88 0f       	add	r24, r24
    1656:	99 1f       	adc	r25, r25
    1658:	0a 94       	dec	r0
    165a:	e2 f7       	brpl	.-8      	; 0x1654 <DIO_u8SetPinValue+0x23a>
    165c:	84 2b       	or	r24, r20
    165e:	8c 93       	st	X, r24
    1660:	03 c0       	rjmp	.+6      	; 0x1668 <DIO_u8SetPinValue+0x24e>
				break;
			default:
				Local_u8ErrorState = STD_TYPES_NOK;
    1662:	19 82       	std	Y+1, r1	; 0x01
    1664:	01 c0       	rjmp	.+2      	; 0x1668 <DIO_u8SetPinValue+0x24e>
		}
	}

	else
	{
		 Local_u8ErrorState = STD_TYPES_NOK;
    1666:	19 82       	std	Y+1, r1	; 0x01
	}

	return Local_u8ErrorState;
    1668:	89 81       	ldd	r24, Y+1	; 0x01
}
    166a:	2e 96       	adiw	r28, 0x0e	; 14
    166c:	0f b6       	in	r0, 0x3f	; 63
    166e:	f8 94       	cli
    1670:	de bf       	out	0x3e, r29	; 62
    1672:	0f be       	out	0x3f, r0	; 63
    1674:	cd bf       	out	0x3d, r28	; 61
    1676:	cf 91       	pop	r28
    1678:	df 91       	pop	r29
    167a:	08 95       	ret

0000167c <DIO_u8GetPinValue>:

u8 DIO_u8GetPinValue(u8 Copy_u8PortId, u8 Copy_u8PinId, u8 *Copy_pu8ReturnedPinValue)
{
    167c:	df 93       	push	r29
    167e:	cf 93       	push	r28
    1680:	cd b7       	in	r28, 0x3d	; 61
    1682:	de b7       	in	r29, 0x3e	; 62
    1684:	28 97       	sbiw	r28, 0x08	; 8
    1686:	0f b6       	in	r0, 0x3f	; 63
    1688:	f8 94       	cli
    168a:	de bf       	out	0x3e, r29	; 62
    168c:	0f be       	out	0x3f, r0	; 63
    168e:	cd bf       	out	0x3d, r28	; 61
    1690:	8b 83       	std	Y+3, r24	; 0x03
    1692:	6c 83       	std	Y+4, r22	; 0x04
    1694:	5e 83       	std	Y+6, r21	; 0x06
    1696:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1698:	81 e0       	ldi	r24, 0x01	; 1
    169a:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8PinValue;

	if (Copy_u8PortId <= DIO_u8_PORTD && Copy_u8PinId <= DIO_u8_PIN7 && Copy_pu8ReturnedPinValue != NULL)
    169c:	8b 81       	ldd	r24, Y+3	; 0x03
    169e:	84 30       	cpi	r24, 0x04	; 4
    16a0:	08 f0       	brcs	.+2      	; 0x16a4 <DIO_u8GetPinValue+0x28>
    16a2:	9f c0       	rjmp	.+318    	; 0x17e2 <DIO_u8GetPinValue+0x166>
    16a4:	8c 81       	ldd	r24, Y+4	; 0x04
    16a6:	88 30       	cpi	r24, 0x08	; 8
    16a8:	08 f0       	brcs	.+2      	; 0x16ac <DIO_u8GetPinValue+0x30>
    16aa:	9b c0       	rjmp	.+310    	; 0x17e2 <DIO_u8GetPinValue+0x166>
    16ac:	8d 81       	ldd	r24, Y+5	; 0x05
    16ae:	9e 81       	ldd	r25, Y+6	; 0x06
    16b0:	00 97       	sbiw	r24, 0x00	; 0
    16b2:	09 f4       	brne	.+2      	; 0x16b6 <DIO_u8GetPinValue+0x3a>
    16b4:	96 c0       	rjmp	.+300    	; 0x17e2 <DIO_u8GetPinValue+0x166>
	{

		switch (Copy_u8PortId)
    16b6:	8b 81       	ldd	r24, Y+3	; 0x03
    16b8:	28 2f       	mov	r18, r24
    16ba:	30 e0       	ldi	r19, 0x00	; 0
    16bc:	38 87       	std	Y+8, r19	; 0x08
    16be:	2f 83       	std	Y+7, r18	; 0x07
    16c0:	4f 81       	ldd	r20, Y+7	; 0x07
    16c2:	58 85       	ldd	r21, Y+8	; 0x08
    16c4:	41 30       	cpi	r20, 0x01	; 1
    16c6:	51 05       	cpc	r21, r1
    16c8:	a9 f1       	breq	.+106    	; 0x1734 <DIO_u8GetPinValue+0xb8>
    16ca:	8f 81       	ldd	r24, Y+7	; 0x07
    16cc:	98 85       	ldd	r25, Y+8	; 0x08
    16ce:	82 30       	cpi	r24, 0x02	; 2
    16d0:	91 05       	cpc	r25, r1
    16d2:	34 f4       	brge	.+12     	; 0x16e0 <DIO_u8GetPinValue+0x64>
    16d4:	2f 81       	ldd	r18, Y+7	; 0x07
    16d6:	38 85       	ldd	r19, Y+8	; 0x08
    16d8:	21 15       	cp	r18, r1
    16da:	31 05       	cpc	r19, r1
    16dc:	71 f0       	breq	.+28     	; 0x16fa <DIO_u8GetPinValue+0x7e>
    16de:	82 c0       	rjmp	.+260    	; 0x17e4 <DIO_u8GetPinValue+0x168>
    16e0:	4f 81       	ldd	r20, Y+7	; 0x07
    16e2:	58 85       	ldd	r21, Y+8	; 0x08
    16e4:	42 30       	cpi	r20, 0x02	; 2
    16e6:	51 05       	cpc	r21, r1
    16e8:	09 f4       	brne	.+2      	; 0x16ec <DIO_u8GetPinValue+0x70>
    16ea:	41 c0       	rjmp	.+130    	; 0x176e <DIO_u8GetPinValue+0xf2>
    16ec:	8f 81       	ldd	r24, Y+7	; 0x07
    16ee:	98 85       	ldd	r25, Y+8	; 0x08
    16f0:	83 30       	cpi	r24, 0x03	; 3
    16f2:	91 05       	cpc	r25, r1
    16f4:	09 f4       	brne	.+2      	; 0x16f8 <DIO_u8GetPinValue+0x7c>
    16f6:	58 c0       	rjmp	.+176    	; 0x17a8 <DIO_u8GetPinValue+0x12c>
    16f8:	75 c0       	rjmp	.+234    	; 0x17e4 <DIO_u8GetPinValue+0x168>
		{
		case DIO_u8_PORTA:
			Local_u8PinValue = GET_BIT(DIO_u8_PINA_REG, Copy_u8PinId);
    16fa:	e9 e3       	ldi	r30, 0x39	; 57
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	28 2f       	mov	r18, r24
    1702:	30 e0       	ldi	r19, 0x00	; 0
    1704:	8c 81       	ldd	r24, Y+4	; 0x04
    1706:	88 2f       	mov	r24, r24
    1708:	90 e0       	ldi	r25, 0x00	; 0
    170a:	a9 01       	movw	r20, r18
    170c:	02 c0       	rjmp	.+4      	; 0x1712 <DIO_u8GetPinValue+0x96>
    170e:	55 95       	asr	r21
    1710:	47 95       	ror	r20
    1712:	8a 95       	dec	r24
    1714:	e2 f7       	brpl	.-8      	; 0x170e <DIO_u8GetPinValue+0x92>
    1716:	ca 01       	movw	r24, r20
    1718:	81 70       	andi	r24, 0x01	; 1
    171a:	89 83       	std	Y+1, r24	; 0x01
			if (Local_u8PinValue == DIO_u8_LOW)
    171c:	89 81       	ldd	r24, Y+1	; 0x01
    171e:	88 23       	and	r24, r24
    1720:	21 f4       	brne	.+8      	; 0x172a <DIO_u8GetPinValue+0xae>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;
    1722:	ed 81       	ldd	r30, Y+5	; 0x05
    1724:	fe 81       	ldd	r31, Y+6	; 0x06
    1726:	10 82       	st	Z, r1
    1728:	5d c0       	rjmp	.+186    	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}

			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    172a:	ed 81       	ldd	r30, Y+5	; 0x05
    172c:	fe 81       	ldd	r31, Y+6	; 0x06
    172e:	81 e0       	ldi	r24, 0x01	; 1
    1730:	80 83       	st	Z, r24
    1732:	58 c0       	rjmp	.+176    	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}
			break;

		case DIO_u8_PORTB:
			Local_u8PinValue = GET_BIT(DIO_u8_PINB_REG, Copy_u8PinId);
    1734:	e6 e3       	ldi	r30, 0x36	; 54
    1736:	f0 e0       	ldi	r31, 0x00	; 0
    1738:	80 81       	ld	r24, Z
    173a:	28 2f       	mov	r18, r24
    173c:	30 e0       	ldi	r19, 0x00	; 0
    173e:	8c 81       	ldd	r24, Y+4	; 0x04
    1740:	88 2f       	mov	r24, r24
    1742:	90 e0       	ldi	r25, 0x00	; 0
    1744:	a9 01       	movw	r20, r18
    1746:	02 c0       	rjmp	.+4      	; 0x174c <DIO_u8GetPinValue+0xd0>
    1748:	55 95       	asr	r21
    174a:	47 95       	ror	r20
    174c:	8a 95       	dec	r24
    174e:	e2 f7       	brpl	.-8      	; 0x1748 <DIO_u8GetPinValue+0xcc>
    1750:	ca 01       	movw	r24, r20
    1752:	81 70       	andi	r24, 0x01	; 1
    1754:	89 83       	std	Y+1, r24	; 0x01
			if (Local_u8PinValue == DIO_u8_LOW)
    1756:	89 81       	ldd	r24, Y+1	; 0x01
    1758:	88 23       	and	r24, r24
    175a:	21 f4       	brne	.+8      	; 0x1764 <DIO_u8GetPinValue+0xe8>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;
    175c:	ed 81       	ldd	r30, Y+5	; 0x05
    175e:	fe 81       	ldd	r31, Y+6	; 0x06
    1760:	10 82       	st	Z, r1
    1762:	40 c0       	rjmp	.+128    	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}

			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    1764:	ed 81       	ldd	r30, Y+5	; 0x05
    1766:	fe 81       	ldd	r31, Y+6	; 0x06
    1768:	81 e0       	ldi	r24, 0x01	; 1
    176a:	80 83       	st	Z, r24
    176c:	3b c0       	rjmp	.+118    	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}
			break;

		case DIO_u8_PORTC:
			Local_u8PinValue = GET_BIT(DIO_u8_PINC_REG, Copy_u8PinId);
    176e:	e3 e3       	ldi	r30, 0x33	; 51
    1770:	f0 e0       	ldi	r31, 0x00	; 0
    1772:	80 81       	ld	r24, Z
    1774:	28 2f       	mov	r18, r24
    1776:	30 e0       	ldi	r19, 0x00	; 0
    1778:	8c 81       	ldd	r24, Y+4	; 0x04
    177a:	88 2f       	mov	r24, r24
    177c:	90 e0       	ldi	r25, 0x00	; 0
    177e:	a9 01       	movw	r20, r18
    1780:	02 c0       	rjmp	.+4      	; 0x1786 <DIO_u8GetPinValue+0x10a>
    1782:	55 95       	asr	r21
    1784:	47 95       	ror	r20
    1786:	8a 95       	dec	r24
    1788:	e2 f7       	brpl	.-8      	; 0x1782 <DIO_u8GetPinValue+0x106>
    178a:	ca 01       	movw	r24, r20
    178c:	81 70       	andi	r24, 0x01	; 1
    178e:	89 83       	std	Y+1, r24	; 0x01
			if (Local_u8PinValue == DIO_u8_LOW)
    1790:	89 81       	ldd	r24, Y+1	; 0x01
    1792:	88 23       	and	r24, r24
    1794:	21 f4       	brne	.+8      	; 0x179e <DIO_u8GetPinValue+0x122>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;
    1796:	ed 81       	ldd	r30, Y+5	; 0x05
    1798:	fe 81       	ldd	r31, Y+6	; 0x06
    179a:	10 82       	st	Z, r1
    179c:	23 c0       	rjmp	.+70     	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}

			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    179e:	ed 81       	ldd	r30, Y+5	; 0x05
    17a0:	fe 81       	ldd	r31, Y+6	; 0x06
    17a2:	81 e0       	ldi	r24, 0x01	; 1
    17a4:	80 83       	st	Z, r24
    17a6:	1e c0       	rjmp	.+60     	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}
			break;

		case DIO_u8_PORTD:
			Local_u8PinValue = GET_BIT(DIO_u8_PIND_REG, Copy_u8PinId);
    17a8:	e0 e3       	ldi	r30, 0x30	; 48
    17aa:	f0 e0       	ldi	r31, 0x00	; 0
    17ac:	80 81       	ld	r24, Z
    17ae:	28 2f       	mov	r18, r24
    17b0:	30 e0       	ldi	r19, 0x00	; 0
    17b2:	8c 81       	ldd	r24, Y+4	; 0x04
    17b4:	88 2f       	mov	r24, r24
    17b6:	90 e0       	ldi	r25, 0x00	; 0
    17b8:	a9 01       	movw	r20, r18
    17ba:	02 c0       	rjmp	.+4      	; 0x17c0 <DIO_u8GetPinValue+0x144>
    17bc:	55 95       	asr	r21
    17be:	47 95       	ror	r20
    17c0:	8a 95       	dec	r24
    17c2:	e2 f7       	brpl	.-8      	; 0x17bc <DIO_u8GetPinValue+0x140>
    17c4:	ca 01       	movw	r24, r20
    17c6:	81 70       	andi	r24, 0x01	; 1
    17c8:	89 83       	std	Y+1, r24	; 0x01
			if (Local_u8PinValue == DIO_u8_LOW)
    17ca:	89 81       	ldd	r24, Y+1	; 0x01
    17cc:	88 23       	and	r24, r24
    17ce:	21 f4       	brne	.+8      	; 0x17d8 <DIO_u8GetPinValue+0x15c>
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_LOW;
    17d0:	ed 81       	ldd	r30, Y+5	; 0x05
    17d2:	fe 81       	ldd	r31, Y+6	; 0x06
    17d4:	10 82       	st	Z, r1
    17d6:	06 c0       	rjmp	.+12     	; 0x17e4 <DIO_u8GetPinValue+0x168>
			}

			else
			{
				*Copy_pu8ReturnedPinValue = DIO_u8_HIGH;
    17d8:	ed 81       	ldd	r30, Y+5	; 0x05
    17da:	fe 81       	ldd	r31, Y+6	; 0x06
    17dc:	81 e0       	ldi	r24, 0x01	; 1
    17de:	80 83       	st	Z, r24
    17e0:	01 c0       	rjmp	.+2      	; 0x17e4 <DIO_u8GetPinValue+0x168>
		}
	}

	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    17e2:	1a 82       	std	Y+2, r1	; 0x02
	}

	return Local_u8ErrorState;
    17e4:	8a 81       	ldd	r24, Y+2	; 0x02
}
    17e6:	28 96       	adiw	r28, 0x08	; 8
    17e8:	0f b6       	in	r0, 0x3f	; 63
    17ea:	f8 94       	cli
    17ec:	de bf       	out	0x3e, r29	; 62
    17ee:	0f be       	out	0x3f, r0	; 63
    17f0:	cd bf       	out	0x3d, r28	; 61
    17f2:	cf 91       	pop	r28
    17f4:	df 91       	pop	r29
    17f6:	08 95       	ret

000017f8 <DIO_u8SetPortDirection>:

u8 DIO_u8SetPortDirection(u8 Copy_u8PortId, u8 Copy_u8PortDirection)
{
    17f8:	df 93       	push	r29
    17fa:	cf 93       	push	r28
    17fc:	cd b7       	in	r28, 0x3d	; 61
    17fe:	de b7       	in	r29, 0x3e	; 62
    1800:	2d 97       	sbiw	r28, 0x0d	; 13
    1802:	0f b6       	in	r0, 0x3f	; 63
    1804:	f8 94       	cli
    1806:	de bf       	out	0x3e, r29	; 62
    1808:	0f be       	out	0x3f, r0	; 63
    180a:	cd bf       	out	0x3d, r28	; 61
    180c:	89 83       	std	Y+1, r24	; 0x01
    180e:	6a 83       	std	Y+2, r22	; 0x02
	switch (Copy_u8PortId)
    1810:	89 81       	ldd	r24, Y+1	; 0x01
    1812:	28 2f       	mov	r18, r24
    1814:	30 e0       	ldi	r19, 0x00	; 0
    1816:	3d 87       	std	Y+13, r19	; 0x0d
    1818:	2c 87       	std	Y+12, r18	; 0x0c
    181a:	8c 85       	ldd	r24, Y+12	; 0x0c
    181c:	9d 85       	ldd	r25, Y+13	; 0x0d
    181e:	81 30       	cpi	r24, 0x01	; 1
    1820:	91 05       	cpc	r25, r1
    1822:	71 f1       	breq	.+92     	; 0x1880 <DIO_u8SetPortDirection+0x88>
    1824:	2c 85       	ldd	r18, Y+12	; 0x0c
    1826:	3d 85       	ldd	r19, Y+13	; 0x0d
    1828:	22 30       	cpi	r18, 0x02	; 2
    182a:	31 05       	cpc	r19, r1
    182c:	2c f4       	brge	.+10     	; 0x1838 <DIO_u8SetPortDirection+0x40>
    182e:	8c 85       	ldd	r24, Y+12	; 0x0c
    1830:	9d 85       	ldd	r25, Y+13	; 0x0d
    1832:	00 97       	sbiw	r24, 0x00	; 0
    1834:	69 f0       	breq	.+26     	; 0x1850 <DIO_u8SetPortDirection+0x58>
    1836:	69 c0       	rjmp	.+210    	; 0x190a <DIO_u8SetPortDirection+0x112>
    1838:	2c 85       	ldd	r18, Y+12	; 0x0c
    183a:	3d 85       	ldd	r19, Y+13	; 0x0d
    183c:	22 30       	cpi	r18, 0x02	; 2
    183e:	31 05       	cpc	r19, r1
    1840:	b1 f1       	breq	.+108    	; 0x18ae <DIO_u8SetPortDirection+0xb6>
    1842:	8c 85       	ldd	r24, Y+12	; 0x0c
    1844:	9d 85       	ldd	r25, Y+13	; 0x0d
    1846:	83 30       	cpi	r24, 0x03	; 3
    1848:	91 05       	cpc	r25, r1
    184a:	09 f4       	brne	.+2      	; 0x184e <DIO_u8SetPortDirection+0x56>
    184c:	47 c0       	rjmp	.+142    	; 0x18dc <DIO_u8SetPortDirection+0xe4>
    184e:	5d c0       	rjmp	.+186    	; 0x190a <DIO_u8SetPortDirection+0x112>
	{
	case DIO_u8_PORTA:
		switch (Copy_u8PortDirection)
    1850:	8a 81       	ldd	r24, Y+2	; 0x02
    1852:	28 2f       	mov	r18, r24
    1854:	30 e0       	ldi	r19, 0x00	; 0
    1856:	3b 87       	std	Y+11, r19	; 0x0b
    1858:	2a 87       	std	Y+10, r18	; 0x0a
    185a:	8a 85       	ldd	r24, Y+10	; 0x0a
    185c:	9b 85       	ldd	r25, Y+11	; 0x0b
    185e:	00 97       	sbiw	r24, 0x00	; 0
    1860:	51 f0       	breq	.+20     	; 0x1876 <DIO_u8SetPortDirection+0x7e>
    1862:	2a 85       	ldd	r18, Y+10	; 0x0a
    1864:	3b 85       	ldd	r19, Y+11	; 0x0b
    1866:	21 30       	cpi	r18, 0x01	; 1
    1868:	31 05       	cpc	r19, r1
    186a:	09 f0       	breq	.+2      	; 0x186e <DIO_u8SetPortDirection+0x76>
    186c:	50 c0       	rjmp	.+160    	; 0x190e <DIO_u8SetPortDirection+0x116>
		{
		case DIO_u8_INPUT:
			DIO_u8_DDRA_REG = DIO_u8PortLow;
    186e:	ea e3       	ldi	r30, 0x3A	; 58
    1870:	f0 e0       	ldi	r31, 0x00	; 0
    1872:	10 82       	st	Z, r1
    1874:	4c c0       	rjmp	.+152    	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		case DIO_u8_OUTPUT:
			DIO_u8_DDRA_REG = DIO_u8PortHigh;
    1876:	ea e3       	ldi	r30, 0x3A	; 58
    1878:	f0 e0       	ldi	r31, 0x00	; 0
    187a:	8f ef       	ldi	r24, 0xFF	; 255
    187c:	80 83       	st	Z, r24
    187e:	47 c0       	rjmp	.+142    	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		}
		break;

	case DIO_u8_PORTB:
		switch (Copy_u8PortDirection)
    1880:	8a 81       	ldd	r24, Y+2	; 0x02
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	39 87       	std	Y+9, r19	; 0x09
    1888:	28 87       	std	Y+8, r18	; 0x08
    188a:	88 85       	ldd	r24, Y+8	; 0x08
    188c:	99 85       	ldd	r25, Y+9	; 0x09
    188e:	00 97       	sbiw	r24, 0x00	; 0
    1890:	49 f0       	breq	.+18     	; 0x18a4 <DIO_u8SetPortDirection+0xac>
    1892:	28 85       	ldd	r18, Y+8	; 0x08
    1894:	39 85       	ldd	r19, Y+9	; 0x09
    1896:	21 30       	cpi	r18, 0x01	; 1
    1898:	31 05       	cpc	r19, r1
    189a:	c9 f5       	brne	.+114    	; 0x190e <DIO_u8SetPortDirection+0x116>
		{
		case DIO_u8_INPUT:
			DIO_u8_DDRB_REG = DIO_u8PortLow;
    189c:	e7 e3       	ldi	r30, 0x37	; 55
    189e:	f0 e0       	ldi	r31, 0x00	; 0
    18a0:	10 82       	st	Z, r1
    18a2:	35 c0       	rjmp	.+106    	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		case DIO_u8_OUTPUT:
			DIO_u8_DDRB_REG = DIO_u8PortHigh;
    18a4:	e7 e3       	ldi	r30, 0x37	; 55
    18a6:	f0 e0       	ldi	r31, 0x00	; 0
    18a8:	8f ef       	ldi	r24, 0xFF	; 255
    18aa:	80 83       	st	Z, r24
    18ac:	30 c0       	rjmp	.+96     	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		}
		break;

	case DIO_u8_PORTC:
		switch (Copy_u8PortDirection)
    18ae:	8a 81       	ldd	r24, Y+2	; 0x02
    18b0:	28 2f       	mov	r18, r24
    18b2:	30 e0       	ldi	r19, 0x00	; 0
    18b4:	3f 83       	std	Y+7, r19	; 0x07
    18b6:	2e 83       	std	Y+6, r18	; 0x06
    18b8:	8e 81       	ldd	r24, Y+6	; 0x06
    18ba:	9f 81       	ldd	r25, Y+7	; 0x07
    18bc:	00 97       	sbiw	r24, 0x00	; 0
    18be:	49 f0       	breq	.+18     	; 0x18d2 <DIO_u8SetPortDirection+0xda>
    18c0:	2e 81       	ldd	r18, Y+6	; 0x06
    18c2:	3f 81       	ldd	r19, Y+7	; 0x07
    18c4:	21 30       	cpi	r18, 0x01	; 1
    18c6:	31 05       	cpc	r19, r1
    18c8:	11 f5       	brne	.+68     	; 0x190e <DIO_u8SetPortDirection+0x116>
		{
		case DIO_u8_INPUT:
			DIO_u8_DDRC_REG = DIO_u8PortLow;
    18ca:	e4 e3       	ldi	r30, 0x34	; 52
    18cc:	f0 e0       	ldi	r31, 0x00	; 0
    18ce:	10 82       	st	Z, r1
    18d0:	1e c0       	rjmp	.+60     	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		case DIO_u8_OUTPUT:
			DIO_u8_DDRC_REG = DIO_u8PortHigh;
    18d2:	e4 e3       	ldi	r30, 0x34	; 52
    18d4:	f0 e0       	ldi	r31, 0x00	; 0
    18d6:	8f ef       	ldi	r24, 0xFF	; 255
    18d8:	80 83       	st	Z, r24
    18da:	19 c0       	rjmp	.+50     	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		}
		break;

	case DIO_u8_PORTD:
		switch (Copy_u8PortDirection)
    18dc:	8a 81       	ldd	r24, Y+2	; 0x02
    18de:	28 2f       	mov	r18, r24
    18e0:	30 e0       	ldi	r19, 0x00	; 0
    18e2:	3d 83       	std	Y+5, r19	; 0x05
    18e4:	2c 83       	std	Y+4, r18	; 0x04
    18e6:	8c 81       	ldd	r24, Y+4	; 0x04
    18e8:	9d 81       	ldd	r25, Y+5	; 0x05
    18ea:	00 97       	sbiw	r24, 0x00	; 0
    18ec:	49 f0       	breq	.+18     	; 0x1900 <DIO_u8SetPortDirection+0x108>
    18ee:	2c 81       	ldd	r18, Y+4	; 0x04
    18f0:	3d 81       	ldd	r19, Y+5	; 0x05
    18f2:	21 30       	cpi	r18, 0x01	; 1
    18f4:	31 05       	cpc	r19, r1
    18f6:	59 f4       	brne	.+22     	; 0x190e <DIO_u8SetPortDirection+0x116>
		{
		case DIO_u8_INPUT:
			DIO_u8_DDRD_REG = DIO_u8PortLow;
    18f8:	e1 e3       	ldi	r30, 0x31	; 49
    18fa:	f0 e0       	ldi	r31, 0x00	; 0
    18fc:	10 82       	st	Z, r1
    18fe:	07 c0       	rjmp	.+14     	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		case DIO_u8_OUTPUT:
			DIO_u8_DDRD_REG = DIO_u8PortHigh;
    1900:	e1 e3       	ldi	r30, 0x31	; 49
    1902:	f0 e0       	ldi	r31, 0x00	; 0
    1904:	8f ef       	ldi	r24, 0xFF	; 255
    1906:	80 83       	st	Z, r24
    1908:	02 c0       	rjmp	.+4      	; 0x190e <DIO_u8SetPortDirection+0x116>
			break;
		}
		break;
		default:
			return STD_TYPES_NOK;
    190a:	1b 82       	std	Y+3, r1	; 0x03
    190c:	02 c0       	rjmp	.+4      	; 0x1912 <DIO_u8SetPortDirection+0x11a>
			break;
	}
	return STD_TYPES_OK;
    190e:	31 e0       	ldi	r19, 0x01	; 1
    1910:	3b 83       	std	Y+3, r19	; 0x03
    1912:	8b 81       	ldd	r24, Y+3	; 0x03
}
    1914:	2d 96       	adiw	r28, 0x0d	; 13
    1916:	0f b6       	in	r0, 0x3f	; 63
    1918:	f8 94       	cli
    191a:	de bf       	out	0x3e, r29	; 62
    191c:	0f be       	out	0x3f, r0	; 63
    191e:	cd bf       	out	0x3d, r28	; 61
    1920:	cf 91       	pop	r28
    1922:	df 91       	pop	r29
    1924:	08 95       	ret

00001926 <DIO_u8SetPortValue>:
//
//	return Local_u8ErrorState;
//}

u8 DIO_u8SetPortValue(u8 Copy_u8PortId, u8 Copy_u8PortVlaue)
{
    1926:	df 93       	push	r29
    1928:	cf 93       	push	r28
    192a:	00 d0       	rcall	.+0      	; 0x192c <DIO_u8SetPortValue+0x6>
    192c:	00 d0       	rcall	.+0      	; 0x192e <DIO_u8SetPortValue+0x8>
    192e:	0f 92       	push	r0
    1930:	cd b7       	in	r28, 0x3d	; 61
    1932:	de b7       	in	r29, 0x3e	; 62
    1934:	89 83       	std	Y+1, r24	; 0x01
    1936:	6a 83       	std	Y+2, r22	; 0x02
	switch(Copy_u8PortId){
    1938:	89 81       	ldd	r24, Y+1	; 0x01
    193a:	28 2f       	mov	r18, r24
    193c:	30 e0       	ldi	r19, 0x00	; 0
    193e:	3d 83       	std	Y+5, r19	; 0x05
    1940:	2c 83       	std	Y+4, r18	; 0x04
    1942:	8c 81       	ldd	r24, Y+4	; 0x04
    1944:	9d 81       	ldd	r25, Y+5	; 0x05
    1946:	81 30       	cpi	r24, 0x01	; 1
    1948:	91 05       	cpc	r25, r1
    194a:	d1 f0       	breq	.+52     	; 0x1980 <DIO_u8SetPortValue+0x5a>
    194c:	2c 81       	ldd	r18, Y+4	; 0x04
    194e:	3d 81       	ldd	r19, Y+5	; 0x05
    1950:	22 30       	cpi	r18, 0x02	; 2
    1952:	31 05       	cpc	r19, r1
    1954:	2c f4       	brge	.+10     	; 0x1960 <DIO_u8SetPortValue+0x3a>
    1956:	8c 81       	ldd	r24, Y+4	; 0x04
    1958:	9d 81       	ldd	r25, Y+5	; 0x05
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	61 f0       	breq	.+24     	; 0x1976 <DIO_u8SetPortValue+0x50>
    195e:	1f c0       	rjmp	.+62     	; 0x199e <DIO_u8SetPortValue+0x78>
    1960:	2c 81       	ldd	r18, Y+4	; 0x04
    1962:	3d 81       	ldd	r19, Y+5	; 0x05
    1964:	22 30       	cpi	r18, 0x02	; 2
    1966:	31 05       	cpc	r19, r1
    1968:	81 f0       	breq	.+32     	; 0x198a <DIO_u8SetPortValue+0x64>
    196a:	8c 81       	ldd	r24, Y+4	; 0x04
    196c:	9d 81       	ldd	r25, Y+5	; 0x05
    196e:	83 30       	cpi	r24, 0x03	; 3
    1970:	91 05       	cpc	r25, r1
    1972:	81 f0       	breq	.+32     	; 0x1994 <DIO_u8SetPortValue+0x6e>
    1974:	14 c0       	rjmp	.+40     	; 0x199e <DIO_u8SetPortValue+0x78>
	case DIO_u8_PORTA:
		DIO_u8_PORTA_REG = Copy_u8PortVlaue;
    1976:	eb e3       	ldi	r30, 0x3B	; 59
    1978:	f0 e0       	ldi	r31, 0x00	; 0
    197a:	8a 81       	ldd	r24, Y+2	; 0x02
    197c:	80 83       	st	Z, r24
    197e:	11 c0       	rjmp	.+34     	; 0x19a2 <DIO_u8SetPortValue+0x7c>
		break;
	case DIO_u8_PORTB:
		DIO_u8_PORTB_REG = Copy_u8PortVlaue;
    1980:	e8 e3       	ldi	r30, 0x38	; 56
    1982:	f0 e0       	ldi	r31, 0x00	; 0
    1984:	8a 81       	ldd	r24, Y+2	; 0x02
    1986:	80 83       	st	Z, r24
    1988:	0c c0       	rjmp	.+24     	; 0x19a2 <DIO_u8SetPortValue+0x7c>
		break;
	case DIO_u8_PORTC:
		DIO_u8_PORTC_REG = Copy_u8PortVlaue;
    198a:	e5 e3       	ldi	r30, 0x35	; 53
    198c:	f0 e0       	ldi	r31, 0x00	; 0
    198e:	8a 81       	ldd	r24, Y+2	; 0x02
    1990:	80 83       	st	Z, r24
    1992:	07 c0       	rjmp	.+14     	; 0x19a2 <DIO_u8SetPortValue+0x7c>
		break;
	case DIO_u8_PORTD:
		DIO_u8_PORTD_REG = Copy_u8PortVlaue;
    1994:	e2 e3       	ldi	r30, 0x32	; 50
    1996:	f0 e0       	ldi	r31, 0x00	; 0
    1998:	8a 81       	ldd	r24, Y+2	; 0x02
    199a:	80 83       	st	Z, r24
    199c:	02 c0       	rjmp	.+4      	; 0x19a2 <DIO_u8SetPortValue+0x7c>
		break;
	default:
		return STD_TYPES_NOK;
    199e:	1b 82       	std	Y+3, r1	; 0x03
    19a0:	02 c0       	rjmp	.+4      	; 0x19a6 <DIO_u8SetPortValue+0x80>
		break;
	}
	return 1;
    19a2:	91 e0       	ldi	r25, 0x01	; 1
    19a4:	9b 83       	std	Y+3, r25	; 0x03
    19a6:	8b 81       	ldd	r24, Y+3	; 0x03
}
    19a8:	0f 90       	pop	r0
    19aa:	0f 90       	pop	r0
    19ac:	0f 90       	pop	r0
    19ae:	0f 90       	pop	r0
    19b0:	0f 90       	pop	r0
    19b2:	cf 91       	pop	r28
    19b4:	df 91       	pop	r29
    19b6:	08 95       	ret

000019b8 <DIO_u8GetPortValue>:

u8 DIO_u8GetPortValue(u8 Copy_u8PortId, u8 *Copy_pu8ReturnedPortValue)
{
    19b8:	df 93       	push	r29
    19ba:	cf 93       	push	r28
    19bc:	00 d0       	rcall	.+0      	; 0x19be <DIO_u8GetPortValue+0x6>
    19be:	00 d0       	rcall	.+0      	; 0x19c0 <DIO_u8GetPortValue+0x8>
    19c0:	00 d0       	rcall	.+0      	; 0x19c2 <DIO_u8GetPortValue+0xa>
    19c2:	cd b7       	in	r28, 0x3d	; 61
    19c4:	de b7       	in	r29, 0x3e	; 62
    19c6:	8a 83       	std	Y+2, r24	; 0x02
    19c8:	7c 83       	std	Y+4, r23	; 0x04
    19ca:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    19cc:	81 e0       	ldi	r24, 0x01	; 1
    19ce:	89 83       	std	Y+1, r24	; 0x01
	if (Copy_u8PortId <= DIO_u8_PORTD && Copy_pu8ReturnedPortValue != NULL)
    19d0:	8a 81       	ldd	r24, Y+2	; 0x02
    19d2:	84 30       	cpi	r24, 0x04	; 4
    19d4:	08 f0       	brcs	.+2      	; 0x19d8 <DIO_u8GetPortValue+0x20>
    19d6:	3f c0       	rjmp	.+126    	; 0x1a56 <DIO_u8GetPortValue+0x9e>
    19d8:	8b 81       	ldd	r24, Y+3	; 0x03
    19da:	9c 81       	ldd	r25, Y+4	; 0x04
    19dc:	00 97       	sbiw	r24, 0x00	; 0
    19de:	d9 f1       	breq	.+118    	; 0x1a56 <DIO_u8GetPortValue+0x9e>
	{
		switch (Copy_u8PortId)
    19e0:	8a 81       	ldd	r24, Y+2	; 0x02
    19e2:	28 2f       	mov	r18, r24
    19e4:	30 e0       	ldi	r19, 0x00	; 0
    19e6:	3e 83       	std	Y+6, r19	; 0x06
    19e8:	2d 83       	std	Y+5, r18	; 0x05
    19ea:	8d 81       	ldd	r24, Y+5	; 0x05
    19ec:	9e 81       	ldd	r25, Y+6	; 0x06
    19ee:	81 30       	cpi	r24, 0x01	; 1
    19f0:	91 05       	cpc	r25, r1
    19f2:	e1 f0       	breq	.+56     	; 0x1a2c <DIO_u8GetPortValue+0x74>
    19f4:	2d 81       	ldd	r18, Y+5	; 0x05
    19f6:	3e 81       	ldd	r19, Y+6	; 0x06
    19f8:	22 30       	cpi	r18, 0x02	; 2
    19fa:	31 05       	cpc	r19, r1
    19fc:	2c f4       	brge	.+10     	; 0x1a08 <DIO_u8GetPortValue+0x50>
    19fe:	8d 81       	ldd	r24, Y+5	; 0x05
    1a00:	9e 81       	ldd	r25, Y+6	; 0x06
    1a02:	00 97       	sbiw	r24, 0x00	; 0
    1a04:	61 f0       	breq	.+24     	; 0x1a1e <DIO_u8GetPortValue+0x66>
    1a06:	28 c0       	rjmp	.+80     	; 0x1a58 <DIO_u8GetPortValue+0xa0>
    1a08:	2d 81       	ldd	r18, Y+5	; 0x05
    1a0a:	3e 81       	ldd	r19, Y+6	; 0x06
    1a0c:	22 30       	cpi	r18, 0x02	; 2
    1a0e:	31 05       	cpc	r19, r1
    1a10:	a1 f0       	breq	.+40     	; 0x1a3a <DIO_u8GetPortValue+0x82>
    1a12:	8d 81       	ldd	r24, Y+5	; 0x05
    1a14:	9e 81       	ldd	r25, Y+6	; 0x06
    1a16:	83 30       	cpi	r24, 0x03	; 3
    1a18:	91 05       	cpc	r25, r1
    1a1a:	b1 f0       	breq	.+44     	; 0x1a48 <DIO_u8GetPortValue+0x90>
    1a1c:	1d c0       	rjmp	.+58     	; 0x1a58 <DIO_u8GetPortValue+0xa0>
		{
		case DIO_u8_PORTA:
			*Copy_pu8ReturnedPortValue = DIO_u8_PINA_REG;
    1a1e:	e9 e3       	ldi	r30, 0x39	; 57
    1a20:	f0 e0       	ldi	r31, 0x00	; 0
    1a22:	80 81       	ld	r24, Z
    1a24:	eb 81       	ldd	r30, Y+3	; 0x03
    1a26:	fc 81       	ldd	r31, Y+4	; 0x04
    1a28:	80 83       	st	Z, r24
    1a2a:	16 c0       	rjmp	.+44     	; 0x1a58 <DIO_u8GetPortValue+0xa0>
			break;
		case DIO_u8_PORTB:
			*Copy_pu8ReturnedPortValue = DIO_u8_PINB_REG;
    1a2c:	e6 e3       	ldi	r30, 0x36	; 54
    1a2e:	f0 e0       	ldi	r31, 0x00	; 0
    1a30:	80 81       	ld	r24, Z
    1a32:	eb 81       	ldd	r30, Y+3	; 0x03
    1a34:	fc 81       	ldd	r31, Y+4	; 0x04
    1a36:	80 83       	st	Z, r24
    1a38:	0f c0       	rjmp	.+30     	; 0x1a58 <DIO_u8GetPortValue+0xa0>
			break;

		case DIO_u8_PORTC:
			*Copy_pu8ReturnedPortValue = DIO_u8_PINC_REG;
    1a3a:	e3 e3       	ldi	r30, 0x33	; 51
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	80 81       	ld	r24, Z
    1a40:	eb 81       	ldd	r30, Y+3	; 0x03
    1a42:	fc 81       	ldd	r31, Y+4	; 0x04
    1a44:	80 83       	st	Z, r24
    1a46:	08 c0       	rjmp	.+16     	; 0x1a58 <DIO_u8GetPortValue+0xa0>
			break;

		case DIO_u8_PORTD:
			*Copy_pu8ReturnedPortValue = DIO_u8_PIND_REG;
    1a48:	e0 e3       	ldi	r30, 0x30	; 48
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	eb 81       	ldd	r30, Y+3	; 0x03
    1a50:	fc 81       	ldd	r31, Y+4	; 0x04
    1a52:	80 83       	st	Z, r24
    1a54:	01 c0       	rjmp	.+2      	; 0x1a58 <DIO_u8GetPortValue+0xa0>
		}
	}

	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1a56:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    1a58:	89 81       	ldd	r24, Y+1	; 0x01
} 
    1a5a:	26 96       	adiw	r28, 0x06	; 6
    1a5c:	0f b6       	in	r0, 0x3f	; 63
    1a5e:	f8 94       	cli
    1a60:	de bf       	out	0x3e, r29	; 62
    1a62:	0f be       	out	0x3f, r0	; 63
    1a64:	cd bf       	out	0x3d, r28	; 61
    1a66:	cf 91       	pop	r28
    1a68:	df 91       	pop	r29
    1a6a:	08 95       	ret

00001a6c <ADC_voidInit>:
static void(*ADC_pfNotification)(u16) = NULL;
/* ADC busy flag */
static u8 ADC_u8BusyFlag = 0;

void ADC_voidInit(void)
{
    1a6c:	df 93       	push	r29
    1a6e:	cf 93       	push	r28
    1a70:	cd b7       	in	r28, 0x3d	; 61
    1a72:	de b7       	in	r29, 0x3e	; 62
		2- Right Adjust
		3- Disable AutoTrigger
		4- Select CLK/64
		5- Enable ADC
	 */
	CLR_BIT(ADC_u8_ADMUX_REG,7);
    1a74:	a7 e2       	ldi	r26, 0x27	; 39
    1a76:	b0 e0       	ldi	r27, 0x00	; 0
    1a78:	e7 e2       	ldi	r30, 0x27	; 39
    1a7a:	f0 e0       	ldi	r31, 0x00	; 0
    1a7c:	80 81       	ld	r24, Z
    1a7e:	8f 77       	andi	r24, 0x7F	; 127
    1a80:	8c 93       	st	X, r24
	SET_BIT(ADC_u8_ADMUX_REG,6);
    1a82:	a7 e2       	ldi	r26, 0x27	; 39
    1a84:	b0 e0       	ldi	r27, 0x00	; 0
    1a86:	e7 e2       	ldi	r30, 0x27	; 39
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	80 64       	ori	r24, 0x40	; 64
    1a8e:	8c 93       	st	X, r24

	CLR_BIT(ADC_u8_ADMUX_REG,5);
    1a90:	a7 e2       	ldi	r26, 0x27	; 39
    1a92:	b0 e0       	ldi	r27, 0x00	; 0
    1a94:	e7 e2       	ldi	r30, 0x27	; 39
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	80 81       	ld	r24, Z
    1a9a:	8f 7d       	andi	r24, 0xDF	; 223
    1a9c:	8c 93       	st	X, r24

	CLR_BIT(ADC_u8_ADCSRA_REG,5);
    1a9e:	a6 e2       	ldi	r26, 0x26	; 38
    1aa0:	b0 e0       	ldi	r27, 0x00	; 0
    1aa2:	e6 e2       	ldi	r30, 0x26	; 38
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
    1aa6:	80 81       	ld	r24, Z
    1aa8:	8f 7d       	andi	r24, 0xDF	; 223
    1aaa:	8c 93       	st	X, r24

	SET_BIT(ADC_u8_ADCSRA_REG,2);
    1aac:	a6 e2       	ldi	r26, 0x26	; 38
    1aae:	b0 e0       	ldi	r27, 0x00	; 0
    1ab0:	e6 e2       	ldi	r30, 0x26	; 38
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	80 81       	ld	r24, Z
    1ab6:	84 60       	ori	r24, 0x04	; 4
    1ab8:	8c 93       	st	X, r24
	SET_BIT(ADC_u8_ADCSRA_REG,1);
    1aba:	a6 e2       	ldi	r26, 0x26	; 38
    1abc:	b0 e0       	ldi	r27, 0x00	; 0
    1abe:	e6 e2       	ldi	r30, 0x26	; 38
    1ac0:	f0 e0       	ldi	r31, 0x00	; 0
    1ac2:	80 81       	ld	r24, Z
    1ac4:	82 60       	ori	r24, 0x02	; 2
    1ac6:	8c 93       	st	X, r24
	CLR_BIT(ADC_u8_ADCSRA_REG,0);
    1ac8:	a6 e2       	ldi	r26, 0x26	; 38
    1aca:	b0 e0       	ldi	r27, 0x00	; 0
    1acc:	e6 e2       	ldi	r30, 0x26	; 38
    1ace:	f0 e0       	ldi	r31, 0x00	; 0
    1ad0:	80 81       	ld	r24, Z
    1ad2:	8e 7f       	andi	r24, 0xFE	; 254
    1ad4:	8c 93       	st	X, r24

	SET_BIT(ADC_u8_ADCSRA_REG,7);
    1ad6:	a6 e2       	ldi	r26, 0x26	; 38
    1ad8:	b0 e0       	ldi	r27, 0x00	; 0
    1ada:	e6 e2       	ldi	r30, 0x26	; 38
    1adc:	f0 e0       	ldi	r31, 0x00	; 0
    1ade:	80 81       	ld	r24, Z
    1ae0:	80 68       	ori	r24, 0x80	; 128
    1ae2:	8c 93       	st	X, r24
}
    1ae4:	cf 91       	pop	r28
    1ae6:	df 91       	pop	r29
    1ae8:	08 95       	ret

00001aea <ADC_u8GetDigitalValueSynchNonBlocking>:

u8   ADC_u8GetDigitalValueSynchNonBlocking(u8 Copy_u8ChannelNb, u16 * Copy_pu16DigitalValue)
{
    1aea:	df 93       	push	r29
    1aec:	cf 93       	push	r28
    1aee:	cd b7       	in	r28, 0x3d	; 61
    1af0:	de b7       	in	r29, 0x3e	; 62
    1af2:	28 97       	sbiw	r28, 0x08	; 8
    1af4:	0f b6       	in	r0, 0x3f	; 63
    1af6:	f8 94       	cli
    1af8:	de bf       	out	0x3e, r29	; 62
    1afa:	0f be       	out	0x3f, r0	; 63
    1afc:	cd bf       	out	0x3d, r28	; 61
    1afe:	8e 83       	std	Y+6, r24	; 0x06
    1b00:	78 87       	std	Y+8, r23	; 0x08
    1b02:	6f 83       	std	Y+7, r22	; 0x07
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1b04:	81 e0       	ldi	r24, 0x01	; 1
    1b06:	8d 83       	std	Y+5, r24	; 0x05
	u32 Local_u32TimeOutCounter = 0;
    1b08:	19 82       	std	Y+1, r1	; 0x01
    1b0a:	1a 82       	std	Y+2, r1	; 0x02
    1b0c:	1b 82       	std	Y+3, r1	; 0x03
    1b0e:	1c 82       	std	Y+4, r1	; 0x04
	if((Copy_u8ChannelNb < 32) && (Copy_pu16DigitalValue != NULL))
    1b10:	8e 81       	ldd	r24, Y+6	; 0x06
    1b12:	80 32       	cpi	r24, 0x20	; 32
    1b14:	08 f0       	brcs	.+2      	; 0x1b18 <ADC_u8GetDigitalValueSynchNonBlocking+0x2e>
    1b16:	5b c0       	rjmp	.+182    	; 0x1bce <ADC_u8GetDigitalValueSynchNonBlocking+0xe4>
    1b18:	8f 81       	ldd	r24, Y+7	; 0x07
    1b1a:	98 85       	ldd	r25, Y+8	; 0x08
    1b1c:	00 97       	sbiw	r24, 0x00	; 0
    1b1e:	09 f4       	brne	.+2      	; 0x1b22 <ADC_u8GetDigitalValueSynchNonBlocking+0x38>
    1b20:	56 c0       	rjmp	.+172    	; 0x1bce <ADC_u8GetDigitalValueSynchNonBlocking+0xe4>
	{
		/* Clear MUX4..0 */
		ADC_u8_ADMUX_REG &= 0b11100000;
    1b22:	a7 e2       	ldi	r26, 0x27	; 39
    1b24:	b0 e0       	ldi	r27, 0x00	; 0
    1b26:	e7 e2       	ldi	r30, 0x27	; 39
    1b28:	f0 e0       	ldi	r31, 0x00	; 0
    1b2a:	80 81       	ld	r24, Z
    1b2c:	80 7e       	andi	r24, 0xE0	; 224
    1b2e:	8c 93       	st	X, r24
		/* Select Channel */
		ADC_u8_ADMUX_REG |= Copy_u8ChannelNb;
    1b30:	a7 e2       	ldi	r26, 0x27	; 39
    1b32:	b0 e0       	ldi	r27, 0x00	; 0
    1b34:	e7 e2       	ldi	r30, 0x27	; 39
    1b36:	f0 e0       	ldi	r31, 0x00	; 0
    1b38:	90 81       	ld	r25, Z
    1b3a:	8e 81       	ldd	r24, Y+6	; 0x06
    1b3c:	89 2b       	or	r24, r25
    1b3e:	8c 93       	st	X, r24
		/* Start Conversion */
		SET_BIT(ADC_u8_ADCSRA_REG,6);
    1b40:	a6 e2       	ldi	r26, 0x26	; 38
    1b42:	b0 e0       	ldi	r27, 0x00	; 0
    1b44:	e6 e2       	ldi	r30, 0x26	; 38
    1b46:	f0 e0       	ldi	r31, 0x00	; 0
    1b48:	80 81       	ld	r24, Z
    1b4a:	80 64       	ori	r24, 0x40	; 64
    1b4c:	8c 93       	st	X, r24
    1b4e:	0b c0       	rjmp	.+22     	; 0x1b66 <ADC_u8GetDigitalValueSynchNonBlocking+0x7c>
		/* Wait flag = 1 */
		while((GET_BIT(ADC_u8_ADCSRA_REG,4)== 0) && (Local_u32TimeOutCounter < ADC_u32_TIME_OUT_MAX_VALUE))
		{
			Local_u32TimeOutCounter++;
    1b50:	89 81       	ldd	r24, Y+1	; 0x01
    1b52:	9a 81       	ldd	r25, Y+2	; 0x02
    1b54:	ab 81       	ldd	r26, Y+3	; 0x03
    1b56:	bc 81       	ldd	r27, Y+4	; 0x04
    1b58:	01 96       	adiw	r24, 0x01	; 1
    1b5a:	a1 1d       	adc	r26, r1
    1b5c:	b1 1d       	adc	r27, r1
    1b5e:	89 83       	std	Y+1, r24	; 0x01
    1b60:	9a 83       	std	Y+2, r25	; 0x02
    1b62:	ab 83       	std	Y+3, r26	; 0x03
    1b64:	bc 83       	std	Y+4, r27	; 0x04
		/* Select Channel */
		ADC_u8_ADMUX_REG |= Copy_u8ChannelNb;
		/* Start Conversion */
		SET_BIT(ADC_u8_ADCSRA_REG,6);
		/* Wait flag = 1 */
		while((GET_BIT(ADC_u8_ADCSRA_REG,4)== 0) && (Local_u32TimeOutCounter < ADC_u32_TIME_OUT_MAX_VALUE))
    1b66:	e6 e2       	ldi	r30, 0x26	; 38
    1b68:	f0 e0       	ldi	r31, 0x00	; 0
    1b6a:	80 81       	ld	r24, Z
    1b6c:	82 95       	swap	r24
    1b6e:	8f 70       	andi	r24, 0x0F	; 15
    1b70:	88 2f       	mov	r24, r24
    1b72:	90 e0       	ldi	r25, 0x00	; 0
    1b74:	81 70       	andi	r24, 0x01	; 1
    1b76:	90 70       	andi	r25, 0x00	; 0
    1b78:	00 97       	sbiw	r24, 0x00	; 0
    1b7a:	61 f4       	brne	.+24     	; 0x1b94 <ADC_u8GetDigitalValueSynchNonBlocking+0xaa>
    1b7c:	89 81       	ldd	r24, Y+1	; 0x01
    1b7e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b80:	ab 81       	ldd	r26, Y+3	; 0x03
    1b82:	bc 81       	ldd	r27, Y+4	; 0x04
    1b84:	80 35       	cpi	r24, 0x50	; 80
    1b86:	23 ec       	ldi	r18, 0xC3	; 195
    1b88:	92 07       	cpc	r25, r18
    1b8a:	20 e0       	ldi	r18, 0x00	; 0
    1b8c:	a2 07       	cpc	r26, r18
    1b8e:	20 e0       	ldi	r18, 0x00	; 0
    1b90:	b2 07       	cpc	r27, r18
    1b92:	f0 f2       	brcs	.-68     	; 0x1b50 <ADC_u8GetDigitalValueSynchNonBlocking+0x66>
		{
			Local_u32TimeOutCounter++;
		}
		if(GET_BIT(ADC_u8_ADCSRA_REG,4)!= 0)//(Local_u32TimeOutCounter<ADC_u32_TIME_OUT_MAX_VALUE)
    1b94:	e6 e2       	ldi	r30, 0x26	; 38
    1b96:	f0 e0       	ldi	r31, 0x00	; 0
    1b98:	80 81       	ld	r24, Z
    1b9a:	82 95       	swap	r24
    1b9c:	8f 70       	andi	r24, 0x0F	; 15
    1b9e:	88 2f       	mov	r24, r24
    1ba0:	90 e0       	ldi	r25, 0x00	; 0
    1ba2:	81 70       	andi	r24, 0x01	; 1
    1ba4:	90 70       	andi	r25, 0x00	; 0
    1ba6:	88 23       	and	r24, r24
    1ba8:	81 f0       	breq	.+32     	; 0x1bca <ADC_u8GetDigitalValueSynchNonBlocking+0xe0>
		{
			/* Clear flag */
			SET_BIT(ADC_u8_ADCSRA_REG,4);
    1baa:	a6 e2       	ldi	r26, 0x26	; 38
    1bac:	b0 e0       	ldi	r27, 0x00	; 0
    1bae:	e6 e2       	ldi	r30, 0x26	; 38
    1bb0:	f0 e0       	ldi	r31, 0x00	; 0
    1bb2:	80 81       	ld	r24, Z
    1bb4:	80 61       	ori	r24, 0x10	; 16
    1bb6:	8c 93       	st	X, r24
			/* Read the Digital Value */
			*Copy_pu16DigitalValue = ADC_u16_ADC_REG;
    1bb8:	e4 e2       	ldi	r30, 0x24	; 36
    1bba:	f0 e0       	ldi	r31, 0x00	; 0
    1bbc:	80 81       	ld	r24, Z
    1bbe:	91 81       	ldd	r25, Z+1	; 0x01
    1bc0:	ef 81       	ldd	r30, Y+7	; 0x07
    1bc2:	f8 85       	ldd	r31, Y+8	; 0x08
    1bc4:	91 83       	std	Z+1, r25	; 0x01
    1bc6:	80 83       	st	Z, r24
    1bc8:	03 c0       	rjmp	.+6      	; 0x1bd0 <ADC_u8GetDigitalValueSynchNonBlocking+0xe6>
		}
		else
		{
			Local_u8ErrorState = STD_TYPES_NOK;
    1bca:	1d 82       	std	Y+5, r1	; 0x05
    1bcc:	01 c0       	rjmp	.+2      	; 0x1bd0 <ADC_u8GetDigitalValueSynchNonBlocking+0xe6>
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1bce:	1d 82       	std	Y+5, r1	; 0x05
	}
	return Local_u8ErrorState;
    1bd0:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1bd2:	28 96       	adiw	r28, 0x08	; 8
    1bd4:	0f b6       	in	r0, 0x3f	; 63
    1bd6:	f8 94       	cli
    1bd8:	de bf       	out	0x3e, r29	; 62
    1bda:	0f be       	out	0x3f, r0	; 63
    1bdc:	cd bf       	out	0x3d, r28	; 61
    1bde:	cf 91       	pop	r28
    1be0:	df 91       	pop	r29
    1be2:	08 95       	ret

00001be4 <ADC_u8GetDigitalValueAsynch>:
u8   ADC_u8GetDigitalValueAsynch          (u8 Copy_u8ChannelNb,void(*Copy_pfNotification)(u16))
{
    1be4:	df 93       	push	r29
    1be6:	cf 93       	push	r28
    1be8:	00 d0       	rcall	.+0      	; 0x1bea <ADC_u8GetDigitalValueAsynch+0x6>
    1bea:	00 d0       	rcall	.+0      	; 0x1bec <ADC_u8GetDigitalValueAsynch+0x8>
    1bec:	cd b7       	in	r28, 0x3d	; 61
    1bee:	de b7       	in	r29, 0x3e	; 62
    1bf0:	8a 83       	std	Y+2, r24	; 0x02
    1bf2:	7c 83       	std	Y+4, r23	; 0x04
    1bf4:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1bf6:	81 e0       	ldi	r24, 0x01	; 1
    1bf8:	89 83       	std	Y+1, r24	; 0x01
	if((Copy_u8ChannelNb < 32) && (Copy_pfNotification != NULL) && (ADC_u8BusyFlag == 0))
    1bfa:	8a 81       	ldd	r24, Y+2	; 0x02
    1bfc:	80 32       	cpi	r24, 0x20	; 32
    1bfe:	78 f5       	brcc	.+94     	; 0x1c5e <ADC_u8GetDigitalValueAsynch+0x7a>
    1c00:	8b 81       	ldd	r24, Y+3	; 0x03
    1c02:	9c 81       	ldd	r25, Y+4	; 0x04
    1c04:	00 97       	sbiw	r24, 0x00	; 0
    1c06:	59 f1       	breq	.+86     	; 0x1c5e <ADC_u8GetDigitalValueAsynch+0x7a>
    1c08:	80 91 88 00 	lds	r24, 0x0088
    1c0c:	88 23       	and	r24, r24
    1c0e:	39 f5       	brne	.+78     	; 0x1c5e <ADC_u8GetDigitalValueAsynch+0x7a>
	{
		/* Set Flag to make ADC is Busy */
		ADC_u8BusyFlag = 1;
    1c10:	81 e0       	ldi	r24, 0x01	; 1
    1c12:	80 93 88 00 	sts	0x0088, r24
		/* update Global Pointer to a function */
		ADC_pfNotification = Copy_pfNotification;
    1c16:	8b 81       	ldd	r24, Y+3	; 0x03
    1c18:	9c 81       	ldd	r25, Y+4	; 0x04
    1c1a:	90 93 87 00 	sts	0x0087, r25
    1c1e:	80 93 86 00 	sts	0x0086, r24
		/* Enable ADC Interrupt */
		SET_BIT(ADC_u8_ADCSRA_REG,3);
    1c22:	a6 e2       	ldi	r26, 0x26	; 38
    1c24:	b0 e0       	ldi	r27, 0x00	; 0
    1c26:	e6 e2       	ldi	r30, 0x26	; 38
    1c28:	f0 e0       	ldi	r31, 0x00	; 0
    1c2a:	80 81       	ld	r24, Z
    1c2c:	88 60       	ori	r24, 0x08	; 8
    1c2e:	8c 93       	st	X, r24
		/* Clear MUX4..0 */
		ADC_u8_ADMUX_REG &= 0b11100000;
    1c30:	a7 e2       	ldi	r26, 0x27	; 39
    1c32:	b0 e0       	ldi	r27, 0x00	; 0
    1c34:	e7 e2       	ldi	r30, 0x27	; 39
    1c36:	f0 e0       	ldi	r31, 0x00	; 0
    1c38:	80 81       	ld	r24, Z
    1c3a:	80 7e       	andi	r24, 0xE0	; 224
    1c3c:	8c 93       	st	X, r24
		/* Select Channel */
		ADC_u8_ADMUX_REG |= Copy_u8ChannelNb;
    1c3e:	a7 e2       	ldi	r26, 0x27	; 39
    1c40:	b0 e0       	ldi	r27, 0x00	; 0
    1c42:	e7 e2       	ldi	r30, 0x27	; 39
    1c44:	f0 e0       	ldi	r31, 0x00	; 0
    1c46:	90 81       	ld	r25, Z
    1c48:	8a 81       	ldd	r24, Y+2	; 0x02
    1c4a:	89 2b       	or	r24, r25
    1c4c:	8c 93       	st	X, r24
		/* Start Conversion */
		SET_BIT(ADC_u8_ADCSRA_REG,6);
    1c4e:	a6 e2       	ldi	r26, 0x26	; 38
    1c50:	b0 e0       	ldi	r27, 0x00	; 0
    1c52:	e6 e2       	ldi	r30, 0x26	; 38
    1c54:	f0 e0       	ldi	r31, 0x00	; 0
    1c56:	80 81       	ld	r24, Z
    1c58:	80 64       	ori	r24, 0x40	; 64
    1c5a:	8c 93       	st	X, r24
    1c5c:	01 c0       	rjmp	.+2      	; 0x1c60 <ADC_u8GetDigitalValueAsynch+0x7c>
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1c5e:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    1c60:	89 81       	ldd	r24, Y+1	; 0x01
}
    1c62:	0f 90       	pop	r0
    1c64:	0f 90       	pop	r0
    1c66:	0f 90       	pop	r0
    1c68:	0f 90       	pop	r0
    1c6a:	cf 91       	pop	r28
    1c6c:	df 91       	pop	r29
    1c6e:	08 95       	ret

00001c70 <ADC_u8GetADCRegValue>:
u8   ADC_u8GetADCRegValue                 (u16 * Copy_pu16ADCValue)
{
    1c70:	df 93       	push	r29
    1c72:	cf 93       	push	r28
    1c74:	00 d0       	rcall	.+0      	; 0x1c76 <ADC_u8GetADCRegValue+0x6>
    1c76:	0f 92       	push	r0
    1c78:	cd b7       	in	r28, 0x3d	; 61
    1c7a:	de b7       	in	r29, 0x3e	; 62
    1c7c:	9b 83       	std	Y+3, r25	; 0x03
    1c7e:	8a 83       	std	Y+2, r24	; 0x02
	u8 Local_u8ErrorState = STD_TYPES_OK;
    1c80:	81 e0       	ldi	r24, 0x01	; 1
    1c82:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_pu16ADCValue != NULL)
    1c84:	8a 81       	ldd	r24, Y+2	; 0x02
    1c86:	9b 81       	ldd	r25, Y+3	; 0x03
    1c88:	00 97       	sbiw	r24, 0x00	; 0
    1c8a:	49 f0       	breq	.+18     	; 0x1c9e <ADC_u8GetADCRegValue+0x2e>
	{
		/* Read ADC Register */
		*Copy_pu16ADCValue = ADC_u16_ADC_REG;
    1c8c:	e4 e2       	ldi	r30, 0x24	; 36
    1c8e:	f0 e0       	ldi	r31, 0x00	; 0
    1c90:	80 81       	ld	r24, Z
    1c92:	91 81       	ldd	r25, Z+1	; 0x01
    1c94:	ea 81       	ldd	r30, Y+2	; 0x02
    1c96:	fb 81       	ldd	r31, Y+3	; 0x03
    1c98:	91 83       	std	Z+1, r25	; 0x01
    1c9a:	80 83       	st	Z, r24
    1c9c:	01 c0       	rjmp	.+2      	; 0x1ca0 <ADC_u8GetADCRegValue+0x30>
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    1c9e:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState ;
    1ca0:	89 81       	ldd	r24, Y+1	; 0x01
}
    1ca2:	0f 90       	pop	r0
    1ca4:	0f 90       	pop	r0
    1ca6:	0f 90       	pop	r0
    1ca8:	cf 91       	pop	r28
    1caa:	df 91       	pop	r29
    1cac:	08 95       	ret

00001cae <__vector_16>:

/* Prototype for ADC ISR */
void __vector_16(void)     __attribute__((signal));
void __vector_16(void)
{
    1cae:	1f 92       	push	r1
    1cb0:	0f 92       	push	r0
    1cb2:	0f b6       	in	r0, 0x3f	; 63
    1cb4:	0f 92       	push	r0
    1cb6:	11 24       	eor	r1, r1
    1cb8:	2f 93       	push	r18
    1cba:	3f 93       	push	r19
    1cbc:	4f 93       	push	r20
    1cbe:	5f 93       	push	r21
    1cc0:	6f 93       	push	r22
    1cc2:	7f 93       	push	r23
    1cc4:	8f 93       	push	r24
    1cc6:	9f 93       	push	r25
    1cc8:	af 93       	push	r26
    1cca:	bf 93       	push	r27
    1ccc:	ef 93       	push	r30
    1cce:	ff 93       	push	r31
    1cd0:	df 93       	push	r29
    1cd2:	cf 93       	push	r28
    1cd4:	cd b7       	in	r28, 0x3d	; 61
    1cd6:	de b7       	in	r29, 0x3e	; 62
	if(ADC_pfNotification != NULL)
    1cd8:	80 91 86 00 	lds	r24, 0x0086
    1cdc:	90 91 87 00 	lds	r25, 0x0087
    1ce0:	00 97       	sbiw	r24, 0x00	; 0
    1ce2:	99 f0       	breq	.+38     	; 0x1d0a <__vector_16+0x5c>
	{
		/* Clear Flag */
		ADC_u8BusyFlag = 0;
    1ce4:	10 92 88 00 	sts	0x0088, r1
		/* Clear PIE of ADC */
		CLR_BIT(ADC_u8_ADCSRA_REG,3);
    1ce8:	a6 e2       	ldi	r26, 0x26	; 38
    1cea:	b0 e0       	ldi	r27, 0x00	; 0
    1cec:	e6 e2       	ldi	r30, 0x26	; 38
    1cee:	f0 e0       	ldi	r31, 0x00	; 0
    1cf0:	80 81       	ld	r24, Z
    1cf2:	87 7f       	andi	r24, 0xF7	; 247
    1cf4:	8c 93       	st	X, r24
		/* Calling Notification function */
		ADC_pfNotification(ADC_u16_ADC_REG);
    1cf6:	20 91 86 00 	lds	r18, 0x0086
    1cfa:	30 91 87 00 	lds	r19, 0x0087
    1cfe:	e4 e2       	ldi	r30, 0x24	; 36
    1d00:	f0 e0       	ldi	r31, 0x00	; 0
    1d02:	80 81       	ld	r24, Z
    1d04:	91 81       	ldd	r25, Z+1	; 0x01
    1d06:	f9 01       	movw	r30, r18
    1d08:	09 95       	icall
	}
}
    1d0a:	cf 91       	pop	r28
    1d0c:	df 91       	pop	r29
    1d0e:	ff 91       	pop	r31
    1d10:	ef 91       	pop	r30
    1d12:	bf 91       	pop	r27
    1d14:	af 91       	pop	r26
    1d16:	9f 91       	pop	r25
    1d18:	8f 91       	pop	r24
    1d1a:	7f 91       	pop	r23
    1d1c:	6f 91       	pop	r22
    1d1e:	5f 91       	pop	r21
    1d20:	4f 91       	pop	r20
    1d22:	3f 91       	pop	r19
    1d24:	2f 91       	pop	r18
    1d26:	0f 90       	pop	r0
    1d28:	0f be       	out	0x3f, r0	; 63
    1d2a:	0f 90       	pop	r0
    1d2c:	1f 90       	pop	r1
    1d2e:	18 95       	reti

00001d30 <STM_u8_Rotate_CW>:
#include "STM_interface.h"
#include "STM_config.h"


u8 STM_u8_Rotate_CW()
{
    1d30:	df 93       	push	r29
    1d32:	cf 93       	push	r28
    1d34:	cd b7       	in	r28, 0x3d	; 61
    1d36:	de b7       	in	r29, 0x3e	; 62
    1d38:	e8 97       	sbiw	r28, 0x38	; 56
    1d3a:	0f b6       	in	r0, 0x3f	; 63
    1d3c:	f8 94       	cli
    1d3e:	de bf       	out	0x3e, r29	; 62
    1d40:	0f be       	out	0x3f, r0	; 63
    1d42:	cd bf       	out	0x3d, r28	; 61
	// FIRST STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_LOW);
    1d44:	83 e0       	ldi	r24, 0x03	; 3
    1d46:	64 e0       	ldi	r22, 0x04	; 4
    1d48:	40 e0       	ldi	r20, 0x00	; 0
    1d4a:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    1d4e:	83 e0       	ldi	r24, 0x03	; 3
    1d50:	65 e0       	ldi	r22, 0x05	; 5
    1d52:	41 e0       	ldi	r20, 0x01	; 1
    1d54:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    1d58:	83 e0       	ldi	r24, 0x03	; 3
    1d5a:	66 e0       	ldi	r22, 0x06	; 6
    1d5c:	41 e0       	ldi	r20, 0x01	; 1
    1d5e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    1d62:	83 e0       	ldi	r24, 0x03	; 3
    1d64:	67 e0       	ldi	r22, 0x07	; 7
    1d66:	41 e0       	ldi	r20, 0x01	; 1
    1d68:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    1d6c:	80 e0       	ldi	r24, 0x00	; 0
    1d6e:	90 e0       	ldi	r25, 0x00	; 0
    1d70:	a0 e2       	ldi	r26, 0x20	; 32
    1d72:	b1 e4       	ldi	r27, 0x41	; 65
    1d74:	8d ab       	std	Y+53, r24	; 0x35
    1d76:	9e ab       	std	Y+54, r25	; 0x36
    1d78:	af ab       	std	Y+55, r26	; 0x37
    1d7a:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d7c:	6d a9       	ldd	r22, Y+53	; 0x35
    1d7e:	7e a9       	ldd	r23, Y+54	; 0x36
    1d80:	8f a9       	ldd	r24, Y+55	; 0x37
    1d82:	98 ad       	ldd	r25, Y+56	; 0x38
    1d84:	20 e0       	ldi	r18, 0x00	; 0
    1d86:	30 e0       	ldi	r19, 0x00	; 0
    1d88:	4a ef       	ldi	r20, 0xFA	; 250
    1d8a:	54 e4       	ldi	r21, 0x44	; 68
    1d8c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d90:	dc 01       	movw	r26, r24
    1d92:	cb 01       	movw	r24, r22
    1d94:	89 ab       	std	Y+49, r24	; 0x31
    1d96:	9a ab       	std	Y+50, r25	; 0x32
    1d98:	ab ab       	std	Y+51, r26	; 0x33
    1d9a:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    1d9c:	69 a9       	ldd	r22, Y+49	; 0x31
    1d9e:	7a a9       	ldd	r23, Y+50	; 0x32
    1da0:	8b a9       	ldd	r24, Y+51	; 0x33
    1da2:	9c a9       	ldd	r25, Y+52	; 0x34
    1da4:	20 e0       	ldi	r18, 0x00	; 0
    1da6:	30 e0       	ldi	r19, 0x00	; 0
    1da8:	40 e8       	ldi	r20, 0x80	; 128
    1daa:	5f e3       	ldi	r21, 0x3F	; 63
    1dac:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1db0:	88 23       	and	r24, r24
    1db2:	2c f4       	brge	.+10     	; 0x1dbe <STM_u8_Rotate_CW+0x8e>
		__ticks = 1;
    1db4:	81 e0       	ldi	r24, 0x01	; 1
    1db6:	90 e0       	ldi	r25, 0x00	; 0
    1db8:	98 ab       	std	Y+48, r25	; 0x30
    1dba:	8f a7       	std	Y+47, r24	; 0x2f
    1dbc:	3f c0       	rjmp	.+126    	; 0x1e3c <STM_u8_Rotate_CW+0x10c>
	else if (__tmp > 65535)
    1dbe:	69 a9       	ldd	r22, Y+49	; 0x31
    1dc0:	7a a9       	ldd	r23, Y+50	; 0x32
    1dc2:	8b a9       	ldd	r24, Y+51	; 0x33
    1dc4:	9c a9       	ldd	r25, Y+52	; 0x34
    1dc6:	20 e0       	ldi	r18, 0x00	; 0
    1dc8:	3f ef       	ldi	r19, 0xFF	; 255
    1dca:	4f e7       	ldi	r20, 0x7F	; 127
    1dcc:	57 e4       	ldi	r21, 0x47	; 71
    1dce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dd2:	18 16       	cp	r1, r24
    1dd4:	4c f5       	brge	.+82     	; 0x1e28 <STM_u8_Rotate_CW+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd6:	6d a9       	ldd	r22, Y+53	; 0x35
    1dd8:	7e a9       	ldd	r23, Y+54	; 0x36
    1dda:	8f a9       	ldd	r24, Y+55	; 0x37
    1ddc:	98 ad       	ldd	r25, Y+56	; 0x38
    1dde:	20 e0       	ldi	r18, 0x00	; 0
    1de0:	30 e0       	ldi	r19, 0x00	; 0
    1de2:	40 e2       	ldi	r20, 0x20	; 32
    1de4:	51 e4       	ldi	r21, 0x41	; 65
    1de6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1dea:	dc 01       	movw	r26, r24
    1dec:	cb 01       	movw	r24, r22
    1dee:	bc 01       	movw	r22, r24
    1df0:	cd 01       	movw	r24, r26
    1df2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df6:	dc 01       	movw	r26, r24
    1df8:	cb 01       	movw	r24, r22
    1dfa:	98 ab       	std	Y+48, r25	; 0x30
    1dfc:	8f a7       	std	Y+47, r24	; 0x2f
    1dfe:	0f c0       	rjmp	.+30     	; 0x1e1e <STM_u8_Rotate_CW+0xee>
    1e00:	88 ec       	ldi	r24, 0xC8	; 200
    1e02:	90 e0       	ldi	r25, 0x00	; 0
    1e04:	9e a7       	std	Y+46, r25	; 0x2e
    1e06:	8d a7       	std	Y+45, r24	; 0x2d
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1e08:	8d a5       	ldd	r24, Y+45	; 0x2d
    1e0a:	9e a5       	ldd	r25, Y+46	; 0x2e
    1e0c:	01 97       	sbiw	r24, 0x01	; 1
    1e0e:	f1 f7       	brne	.-4      	; 0x1e0c <STM_u8_Rotate_CW+0xdc>
    1e10:	9e a7       	std	Y+46, r25	; 0x2e
    1e12:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e14:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e16:	98 a9       	ldd	r25, Y+48	; 0x30
    1e18:	01 97       	sbiw	r24, 0x01	; 1
    1e1a:	98 ab       	std	Y+48, r25	; 0x30
    1e1c:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e1e:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e20:	98 a9       	ldd	r25, Y+48	; 0x30
    1e22:	00 97       	sbiw	r24, 0x00	; 0
    1e24:	69 f7       	brne	.-38     	; 0x1e00 <STM_u8_Rotate_CW+0xd0>
    1e26:	14 c0       	rjmp	.+40     	; 0x1e50 <STM_u8_Rotate_CW+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e28:	69 a9       	ldd	r22, Y+49	; 0x31
    1e2a:	7a a9       	ldd	r23, Y+50	; 0x32
    1e2c:	8b a9       	ldd	r24, Y+51	; 0x33
    1e2e:	9c a9       	ldd	r25, Y+52	; 0x34
    1e30:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e34:	dc 01       	movw	r26, r24
    1e36:	cb 01       	movw	r24, r22
    1e38:	98 ab       	std	Y+48, r25	; 0x30
    1e3a:	8f a7       	std	Y+47, r24	; 0x2f
    1e3c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1e3e:	98 a9       	ldd	r25, Y+48	; 0x30
    1e40:	9c a7       	std	Y+44, r25	; 0x2c
    1e42:	8b a7       	std	Y+43, r24	; 0x2b
    1e44:	8b a5       	ldd	r24, Y+43	; 0x2b
    1e46:	9c a5       	ldd	r25, Y+44	; 0x2c
    1e48:	01 97       	sbiw	r24, 0x01	; 1
    1e4a:	f1 f7       	brne	.-4      	; 0x1e48 <STM_u8_Rotate_CW+0x118>
    1e4c:	9c a7       	std	Y+44, r25	; 0x2c
    1e4e:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);

	// SECOND STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    1e50:	83 e0       	ldi	r24, 0x03	; 3
    1e52:	64 e0       	ldi	r22, 0x04	; 4
    1e54:	41 e0       	ldi	r20, 0x01	; 1
    1e56:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_LOW);
    1e5a:	83 e0       	ldi	r24, 0x03	; 3
    1e5c:	65 e0       	ldi	r22, 0x05	; 5
    1e5e:	40 e0       	ldi	r20, 0x00	; 0
    1e60:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    1e64:	83 e0       	ldi	r24, 0x03	; 3
    1e66:	66 e0       	ldi	r22, 0x06	; 6
    1e68:	41 e0       	ldi	r20, 0x01	; 1
    1e6a:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    1e6e:	83 e0       	ldi	r24, 0x03	; 3
    1e70:	67 e0       	ldi	r22, 0x07	; 7
    1e72:	41 e0       	ldi	r20, 0x01	; 1
    1e74:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    1e78:	80 e0       	ldi	r24, 0x00	; 0
    1e7a:	90 e0       	ldi	r25, 0x00	; 0
    1e7c:	a0 e2       	ldi	r26, 0x20	; 32
    1e7e:	b1 e4       	ldi	r27, 0x41	; 65
    1e80:	8f a3       	std	Y+39, r24	; 0x27
    1e82:	98 a7       	std	Y+40, r25	; 0x28
    1e84:	a9 a7       	std	Y+41, r26	; 0x29
    1e86:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e88:	6f a1       	ldd	r22, Y+39	; 0x27
    1e8a:	78 a5       	ldd	r23, Y+40	; 0x28
    1e8c:	89 a5       	ldd	r24, Y+41	; 0x29
    1e8e:	9a a5       	ldd	r25, Y+42	; 0x2a
    1e90:	20 e0       	ldi	r18, 0x00	; 0
    1e92:	30 e0       	ldi	r19, 0x00	; 0
    1e94:	4a ef       	ldi	r20, 0xFA	; 250
    1e96:	54 e4       	ldi	r21, 0x44	; 68
    1e98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e9c:	dc 01       	movw	r26, r24
    1e9e:	cb 01       	movw	r24, r22
    1ea0:	8b a3       	std	Y+35, r24	; 0x23
    1ea2:	9c a3       	std	Y+36, r25	; 0x24
    1ea4:	ad a3       	std	Y+37, r26	; 0x25
    1ea6:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    1ea8:	6b a1       	ldd	r22, Y+35	; 0x23
    1eaa:	7c a1       	ldd	r23, Y+36	; 0x24
    1eac:	8d a1       	ldd	r24, Y+37	; 0x25
    1eae:	9e a1       	ldd	r25, Y+38	; 0x26
    1eb0:	20 e0       	ldi	r18, 0x00	; 0
    1eb2:	30 e0       	ldi	r19, 0x00	; 0
    1eb4:	40 e8       	ldi	r20, 0x80	; 128
    1eb6:	5f e3       	ldi	r21, 0x3F	; 63
    1eb8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ebc:	88 23       	and	r24, r24
    1ebe:	2c f4       	brge	.+10     	; 0x1eca <STM_u8_Rotate_CW+0x19a>
		__ticks = 1;
    1ec0:	81 e0       	ldi	r24, 0x01	; 1
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	9a a3       	std	Y+34, r25	; 0x22
    1ec6:	89 a3       	std	Y+33, r24	; 0x21
    1ec8:	3f c0       	rjmp	.+126    	; 0x1f48 <STM_u8_Rotate_CW+0x218>
	else if (__tmp > 65535)
    1eca:	6b a1       	ldd	r22, Y+35	; 0x23
    1ecc:	7c a1       	ldd	r23, Y+36	; 0x24
    1ece:	8d a1       	ldd	r24, Y+37	; 0x25
    1ed0:	9e a1       	ldd	r25, Y+38	; 0x26
    1ed2:	20 e0       	ldi	r18, 0x00	; 0
    1ed4:	3f ef       	ldi	r19, 0xFF	; 255
    1ed6:	4f e7       	ldi	r20, 0x7F	; 127
    1ed8:	57 e4       	ldi	r21, 0x47	; 71
    1eda:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ede:	18 16       	cp	r1, r24
    1ee0:	4c f5       	brge	.+82     	; 0x1f34 <STM_u8_Rotate_CW+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ee2:	6f a1       	ldd	r22, Y+39	; 0x27
    1ee4:	78 a5       	ldd	r23, Y+40	; 0x28
    1ee6:	89 a5       	ldd	r24, Y+41	; 0x29
    1ee8:	9a a5       	ldd	r25, Y+42	; 0x2a
    1eea:	20 e0       	ldi	r18, 0x00	; 0
    1eec:	30 e0       	ldi	r19, 0x00	; 0
    1eee:	40 e2       	ldi	r20, 0x20	; 32
    1ef0:	51 e4       	ldi	r21, 0x41	; 65
    1ef2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ef6:	dc 01       	movw	r26, r24
    1ef8:	cb 01       	movw	r24, r22
    1efa:	bc 01       	movw	r22, r24
    1efc:	cd 01       	movw	r24, r26
    1efe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f02:	dc 01       	movw	r26, r24
    1f04:	cb 01       	movw	r24, r22
    1f06:	9a a3       	std	Y+34, r25	; 0x22
    1f08:	89 a3       	std	Y+33, r24	; 0x21
    1f0a:	0f c0       	rjmp	.+30     	; 0x1f2a <STM_u8_Rotate_CW+0x1fa>
    1f0c:	88 ec       	ldi	r24, 0xC8	; 200
    1f0e:	90 e0       	ldi	r25, 0x00	; 0
    1f10:	98 a3       	std	Y+32, r25	; 0x20
    1f12:	8f 8f       	std	Y+31, r24	; 0x1f
    1f14:	8f 8d       	ldd	r24, Y+31	; 0x1f
    1f16:	98 a1       	ldd	r25, Y+32	; 0x20
    1f18:	01 97       	sbiw	r24, 0x01	; 1
    1f1a:	f1 f7       	brne	.-4      	; 0x1f18 <STM_u8_Rotate_CW+0x1e8>
    1f1c:	98 a3       	std	Y+32, r25	; 0x20
    1f1e:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f20:	89 a1       	ldd	r24, Y+33	; 0x21
    1f22:	9a a1       	ldd	r25, Y+34	; 0x22
    1f24:	01 97       	sbiw	r24, 0x01	; 1
    1f26:	9a a3       	std	Y+34, r25	; 0x22
    1f28:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f2a:	89 a1       	ldd	r24, Y+33	; 0x21
    1f2c:	9a a1       	ldd	r25, Y+34	; 0x22
    1f2e:	00 97       	sbiw	r24, 0x00	; 0
    1f30:	69 f7       	brne	.-38     	; 0x1f0c <STM_u8_Rotate_CW+0x1dc>
    1f32:	14 c0       	rjmp	.+40     	; 0x1f5c <STM_u8_Rotate_CW+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f34:	6b a1       	ldd	r22, Y+35	; 0x23
    1f36:	7c a1       	ldd	r23, Y+36	; 0x24
    1f38:	8d a1       	ldd	r24, Y+37	; 0x25
    1f3a:	9e a1       	ldd	r25, Y+38	; 0x26
    1f3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f40:	dc 01       	movw	r26, r24
    1f42:	cb 01       	movw	r24, r22
    1f44:	9a a3       	std	Y+34, r25	; 0x22
    1f46:	89 a3       	std	Y+33, r24	; 0x21
    1f48:	89 a1       	ldd	r24, Y+33	; 0x21
    1f4a:	9a a1       	ldd	r25, Y+34	; 0x22
    1f4c:	9e 8f       	std	Y+30, r25	; 0x1e
    1f4e:	8d 8f       	std	Y+29, r24	; 0x1d
    1f50:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1f52:	9e 8d       	ldd	r25, Y+30	; 0x1e
    1f54:	01 97       	sbiw	r24, 0x01	; 1
    1f56:	f1 f7       	brne	.-4      	; 0x1f54 <STM_u8_Rotate_CW+0x224>
    1f58:	9e 8f       	std	Y+30, r25	; 0x1e
    1f5a:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);

	// FOURTH STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    1f5c:	83 e0       	ldi	r24, 0x03	; 3
    1f5e:	64 e0       	ldi	r22, 0x04	; 4
    1f60:	41 e0       	ldi	r20, 0x01	; 1
    1f62:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    1f66:	83 e0       	ldi	r24, 0x03	; 3
    1f68:	65 e0       	ldi	r22, 0x05	; 5
    1f6a:	41 e0       	ldi	r20, 0x01	; 1
    1f6c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_LOW);
    1f70:	83 e0       	ldi	r24, 0x03	; 3
    1f72:	66 e0       	ldi	r22, 0x06	; 6
    1f74:	40 e0       	ldi	r20, 0x00	; 0
    1f76:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    1f7a:	83 e0       	ldi	r24, 0x03	; 3
    1f7c:	67 e0       	ldi	r22, 0x07	; 7
    1f7e:	41 e0       	ldi	r20, 0x01	; 1
    1f80:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    1f84:	80 e0       	ldi	r24, 0x00	; 0
    1f86:	90 e0       	ldi	r25, 0x00	; 0
    1f88:	a0 e2       	ldi	r26, 0x20	; 32
    1f8a:	b1 e4       	ldi	r27, 0x41	; 65
    1f8c:	89 8f       	std	Y+25, r24	; 0x19
    1f8e:	9a 8f       	std	Y+26, r25	; 0x1a
    1f90:	ab 8f       	std	Y+27, r26	; 0x1b
    1f92:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f94:	69 8d       	ldd	r22, Y+25	; 0x19
    1f96:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1f98:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1f9a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1f9c:	20 e0       	ldi	r18, 0x00	; 0
    1f9e:	30 e0       	ldi	r19, 0x00	; 0
    1fa0:	4a ef       	ldi	r20, 0xFA	; 250
    1fa2:	54 e4       	ldi	r21, 0x44	; 68
    1fa4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fa8:	dc 01       	movw	r26, r24
    1faa:	cb 01       	movw	r24, r22
    1fac:	8d 8b       	std	Y+21, r24	; 0x15
    1fae:	9e 8b       	std	Y+22, r25	; 0x16
    1fb0:	af 8b       	std	Y+23, r26	; 0x17
    1fb2:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1fb4:	6d 89       	ldd	r22, Y+21	; 0x15
    1fb6:	7e 89       	ldd	r23, Y+22	; 0x16
    1fb8:	8f 89       	ldd	r24, Y+23	; 0x17
    1fba:	98 8d       	ldd	r25, Y+24	; 0x18
    1fbc:	20 e0       	ldi	r18, 0x00	; 0
    1fbe:	30 e0       	ldi	r19, 0x00	; 0
    1fc0:	40 e8       	ldi	r20, 0x80	; 128
    1fc2:	5f e3       	ldi	r21, 0x3F	; 63
    1fc4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fc8:	88 23       	and	r24, r24
    1fca:	2c f4       	brge	.+10     	; 0x1fd6 <STM_u8_Rotate_CW+0x2a6>
		__ticks = 1;
    1fcc:	81 e0       	ldi	r24, 0x01	; 1
    1fce:	90 e0       	ldi	r25, 0x00	; 0
    1fd0:	9c 8b       	std	Y+20, r25	; 0x14
    1fd2:	8b 8b       	std	Y+19, r24	; 0x13
    1fd4:	3f c0       	rjmp	.+126    	; 0x2054 <STM_u8_Rotate_CW+0x324>
	else if (__tmp > 65535)
    1fd6:	6d 89       	ldd	r22, Y+21	; 0x15
    1fd8:	7e 89       	ldd	r23, Y+22	; 0x16
    1fda:	8f 89       	ldd	r24, Y+23	; 0x17
    1fdc:	98 8d       	ldd	r25, Y+24	; 0x18
    1fde:	20 e0       	ldi	r18, 0x00	; 0
    1fe0:	3f ef       	ldi	r19, 0xFF	; 255
    1fe2:	4f e7       	ldi	r20, 0x7F	; 127
    1fe4:	57 e4       	ldi	r21, 0x47	; 71
    1fe6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1fea:	18 16       	cp	r1, r24
    1fec:	4c f5       	brge	.+82     	; 0x2040 <STM_u8_Rotate_CW+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fee:	69 8d       	ldd	r22, Y+25	; 0x19
    1ff0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1ff2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1ff4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ff6:	20 e0       	ldi	r18, 0x00	; 0
    1ff8:	30 e0       	ldi	r19, 0x00	; 0
    1ffa:	40 e2       	ldi	r20, 0x20	; 32
    1ffc:	51 e4       	ldi	r21, 0x41	; 65
    1ffe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2002:	dc 01       	movw	r26, r24
    2004:	cb 01       	movw	r24, r22
    2006:	bc 01       	movw	r22, r24
    2008:	cd 01       	movw	r24, r26
    200a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    200e:	dc 01       	movw	r26, r24
    2010:	cb 01       	movw	r24, r22
    2012:	9c 8b       	std	Y+20, r25	; 0x14
    2014:	8b 8b       	std	Y+19, r24	; 0x13
    2016:	0f c0       	rjmp	.+30     	; 0x2036 <STM_u8_Rotate_CW+0x306>
    2018:	88 ec       	ldi	r24, 0xC8	; 200
    201a:	90 e0       	ldi	r25, 0x00	; 0
    201c:	9a 8b       	std	Y+18, r25	; 0x12
    201e:	89 8b       	std	Y+17, r24	; 0x11
    2020:	89 89       	ldd	r24, Y+17	; 0x11
    2022:	9a 89       	ldd	r25, Y+18	; 0x12
    2024:	01 97       	sbiw	r24, 0x01	; 1
    2026:	f1 f7       	brne	.-4      	; 0x2024 <STM_u8_Rotate_CW+0x2f4>
    2028:	9a 8b       	std	Y+18, r25	; 0x12
    202a:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    202c:	8b 89       	ldd	r24, Y+19	; 0x13
    202e:	9c 89       	ldd	r25, Y+20	; 0x14
    2030:	01 97       	sbiw	r24, 0x01	; 1
    2032:	9c 8b       	std	Y+20, r25	; 0x14
    2034:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2036:	8b 89       	ldd	r24, Y+19	; 0x13
    2038:	9c 89       	ldd	r25, Y+20	; 0x14
    203a:	00 97       	sbiw	r24, 0x00	; 0
    203c:	69 f7       	brne	.-38     	; 0x2018 <STM_u8_Rotate_CW+0x2e8>
    203e:	14 c0       	rjmp	.+40     	; 0x2068 <STM_u8_Rotate_CW+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2040:	6d 89       	ldd	r22, Y+21	; 0x15
    2042:	7e 89       	ldd	r23, Y+22	; 0x16
    2044:	8f 89       	ldd	r24, Y+23	; 0x17
    2046:	98 8d       	ldd	r25, Y+24	; 0x18
    2048:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    204c:	dc 01       	movw	r26, r24
    204e:	cb 01       	movw	r24, r22
    2050:	9c 8b       	std	Y+20, r25	; 0x14
    2052:	8b 8b       	std	Y+19, r24	; 0x13
    2054:	8b 89       	ldd	r24, Y+19	; 0x13
    2056:	9c 89       	ldd	r25, Y+20	; 0x14
    2058:	98 8b       	std	Y+16, r25	; 0x10
    205a:	8f 87       	std	Y+15, r24	; 0x0f
    205c:	8f 85       	ldd	r24, Y+15	; 0x0f
    205e:	98 89       	ldd	r25, Y+16	; 0x10
    2060:	01 97       	sbiw	r24, 0x01	; 1
    2062:	f1 f7       	brne	.-4      	; 0x2060 <STM_u8_Rotate_CW+0x330>
    2064:	98 8b       	std	Y+16, r25	; 0x10
    2066:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);

	// FOURTH STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    2068:	83 e0       	ldi	r24, 0x03	; 3
    206a:	64 e0       	ldi	r22, 0x04	; 4
    206c:	41 e0       	ldi	r20, 0x01	; 1
    206e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    2072:	83 e0       	ldi	r24, 0x03	; 3
    2074:	65 e0       	ldi	r22, 0x05	; 5
    2076:	41 e0       	ldi	r20, 0x01	; 1
    2078:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    207c:	83 e0       	ldi	r24, 0x03	; 3
    207e:	66 e0       	ldi	r22, 0x06	; 6
    2080:	41 e0       	ldi	r20, 0x01	; 1
    2082:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_LOW);
    2086:	83 e0       	ldi	r24, 0x03	; 3
    2088:	67 e0       	ldi	r22, 0x07	; 7
    208a:	40 e0       	ldi	r20, 0x00	; 0
    208c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    2090:	80 e0       	ldi	r24, 0x00	; 0
    2092:	90 e0       	ldi	r25, 0x00	; 0
    2094:	a0 e2       	ldi	r26, 0x20	; 32
    2096:	b1 e4       	ldi	r27, 0x41	; 65
    2098:	8b 87       	std	Y+11, r24	; 0x0b
    209a:	9c 87       	std	Y+12, r25	; 0x0c
    209c:	ad 87       	std	Y+13, r26	; 0x0d
    209e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    20a0:	6b 85       	ldd	r22, Y+11	; 0x0b
    20a2:	7c 85       	ldd	r23, Y+12	; 0x0c
    20a4:	8d 85       	ldd	r24, Y+13	; 0x0d
    20a6:	9e 85       	ldd	r25, Y+14	; 0x0e
    20a8:	20 e0       	ldi	r18, 0x00	; 0
    20aa:	30 e0       	ldi	r19, 0x00	; 0
    20ac:	4a ef       	ldi	r20, 0xFA	; 250
    20ae:	54 e4       	ldi	r21, 0x44	; 68
    20b0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    20b4:	dc 01       	movw	r26, r24
    20b6:	cb 01       	movw	r24, r22
    20b8:	8f 83       	std	Y+7, r24	; 0x07
    20ba:	98 87       	std	Y+8, r25	; 0x08
    20bc:	a9 87       	std	Y+9, r26	; 0x09
    20be:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    20c0:	6f 81       	ldd	r22, Y+7	; 0x07
    20c2:	78 85       	ldd	r23, Y+8	; 0x08
    20c4:	89 85       	ldd	r24, Y+9	; 0x09
    20c6:	9a 85       	ldd	r25, Y+10	; 0x0a
    20c8:	20 e0       	ldi	r18, 0x00	; 0
    20ca:	30 e0       	ldi	r19, 0x00	; 0
    20cc:	40 e8       	ldi	r20, 0x80	; 128
    20ce:	5f e3       	ldi	r21, 0x3F	; 63
    20d0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    20d4:	88 23       	and	r24, r24
    20d6:	2c f4       	brge	.+10     	; 0x20e2 <STM_u8_Rotate_CW+0x3b2>
		__ticks = 1;
    20d8:	81 e0       	ldi	r24, 0x01	; 1
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	9e 83       	std	Y+6, r25	; 0x06
    20de:	8d 83       	std	Y+5, r24	; 0x05
    20e0:	3f c0       	rjmp	.+126    	; 0x2160 <STM_u8_Rotate_CW+0x430>
	else if (__tmp > 65535)
    20e2:	6f 81       	ldd	r22, Y+7	; 0x07
    20e4:	78 85       	ldd	r23, Y+8	; 0x08
    20e6:	89 85       	ldd	r24, Y+9	; 0x09
    20e8:	9a 85       	ldd	r25, Y+10	; 0x0a
    20ea:	20 e0       	ldi	r18, 0x00	; 0
    20ec:	3f ef       	ldi	r19, 0xFF	; 255
    20ee:	4f e7       	ldi	r20, 0x7F	; 127
    20f0:	57 e4       	ldi	r21, 0x47	; 71
    20f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    20f6:	18 16       	cp	r1, r24
    20f8:	4c f5       	brge	.+82     	; 0x214c <STM_u8_Rotate_CW+0x41c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    20fa:	6b 85       	ldd	r22, Y+11	; 0x0b
    20fc:	7c 85       	ldd	r23, Y+12	; 0x0c
    20fe:	8d 85       	ldd	r24, Y+13	; 0x0d
    2100:	9e 85       	ldd	r25, Y+14	; 0x0e
    2102:	20 e0       	ldi	r18, 0x00	; 0
    2104:	30 e0       	ldi	r19, 0x00	; 0
    2106:	40 e2       	ldi	r20, 0x20	; 32
    2108:	51 e4       	ldi	r21, 0x41	; 65
    210a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    210e:	dc 01       	movw	r26, r24
    2110:	cb 01       	movw	r24, r22
    2112:	bc 01       	movw	r22, r24
    2114:	cd 01       	movw	r24, r26
    2116:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    211a:	dc 01       	movw	r26, r24
    211c:	cb 01       	movw	r24, r22
    211e:	9e 83       	std	Y+6, r25	; 0x06
    2120:	8d 83       	std	Y+5, r24	; 0x05
    2122:	0f c0       	rjmp	.+30     	; 0x2142 <STM_u8_Rotate_CW+0x412>
    2124:	88 ec       	ldi	r24, 0xC8	; 200
    2126:	90 e0       	ldi	r25, 0x00	; 0
    2128:	9c 83       	std	Y+4, r25	; 0x04
    212a:	8b 83       	std	Y+3, r24	; 0x03
    212c:	8b 81       	ldd	r24, Y+3	; 0x03
    212e:	9c 81       	ldd	r25, Y+4	; 0x04
    2130:	01 97       	sbiw	r24, 0x01	; 1
    2132:	f1 f7       	brne	.-4      	; 0x2130 <STM_u8_Rotate_CW+0x400>
    2134:	9c 83       	std	Y+4, r25	; 0x04
    2136:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2138:	8d 81       	ldd	r24, Y+5	; 0x05
    213a:	9e 81       	ldd	r25, Y+6	; 0x06
    213c:	01 97       	sbiw	r24, 0x01	; 1
    213e:	9e 83       	std	Y+6, r25	; 0x06
    2140:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2142:	8d 81       	ldd	r24, Y+5	; 0x05
    2144:	9e 81       	ldd	r25, Y+6	; 0x06
    2146:	00 97       	sbiw	r24, 0x00	; 0
    2148:	69 f7       	brne	.-38     	; 0x2124 <STM_u8_Rotate_CW+0x3f4>
    214a:	14 c0       	rjmp	.+40     	; 0x2174 <STM_u8_Rotate_CW+0x444>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    214c:	6f 81       	ldd	r22, Y+7	; 0x07
    214e:	78 85       	ldd	r23, Y+8	; 0x08
    2150:	89 85       	ldd	r24, Y+9	; 0x09
    2152:	9a 85       	ldd	r25, Y+10	; 0x0a
    2154:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2158:	dc 01       	movw	r26, r24
    215a:	cb 01       	movw	r24, r22
    215c:	9e 83       	std	Y+6, r25	; 0x06
    215e:	8d 83       	std	Y+5, r24	; 0x05
    2160:	8d 81       	ldd	r24, Y+5	; 0x05
    2162:	9e 81       	ldd	r25, Y+6	; 0x06
    2164:	9a 83       	std	Y+2, r25	; 0x02
    2166:	89 83       	std	Y+1, r24	; 0x01
    2168:	89 81       	ldd	r24, Y+1	; 0x01
    216a:	9a 81       	ldd	r25, Y+2	; 0x02
    216c:	01 97       	sbiw	r24, 0x01	; 1
    216e:	f1 f7       	brne	.-4      	; 0x216c <STM_u8_Rotate_CW+0x43c>
    2170:	9a 83       	std	Y+2, r25	; 0x02
    2172:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);


	return STD_TYPES_OK;
    2174:	81 e0       	ldi	r24, 0x01	; 1
}
    2176:	e8 96       	adiw	r28, 0x38	; 56
    2178:	0f b6       	in	r0, 0x3f	; 63
    217a:	f8 94       	cli
    217c:	de bf       	out	0x3e, r29	; 62
    217e:	0f be       	out	0x3f, r0	; 63
    2180:	cd bf       	out	0x3d, r28	; 61
    2182:	cf 91       	pop	r28
    2184:	df 91       	pop	r29
    2186:	08 95       	ret

00002188 <STM_u8_Rotate_CCW>:

u8 STM_u8_Rotate_CCW()
{
    2188:	df 93       	push	r29
    218a:	cf 93       	push	r28
    218c:	cd b7       	in	r28, 0x3d	; 61
    218e:	de b7       	in	r29, 0x3e	; 62
    2190:	e8 97       	sbiw	r28, 0x38	; 56
    2192:	0f b6       	in	r0, 0x3f	; 63
    2194:	f8 94       	cli
    2196:	de bf       	out	0x3e, r29	; 62
    2198:	0f be       	out	0x3f, r0	; 63
    219a:	cd bf       	out	0x3d, r28	; 61
	// FIRST STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    219c:	83 e0       	ldi	r24, 0x03	; 3
    219e:	64 e0       	ldi	r22, 0x04	; 4
    21a0:	41 e0       	ldi	r20, 0x01	; 1
    21a2:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    21a6:	83 e0       	ldi	r24, 0x03	; 3
    21a8:	65 e0       	ldi	r22, 0x05	; 5
    21aa:	41 e0       	ldi	r20, 0x01	; 1
    21ac:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    21b0:	83 e0       	ldi	r24, 0x03	; 3
    21b2:	66 e0       	ldi	r22, 0x06	; 6
    21b4:	41 e0       	ldi	r20, 0x01	; 1
    21b6:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_LOW);
    21ba:	83 e0       	ldi	r24, 0x03	; 3
    21bc:	67 e0       	ldi	r22, 0x07	; 7
    21be:	40 e0       	ldi	r20, 0x00	; 0
    21c0:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    21c4:	80 e0       	ldi	r24, 0x00	; 0
    21c6:	90 e0       	ldi	r25, 0x00	; 0
    21c8:	a0 e2       	ldi	r26, 0x20	; 32
    21ca:	b1 e4       	ldi	r27, 0x41	; 65
    21cc:	8d ab       	std	Y+53, r24	; 0x35
    21ce:	9e ab       	std	Y+54, r25	; 0x36
    21d0:	af ab       	std	Y+55, r26	; 0x37
    21d2:	b8 af       	std	Y+56, r27	; 0x38
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21d4:	6d a9       	ldd	r22, Y+53	; 0x35
    21d6:	7e a9       	ldd	r23, Y+54	; 0x36
    21d8:	8f a9       	ldd	r24, Y+55	; 0x37
    21da:	98 ad       	ldd	r25, Y+56	; 0x38
    21dc:	20 e0       	ldi	r18, 0x00	; 0
    21de:	30 e0       	ldi	r19, 0x00	; 0
    21e0:	4a ef       	ldi	r20, 0xFA	; 250
    21e2:	54 e4       	ldi	r21, 0x44	; 68
    21e4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    21e8:	dc 01       	movw	r26, r24
    21ea:	cb 01       	movw	r24, r22
    21ec:	89 ab       	std	Y+49, r24	; 0x31
    21ee:	9a ab       	std	Y+50, r25	; 0x32
    21f0:	ab ab       	std	Y+51, r26	; 0x33
    21f2:	bc ab       	std	Y+52, r27	; 0x34
	if (__tmp < 1.0)
    21f4:	69 a9       	ldd	r22, Y+49	; 0x31
    21f6:	7a a9       	ldd	r23, Y+50	; 0x32
    21f8:	8b a9       	ldd	r24, Y+51	; 0x33
    21fa:	9c a9       	ldd	r25, Y+52	; 0x34
    21fc:	20 e0       	ldi	r18, 0x00	; 0
    21fe:	30 e0       	ldi	r19, 0x00	; 0
    2200:	40 e8       	ldi	r20, 0x80	; 128
    2202:	5f e3       	ldi	r21, 0x3F	; 63
    2204:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2208:	88 23       	and	r24, r24
    220a:	2c f4       	brge	.+10     	; 0x2216 <STM_u8_Rotate_CCW+0x8e>
		__ticks = 1;
    220c:	81 e0       	ldi	r24, 0x01	; 1
    220e:	90 e0       	ldi	r25, 0x00	; 0
    2210:	98 ab       	std	Y+48, r25	; 0x30
    2212:	8f a7       	std	Y+47, r24	; 0x2f
    2214:	3f c0       	rjmp	.+126    	; 0x2294 <STM_u8_Rotate_CCW+0x10c>
	else if (__tmp > 65535)
    2216:	69 a9       	ldd	r22, Y+49	; 0x31
    2218:	7a a9       	ldd	r23, Y+50	; 0x32
    221a:	8b a9       	ldd	r24, Y+51	; 0x33
    221c:	9c a9       	ldd	r25, Y+52	; 0x34
    221e:	20 e0       	ldi	r18, 0x00	; 0
    2220:	3f ef       	ldi	r19, 0xFF	; 255
    2222:	4f e7       	ldi	r20, 0x7F	; 127
    2224:	57 e4       	ldi	r21, 0x47	; 71
    2226:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    222a:	18 16       	cp	r1, r24
    222c:	4c f5       	brge	.+82     	; 0x2280 <STM_u8_Rotate_CCW+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    222e:	6d a9       	ldd	r22, Y+53	; 0x35
    2230:	7e a9       	ldd	r23, Y+54	; 0x36
    2232:	8f a9       	ldd	r24, Y+55	; 0x37
    2234:	98 ad       	ldd	r25, Y+56	; 0x38
    2236:	20 e0       	ldi	r18, 0x00	; 0
    2238:	30 e0       	ldi	r19, 0x00	; 0
    223a:	40 e2       	ldi	r20, 0x20	; 32
    223c:	51 e4       	ldi	r21, 0x41	; 65
    223e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2242:	dc 01       	movw	r26, r24
    2244:	cb 01       	movw	r24, r22
    2246:	bc 01       	movw	r22, r24
    2248:	cd 01       	movw	r24, r26
    224a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    224e:	dc 01       	movw	r26, r24
    2250:	cb 01       	movw	r24, r22
    2252:	98 ab       	std	Y+48, r25	; 0x30
    2254:	8f a7       	std	Y+47, r24	; 0x2f
    2256:	0f c0       	rjmp	.+30     	; 0x2276 <STM_u8_Rotate_CCW+0xee>
    2258:	88 ec       	ldi	r24, 0xC8	; 200
    225a:	90 e0       	ldi	r25, 0x00	; 0
    225c:	9e a7       	std	Y+46, r25	; 0x2e
    225e:	8d a7       	std	Y+45, r24	; 0x2d
    2260:	8d a5       	ldd	r24, Y+45	; 0x2d
    2262:	9e a5       	ldd	r25, Y+46	; 0x2e
    2264:	01 97       	sbiw	r24, 0x01	; 1
    2266:	f1 f7       	brne	.-4      	; 0x2264 <STM_u8_Rotate_CCW+0xdc>
    2268:	9e a7       	std	Y+46, r25	; 0x2e
    226a:	8d a7       	std	Y+45, r24	; 0x2d
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    226c:	8f a5       	ldd	r24, Y+47	; 0x2f
    226e:	98 a9       	ldd	r25, Y+48	; 0x30
    2270:	01 97       	sbiw	r24, 0x01	; 1
    2272:	98 ab       	std	Y+48, r25	; 0x30
    2274:	8f a7       	std	Y+47, r24	; 0x2f
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2276:	8f a5       	ldd	r24, Y+47	; 0x2f
    2278:	98 a9       	ldd	r25, Y+48	; 0x30
    227a:	00 97       	sbiw	r24, 0x00	; 0
    227c:	69 f7       	brne	.-38     	; 0x2258 <STM_u8_Rotate_CCW+0xd0>
    227e:	14 c0       	rjmp	.+40     	; 0x22a8 <STM_u8_Rotate_CCW+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2280:	69 a9       	ldd	r22, Y+49	; 0x31
    2282:	7a a9       	ldd	r23, Y+50	; 0x32
    2284:	8b a9       	ldd	r24, Y+51	; 0x33
    2286:	9c a9       	ldd	r25, Y+52	; 0x34
    2288:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    228c:	dc 01       	movw	r26, r24
    228e:	cb 01       	movw	r24, r22
    2290:	98 ab       	std	Y+48, r25	; 0x30
    2292:	8f a7       	std	Y+47, r24	; 0x2f
    2294:	8f a5       	ldd	r24, Y+47	; 0x2f
    2296:	98 a9       	ldd	r25, Y+48	; 0x30
    2298:	9c a7       	std	Y+44, r25	; 0x2c
    229a:	8b a7       	std	Y+43, r24	; 0x2b
    229c:	8b a5       	ldd	r24, Y+43	; 0x2b
    229e:	9c a5       	ldd	r25, Y+44	; 0x2c
    22a0:	01 97       	sbiw	r24, 0x01	; 1
    22a2:	f1 f7       	brne	.-4      	; 0x22a0 <STM_u8_Rotate_CCW+0x118>
    22a4:	9c a7       	std	Y+44, r25	; 0x2c
    22a6:	8b a7       	std	Y+43, r24	; 0x2b
	_delay_ms(10);

	// SECOND STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    22a8:	83 e0       	ldi	r24, 0x03	; 3
    22aa:	64 e0       	ldi	r22, 0x04	; 4
    22ac:	41 e0       	ldi	r20, 0x01	; 1
    22ae:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    22b2:	83 e0       	ldi	r24, 0x03	; 3
    22b4:	65 e0       	ldi	r22, 0x05	; 5
    22b6:	41 e0       	ldi	r20, 0x01	; 1
    22b8:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_LOW);
    22bc:	83 e0       	ldi	r24, 0x03	; 3
    22be:	66 e0       	ldi	r22, 0x06	; 6
    22c0:	40 e0       	ldi	r20, 0x00	; 0
    22c2:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    22c6:	83 e0       	ldi	r24, 0x03	; 3
    22c8:	67 e0       	ldi	r22, 0x07	; 7
    22ca:	41 e0       	ldi	r20, 0x01	; 1
    22cc:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    22d0:	80 e0       	ldi	r24, 0x00	; 0
    22d2:	90 e0       	ldi	r25, 0x00	; 0
    22d4:	a0 e2       	ldi	r26, 0x20	; 32
    22d6:	b1 e4       	ldi	r27, 0x41	; 65
    22d8:	8f a3       	std	Y+39, r24	; 0x27
    22da:	98 a7       	std	Y+40, r25	; 0x28
    22dc:	a9 a7       	std	Y+41, r26	; 0x29
    22de:	ba a7       	std	Y+42, r27	; 0x2a
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    22e0:	6f a1       	ldd	r22, Y+39	; 0x27
    22e2:	78 a5       	ldd	r23, Y+40	; 0x28
    22e4:	89 a5       	ldd	r24, Y+41	; 0x29
    22e6:	9a a5       	ldd	r25, Y+42	; 0x2a
    22e8:	20 e0       	ldi	r18, 0x00	; 0
    22ea:	30 e0       	ldi	r19, 0x00	; 0
    22ec:	4a ef       	ldi	r20, 0xFA	; 250
    22ee:	54 e4       	ldi	r21, 0x44	; 68
    22f0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    22f4:	dc 01       	movw	r26, r24
    22f6:	cb 01       	movw	r24, r22
    22f8:	8b a3       	std	Y+35, r24	; 0x23
    22fa:	9c a3       	std	Y+36, r25	; 0x24
    22fc:	ad a3       	std	Y+37, r26	; 0x25
    22fe:	be a3       	std	Y+38, r27	; 0x26
	if (__tmp < 1.0)
    2300:	6b a1       	ldd	r22, Y+35	; 0x23
    2302:	7c a1       	ldd	r23, Y+36	; 0x24
    2304:	8d a1       	ldd	r24, Y+37	; 0x25
    2306:	9e a1       	ldd	r25, Y+38	; 0x26
    2308:	20 e0       	ldi	r18, 0x00	; 0
    230a:	30 e0       	ldi	r19, 0x00	; 0
    230c:	40 e8       	ldi	r20, 0x80	; 128
    230e:	5f e3       	ldi	r21, 0x3F	; 63
    2310:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2314:	88 23       	and	r24, r24
    2316:	2c f4       	brge	.+10     	; 0x2322 <STM_u8_Rotate_CCW+0x19a>
		__ticks = 1;
    2318:	81 e0       	ldi	r24, 0x01	; 1
    231a:	90 e0       	ldi	r25, 0x00	; 0
    231c:	9a a3       	std	Y+34, r25	; 0x22
    231e:	89 a3       	std	Y+33, r24	; 0x21
    2320:	3f c0       	rjmp	.+126    	; 0x23a0 <STM_u8_Rotate_CCW+0x218>
	else if (__tmp > 65535)
    2322:	6b a1       	ldd	r22, Y+35	; 0x23
    2324:	7c a1       	ldd	r23, Y+36	; 0x24
    2326:	8d a1       	ldd	r24, Y+37	; 0x25
    2328:	9e a1       	ldd	r25, Y+38	; 0x26
    232a:	20 e0       	ldi	r18, 0x00	; 0
    232c:	3f ef       	ldi	r19, 0xFF	; 255
    232e:	4f e7       	ldi	r20, 0x7F	; 127
    2330:	57 e4       	ldi	r21, 0x47	; 71
    2332:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2336:	18 16       	cp	r1, r24
    2338:	4c f5       	brge	.+82     	; 0x238c <STM_u8_Rotate_CCW+0x204>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    233a:	6f a1       	ldd	r22, Y+39	; 0x27
    233c:	78 a5       	ldd	r23, Y+40	; 0x28
    233e:	89 a5       	ldd	r24, Y+41	; 0x29
    2340:	9a a5       	ldd	r25, Y+42	; 0x2a
    2342:	20 e0       	ldi	r18, 0x00	; 0
    2344:	30 e0       	ldi	r19, 0x00	; 0
    2346:	40 e2       	ldi	r20, 0x20	; 32
    2348:	51 e4       	ldi	r21, 0x41	; 65
    234a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    234e:	dc 01       	movw	r26, r24
    2350:	cb 01       	movw	r24, r22
    2352:	bc 01       	movw	r22, r24
    2354:	cd 01       	movw	r24, r26
    2356:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    235a:	dc 01       	movw	r26, r24
    235c:	cb 01       	movw	r24, r22
    235e:	9a a3       	std	Y+34, r25	; 0x22
    2360:	89 a3       	std	Y+33, r24	; 0x21
    2362:	0f c0       	rjmp	.+30     	; 0x2382 <STM_u8_Rotate_CCW+0x1fa>
    2364:	88 ec       	ldi	r24, 0xC8	; 200
    2366:	90 e0       	ldi	r25, 0x00	; 0
    2368:	98 a3       	std	Y+32, r25	; 0x20
    236a:	8f 8f       	std	Y+31, r24	; 0x1f
    236c:	8f 8d       	ldd	r24, Y+31	; 0x1f
    236e:	98 a1       	ldd	r25, Y+32	; 0x20
    2370:	01 97       	sbiw	r24, 0x01	; 1
    2372:	f1 f7       	brne	.-4      	; 0x2370 <STM_u8_Rotate_CCW+0x1e8>
    2374:	98 a3       	std	Y+32, r25	; 0x20
    2376:	8f 8f       	std	Y+31, r24	; 0x1f
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2378:	89 a1       	ldd	r24, Y+33	; 0x21
    237a:	9a a1       	ldd	r25, Y+34	; 0x22
    237c:	01 97       	sbiw	r24, 0x01	; 1
    237e:	9a a3       	std	Y+34, r25	; 0x22
    2380:	89 a3       	std	Y+33, r24	; 0x21
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2382:	89 a1       	ldd	r24, Y+33	; 0x21
    2384:	9a a1       	ldd	r25, Y+34	; 0x22
    2386:	00 97       	sbiw	r24, 0x00	; 0
    2388:	69 f7       	brne	.-38     	; 0x2364 <STM_u8_Rotate_CCW+0x1dc>
    238a:	14 c0       	rjmp	.+40     	; 0x23b4 <STM_u8_Rotate_CCW+0x22c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    238c:	6b a1       	ldd	r22, Y+35	; 0x23
    238e:	7c a1       	ldd	r23, Y+36	; 0x24
    2390:	8d a1       	ldd	r24, Y+37	; 0x25
    2392:	9e a1       	ldd	r25, Y+38	; 0x26
    2394:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2398:	dc 01       	movw	r26, r24
    239a:	cb 01       	movw	r24, r22
    239c:	9a a3       	std	Y+34, r25	; 0x22
    239e:	89 a3       	std	Y+33, r24	; 0x21
    23a0:	89 a1       	ldd	r24, Y+33	; 0x21
    23a2:	9a a1       	ldd	r25, Y+34	; 0x22
    23a4:	9e 8f       	std	Y+30, r25	; 0x1e
    23a6:	8d 8f       	std	Y+29, r24	; 0x1d
    23a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    23aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    23ac:	01 97       	sbiw	r24, 0x01	; 1
    23ae:	f1 f7       	brne	.-4      	; 0x23ac <STM_u8_Rotate_CCW+0x224>
    23b0:	9e 8f       	std	Y+30, r25	; 0x1e
    23b2:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_ms(10);

	// THIRD STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    23b4:	83 e0       	ldi	r24, 0x03	; 3
    23b6:	64 e0       	ldi	r22, 0x04	; 4
    23b8:	41 e0       	ldi	r20, 0x01	; 1
    23ba:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_LOW);
    23be:	83 e0       	ldi	r24, 0x03	; 3
    23c0:	65 e0       	ldi	r22, 0x05	; 5
    23c2:	40 e0       	ldi	r20, 0x00	; 0
    23c4:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    23c8:	83 e0       	ldi	r24, 0x03	; 3
    23ca:	66 e0       	ldi	r22, 0x06	; 6
    23cc:	41 e0       	ldi	r20, 0x01	; 1
    23ce:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    23d2:	83 e0       	ldi	r24, 0x03	; 3
    23d4:	67 e0       	ldi	r22, 0x07	; 7
    23d6:	41 e0       	ldi	r20, 0x01	; 1
    23d8:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    23dc:	80 e0       	ldi	r24, 0x00	; 0
    23de:	90 e0       	ldi	r25, 0x00	; 0
    23e0:	a0 e2       	ldi	r26, 0x20	; 32
    23e2:	b1 e4       	ldi	r27, 0x41	; 65
    23e4:	89 8f       	std	Y+25, r24	; 0x19
    23e6:	9a 8f       	std	Y+26, r25	; 0x1a
    23e8:	ab 8f       	std	Y+27, r26	; 0x1b
    23ea:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23ec:	69 8d       	ldd	r22, Y+25	; 0x19
    23ee:	7a 8d       	ldd	r23, Y+26	; 0x1a
    23f0:	8b 8d       	ldd	r24, Y+27	; 0x1b
    23f2:	9c 8d       	ldd	r25, Y+28	; 0x1c
    23f4:	20 e0       	ldi	r18, 0x00	; 0
    23f6:	30 e0       	ldi	r19, 0x00	; 0
    23f8:	4a ef       	ldi	r20, 0xFA	; 250
    23fa:	54 e4       	ldi	r21, 0x44	; 68
    23fc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2400:	dc 01       	movw	r26, r24
    2402:	cb 01       	movw	r24, r22
    2404:	8d 8b       	std	Y+21, r24	; 0x15
    2406:	9e 8b       	std	Y+22, r25	; 0x16
    2408:	af 8b       	std	Y+23, r26	; 0x17
    240a:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    240c:	6d 89       	ldd	r22, Y+21	; 0x15
    240e:	7e 89       	ldd	r23, Y+22	; 0x16
    2410:	8f 89       	ldd	r24, Y+23	; 0x17
    2412:	98 8d       	ldd	r25, Y+24	; 0x18
    2414:	20 e0       	ldi	r18, 0x00	; 0
    2416:	30 e0       	ldi	r19, 0x00	; 0
    2418:	40 e8       	ldi	r20, 0x80	; 128
    241a:	5f e3       	ldi	r21, 0x3F	; 63
    241c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2420:	88 23       	and	r24, r24
    2422:	2c f4       	brge	.+10     	; 0x242e <STM_u8_Rotate_CCW+0x2a6>
		__ticks = 1;
    2424:	81 e0       	ldi	r24, 0x01	; 1
    2426:	90 e0       	ldi	r25, 0x00	; 0
    2428:	9c 8b       	std	Y+20, r25	; 0x14
    242a:	8b 8b       	std	Y+19, r24	; 0x13
    242c:	3f c0       	rjmp	.+126    	; 0x24ac <STM_u8_Rotate_CCW+0x324>
	else if (__tmp > 65535)
    242e:	6d 89       	ldd	r22, Y+21	; 0x15
    2430:	7e 89       	ldd	r23, Y+22	; 0x16
    2432:	8f 89       	ldd	r24, Y+23	; 0x17
    2434:	98 8d       	ldd	r25, Y+24	; 0x18
    2436:	20 e0       	ldi	r18, 0x00	; 0
    2438:	3f ef       	ldi	r19, 0xFF	; 255
    243a:	4f e7       	ldi	r20, 0x7F	; 127
    243c:	57 e4       	ldi	r21, 0x47	; 71
    243e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2442:	18 16       	cp	r1, r24
    2444:	4c f5       	brge	.+82     	; 0x2498 <STM_u8_Rotate_CCW+0x310>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2446:	69 8d       	ldd	r22, Y+25	; 0x19
    2448:	7a 8d       	ldd	r23, Y+26	; 0x1a
    244a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    244c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    244e:	20 e0       	ldi	r18, 0x00	; 0
    2450:	30 e0       	ldi	r19, 0x00	; 0
    2452:	40 e2       	ldi	r20, 0x20	; 32
    2454:	51 e4       	ldi	r21, 0x41	; 65
    2456:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    245a:	dc 01       	movw	r26, r24
    245c:	cb 01       	movw	r24, r22
    245e:	bc 01       	movw	r22, r24
    2460:	cd 01       	movw	r24, r26
    2462:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2466:	dc 01       	movw	r26, r24
    2468:	cb 01       	movw	r24, r22
    246a:	9c 8b       	std	Y+20, r25	; 0x14
    246c:	8b 8b       	std	Y+19, r24	; 0x13
    246e:	0f c0       	rjmp	.+30     	; 0x248e <STM_u8_Rotate_CCW+0x306>
    2470:	88 ec       	ldi	r24, 0xC8	; 200
    2472:	90 e0       	ldi	r25, 0x00	; 0
    2474:	9a 8b       	std	Y+18, r25	; 0x12
    2476:	89 8b       	std	Y+17, r24	; 0x11
    2478:	89 89       	ldd	r24, Y+17	; 0x11
    247a:	9a 89       	ldd	r25, Y+18	; 0x12
    247c:	01 97       	sbiw	r24, 0x01	; 1
    247e:	f1 f7       	brne	.-4      	; 0x247c <STM_u8_Rotate_CCW+0x2f4>
    2480:	9a 8b       	std	Y+18, r25	; 0x12
    2482:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2484:	8b 89       	ldd	r24, Y+19	; 0x13
    2486:	9c 89       	ldd	r25, Y+20	; 0x14
    2488:	01 97       	sbiw	r24, 0x01	; 1
    248a:	9c 8b       	std	Y+20, r25	; 0x14
    248c:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    248e:	8b 89       	ldd	r24, Y+19	; 0x13
    2490:	9c 89       	ldd	r25, Y+20	; 0x14
    2492:	00 97       	sbiw	r24, 0x00	; 0
    2494:	69 f7       	brne	.-38     	; 0x2470 <STM_u8_Rotate_CCW+0x2e8>
    2496:	14 c0       	rjmp	.+40     	; 0x24c0 <STM_u8_Rotate_CCW+0x338>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2498:	6d 89       	ldd	r22, Y+21	; 0x15
    249a:	7e 89       	ldd	r23, Y+22	; 0x16
    249c:	8f 89       	ldd	r24, Y+23	; 0x17
    249e:	98 8d       	ldd	r25, Y+24	; 0x18
    24a0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24a4:	dc 01       	movw	r26, r24
    24a6:	cb 01       	movw	r24, r22
    24a8:	9c 8b       	std	Y+20, r25	; 0x14
    24aa:	8b 8b       	std	Y+19, r24	; 0x13
    24ac:	8b 89       	ldd	r24, Y+19	; 0x13
    24ae:	9c 89       	ldd	r25, Y+20	; 0x14
    24b0:	98 8b       	std	Y+16, r25	; 0x10
    24b2:	8f 87       	std	Y+15, r24	; 0x0f
    24b4:	8f 85       	ldd	r24, Y+15	; 0x0f
    24b6:	98 89       	ldd	r25, Y+16	; 0x10
    24b8:	01 97       	sbiw	r24, 0x01	; 1
    24ba:	f1 f7       	brne	.-4      	; 0x24b8 <STM_u8_Rotate_CCW+0x330>
    24bc:	98 8b       	std	Y+16, r25	; 0x10
    24be:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(10);

	// FORTH STEP
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_LOW);
    24c0:	83 e0       	ldi	r24, 0x03	; 3
    24c2:	64 e0       	ldi	r22, 0x04	; 4
    24c4:	40 e0       	ldi	r20, 0x00	; 0
    24c6:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    24ca:	83 e0       	ldi	r24, 0x03	; 3
    24cc:	65 e0       	ldi	r22, 0x05	; 5
    24ce:	41 e0       	ldi	r20, 0x01	; 1
    24d0:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    24d4:	83 e0       	ldi	r24, 0x03	; 3
    24d6:	66 e0       	ldi	r22, 0x06	; 6
    24d8:	41 e0       	ldi	r20, 0x01	; 1
    24da:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    24de:	83 e0       	ldi	r24, 0x03	; 3
    24e0:	67 e0       	ldi	r22, 0x07	; 7
    24e2:	41 e0       	ldi	r20, 0x01	; 1
    24e4:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    24e8:	80 e0       	ldi	r24, 0x00	; 0
    24ea:	90 e0       	ldi	r25, 0x00	; 0
    24ec:	a0 e2       	ldi	r26, 0x20	; 32
    24ee:	b1 e4       	ldi	r27, 0x41	; 65
    24f0:	8b 87       	std	Y+11, r24	; 0x0b
    24f2:	9c 87       	std	Y+12, r25	; 0x0c
    24f4:	ad 87       	std	Y+13, r26	; 0x0d
    24f6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    24f8:	6b 85       	ldd	r22, Y+11	; 0x0b
    24fa:	7c 85       	ldd	r23, Y+12	; 0x0c
    24fc:	8d 85       	ldd	r24, Y+13	; 0x0d
    24fe:	9e 85       	ldd	r25, Y+14	; 0x0e
    2500:	20 e0       	ldi	r18, 0x00	; 0
    2502:	30 e0       	ldi	r19, 0x00	; 0
    2504:	4a ef       	ldi	r20, 0xFA	; 250
    2506:	54 e4       	ldi	r21, 0x44	; 68
    2508:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    250c:	dc 01       	movw	r26, r24
    250e:	cb 01       	movw	r24, r22
    2510:	8f 83       	std	Y+7, r24	; 0x07
    2512:	98 87       	std	Y+8, r25	; 0x08
    2514:	a9 87       	std	Y+9, r26	; 0x09
    2516:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2518:	6f 81       	ldd	r22, Y+7	; 0x07
    251a:	78 85       	ldd	r23, Y+8	; 0x08
    251c:	89 85       	ldd	r24, Y+9	; 0x09
    251e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2520:	20 e0       	ldi	r18, 0x00	; 0
    2522:	30 e0       	ldi	r19, 0x00	; 0
    2524:	40 e8       	ldi	r20, 0x80	; 128
    2526:	5f e3       	ldi	r21, 0x3F	; 63
    2528:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    252c:	88 23       	and	r24, r24
    252e:	2c f4       	brge	.+10     	; 0x253a <STM_u8_Rotate_CCW+0x3b2>
		__ticks = 1;
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	90 e0       	ldi	r25, 0x00	; 0
    2534:	9e 83       	std	Y+6, r25	; 0x06
    2536:	8d 83       	std	Y+5, r24	; 0x05
    2538:	3f c0       	rjmp	.+126    	; 0x25b8 <STM_u8_Rotate_CCW+0x430>
	else if (__tmp > 65535)
    253a:	6f 81       	ldd	r22, Y+7	; 0x07
    253c:	78 85       	ldd	r23, Y+8	; 0x08
    253e:	89 85       	ldd	r24, Y+9	; 0x09
    2540:	9a 85       	ldd	r25, Y+10	; 0x0a
    2542:	20 e0       	ldi	r18, 0x00	; 0
    2544:	3f ef       	ldi	r19, 0xFF	; 255
    2546:	4f e7       	ldi	r20, 0x7F	; 127
    2548:	57 e4       	ldi	r21, 0x47	; 71
    254a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    254e:	18 16       	cp	r1, r24
    2550:	4c f5       	brge	.+82     	; 0x25a4 <STM_u8_Rotate_CCW+0x41c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2552:	6b 85       	ldd	r22, Y+11	; 0x0b
    2554:	7c 85       	ldd	r23, Y+12	; 0x0c
    2556:	8d 85       	ldd	r24, Y+13	; 0x0d
    2558:	9e 85       	ldd	r25, Y+14	; 0x0e
    255a:	20 e0       	ldi	r18, 0x00	; 0
    255c:	30 e0       	ldi	r19, 0x00	; 0
    255e:	40 e2       	ldi	r20, 0x20	; 32
    2560:	51 e4       	ldi	r21, 0x41	; 65
    2562:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2566:	dc 01       	movw	r26, r24
    2568:	cb 01       	movw	r24, r22
    256a:	bc 01       	movw	r22, r24
    256c:	cd 01       	movw	r24, r26
    256e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2572:	dc 01       	movw	r26, r24
    2574:	cb 01       	movw	r24, r22
    2576:	9e 83       	std	Y+6, r25	; 0x06
    2578:	8d 83       	std	Y+5, r24	; 0x05
    257a:	0f c0       	rjmp	.+30     	; 0x259a <STM_u8_Rotate_CCW+0x412>
    257c:	88 ec       	ldi	r24, 0xC8	; 200
    257e:	90 e0       	ldi	r25, 0x00	; 0
    2580:	9c 83       	std	Y+4, r25	; 0x04
    2582:	8b 83       	std	Y+3, r24	; 0x03
    2584:	8b 81       	ldd	r24, Y+3	; 0x03
    2586:	9c 81       	ldd	r25, Y+4	; 0x04
    2588:	01 97       	sbiw	r24, 0x01	; 1
    258a:	f1 f7       	brne	.-4      	; 0x2588 <STM_u8_Rotate_CCW+0x400>
    258c:	9c 83       	std	Y+4, r25	; 0x04
    258e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2590:	8d 81       	ldd	r24, Y+5	; 0x05
    2592:	9e 81       	ldd	r25, Y+6	; 0x06
    2594:	01 97       	sbiw	r24, 0x01	; 1
    2596:	9e 83       	std	Y+6, r25	; 0x06
    2598:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    259a:	8d 81       	ldd	r24, Y+5	; 0x05
    259c:	9e 81       	ldd	r25, Y+6	; 0x06
    259e:	00 97       	sbiw	r24, 0x00	; 0
    25a0:	69 f7       	brne	.-38     	; 0x257c <STM_u8_Rotate_CCW+0x3f4>
    25a2:	14 c0       	rjmp	.+40     	; 0x25cc <STM_u8_Rotate_CCW+0x444>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    25a4:	6f 81       	ldd	r22, Y+7	; 0x07
    25a6:	78 85       	ldd	r23, Y+8	; 0x08
    25a8:	89 85       	ldd	r24, Y+9	; 0x09
    25aa:	9a 85       	ldd	r25, Y+10	; 0x0a
    25ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    25b0:	dc 01       	movw	r26, r24
    25b2:	cb 01       	movw	r24, r22
    25b4:	9e 83       	std	Y+6, r25	; 0x06
    25b6:	8d 83       	std	Y+5, r24	; 0x05
    25b8:	8d 81       	ldd	r24, Y+5	; 0x05
    25ba:	9e 81       	ldd	r25, Y+6	; 0x06
    25bc:	9a 83       	std	Y+2, r25	; 0x02
    25be:	89 83       	std	Y+1, r24	; 0x01
    25c0:	89 81       	ldd	r24, Y+1	; 0x01
    25c2:	9a 81       	ldd	r25, Y+2	; 0x02
    25c4:	01 97       	sbiw	r24, 0x01	; 1
    25c6:	f1 f7       	brne	.-4      	; 0x25c4 <STM_u8_Rotate_CCW+0x43c>
    25c8:	9a 83       	std	Y+2, r25	; 0x02
    25ca:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

	return STD_TYPES_OK;
    25cc:	81 e0       	ldi	r24, 0x01	; 1
}
    25ce:	e8 96       	adiw	r28, 0x38	; 56
    25d0:	0f b6       	in	r0, 0x3f	; 63
    25d2:	f8 94       	cli
    25d4:	de bf       	out	0x3e, r29	; 62
    25d6:	0f be       	out	0x3f, r0	; 63
    25d8:	cd bf       	out	0x3d, r28	; 61
    25da:	cf 91       	pop	r28
    25dc:	df 91       	pop	r29
    25de:	08 95       	ret

000025e0 <STM_u8_STOP>:

u8 STM_u8_STOP()
{
    25e0:	df 93       	push	r29
    25e2:	cf 93       	push	r28
    25e4:	cd b7       	in	r28, 0x3d	; 61
    25e6:	de b7       	in	r29, 0x3e	; 62
    25e8:	2e 97       	sbiw	r28, 0x0e	; 14
    25ea:	0f b6       	in	r0, 0x3f	; 63
    25ec:	f8 94       	cli
    25ee:	de bf       	out	0x3e, r29	; 62
    25f0:	0f be       	out	0x3f, r0	; 63
    25f2:	cd bf       	out	0x3d, r28	; 61
	// STOP STEPPER MOTOR
	DIO_u8SetPinValue(STM_PORT,STM_C1,DIO_u8_HIGH);
    25f4:	83 e0       	ldi	r24, 0x03	; 3
    25f6:	64 e0       	ldi	r22, 0x04	; 4
    25f8:	41 e0       	ldi	r20, 0x01	; 1
    25fa:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C2,DIO_u8_HIGH);
    25fe:	83 e0       	ldi	r24, 0x03	; 3
    2600:	65 e0       	ldi	r22, 0x05	; 5
    2602:	41 e0       	ldi	r20, 0x01	; 1
    2604:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C3,DIO_u8_HIGH);
    2608:	83 e0       	ldi	r24, 0x03	; 3
    260a:	66 e0       	ldi	r22, 0x06	; 6
    260c:	41 e0       	ldi	r20, 0x01	; 1
    260e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(STM_PORT,STM_C4,DIO_u8_HIGH);
    2612:	83 e0       	ldi	r24, 0x03	; 3
    2614:	67 e0       	ldi	r22, 0x07	; 7
    2616:	41 e0       	ldi	r20, 0x01	; 1
    2618:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    261c:	80 e0       	ldi	r24, 0x00	; 0
    261e:	90 e0       	ldi	r25, 0x00	; 0
    2620:	a0 e2       	ldi	r26, 0x20	; 32
    2622:	b1 e4       	ldi	r27, 0x41	; 65
    2624:	8b 87       	std	Y+11, r24	; 0x0b
    2626:	9c 87       	std	Y+12, r25	; 0x0c
    2628:	ad 87       	std	Y+13, r26	; 0x0d
    262a:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    262c:	6b 85       	ldd	r22, Y+11	; 0x0b
    262e:	7c 85       	ldd	r23, Y+12	; 0x0c
    2630:	8d 85       	ldd	r24, Y+13	; 0x0d
    2632:	9e 85       	ldd	r25, Y+14	; 0x0e
    2634:	20 e0       	ldi	r18, 0x00	; 0
    2636:	30 e0       	ldi	r19, 0x00	; 0
    2638:	4a ef       	ldi	r20, 0xFA	; 250
    263a:	54 e4       	ldi	r21, 0x44	; 68
    263c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2640:	dc 01       	movw	r26, r24
    2642:	cb 01       	movw	r24, r22
    2644:	8f 83       	std	Y+7, r24	; 0x07
    2646:	98 87       	std	Y+8, r25	; 0x08
    2648:	a9 87       	std	Y+9, r26	; 0x09
    264a:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    264c:	6f 81       	ldd	r22, Y+7	; 0x07
    264e:	78 85       	ldd	r23, Y+8	; 0x08
    2650:	89 85       	ldd	r24, Y+9	; 0x09
    2652:	9a 85       	ldd	r25, Y+10	; 0x0a
    2654:	20 e0       	ldi	r18, 0x00	; 0
    2656:	30 e0       	ldi	r19, 0x00	; 0
    2658:	40 e8       	ldi	r20, 0x80	; 128
    265a:	5f e3       	ldi	r21, 0x3F	; 63
    265c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2660:	88 23       	and	r24, r24
    2662:	2c f4       	brge	.+10     	; 0x266e <STM_u8_STOP+0x8e>
		__ticks = 1;
    2664:	81 e0       	ldi	r24, 0x01	; 1
    2666:	90 e0       	ldi	r25, 0x00	; 0
    2668:	9e 83       	std	Y+6, r25	; 0x06
    266a:	8d 83       	std	Y+5, r24	; 0x05
    266c:	3f c0       	rjmp	.+126    	; 0x26ec <STM_u8_STOP+0x10c>
	else if (__tmp > 65535)
    266e:	6f 81       	ldd	r22, Y+7	; 0x07
    2670:	78 85       	ldd	r23, Y+8	; 0x08
    2672:	89 85       	ldd	r24, Y+9	; 0x09
    2674:	9a 85       	ldd	r25, Y+10	; 0x0a
    2676:	20 e0       	ldi	r18, 0x00	; 0
    2678:	3f ef       	ldi	r19, 0xFF	; 255
    267a:	4f e7       	ldi	r20, 0x7F	; 127
    267c:	57 e4       	ldi	r21, 0x47	; 71
    267e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2682:	18 16       	cp	r1, r24
    2684:	4c f5       	brge	.+82     	; 0x26d8 <STM_u8_STOP+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2686:	6b 85       	ldd	r22, Y+11	; 0x0b
    2688:	7c 85       	ldd	r23, Y+12	; 0x0c
    268a:	8d 85       	ldd	r24, Y+13	; 0x0d
    268c:	9e 85       	ldd	r25, Y+14	; 0x0e
    268e:	20 e0       	ldi	r18, 0x00	; 0
    2690:	30 e0       	ldi	r19, 0x00	; 0
    2692:	40 e2       	ldi	r20, 0x20	; 32
    2694:	51 e4       	ldi	r21, 0x41	; 65
    2696:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    269a:	dc 01       	movw	r26, r24
    269c:	cb 01       	movw	r24, r22
    269e:	bc 01       	movw	r22, r24
    26a0:	cd 01       	movw	r24, r26
    26a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26a6:	dc 01       	movw	r26, r24
    26a8:	cb 01       	movw	r24, r22
    26aa:	9e 83       	std	Y+6, r25	; 0x06
    26ac:	8d 83       	std	Y+5, r24	; 0x05
    26ae:	0f c0       	rjmp	.+30     	; 0x26ce <STM_u8_STOP+0xee>
    26b0:	88 ec       	ldi	r24, 0xC8	; 200
    26b2:	90 e0       	ldi	r25, 0x00	; 0
    26b4:	9c 83       	std	Y+4, r25	; 0x04
    26b6:	8b 83       	std	Y+3, r24	; 0x03
    26b8:	8b 81       	ldd	r24, Y+3	; 0x03
    26ba:	9c 81       	ldd	r25, Y+4	; 0x04
    26bc:	01 97       	sbiw	r24, 0x01	; 1
    26be:	f1 f7       	brne	.-4      	; 0x26bc <STM_u8_STOP+0xdc>
    26c0:	9c 83       	std	Y+4, r25	; 0x04
    26c2:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    26c4:	8d 81       	ldd	r24, Y+5	; 0x05
    26c6:	9e 81       	ldd	r25, Y+6	; 0x06
    26c8:	01 97       	sbiw	r24, 0x01	; 1
    26ca:	9e 83       	std	Y+6, r25	; 0x06
    26cc:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    26ce:	8d 81       	ldd	r24, Y+5	; 0x05
    26d0:	9e 81       	ldd	r25, Y+6	; 0x06
    26d2:	00 97       	sbiw	r24, 0x00	; 0
    26d4:	69 f7       	brne	.-38     	; 0x26b0 <STM_u8_STOP+0xd0>
    26d6:	14 c0       	rjmp	.+40     	; 0x2700 <STM_u8_STOP+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    26d8:	6f 81       	ldd	r22, Y+7	; 0x07
    26da:	78 85       	ldd	r23, Y+8	; 0x08
    26dc:	89 85       	ldd	r24, Y+9	; 0x09
    26de:	9a 85       	ldd	r25, Y+10	; 0x0a
    26e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    26e4:	dc 01       	movw	r26, r24
    26e6:	cb 01       	movw	r24, r22
    26e8:	9e 83       	std	Y+6, r25	; 0x06
    26ea:	8d 83       	std	Y+5, r24	; 0x05
    26ec:	8d 81       	ldd	r24, Y+5	; 0x05
    26ee:	9e 81       	ldd	r25, Y+6	; 0x06
    26f0:	9a 83       	std	Y+2, r25	; 0x02
    26f2:	89 83       	std	Y+1, r24	; 0x01
    26f4:	89 81       	ldd	r24, Y+1	; 0x01
    26f6:	9a 81       	ldd	r25, Y+2	; 0x02
    26f8:	01 97       	sbiw	r24, 0x01	; 1
    26fa:	f1 f7       	brne	.-4      	; 0x26f8 <STM_u8_STOP+0x118>
    26fc:	9a 83       	std	Y+2, r25	; 0x02
    26fe:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(10);

	return STD_TYPES_OK;
    2700:	81 e0       	ldi	r24, 0x01	; 1
}
    2702:	2e 96       	adiw	r28, 0x0e	; 14
    2704:	0f b6       	in	r0, 0x3f	; 63
    2706:	f8 94       	cli
    2708:	de bf       	out	0x3e, r29	; 62
    270a:	0f be       	out	0x3f, r0	; 63
    270c:	cd bf       	out	0x3d, r28	; 61
    270e:	cf 91       	pop	r28
    2710:	df 91       	pop	r29
    2712:	08 95       	ret

00002714 <LCD_voidInit>:
#include "LCD_interface.h"
#include "LCD_private.h"
#include "LCD_config.h"

void LCD_voidInit(void)
{
    2714:	0f 93       	push	r16
    2716:	1f 93       	push	r17
    2718:	df 93       	push	r29
    271a:	cf 93       	push	r28
    271c:	cd b7       	in	r28, 0x3d	; 61
    271e:	de b7       	in	r29, 0x3e	; 62
    2720:	cc 54       	subi	r28, 0x4C	; 76
    2722:	d0 40       	sbci	r29, 0x00	; 0
    2724:	0f b6       	in	r0, 0x3f	; 63
    2726:	f8 94       	cli
    2728:	de bf       	out	0x3e, r29	; 62
    272a:	0f be       	out	0x3f, r0	; 63
    272c:	cd bf       	out	0x3d, r28	; 61
    272e:	fe 01       	movw	r30, r28
    2730:	e7 5b       	subi	r30, 0xB7	; 183
    2732:	ff 4f       	sbci	r31, 0xFF	; 255
    2734:	80 e0       	ldi	r24, 0x00	; 0
    2736:	90 e0       	ldi	r25, 0x00	; 0
    2738:	ac e0       	ldi	r26, 0x0C	; 12
    273a:	b2 e4       	ldi	r27, 0x42	; 66
    273c:	80 83       	st	Z, r24
    273e:	91 83       	std	Z+1, r25	; 0x01
    2740:	a2 83       	std	Z+2, r26	; 0x02
    2742:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2744:	8e 01       	movw	r16, r28
    2746:	0b 5b       	subi	r16, 0xBB	; 187
    2748:	1f 4f       	sbci	r17, 0xFF	; 255
    274a:	fe 01       	movw	r30, r28
    274c:	e7 5b       	subi	r30, 0xB7	; 183
    274e:	ff 4f       	sbci	r31, 0xFF	; 255
    2750:	60 81       	ld	r22, Z
    2752:	71 81       	ldd	r23, Z+1	; 0x01
    2754:	82 81       	ldd	r24, Z+2	; 0x02
    2756:	93 81       	ldd	r25, Z+3	; 0x03
    2758:	20 e0       	ldi	r18, 0x00	; 0
    275a:	30 e0       	ldi	r19, 0x00	; 0
    275c:	4a ef       	ldi	r20, 0xFA	; 250
    275e:	54 e4       	ldi	r21, 0x44	; 68
    2760:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2764:	dc 01       	movw	r26, r24
    2766:	cb 01       	movw	r24, r22
    2768:	f8 01       	movw	r30, r16
    276a:	80 83       	st	Z, r24
    276c:	91 83       	std	Z+1, r25	; 0x01
    276e:	a2 83       	std	Z+2, r26	; 0x02
    2770:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    2772:	fe 01       	movw	r30, r28
    2774:	eb 5b       	subi	r30, 0xBB	; 187
    2776:	ff 4f       	sbci	r31, 0xFF	; 255
    2778:	60 81       	ld	r22, Z
    277a:	71 81       	ldd	r23, Z+1	; 0x01
    277c:	82 81       	ldd	r24, Z+2	; 0x02
    277e:	93 81       	ldd	r25, Z+3	; 0x03
    2780:	20 e0       	ldi	r18, 0x00	; 0
    2782:	30 e0       	ldi	r19, 0x00	; 0
    2784:	40 e8       	ldi	r20, 0x80	; 128
    2786:	5f e3       	ldi	r21, 0x3F	; 63
    2788:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    278c:	88 23       	and	r24, r24
    278e:	44 f4       	brge	.+16     	; 0x27a0 <LCD_voidInit+0x8c>
		__ticks = 1;
    2790:	fe 01       	movw	r30, r28
    2792:	ed 5b       	subi	r30, 0xBD	; 189
    2794:	ff 4f       	sbci	r31, 0xFF	; 255
    2796:	81 e0       	ldi	r24, 0x01	; 1
    2798:	90 e0       	ldi	r25, 0x00	; 0
    279a:	91 83       	std	Z+1, r25	; 0x01
    279c:	80 83       	st	Z, r24
    279e:	64 c0       	rjmp	.+200    	; 0x2868 <LCD_voidInit+0x154>
	else if (__tmp > 65535)
    27a0:	fe 01       	movw	r30, r28
    27a2:	eb 5b       	subi	r30, 0xBB	; 187
    27a4:	ff 4f       	sbci	r31, 0xFF	; 255
    27a6:	60 81       	ld	r22, Z
    27a8:	71 81       	ldd	r23, Z+1	; 0x01
    27aa:	82 81       	ldd	r24, Z+2	; 0x02
    27ac:	93 81       	ldd	r25, Z+3	; 0x03
    27ae:	20 e0       	ldi	r18, 0x00	; 0
    27b0:	3f ef       	ldi	r19, 0xFF	; 255
    27b2:	4f e7       	ldi	r20, 0x7F	; 127
    27b4:	57 e4       	ldi	r21, 0x47	; 71
    27b6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    27ba:	18 16       	cp	r1, r24
    27bc:	0c f0       	brlt	.+2      	; 0x27c0 <LCD_voidInit+0xac>
    27be:	43 c0       	rjmp	.+134    	; 0x2846 <LCD_voidInit+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    27c0:	fe 01       	movw	r30, r28
    27c2:	e7 5b       	subi	r30, 0xB7	; 183
    27c4:	ff 4f       	sbci	r31, 0xFF	; 255
    27c6:	60 81       	ld	r22, Z
    27c8:	71 81       	ldd	r23, Z+1	; 0x01
    27ca:	82 81       	ldd	r24, Z+2	; 0x02
    27cc:	93 81       	ldd	r25, Z+3	; 0x03
    27ce:	20 e0       	ldi	r18, 0x00	; 0
    27d0:	30 e0       	ldi	r19, 0x00	; 0
    27d2:	40 e2       	ldi	r20, 0x20	; 32
    27d4:	51 e4       	ldi	r21, 0x41	; 65
    27d6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    27da:	dc 01       	movw	r26, r24
    27dc:	cb 01       	movw	r24, r22
    27de:	8e 01       	movw	r16, r28
    27e0:	0d 5b       	subi	r16, 0xBD	; 189
    27e2:	1f 4f       	sbci	r17, 0xFF	; 255
    27e4:	bc 01       	movw	r22, r24
    27e6:	cd 01       	movw	r24, r26
    27e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ec:	dc 01       	movw	r26, r24
    27ee:	cb 01       	movw	r24, r22
    27f0:	f8 01       	movw	r30, r16
    27f2:	91 83       	std	Z+1, r25	; 0x01
    27f4:	80 83       	st	Z, r24
    27f6:	1f c0       	rjmp	.+62     	; 0x2836 <LCD_voidInit+0x122>
    27f8:	fe 01       	movw	r30, r28
    27fa:	ef 5b       	subi	r30, 0xBF	; 191
    27fc:	ff 4f       	sbci	r31, 0xFF	; 255
    27fe:	88 ec       	ldi	r24, 0xC8	; 200
    2800:	90 e0       	ldi	r25, 0x00	; 0
    2802:	91 83       	std	Z+1, r25	; 0x01
    2804:	80 83       	st	Z, r24
    2806:	fe 01       	movw	r30, r28
    2808:	ef 5b       	subi	r30, 0xBF	; 191
    280a:	ff 4f       	sbci	r31, 0xFF	; 255
    280c:	80 81       	ld	r24, Z
    280e:	91 81       	ldd	r25, Z+1	; 0x01
    2810:	01 97       	sbiw	r24, 0x01	; 1
    2812:	f1 f7       	brne	.-4      	; 0x2810 <LCD_voidInit+0xfc>
    2814:	fe 01       	movw	r30, r28
    2816:	ef 5b       	subi	r30, 0xBF	; 191
    2818:	ff 4f       	sbci	r31, 0xFF	; 255
    281a:	91 83       	std	Z+1, r25	; 0x01
    281c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    281e:	de 01       	movw	r26, r28
    2820:	ad 5b       	subi	r26, 0xBD	; 189
    2822:	bf 4f       	sbci	r27, 0xFF	; 255
    2824:	fe 01       	movw	r30, r28
    2826:	ed 5b       	subi	r30, 0xBD	; 189
    2828:	ff 4f       	sbci	r31, 0xFF	; 255
    282a:	80 81       	ld	r24, Z
    282c:	91 81       	ldd	r25, Z+1	; 0x01
    282e:	01 97       	sbiw	r24, 0x01	; 1
    2830:	11 96       	adiw	r26, 0x01	; 1
    2832:	9c 93       	st	X, r25
    2834:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2836:	fe 01       	movw	r30, r28
    2838:	ed 5b       	subi	r30, 0xBD	; 189
    283a:	ff 4f       	sbci	r31, 0xFF	; 255
    283c:	80 81       	ld	r24, Z
    283e:	91 81       	ldd	r25, Z+1	; 0x01
    2840:	00 97       	sbiw	r24, 0x00	; 0
    2842:	d1 f6       	brne	.-76     	; 0x27f8 <LCD_voidInit+0xe4>
    2844:	24 c0       	rjmp	.+72     	; 0x288e <LCD_voidInit+0x17a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2846:	8e 01       	movw	r16, r28
    2848:	0d 5b       	subi	r16, 0xBD	; 189
    284a:	1f 4f       	sbci	r17, 0xFF	; 255
    284c:	fe 01       	movw	r30, r28
    284e:	eb 5b       	subi	r30, 0xBB	; 187
    2850:	ff 4f       	sbci	r31, 0xFF	; 255
    2852:	60 81       	ld	r22, Z
    2854:	71 81       	ldd	r23, Z+1	; 0x01
    2856:	82 81       	ldd	r24, Z+2	; 0x02
    2858:	93 81       	ldd	r25, Z+3	; 0x03
    285a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    285e:	dc 01       	movw	r26, r24
    2860:	cb 01       	movw	r24, r22
    2862:	f8 01       	movw	r30, r16
    2864:	91 83       	std	Z+1, r25	; 0x01
    2866:	80 83       	st	Z, r24
    2868:	fe 01       	movw	r30, r28
    286a:	ed 5b       	subi	r30, 0xBD	; 189
    286c:	ff 4f       	sbci	r31, 0xFF	; 255
    286e:	80 81       	ld	r24, Z
    2870:	91 81       	ldd	r25, Z+1	; 0x01
    2872:	fe 01       	movw	r30, r28
    2874:	ff 96       	adiw	r30, 0x3f	; 63
    2876:	91 83       	std	Z+1, r25	; 0x01
    2878:	80 83       	st	Z, r24
    287a:	fe 01       	movw	r30, r28
    287c:	ff 96       	adiw	r30, 0x3f	; 63
    287e:	80 81       	ld	r24, Z
    2880:	91 81       	ldd	r25, Z+1	; 0x01
    2882:	01 97       	sbiw	r24, 0x01	; 1
    2884:	f1 f7       	brne	.-4      	; 0x2882 <LCD_voidInit+0x16e>
    2886:	fe 01       	movw	r30, r28
    2888:	ff 96       	adiw	r30, 0x3f	; 63
    288a:	91 83       	std	Z+1, r25	; 0x01
    288c:	80 83       	st	Z, r24
	_delay_ms(35);
	/* Function Set Cmnd */
	LCD_voidSendCmnd(0b00111000);
    288e:	88 e3       	ldi	r24, 0x38	; 56
    2890:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
    2894:	80 e0       	ldi	r24, 0x00	; 0
    2896:	90 e0       	ldi	r25, 0x00	; 0
    2898:	a0 e2       	ldi	r26, 0x20	; 32
    289a:	b2 e4       	ldi	r27, 0x42	; 66
    289c:	8b af       	std	Y+59, r24	; 0x3b
    289e:	9c af       	std	Y+60, r25	; 0x3c
    28a0:	ad af       	std	Y+61, r26	; 0x3d
    28a2:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    28a4:	6b ad       	ldd	r22, Y+59	; 0x3b
    28a6:	7c ad       	ldd	r23, Y+60	; 0x3c
    28a8:	8d ad       	ldd	r24, Y+61	; 0x3d
    28aa:	9e ad       	ldd	r25, Y+62	; 0x3e
    28ac:	2b ea       	ldi	r18, 0xAB	; 171
    28ae:	3a ea       	ldi	r19, 0xAA	; 170
    28b0:	4a e2       	ldi	r20, 0x2A	; 42
    28b2:	50 e4       	ldi	r21, 0x40	; 64
    28b4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28b8:	dc 01       	movw	r26, r24
    28ba:	cb 01       	movw	r24, r22
    28bc:	8f ab       	std	Y+55, r24	; 0x37
    28be:	98 af       	std	Y+56, r25	; 0x38
    28c0:	a9 af       	std	Y+57, r26	; 0x39
    28c2:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    28c4:	6f a9       	ldd	r22, Y+55	; 0x37
    28c6:	78 ad       	ldd	r23, Y+56	; 0x38
    28c8:	89 ad       	ldd	r24, Y+57	; 0x39
    28ca:	9a ad       	ldd	r25, Y+58	; 0x3a
    28cc:	20 e0       	ldi	r18, 0x00	; 0
    28ce:	30 e0       	ldi	r19, 0x00	; 0
    28d0:	40 e8       	ldi	r20, 0x80	; 128
    28d2:	5f e3       	ldi	r21, 0x3F	; 63
    28d4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28d8:	88 23       	and	r24, r24
    28da:	1c f4       	brge	.+6      	; 0x28e2 <LCD_voidInit+0x1ce>
		__ticks = 1;
    28dc:	81 e0       	ldi	r24, 0x01	; 1
    28de:	8e ab       	std	Y+54, r24	; 0x36
    28e0:	91 c0       	rjmp	.+290    	; 0x2a04 <LCD_voidInit+0x2f0>
	else if (__tmp > 255)
    28e2:	6f a9       	ldd	r22, Y+55	; 0x37
    28e4:	78 ad       	ldd	r23, Y+56	; 0x38
    28e6:	89 ad       	ldd	r24, Y+57	; 0x39
    28e8:	9a ad       	ldd	r25, Y+58	; 0x3a
    28ea:	20 e0       	ldi	r18, 0x00	; 0
    28ec:	30 e0       	ldi	r19, 0x00	; 0
    28ee:	4f e7       	ldi	r20, 0x7F	; 127
    28f0:	53 e4       	ldi	r21, 0x43	; 67
    28f2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28f6:	18 16       	cp	r1, r24
    28f8:	0c f0       	brlt	.+2      	; 0x28fc <LCD_voidInit+0x1e8>
    28fa:	7b c0       	rjmp	.+246    	; 0x29f2 <LCD_voidInit+0x2de>
	{
		_delay_ms(__us / 1000.0);
    28fc:	6b ad       	ldd	r22, Y+59	; 0x3b
    28fe:	7c ad       	ldd	r23, Y+60	; 0x3c
    2900:	8d ad       	ldd	r24, Y+61	; 0x3d
    2902:	9e ad       	ldd	r25, Y+62	; 0x3e
    2904:	20 e0       	ldi	r18, 0x00	; 0
    2906:	30 e0       	ldi	r19, 0x00	; 0
    2908:	4a e7       	ldi	r20, 0x7A	; 122
    290a:	54 e4       	ldi	r21, 0x44	; 68
    290c:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2910:	dc 01       	movw	r26, r24
    2912:	cb 01       	movw	r24, r22
    2914:	8a ab       	std	Y+50, r24	; 0x32
    2916:	9b ab       	std	Y+51, r25	; 0x33
    2918:	ac ab       	std	Y+52, r26	; 0x34
    291a:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    291c:	6a a9       	ldd	r22, Y+50	; 0x32
    291e:	7b a9       	ldd	r23, Y+51	; 0x33
    2920:	8c a9       	ldd	r24, Y+52	; 0x34
    2922:	9d a9       	ldd	r25, Y+53	; 0x35
    2924:	20 e0       	ldi	r18, 0x00	; 0
    2926:	30 e0       	ldi	r19, 0x00	; 0
    2928:	4a ef       	ldi	r20, 0xFA	; 250
    292a:	54 e4       	ldi	r21, 0x44	; 68
    292c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2930:	dc 01       	movw	r26, r24
    2932:	cb 01       	movw	r24, r22
    2934:	8e a7       	std	Y+46, r24	; 0x2e
    2936:	9f a7       	std	Y+47, r25	; 0x2f
    2938:	a8 ab       	std	Y+48, r26	; 0x30
    293a:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    293c:	6e a5       	ldd	r22, Y+46	; 0x2e
    293e:	7f a5       	ldd	r23, Y+47	; 0x2f
    2940:	88 a9       	ldd	r24, Y+48	; 0x30
    2942:	99 a9       	ldd	r25, Y+49	; 0x31
    2944:	20 e0       	ldi	r18, 0x00	; 0
    2946:	30 e0       	ldi	r19, 0x00	; 0
    2948:	40 e8       	ldi	r20, 0x80	; 128
    294a:	5f e3       	ldi	r21, 0x3F	; 63
    294c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2950:	88 23       	and	r24, r24
    2952:	2c f4       	brge	.+10     	; 0x295e <LCD_voidInit+0x24a>
		__ticks = 1;
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	90 e0       	ldi	r25, 0x00	; 0
    2958:	9d a7       	std	Y+45, r25	; 0x2d
    295a:	8c a7       	std	Y+44, r24	; 0x2c
    295c:	3f c0       	rjmp	.+126    	; 0x29dc <LCD_voidInit+0x2c8>
	else if (__tmp > 65535)
    295e:	6e a5       	ldd	r22, Y+46	; 0x2e
    2960:	7f a5       	ldd	r23, Y+47	; 0x2f
    2962:	88 a9       	ldd	r24, Y+48	; 0x30
    2964:	99 a9       	ldd	r25, Y+49	; 0x31
    2966:	20 e0       	ldi	r18, 0x00	; 0
    2968:	3f ef       	ldi	r19, 0xFF	; 255
    296a:	4f e7       	ldi	r20, 0x7F	; 127
    296c:	57 e4       	ldi	r21, 0x47	; 71
    296e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2972:	18 16       	cp	r1, r24
    2974:	4c f5       	brge	.+82     	; 0x29c8 <LCD_voidInit+0x2b4>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2976:	6a a9       	ldd	r22, Y+50	; 0x32
    2978:	7b a9       	ldd	r23, Y+51	; 0x33
    297a:	8c a9       	ldd	r24, Y+52	; 0x34
    297c:	9d a9       	ldd	r25, Y+53	; 0x35
    297e:	20 e0       	ldi	r18, 0x00	; 0
    2980:	30 e0       	ldi	r19, 0x00	; 0
    2982:	40 e2       	ldi	r20, 0x20	; 32
    2984:	51 e4       	ldi	r21, 0x41	; 65
    2986:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    298a:	dc 01       	movw	r26, r24
    298c:	cb 01       	movw	r24, r22
    298e:	bc 01       	movw	r22, r24
    2990:	cd 01       	movw	r24, r26
    2992:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2996:	dc 01       	movw	r26, r24
    2998:	cb 01       	movw	r24, r22
    299a:	9d a7       	std	Y+45, r25	; 0x2d
    299c:	8c a7       	std	Y+44, r24	; 0x2c
    299e:	0f c0       	rjmp	.+30     	; 0x29be <LCD_voidInit+0x2aa>
    29a0:	88 ec       	ldi	r24, 0xC8	; 200
    29a2:	90 e0       	ldi	r25, 0x00	; 0
    29a4:	9b a7       	std	Y+43, r25	; 0x2b
    29a6:	8a a7       	std	Y+42, r24	; 0x2a
    29a8:	8a a5       	ldd	r24, Y+42	; 0x2a
    29aa:	9b a5       	ldd	r25, Y+43	; 0x2b
    29ac:	01 97       	sbiw	r24, 0x01	; 1
    29ae:	f1 f7       	brne	.-4      	; 0x29ac <LCD_voidInit+0x298>
    29b0:	9b a7       	std	Y+43, r25	; 0x2b
    29b2:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    29b4:	8c a5       	ldd	r24, Y+44	; 0x2c
    29b6:	9d a5       	ldd	r25, Y+45	; 0x2d
    29b8:	01 97       	sbiw	r24, 0x01	; 1
    29ba:	9d a7       	std	Y+45, r25	; 0x2d
    29bc:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    29be:	8c a5       	ldd	r24, Y+44	; 0x2c
    29c0:	9d a5       	ldd	r25, Y+45	; 0x2d
    29c2:	00 97       	sbiw	r24, 0x00	; 0
    29c4:	69 f7       	brne	.-38     	; 0x29a0 <LCD_voidInit+0x28c>
    29c6:	24 c0       	rjmp	.+72     	; 0x2a10 <LCD_voidInit+0x2fc>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    29c8:	6e a5       	ldd	r22, Y+46	; 0x2e
    29ca:	7f a5       	ldd	r23, Y+47	; 0x2f
    29cc:	88 a9       	ldd	r24, Y+48	; 0x30
    29ce:	99 a9       	ldd	r25, Y+49	; 0x31
    29d0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29d4:	dc 01       	movw	r26, r24
    29d6:	cb 01       	movw	r24, r22
    29d8:	9d a7       	std	Y+45, r25	; 0x2d
    29da:	8c a7       	std	Y+44, r24	; 0x2c
    29dc:	8c a5       	ldd	r24, Y+44	; 0x2c
    29de:	9d a5       	ldd	r25, Y+45	; 0x2d
    29e0:	99 a7       	std	Y+41, r25	; 0x29
    29e2:	88 a7       	std	Y+40, r24	; 0x28
    29e4:	88 a5       	ldd	r24, Y+40	; 0x28
    29e6:	99 a5       	ldd	r25, Y+41	; 0x29
    29e8:	01 97       	sbiw	r24, 0x01	; 1
    29ea:	f1 f7       	brne	.-4      	; 0x29e8 <LCD_voidInit+0x2d4>
    29ec:	99 a7       	std	Y+41, r25	; 0x29
    29ee:	88 a7       	std	Y+40, r24	; 0x28
    29f0:	0f c0       	rjmp	.+30     	; 0x2a10 <LCD_voidInit+0x2fc>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    29f2:	6f a9       	ldd	r22, Y+55	; 0x37
    29f4:	78 ad       	ldd	r23, Y+56	; 0x38
    29f6:	89 ad       	ldd	r24, Y+57	; 0x39
    29f8:	9a ad       	ldd	r25, Y+58	; 0x3a
    29fa:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    29fe:	dc 01       	movw	r26, r24
    2a00:	cb 01       	movw	r24, r22
    2a02:	8e ab       	std	Y+54, r24	; 0x36
    2a04:	8e a9       	ldd	r24, Y+54	; 0x36
    2a06:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2a08:	8f a1       	ldd	r24, Y+39	; 0x27
    2a0a:	8a 95       	dec	r24
    2a0c:	f1 f7       	brne	.-4      	; 0x2a0a <LCD_voidInit+0x2f6>
    2a0e:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(40);
	LCD_voidSendCmnd(0b00001111);
    2a10:	8f e0       	ldi	r24, 0x0F	; 15
    2a12:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
    2a16:	80 e0       	ldi	r24, 0x00	; 0
    2a18:	90 e0       	ldi	r25, 0x00	; 0
    2a1a:	a0 e2       	ldi	r26, 0x20	; 32
    2a1c:	b2 e4       	ldi	r27, 0x42	; 66
    2a1e:	8b a3       	std	Y+35, r24	; 0x23
    2a20:	9c a3       	std	Y+36, r25	; 0x24
    2a22:	ad a3       	std	Y+37, r26	; 0x25
    2a24:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2a26:	6b a1       	ldd	r22, Y+35	; 0x23
    2a28:	7c a1       	ldd	r23, Y+36	; 0x24
    2a2a:	8d a1       	ldd	r24, Y+37	; 0x25
    2a2c:	9e a1       	ldd	r25, Y+38	; 0x26
    2a2e:	2b ea       	ldi	r18, 0xAB	; 171
    2a30:	3a ea       	ldi	r19, 0xAA	; 170
    2a32:	4a e2       	ldi	r20, 0x2A	; 42
    2a34:	50 e4       	ldi	r21, 0x40	; 64
    2a36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a3a:	dc 01       	movw	r26, r24
    2a3c:	cb 01       	movw	r24, r22
    2a3e:	8f 8f       	std	Y+31, r24	; 0x1f
    2a40:	98 a3       	std	Y+32, r25	; 0x20
    2a42:	a9 a3       	std	Y+33, r26	; 0x21
    2a44:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    2a46:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2a48:	78 a1       	ldd	r23, Y+32	; 0x20
    2a4a:	89 a1       	ldd	r24, Y+33	; 0x21
    2a4c:	9a a1       	ldd	r25, Y+34	; 0x22
    2a4e:	20 e0       	ldi	r18, 0x00	; 0
    2a50:	30 e0       	ldi	r19, 0x00	; 0
    2a52:	40 e8       	ldi	r20, 0x80	; 128
    2a54:	5f e3       	ldi	r21, 0x3F	; 63
    2a56:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a5a:	88 23       	and	r24, r24
    2a5c:	1c f4       	brge	.+6      	; 0x2a64 <LCD_voidInit+0x350>
		__ticks = 1;
    2a5e:	81 e0       	ldi	r24, 0x01	; 1
    2a60:	8e 8f       	std	Y+30, r24	; 0x1e
    2a62:	91 c0       	rjmp	.+290    	; 0x2b86 <LCD_voidInit+0x472>
	else if (__tmp > 255)
    2a64:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2a66:	78 a1       	ldd	r23, Y+32	; 0x20
    2a68:	89 a1       	ldd	r24, Y+33	; 0x21
    2a6a:	9a a1       	ldd	r25, Y+34	; 0x22
    2a6c:	20 e0       	ldi	r18, 0x00	; 0
    2a6e:	30 e0       	ldi	r19, 0x00	; 0
    2a70:	4f e7       	ldi	r20, 0x7F	; 127
    2a72:	53 e4       	ldi	r21, 0x43	; 67
    2a74:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a78:	18 16       	cp	r1, r24
    2a7a:	0c f0       	brlt	.+2      	; 0x2a7e <LCD_voidInit+0x36a>
    2a7c:	7b c0       	rjmp	.+246    	; 0x2b74 <LCD_voidInit+0x460>
	{
		_delay_ms(__us / 1000.0);
    2a7e:	6b a1       	ldd	r22, Y+35	; 0x23
    2a80:	7c a1       	ldd	r23, Y+36	; 0x24
    2a82:	8d a1       	ldd	r24, Y+37	; 0x25
    2a84:	9e a1       	ldd	r25, Y+38	; 0x26
    2a86:	20 e0       	ldi	r18, 0x00	; 0
    2a88:	30 e0       	ldi	r19, 0x00	; 0
    2a8a:	4a e7       	ldi	r20, 0x7A	; 122
    2a8c:	54 e4       	ldi	r21, 0x44	; 68
    2a8e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2a92:	dc 01       	movw	r26, r24
    2a94:	cb 01       	movw	r24, r22
    2a96:	8a 8f       	std	Y+26, r24	; 0x1a
    2a98:	9b 8f       	std	Y+27, r25	; 0x1b
    2a9a:	ac 8f       	std	Y+28, r26	; 0x1c
    2a9c:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2a9e:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2aa0:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2aa2:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2aa4:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2aa6:	20 e0       	ldi	r18, 0x00	; 0
    2aa8:	30 e0       	ldi	r19, 0x00	; 0
    2aaa:	4a ef       	ldi	r20, 0xFA	; 250
    2aac:	54 e4       	ldi	r21, 0x44	; 68
    2aae:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ab2:	dc 01       	movw	r26, r24
    2ab4:	cb 01       	movw	r24, r22
    2ab6:	8e 8b       	std	Y+22, r24	; 0x16
    2ab8:	9f 8b       	std	Y+23, r25	; 0x17
    2aba:	a8 8f       	std	Y+24, r26	; 0x18
    2abc:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    2abe:	6e 89       	ldd	r22, Y+22	; 0x16
    2ac0:	7f 89       	ldd	r23, Y+23	; 0x17
    2ac2:	88 8d       	ldd	r24, Y+24	; 0x18
    2ac4:	99 8d       	ldd	r25, Y+25	; 0x19
    2ac6:	20 e0       	ldi	r18, 0x00	; 0
    2ac8:	30 e0       	ldi	r19, 0x00	; 0
    2aca:	40 e8       	ldi	r20, 0x80	; 128
    2acc:	5f e3       	ldi	r21, 0x3F	; 63
    2ace:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2ad2:	88 23       	and	r24, r24
    2ad4:	2c f4       	brge	.+10     	; 0x2ae0 <LCD_voidInit+0x3cc>
		__ticks = 1;
    2ad6:	81 e0       	ldi	r24, 0x01	; 1
    2ad8:	90 e0       	ldi	r25, 0x00	; 0
    2ada:	9d 8b       	std	Y+21, r25	; 0x15
    2adc:	8c 8b       	std	Y+20, r24	; 0x14
    2ade:	3f c0       	rjmp	.+126    	; 0x2b5e <LCD_voidInit+0x44a>
	else if (__tmp > 65535)
    2ae0:	6e 89       	ldd	r22, Y+22	; 0x16
    2ae2:	7f 89       	ldd	r23, Y+23	; 0x17
    2ae4:	88 8d       	ldd	r24, Y+24	; 0x18
    2ae6:	99 8d       	ldd	r25, Y+25	; 0x19
    2ae8:	20 e0       	ldi	r18, 0x00	; 0
    2aea:	3f ef       	ldi	r19, 0xFF	; 255
    2aec:	4f e7       	ldi	r20, 0x7F	; 127
    2aee:	57 e4       	ldi	r21, 0x47	; 71
    2af0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2af4:	18 16       	cp	r1, r24
    2af6:	4c f5       	brge	.+82     	; 0x2b4a <LCD_voidInit+0x436>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2af8:	6a 8d       	ldd	r22, Y+26	; 0x1a
    2afa:	7b 8d       	ldd	r23, Y+27	; 0x1b
    2afc:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2afe:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2b00:	20 e0       	ldi	r18, 0x00	; 0
    2b02:	30 e0       	ldi	r19, 0x00	; 0
    2b04:	40 e2       	ldi	r20, 0x20	; 32
    2b06:	51 e4       	ldi	r21, 0x41	; 65
    2b08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b0c:	dc 01       	movw	r26, r24
    2b0e:	cb 01       	movw	r24, r22
    2b10:	bc 01       	movw	r22, r24
    2b12:	cd 01       	movw	r24, r26
    2b14:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b18:	dc 01       	movw	r26, r24
    2b1a:	cb 01       	movw	r24, r22
    2b1c:	9d 8b       	std	Y+21, r25	; 0x15
    2b1e:	8c 8b       	std	Y+20, r24	; 0x14
    2b20:	0f c0       	rjmp	.+30     	; 0x2b40 <LCD_voidInit+0x42c>
    2b22:	88 ec       	ldi	r24, 0xC8	; 200
    2b24:	90 e0       	ldi	r25, 0x00	; 0
    2b26:	9b 8b       	std	Y+19, r25	; 0x13
    2b28:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2b2a:	8a 89       	ldd	r24, Y+18	; 0x12
    2b2c:	9b 89       	ldd	r25, Y+19	; 0x13
    2b2e:	01 97       	sbiw	r24, 0x01	; 1
    2b30:	f1 f7       	brne	.-4      	; 0x2b2e <LCD_voidInit+0x41a>
    2b32:	9b 8b       	std	Y+19, r25	; 0x13
    2b34:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2b36:	8c 89       	ldd	r24, Y+20	; 0x14
    2b38:	9d 89       	ldd	r25, Y+21	; 0x15
    2b3a:	01 97       	sbiw	r24, 0x01	; 1
    2b3c:	9d 8b       	std	Y+21, r25	; 0x15
    2b3e:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2b40:	8c 89       	ldd	r24, Y+20	; 0x14
    2b42:	9d 89       	ldd	r25, Y+21	; 0x15
    2b44:	00 97       	sbiw	r24, 0x00	; 0
    2b46:	69 f7       	brne	.-38     	; 0x2b22 <LCD_voidInit+0x40e>
    2b48:	24 c0       	rjmp	.+72     	; 0x2b92 <LCD_voidInit+0x47e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2b4a:	6e 89       	ldd	r22, Y+22	; 0x16
    2b4c:	7f 89       	ldd	r23, Y+23	; 0x17
    2b4e:	88 8d       	ldd	r24, Y+24	; 0x18
    2b50:	99 8d       	ldd	r25, Y+25	; 0x19
    2b52:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b56:	dc 01       	movw	r26, r24
    2b58:	cb 01       	movw	r24, r22
    2b5a:	9d 8b       	std	Y+21, r25	; 0x15
    2b5c:	8c 8b       	std	Y+20, r24	; 0x14
    2b5e:	8c 89       	ldd	r24, Y+20	; 0x14
    2b60:	9d 89       	ldd	r25, Y+21	; 0x15
    2b62:	99 8b       	std	Y+17, r25	; 0x11
    2b64:	88 8b       	std	Y+16, r24	; 0x10
    2b66:	88 89       	ldd	r24, Y+16	; 0x10
    2b68:	99 89       	ldd	r25, Y+17	; 0x11
    2b6a:	01 97       	sbiw	r24, 0x01	; 1
    2b6c:	f1 f7       	brne	.-4      	; 0x2b6a <LCD_voidInit+0x456>
    2b6e:	99 8b       	std	Y+17, r25	; 0x11
    2b70:	88 8b       	std	Y+16, r24	; 0x10
    2b72:	0f c0       	rjmp	.+30     	; 0x2b92 <LCD_voidInit+0x47e>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2b74:	6f 8d       	ldd	r22, Y+31	; 0x1f
    2b76:	78 a1       	ldd	r23, Y+32	; 0x20
    2b78:	89 a1       	ldd	r24, Y+33	; 0x21
    2b7a:	9a a1       	ldd	r25, Y+34	; 0x22
    2b7c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2b80:	dc 01       	movw	r26, r24
    2b82:	cb 01       	movw	r24, r22
    2b84:	8e 8f       	std	Y+30, r24	; 0x1e
    2b86:	8e 8d       	ldd	r24, Y+30	; 0x1e
    2b88:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2b8a:	8f 85       	ldd	r24, Y+15	; 0x0f
    2b8c:	8a 95       	dec	r24
    2b8e:	f1 f7       	brne	.-4      	; 0x2b8c <LCD_voidInit+0x478>
    2b90:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_us(40);
	LCD_voidSendCmnd(0b00000001);
    2b92:	81 e0       	ldi	r24, 0x01	; 1
    2b94:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
    2b98:	80 e0       	ldi	r24, 0x00	; 0
    2b9a:	90 e0       	ldi	r25, 0x00	; 0
    2b9c:	a0 e0       	ldi	r26, 0x00	; 0
    2b9e:	b0 e4       	ldi	r27, 0x40	; 64
    2ba0:	8b 87       	std	Y+11, r24	; 0x0b
    2ba2:	9c 87       	std	Y+12, r25	; 0x0c
    2ba4:	ad 87       	std	Y+13, r26	; 0x0d
    2ba6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2ba8:	6b 85       	ldd	r22, Y+11	; 0x0b
    2baa:	7c 85       	ldd	r23, Y+12	; 0x0c
    2bac:	8d 85       	ldd	r24, Y+13	; 0x0d
    2bae:	9e 85       	ldd	r25, Y+14	; 0x0e
    2bb0:	20 e0       	ldi	r18, 0x00	; 0
    2bb2:	30 e0       	ldi	r19, 0x00	; 0
    2bb4:	4a ef       	ldi	r20, 0xFA	; 250
    2bb6:	54 e4       	ldi	r21, 0x44	; 68
    2bb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2bbc:	dc 01       	movw	r26, r24
    2bbe:	cb 01       	movw	r24, r22
    2bc0:	8f 83       	std	Y+7, r24	; 0x07
    2bc2:	98 87       	std	Y+8, r25	; 0x08
    2bc4:	a9 87       	std	Y+9, r26	; 0x09
    2bc6:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2bc8:	6f 81       	ldd	r22, Y+7	; 0x07
    2bca:	78 85       	ldd	r23, Y+8	; 0x08
    2bcc:	89 85       	ldd	r24, Y+9	; 0x09
    2bce:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bd0:	20 e0       	ldi	r18, 0x00	; 0
    2bd2:	30 e0       	ldi	r19, 0x00	; 0
    2bd4:	40 e8       	ldi	r20, 0x80	; 128
    2bd6:	5f e3       	ldi	r21, 0x3F	; 63
    2bd8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2bdc:	88 23       	and	r24, r24
    2bde:	2c f4       	brge	.+10     	; 0x2bea <LCD_voidInit+0x4d6>
		__ticks = 1;
    2be0:	81 e0       	ldi	r24, 0x01	; 1
    2be2:	90 e0       	ldi	r25, 0x00	; 0
    2be4:	9e 83       	std	Y+6, r25	; 0x06
    2be6:	8d 83       	std	Y+5, r24	; 0x05
    2be8:	3f c0       	rjmp	.+126    	; 0x2c68 <LCD_voidInit+0x554>
	else if (__tmp > 65535)
    2bea:	6f 81       	ldd	r22, Y+7	; 0x07
    2bec:	78 85       	ldd	r23, Y+8	; 0x08
    2bee:	89 85       	ldd	r24, Y+9	; 0x09
    2bf0:	9a 85       	ldd	r25, Y+10	; 0x0a
    2bf2:	20 e0       	ldi	r18, 0x00	; 0
    2bf4:	3f ef       	ldi	r19, 0xFF	; 255
    2bf6:	4f e7       	ldi	r20, 0x7F	; 127
    2bf8:	57 e4       	ldi	r21, 0x47	; 71
    2bfa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2bfe:	18 16       	cp	r1, r24
    2c00:	4c f5       	brge	.+82     	; 0x2c54 <LCD_voidInit+0x540>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c02:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c04:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c06:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c08:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c0a:	20 e0       	ldi	r18, 0x00	; 0
    2c0c:	30 e0       	ldi	r19, 0x00	; 0
    2c0e:	40 e2       	ldi	r20, 0x20	; 32
    2c10:	51 e4       	ldi	r21, 0x41	; 65
    2c12:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c16:	dc 01       	movw	r26, r24
    2c18:	cb 01       	movw	r24, r22
    2c1a:	bc 01       	movw	r22, r24
    2c1c:	cd 01       	movw	r24, r26
    2c1e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c22:	dc 01       	movw	r26, r24
    2c24:	cb 01       	movw	r24, r22
    2c26:	9e 83       	std	Y+6, r25	; 0x06
    2c28:	8d 83       	std	Y+5, r24	; 0x05
    2c2a:	0f c0       	rjmp	.+30     	; 0x2c4a <LCD_voidInit+0x536>
    2c2c:	88 ec       	ldi	r24, 0xC8	; 200
    2c2e:	90 e0       	ldi	r25, 0x00	; 0
    2c30:	9c 83       	std	Y+4, r25	; 0x04
    2c32:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2c34:	8b 81       	ldd	r24, Y+3	; 0x03
    2c36:	9c 81       	ldd	r25, Y+4	; 0x04
    2c38:	01 97       	sbiw	r24, 0x01	; 1
    2c3a:	f1 f7       	brne	.-4      	; 0x2c38 <LCD_voidInit+0x524>
    2c3c:	9c 83       	std	Y+4, r25	; 0x04
    2c3e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2c40:	8d 81       	ldd	r24, Y+5	; 0x05
    2c42:	9e 81       	ldd	r25, Y+6	; 0x06
    2c44:	01 97       	sbiw	r24, 0x01	; 1
    2c46:	9e 83       	std	Y+6, r25	; 0x06
    2c48:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2c4a:	8d 81       	ldd	r24, Y+5	; 0x05
    2c4c:	9e 81       	ldd	r25, Y+6	; 0x06
    2c4e:	00 97       	sbiw	r24, 0x00	; 0
    2c50:	69 f7       	brne	.-38     	; 0x2c2c <LCD_voidInit+0x518>
    2c52:	14 c0       	rjmp	.+40     	; 0x2c7c <LCD_voidInit+0x568>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2c54:	6f 81       	ldd	r22, Y+7	; 0x07
    2c56:	78 85       	ldd	r23, Y+8	; 0x08
    2c58:	89 85       	ldd	r24, Y+9	; 0x09
    2c5a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c5c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c60:	dc 01       	movw	r26, r24
    2c62:	cb 01       	movw	r24, r22
    2c64:	9e 83       	std	Y+6, r25	; 0x06
    2c66:	8d 83       	std	Y+5, r24	; 0x05
    2c68:	8d 81       	ldd	r24, Y+5	; 0x05
    2c6a:	9e 81       	ldd	r25, Y+6	; 0x06
    2c6c:	9a 83       	std	Y+2, r25	; 0x02
    2c6e:	89 83       	std	Y+1, r24	; 0x01
    2c70:	89 81       	ldd	r24, Y+1	; 0x01
    2c72:	9a 81       	ldd	r25, Y+2	; 0x02
    2c74:	01 97       	sbiw	r24, 0x01	; 1
    2c76:	f1 f7       	brne	.-4      	; 0x2c74 <LCD_voidInit+0x560>
    2c78:	9a 83       	std	Y+2, r25	; 0x02
    2c7a:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	LCD_voidSendCmnd(0b00000110);
    2c7c:	86 e0       	ldi	r24, 0x06	; 6
    2c7e:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
}
    2c82:	c4 5b       	subi	r28, 0xB4	; 180
    2c84:	df 4f       	sbci	r29, 0xFF	; 255
    2c86:	0f b6       	in	r0, 0x3f	; 63
    2c88:	f8 94       	cli
    2c8a:	de bf       	out	0x3e, r29	; 62
    2c8c:	0f be       	out	0x3f, r0	; 63
    2c8e:	cd bf       	out	0x3d, r28	; 61
    2c90:	cf 91       	pop	r28
    2c92:	df 91       	pop	r29
    2c94:	1f 91       	pop	r17
    2c96:	0f 91       	pop	r16
    2c98:	08 95       	ret

00002c9a <LCD_voidSendCmnd>:

void LCD_voidSendCmnd(u8 Copy_u8Cmnd)
{
    2c9a:	df 93       	push	r29
    2c9c:	cf 93       	push	r28
    2c9e:	cd b7       	in	r28, 0x3d	; 61
    2ca0:	de b7       	in	r29, 0x3e	; 62
    2ca2:	69 97       	sbiw	r28, 0x19	; 25
    2ca4:	0f b6       	in	r0, 0x3f	; 63
    2ca6:	f8 94       	cli
    2ca8:	de bf       	out	0x3e, r29	; 62
    2caa:	0f be       	out	0x3f, r0	; 63
    2cac:	cd bf       	out	0x3d, r28	; 61
    2cae:	89 8f       	std	Y+25, r24	; 0x19
		//  Rs = 0
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_Rs_PIN ,DIO_u8_LOW); // portA, Pin0 ,LOW
    2cb0:	83 e0       	ldi	r24, 0x03	; 3
    2cb2:	60 e0       	ldi	r22, 0x00	; 0
    2cb4:	40 e0       	ldi	r20, 0x00	; 0
    2cb6:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
		//  Rw = 0
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_Rw_PIN ,DIO_u8_LOW); // portA, Pin1 ,LOW
    2cba:	83 e0       	ldi	r24, 0x03	; 3
    2cbc:	61 e0       	ldi	r22, 0x01	; 1
    2cbe:	40 e0       	ldi	r20, 0x00	; 0
    2cc0:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
		/* Write Cmnd */
		DIO_u8SetPortValue(LCD_u8_DATA_PORT , Copy_u8Cmnd); // Port D
    2cc4:	82 e0       	ldi	r24, 0x02	; 2
    2cc6:	69 8d       	ldd	r22, Y+25	; 0x19
    2cc8:	0e 94 93 0c 	call	0x1926	; 0x1926 <DIO_u8SetPortValue>
		// E = 1
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_E_PIN ,DIO_u8_HIGH); // portA, Pin2 ,HIGH
    2ccc:	83 e0       	ldi	r24, 0x03	; 3
    2cce:	63 e0       	ldi	r22, 0x03	; 3
    2cd0:	41 e0       	ldi	r20, 0x01	; 1
    2cd2:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    2cd6:	80 e0       	ldi	r24, 0x00	; 0
    2cd8:	90 e0       	ldi	r25, 0x00	; 0
    2cda:	a0 e8       	ldi	r26, 0x80	; 128
    2cdc:	bf e3       	ldi	r27, 0x3F	; 63
    2cde:	8d 8b       	std	Y+21, r24	; 0x15
    2ce0:	9e 8b       	std	Y+22, r25	; 0x16
    2ce2:	af 8b       	std	Y+23, r26	; 0x17
    2ce4:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2ce6:	6d 89       	ldd	r22, Y+21	; 0x15
    2ce8:	7e 89       	ldd	r23, Y+22	; 0x16
    2cea:	8f 89       	ldd	r24, Y+23	; 0x17
    2cec:	98 8d       	ldd	r25, Y+24	; 0x18
    2cee:	2b ea       	ldi	r18, 0xAB	; 171
    2cf0:	3a ea       	ldi	r19, 0xAA	; 170
    2cf2:	4a e2       	ldi	r20, 0x2A	; 42
    2cf4:	50 e4       	ldi	r21, 0x40	; 64
    2cf6:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2cfa:	dc 01       	movw	r26, r24
    2cfc:	cb 01       	movw	r24, r22
    2cfe:	89 8b       	std	Y+17, r24	; 0x11
    2d00:	9a 8b       	std	Y+18, r25	; 0x12
    2d02:	ab 8b       	std	Y+19, r26	; 0x13
    2d04:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2d06:	69 89       	ldd	r22, Y+17	; 0x11
    2d08:	7a 89       	ldd	r23, Y+18	; 0x12
    2d0a:	8b 89       	ldd	r24, Y+19	; 0x13
    2d0c:	9c 89       	ldd	r25, Y+20	; 0x14
    2d0e:	20 e0       	ldi	r18, 0x00	; 0
    2d10:	30 e0       	ldi	r19, 0x00	; 0
    2d12:	40 e8       	ldi	r20, 0x80	; 128
    2d14:	5f e3       	ldi	r21, 0x3F	; 63
    2d16:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d1a:	88 23       	and	r24, r24
    2d1c:	1c f4       	brge	.+6      	; 0x2d24 <LCD_voidSendCmnd+0x8a>
		__ticks = 1;
    2d1e:	81 e0       	ldi	r24, 0x01	; 1
    2d20:	88 8b       	std	Y+16, r24	; 0x10
    2d22:	91 c0       	rjmp	.+290    	; 0x2e46 <LCD_voidSendCmnd+0x1ac>
	else if (__tmp > 255)
    2d24:	69 89       	ldd	r22, Y+17	; 0x11
    2d26:	7a 89       	ldd	r23, Y+18	; 0x12
    2d28:	8b 89       	ldd	r24, Y+19	; 0x13
    2d2a:	9c 89       	ldd	r25, Y+20	; 0x14
    2d2c:	20 e0       	ldi	r18, 0x00	; 0
    2d2e:	30 e0       	ldi	r19, 0x00	; 0
    2d30:	4f e7       	ldi	r20, 0x7F	; 127
    2d32:	53 e4       	ldi	r21, 0x43	; 67
    2d34:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2d38:	18 16       	cp	r1, r24
    2d3a:	0c f0       	brlt	.+2      	; 0x2d3e <LCD_voidSendCmnd+0xa4>
    2d3c:	7b c0       	rjmp	.+246    	; 0x2e34 <LCD_voidSendCmnd+0x19a>
	{
		_delay_ms(__us / 1000.0);
    2d3e:	6d 89       	ldd	r22, Y+21	; 0x15
    2d40:	7e 89       	ldd	r23, Y+22	; 0x16
    2d42:	8f 89       	ldd	r24, Y+23	; 0x17
    2d44:	98 8d       	ldd	r25, Y+24	; 0x18
    2d46:	20 e0       	ldi	r18, 0x00	; 0
    2d48:	30 e0       	ldi	r19, 0x00	; 0
    2d4a:	4a e7       	ldi	r20, 0x7A	; 122
    2d4c:	54 e4       	ldi	r21, 0x44	; 68
    2d4e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2d52:	dc 01       	movw	r26, r24
    2d54:	cb 01       	movw	r24, r22
    2d56:	8c 87       	std	Y+12, r24	; 0x0c
    2d58:	9d 87       	std	Y+13, r25	; 0x0d
    2d5a:	ae 87       	std	Y+14, r26	; 0x0e
    2d5c:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2d5e:	6c 85       	ldd	r22, Y+12	; 0x0c
    2d60:	7d 85       	ldd	r23, Y+13	; 0x0d
    2d62:	8e 85       	ldd	r24, Y+14	; 0x0e
    2d64:	9f 85       	ldd	r25, Y+15	; 0x0f
    2d66:	20 e0       	ldi	r18, 0x00	; 0
    2d68:	30 e0       	ldi	r19, 0x00	; 0
    2d6a:	4a ef       	ldi	r20, 0xFA	; 250
    2d6c:	54 e4       	ldi	r21, 0x44	; 68
    2d6e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2d72:	dc 01       	movw	r26, r24
    2d74:	cb 01       	movw	r24, r22
    2d76:	88 87       	std	Y+8, r24	; 0x08
    2d78:	99 87       	std	Y+9, r25	; 0x09
    2d7a:	aa 87       	std	Y+10, r26	; 0x0a
    2d7c:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2d7e:	68 85       	ldd	r22, Y+8	; 0x08
    2d80:	79 85       	ldd	r23, Y+9	; 0x09
    2d82:	8a 85       	ldd	r24, Y+10	; 0x0a
    2d84:	9b 85       	ldd	r25, Y+11	; 0x0b
    2d86:	20 e0       	ldi	r18, 0x00	; 0
    2d88:	30 e0       	ldi	r19, 0x00	; 0
    2d8a:	40 e8       	ldi	r20, 0x80	; 128
    2d8c:	5f e3       	ldi	r21, 0x3F	; 63
    2d8e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2d92:	88 23       	and	r24, r24
    2d94:	2c f4       	brge	.+10     	; 0x2da0 <LCD_voidSendCmnd+0x106>
		__ticks = 1;
    2d96:	81 e0       	ldi	r24, 0x01	; 1
    2d98:	90 e0       	ldi	r25, 0x00	; 0
    2d9a:	9f 83       	std	Y+7, r25	; 0x07
    2d9c:	8e 83       	std	Y+6, r24	; 0x06
    2d9e:	3f c0       	rjmp	.+126    	; 0x2e1e <LCD_voidSendCmnd+0x184>
	else if (__tmp > 65535)
    2da0:	68 85       	ldd	r22, Y+8	; 0x08
    2da2:	79 85       	ldd	r23, Y+9	; 0x09
    2da4:	8a 85       	ldd	r24, Y+10	; 0x0a
    2da6:	9b 85       	ldd	r25, Y+11	; 0x0b
    2da8:	20 e0       	ldi	r18, 0x00	; 0
    2daa:	3f ef       	ldi	r19, 0xFF	; 255
    2dac:	4f e7       	ldi	r20, 0x7F	; 127
    2dae:	57 e4       	ldi	r21, 0x47	; 71
    2db0:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2db4:	18 16       	cp	r1, r24
    2db6:	4c f5       	brge	.+82     	; 0x2e0a <LCD_voidSendCmnd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2db8:	6c 85       	ldd	r22, Y+12	; 0x0c
    2dba:	7d 85       	ldd	r23, Y+13	; 0x0d
    2dbc:	8e 85       	ldd	r24, Y+14	; 0x0e
    2dbe:	9f 85       	ldd	r25, Y+15	; 0x0f
    2dc0:	20 e0       	ldi	r18, 0x00	; 0
    2dc2:	30 e0       	ldi	r19, 0x00	; 0
    2dc4:	40 e2       	ldi	r20, 0x20	; 32
    2dc6:	51 e4       	ldi	r21, 0x41	; 65
    2dc8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2dcc:	dc 01       	movw	r26, r24
    2dce:	cb 01       	movw	r24, r22
    2dd0:	bc 01       	movw	r22, r24
    2dd2:	cd 01       	movw	r24, r26
    2dd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2dd8:	dc 01       	movw	r26, r24
    2dda:	cb 01       	movw	r24, r22
    2ddc:	9f 83       	std	Y+7, r25	; 0x07
    2dde:	8e 83       	std	Y+6, r24	; 0x06
    2de0:	0f c0       	rjmp	.+30     	; 0x2e00 <LCD_voidSendCmnd+0x166>
    2de2:	88 ec       	ldi	r24, 0xC8	; 200
    2de4:	90 e0       	ldi	r25, 0x00	; 0
    2de6:	9d 83       	std	Y+5, r25	; 0x05
    2de8:	8c 83       	std	Y+4, r24	; 0x04
    2dea:	8c 81       	ldd	r24, Y+4	; 0x04
    2dec:	9d 81       	ldd	r25, Y+5	; 0x05
    2dee:	01 97       	sbiw	r24, 0x01	; 1
    2df0:	f1 f7       	brne	.-4      	; 0x2dee <LCD_voidSendCmnd+0x154>
    2df2:	9d 83       	std	Y+5, r25	; 0x05
    2df4:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2df6:	8e 81       	ldd	r24, Y+6	; 0x06
    2df8:	9f 81       	ldd	r25, Y+7	; 0x07
    2dfa:	01 97       	sbiw	r24, 0x01	; 1
    2dfc:	9f 83       	std	Y+7, r25	; 0x07
    2dfe:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2e00:	8e 81       	ldd	r24, Y+6	; 0x06
    2e02:	9f 81       	ldd	r25, Y+7	; 0x07
    2e04:	00 97       	sbiw	r24, 0x00	; 0
    2e06:	69 f7       	brne	.-38     	; 0x2de2 <LCD_voidSendCmnd+0x148>
    2e08:	24 c0       	rjmp	.+72     	; 0x2e52 <LCD_voidSendCmnd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2e0a:	68 85       	ldd	r22, Y+8	; 0x08
    2e0c:	79 85       	ldd	r23, Y+9	; 0x09
    2e0e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2e10:	9b 85       	ldd	r25, Y+11	; 0x0b
    2e12:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e16:	dc 01       	movw	r26, r24
    2e18:	cb 01       	movw	r24, r22
    2e1a:	9f 83       	std	Y+7, r25	; 0x07
    2e1c:	8e 83       	std	Y+6, r24	; 0x06
    2e1e:	8e 81       	ldd	r24, Y+6	; 0x06
    2e20:	9f 81       	ldd	r25, Y+7	; 0x07
    2e22:	9b 83       	std	Y+3, r25	; 0x03
    2e24:	8a 83       	std	Y+2, r24	; 0x02
    2e26:	8a 81       	ldd	r24, Y+2	; 0x02
    2e28:	9b 81       	ldd	r25, Y+3	; 0x03
    2e2a:	01 97       	sbiw	r24, 0x01	; 1
    2e2c:	f1 f7       	brne	.-4      	; 0x2e2a <LCD_voidSendCmnd+0x190>
    2e2e:	9b 83       	std	Y+3, r25	; 0x03
    2e30:	8a 83       	std	Y+2, r24	; 0x02
    2e32:	0f c0       	rjmp	.+30     	; 0x2e52 <LCD_voidSendCmnd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2e34:	69 89       	ldd	r22, Y+17	; 0x11
    2e36:	7a 89       	ldd	r23, Y+18	; 0x12
    2e38:	8b 89       	ldd	r24, Y+19	; 0x13
    2e3a:	9c 89       	ldd	r25, Y+20	; 0x14
    2e3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2e40:	dc 01       	movw	r26, r24
    2e42:	cb 01       	movw	r24, r22
    2e44:	88 8b       	std	Y+16, r24	; 0x10
    2e46:	88 89       	ldd	r24, Y+16	; 0x10
    2e48:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2e4a:	89 81       	ldd	r24, Y+1	; 0x01
    2e4c:	8a 95       	dec	r24
    2e4e:	f1 f7       	brne	.-4      	; 0x2e4c <LCD_voidSendCmnd+0x1b2>
    2e50:	89 83       	std	Y+1, r24	; 0x01
		_delay_us(1);
		// E = 0
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_E_PIN ,DIO_u8_LOW); // portA, Pin2 ,LOW
    2e52:	83 e0       	ldi	r24, 0x03	; 3
    2e54:	63 e0       	ldi	r22, 0x03	; 3
    2e56:	40 e0       	ldi	r20, 0x00	; 0
    2e58:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
}
    2e5c:	69 96       	adiw	r28, 0x19	; 25
    2e5e:	0f b6       	in	r0, 0x3f	; 63
    2e60:	f8 94       	cli
    2e62:	de bf       	out	0x3e, r29	; 62
    2e64:	0f be       	out	0x3f, r0	; 63
    2e66:	cd bf       	out	0x3d, r28	; 61
    2e68:	cf 91       	pop	r28
    2e6a:	df 91       	pop	r29
    2e6c:	08 95       	ret

00002e6e <LCD_voidSendChar>:

void LCD_voidSendChar(u8 Copy_u8Char)
{
    2e6e:	df 93       	push	r29
    2e70:	cf 93       	push	r28
    2e72:	cd b7       	in	r28, 0x3d	; 61
    2e74:	de b7       	in	r29, 0x3e	; 62
    2e76:	69 97       	sbiw	r28, 0x19	; 25
    2e78:	0f b6       	in	r0, 0x3f	; 63
    2e7a:	f8 94       	cli
    2e7c:	de bf       	out	0x3e, r29	; 62
    2e7e:	0f be       	out	0x3f, r0	; 63
    2e80:	cd bf       	out	0x3d, r28	; 61
    2e82:	89 8f       	std	Y+25, r24	; 0x19
		// STEP 1 Rs = 1
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_Rs_PIN ,DIO_u8_HIGH); // portA, Pin0 , HIGH
    2e84:	83 e0       	ldi	r24, 0x03	; 3
    2e86:	60 e0       	ldi	r22, 0x00	; 0
    2e88:	41 e0       	ldi	r20, 0x01	; 1
    2e8a:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
		// step 2 Rw = 0
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_Rw_PIN ,DIO_u8_LOW); // portA, Pin1 , LOW
    2e8e:	83 e0       	ldi	r24, 0x03	; 3
    2e90:	61 e0       	ldi	r22, 0x01	; 1
    2e92:	40 e0       	ldi	r20, 0x00	; 0
    2e94:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
		/* Write Char */
		DIO_u8SetPortValue(LCD_u8_DATA_PORT , Copy_u8Char); // Port D
    2e98:	82 e0       	ldi	r24, 0x02	; 2
    2e9a:	69 8d       	ldd	r22, Y+25	; 0x19
    2e9c:	0e 94 93 0c 	call	0x1926	; 0x1926 <DIO_u8SetPortValue>
		// E = 1
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_E_PIN ,DIO_u8_HIGH); // portA, Pin2 , HIGH
    2ea0:	83 e0       	ldi	r24, 0x03	; 3
    2ea2:	63 e0       	ldi	r22, 0x03	; 3
    2ea4:	41 e0       	ldi	r20, 0x01	; 1
    2ea6:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    2eaa:	80 e0       	ldi	r24, 0x00	; 0
    2eac:	90 e0       	ldi	r25, 0x00	; 0
    2eae:	a0 e8       	ldi	r26, 0x80	; 128
    2eb0:	bf e3       	ldi	r27, 0x3F	; 63
    2eb2:	8d 8b       	std	Y+21, r24	; 0x15
    2eb4:	9e 8b       	std	Y+22, r25	; 0x16
    2eb6:	af 8b       	std	Y+23, r26	; 0x17
    2eb8:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2eba:	6d 89       	ldd	r22, Y+21	; 0x15
    2ebc:	7e 89       	ldd	r23, Y+22	; 0x16
    2ebe:	8f 89       	ldd	r24, Y+23	; 0x17
    2ec0:	98 8d       	ldd	r25, Y+24	; 0x18
    2ec2:	2b ea       	ldi	r18, 0xAB	; 171
    2ec4:	3a ea       	ldi	r19, 0xAA	; 170
    2ec6:	4a e2       	ldi	r20, 0x2A	; 42
    2ec8:	50 e4       	ldi	r21, 0x40	; 64
    2eca:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2ece:	dc 01       	movw	r26, r24
    2ed0:	cb 01       	movw	r24, r22
    2ed2:	89 8b       	std	Y+17, r24	; 0x11
    2ed4:	9a 8b       	std	Y+18, r25	; 0x12
    2ed6:	ab 8b       	std	Y+19, r26	; 0x13
    2ed8:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2eda:	69 89       	ldd	r22, Y+17	; 0x11
    2edc:	7a 89       	ldd	r23, Y+18	; 0x12
    2ede:	8b 89       	ldd	r24, Y+19	; 0x13
    2ee0:	9c 89       	ldd	r25, Y+20	; 0x14
    2ee2:	20 e0       	ldi	r18, 0x00	; 0
    2ee4:	30 e0       	ldi	r19, 0x00	; 0
    2ee6:	40 e8       	ldi	r20, 0x80	; 128
    2ee8:	5f e3       	ldi	r21, 0x3F	; 63
    2eea:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2eee:	88 23       	and	r24, r24
    2ef0:	1c f4       	brge	.+6      	; 0x2ef8 <LCD_voidSendChar+0x8a>
		__ticks = 1;
    2ef2:	81 e0       	ldi	r24, 0x01	; 1
    2ef4:	88 8b       	std	Y+16, r24	; 0x10
    2ef6:	91 c0       	rjmp	.+290    	; 0x301a <LCD_voidSendChar+0x1ac>
	else if (__tmp > 255)
    2ef8:	69 89       	ldd	r22, Y+17	; 0x11
    2efa:	7a 89       	ldd	r23, Y+18	; 0x12
    2efc:	8b 89       	ldd	r24, Y+19	; 0x13
    2efe:	9c 89       	ldd	r25, Y+20	; 0x14
    2f00:	20 e0       	ldi	r18, 0x00	; 0
    2f02:	30 e0       	ldi	r19, 0x00	; 0
    2f04:	4f e7       	ldi	r20, 0x7F	; 127
    2f06:	53 e4       	ldi	r21, 0x43	; 67
    2f08:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f0c:	18 16       	cp	r1, r24
    2f0e:	0c f0       	brlt	.+2      	; 0x2f12 <LCD_voidSendChar+0xa4>
    2f10:	7b c0       	rjmp	.+246    	; 0x3008 <LCD_voidSendChar+0x19a>
	{
		_delay_ms(__us / 1000.0);
    2f12:	6d 89       	ldd	r22, Y+21	; 0x15
    2f14:	7e 89       	ldd	r23, Y+22	; 0x16
    2f16:	8f 89       	ldd	r24, Y+23	; 0x17
    2f18:	98 8d       	ldd	r25, Y+24	; 0x18
    2f1a:	20 e0       	ldi	r18, 0x00	; 0
    2f1c:	30 e0       	ldi	r19, 0x00	; 0
    2f1e:	4a e7       	ldi	r20, 0x7A	; 122
    2f20:	54 e4       	ldi	r21, 0x44	; 68
    2f22:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    2f26:	dc 01       	movw	r26, r24
    2f28:	cb 01       	movw	r24, r22
    2f2a:	8c 87       	std	Y+12, r24	; 0x0c
    2f2c:	9d 87       	std	Y+13, r25	; 0x0d
    2f2e:	ae 87       	std	Y+14, r26	; 0x0e
    2f30:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f32:	6c 85       	ldd	r22, Y+12	; 0x0c
    2f34:	7d 85       	ldd	r23, Y+13	; 0x0d
    2f36:	8e 85       	ldd	r24, Y+14	; 0x0e
    2f38:	9f 85       	ldd	r25, Y+15	; 0x0f
    2f3a:	20 e0       	ldi	r18, 0x00	; 0
    2f3c:	30 e0       	ldi	r19, 0x00	; 0
    2f3e:	4a ef       	ldi	r20, 0xFA	; 250
    2f40:	54 e4       	ldi	r21, 0x44	; 68
    2f42:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f46:	dc 01       	movw	r26, r24
    2f48:	cb 01       	movw	r24, r22
    2f4a:	88 87       	std	Y+8, r24	; 0x08
    2f4c:	99 87       	std	Y+9, r25	; 0x09
    2f4e:	aa 87       	std	Y+10, r26	; 0x0a
    2f50:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2f52:	68 85       	ldd	r22, Y+8	; 0x08
    2f54:	79 85       	ldd	r23, Y+9	; 0x09
    2f56:	8a 85       	ldd	r24, Y+10	; 0x0a
    2f58:	9b 85       	ldd	r25, Y+11	; 0x0b
    2f5a:	20 e0       	ldi	r18, 0x00	; 0
    2f5c:	30 e0       	ldi	r19, 0x00	; 0
    2f5e:	40 e8       	ldi	r20, 0x80	; 128
    2f60:	5f e3       	ldi	r21, 0x3F	; 63
    2f62:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f66:	88 23       	and	r24, r24
    2f68:	2c f4       	brge	.+10     	; 0x2f74 <LCD_voidSendChar+0x106>
		__ticks = 1;
    2f6a:	81 e0       	ldi	r24, 0x01	; 1
    2f6c:	90 e0       	ldi	r25, 0x00	; 0
    2f6e:	9f 83       	std	Y+7, r25	; 0x07
    2f70:	8e 83       	std	Y+6, r24	; 0x06
    2f72:	3f c0       	rjmp	.+126    	; 0x2ff2 <LCD_voidSendChar+0x184>
	else if (__tmp > 65535)
    2f74:	68 85       	ldd	r22, Y+8	; 0x08
    2f76:	79 85       	ldd	r23, Y+9	; 0x09
    2f78:	8a 85       	ldd	r24, Y+10	; 0x0a
    2f7a:	9b 85       	ldd	r25, Y+11	; 0x0b
    2f7c:	20 e0       	ldi	r18, 0x00	; 0
    2f7e:	3f ef       	ldi	r19, 0xFF	; 255
    2f80:	4f e7       	ldi	r20, 0x7F	; 127
    2f82:	57 e4       	ldi	r21, 0x47	; 71
    2f84:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2f88:	18 16       	cp	r1, r24
    2f8a:	4c f5       	brge	.+82     	; 0x2fde <LCD_voidSendChar+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2f8c:	6c 85       	ldd	r22, Y+12	; 0x0c
    2f8e:	7d 85       	ldd	r23, Y+13	; 0x0d
    2f90:	8e 85       	ldd	r24, Y+14	; 0x0e
    2f92:	9f 85       	ldd	r25, Y+15	; 0x0f
    2f94:	20 e0       	ldi	r18, 0x00	; 0
    2f96:	30 e0       	ldi	r19, 0x00	; 0
    2f98:	40 e2       	ldi	r20, 0x20	; 32
    2f9a:	51 e4       	ldi	r21, 0x41	; 65
    2f9c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fa0:	dc 01       	movw	r26, r24
    2fa2:	cb 01       	movw	r24, r22
    2fa4:	bc 01       	movw	r22, r24
    2fa6:	cd 01       	movw	r24, r26
    2fa8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fac:	dc 01       	movw	r26, r24
    2fae:	cb 01       	movw	r24, r22
    2fb0:	9f 83       	std	Y+7, r25	; 0x07
    2fb2:	8e 83       	std	Y+6, r24	; 0x06
    2fb4:	0f c0       	rjmp	.+30     	; 0x2fd4 <LCD_voidSendChar+0x166>
    2fb6:	88 ec       	ldi	r24, 0xC8	; 200
    2fb8:	90 e0       	ldi	r25, 0x00	; 0
    2fba:	9d 83       	std	Y+5, r25	; 0x05
    2fbc:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2fbe:	8c 81       	ldd	r24, Y+4	; 0x04
    2fc0:	9d 81       	ldd	r25, Y+5	; 0x05
    2fc2:	01 97       	sbiw	r24, 0x01	; 1
    2fc4:	f1 f7       	brne	.-4      	; 0x2fc2 <LCD_voidSendChar+0x154>
    2fc6:	9d 83       	std	Y+5, r25	; 0x05
    2fc8:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2fca:	8e 81       	ldd	r24, Y+6	; 0x06
    2fcc:	9f 81       	ldd	r25, Y+7	; 0x07
    2fce:	01 97       	sbiw	r24, 0x01	; 1
    2fd0:	9f 83       	std	Y+7, r25	; 0x07
    2fd2:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2fd4:	8e 81       	ldd	r24, Y+6	; 0x06
    2fd6:	9f 81       	ldd	r25, Y+7	; 0x07
    2fd8:	00 97       	sbiw	r24, 0x00	; 0
    2fda:	69 f7       	brne	.-38     	; 0x2fb6 <LCD_voidSendChar+0x148>
    2fdc:	24 c0       	rjmp	.+72     	; 0x3026 <LCD_voidSendChar+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2fde:	68 85       	ldd	r22, Y+8	; 0x08
    2fe0:	79 85       	ldd	r23, Y+9	; 0x09
    2fe2:	8a 85       	ldd	r24, Y+10	; 0x0a
    2fe4:	9b 85       	ldd	r25, Y+11	; 0x0b
    2fe6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fea:	dc 01       	movw	r26, r24
    2fec:	cb 01       	movw	r24, r22
    2fee:	9f 83       	std	Y+7, r25	; 0x07
    2ff0:	8e 83       	std	Y+6, r24	; 0x06
    2ff2:	8e 81       	ldd	r24, Y+6	; 0x06
    2ff4:	9f 81       	ldd	r25, Y+7	; 0x07
    2ff6:	9b 83       	std	Y+3, r25	; 0x03
    2ff8:	8a 83       	std	Y+2, r24	; 0x02
    2ffa:	8a 81       	ldd	r24, Y+2	; 0x02
    2ffc:	9b 81       	ldd	r25, Y+3	; 0x03
    2ffe:	01 97       	sbiw	r24, 0x01	; 1
    3000:	f1 f7       	brne	.-4      	; 0x2ffe <LCD_voidSendChar+0x190>
    3002:	9b 83       	std	Y+3, r25	; 0x03
    3004:	8a 83       	std	Y+2, r24	; 0x02
    3006:	0f c0       	rjmp	.+30     	; 0x3026 <LCD_voidSendChar+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    3008:	69 89       	ldd	r22, Y+17	; 0x11
    300a:	7a 89       	ldd	r23, Y+18	; 0x12
    300c:	8b 89       	ldd	r24, Y+19	; 0x13
    300e:	9c 89       	ldd	r25, Y+20	; 0x14
    3010:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3014:	dc 01       	movw	r26, r24
    3016:	cb 01       	movw	r24, r22
    3018:	88 8b       	std	Y+16, r24	; 0x10
    301a:	88 89       	ldd	r24, Y+16	; 0x10
    301c:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    301e:	89 81       	ldd	r24, Y+1	; 0x01
    3020:	8a 95       	dec	r24
    3022:	f1 f7       	brne	.-4      	; 0x3020 <LCD_voidSendChar+0x1b2>
    3024:	89 83       	std	Y+1, r24	; 0x01
		_delay_us(1);
		// E = 0
		DIO_u8SetPinValue(LCD_u8_CONTROLE_PORT , LCD_u8_E_PIN ,DIO_u8_LOW); // portA, Pin2 , LOW
    3026:	83 e0       	ldi	r24, 0x03	; 3
    3028:	63 e0       	ldi	r22, 0x03	; 3
    302a:	40 e0       	ldi	r20, 0x00	; 0
    302c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
}
    3030:	69 96       	adiw	r28, 0x19	; 25
    3032:	0f b6       	in	r0, 0x3f	; 63
    3034:	f8 94       	cli
    3036:	de bf       	out	0x3e, r29	; 62
    3038:	0f be       	out	0x3f, r0	; 63
    303a:	cd bf       	out	0x3d, r28	; 61
    303c:	cf 91       	pop	r28
    303e:	df 91       	pop	r29
    3040:	08 95       	ret

00003042 <LCD_u8GoToXY>:

u8 LCD_u8GoToXY(u8 Copy_u8LineNum, u8 Copy_u8Location)
{
    3042:	df 93       	push	r29
    3044:	cf 93       	push	r28
    3046:	00 d0       	rcall	.+0      	; 0x3048 <LCD_u8GoToXY+0x6>
    3048:	00 d0       	rcall	.+0      	; 0x304a <LCD_u8GoToXY+0x8>
    304a:	0f 92       	push	r0
    304c:	cd b7       	in	r28, 0x3d	; 61
    304e:	de b7       	in	r29, 0x3e	; 62
    3050:	8a 83       	std	Y+2, r24	; 0x02
    3052:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8ErrorState = STD_TYPES_OK;
    3054:	81 e0       	ldi	r24, 0x01	; 1
    3056:	89 83       	std	Y+1, r24	; 0x01
	if(Copy_u8Location <= 39)
    3058:	8b 81       	ldd	r24, Y+3	; 0x03
    305a:	88 32       	cpi	r24, 0x28	; 40
    305c:	e0 f4       	brcc	.+56     	; 0x3096 <LCD_u8GoToXY+0x54>
	{
		switch (Copy_u8LineNum)
    305e:	8a 81       	ldd	r24, Y+2	; 0x02
    3060:	28 2f       	mov	r18, r24
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	3d 83       	std	Y+5, r19	; 0x05
    3066:	2c 83       	std	Y+4, r18	; 0x04
    3068:	8c 81       	ldd	r24, Y+4	; 0x04
    306a:	9d 81       	ldd	r25, Y+5	; 0x05
    306c:	81 30       	cpi	r24, 0x01	; 1
    306e:	91 05       	cpc	r25, r1
    3070:	31 f0       	breq	.+12     	; 0x307e <LCD_u8GoToXY+0x3c>
    3072:	2c 81       	ldd	r18, Y+4	; 0x04
    3074:	3d 81       	ldd	r19, Y+5	; 0x05
    3076:	22 30       	cpi	r18, 0x02	; 2
    3078:	31 05       	cpc	r19, r1
    307a:	31 f0       	breq	.+12     	; 0x3088 <LCD_u8GoToXY+0x46>
    307c:	0a c0       	rjmp	.+20     	; 0x3092 <LCD_u8GoToXY+0x50>
		{
			case LCD_u8_LINE1 : LCD_voidSendCmnd(0x80+Copy_u8Location);break;
    307e:	8b 81       	ldd	r24, Y+3	; 0x03
    3080:	80 58       	subi	r24, 0x80	; 128
    3082:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
    3086:	08 c0       	rjmp	.+16     	; 0x3098 <LCD_u8GoToXY+0x56>
			case LCD_u8_LINE2 : LCD_voidSendCmnd(0xc0+Copy_u8Location);break;
    3088:	8b 81       	ldd	r24, Y+3	; 0x03
    308a:	80 54       	subi	r24, 0x40	; 64
    308c:	0e 94 4d 16 	call	0x2c9a	; 0x2c9a <LCD_voidSendCmnd>
    3090:	03 c0       	rjmp	.+6      	; 0x3098 <LCD_u8GoToXY+0x56>
			default : Local_u8ErrorState = STD_TYPES_NOK;
    3092:	19 82       	std	Y+1, r1	; 0x01
    3094:	01 c0       	rjmp	.+2      	; 0x3098 <LCD_u8GoToXY+0x56>
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    3096:	19 82       	std	Y+1, r1	; 0x01
	}
	return Local_u8ErrorState;
    3098:	89 81       	ldd	r24, Y+1	; 0x01
}
    309a:	0f 90       	pop	r0
    309c:	0f 90       	pop	r0
    309e:	0f 90       	pop	r0
    30a0:	0f 90       	pop	r0
    30a2:	0f 90       	pop	r0
    30a4:	cf 91       	pop	r28
    30a6:	df 91       	pop	r29
    30a8:	08 95       	ret

000030aa <LCD_SendString>:

u8 LCD_SendString(u8 * Copy_pu8_String){
    30aa:	df 93       	push	r29
    30ac:	cf 93       	push	r28
    30ae:	00 d0       	rcall	.+0      	; 0x30b0 <LCD_SendString+0x6>
    30b0:	0f 92       	push	r0
    30b2:	cd b7       	in	r28, 0x3d	; 61
    30b4:	de b7       	in	r29, 0x3e	; 62
    30b6:	9b 83       	std	Y+3, r25	; 0x03
    30b8:	8a 83       	std	Y+2, r24	; 0x02
    for(u8 i=0 ; Copy_pu8_String[i] != '\0' ; i++ ){
    30ba:	19 82       	std	Y+1, r1	; 0x01
    30bc:	0e c0       	rjmp	.+28     	; 0x30da <LCD_SendString+0x30>
    	LCD_voidSendChar(Copy_pu8_String[i]);
    30be:	89 81       	ldd	r24, Y+1	; 0x01
    30c0:	28 2f       	mov	r18, r24
    30c2:	30 e0       	ldi	r19, 0x00	; 0
    30c4:	8a 81       	ldd	r24, Y+2	; 0x02
    30c6:	9b 81       	ldd	r25, Y+3	; 0x03
    30c8:	fc 01       	movw	r30, r24
    30ca:	e2 0f       	add	r30, r18
    30cc:	f3 1f       	adc	r31, r19
    30ce:	80 81       	ld	r24, Z
    30d0:	0e 94 37 17 	call	0x2e6e	; 0x2e6e <LCD_voidSendChar>
	}
	return Local_u8ErrorState;
}

u8 LCD_SendString(u8 * Copy_pu8_String){
    for(u8 i=0 ; Copy_pu8_String[i] != '\0' ; i++ ){
    30d4:	89 81       	ldd	r24, Y+1	; 0x01
    30d6:	8f 5f       	subi	r24, 0xFF	; 255
    30d8:	89 83       	std	Y+1, r24	; 0x01
    30da:	89 81       	ldd	r24, Y+1	; 0x01
    30dc:	28 2f       	mov	r18, r24
    30de:	30 e0       	ldi	r19, 0x00	; 0
    30e0:	8a 81       	ldd	r24, Y+2	; 0x02
    30e2:	9b 81       	ldd	r25, Y+3	; 0x03
    30e4:	fc 01       	movw	r30, r24
    30e6:	e2 0f       	add	r30, r18
    30e8:	f3 1f       	adc	r31, r19
    30ea:	80 81       	ld	r24, Z
    30ec:	88 23       	and	r24, r24
    30ee:	39 f7       	brne	.-50     	; 0x30be <LCD_SendString+0x14>
    	LCD_voidSendChar(Copy_pu8_String[i]);
    }
    return STD_TYPES_OK;
    30f0:	81 e0       	ldi	r24, 0x01	; 1
}
    30f2:	0f 90       	pop	r0
    30f4:	0f 90       	pop	r0
    30f6:	0f 90       	pop	r0
    30f8:	cf 91       	pop	r28
    30fa:	df 91       	pop	r29
    30fc:	08 95       	ret

000030fe <LCD_SendNum>:

u8 LCD_SendNum(u32 Copy_u32_Num){
    30fe:	0f 93       	push	r16
    3100:	1f 93       	push	r17
    3102:	df 93       	push	r29
    3104:	cf 93       	push	r28
    3106:	cd b7       	in	r28, 0x3d	; 61
    3108:	de b7       	in	r29, 0x3e	; 62
    310a:	60 97       	sbiw	r28, 0x10	; 16
    310c:	0f b6       	in	r0, 0x3f	; 63
    310e:	f8 94       	cli
    3110:	de bf       	out	0x3e, r29	; 62
    3112:	0f be       	out	0x3f, r0	; 63
    3114:	cd bf       	out	0x3d, r28	; 61
    3116:	6d 87       	std	Y+13, r22	; 0x0d
    3118:	7e 87       	std	Y+14, r23	; 0x0e
    311a:	8f 87       	std	Y+15, r24	; 0x0f
    311c:	98 8b       	std	Y+16, r25	; 0x10
	u8 Local_u8_numArr[10] ,Local_u8_iterator1 = 0,Local_u8_iterator2 = 0;
    311e:	1a 82       	std	Y+2, r1	; 0x02
    3120:	19 82       	std	Y+1, r1	; 0x01
	    if(Copy_u32_Num == 0)
    3122:	8d 85       	ldd	r24, Y+13	; 0x0d
    3124:	9e 85       	ldd	r25, Y+14	; 0x0e
    3126:	af 85       	ldd	r26, Y+15	; 0x0f
    3128:	b8 89       	ldd	r27, Y+16	; 0x10
    312a:	00 97       	sbiw	r24, 0x00	; 0
    312c:	a1 05       	cpc	r26, r1
    312e:	b1 05       	cpc	r27, r1
    3130:	89 f5       	brne	.+98     	; 0x3194 <LCD_SendNum+0x96>
	    	LCD_voidSendChar('0');
    3132:	80 e3       	ldi	r24, 0x30	; 48
    3134:	0e 94 37 17 	call	0x2e6e	; 0x2e6e <LCD_voidSendChar>
    3138:	4d c0       	rjmp	.+154    	; 0x31d4 <LCD_SendNum+0xd6>
	    else{
			while(Copy_u32_Num != 0){
				Local_u8_numArr[Local_u8_iterator1] = Copy_u32_Num % 10  ;
    313a:	8a 81       	ldd	r24, Y+2	; 0x02
    313c:	08 2f       	mov	r16, r24
    313e:	10 e0       	ldi	r17, 0x00	; 0
    3140:	8d 85       	ldd	r24, Y+13	; 0x0d
    3142:	9e 85       	ldd	r25, Y+14	; 0x0e
    3144:	af 85       	ldd	r26, Y+15	; 0x0f
    3146:	b8 89       	ldd	r27, Y+16	; 0x10
    3148:	2a e0       	ldi	r18, 0x0A	; 10
    314a:	30 e0       	ldi	r19, 0x00	; 0
    314c:	40 e0       	ldi	r20, 0x00	; 0
    314e:	50 e0       	ldi	r21, 0x00	; 0
    3150:	bc 01       	movw	r22, r24
    3152:	cd 01       	movw	r24, r26
    3154:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__udivmodsi4>
    3158:	dc 01       	movw	r26, r24
    315a:	cb 01       	movw	r24, r22
    315c:	28 2f       	mov	r18, r24
    315e:	ce 01       	movw	r24, r28
    3160:	03 96       	adiw	r24, 0x03	; 3
    3162:	fc 01       	movw	r30, r24
    3164:	e0 0f       	add	r30, r16
    3166:	f1 1f       	adc	r31, r17
    3168:	20 83       	st	Z, r18
				Copy_u32_Num /= 10;
    316a:	8d 85       	ldd	r24, Y+13	; 0x0d
    316c:	9e 85       	ldd	r25, Y+14	; 0x0e
    316e:	af 85       	ldd	r26, Y+15	; 0x0f
    3170:	b8 89       	ldd	r27, Y+16	; 0x10
    3172:	2a e0       	ldi	r18, 0x0A	; 10
    3174:	30 e0       	ldi	r19, 0x00	; 0
    3176:	40 e0       	ldi	r20, 0x00	; 0
    3178:	50 e0       	ldi	r21, 0x00	; 0
    317a:	bc 01       	movw	r22, r24
    317c:	cd 01       	movw	r24, r26
    317e:	0e 94 ea 1a 	call	0x35d4	; 0x35d4 <__udivmodsi4>
    3182:	da 01       	movw	r26, r20
    3184:	c9 01       	movw	r24, r18
    3186:	8d 87       	std	Y+13, r24	; 0x0d
    3188:	9e 87       	std	Y+14, r25	; 0x0e
    318a:	af 87       	std	Y+15, r26	; 0x0f
    318c:	b8 8b       	std	Y+16, r27	; 0x10
				Local_u8_iterator1++;
    318e:	8a 81       	ldd	r24, Y+2	; 0x02
    3190:	8f 5f       	subi	r24, 0xFF	; 255
    3192:	8a 83       	std	Y+2, r24	; 0x02
u8 LCD_SendNum(u32 Copy_u32_Num){
	u8 Local_u8_numArr[10] ,Local_u8_iterator1 = 0,Local_u8_iterator2 = 0;
	    if(Copy_u32_Num == 0)
	    	LCD_voidSendChar('0');
	    else{
			while(Copy_u32_Num != 0){
    3194:	8d 85       	ldd	r24, Y+13	; 0x0d
    3196:	9e 85       	ldd	r25, Y+14	; 0x0e
    3198:	af 85       	ldd	r26, Y+15	; 0x0f
    319a:	b8 89       	ldd	r27, Y+16	; 0x10
    319c:	00 97       	sbiw	r24, 0x00	; 0
    319e:	a1 05       	cpc	r26, r1
    31a0:	b1 05       	cpc	r27, r1
    31a2:	59 f6       	brne	.-106    	; 0x313a <LCD_SendNum+0x3c>
				Local_u8_numArr[Local_u8_iterator1] = Copy_u32_Num % 10  ;
				Copy_u32_Num /= 10;
				Local_u8_iterator1++;
			}
			for(Local_u8_iterator2 = Local_u8_iterator1 ;Local_u8_iterator2>0; Local_u8_iterator2--){
    31a4:	8a 81       	ldd	r24, Y+2	; 0x02
    31a6:	89 83       	std	Y+1, r24	; 0x01
    31a8:	12 c0       	rjmp	.+36     	; 0x31ce <LCD_SendNum+0xd0>
				LCD_voidSendChar(Local_u8_numArr[Local_u8_iterator2-1]+'0');
    31aa:	89 81       	ldd	r24, Y+1	; 0x01
    31ac:	88 2f       	mov	r24, r24
    31ae:	90 e0       	ldi	r25, 0x00	; 0
    31b0:	9c 01       	movw	r18, r24
    31b2:	21 50       	subi	r18, 0x01	; 1
    31b4:	30 40       	sbci	r19, 0x00	; 0
    31b6:	ce 01       	movw	r24, r28
    31b8:	03 96       	adiw	r24, 0x03	; 3
    31ba:	fc 01       	movw	r30, r24
    31bc:	e2 0f       	add	r30, r18
    31be:	f3 1f       	adc	r31, r19
    31c0:	80 81       	ld	r24, Z
    31c2:	80 5d       	subi	r24, 0xD0	; 208
    31c4:	0e 94 37 17 	call	0x2e6e	; 0x2e6e <LCD_voidSendChar>
			while(Copy_u32_Num != 0){
				Local_u8_numArr[Local_u8_iterator1] = Copy_u32_Num % 10  ;
				Copy_u32_Num /= 10;
				Local_u8_iterator1++;
			}
			for(Local_u8_iterator2 = Local_u8_iterator1 ;Local_u8_iterator2>0; Local_u8_iterator2--){
    31c8:	89 81       	ldd	r24, Y+1	; 0x01
    31ca:	81 50       	subi	r24, 0x01	; 1
    31cc:	89 83       	std	Y+1, r24	; 0x01
    31ce:	89 81       	ldd	r24, Y+1	; 0x01
    31d0:	88 23       	and	r24, r24
    31d2:	59 f7       	brne	.-42     	; 0x31aa <LCD_SendNum+0xac>
				LCD_voidSendChar(Local_u8_numArr[Local_u8_iterator2-1]+'0');
			}
	    }
	    return STD_TYPES_OK;
    31d4:	81 e0       	ldi	r24, 0x01	; 1
}
    31d6:	60 96       	adiw	r28, 0x10	; 16
    31d8:	0f b6       	in	r0, 0x3f	; 63
    31da:	f8 94       	cli
    31dc:	de bf       	out	0x3e, r29	; 62
    31de:	0f be       	out	0x3f, r0	; 63
    31e0:	cd bf       	out	0x3d, r28	; 61
    31e2:	cf 91       	pop	r28
    31e4:	df 91       	pop	r29
    31e6:	1f 91       	pop	r17
    31e8:	0f 91       	pop	r16
    31ea:	08 95       	ret

000031ec <KPD_u8GetKeyState>:
const u8 KPD_Au8RowsPins[4]={KPD_u8_R1_PIN,KPD_u8_R2_PIN,KPD_u8_R3_PIN,KPD_u8_R4_PIN};
const u8 KPD_Au8ColsPins[4]={KPD_u8_C1_PIN,KPD_u8_C2_PIN,KPD_u8_C3_PIN,KPD_u8_C4_PIN};


u8 KPD_u8GetKeyState(u8 * Copy_pu8ReturnedKey)
{
    31ec:	df 93       	push	r29
    31ee:	cf 93       	push	r28
    31f0:	cd b7       	in	r28, 0x3d	; 61
    31f2:	de b7       	in	r29, 0x3e	; 62
    31f4:	65 97       	sbiw	r28, 0x15	; 21
    31f6:	0f b6       	in	r0, 0x3f	; 63
    31f8:	f8 94       	cli
    31fa:	de bf       	out	0x3e, r29	; 62
    31fc:	0f be       	out	0x3f, r0	; 63
    31fe:	cd bf       	out	0x3d, r28	; 61
    3200:	9d 8b       	std	Y+21, r25	; 0x15
    3202:	8c 8b       	std	Y+20, r24	; 0x14
	u8 Local_u8ErrorState = STD_TYPES_OK;
    3204:	81 e0       	ldi	r24, 0x01	; 1
    3206:	8a 8b       	std	Y+18, r24	; 0x12
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinValue,Local_u8Flag = 0;
    3208:	1f 86       	std	Y+15, r1	; 0x0f
	if(Copy_pu8ReturnedKey != NULL)
    320a:	8c 89       	ldd	r24, Y+20	; 0x14
    320c:	9d 89       	ldd	r25, Y+21	; 0x15
    320e:	00 97       	sbiw	r24, 0x00	; 0
    3210:	09 f4       	brne	.+2      	; 0x3214 <KPD_u8GetKeyState+0x28>
    3212:	f0 c0       	rjmp	.+480    	; 0x33f4 <KPD_u8GetKeyState+0x208>
	{
		*Copy_pu8ReturnedKey = KPD_u8_KEY_NOT_PRESSED;
    3214:	ec 89       	ldd	r30, Y+20	; 0x14
    3216:	fd 89       	ldd	r31, Y+21	; 0x15
    3218:	8f ef       	ldi	r24, 0xFF	; 255
    321a:	80 83       	st	Z, r24
		/* Activate Each Row => For loop on the pins of the rows */
		for(Local_u8RowsCounter = 0; Local_u8RowsCounter <= 3 ; Local_u8RowsCounter++)
    321c:	19 8a       	std	Y+17, r1	; 0x11
    321e:	e5 c0       	rjmp	.+458    	; 0x33ea <KPD_u8GetKeyState+0x1fe>
		{
			DIO_u8SetPinValue(KPD_u8_R_PORT,KPD_Au8RowsPins[Local_u8RowsCounter],DIO_u8_LOW);
    3220:	89 89       	ldd	r24, Y+17	; 0x11
    3222:	88 2f       	mov	r24, r24
    3224:	90 e0       	ldi	r25, 0x00	; 0
    3226:	fc 01       	movw	r30, r24
    3228:	e8 58       	subi	r30, 0x88	; 136
    322a:	ff 4f       	sbci	r31, 0xFF	; 255
    322c:	90 81       	ld	r25, Z
    322e:	80 e0       	ldi	r24, 0x00	; 0
    3230:	69 2f       	mov	r22, r25
    3232:	40 e0       	ldi	r20, 0x00	; 0
    3234:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
			/* Check Which Input Pin Has Zero */
			for(Local_u8ColsCounter = 0; Local_u8ColsCounter <= 3 ; Local_u8ColsCounter++)
    3238:	18 8a       	std	Y+16, r1	; 0x10
    323a:	c1 c0       	rjmp	.+386    	; 0x33be <KPD_u8GetKeyState+0x1d2>
			{
				DIO_u8GetPinValue(KPD_u8_C_PORT,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinValue);
    323c:	88 89       	ldd	r24, Y+16	; 0x10
    323e:	88 2f       	mov	r24, r24
    3240:	90 e0       	ldi	r25, 0x00	; 0
    3242:	fc 01       	movw	r30, r24
    3244:	e4 58       	subi	r30, 0x84	; 132
    3246:	ff 4f       	sbci	r31, 0xFF	; 255
    3248:	90 81       	ld	r25, Z
    324a:	9e 01       	movw	r18, r28
    324c:	2d 5e       	subi	r18, 0xED	; 237
    324e:	3f 4f       	sbci	r19, 0xFF	; 255
    3250:	81 e0       	ldi	r24, 0x01	; 1
    3252:	69 2f       	mov	r22, r25
    3254:	a9 01       	movw	r20, r18
    3256:	0e 94 3e 0b 	call	0x167c	; 0x167c <DIO_u8GetPinValue>
				if(Local_u8PinValue == DIO_u8_LOW)/* Switch is Pressed */
    325a:	8b 89       	ldd	r24, Y+19	; 0x13
    325c:	88 23       	and	r24, r24
    325e:	09 f0       	breq	.+2      	; 0x3262 <KPD_u8GetKeyState+0x76>
    3260:	ab c0       	rjmp	.+342    	; 0x33b8 <KPD_u8GetKeyState+0x1cc>
    3262:	80 e0       	ldi	r24, 0x00	; 0
    3264:	90 e0       	ldi	r25, 0x00	; 0
    3266:	a0 ea       	ldi	r26, 0xA0	; 160
    3268:	b1 e4       	ldi	r27, 0x41	; 65
    326a:	8b 87       	std	Y+11, r24	; 0x0b
    326c:	9c 87       	std	Y+12, r25	; 0x0c
    326e:	ad 87       	std	Y+13, r26	; 0x0d
    3270:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3272:	6b 85       	ldd	r22, Y+11	; 0x0b
    3274:	7c 85       	ldd	r23, Y+12	; 0x0c
    3276:	8d 85       	ldd	r24, Y+13	; 0x0d
    3278:	9e 85       	ldd	r25, Y+14	; 0x0e
    327a:	20 e0       	ldi	r18, 0x00	; 0
    327c:	30 e0       	ldi	r19, 0x00	; 0
    327e:	4a ef       	ldi	r20, 0xFA	; 250
    3280:	54 e4       	ldi	r21, 0x44	; 68
    3282:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3286:	dc 01       	movw	r26, r24
    3288:	cb 01       	movw	r24, r22
    328a:	8f 83       	std	Y+7, r24	; 0x07
    328c:	98 87       	std	Y+8, r25	; 0x08
    328e:	a9 87       	std	Y+9, r26	; 0x09
    3290:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3292:	6f 81       	ldd	r22, Y+7	; 0x07
    3294:	78 85       	ldd	r23, Y+8	; 0x08
    3296:	89 85       	ldd	r24, Y+9	; 0x09
    3298:	9a 85       	ldd	r25, Y+10	; 0x0a
    329a:	20 e0       	ldi	r18, 0x00	; 0
    329c:	30 e0       	ldi	r19, 0x00	; 0
    329e:	40 e8       	ldi	r20, 0x80	; 128
    32a0:	5f e3       	ldi	r21, 0x3F	; 63
    32a2:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32a6:	88 23       	and	r24, r24
    32a8:	2c f4       	brge	.+10     	; 0x32b4 <KPD_u8GetKeyState+0xc8>
		__ticks = 1;
    32aa:	81 e0       	ldi	r24, 0x01	; 1
    32ac:	90 e0       	ldi	r25, 0x00	; 0
    32ae:	9e 83       	std	Y+6, r25	; 0x06
    32b0:	8d 83       	std	Y+5, r24	; 0x05
    32b2:	3f c0       	rjmp	.+126    	; 0x3332 <KPD_u8GetKeyState+0x146>
	else if (__tmp > 65535)
    32b4:	6f 81       	ldd	r22, Y+7	; 0x07
    32b6:	78 85       	ldd	r23, Y+8	; 0x08
    32b8:	89 85       	ldd	r24, Y+9	; 0x09
    32ba:	9a 85       	ldd	r25, Y+10	; 0x0a
    32bc:	20 e0       	ldi	r18, 0x00	; 0
    32be:	3f ef       	ldi	r19, 0xFF	; 255
    32c0:	4f e7       	ldi	r20, 0x7F	; 127
    32c2:	57 e4       	ldi	r21, 0x47	; 71
    32c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    32c8:	18 16       	cp	r1, r24
    32ca:	4c f5       	brge	.+82     	; 0x331e <KPD_u8GetKeyState+0x132>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    32cc:	6b 85       	ldd	r22, Y+11	; 0x0b
    32ce:	7c 85       	ldd	r23, Y+12	; 0x0c
    32d0:	8d 85       	ldd	r24, Y+13	; 0x0d
    32d2:	9e 85       	ldd	r25, Y+14	; 0x0e
    32d4:	20 e0       	ldi	r18, 0x00	; 0
    32d6:	30 e0       	ldi	r19, 0x00	; 0
    32d8:	40 e2       	ldi	r20, 0x20	; 32
    32da:	51 e4       	ldi	r21, 0x41	; 65
    32dc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32e0:	dc 01       	movw	r26, r24
    32e2:	cb 01       	movw	r24, r22
    32e4:	bc 01       	movw	r22, r24
    32e6:	cd 01       	movw	r24, r26
    32e8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    32ec:	dc 01       	movw	r26, r24
    32ee:	cb 01       	movw	r24, r22
    32f0:	9e 83       	std	Y+6, r25	; 0x06
    32f2:	8d 83       	std	Y+5, r24	; 0x05
    32f4:	0f c0       	rjmp	.+30     	; 0x3314 <KPD_u8GetKeyState+0x128>
    32f6:	88 ec       	ldi	r24, 0xC8	; 200
    32f8:	90 e0       	ldi	r25, 0x00	; 0
    32fa:	9c 83       	std	Y+4, r25	; 0x04
    32fc:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    32fe:	8b 81       	ldd	r24, Y+3	; 0x03
    3300:	9c 81       	ldd	r25, Y+4	; 0x04
    3302:	01 97       	sbiw	r24, 0x01	; 1
    3304:	f1 f7       	brne	.-4      	; 0x3302 <KPD_u8GetKeyState+0x116>
    3306:	9c 83       	std	Y+4, r25	; 0x04
    3308:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    330a:	8d 81       	ldd	r24, Y+5	; 0x05
    330c:	9e 81       	ldd	r25, Y+6	; 0x06
    330e:	01 97       	sbiw	r24, 0x01	; 1
    3310:	9e 83       	std	Y+6, r25	; 0x06
    3312:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3314:	8d 81       	ldd	r24, Y+5	; 0x05
    3316:	9e 81       	ldd	r25, Y+6	; 0x06
    3318:	00 97       	sbiw	r24, 0x00	; 0
    331a:	69 f7       	brne	.-38     	; 0x32f6 <KPD_u8GetKeyState+0x10a>
    331c:	14 c0       	rjmp	.+40     	; 0x3346 <KPD_u8GetKeyState+0x15a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    331e:	6f 81       	ldd	r22, Y+7	; 0x07
    3320:	78 85       	ldd	r23, Y+8	; 0x08
    3322:	89 85       	ldd	r24, Y+9	; 0x09
    3324:	9a 85       	ldd	r25, Y+10	; 0x0a
    3326:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    332a:	dc 01       	movw	r26, r24
    332c:	cb 01       	movw	r24, r22
    332e:	9e 83       	std	Y+6, r25	; 0x06
    3330:	8d 83       	std	Y+5, r24	; 0x05
    3332:	8d 81       	ldd	r24, Y+5	; 0x05
    3334:	9e 81       	ldd	r25, Y+6	; 0x06
    3336:	9a 83       	std	Y+2, r25	; 0x02
    3338:	89 83       	std	Y+1, r24	; 0x01
    333a:	89 81       	ldd	r24, Y+1	; 0x01
    333c:	9a 81       	ldd	r25, Y+2	; 0x02
    333e:	01 97       	sbiw	r24, 0x01	; 1
    3340:	f1 f7       	brne	.-4      	; 0x333e <KPD_u8GetKeyState+0x152>
    3342:	9a 83       	std	Y+2, r25	; 0x02
    3344:	89 83       	std	Y+1, r24	; 0x01
				{
					/* Debouncing */
					_delay_ms(20);
					DIO_u8GetPinValue(KPD_u8_C_PORT,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinValue);
    3346:	88 89       	ldd	r24, Y+16	; 0x10
    3348:	88 2f       	mov	r24, r24
    334a:	90 e0       	ldi	r25, 0x00	; 0
    334c:	fc 01       	movw	r30, r24
    334e:	e4 58       	subi	r30, 0x84	; 132
    3350:	ff 4f       	sbci	r31, 0xFF	; 255
    3352:	90 81       	ld	r25, Z
    3354:	9e 01       	movw	r18, r28
    3356:	2d 5e       	subi	r18, 0xED	; 237
    3358:	3f 4f       	sbci	r19, 0xFF	; 255
    335a:	81 e0       	ldi	r24, 0x01	; 1
    335c:	69 2f       	mov	r22, r25
    335e:	a9 01       	movw	r20, r18
    3360:	0e 94 3e 0b 	call	0x167c	; 0x167c <DIO_u8GetPinValue>
    3364:	0f c0       	rjmp	.+30     	; 0x3384 <KPD_u8GetKeyState+0x198>
					/* Check if the Pin is still equal LOW */
					while(Local_u8PinValue == DIO_u8_LOW)
					{
						DIO_u8GetPinValue(KPD_u8_C_PORT,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinValue);
    3366:	88 89       	ldd	r24, Y+16	; 0x10
    3368:	88 2f       	mov	r24, r24
    336a:	90 e0       	ldi	r25, 0x00	; 0
    336c:	fc 01       	movw	r30, r24
    336e:	e4 58       	subi	r30, 0x84	; 132
    3370:	ff 4f       	sbci	r31, 0xFF	; 255
    3372:	90 81       	ld	r25, Z
    3374:	9e 01       	movw	r18, r28
    3376:	2d 5e       	subi	r18, 0xED	; 237
    3378:	3f 4f       	sbci	r19, 0xFF	; 255
    337a:	81 e0       	ldi	r24, 0x01	; 1
    337c:	69 2f       	mov	r22, r25
    337e:	a9 01       	movw	r20, r18
    3380:	0e 94 3e 0b 	call	0x167c	; 0x167c <DIO_u8GetPinValue>
				{
					/* Debouncing */
					_delay_ms(20);
					DIO_u8GetPinValue(KPD_u8_C_PORT,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinValue);
					/* Check if the Pin is still equal LOW */
					while(Local_u8PinValue == DIO_u8_LOW)
    3384:	8b 89       	ldd	r24, Y+19	; 0x13
    3386:	88 23       	and	r24, r24
    3388:	71 f3       	breq	.-36     	; 0x3366 <KPD_u8GetKeyState+0x17a>
					{
						DIO_u8GetPinValue(KPD_u8_C_PORT,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinValue);
					}
					*Copy_pu8ReturnedKey = KPD_Au8Keys[Local_u8RowsCounter][Local_u8ColsCounter];
    338a:	89 89       	ldd	r24, Y+17	; 0x11
    338c:	48 2f       	mov	r20, r24
    338e:	50 e0       	ldi	r21, 0x00	; 0
    3390:	88 89       	ldd	r24, Y+16	; 0x10
    3392:	28 2f       	mov	r18, r24
    3394:	30 e0       	ldi	r19, 0x00	; 0
    3396:	ca 01       	movw	r24, r20
    3398:	88 0f       	add	r24, r24
    339a:	99 1f       	adc	r25, r25
    339c:	88 0f       	add	r24, r24
    339e:	99 1f       	adc	r25, r25
    33a0:	82 0f       	add	r24, r18
    33a2:	93 1f       	adc	r25, r19
    33a4:	fc 01       	movw	r30, r24
    33a6:	e8 59       	subi	r30, 0x98	; 152
    33a8:	ff 4f       	sbci	r31, 0xFF	; 255
    33aa:	80 81       	ld	r24, Z
    33ac:	ec 89       	ldd	r30, Y+20	; 0x14
    33ae:	fd 89       	ldd	r31, Y+21	; 0x15
    33b0:	80 83       	st	Z, r24
					Local_u8Flag = 1;
    33b2:	81 e0       	ldi	r24, 0x01	; 1
    33b4:	8f 87       	std	Y+15, r24	; 0x0f
    33b6:	07 c0       	rjmp	.+14     	; 0x33c6 <KPD_u8GetKeyState+0x1da>
		/* Activate Each Row => For loop on the pins of the rows */
		for(Local_u8RowsCounter = 0; Local_u8RowsCounter <= 3 ; Local_u8RowsCounter++)
		{
			DIO_u8SetPinValue(KPD_u8_R_PORT,KPD_Au8RowsPins[Local_u8RowsCounter],DIO_u8_LOW);
			/* Check Which Input Pin Has Zero */
			for(Local_u8ColsCounter = 0; Local_u8ColsCounter <= 3 ; Local_u8ColsCounter++)
    33b8:	88 89       	ldd	r24, Y+16	; 0x10
    33ba:	8f 5f       	subi	r24, 0xFF	; 255
    33bc:	88 8b       	std	Y+16, r24	; 0x10
    33be:	88 89       	ldd	r24, Y+16	; 0x10
    33c0:	84 30       	cpi	r24, 0x04	; 4
    33c2:	08 f4       	brcc	.+2      	; 0x33c6 <KPD_u8GetKeyState+0x1da>
    33c4:	3b cf       	rjmp	.-394    	; 0x323c <KPD_u8GetKeyState+0x50>
					Local_u8Flag = 1;
					break;						
				}
			}
			/* Deactivate Row */
			DIO_u8SetPinValue(KPD_u8_R_PORT,KPD_Au8RowsPins[Local_u8RowsCounter],DIO_u8_HIGH);
    33c6:	89 89       	ldd	r24, Y+17	; 0x11
    33c8:	88 2f       	mov	r24, r24
    33ca:	90 e0       	ldi	r25, 0x00	; 0
    33cc:	fc 01       	movw	r30, r24
    33ce:	e8 58       	subi	r30, 0x88	; 136
    33d0:	ff 4f       	sbci	r31, 0xFF	; 255
    33d2:	90 81       	ld	r25, Z
    33d4:	80 e0       	ldi	r24, 0x00	; 0
    33d6:	69 2f       	mov	r22, r25
    33d8:	41 e0       	ldi	r20, 0x01	; 1
    33da:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
			if(Local_u8Flag == 1)
    33de:	8f 85       	ldd	r24, Y+15	; 0x0f
    33e0:	81 30       	cpi	r24, 0x01	; 1
    33e2:	49 f0       	breq	.+18     	; 0x33f6 <KPD_u8GetKeyState+0x20a>
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinValue,Local_u8Flag = 0;
	if(Copy_pu8ReturnedKey != NULL)
	{
		*Copy_pu8ReturnedKey = KPD_u8_KEY_NOT_PRESSED;
		/* Activate Each Row => For loop on the pins of the rows */
		for(Local_u8RowsCounter = 0; Local_u8RowsCounter <= 3 ; Local_u8RowsCounter++)
    33e4:	89 89       	ldd	r24, Y+17	; 0x11
    33e6:	8f 5f       	subi	r24, 0xFF	; 255
    33e8:	89 8b       	std	Y+17, r24	; 0x11
    33ea:	89 89       	ldd	r24, Y+17	; 0x11
    33ec:	84 30       	cpi	r24, 0x04	; 4
    33ee:	08 f4       	brcc	.+2      	; 0x33f2 <KPD_u8GetKeyState+0x206>
    33f0:	17 cf       	rjmp	.-466    	; 0x3220 <KPD_u8GetKeyState+0x34>
    33f2:	01 c0       	rjmp	.+2      	; 0x33f6 <KPD_u8GetKeyState+0x20a>
			}
		}
	}
	else
	{
		Local_u8ErrorState = STD_TYPES_NOK;
    33f4:	1a 8a       	std	Y+18, r1	; 0x12
	}
	return Local_u8ErrorState;
    33f6:	8a 89       	ldd	r24, Y+18	; 0x12
}
    33f8:	65 96       	adiw	r28, 0x15	; 21
    33fa:	0f b6       	in	r0, 0x3f	; 63
    33fc:	f8 94       	cli
    33fe:	de bf       	out	0x3e, r29	; 62
    3400:	0f be       	out	0x3f, r0	; 63
    3402:	cd bf       	out	0x3d, r28	; 61
    3404:	cf 91       	pop	r28
    3406:	df 91       	pop	r29
    3408:	08 95       	ret

0000340a <DCM_u8_ROTATE_CW>:
#include "DCM_interface.h"
#include "DCM_private.h"
#include "DCM_config.h"

u8 DCM_u8_ROTATE_CW()
{
    340a:	df 93       	push	r29
    340c:	cf 93       	push	r28
    340e:	cd b7       	in	r28, 0x3d	; 61
    3410:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_IN1_PORT,MOTOR_IN1_PIN,DIO_u8_HIGH);
    3412:	81 e0       	ldi	r24, 0x01	; 1
    3414:	64 e0       	ldi	r22, 0x04	; 4
    3416:	41 e0       	ldi	r20, 0x01	; 1
    3418:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_IN2_PORT,MOTOR_IN2_PIN,DIO_u8_LOW);
    341c:	81 e0       	ldi	r24, 0x01	; 1
    341e:	65 e0       	ldi	r22, 0x05	; 5
    3420:	40 e0       	ldi	r20, 0x00	; 0
    3422:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

	return STD_TYPES_OK;
    3426:	81 e0       	ldi	r24, 0x01	; 1
}
    3428:	cf 91       	pop	r28
    342a:	df 91       	pop	r29
    342c:	08 95       	ret

0000342e <DCM_u8_ROTATE_CCW>:

u8 DCM_u8_ROTATE_CCW()
{
    342e:	df 93       	push	r29
    3430:	cf 93       	push	r28
    3432:	cd b7       	in	r28, 0x3d	; 61
    3434:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_IN1_PORT,MOTOR_IN1_PIN,DIO_u8_LOW);
    3436:	81 e0       	ldi	r24, 0x01	; 1
    3438:	64 e0       	ldi	r22, 0x04	; 4
    343a:	40 e0       	ldi	r20, 0x00	; 0
    343c:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_IN2_PORT,MOTOR_IN2_PIN,DIO_u8_HIGH);
    3440:	81 e0       	ldi	r24, 0x01	; 1
    3442:	65 e0       	ldi	r22, 0x05	; 5
    3444:	41 e0       	ldi	r20, 0x01	; 1
    3446:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

	return STD_TYPES_OK;
    344a:	81 e0       	ldi	r24, 0x01	; 1
}
    344c:	cf 91       	pop	r28
    344e:	df 91       	pop	r29
    3450:	08 95       	ret

00003452 <DCM_u8_ROTATE_STOP>:

u8 DCM_u8_ROTATE_STOP()
{
    3452:	df 93       	push	r29
    3454:	cf 93       	push	r28
    3456:	cd b7       	in	r28, 0x3d	; 61
    3458:	de b7       	in	r29, 0x3e	; 62
		DIO_u8SetPinValue(MOTOR_IN1_PORT,MOTOR_IN1_PIN,DIO_u8_LOW);
    345a:	81 e0       	ldi	r24, 0x01	; 1
    345c:	64 e0       	ldi	r22, 0x04	; 4
    345e:	40 e0       	ldi	r20, 0x00	; 0
    3460:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
		DIO_u8SetPinValue(MOTOR_IN2_PORT,MOTOR_IN2_PIN,DIO_u8_LOW);
    3464:	81 e0       	ldi	r24, 0x01	; 1
    3466:	65 e0       	ldi	r22, 0x05	; 5
    3468:	40 e0       	ldi	r20, 0x00	; 0
    346a:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

		return STD_TYPES_OK;
    346e:	81 e0       	ldi	r24, 0x01	; 1

}
    3470:	cf 91       	pop	r28
    3472:	df 91       	pop	r29
    3474:	08 95       	ret

00003476 <DCM_u8_H_ROTATE_CW>:


/********************* FOR HARDWARE PART **********************/

u8 DCM_u8_H_ROTATE_CW()
{
    3476:	df 93       	push	r29
    3478:	cf 93       	push	r28
    347a:	cd b7       	in	r28, 0x3d	; 61
    347c:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CW_PIN,DIO_u8_HIGH);
    347e:	81 e0       	ldi	r24, 0x01	; 1
    3480:	64 e0       	ldi	r22, 0x04	; 4
    3482:	41 e0       	ldi	r20, 0x01	; 1
    3484:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CW_PIN,DIO_u8_HIGH);
    3488:	81 e0       	ldi	r24, 0x01	; 1
    348a:	65 e0       	ldi	r22, 0x05	; 5
    348c:	41 e0       	ldi	r20, 0x01	; 1
    348e:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CCW_PIN,DIO_u8_LOW);
    3492:	81 e0       	ldi	r24, 0x01	; 1
    3494:	66 e0       	ldi	r22, 0x06	; 6
    3496:	40 e0       	ldi	r20, 0x00	; 0
    3498:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CCW_PIN,DIO_u8_LOW);
    349c:	81 e0       	ldi	r24, 0x01	; 1
    349e:	67 e0       	ldi	r22, 0x07	; 7
    34a0:	40 e0       	ldi	r20, 0x00	; 0
    34a2:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

	return STD_TYPES_OK;
    34a6:	81 e0       	ldi	r24, 0x01	; 1
}
    34a8:	cf 91       	pop	r28
    34aa:	df 91       	pop	r29
    34ac:	08 95       	ret

000034ae <DCM_u8_H_ROTATE_CCW>:

u8 DCM_u8_H_ROTATE_CCW()
{
    34ae:	df 93       	push	r29
    34b0:	cf 93       	push	r28
    34b2:	cd b7       	in	r28, 0x3d	; 61
    34b4:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CW_PIN,DIO_u8_LOW);
    34b6:	81 e0       	ldi	r24, 0x01	; 1
    34b8:	64 e0       	ldi	r22, 0x04	; 4
    34ba:	40 e0       	ldi	r20, 0x00	; 0
    34bc:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CW_PIN,DIO_u8_LOW);
    34c0:	81 e0       	ldi	r24, 0x01	; 1
    34c2:	65 e0       	ldi	r22, 0x05	; 5
    34c4:	40 e0       	ldi	r20, 0x00	; 0
    34c6:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
    DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CCW_PIN,DIO_u8_HIGH);
    34ca:	81 e0       	ldi	r24, 0x01	; 1
    34cc:	66 e0       	ldi	r22, 0x06	; 6
    34ce:	41 e0       	ldi	r20, 0x01	; 1
    34d0:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CCW_PIN,DIO_u8_HIGH);
    34d4:	81 e0       	ldi	r24, 0x01	; 1
    34d6:	67 e0       	ldi	r22, 0x07	; 7
    34d8:	41 e0       	ldi	r20, 0x01	; 1
    34da:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

	return STD_TYPES_OK;
    34de:	81 e0       	ldi	r24, 0x01	; 1
}
    34e0:	cf 91       	pop	r28
    34e2:	df 91       	pop	r29
    34e4:	08 95       	ret

000034e6 <DCM_u8_H_ROTATE_STOP>:

u8 DCM_u8_H_ROTATE_STOP()
{
    34e6:	df 93       	push	r29
    34e8:	cf 93       	push	r28
    34ea:	cd b7       	in	r28, 0x3d	; 61
    34ec:	de b7       	in	r29, 0x3e	; 62
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CW_PIN,DIO_u8_LOW);
    34ee:	81 e0       	ldi	r24, 0x01	; 1
    34f0:	64 e0       	ldi	r22, 0x04	; 4
    34f2:	40 e0       	ldi	r20, 0x00	; 0
    34f4:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CW_PIN,DIO_u8_LOW);
    34f8:	81 e0       	ldi	r24, 0x01	; 1
    34fa:	65 e0       	ldi	r22, 0x05	; 5
    34fc:	40 e0       	ldi	r20, 0x00	; 0
    34fe:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR1_CCW_PIN,DIO_u8_LOW);
    3502:	81 e0       	ldi	r24, 0x01	; 1
    3504:	66 e0       	ldi	r22, 0x06	; 6
    3506:	40 e0       	ldi	r20, 0x00	; 0
    3508:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>
	DIO_u8SetPinValue(MOTOR_H_PORT,MOTOR_TR2_CCW_PIN,DIO_u8_LOW);
    350c:	81 e0       	ldi	r24, 0x01	; 1
    350e:	67 e0       	ldi	r22, 0x07	; 7
    3510:	40 e0       	ldi	r20, 0x00	; 0
    3512:	0e 94 0d 0a 	call	0x141a	; 0x141a <DIO_u8SetPinValue>

	return STD_TYPES_OK;
    3516:	81 e0       	ldi	r24, 0x01	; 1
}
    3518:	cf 91       	pop	r28
    351a:	df 91       	pop	r29
    351c:	08 95       	ret

0000351e <main>:
#include"../MCAL/DIO/DIO_interface.h"
#define F_CPU 8000000UL


u8 main(void)
{
    351e:	df 93       	push	r29
    3520:	cf 93       	push	r28
    3522:	00 d0       	rcall	.+0      	; 0x3524 <main+0x6>
    3524:	00 d0       	rcall	.+0      	; 0x3526 <main+0x8>
    3526:	cd b7       	in	r28, 0x3d	; 61
    3528:	de b7       	in	r29, 0x3e	; 62

	// initialization of DIO
	DIO_voidInit();
    352a:	0e 94 bc 08 	call	0x1178	; 0x1178 <DIO_voidInit>
	// initialization of LCD
	LCD_voidInit();
    352e:	0e 94 8a 13 	call	0x2714	; 0x2714 <LCD_voidInit>
	// initialization of ADC
	ADC_voidInit();
    3532:	0e 94 36 0d 	call	0x1a6c	; 0x1a6c <ADC_voidInit>
    u16 u16DigitalValue;
    u16 u16AnalogValue;

	while(505){
		//read the digital value
		ADC_u8GetDigitalValueSynchNonBlocking(0, &u16DigitalValue);
    3536:	9e 01       	movw	r18, r28
    3538:	2d 5f       	subi	r18, 0xFD	; 253
    353a:	3f 4f       	sbci	r19, 0xFF	; 255
    353c:	80 e0       	ldi	r24, 0x00	; 0
    353e:	90 e0       	ldi	r25, 0x00	; 0
    3540:	b9 01       	movw	r22, r18
    3542:	0e 94 75 0d 	call	0x1aea	; 0x1aea <ADC_u8GetDigitalValueSynchNonBlocking>

		//convert the digital value to analog value
		u16AnalogValue = (u16DigitalValue * 5000UL) / 1024UL;
    3546:	8b 81       	ldd	r24, Y+3	; 0x03
    3548:	9c 81       	ldd	r25, Y+4	; 0x04
    354a:	cc 01       	movw	r24, r24
    354c:	a0 e0       	ldi	r26, 0x00	; 0
    354e:	b0 e0       	ldi	r27, 0x00	; 0
    3550:	28 e8       	ldi	r18, 0x88	; 136
    3552:	33 e1       	ldi	r19, 0x13	; 19
    3554:	40 e0       	ldi	r20, 0x00	; 0
    3556:	50 e0       	ldi	r21, 0x00	; 0
    3558:	bc 01       	movw	r22, r24
    355a:	cd 01       	movw	r24, r26
    355c:	0e 94 cb 1a 	call	0x3596	; 0x3596 <__mulsi3>
    3560:	dc 01       	movw	r26, r24
    3562:	cb 01       	movw	r24, r22
    3564:	07 2e       	mov	r0, r23
    3566:	7a e0       	ldi	r23, 0x0A	; 10
    3568:	b6 95       	lsr	r27
    356a:	a7 95       	ror	r26
    356c:	97 95       	ror	r25
    356e:	87 95       	ror	r24
    3570:	7a 95       	dec	r23
    3572:	d1 f7       	brne	.-12     	; 0x3568 <main+0x4a>
    3574:	70 2d       	mov	r23, r0
    3576:	9a 83       	std	Y+2, r25	; 0x02
    3578:	89 83       	std	Y+1, r24	; 0x01
//		LCD_voidSendCmnd(0x01);
		LCD_u8GoToXY(LCD_u8_LINE1,0);
    357a:	81 e0       	ldi	r24, 0x01	; 1
    357c:	60 e0       	ldi	r22, 0x00	; 0
    357e:	0e 94 21 18 	call	0x3042	; 0x3042 <LCD_u8GoToXY>
		LCD_SendNum(u16AnalogValue);
    3582:	89 81       	ldd	r24, Y+1	; 0x01
    3584:	9a 81       	ldd	r25, Y+2	; 0x02
    3586:	cc 01       	movw	r24, r24
    3588:	a0 e0       	ldi	r26, 0x00	; 0
    358a:	b0 e0       	ldi	r27, 0x00	; 0
    358c:	bc 01       	movw	r22, r24
    358e:	cd 01       	movw	r24, r26
    3590:	0e 94 7f 18 	call	0x30fe	; 0x30fe <LCD_SendNum>
    3594:	d0 cf       	rjmp	.-96     	; 0x3536 <main+0x18>

00003596 <__mulsi3>:
    3596:	62 9f       	mul	r22, r18
    3598:	d0 01       	movw	r26, r0
    359a:	73 9f       	mul	r23, r19
    359c:	f0 01       	movw	r30, r0
    359e:	82 9f       	mul	r24, r18
    35a0:	e0 0d       	add	r30, r0
    35a2:	f1 1d       	adc	r31, r1
    35a4:	64 9f       	mul	r22, r20
    35a6:	e0 0d       	add	r30, r0
    35a8:	f1 1d       	adc	r31, r1
    35aa:	92 9f       	mul	r25, r18
    35ac:	f0 0d       	add	r31, r0
    35ae:	83 9f       	mul	r24, r19
    35b0:	f0 0d       	add	r31, r0
    35b2:	74 9f       	mul	r23, r20
    35b4:	f0 0d       	add	r31, r0
    35b6:	65 9f       	mul	r22, r21
    35b8:	f0 0d       	add	r31, r0
    35ba:	99 27       	eor	r25, r25
    35bc:	72 9f       	mul	r23, r18
    35be:	b0 0d       	add	r27, r0
    35c0:	e1 1d       	adc	r30, r1
    35c2:	f9 1f       	adc	r31, r25
    35c4:	63 9f       	mul	r22, r19
    35c6:	b0 0d       	add	r27, r0
    35c8:	e1 1d       	adc	r30, r1
    35ca:	f9 1f       	adc	r31, r25
    35cc:	bd 01       	movw	r22, r26
    35ce:	cf 01       	movw	r24, r30
    35d0:	11 24       	eor	r1, r1
    35d2:	08 95       	ret

000035d4 <__udivmodsi4>:
    35d4:	a1 e2       	ldi	r26, 0x21	; 33
    35d6:	1a 2e       	mov	r1, r26
    35d8:	aa 1b       	sub	r26, r26
    35da:	bb 1b       	sub	r27, r27
    35dc:	fd 01       	movw	r30, r26
    35de:	0d c0       	rjmp	.+26     	; 0x35fa <__udivmodsi4_ep>

000035e0 <__udivmodsi4_loop>:
    35e0:	aa 1f       	adc	r26, r26
    35e2:	bb 1f       	adc	r27, r27
    35e4:	ee 1f       	adc	r30, r30
    35e6:	ff 1f       	adc	r31, r31
    35e8:	a2 17       	cp	r26, r18
    35ea:	b3 07       	cpc	r27, r19
    35ec:	e4 07       	cpc	r30, r20
    35ee:	f5 07       	cpc	r31, r21
    35f0:	20 f0       	brcs	.+8      	; 0x35fa <__udivmodsi4_ep>
    35f2:	a2 1b       	sub	r26, r18
    35f4:	b3 0b       	sbc	r27, r19
    35f6:	e4 0b       	sbc	r30, r20
    35f8:	f5 0b       	sbc	r31, r21

000035fa <__udivmodsi4_ep>:
    35fa:	66 1f       	adc	r22, r22
    35fc:	77 1f       	adc	r23, r23
    35fe:	88 1f       	adc	r24, r24
    3600:	99 1f       	adc	r25, r25
    3602:	1a 94       	dec	r1
    3604:	69 f7       	brne	.-38     	; 0x35e0 <__udivmodsi4_loop>
    3606:	60 95       	com	r22
    3608:	70 95       	com	r23
    360a:	80 95       	com	r24
    360c:	90 95       	com	r25
    360e:	9b 01       	movw	r18, r22
    3610:	ac 01       	movw	r20, r24
    3612:	bd 01       	movw	r22, r26
    3614:	cf 01       	movw	r24, r30
    3616:	08 95       	ret

00003618 <__prologue_saves__>:
    3618:	2f 92       	push	r2
    361a:	3f 92       	push	r3
    361c:	4f 92       	push	r4
    361e:	5f 92       	push	r5
    3620:	6f 92       	push	r6
    3622:	7f 92       	push	r7
    3624:	8f 92       	push	r8
    3626:	9f 92       	push	r9
    3628:	af 92       	push	r10
    362a:	bf 92       	push	r11
    362c:	cf 92       	push	r12
    362e:	df 92       	push	r13
    3630:	ef 92       	push	r14
    3632:	ff 92       	push	r15
    3634:	0f 93       	push	r16
    3636:	1f 93       	push	r17
    3638:	cf 93       	push	r28
    363a:	df 93       	push	r29
    363c:	cd b7       	in	r28, 0x3d	; 61
    363e:	de b7       	in	r29, 0x3e	; 62
    3640:	ca 1b       	sub	r28, r26
    3642:	db 0b       	sbc	r29, r27
    3644:	0f b6       	in	r0, 0x3f	; 63
    3646:	f8 94       	cli
    3648:	de bf       	out	0x3e, r29	; 62
    364a:	0f be       	out	0x3f, r0	; 63
    364c:	cd bf       	out	0x3d, r28	; 61
    364e:	09 94       	ijmp

00003650 <__epilogue_restores__>:
    3650:	2a 88       	ldd	r2, Y+18	; 0x12
    3652:	39 88       	ldd	r3, Y+17	; 0x11
    3654:	48 88       	ldd	r4, Y+16	; 0x10
    3656:	5f 84       	ldd	r5, Y+15	; 0x0f
    3658:	6e 84       	ldd	r6, Y+14	; 0x0e
    365a:	7d 84       	ldd	r7, Y+13	; 0x0d
    365c:	8c 84       	ldd	r8, Y+12	; 0x0c
    365e:	9b 84       	ldd	r9, Y+11	; 0x0b
    3660:	aa 84       	ldd	r10, Y+10	; 0x0a
    3662:	b9 84       	ldd	r11, Y+9	; 0x09
    3664:	c8 84       	ldd	r12, Y+8	; 0x08
    3666:	df 80       	ldd	r13, Y+7	; 0x07
    3668:	ee 80       	ldd	r14, Y+6	; 0x06
    366a:	fd 80       	ldd	r15, Y+5	; 0x05
    366c:	0c 81       	ldd	r16, Y+4	; 0x04
    366e:	1b 81       	ldd	r17, Y+3	; 0x03
    3670:	aa 81       	ldd	r26, Y+2	; 0x02
    3672:	b9 81       	ldd	r27, Y+1	; 0x01
    3674:	ce 0f       	add	r28, r30
    3676:	d1 1d       	adc	r29, r1
    3678:	0f b6       	in	r0, 0x3f	; 63
    367a:	f8 94       	cli
    367c:	de bf       	out	0x3e, r29	; 62
    367e:	0f be       	out	0x3f, r0	; 63
    3680:	cd bf       	out	0x3d, r28	; 61
    3682:	ed 01       	movw	r28, r26
    3684:	08 95       	ret

00003686 <_exit>:
    3686:	f8 94       	cli

00003688 <__stop_program>:
    3688:	ff cf       	rjmp	.-2      	; 0x3688 <__stop_program>
