{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.1 Build 153 11/29/2010 SJ Web Edition " "Info: Version 10.1 Build 153 11/29/2010 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 30 14:19:12 2011 " "Info: Processing started: Tue Aug 30 14:19:12 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off par_to_ser -c par_to_ser " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off par_to_ser -c par_to_ser" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "par_to_ser EP4CGX15BF14C6 " "Info: Automatically selected device EP4CGX15BF14C6 for design par_to_ser" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "Info: High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Info: Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 0 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX30BF14C6 " "Info: Device EP4CGX30BF14C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CGX22BF14C6 " "Info: Device EP4CGX22BF14C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCEO~ N5 " "Info: Pin ~ALTERA_NCEO~ is reserved at location N5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCEO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 235 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ A5 " "Info: Pin ~ALTERA_DATA0~ is reserved at location A5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 237 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO~ B5 " "Info: Pin ~ALTERA_ASDO~ is reserved at location B5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 239 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_NCSO~ C5 " "Info: Pin ~ALTERA_NCSO~ is reserved at location C5" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_NCSO~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_NCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 241 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ A4 " "Info: Pin ~ALTERA_DCLK~ is reserved at location A4" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 243 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 14 " "Critical Warning: No exact pin location assignment(s) for 14 pins of 14 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ser_data_o " "Info: Pin ser_data_o not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { ser_data_o } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 13 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ser_data_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 18 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_o " "Info: Pin en_o not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { en_o } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 14 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { en_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 19 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "busy_o " "Info: Pin busy_o not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { busy_o } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 16 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { busy_o } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 20 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk_i " "Info: Pin clk_i not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { clk_i } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 9 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rst_i " "Info: Pin rst_i not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rst_i } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 8 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en_i " "Info: Pin en_i not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { en_i } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 10 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { en_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 17 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[0\] " "Info: Pin prl_data_i\[0\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[0] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 7 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[1\] " "Info: Pin prl_data_i\[1\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[1] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 8 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[2\] " "Info: Pin prl_data_i\[2\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[2] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 9 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[3\] " "Info: Pin prl_data_i\[3\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[3] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 10 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[4\] " "Info: Pin prl_data_i\[4\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[4] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 11 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[5\] " "Info: Pin prl_data_i\[5\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[5] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 12 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[6\] " "Info: Pin prl_data_i\[6\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[6] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 13 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prl_data_i\[7\] " "Info: Pin prl_data_i\[7\] not assigned to an exact location on the device" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { prl_data_i[7] } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 11 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { prl_data_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 14 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "par_to_ser.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'par_to_ser.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "Info: The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 0 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_i~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n)) " "Info: Automatically promoted node clk_i~input (placed in PIN J7 (CLK13, DIFFCLK_7n, REFCLK0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G17 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G17" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 9 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 218 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_i~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p)) " "Info: Automatically promoted node rst_i~input (placed in PIN J6 (CLK12, DIFFCLK_7p, REFCLK0p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 8 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst_i~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 219 5147 6155 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "12 unused 2.5V 9 3 0 " "Info: Number of I/O pins in group: 12 (unused VREF, 2.5V VCCIO, 9 input, 3 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "Info: I/O standards used: 2.5 V." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "QL0 does not use undetermined 0 0 " "Info: I/O bank number QL0 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 7 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3A does not use undetermined 2 0 " "Info: I/O bank number 3A does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 12 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 14 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8A does not use undetermined 0 2 " "Info: I/O bank number 8A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  2 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 5 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  5 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 4 0 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  0 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:05 " "Info: Fitter preparation operations ending: elapsed time is 00:00:05" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X22_Y21 X33_Y31 " "Info: Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X22_Y21 to location X33_Y31" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "2 Cyclone IV GX " "Warning: 2 pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing Cyclone IV GX Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_i 2.5 V J7 " "Info: Pin clk_i uses I/O standard 2.5 V at J7" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { clk_i } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 9 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 16 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "rst_i 2.5 V J6 " "Info: Pin rst_i uses I/O standard 2.5 V at J6" {  } { { "/opt/altera/10.1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/10.1/quartus/linux/pin_planner.ppl" { rst_i } } } { "par_to_ser.v" "" { Text "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/par_to_ser.v" 8 0 0 } } { "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/10.1/quartus/linux/TimingClosureFloorplan.fld" "" "" { rst_i } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/steel1004/For MetroTek/Task_3_correction/parallel_to_serial/" { { 0 { 0 ""} 0 15 5147 6155 0}  }  } }  } 0 0 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!d! pins must meet Altera requirements for 3.3, 3.0, and 2.5-V interfaces. Refer to the device Application Note 447 (Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems)." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "343 " "Info: Peak virtual memory: 343 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 30 14:19:34 2011 " "Info: Processing ended: Tue Aug 30 14:19:34 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Info: Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
