

================================================================
== Vitis HLS Report for 'send_data_burst'
================================================================
* Date:           Sat Nov 19 12:22:26 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        stddev-max-sharing
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.390 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    16387|    16387|  0.164 ms|  0.164 ms|  16387|  16387|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_83_1  |    16385|    16385|         3|          1|          1|  16384|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     462|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       0|     836|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     959|    -|
|Register         |        -|     -|     175|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     175|    2257|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+----------------+---------+----+---+----+-----+
    |       Instance      |     Module     | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+----------------+---------+----+---+----+-----+
    |mux_164_16_1_1_U111  |mux_164_16_1_1  |        0|   0|  0|  65|    0|
    |mux_164_16_1_1_U128  |mux_164_16_1_1  |        0|   0|  0|  65|    0|
    |mux_164_16_1_1_U145  |mux_164_16_1_1  |        0|   0|  0|  65|    0|
    |mux_164_16_1_1_U162  |mux_164_16_1_1  |        0|   0|  0|  65|    0|
    |mux_21_16_1_1_U95    |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U96    |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U97    |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U98    |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U99    |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U100   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U101   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U102   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U103   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U104   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U105   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U106   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U107   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U108   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U109   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U110   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U112   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U113   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U114   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U115   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U116   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U117   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U118   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U119   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U120   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U121   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U122   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U123   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U124   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U125   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U126   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U127   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U129   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U130   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U131   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U132   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U133   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U134   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U135   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U136   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U137   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U138   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U139   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U140   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U141   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U142   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U143   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U144   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U146   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U147   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U148   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U149   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U150   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U151   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U152   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U153   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U154   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U155   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U156   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U157   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U158   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U159   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U160   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    |mux_21_16_1_1_U161   |mux_21_16_1_1   |        0|   0|  0|   9|    0|
    +---------------------+----------------+---------+----+---+----+-----+
    |Total                |                |        0|   0|  0| 836|    0|
    +---------------------+----------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln108_fu_1553_p2   |         +|   0|  0|  39|          32|           1|
    |add_ln83_fu_1498_p2    |         +|   0|  0|  22|          15|           1|
    |add_ln97_fu_1677_p2    |         +|   0|  0|  19|          12|           1|
    |add_ln98_fu_1729_p2    |         +|   0|  0|  19|          12|           2|
    |add_ln99_fu_1781_p2    |         +|   0|  0|  19|          12|           2|
    |addr_fu_1626_p2        |         +|   0|  0|  19|          12|          12|
    |i_1_fu_1541_p2         |         +|   0|  0|  39|          32|           1|
    |j_1_fu_1529_p2         |         +|   0|  0|  39|          32|           3|
    |ap_condition_1434      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1447      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1451      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1455      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1459      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1463      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1467      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1470      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1473      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1476      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1479      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1482      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1485      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1488      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1491      |       and|   0|  0|   2|           1|           1|
    |ap_condition_1494      |       and|   0|  0|   2|           1|           1|
    |icmp_ln103_fu_1535_p2  |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln106_fu_1547_p2  |      icmp|   0|  0|  20|          32|           7|
    |icmp_ln83_fu_1492_p2   |      icmp|   0|  0|  13|          15|          16|
    |i_2_fu_1559_p3         |    select|   0|  0|  32|           1|           1|
    |i_3_fu_1575_p3         |    select|   0|  0|  32|           1|          32|
    |j_2_fu_1591_p3         |    select|   0|  0|  32|           1|           1|
    |reg_id_1_fu_1567_p3    |    select|   0|  0|  32|           1|          32|
    |reg_id_2_fu_1583_p3    |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 462|         260|         169|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_fu_128                 |   9|          2|   32|         64|
    |idx_fu_140               |   9|          2|   15|         30|
    |j_fu_136                 |   9|          2|   32|         64|
    |reg_file_0_0_address0    |  14|          3|   11|         33|
    |reg_file_0_0_address1    |  14|          3|   11|         33|
    |reg_file_0_1_address0    |  14|          3|   11|         33|
    |reg_file_0_1_address1    |  14|          3|   11|         33|
    |reg_file_10_0_address0   |  14|          3|   11|         33|
    |reg_file_10_0_address1   |  14|          3|   11|         33|
    |reg_file_10_1_address0   |  14|          3|   11|         33|
    |reg_file_10_1_address1   |  14|          3|   11|         33|
    |reg_file_11_0_address0   |  14|          3|   11|         33|
    |reg_file_11_0_address1   |  14|          3|   11|         33|
    |reg_file_11_1_address0   |  14|          3|   11|         33|
    |reg_file_11_1_address1   |  14|          3|   11|         33|
    |reg_file_12_0_address0   |  14|          3|   11|         33|
    |reg_file_12_0_address1   |  14|          3|   11|         33|
    |reg_file_12_1_address0   |  14|          3|   11|         33|
    |reg_file_12_1_address1   |  14|          3|   11|         33|
    |reg_file_13_0_address0   |  14|          3|   11|         33|
    |reg_file_13_0_address1   |  14|          3|   11|         33|
    |reg_file_13_1_address0   |  14|          3|   11|         33|
    |reg_file_13_1_address1   |  14|          3|   11|         33|
    |reg_file_14_0_address0   |  14|          3|   11|         33|
    |reg_file_14_0_address1   |  14|          3|   11|         33|
    |reg_file_14_1_address0   |  14|          3|   11|         33|
    |reg_file_14_1_address1   |  14|          3|   11|         33|
    |reg_file_15_0_address0   |  14|          3|   11|         33|
    |reg_file_15_0_address1   |  14|          3|   11|         33|
    |reg_file_15_1_address0   |  14|          3|   11|         33|
    |reg_file_15_1_address1   |  14|          3|   11|         33|
    |reg_file_1_0_address0    |  14|          3|   11|         33|
    |reg_file_1_0_address1    |  14|          3|   11|         33|
    |reg_file_1_1_address0    |  14|          3|   11|         33|
    |reg_file_1_1_address1    |  14|          3|   11|         33|
    |reg_file_2_0_address0    |  14|          3|   11|         33|
    |reg_file_2_0_address1    |  14|          3|   11|         33|
    |reg_file_2_1_address0    |  14|          3|   11|         33|
    |reg_file_2_1_address1    |  14|          3|   11|         33|
    |reg_file_3_0_address0    |  14|          3|   11|         33|
    |reg_file_3_0_address1    |  14|          3|   11|         33|
    |reg_file_3_1_address0    |  14|          3|   11|         33|
    |reg_file_3_1_address1    |  14|          3|   11|         33|
    |reg_file_4_0_address0    |  14|          3|   11|         33|
    |reg_file_4_0_address1    |  14|          3|   11|         33|
    |reg_file_4_1_address0    |  14|          3|   11|         33|
    |reg_file_4_1_address1    |  14|          3|   11|         33|
    |reg_file_5_0_address0    |  14|          3|   11|         33|
    |reg_file_5_0_address1    |  14|          3|   11|         33|
    |reg_file_5_1_address0    |  14|          3|   11|         33|
    |reg_file_5_1_address1    |  14|          3|   11|         33|
    |reg_file_6_0_address0    |  14|          3|   11|         33|
    |reg_file_6_0_address1    |  14|          3|   11|         33|
    |reg_file_6_1_address0    |  14|          3|   11|         33|
    |reg_file_6_1_address1    |  14|          3|   11|         33|
    |reg_file_7_0_address0    |  14|          3|   11|         33|
    |reg_file_7_0_address1    |  14|          3|   11|         33|
    |reg_file_7_1_address0    |  14|          3|   11|         33|
    |reg_file_7_1_address1    |  14|          3|   11|         33|
    |reg_file_8_0_address0    |  14|          3|   11|         33|
    |reg_file_8_0_address1    |  14|          3|   11|         33|
    |reg_file_8_1_address0    |  14|          3|   11|         33|
    |reg_file_8_1_address1    |  14|          3|   11|         33|
    |reg_file_9_0_address0    |  14|          3|   11|         33|
    |reg_file_9_0_address1    |  14|          3|   11|         33|
    |reg_file_9_1_address0    |  14|          3|   11|         33|
    |reg_file_9_1_address1    |  14|          3|   11|         33|
    |reg_id_fu_132            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 959|        206|  818|       2340|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------+----+----+-----+-----------+
    |                 Name                | FF | LUT| Bits| Const Bits|
    +-------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                            |   1|   0|    1|          0|
    |ap_done_reg                          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3              |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg     |   1|   0|    1|          0|
    |i_fu_128                             |  32|   0|   32|          0|
    |idx_1_reg_2618                       |  15|   0|   15|          0|
    |idx_1_reg_2618_pp0_iter2_reg         |  15|   0|   15|          0|
    |idx_fu_140                           |  15|   0|   15|          0|
    |j_fu_136                             |  32|   0|   32|          0|
    |reg_id_fu_132                        |  32|   0|   32|          0|
    |trunc_ln11_1_reg_2637                |   1|   0|    1|          0|
    |trunc_ln11_1_reg_2637_pp0_iter2_reg  |   1|   0|    1|          0|
    |trunc_ln11_reg_2632                  |   6|   0|    6|          0|
    |trunc_ln83_reg_2627                  |  12|   0|   12|          0|
    |trunc_ln96_reg_2705                  |   4|   0|    4|          0|
    |trunc_ln96_reg_2705_pp0_iter2_reg    |   4|   0|    4|          0|
    +-------------------------------------+----+----+-----+-----------+
    |Total                                | 175|   0|  175|          0|
    +-------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+-----------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |  Source Object  |    C Type    |
+------------------------+-----+-----+------------+-----------------+--------------+
|ap_clk                  |   in|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|ap_rst                  |   in|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|ap_start                |   in|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|ap_done                 |  out|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|ap_idle                 |  out|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|ap_ready                |  out|    1|  ap_ctrl_hs|  send_data_burst|  return value|
|data_out_address0       |  out|   14|   ap_memory|         data_out|         array|
|data_out_ce0            |  out|    1|   ap_memory|         data_out|         array|
|data_out_we0            |  out|    1|   ap_memory|         data_out|         array|
|data_out_d0             |  out|   64|   ap_memory|         data_out|         array|
|reg_file_0_0_address0   |  out|   11|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_ce0        |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_q0         |   in|   16|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_address1   |  out|   11|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_ce1        |  out|    1|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_0_q1         |   in|   16|   ap_memory|     reg_file_0_0|         array|
|reg_file_0_1_address0   |  out|   11|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_ce0        |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_q0         |   in|   16|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_address1   |  out|   11|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_ce1        |  out|    1|   ap_memory|     reg_file_0_1|         array|
|reg_file_0_1_q1         |   in|   16|   ap_memory|     reg_file_0_1|         array|
|reg_file_1_0_address0   |  out|   11|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_ce0        |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_q0         |   in|   16|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_address1   |  out|   11|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_ce1        |  out|    1|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_0_q1         |   in|   16|   ap_memory|     reg_file_1_0|         array|
|reg_file_1_1_address0   |  out|   11|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_ce0        |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_q0         |   in|   16|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_address1   |  out|   11|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_ce1        |  out|    1|   ap_memory|     reg_file_1_1|         array|
|reg_file_1_1_q1         |   in|   16|   ap_memory|     reg_file_1_1|         array|
|reg_file_2_0_address0   |  out|   11|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_ce0        |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_q0         |   in|   16|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_address1   |  out|   11|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_ce1        |  out|    1|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_0_q1         |   in|   16|   ap_memory|     reg_file_2_0|         array|
|reg_file_2_1_address0   |  out|   11|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_ce0        |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_q0         |   in|   16|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_address1   |  out|   11|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_ce1        |  out|    1|   ap_memory|     reg_file_2_1|         array|
|reg_file_2_1_q1         |   in|   16|   ap_memory|     reg_file_2_1|         array|
|reg_file_3_0_address0   |  out|   11|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_ce0        |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_q0         |   in|   16|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_address1   |  out|   11|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_ce1        |  out|    1|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_0_q1         |   in|   16|   ap_memory|     reg_file_3_0|         array|
|reg_file_3_1_address0   |  out|   11|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_ce0        |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_q0         |   in|   16|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_address1   |  out|   11|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_ce1        |  out|    1|   ap_memory|     reg_file_3_1|         array|
|reg_file_3_1_q1         |   in|   16|   ap_memory|     reg_file_3_1|         array|
|reg_file_4_0_address0   |  out|   11|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_ce0        |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_q0         |   in|   16|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_address1   |  out|   11|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_ce1        |  out|    1|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_0_q1         |   in|   16|   ap_memory|     reg_file_4_0|         array|
|reg_file_4_1_address0   |  out|   11|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_ce0        |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_q0         |   in|   16|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_address1   |  out|   11|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_ce1        |  out|    1|   ap_memory|     reg_file_4_1|         array|
|reg_file_4_1_q1         |   in|   16|   ap_memory|     reg_file_4_1|         array|
|reg_file_5_0_address0   |  out|   11|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_ce0        |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_q0         |   in|   16|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_address1   |  out|   11|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_ce1        |  out|    1|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_0_q1         |   in|   16|   ap_memory|     reg_file_5_0|         array|
|reg_file_5_1_address0   |  out|   11|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_ce0        |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_q0         |   in|   16|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_address1   |  out|   11|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_ce1        |  out|    1|   ap_memory|     reg_file_5_1|         array|
|reg_file_5_1_q1         |   in|   16|   ap_memory|     reg_file_5_1|         array|
|reg_file_6_0_address0   |  out|   11|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_ce0        |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_q0         |   in|   16|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_address1   |  out|   11|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_ce1        |  out|    1|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_0_q1         |   in|   16|   ap_memory|     reg_file_6_0|         array|
|reg_file_6_1_address0   |  out|   11|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_ce0        |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_q0         |   in|   16|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_address1   |  out|   11|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_ce1        |  out|    1|   ap_memory|     reg_file_6_1|         array|
|reg_file_6_1_q1         |   in|   16|   ap_memory|     reg_file_6_1|         array|
|reg_file_7_0_address0   |  out|   11|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_ce0        |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_q0         |   in|   16|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_address1   |  out|   11|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_ce1        |  out|    1|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_0_q1         |   in|   16|   ap_memory|     reg_file_7_0|         array|
|reg_file_7_1_address0   |  out|   11|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_ce0        |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_q0         |   in|   16|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_address1   |  out|   11|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_ce1        |  out|    1|   ap_memory|     reg_file_7_1|         array|
|reg_file_7_1_q1         |   in|   16|   ap_memory|     reg_file_7_1|         array|
|reg_file_8_0_address0   |  out|   11|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_0_ce0        |  out|    1|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_0_q0         |   in|   16|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_0_address1   |  out|   11|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_0_ce1        |  out|    1|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_0_q1         |   in|   16|   ap_memory|     reg_file_8_0|         array|
|reg_file_8_1_address0   |  out|   11|   ap_memory|     reg_file_8_1|         array|
|reg_file_8_1_ce0        |  out|    1|   ap_memory|     reg_file_8_1|         array|
|reg_file_8_1_q0         |   in|   16|   ap_memory|     reg_file_8_1|         array|
|reg_file_8_1_address1   |  out|   11|   ap_memory|     reg_file_8_1|         array|
|reg_file_8_1_ce1        |  out|    1|   ap_memory|     reg_file_8_1|         array|
|reg_file_8_1_q1         |   in|   16|   ap_memory|     reg_file_8_1|         array|
|reg_file_9_0_address0   |  out|   11|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_0_ce0        |  out|    1|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_0_q0         |   in|   16|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_0_address1   |  out|   11|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_0_ce1        |  out|    1|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_0_q1         |   in|   16|   ap_memory|     reg_file_9_0|         array|
|reg_file_9_1_address0   |  out|   11|   ap_memory|     reg_file_9_1|         array|
|reg_file_9_1_ce0        |  out|    1|   ap_memory|     reg_file_9_1|         array|
|reg_file_9_1_q0         |   in|   16|   ap_memory|     reg_file_9_1|         array|
|reg_file_9_1_address1   |  out|   11|   ap_memory|     reg_file_9_1|         array|
|reg_file_9_1_ce1        |  out|    1|   ap_memory|     reg_file_9_1|         array|
|reg_file_9_1_q1         |   in|   16|   ap_memory|     reg_file_9_1|         array|
|reg_file_10_0_address0  |  out|   11|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_0_ce0       |  out|    1|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_0_q0        |   in|   16|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_0_address1  |  out|   11|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_0_ce1       |  out|    1|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_0_q1        |   in|   16|   ap_memory|    reg_file_10_0|         array|
|reg_file_10_1_address0  |  out|   11|   ap_memory|    reg_file_10_1|         array|
|reg_file_10_1_ce0       |  out|    1|   ap_memory|    reg_file_10_1|         array|
|reg_file_10_1_q0        |   in|   16|   ap_memory|    reg_file_10_1|         array|
|reg_file_10_1_address1  |  out|   11|   ap_memory|    reg_file_10_1|         array|
|reg_file_10_1_ce1       |  out|    1|   ap_memory|    reg_file_10_1|         array|
|reg_file_10_1_q1        |   in|   16|   ap_memory|    reg_file_10_1|         array|
|reg_file_11_0_address0  |  out|   11|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_0_ce0       |  out|    1|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_0_q0        |   in|   16|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_0_address1  |  out|   11|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_0_ce1       |  out|    1|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_0_q1        |   in|   16|   ap_memory|    reg_file_11_0|         array|
|reg_file_11_1_address0  |  out|   11|   ap_memory|    reg_file_11_1|         array|
|reg_file_11_1_ce0       |  out|    1|   ap_memory|    reg_file_11_1|         array|
|reg_file_11_1_q0        |   in|   16|   ap_memory|    reg_file_11_1|         array|
|reg_file_11_1_address1  |  out|   11|   ap_memory|    reg_file_11_1|         array|
|reg_file_11_1_ce1       |  out|    1|   ap_memory|    reg_file_11_1|         array|
|reg_file_11_1_q1        |   in|   16|   ap_memory|    reg_file_11_1|         array|
|reg_file_12_0_address0  |  out|   11|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_0_ce0       |  out|    1|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_0_q0        |   in|   16|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_0_address1  |  out|   11|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_0_ce1       |  out|    1|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_0_q1        |   in|   16|   ap_memory|    reg_file_12_0|         array|
|reg_file_12_1_address0  |  out|   11|   ap_memory|    reg_file_12_1|         array|
|reg_file_12_1_ce0       |  out|    1|   ap_memory|    reg_file_12_1|         array|
|reg_file_12_1_q0        |   in|   16|   ap_memory|    reg_file_12_1|         array|
|reg_file_12_1_address1  |  out|   11|   ap_memory|    reg_file_12_1|         array|
|reg_file_12_1_ce1       |  out|    1|   ap_memory|    reg_file_12_1|         array|
|reg_file_12_1_q1        |   in|   16|   ap_memory|    reg_file_12_1|         array|
|reg_file_13_0_address0  |  out|   11|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_0_ce0       |  out|    1|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_0_q0        |   in|   16|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_0_address1  |  out|   11|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_0_ce1       |  out|    1|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_0_q1        |   in|   16|   ap_memory|    reg_file_13_0|         array|
|reg_file_13_1_address0  |  out|   11|   ap_memory|    reg_file_13_1|         array|
|reg_file_13_1_ce0       |  out|    1|   ap_memory|    reg_file_13_1|         array|
|reg_file_13_1_q0        |   in|   16|   ap_memory|    reg_file_13_1|         array|
|reg_file_13_1_address1  |  out|   11|   ap_memory|    reg_file_13_1|         array|
|reg_file_13_1_ce1       |  out|    1|   ap_memory|    reg_file_13_1|         array|
|reg_file_13_1_q1        |   in|   16|   ap_memory|    reg_file_13_1|         array|
|reg_file_14_0_address0  |  out|   11|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_0_ce0       |  out|    1|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_0_q0        |   in|   16|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_0_address1  |  out|   11|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_0_ce1       |  out|    1|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_0_q1        |   in|   16|   ap_memory|    reg_file_14_0|         array|
|reg_file_14_1_address0  |  out|   11|   ap_memory|    reg_file_14_1|         array|
|reg_file_14_1_ce0       |  out|    1|   ap_memory|    reg_file_14_1|         array|
|reg_file_14_1_q0        |   in|   16|   ap_memory|    reg_file_14_1|         array|
|reg_file_14_1_address1  |  out|   11|   ap_memory|    reg_file_14_1|         array|
|reg_file_14_1_ce1       |  out|    1|   ap_memory|    reg_file_14_1|         array|
|reg_file_14_1_q1        |   in|   16|   ap_memory|    reg_file_14_1|         array|
|reg_file_15_0_address0  |  out|   11|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_0_ce0       |  out|    1|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_0_q0        |   in|   16|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_0_address1  |  out|   11|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_0_ce1       |  out|    1|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_0_q1        |   in|   16|   ap_memory|    reg_file_15_0|         array|
|reg_file_15_1_address0  |  out|   11|   ap_memory|    reg_file_15_1|         array|
|reg_file_15_1_ce0       |  out|    1|   ap_memory|    reg_file_15_1|         array|
|reg_file_15_1_q0        |   in|   16|   ap_memory|    reg_file_15_1|         array|
|reg_file_15_1_address1  |  out|   11|   ap_memory|    reg_file_15_1|         array|
|reg_file_15_1_ce1       |  out|    1|   ap_memory|    reg_file_15_1|         array|
|reg_file_15_1_q1        |   in|   16|   ap_memory|    reg_file_15_1|         array|
+------------------------+-----+-----+------------+-----------------+--------------+

