
*** Running vivado
    with args -log design_1_conv_kernel_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_conv_kernel_0_0.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_conv_kernel_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junsang/projects/EE511/hw4/resnet_src1/resnet_src1/solution1/impl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
Command: synth_design -top design_1_conv_kernel_0_0 -part xck26-sfvc784-2LV-c -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 9490
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3114.066 ; gain = 219.828 ; free physical = 3686 ; free virtual = 6853
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_conv_kernel_0_0' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ip/design_1_conv_kernel_0_0/synth/design_1_conv_kernel_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_controller' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_controller.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_controller' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_controller.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_flow_control_loop_pipe_sequential_init' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_flow_control_loop_pipe_sequential_init' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_flow_control_loop_pipe_sequential_init.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_load_input' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_load_input_Pipeline_load_input_loop6' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop6.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32s_32s_32_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32s_32s_32_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_load_input_Pipeline_load_input_loop6' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop6.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input_Pipeline_load_input_loop14_load_input_loop15.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_34ns_65_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_34ns_65_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_32ns_64_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_32ns_64_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_32ns_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_7ns_38_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_7ns_38_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_7ns_38_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_7ns_38_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_37ns_70_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_37ns_70_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_37ns_70_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_37ns_70_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_68ns_102_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_68ns_102_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_load_input' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_load_input.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_PE' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_PE_Pipeline_pe_loop11_pe_loop12' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop11_pe_loop12.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_PE_Pipeline_pe_loop11_pe_loop12' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop11_pe_loop12.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_PE_Pipeline_pe_loop18' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop18.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6157] synthesizing module 'LUT1' [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'LUT1' (0#1) [/tools/Xilinx/Vivado/2022.1/scripts/rt/data/unisim_comp.v:62648]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_PE_Pipeline_pe_loop18' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop18.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_PE_Pipeline_pe_loop20_pe_loop21' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop20_pe_loop21.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mux_73_32_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mux_73_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mux_73_32_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mux_73_32_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_PE_Pipeline_pe_loop20_pe_loop21' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE_Pipeline_pe_loop20_pe_loop21.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_30ns_64_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_30ns_64_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_30ns_64_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_30ns_64_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_38ns_70_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_38ns_70_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_38ns_70_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_38ns_70_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_60ns_96_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_60ns_96_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_60ns_96_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_60ns_96_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_PE' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_load_weight_loop9' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_load_weight_loop9.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_load_weight_loop9' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_load_weight_loop9.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_skip_conn_loop1_skip_conn_loop3_skip_conn_loop5_skip_conn_l.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_sotre_output_loop6' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_sotre_output_loop6.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_sotre_output_loop6' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_sotre_output_loop6.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_max_pool' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_64ns_96_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_64ns_96_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_64ns_96_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_64ns_96_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_max_pool' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_max_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_avg_pool' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_avg_pool_Pipeline_avg_pool_loop1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool_Pipeline_avg_pool_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_avg_pool_Pipeline_avg_pool_loop1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool_Pipeline_avg_pool_loop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_avg_pool' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_avg_pool.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_fc_loop1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_fc_loop1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_fc_loop1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_fc_loop1.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3.v:10]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_conv_kernel_Pipeline_conv_kernel_loop3.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_control_s_axi' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_control_s_axi.v:7]
INFO: [Synth 8-155] case statement is not full and has no default [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_control_s_axi.v:263]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_control_s_axi' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_control_s_axi.v:7]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_store' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized0' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_mem' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_mem' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized0' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized0' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized0' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized2' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized2' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_store' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:780]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_load' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized3' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_mem__parameterized0' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_mem__parameterized0' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2918]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized3' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_load' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:324]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_write' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized4' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized2' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized2' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized4' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_throttle' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized0' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized0' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized5' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized3' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized3' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized5' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized6' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized4' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_srl__parameterized4' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2864]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_fifo__parameterized6' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2686]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_throttle' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2360]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2352]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2355]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_write' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:1852]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_read' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:1468]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized2' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized2' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:2584]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:1844]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi_read' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:1468]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_gmem0_m_axi' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_gmem0_m_axi.v:11]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_70ns_102_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_70ns_102_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_70ns_102_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_70ns_102_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_100ns_134_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_100ns_134_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_100ns_134_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_100ns_134_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_130ns_166_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_130ns_166_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_130ns_166_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_130ns_166_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_33ns_35ns_67_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_33ns_35ns_67_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_33ns_35ns_67_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_33ns_35ns_67_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_31ns_7ns_39_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_31ns_7ns_39_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_31ns_7ns_39_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_31ns_7ns_39_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_30ns_38ns_71_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_38ns_71_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_30ns_38ns_71_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_38ns_71_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_mul_32ns_69ns_103_1_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_69ns_103_1_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_mul_32ns_69ns_103_1_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_69ns_103_1_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/ip/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip.v:53]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fifo_w32_d9_S' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fifo_w32_d9_S.v:43]
INFO: [Synth 8-6157] synthesizing module 'conv_kernel_fifo_w32_d9_S_shiftReg' [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fifo_w32_d9_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fifo_w32_d9_S_shiftReg' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fifo_w32_d9_S.v:9]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel_fifo_w32_d9_S' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_fifo_w32_d9_S.v:43]
INFO: [Synth 8-6155] done synthesizing module 'conv_kernel' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel.v:10]
INFO: [Synth 8-6155] done synthesizing module 'design_1_conv_kernel_0_0' (0#1) [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ip/design_1_conv_kernel_0_0/synth/design_1_conv_kernel_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_control_s_axi.v:369]
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized39 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized21 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized45 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_ne_im is either unconnected or has no load
WARNING: [Synth 8-7129] Port CARRYS_OUT[0] in module compare_eq_im__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized106 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tuser[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tlast in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclken in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aresetn in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tuser[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_a_tlast in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tuser[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_b_tlast in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tvalid in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[31] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[30] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[29] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[28] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[27] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[26] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[25] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[24] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[23] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[22] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[21] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[20] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[19] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[18] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[17] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[16] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[15] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[14] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[13] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[12] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[11] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[10] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[9] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[8] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[7] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[6] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[5] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[4] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[3] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[2] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[1] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tdata[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tuser[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_c_tlast in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[7] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[6] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[2] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[1] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tdata[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tuser[0] in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axis_operation_tlast in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axis_result_tready in module floating_point_v7_1_14_viv__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CE in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SCLR in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSET in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SINIT in module xbip_pipe_v3_0_6_viv__parameterized57 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[11] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[10] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[9] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DEC_OP_STATE[8] in module flt_dec_op__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port CLK in module flt_dec_op__parameterized0 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3437.418 ; gain = 543.180 ; free physical = 3353 ; free virtual = 6548
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3449.293 ; gain = 555.055 ; free physical = 3468 ; free virtual = 6663
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 3449.293 ; gain = 555.055 ; free physical = 3468 ; free virtual = 6663
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3460.262 ; gain = 0.000 ; free physical = 3413 ; free virtual = 6603
INFO: [Netlist 29-17] Analyzing 1686 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ip/design_1_conv_kernel_0_0/constraints/conv_kernel_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ip/design_1_conv_kernel_0_0/constraints/conv_kernel_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.runs/design_1_conv_kernel_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.runs/design_1_conv_kernel_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3620.098 ; gain = 0.000 ; free physical = 5085 ; free virtual = 8275
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 5 instances
  FDE => FDRE: 11 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.76 . Memory (MB): peak = 3620.098 ; gain = 0.000 ; free physical = 5058 ; free virtual = 8249
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3620.098 ; gain = 725.859 ; free physical = 5059 ; free virtual = 8249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3620.098 ; gain = 725.859 ; free physical = 5059 ; free virtual = 8249
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.runs/design_1_conv_kernel_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 3620.098 ; gain = 725.859 ; free physical = 5059 ; free virtual = 8249
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
WARNING: [Synth 8-3936] Found unconnected internal register 'bound362_reg_10992_reg' and it is trimmed from '64' to '60' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE.v:2214]
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_ln172_3_reg_10827_reg' and it is trimmed from '70' to '68' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_PE.v:2285]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'conv_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'conv_kernel_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_kernel_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized2'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'conv_kernel_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'conv_kernel_control_s_axi'
INFO: [Synth 8-7082] The signal mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_kernel_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'conv_kernel_gmem0_m_axi_reg_slice__parameterized2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:47 . Memory (MB): peak = 3620.098 ; gain = 725.859 ; free physical = 7423 ; free virtual = 10619
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUB_DELAY' (delay__parameterized0) to 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/ALIGN_BLK/SUBTRACT_PREADD_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/NORM/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/fadd_32ns_32ns_32_4_no_dsp_1_U197/conv_kernel_fadd_32ns_32ns_32_4_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/mul_32ns_34ns_65_1_1_U264' (conv_kernel_mul_32ns_34ns_65_1_1) to 'inst/grp_PE_fu_594/mul_32ns_34ns_65_1_1_U267'
INFO: [Synth 8-223] decloning instance 'inst/grp_PE_fu_594/mul_32ns_34ns_65_1_1_U265' (conv_kernel_mul_32ns_34ns_65_1_1) to 'inst/grp_PE_fu_594/mul_32ns_34ns_65_1_1_U266'
INFO: [Synth 8-223] decloning instance 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized29) to 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized29) to 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68/fdiv_32ns_32ns_32_9_no_dsp_1_U392/conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/mul_32ns_34ns_65_1_1_U424' (conv_kernel_mul_32ns_34ns_65_1_1) to 'inst/mul_32ns_34ns_65_1_1_U435'
INFO: [Synth 8-223] decloning instance 'inst/mul_32ns_34ns_65_1_1_U426' (conv_kernel_mul_32ns_34ns_65_1_1) to 'inst/mul_32ns_34ns_65_1_1_U436'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U444/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U444/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U444/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fmul_32ns_32ns_32_3_max_dsp_1_U444/conv_kernel_fmul_32ns_32ns_32_3_max_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/faddfsub_32ns_32ns_32_4_full_dsp_1_U445/conv_kernel_faddfsub_32ns_32ns_32_4_full_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/fcmp_32ns_32ns_1_2_no_dsp_1_U446/conv_kernel_fcmp_32ns_32ns_1_2_no_dsp_1_ip_u/inst/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: A*B2.
DSP Report: register f_out_fu_144_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register f_out_fu_144_reg is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U31/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: operator mul_32s_32s_32_1_1_U31/dout is absorbed into DSP mul_32s_32s_32_1_1_U31/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U32/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: operator mul_32s_32s_32_1_1_U32/dout is absorbed into DSP mul_32s_32s_32_1_1_U32/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A*B2.
DSP Report: register tmp4_mid1_reg_1054_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp4_mid1_reg_1054_reg is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U37/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: operator mul_32s_32s_32_1_1_U37/dout is absorbed into DSP mul_32s_32s_32_1_1_U37/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A*B2.
DSP Report: register tmp4_mid165_reg_1029_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp4_mid165_reg_1029_reg is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U35/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: operator mul_32s_32s_32_1_1_U35/dout is absorbed into DSP mul_32s_32s_32_1_1_U35/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A*B2.
DSP Report: register tmp4_mid122_reg_1040_reg is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp4_mid122_reg_1040_reg is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U36/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: operator mul_32s_32s_32_1_1_U36/dout is absorbed into DSP mul_32s_32s_32_1_1_U36/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A*B2.
DSP Report: register mul_ln48_1_reg_1014_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln48_1_reg_1014_reg is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U34/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: operator mul_32s_32s_32_1_1_U34/dout is absorbed into DSP mul_32s_32s_32_1_1_U34/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A*B2.
DSP Report: register tmp4_reg_1000_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp4_reg_1000_reg is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U33/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
DSP Report: operator mul_32s_32s_32_1_1_U33/dout is absorbed into DSP mul_32s_32s_32_1_1_U33/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U49/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U49/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U49/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U49/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
DSP Report: operator mul_32s_32s_32_1_1_U49/dout is absorbed into DSP mul_32s_32s_32_1_1_U49/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_37ns_70_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_32ns_64_1_1.v:19]
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U65/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U65/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U65/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U65/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U65/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U65/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U66/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U66/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U66/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U66/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U66/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U66/dout.
DSP Report: Generating DSP mul_30ns_37ns_70_1_1_U71/dout, operation Mode is: A*B2.
DSP Report: register tmp_2_reg_572_reg is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: Generating DSP mul_ln46_3_reg_630_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_2_reg_572_reg is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: register mul_ln46_3_reg_630_reg is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: Generating DSP mul_30ns_37ns_70_1_1_U71/dout, operation Mode is: A2*B.
DSP Report: register mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U71/dout.
DSP Report: Generating DSP mul_ln46_3_reg_630_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln46_3_reg_630_reg is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: register mul_ln46_3_reg_630_reg is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U71/dout is absorbed into DSP mul_ln46_3_reg_630_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U68/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U68/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: operator mul_32s_32s_32_1_1_U68/dout is absorbed into DSP mul_32s_32s_32_1_1_U68/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U67/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U67/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U67/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U67/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: operator mul_32s_32s_32_1_1_U67/dout is absorbed into DSP mul_32s_32s_32_1_1_U67/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: Generating DSP mul_ln46_4_reg_636_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln46_4_reg_636_reg is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U72/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: Generating DSP mul_ln46_4_reg_636_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln46_4_reg_636_reg is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U72/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U72/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U72/dout.
DSP Report: Generating DSP mul_ln46_4_reg_636_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_ln46_4_reg_636_reg is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U72/dout is absorbed into DSP mul_ln46_4_reg_636_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP bound158_reg_619_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound158_reg_619_reg is absorbed into DSP bound158_reg_619_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP bound158_reg_619_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP bound158_reg_619_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U69/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U69/dout.
DSP Report: Generating DSP bound158_reg_619_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound158_reg_619_reg is absorbed into DSP bound158_reg_619_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP bound158_reg_619_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U69/dout is absorbed into DSP bound158_reg_619_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_38ns_70_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_70ns_102_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
WARNING: [Synth 8-6014] Unused sequential element select_ln125_7_reg_2735_reg was removed.  [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel.v:2892]
WARNING: [Synth 8-6014] Unused sequential element mul_ln127_reg_2697_reg was removed.  [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32ns_38ns_70_1_1_U423/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U423/dout.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U423/dout.
DSP Report: Generating DSP bound25_reg_2623_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound25_reg_2623_reg is absorbed into DSP bound25_reg_2623_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP bound25_reg_2623_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP bound25_reg_2623_reg.
DSP Report: Generating DSP mul_32ns_38ns_70_1_1_U423/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U423/dout.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U423/dout.
DSP Report: Generating DSP bound25_reg_2623_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound25_reg_2623_reg is absorbed into DSP bound25_reg_2623_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP bound25_reg_2623_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U423/dout is absorbed into DSP bound25_reg_2623_reg.
DSP Report: Generating DSP mul_30ns_70ns_102_1_1_U425/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: Generating DSP bound45_reg_2650_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound45_reg_2650_reg is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: Generating DSP mul_30ns_70ns_102_1_1_U425/dout, operation Mode is: A2*B.
DSP Report: register mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: Generating DSP mul_30ns_70ns_102_1_1_U425/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: Generating DSP bound45_reg_2650_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register bound45_reg_2650_reg is absorbed into DSP bound45_reg_2650_reg.
DSP Report: register bound45_reg_2650_reg is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: Generating DSP mul_30ns_70ns_102_1_1_U425/dout, operation Mode is: A2*B.
DSP Report: register mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: Generating DSP mul_30ns_70ns_102_1_1_U425/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP mul_30ns_70ns_102_1_1_U425/dout.
DSP Report: Generating DSP bound45_reg_2650_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register bound45_reg_2650_reg is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: operator mul_30ns_70ns_102_1_1_U425/dout is absorbed into DSP bound45_reg_2650_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U429/dout, operation Mode is: A*B2.
DSP Report: register f_out_reg_441_reg is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: Generating DSP mul_ln127_reg_2697_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register f_out_reg_441_reg is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: register mul_ln127_reg_2697_reg is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U429/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_32s_32s_32_1_1_U429/dout.
DSP Report: Generating DSP mul_ln127_reg_2697_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln127_reg_2697_reg is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: register mul_ln127_reg_2697_reg is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: operator mul_32s_32s_32_1_1_U429/dout is absorbed into DSP mul_ln127_reg_2697_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U430/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_32s_32s_32_1_1_U430/dout.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_32s_32s_32_1_1_U430/dout.
DSP Report: Generating DSP mul_ln127_1_reg_2722_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln127_1_reg_2722_reg is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U430/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_32s_32s_32_1_1_U430/dout.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_32s_32s_32_1_1_U430/dout.
DSP Report: Generating DSP mul_ln127_1_reg_2722_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln127_1_reg_2722_reg is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: operator mul_32s_32s_32_1_1_U430/dout is absorbed into DSP mul_ln127_1_reg_2722_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U431/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U431/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U431/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U431/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: operator mul_32s_32s_32_1_1_U431/dout is absorbed into DSP mul_32s_32s_32_1_1_U431/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U432/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U432/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U432/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U432/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: operator mul_32s_32s_32_1_1_U432/dout is absorbed into DSP mul_32s_32s_32_1_1_U432/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U433/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U433/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U433/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U433/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: operator mul_32s_32s_32_1_1_U433/dout is absorbed into DSP mul_32s_32s_32_1_1_U433/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U434/dout, operation Mode is: A*B2.
DSP Report: register tmp2_reg_2795_reg is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U434/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp2_reg_2795_reg is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U434/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U434/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
DSP Report: operator mul_32s_32s_32_1_1_U434/dout is absorbed into DSP mul_32s_32s_32_1_1_U434/dout.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[0]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[1]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[2]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[3]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[4]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[5]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[6]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[7]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[8]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[9]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[10]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[11]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[12]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[13]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[14]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[15]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[16]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[17]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[18]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[19]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[20]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[21]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[22]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[23]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[24]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[25]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[26]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[27]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[28]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[29]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[30]' (FDRE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter2_p_0_reg_195_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter2_p_0_reg_195_reg[31] )
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[0]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[1]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[2]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[3]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[4]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[5]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[6]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[7]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[8]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[9]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[10]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[11]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[12]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[13]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[14]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[15]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[16]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[17]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[18]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[19]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[20]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[21]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[22]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[23]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[24]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[25]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[25]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[26]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[26]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[27]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[27]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[28]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[28]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[29]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[29]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[30]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[30]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter3_p_0_reg_195_reg[31]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[0]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[1]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[2]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[2]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[3]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[3]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[4]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[4]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[5]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[5]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[6]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[6]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[7]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[7]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[8]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[8]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[9]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[9]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[10]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[10]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[11]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[11]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[12]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[12]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[13]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[13]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[14]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[14]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[15]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[15]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[16]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[16]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[17]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[17]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[18]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[18]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[19]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[19]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[20]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[20]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[21]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[21]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[22]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[22]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[23]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[23]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[24]'
INFO: [Synth 8-3886] merging instance 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[24]' (FDE) to 'grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_phi_reg_pp0_iter4_p_0_reg_195_reg[25]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_32s_32s_32_1_1_U429/dout__0 )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop6_fu_238/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop6_fu_238/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_kernel_Pipeline_conv_kernel_loop2_fu_566/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_kernel_Pipeline_conv_kernel_loop3_fu_710/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_kernel_Pipeline_load_weight_loop9_fu_609/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_load_weight_loop9_fu_609/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter3_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter4_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter5_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter6_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter7_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter8_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter9_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter10_p_0_reg_195_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_load_input_fu_575/grp_load_input_Pipeline_load_input_loop14_load_input_loop15_fu_254/\ap_phi_reg_pp0_iter11_p_0_reg_195_reg[31] )
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/LOGIC_SPEED.OP/EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_38ns_70_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_34ns_65_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_30ns_64_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 6 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_60ns_96_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_37ns_70_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v:19]
DSP Report: Generating DSP mul_32ns_38ns_70_1_1_U272/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U272/dout.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U272/dout.
DSP Report: Generating DSP bound188_reg_11011_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound188_reg_11011_reg is absorbed into DSP bound188_reg_11011_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP bound188_reg_11011_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP bound188_reg_11011_reg.
DSP Report: Generating DSP mul_32ns_38ns_70_1_1_U272/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U272/dout.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP mul_32ns_38ns_70_1_1_U272/dout.
DSP Report: Generating DSP bound188_reg_11011_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound188_reg_11011_reg is absorbed into DSP bound188_reg_11011_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP bound188_reg_11011_reg.
DSP Report: operator mul_32ns_38ns_70_1_1_U272/dout is absorbed into DSP bound188_reg_11011_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U264/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U264/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U264/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U264/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U264/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U264/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U265/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U265/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U265/dout, operation Mode is: A*(B:0x4925).
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: Generating DSP mul_32ns_34ns_65_1_1_U265/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: operator mul_32ns_34ns_65_1_1_U265/dout is absorbed into DSP mul_32ns_34ns_65_1_1_U265/dout.
DSP Report: Generating DSP mul_30ns_30ns_64_1_1_U271/dout, operation Mode is: A2*B2.
DSP Report: register tmp_reg_10817_reg is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: register mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: Generating DSP bound362_reg_10992_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_8_reg_10822_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: register tmp_reg_10817_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: register bound362_reg_10992_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP bound362_reg_10992_reg.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP bound362_reg_10992_reg.
DSP Report: Generating DSP mul_30ns_30ns_64_1_1_U271/dout, operation Mode is: A2*B2.
DSP Report: register mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: register mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP mul_30ns_30ns_64_1_1_U271/dout.
DSP Report: Generating DSP bound362_reg_10992_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmp_8_reg_10822_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: register bound362_reg_10992_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: register bound362_reg_10992_reg is absorbed into DSP bound362_reg_10992_reg.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP bound362_reg_10992_reg.
DSP Report: operator mul_30ns_30ns_64_1_1_U271/dout is absorbed into DSP bound362_reg_10992_reg.
DSP Report: Generating DSP mul_32ns_60ns_96_1_1_U273/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: Generating DSP bound369_reg_11016_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound369_reg_11016_reg is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: Generating DSP mul_32ns_60ns_96_1_1_U273/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: Generating DSP bound369_reg_11016_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound369_reg_11016_reg is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: Generating DSP mul_32ns_60ns_96_1_1_U273/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP mul_32ns_60ns_96_1_1_U273/dout.
DSP Report: Generating DSP bound369_reg_11016_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound369_reg_11016_reg is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: operator mul_32ns_60ns_96_1_1_U273/dout is absorbed into DSP bound369_reg_11016_reg.
DSP Report: Generating DSP mul_30ns_37ns_70_1_1_U269/dout, operation Mode is: A*B2.
DSP Report: register tmp_16_reg_10511_reg is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: Generating DSP mul_ln172_3_reg_10827_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmp_16_reg_10511_reg is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: register mul_ln172_3_reg_10827_reg is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: Generating DSP mul_30ns_37ns_70_1_1_U269/dout, operation Mode is: A2*B.
DSP Report: register mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_30ns_37ns_70_1_1_U269/dout.
DSP Report: Generating DSP mul_ln172_3_reg_10827_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register mul_ln172_3_reg_10827_reg is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: register mul_ln172_3_reg_10827_reg is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: operator mul_30ns_37ns_70_1_1_U269/dout is absorbed into DSP mul_ln172_3_reg_10827_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U270/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: Generating DSP mul_ln172_4_reg_10832_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln172_4_reg_10832_reg is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U270/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U270/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: Generating DSP mul_ln172_4_reg_10832_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln172_4_reg_10832_reg is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U270/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U270/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U270/dout.
DSP Report: Generating DSP mul_ln172_4_reg_10832_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_ln172_4_reg_10832_reg is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U270/dout is absorbed into DSP mul_ln172_4_reg_10832_reg.
INFO: [Synth 8-3886] merging instance 'grp_PE_fu_594/bound78_reg_11006_reg[0]' (FDE) to 'grp_PE_fu_594/bound71_reg_11001_reg[0]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop11_pe_loop12_fu_8772/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop11_pe_loop12_fu_8772/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop18_fu_8874/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop20_pe_loop21_fu_8885/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop20_pe_loop21_fu_8885/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6_fu_8763/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_PE_fu_594/grp_PE_Pipeline_pe_loop1_pe_loop3_pe_loop5_pe_loop6_fu_8763/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[47]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[46]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[45]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[44]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[43]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[42]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[41]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[40]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[39]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[38]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[37]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[36]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[35]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[34]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[33]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[32]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[31]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[30]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[29]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[28]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[27]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[26]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[25]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[24]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[23]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[22]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[21]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[20]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[19]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[18]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[17]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[47]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[46]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[45]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[44]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[43]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[42]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[41]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[40]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[39]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[38]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[37]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[36]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[35]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[34]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[33]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[32]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[31]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[30]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[29]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[28]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[27]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[26]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[25]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[24]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[23]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[22]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[21]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[20]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[19]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[18]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound188_reg_11011_reg[17]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[47]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[46]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[45]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[44]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[43]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[42]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[41]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[40]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[39]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[38]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[37]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[36]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[35]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[34]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[33]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[32]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[31]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[30]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[29]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[28]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[27]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[26]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[25]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[24]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[23]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[22]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[21]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[20]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[19]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[18]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[17]) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[47]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[46]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[45]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[44]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[43]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[42]__0) is unused and will be removed from module conv_kernel_PE.
WARNING: [Synth 8-3332] Sequential element (bound362_reg_10992_reg[41]__0) is unused and will be removed from module conv_kernel_PE.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.EXP/EXP_OFF.LRG_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '9' to '8' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/DSP.OP/DSP48E1_BODY.ALIGN_ADD/SHIFT_TABLE[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_68ns_102_1_1.v:19]
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U439/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: Generating DSP bound213_reg_2871_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound213_reg_2871_reg is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U439/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U439/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: Generating DSP bound213_reg_2871_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound213_reg_2871_reg is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U439/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: Generating DSP mul_32ns_68ns_102_1_1_U439/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP mul_32ns_68ns_102_1_1_U439/dout.
DSP Report: Generating DSP bound213_reg_2871_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register bound213_reg_2871_reg is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
DSP Report: operator mul_32ns_68ns_102_1_1_U439/dout is absorbed into DSP bound213_reg_2871_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_batch_norm_loop1_batch_norm_loop3_batch_norm_loop5_batch_no_fu_618/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_fc_loop1_fu_694/ap_done_reg_reg)
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/nif_11_reg_2719_reg[0]' (FDRE) to 'grp_controller_fu_536/nif_11_reg_2719_reg[1]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/nif_12_reg_2983_reg[0]' (FDRE) to 'grp_controller_fu_536/nif_12_reg_2983_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\nif_11_reg_2719_reg[1] )
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/nof_11_reg_2683_reg[0]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/bn_weight_size_11_reg_2707_reg[0]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/bn_weight_size_11_reg_2707_reg[5]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/weight_size_11_reg_2671_reg[0]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/weight_size_11_reg_2671_reg[1]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/weight_size_11_reg_2671_reg[2]' (FDE) to 'grp_controller_fu_536/out_size_11_reg_2743_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/nof_12_reg_2947_reg[0]' (FDRE) to 'grp_controller_fu_536/out_size_12_reg_3007_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/bn_weight_size_12_reg_2971_reg[0]' (FDRE) to 'grp_controller_fu_536/out_size_12_reg_3007_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/bn_weight_size_12_reg_2971_reg[5]' (FDRE) to 'grp_controller_fu_536/out_size_12_reg_3007_reg[0]'
INFO: [Synth 8-3886] merging instance 'grp_controller_fu_536/weight_size_12_reg_2935_reg[0]' (FDRE) to 'grp_controller_fu_536/out_size_12_reg_3007_reg[0]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\base_addr_in_11_reg_2611_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\base_addr_out_11_reg_2635_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\base_addr_add_11_reg_2647_reg[11] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\in_size_11_reg_2731_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_11_reg_2743_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\nif_12_reg_2983_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_13_reg_3270_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_14_reg_3533_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_15_reg_3796_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_16_reg_4060_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_17_reg_4324_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_18_reg_4588_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_19_reg_4851_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_20_reg_5114_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_21_reg_5377_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_22_reg_5641_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_23_reg_5905_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_24_reg_6169_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_25_reg_6433_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_26_reg_6708_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\in_size_27_reg_6969_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_controller_fu_536/\out_size_27_reg_6980_reg[2] )
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U352/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U352/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U352/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U352/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: operator mul_32s_32s_32_1_1_U352/dout is absorbed into DSP mul_32s_32s_32_1_1_U352/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U354/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U354/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U354/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U354/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: operator mul_32s_32s_32_1_1_U354/dout is absorbed into DSP mul_32s_32s_32_1_1_U354/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U350/dout, operation Mode is: A*B2.
DSP Report: register y_fu_120_reg is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: Generating DSP mul20_reg_2533_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register y_fu_120_reg is absorbed into DSP mul20_reg_2533_reg.
DSP Report: register mul20_reg_2533_reg is absorbed into DSP mul20_reg_2533_reg.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul20_reg_2533_reg.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul20_reg_2533_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U350/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul_32s_32s_32_1_1_U350/dout.
DSP Report: Generating DSP mul20_reg_2533_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul20_reg_2533_reg is absorbed into DSP mul20_reg_2533_reg.
DSP Report: register mul20_reg_2533_reg is absorbed into DSP mul20_reg_2533_reg.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul20_reg_2533_reg.
DSP Report: operator mul_32s_32s_32_1_1_U350/dout is absorbed into DSP mul20_reg_2533_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U357/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U357/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U357/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U357/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: operator mul_32s_32s_32_1_1_U357/dout is absorbed into DSP mul_32s_32s_32_1_1_U357/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U348/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul_32s_32s_32_1_1_U348/dout.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul_32s_32s_32_1_1_U348/dout.
DSP Report: Generating DSP mul39_mid1_reg_2521_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul39_mid1_reg_2521_reg is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U348/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul_32s_32s_32_1_1_U348/dout.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul_32s_32s_32_1_1_U348/dout.
DSP Report: Generating DSP mul39_mid1_reg_2521_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul39_mid1_reg_2521_reg is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: operator mul_32s_32s_32_1_1_U348/dout is absorbed into DSP mul39_mid1_reg_2521_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U351/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U351/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U351/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U351/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: operator mul_32s_32s_32_1_1_U351/dout is absorbed into DSP mul_32s_32s_32_1_1_U351/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U347/dout, operation Mode is: A*B2.
DSP Report: register f_fu_128_reg is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: Generating DSP mul39_reg_2494_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register f_fu_128_reg is absorbed into DSP mul39_reg_2494_reg.
DSP Report: register mul39_reg_2494_reg is absorbed into DSP mul39_reg_2494_reg.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul39_reg_2494_reg.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul39_reg_2494_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U347/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul_32s_32s_32_1_1_U347/dout.
DSP Report: Generating DSP mul39_reg_2494_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul39_reg_2494_reg is absorbed into DSP mul39_reg_2494_reg.
DSP Report: register mul39_reg_2494_reg is absorbed into DSP mul39_reg_2494_reg.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul39_reg_2494_reg.
DSP Report: operator mul_32s_32s_32_1_1_U347/dout is absorbed into DSP mul39_reg_2494_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U349/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul_32s_32s_32_1_1_U349/dout.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul_32s_32s_32_1_1_U349/dout.
DSP Report: Generating DSP mul40_reg_2528_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul40_reg_2528_reg is absorbed into DSP mul40_reg_2528_reg.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul40_reg_2528_reg.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul40_reg_2528_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U349/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul_32s_32s_32_1_1_U349/dout.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul_32s_32s_32_1_1_U349/dout.
DSP Report: Generating DSP mul40_reg_2528_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul40_reg_2528_reg is absorbed into DSP mul40_reg_2528_reg.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul40_reg_2528_reg.
DSP Report: operator mul_32s_32s_32_1_1_U349/dout is absorbed into DSP mul40_reg_2528_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U355/dout, operation Mode is: A*B2.
DSP Report: register select_ln420_5_reg_2585_reg is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U355/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register select_ln420_5_reg_2585_reg is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U355/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U355/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: operator mul_32s_32s_32_1_1_U355/dout is absorbed into DSP mul_32s_32s_32_1_1_U355/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U356/dout, operation Mode is: A*B2.
DSP Report: register select_ln420_6_reg_2590_reg is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U356/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register select_ln420_6_reg_2590_reg is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U356/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U356/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: operator mul_32s_32s_32_1_1_U356/dout is absorbed into DSP mul_32s_32s_32_1_1_U356/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U353/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U353/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U353/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U353/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
DSP Report: operator mul_32s_32s_32_1_1_U353/dout is absorbed into DSP mul_32s_32s_32_1_1_U353/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_32ns_64_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_64ns_96_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U375/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U375/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U375/dout.
DSP Report: Generating DSP mul_ln410_reg_319_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln410_reg_319_reg is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: Generating DSP mul_32ns_32ns_64_1_1_U375/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U375/dout.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_32ns_32ns_64_1_1_U375/dout.
DSP Report: Generating DSP mul_ln410_reg_319_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln410_reg_319_reg is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: operator mul_32ns_32ns_64_1_1_U375/dout is absorbed into DSP mul_ln410_reg_319_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U378/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U378/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U378/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U378/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: operator mul_32s_32s_32_1_1_U378/dout is absorbed into DSP mul_32s_32s_32_1_1_U378/dout.
DSP Report: Generating DSP mul_32ns_64ns_96_1_1_U377/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: Generating DSP mul_ln410_1_reg_331_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln410_1_reg_331_reg is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_1_1_U377/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: Generating DSP mul_32ns_64ns_96_1_1_U377/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: Generating DSP mul_ln410_1_reg_331_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln410_1_reg_331_reg is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: Generating DSP mul_32ns_64ns_96_1_1_U377/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: Generating DSP mul_32ns_64ns_96_1_1_U377/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_32ns_64ns_96_1_1_U377/dout.
DSP Report: Generating DSP mul_ln410_1_reg_331_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_ln410_1_reg_331_reg is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: operator mul_32ns_64ns_96_1_1_U377/dout is absorbed into DSP mul_ln410_1_reg_331_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U376/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul_32s_32s_32_1_1_U376/dout.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul_32s_32s_32_1_1_U376/dout.
DSP Report: Generating DSP mul35_reg_325_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul35_reg_325_reg is absorbed into DSP mul35_reg_325_reg.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul35_reg_325_reg.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul35_reg_325_reg.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U376/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul_32s_32s_32_1_1_U376/dout.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul_32s_32s_32_1_1_U376/dout.
DSP Report: Generating DSP mul35_reg_325_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul35_reg_325_reg is absorbed into DSP mul35_reg_325_reg.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul35_reg_325_reg.
DSP Report: operator mul_32s_32s_32_1_1_U376/dout is absorbed into DSP mul35_reg_325_reg.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 12 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_100ns_134_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 16 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_130ns_166_1_1.v:19]
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP bound77_reg_2662_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound77_reg_2662_reg is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP bound77_reg_2662_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register bound77_reg_2662_reg is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP bound77_reg_2662_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound77_reg_2662_reg is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP mul_30ns_100ns_134_1_1_U427/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP mul_30ns_100ns_134_1_1_U427/dout.
DSP Report: Generating DSP bound77_reg_2662_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register bound77_reg_2662_reg is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: operator mul_30ns_100ns_134_1_1_U427/dout is absorbed into DSP bound77_reg_2662_reg.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP bound117_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound117_reg_2672_reg is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP bound117_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound117_reg_2672_reg is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP bound117_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound117_reg_2672_reg is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP mul_32ns_130ns_166_1_1_U428/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP mul_32ns_130ns_166_1_1_U428/dout.
DSP Report: Generating DSP bound117_reg_2672_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register bound117_reg_2672_reg is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
DSP Report: operator mul_32ns_130ns_166_1_1_U428/dout is absorbed into DSP bound117_reg_2672_reg.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_max_pool_fu_668/grp_max_pool_Pipeline_max_pool_loop1_max_pool_loop2_max_pool_loop3_fu_112 /ap_done_reg_reg)
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3936] Found unconnected internal register 'RT[24].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '24' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[19].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '19' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[14].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '14' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[9].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '9' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-3936] Found unconnected internal register 'RT[4].Q_DEL/i_pipe/opt_has_pipe.first_q_reg' and it is trimmed from '26' to '4' bits. [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/7468/hdl/xbip_pipe_v3_0_vh_rfs.vhd:368]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32s_32s_32_1_1.v:19]
DSP Report: Generating DSP mul_32s_32s_32_1_1_U329/dout, operation Mode is: A*B2.
DSP Report: register f_out_fu_150_reg is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U329/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register f_out_fu_150_reg is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U329/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U329/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: operator mul_32s_32s_32_1_1_U329/dout is absorbed into DSP mul_32s_32s_32_1_1_U329/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U330/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U330/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U330/dout, operation Mode is: A*B.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U330/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: operator mul_32s_32s_32_1_1_U330/dout is absorbed into DSP mul_32s_32s_32_1_1_U330/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U333/dout, operation Mode is: A*B2.
DSP Report: register tmp7_mid1449_reg_1095_reg is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U333/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp7_mid1449_reg_1095_reg is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U333/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U333/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: operator mul_32s_32s_32_1_1_U333/dout is absorbed into DSP mul_32s_32s_32_1_1_U333/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U332/dout, operation Mode is: A*B2.
DSP Report: register mul_ln273_1_reg_1079_reg is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U332/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_ln273_1_reg_1079_reg is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U332/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U332/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: operator mul_32s_32s_32_1_1_U332/dout is absorbed into DSP mul_32s_32s_32_1_1_U332/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U331/dout, operation Mode is: A*B2.
DSP Report: register tmp7_reg_1065_reg is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U331/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp7_reg_1065_reg is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U331/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U331/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: operator mul_32s_32s_32_1_1_U331/dout is absorbed into DSP mul_32s_32s_32_1_1_U331/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U335/dout, operation Mode is: A*B2.
DSP Report: register tmp7_mid1_reg_1121_reg is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U335/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp7_mid1_reg_1121_reg is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U335/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U335/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: operator mul_32s_32s_32_1_1_U335/dout is absorbed into DSP mul_32s_32s_32_1_1_U335/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U334/dout, operation Mode is: A*B2.
DSP Report: register tmp7_mid1401_reg_1107_reg is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U334/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register tmp7_mid1401_reg_1107_reg is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U334/dout, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: Generating DSP mul_32s_32s_32_1_1_U334/dout, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
DSP Report: operator mul_32s_32s_32_1_1_U334/dout is absorbed into DSP mul_32s_32s_32_1_1_U334/dout.
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_30ns_38ns_71_1_1.v:19]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 8 [/home/junsang/projects/EE511/vivado_proj_resnet18_src1/vivado_proj_resnet18_src1.gen/sources_1/bd/design_1/ipshared/18ed/hdl/verilog/conv_kernel_mul_32ns_69ns_103_1_1.v:19]
DSP Report: Generating DSP mul_30ns_38ns_71_1_1_U442/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_30ns_38ns_71_1_1_U442/dout.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_30ns_38ns_71_1_1_U442/dout.
DSP Report: Generating DSP mul_ln271_2_reg_2894_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln271_2_reg_2894_reg is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: Generating DSP mul_30ns_38ns_71_1_1_U442/dout, operation Mode is: A*B.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_30ns_38ns_71_1_1_U442/dout.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_30ns_38ns_71_1_1_U442/dout.
DSP Report: Generating DSP mul_ln271_2_reg_2894_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln271_2_reg_2894_reg is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: operator mul_30ns_38ns_71_1_1_U442/dout is absorbed into DSP mul_ln271_2_reg_2894_reg.
DSP Report: Generating DSP mul_32ns_69ns_103_1_1_U443/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: Generating DSP mul_ln271_3_reg_2900_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln271_3_reg_2900_reg is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: Generating DSP mul_32ns_69ns_103_1_1_U443/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: Generating DSP mul_32ns_69ns_103_1_1_U443/dout, operation Mode is: PCIN+A*B.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: Generating DSP mul_ln271_3_reg_2900_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_ln271_3_reg_2900_reg is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: Generating DSP mul_32ns_69ns_103_1_1_U443/dout, operation Mode is: A*B.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: Generating DSP mul_32ns_69ns_103_1_1_U443/dout, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_32ns_69ns_103_1_1_U443/dout.
DSP Report: Generating DSP mul_ln271_3_reg_2900_reg, operation Mode is: (PCIN+A*B)'.
DSP Report: register mul_ln271_3_reg_2900_reg is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
DSP Report: operator mul_32ns_69ns_103_1_1_U443/dout is absorbed into DSP mul_ln271_3_reg_2900_reg.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7082] The signal store_unit/buff_wdata/U_fifo_mem/mem_reg is implemented as Block RAM but is better mapped onto distributed LUT RAM for the following reason(s): The depth (4 address bits) is shallow. Please use attribute (* ram_style = "distributed" *) to instruct Vivado to infer distributed LUT RAM.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\din1_buf1_reg[21] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\din1_buf1_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\store_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\load_unit/tmp_addr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/could_multi_bursts.awaddr_buf_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653/\mul_ln271_1_cast_reg_1055_reg[39] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653/\ap_CS_fsm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (grp_conv_kernel_Pipeline_sotre_output_loop6_fu_653/ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/could_multi_bursts.arlen_buf_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/could_multi_bursts.araddr_buf_reg[1] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/rs_wreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rs_rreq/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/fifo_burst/U_fifo_srl/dout_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/rs_wreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_read/rs_rreq/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/wreq_throttle/req_fifo/U_fifo_srl/dout_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p2_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (gmem0_m_axi_U/\bus_write/wreq_throttle/rs_req/data_p1_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\grp_avg_pool_fu_683/grp_avg_pool_Pipeline_avg_pool_loop1_fu_68 /fdiv_32ns_32ns_32_9_no_dsp_1_U392/\conv_kernel_fdiv_32ns_32ns_32_9_no_dsp_1_ip_u/inst /i_synth/\DIV_OP.SPD.OP/MANT_DIV/RT[4].MANT_DEL/i_pipe/opt_has_pipe.first_q_reg[21] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:52 . Memory (MB): peak = 3620.098 ; gain = 725.859 ; free physical = 643 ; free virtual = 3434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:27 ; elapsed = 00:02:05 . Memory (MB): peak = 3872.543 ; gain = 978.305 ; free physical = 180 ; free virtual = 2879
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:46 ; elapsed = 00:02:24 . Memory (MB): peak = 4135.715 ; gain = 1241.477 ; free physical = 238 ; free virtual = 2721
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
