# Dual_port_RAM
I have designed dual port RAM of size 8 bit each input port and 9 bit output port
Address line size : 8 bit

RTL Design : Verilog HDL

Module Verification : SystemVerilog




Module design block diagrams :



![ram](https://github.com/arpitpaul/Dual_port_RAM/assets/111978808/45130063-c23d-480d-aea9-72ebe2a4c0b2)

![ram_clk](https://github.com/arpitpaul/Dual_port_RAM/assets/111978808/6120cfa8-879c-46f7-a1fb-c24482e67a98)

![ram_din](https://github.com/arpitpaul/Dual_port_RAM/assets/111978808/d18bf082-ea99-4bfe-abf0-455d9bc8f0ea)


Verification timing diagram and TCL output :



![ram_time](https://github.com/arpitpaul/Dual_port_RAM/assets/111978808/efd4aa40-9457-4fa5-8512-318de767053c)

![ram_ver](https://github.com/arpitpaul/Dual_port_RAM/assets/111978808/0c8456da-3e7a-45cb-9ff4-7fcbc7e793d2)

