 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 13:26:33 2021
****************************************

Operating Conditions: ss0p75v125c   Library: saed32rvt_ss0p75v125c
Wire Load Model Mode: enclosed

  Startpoint: Delay2_out1_reg[2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: Delay3_out1_reg[35]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  HDL_Complex_Multiplier
                     8000                  saed32rvt_ss0p75v125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  Delay2_out1_reg[2]/CLK (DFFX2_LVT)       0.00       0.00 r
  Delay2_out1_reg[2]/QN (DFFX2_LVT)        0.16       0.16 f
  U1099/Y (INVX2_LVT)                      0.10       0.25 r
  U1128/Y (XNOR2X1_LVT)                    0.13       0.39 f
  U1127/Y (OR2X1_LVT)                      0.08       0.46 f
  U988/Y (INVX0_RVT)                       0.04       0.51 r
  U1517/Y (OA21X1_RVT)                     0.12       0.63 r
  U1585/Y (OA21X1_LVT)                     0.08       0.71 r
  U1586/Y (OAI21X1_LVT)                    0.12       0.83 f
  U1290/Y (AOI21X1_LVT)                    0.08       0.91 r
  U844/Y (OAI21X1_RVT)                     0.18       1.09 f
  U1379/Y (AOI21X1_RVT)                    0.14       1.22 r
  U833/Y (OAI21X1_RVT)                     0.18       1.40 f
  U1426/Y (AOI21X1_RVT)                    0.15       1.55 r
  U812/Y (XOR2X1_LVT)                      0.13       1.68 f
  U1232/Y (NAND2X0_LVT)                    0.06       1.74 r
  U1231/Y (NAND4X0_LVT)                    0.05       1.78 f
  Delay3_out1_reg[35]/D (DFFX1_RVT)        0.00       1.78 f
  data arrival time                                   1.78

  clock clk (rise edge)                    1.92       1.92
  clock network delay (ideal)              0.00       1.92
  Delay3_out1_reg[35]/CLK (DFFX1_RVT)      0.00       1.92 r
  library setup time                      -0.14       1.79
  data required time                                  1.79
  -----------------------------------------------------------
  data required time                                  1.79
  data arrival time                                  -1.78
  -----------------------------------------------------------
  slack (MET)                                         0.00


1
