{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 30 19:08:01 2020 " "Info: Processing started: Thu Jan 30 19:08:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off WellNo -c WellNo " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off WellNo -c WellNo" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "WellNo EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design WellNo" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 2513 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "48 48 " "Critical Warning: No exact pin location assignment(s) for 48 pins of 48 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Info: Pin done not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { done } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 232 440 616 248 "done" "" } { 200 -456 -344 216 "done" "" } { 384 536 744 400 "done" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 613 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "reg_ovf " "Info: Pin reg_ovf not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { reg_ovf } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 504 1040 1216 520 "reg_ovf" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_ovf } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 632 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_idsel\[0\] " "Info: Pin gpr_idsel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_idsel[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 584 560 728 600 "gpr_idsel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_idsel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 600 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_idsel_en " "Info: Pin gpr_idsel_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_idsel_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 600 560 728 616 "gpr_idsel_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_idsel_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 626 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_idsel\[1\] " "Info: Pin gpr_idsel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_idsel[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 584 560 728 600 "gpr_idsel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_idsel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 599 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_idsel\[0\] " "Info: Pin svc_idsel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_idsel[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 728 560 728 744 "svc_idsel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_idsel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 608 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_idsel_en " "Info: Pin svc_idsel_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_idsel_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 744 560 728 760 "svc_idsel_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_idsel_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 631 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_idsel\[1\] " "Info: Pin svc_idsel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_idsel[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 728 560 728 744 "svc_idsel\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_idsel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 607 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "r " "Info: Pin r not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { r } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 368 920 1088 384 "r" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { r } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 619 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_mov " "Info: Pin mem_mov not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_mov } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 400 920 1088 416 "mem_mov" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_mov } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 620 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_read_en " "Info: Pin gpr_read_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_read_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 536 560 728 552 "gpr_read_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_read_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 624 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_read_en " "Info: Pin svc_read_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_read_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 680 560 728 696 "svc_read_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_read_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 629 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_read\[0\] " "Info: Pin gpr_read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_read[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 520 560 728 536 "gpr_read\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 602 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_read\[1\] " "Info: Pin gpr_read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_read[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 520 560 728 536 "gpr_read\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 601 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_read\[0\] " "Info: Pin svc_read\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_read[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 664 560 728 680 "svc_read\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_read[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 610 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_read\[1\] " "Info: Pin svc_read\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_read[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 664 560 728 680 "svc_read\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_read[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 609 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 208 -776 -608 224 "clk" "" } { 608 672 736 624 "clk" "" } { 232 -408 -344 248 "clk" "" } { 376 1032 1088 392 "clk" "" } { 176 624 672 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "load_instr " "Info: Pin load_instr not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { load_instr } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 272 -584 -416 288 "load_instr" "" } { 192 536 672 208 "load_instr" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { load_instr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 616 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_write\[0\] " "Info: Pin gpr_write\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_write[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 488 560 728 504 "gpr_write\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 604 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_write_en " "Info: Pin gpr_write_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_write_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 504 560 728 520 "gpr_write_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 623 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_write\[1\] " "Info: Pin gpr_write\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_write[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 488 560 728 504 "gpr_write\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 603 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_ao\[0\] " "Info: Pin gpr_ao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_ao[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 552 560 728 568 "gpr_ao\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_ao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 598 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_ao_en " "Info: Pin gpr_ao_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_ao_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 568 560 728 584 "gpr_ao_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_ao_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 625 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "gpr_ao\[1\] " "Info: Pin gpr_ao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { gpr_ao[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 552 560 728 568 "gpr_ao\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { gpr_ao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 597 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svcreg_write\[0\] " "Info: Pin svcreg_write\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svcreg_write[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 648 -440 -272 664 "svcreg_write\[1..0\]" "" } { 640 -240 -56 656 "svcreg_write\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svcreg_write[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 612 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svcreg_write\[1\] " "Info: Pin svcreg_write\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svcreg_write[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 648 -440 -272 664 "svcreg_write\[1..0\]" "" } { 640 -240 -56 656 "svcreg_write\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svcreg_write[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 611 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_ao\[0\] " "Info: Pin svc_ao\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_ao[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 696 560 728 712 "svc_ao\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_ao[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 606 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_ao_en " "Info: Pin svc_ao_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_ao_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 712 560 728 728 "svc_ao_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_ao_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 630 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_ao\[1\] " "Info: Pin svc_ao\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_ao[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 696 560 728 712 "svc_ao\[1..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_ao[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 605 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_write " "Info: Pin mem_write not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_write } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 352 920 1088 368 "mem_write" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 618 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[0\] " "Info: Pin mem_addr\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 596 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[1\] " "Info: Pin mem_addr\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 595 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[2\] " "Info: Pin mem_addr\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[2] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 594 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[3\] " "Info: Pin mem_addr\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[3] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 593 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[4\] " "Info: Pin mem_addr\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[4] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 592 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[5\] " "Info: Pin mem_addr\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[5] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 591 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[6\] " "Info: Pin mem_addr\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[6] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 590 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "mem_addr\[7\] " "Info: Pin mem_addr\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { mem_addr[7] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 312 464 656 328 "mem_addr\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { mem_addr[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 589 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "svc_write_en " "Info: Pin svc_write_en not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { svc_write_en } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 696 264 432 712 "svc_write_en" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { svc_write_en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 628 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[0\] " "Info: Pin pcin\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[0] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 588 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "loadpc " "Info: Pin loadpc not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { loadpc } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 144 512 680 160 "loadpc" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { loadpc } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 621 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[1\] " "Info: Pin pcin\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[1] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 587 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[2\] " "Info: Pin pcin\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[2] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 586 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[3\] " "Info: Pin pcin\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[3] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 585 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[4\] " "Info: Pin pcin\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[4] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 584 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[5\] " "Info: Pin pcin\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[5] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 583 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[6\] " "Info: Pin pcin\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[6] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 582 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "pcin\[7\] " "Info: Pin pcin\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { pcin[7] } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 160 512 680 176 "pcin\[7..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcin[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 581 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[1\] " "Info: Destination node lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[1\]" {  } { { "db/cntr_3pi.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_3pi.tdf" 48 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 557 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[0\] " "Info: Destination node lpm_counter3:inst\|lpm_counter:lpm_counter_component\|cntr_3pi:auto_generated\|counter_reg_bit1a\[0\]" {  } { { "db/cntr_3pi.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_3pi.tdf" 48 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter3:inst|lpm_counter:lpm_counter_component|cntr_3pi:auto_generated|safe_q[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 559 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst6 " "Info: Destination node inst6" {  } { { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 176 672 736 224 "inst6" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst6 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 622 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 208 -776 -608 224 "clk" "" } { 608 672 736 624 "clk" "" } { 232 -408 -344 248 "clk" "" } { 376 1032 1088 392 "clk" "" } { 176 624 672 192 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 615 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 1168 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lpm_compare5:inst5\|lpm_compare:lpm_compare_component\|cmpr_m8j:auto_generated\|aneb_result_wire\[0\]  " "Info: Automatically promoted node lpm_compare5:inst5\|lpm_compare:lpm_compare_component\|cmpr_m8j:auto_generated\|aneb_result_wire\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "db/cmpr_m8j.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cmpr_m8j.tdf" 30 18 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_compare5:inst5|lpm_compare:lpm_compare_component|cmpr_m8j:auto_generated|aneb_result_wire[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 335 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst14  " "Info: Automatically promoted node inst14 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\] " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode1w\[2\]" {  } { { "db/decode_0sf.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/decode_0sf.tdf" 34 11 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|lpm_decode0:w|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode1w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 287 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:a\|inst2 " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:a\|inst2" {  } { { "WN_register.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_register.bdf" { { 304 352 416 352 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|WN_register:a|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 332 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\] " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode14w\[2\]" {  } { { "db/decode_0sf.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/decode_0sf.tdf" 33 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|lpm_decode0:w|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode14w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 286 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:x\|inst2 " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:x\|inst2" {  } { { "WN_register.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_register.bdf" { { 304 352 416 352 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|WN_register:x|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 1085 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\] " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode22w\[2\]" {  } { { "db/decode_0sf.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/decode_0sf.tdf" 35 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|lpm_decode0:w|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode22w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 288 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:y\|inst2 " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:y\|inst2" {  } { { "WN_register.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_register.bdf" { { 304 352 416 352 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|WN_register:y|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 1024 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\] " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|lpm_decode0:w\|lpm_decode:lpm_decode_component\|decode_0sf:auto_generated\|w_anode30w\[2\]" {  } { { "db/decode_0sf.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/decode_0sf.tdf" 36 12 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|lpm_decode0:w|lpm_decode:lpm_decode_component|decode_0sf:auto_generated|w_anode30w[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 289 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:z\|inst2 " "Info: Destination node wn_registers_assembly:inst7\|WN_GPR_plain:inst5\|WN_register:z\|inst2" {  } { { "WN_register.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_register.bdf" { { 304 352 416 352 "inst2" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { wn_registers_assembly:inst7|WN_GPR_plain:inst5|WN_register:z|inst2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 963 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "WN_opcode_loader_GPR.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_opcode_loader_GPR.bdf" { { 640 456 520 720 "inst14" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst14 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 627 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 2502 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 1279 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 2436 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 2437 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 2503 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "c:/altera/91/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/users/fiiqlae/My Documents/WN/" 0 { } { { 0 { 0 ""} 0 1194 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "47 unused 3.3V 45 2 0 " "Info: Number of I/O pins in group: 47 (unused VREF, 3.3V VCCIO, 45 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.754 ns register memory " "Info: Estimated most critical path is register to memory delay of 2.754 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_slh:auto_generated\|safe_q\[2\] 1 REG LAB_X17_Y13 35 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X17_Y13; Fanout = 35; REG Node = 'lpm_counter5:inst4\|lpm_counter:lpm_counter_component\|cntr_slh:auto_generated\|safe_q\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_slh:auto_generated|safe_q[2] } "NODE_NAME" } } { "db/cntr_slh.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/cntr_slh.tdf" 78 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.445 ns) + CELL(0.053 ns) 0.498 ns WN_memory_operations:inst2\|WN_memory:inst\|inst6~0 2 COMB LAB_X18_Y13 12 " "Info: 2: + IC(0.445 ns) + CELL(0.053 ns) = 0.498 ns; Loc. = LAB_X18_Y13; Fanout = 12; COMB Node = 'WN_memory_operations:inst2\|WN_memory:inst\|inst6~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.498 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_slh:auto_generated|safe_q[2] WN_memory_operations:inst2|WN_memory:inst|inst6~0 } "NODE_NAME" } } { "WN_memory.bdf" "" { Schematic "C:/users/fiiqlae/My Documents/WN/WN_memory.bdf" { { 168 760 824 216 "inst6" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.701 ns) + CELL(0.272 ns) 1.471 ns WN_memory_operations:inst2\|WN_memory:inst\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\]~2 3 COMB LAB_X15_Y12 4 " "Info: 3: + IC(0.701 ns) + CELL(0.272 ns) = 1.471 ns; Loc. = LAB_X15_Y12; Fanout = 4; COMB Node = 'WN_memory_operations:inst2\|WN_memory:inst\|lpm_bustri0:inst3\|lpm_bustri:lpm_bustri_component\|din\[2\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.973 ns" { WN_memory_operations:inst2|WN_memory:inst|inst6~0 WN_memory_operations:inst2|WN_memory:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[2]~2 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 46 6 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.187 ns) + CELL(0.096 ns) 2.754 ns WN_memory_operations:inst2\|WN_memory:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_utc1:auto_generated\|ram_block1a10~porta_datain_reg0 4 MEM M4K_X32_Y12 1 " "Info: 4: + IC(1.187 ns) + CELL(0.096 ns) = 2.754 ns; Loc. = M4K_X32_Y12; Fanout = 1; MEM Node = 'WN_memory_operations:inst2\|WN_memory:inst\|lpm_ram_dq0:inst\|altsyncram:altsyncram_component\|altsyncram_utc1:auto_generated\|ram_block1a10~porta_datain_reg0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.283 ns" { WN_memory_operations:inst2|WN_memory:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[2]~2 WN_memory_operations:inst2|WN_memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_utc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_utc1.tdf" "" { Text "C:/users/fiiqlae/My Documents/WN/db/altsyncram_utc1.tdf" 245 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.421 ns ( 15.29 % ) " "Info: Total cell delay = 0.421 ns ( 15.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.333 ns ( 84.71 % ) " "Info: Total interconnect delay = 2.333 ns ( 84.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.754 ns" { lpm_counter5:inst4|lpm_counter:lpm_counter_component|cntr_slh:auto_generated|safe_q[2] WN_memory_operations:inst2|WN_memory:inst|inst6~0 WN_memory_operations:inst2|WN_memory:inst|lpm_bustri0:inst3|lpm_bustri:lpm_bustri_component|din[2]~2 WN_memory_operations:inst2|WN_memory:inst|lpm_ram_dq0:inst|altsyncram:altsyncram_component|altsyncram_utc1:auto_generated|ram_block1a10~porta_datain_reg0 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Info: Average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 3% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Info: Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "2 " "Warning: Found 2 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Info: Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "reg_ovf 0 " "Info: Pin \"reg_ovf\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "0 " "Info: Peak virtual memory: 0 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 30 19:08:14 2020 " "Info: Processing ended: Thu Jan 30 19:08:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Info: Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
