<stg><name>ResNet</name>


<trans_list>

<trans id="3655" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3887" from="2" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3888" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3878" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3879" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3880" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3881" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3882" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3883" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3884" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3885" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3886" from="11" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3668" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3669" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3676" from="13" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3891" from="14" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3892" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3890" from="15" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3674" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3675" from="17" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3895" from="18" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3896" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3894" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3681" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3682" from="21" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3697" from="21" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3683" from="22" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3696" from="22" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3685" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3686" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3687" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3688" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3689" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3690" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3691" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3692" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3693" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3694" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3695" from="33" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3698" from="34" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3713" from="34" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3699" from="35" to="36">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3712" from="35" to="34">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3701" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3702" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3703" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3704" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3705" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3706" from="41" to="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3707" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3708" from="43" to="44">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3709" from="44" to="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3710" from="45" to="46">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3711" from="46" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3714" from="47" to="48">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3729" from="47" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3715" from="48" to="49">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3728" from="48" to="47">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3717" from="49" to="50">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3718" from="50" to="51">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3719" from="51" to="52">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3720" from="52" to="53">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3721" from="53" to="54">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3722" from="54" to="55">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3723" from="55" to="56">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3724" from="56" to="57">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3725" from="57" to="58">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3726" from="58" to="59">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3727" from="59" to="48">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3730" from="60" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3745" from="60" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3731" from="61" to="62">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3744" from="61" to="60">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3732" from="62" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3743" from="62" to="61">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3733" from="63" to="68">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3734" from="63" to="64">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3735" from="64" to="65">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3740" from="64" to="63">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3737" from="65" to="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3738" from="66" to="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3739" from="67" to="64">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3742" from="68" to="62">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3746" from="69" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3759" from="69" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3747" from="70" to="71">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3758" from="70" to="69">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3749" from="71" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3750" from="72" to="73">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3757" from="72" to="70">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3751" from="73" to="74">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3752" from="73" to="75">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3754" from="74" to="73">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3756" from="75" to="72">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3760" from="76" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3783" from="76" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3761" from="77" to="78">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3782" from="77" to="76">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3763" from="78" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3764" from="79" to="83">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3765" from="79" to="80">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3766" from="80" to="81">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3767" from="80" to="82">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3769" from="81" to="80">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3771" from="82" to="79">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3773" from="83" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3774" from="84" to="85">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3781" from="84" to="77">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3775" from="85" to="86">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3776" from="85" to="87">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3778" from="86" to="85">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3780" from="87" to="84">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3784" from="88" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3807" from="88" to="100">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3785" from="89" to="90">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3806" from="89" to="88">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3787" from="90" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3788" from="91" to="95">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3789" from="91" to="92">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3790" from="92" to="93">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3791" from="92" to="94">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3793" from="93" to="92">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3795" from="94" to="91">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3797" from="95" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3798" from="96" to="97">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3805" from="96" to="89">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3799" from="97" to="98">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3800" from="97" to="99">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3802" from="98" to="97">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3804" from="99" to="96">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3808" from="100" to="108">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3809" from="100" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3810" from="101" to="107">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln432" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3811" from="101" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln432" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3812" from="102" to="103">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3819" from="102" to="101">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3813" from="103" to="104">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln434" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3818" from="103" to="102">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln434" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3815" from="104" to="105">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3816" from="105" to="106">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3817" from="106" to="103">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3821" from="107" to="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3823" from="108" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3824" from="109" to="113">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3825" from="109" to="110">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3826" from="110" to="111">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3827" from="110" to="112">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3829" from="111" to="110">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3831" from="112" to="109">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3833" from="113" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3834" from="114" to="118">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3835" from="114" to="115">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3836" from="115" to="116">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3837" from="115" to="117">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3839" from="116" to="115">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3841" from="117" to="114">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3843" from="118" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3844" from="119" to="123">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3845" from="119" to="120">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3846" from="120" to="121">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln517" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3847" from="120" to="122">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln517" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3849" from="121" to="120">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3851" from="122" to="119">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3853" from="123" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3854" from="124" to="128">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3855" from="124" to="125">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3856" from="125" to="126">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3857" from="125" to="127">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3859" from="126" to="125">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3861" from="127" to="124">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3863" from="128" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3864" from="129" to="130">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3871" from="129" to="133">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3865" from="130" to="131">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3866" from="130" to="132">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3868" from="131" to="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3870" from="132" to="129">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3899" from="133" to="135">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3900" from="133" to="134">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3898" from="134" to="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3876" from="135" to="136">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="137" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %result_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %result)

]]></Node>
<StgValue><ssdm name="result_read"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %image_thermo_V_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %image_thermo_V)

]]></Node>
<StgValue><ssdm name="image_thermo_V_read"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %result3 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %result_read, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="result3"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
:3  %tmp_744 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %image_thermo_V_read, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_744"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="31">
<![CDATA[
:4  %p_cast = zext i31 %tmp_744 to i32

]]></Node>
<StgValue><ssdm name="p_cast"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap(float* %BUS32), !map !920

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i16* %IMG), !map !925

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @ResNet_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="64">
<![CDATA[
:8  %image_buf_0_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_0_V"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="64">
<![CDATA[
:9  %image_buf_1_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_1_V"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="64">
<![CDATA[
:10  %image_buf_2_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_2_V"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="64">
<![CDATA[
:11  %image_buf_3_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_3_V"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="64">
<![CDATA[
:12  %image_buf_4_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_4_V"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="64">
<![CDATA[
:13  %image_buf_5_V = alloca [1024 x i16], align 2

]]></Node>
<StgValue><ssdm name="image_buf_5_V"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="12" op_0_bw="64">
<![CDATA[
:14  %conv1_out_0 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_0"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="12" op_0_bw="64">
<![CDATA[
:15  %conv1_out_1 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_1"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="64">
<![CDATA[
:16  %conv1_out_2 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_2"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="64">
<![CDATA[
:17  %conv1_out_3 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_3"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="64">
<![CDATA[
:18  %conv1_out_4 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_4"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="64">
<![CDATA[
:19  %conv1_out_5 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="12" op_0_bw="64">
<![CDATA[
:20  %conv1_out_6 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_6"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="12" op_0_bw="64">
<![CDATA[
:21  %conv1_out_7 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_7"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="12" op_0_bw="64">
<![CDATA[
:22  %conv1_out_8 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_8"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="12" op_0_bw="64">
<![CDATA[
:23  %conv1_out_9 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_9"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="12" op_0_bw="64">
<![CDATA[
:24  %conv1_out_10 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_10"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="12" op_0_bw="64">
<![CDATA[
:25  %conv1_out_11 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_11"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="12" op_0_bw="64">
<![CDATA[
:26  %conv1_out_12 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_12"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="12" op_0_bw="64">
<![CDATA[
:27  %conv1_out_13 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_13"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="64">
<![CDATA[
:28  %conv1_out_14 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_14"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="64">
<![CDATA[
:29  %conv1_out_15 = alloca [1024 x i12], align 2

]]></Node>
<StgValue><ssdm name="conv1_out_15"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="2" op_0_bw="64">
<![CDATA[
:30  %conv1_weight_buf_0_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_0_s"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="2" op_0_bw="64">
<![CDATA[
:31  %conv1_weight_buf_1_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_1_s"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="64">
<![CDATA[
:32  %conv1_weight_buf_2_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_2_s"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="2" op_0_bw="64">
<![CDATA[
:33  %conv1_weight_buf_3_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_3_s"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="2" op_0_bw="64">
<![CDATA[
:34  %conv1_weight_buf_4_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_4_s"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="2" op_0_bw="64">
<![CDATA[
:35  %conv1_weight_buf_5_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_5_s"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="2" op_0_bw="64">
<![CDATA[
:36  %conv1_weight_buf_6_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_6_s"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="2" op_0_bw="64">
<![CDATA[
:37  %conv1_weight_buf_7_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_7_s"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="2" op_0_bw="64">
<![CDATA[
:38  %conv1_weight_buf_8_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_8_s"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="2" op_0_bw="64">
<![CDATA[
:39  %conv1_weight_buf_9_s = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_9_s"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="2" op_0_bw="64">
<![CDATA[
:40  %conv1_weight_buf_10 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_10"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="2" op_0_bw="64">
<![CDATA[
:41  %conv1_weight_buf_11 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_11"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="2" op_0_bw="64">
<![CDATA[
:42  %conv1_weight_buf_12 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_12"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="2" op_0_bw="64">
<![CDATA[
:43  %conv1_weight_buf_13 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_13"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="2" op_0_bw="64">
<![CDATA[
:44  %conv1_weight_buf_14 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_14"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="2" op_0_bw="64">
<![CDATA[
:45  %conv1_weight_buf_15 = alloca [9 x i2], align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_15"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:46  call void (...)* @_ssdm_op_SpecInterface(i16* %IMG, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 131072, [4 x i8]* @p_str254, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:47  call void (...)* @_ssdm_op_SpecInterface(i32 %image_thermo_V, [10 x i8]* @mode, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 131072, [1 x i8]* @bundle, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln73"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:48  call void (...)* @_ssdm_op_SpecInterface(float* %BUS32, [6 x i8]* @p_str253, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [6 x i8]* @p_str256, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln75"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:49  call void (...)* @_ssdm_op_SpecInterface(i32 %result, [10 x i8]* @mode11, i32 0, i32 0, [1 x i8]* @p_str251, i32 0, i32 120, [1 x i8]* @bundle12, [6 x i8]* @p_str255, [1 x i8]* @p_str251, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str251, [1 x i8]* @p_str251)

]]></Node>
<StgValue><ssdm name="specinterface_ln75"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:50  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str257, i32 1, i32 1, [1 x i8]* @p_str251, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str251, [1 x i8]* @p_str251, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str251, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln78"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
:51  br label %.preheader542

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="189" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="13" op_0_bw="13" op_1_bw="0" op_2_bw="13" op_3_bw="0">
<![CDATA[
.preheader542:0  %indvar_flatten19 = phi i13 [ 0, %0 ], [ %add_ln86, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten19"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader542:1  %row_0 = phi i6 [ 0, %0 ], [ %select_ln86_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="row_0"/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader542:2  %indvar_flatten = phi i9 [ 0, %0 ], [ %select_ln87, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader542:3  %col_0 = phi i6 [ 0, %0 ], [ %select_ln90_1, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="col_0"/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader542:4  %cbb_0 = phi i3 [ 0, %0 ], [ %cbb, %hls_label_1_end ]

]]></Node>
<StgValue><ssdm name="cbb_0"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="1" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader542:5  %icmp_ln86 = icmp eq i13 %indvar_flatten19, -2048

]]></Node>
<StgValue><ssdm name="icmp_ln86"/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
.preheader542:6  %add_ln86 = add i13 %indvar_flatten19, 1

]]></Node>
<StgValue><ssdm name="add_ln86"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader542:7  br i1 %icmp_ln86, label %.preheader541.preheader, label %hls_label_1_begin

]]></Node>
<StgValue><ssdm name="br_ln86"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:0  %row = add i6 1, %row_0

]]></Node>
<StgValue><ssdm name="row"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_begin:2  %icmp_ln87 = icmp eq i9 %indvar_flatten, 192

]]></Node>
<StgValue><ssdm name="icmp_ln87"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:3  %select_ln86 = select i1 %icmp_ln87, i6 0, i6 %col_0

]]></Node>
<StgValue><ssdm name="select_ln86"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:4  %select_ln86_1 = select i1 %icmp_ln87, i6 %row, i6 %row_0

]]></Node>
<StgValue><ssdm name="select_ln86_1"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="6">
<![CDATA[
hls_label_1_begin:7  %trunc_ln86 = trunc i6 %select_ln86_1 to i5

]]></Node>
<StgValue><ssdm name="trunc_ln86"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_1_begin:8  %zext_ln90_3_mid2_v = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %trunc_ln86, i5 0)

]]></Node>
<StgValue><ssdm name="zext_ln90_3_mid2_v"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="13" op_0_bw="10">
<![CDATA[
hls_label_1_begin:9  %zext_ln86 = zext i10 %zext_ln90_3_mid2_v to i13

]]></Node>
<StgValue><ssdm name="zext_ln86"/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:10  %xor_ln86 = xor i1 %icmp_ln87, true

]]></Node>
<StgValue><ssdm name="xor_ln86"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_begin:11  %icmp_ln88 = icmp eq i3 %cbb_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln88"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:12  %and_ln86 = and i1 %icmp_ln88, %xor_ln86

]]></Node>
<StgValue><ssdm name="and_ln86"/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_1_begin:13  %col_16 = add i6 1, %select_ln86

]]></Node>
<StgValue><ssdm name="col_16"/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_1_begin:14  %or_ln90 = or i1 %and_ln86, %icmp_ln87

]]></Node>
<StgValue><ssdm name="or_ln90"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_1_begin:15  %select_ln90 = select i1 %or_ln90, i3 0, i3 %cbb_0

]]></Node>
<StgValue><ssdm name="select_ln90"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="184" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_1_begin:16  %select_ln90_1 = select i1 %and_ln86, i6 %col_16, i6 %select_ln86

]]></Node>
<StgValue><ssdm name="select_ln90_1"/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="194" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_1_begin:26  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str258)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="13" op_0_bw="13" op_1_bw="3" op_2_bw="4" op_3_bw="6">
<![CDATA[
hls_label_1_begin:28  %tmp129 = call i13 @_ssdm_op_BitConcatenate.i13.i3.i4.i6(i3 %select_ln90, i4 0, i6 %select_ln90_1)

]]></Node>
<StgValue><ssdm name="tmp129"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="197" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_1_begin:29  %add_ln90 = add i13 %zext_ln86, %tmp129

]]></Node>
<StgValue><ssdm name="add_ln90"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="13">
<![CDATA[
hls_label_1_begin:30  %zext_ln321_1 = zext i13 %add_ln90 to i32

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
hls_label_1_begin:31  %add_ln321_1 = add i32 %p_cast, %zext_ln321_1

]]></Node>
<StgValue><ssdm name="add_ln321_1"/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="64" op_0_bw="32">
<![CDATA[
hls_label_1_begin:32  %zext_ln321_2 = zext i32 %add_ln321_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_2"/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
hls_label_1_begin:33  %IMG_addr = getelementptr i16* %IMG, i64 %zext_ln321_2

]]></Node>
<StgValue><ssdm name="IMG_addr"/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0">
<![CDATA[
hls_label_1_begin:36  switch i3 %select_ln90, label %branch5 [
    i3 0, label %branch0
    i3 1, label %branch1
    i3 2, label %branch2
    i3 3, label %branch3
    i3 -4, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln90"/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_1_end:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str258, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="225" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_1_end:1  %cbb = add i3 %select_ln90, 1

]]></Node>
<StgValue><ssdm name="cbb"/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
hls_label_1_end:2  %add_ln87_1 = add i9 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="add_ln87_1"/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
hls_label_1_end:3  %select_ln87 = select i1 %icmp_ln87, i9 1, i9 %add_ln87_1

]]></Node>
<StgValue><ssdm name="select_ln87"/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="0" op_0_bw="0">
<![CDATA[
hls_label_1_end:4  br label %.preheader542

]]></Node>
<StgValue><ssdm name="br_ln88"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="224" st_id="3" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="225" st_id="4" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="226" st_id="5" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="227" st_id="6" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="228" st_id="7" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="229" st_id="8" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="230" st_id="9" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
hls_label_1_begin:34  %IMG_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i16P(i16* %IMG_addr, i32 1)

]]></Node>
<StgValue><ssdm name="IMG_load_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="231" st_id="10" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="1">
<![CDATA[
hls_label_1_begin:35  %IMG_addr_read = call i16 @_ssdm_op_Read.m_axi.i16P(i16* %IMG_addr)

]]></Node>
<StgValue><ssdm name="IMG_addr_read"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_1_begin:1  %empty_483 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6144, i64 6144, i64 6144)

]]></Node>
<StgValue><ssdm name="empty_483"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_1_begin:5  %tmp_219 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln86_1, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_219"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="12" op_0_bw="11">
<![CDATA[
hls_label_1_begin:6  %zext_ln86_1 = zext i11 %tmp_219 to i12

]]></Node>
<StgValue><ssdm name="zext_ln86_1"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="6">
<![CDATA[
hls_label_1_begin:17  %zext_ln90 = zext i6 %select_ln90_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln90"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_1_begin:18  %add_ln321 = add i12 %zext_ln86_1, %zext_ln90

]]></Node>
<StgValue><ssdm name="add_ln321"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="12">
<![CDATA[
hls_label_1_begin:19  %zext_ln321 = zext i12 %add_ln321 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:20  %image_buf_0_V_addr = getelementptr [1024 x i16]* %image_buf_0_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_0_V_addr"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:21  %image_buf_1_V_addr = getelementptr [1024 x i16]* %image_buf_1_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_1_V_addr"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:22  %image_buf_2_V_addr = getelementptr [1024 x i16]* %image_buf_2_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_2_V_addr"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:23  %image_buf_3_V_addr = getelementptr [1024 x i16]* %image_buf_3_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_3_V_addr"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:24  %image_buf_4_V_addr = getelementptr [1024 x i16]* %image_buf_4_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_4_V_addr"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_1_begin:25  %image_buf_5_V_addr = getelementptr [1024 x i16]* %image_buf_5_V, i64 0, i64 %zext_ln321

]]></Node>
<StgValue><ssdm name="image_buf_5_V_addr"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln86" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_1_begin:27  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln89"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch4:0  store i16 %IMG_addr_read, i16* %image_buf_4_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch3:0  store i16 %IMG_addr_read, i16* %image_buf_3_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch2:0  store i16 %IMG_addr_read, i16* %image_buf_2_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch1:0  store i16 %IMG_addr_read, i16* %image_buf_1_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch0:0  store i16 %IMG_addr_read, i16* %image_buf_0_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="219" bw="0" op_0_bw="0">
<![CDATA[
branch0:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="-1"/>
</and_exp><and_exp><literal name="select_ln90" val="-2"/>
</and_exp><and_exp><literal name="select_ln90" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="16" op_1_bw="10">
<![CDATA[
branch5:0  store i16 %IMG_addr_read, i16* %image_buf_5_V_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln90"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln90" val="-1"/>
</and_exp><and_exp><literal name="select_ln90" val="-2"/>
</and_exp><and_exp><literal name="select_ln90" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %hls_label_1_end

]]></Node>
<StgValue><ssdm name="br_ln90"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="257" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
.preheader541.preheader:0  br label %.preheader541

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="258" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader541:0  %cii_0 = phi i3 [ %cii, %1 ], [ 0, %.preheader541.preheader ]

]]></Node>
<StgValue><ssdm name="cii_0"/></StgValue>
</operation>

<operation id="259" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader541:1  %icmp_ln105 = icmp eq i3 %cii_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln105"/></StgValue>
</operation>

<operation id="260" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader541:2  %empty_484 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)

]]></Node>
<StgValue><ssdm name="empty_484"/></StgValue>
</operation>

<operation id="261" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader541:3  %cii = add i3 %cii_0, 1

]]></Node>
<StgValue><ssdm name="cii"/></StgValue>
</operation>

<operation id="262" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader541:4  br i1 %icmp_ln105, label %.preheader535.preheader, label %.preheader540.preheader

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>

<operation id="263" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="7" op_0_bw="7" op_1_bw="3" op_2_bw="4">
<![CDATA[
.preheader540.preheader:0  %shl_ln = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %cii_0, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="264" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:1  %zext_ln321_3 = zext i7 %shl_ln to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_3"/></StgValue>
</operation>

<operation id="265" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="9" op_0_bw="9" op_1_bw="3" op_2_bw="6">
<![CDATA[
.preheader540.preheader:2  %tmp_220 = call i9 @_ssdm_op_BitConcatenate.i9.i3.i6(i3 %cii_0, i6 0)

]]></Node>
<StgValue><ssdm name="tmp_220"/></StgValue>
</operation>

<operation id="266" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:3  %zext_ln321_4 = zext i9 %tmp_220 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_4"/></StgValue>
</operation>

<operation id="267" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:4  %sub_ln321 = sub i10 %zext_ln321_4, %zext_ln321_3

]]></Node>
<StgValue><ssdm name="sub_ln321"/></StgValue>
</operation>

<operation id="268" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:5  %or_ln111 = or i7 %shl_ln, 1

]]></Node>
<StgValue><ssdm name="or_ln111"/></StgValue>
</operation>

<operation id="269" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:6  %zext_ln321_5 = zext i7 %or_ln111 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_5"/></StgValue>
</operation>

<operation id="270" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:7  %tmp_221 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_221"/></StgValue>
</operation>

<operation id="271" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="246" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:8  %zext_ln321_6 = zext i9 %tmp_221 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_6"/></StgValue>
</operation>

<operation id="272" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:9  %sub_ln321_1 = sub i10 %zext_ln321_6, %zext_ln321_5

]]></Node>
<StgValue><ssdm name="sub_ln321_1"/></StgValue>
</operation>

<operation id="273" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:10  %sext_ln321 = sext i10 %sub_ln321_1 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321"/></StgValue>
</operation>

<operation id="274" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="249" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:11  %or_ln111_1 = or i7 %shl_ln, 2

]]></Node>
<StgValue><ssdm name="or_ln111_1"/></StgValue>
</operation>

<operation id="275" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="250" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:12  %zext_ln321_7 = zext i7 %or_ln111_1 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_7"/></StgValue>
</operation>

<operation id="276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:13  %tmp_222 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_222"/></StgValue>
</operation>

<operation id="277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:14  %zext_ln321_8 = zext i9 %tmp_222 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_8"/></StgValue>
</operation>

<operation id="278" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:15  %sub_ln321_2 = sub i10 %zext_ln321_8, %zext_ln321_7

]]></Node>
<StgValue><ssdm name="sub_ln321_2"/></StgValue>
</operation>

<operation id="279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="254" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:16  %sext_ln321_1 = sext i10 %sub_ln321_2 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_1"/></StgValue>
</operation>

<operation id="280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:17  %or_ln111_2 = or i7 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="or_ln111_2"/></StgValue>
</operation>

<operation id="281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:18  %zext_ln321_9 = zext i7 %or_ln111_2 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_9"/></StgValue>
</operation>

<operation id="282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:19  %tmp_223 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_2, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_223"/></StgValue>
</operation>

<operation id="283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:20  %zext_ln321_10 = zext i9 %tmp_223 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_10"/></StgValue>
</operation>

<operation id="284" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:21  %sub_ln321_3 = sub i10 %zext_ln321_10, %zext_ln321_9

]]></Node>
<StgValue><ssdm name="sub_ln321_3"/></StgValue>
</operation>

<operation id="285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:22  %sext_ln321_2 = sext i10 %sub_ln321_3 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_2"/></StgValue>
</operation>

<operation id="286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:23  %or_ln111_3 = or i7 %shl_ln, 4

]]></Node>
<StgValue><ssdm name="or_ln111_3"/></StgValue>
</operation>

<operation id="287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:24  %zext_ln321_11 = zext i7 %or_ln111_3 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_11"/></StgValue>
</operation>

<operation id="288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:25  %tmp_224 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_3, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_224"/></StgValue>
</operation>

<operation id="289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:26  %zext_ln321_12 = zext i9 %tmp_224 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_12"/></StgValue>
</operation>

<operation id="290" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:27  %sub_ln321_4 = sub i10 %zext_ln321_12, %zext_ln321_11

]]></Node>
<StgValue><ssdm name="sub_ln321_4"/></StgValue>
</operation>

<operation id="291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="266" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:28  %or_ln111_4 = or i7 %shl_ln, 5

]]></Node>
<StgValue><ssdm name="or_ln111_4"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="267" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:29  %zext_ln321_13 = zext i7 %or_ln111_4 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_13"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="268" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:30  %tmp_225 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_4, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_225"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="269" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:31  %zext_ln321_14 = zext i9 %tmp_225 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_14"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="270" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:32  %sub_ln321_5 = sub i10 %zext_ln321_14, %zext_ln321_13

]]></Node>
<StgValue><ssdm name="sub_ln321_5"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="271" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:33  %sext_ln321_3 = sext i10 %sub_ln321_5 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_3"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="272" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:34  %or_ln111_5 = or i7 %shl_ln, 6

]]></Node>
<StgValue><ssdm name="or_ln111_5"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:35  %zext_ln321_15 = zext i7 %or_ln111_5 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_15"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:36  %tmp_226 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_5, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_226"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:37  %zext_ln321_16 = zext i9 %tmp_226 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_16"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:38  %sub_ln321_6 = sub i10 %zext_ln321_16, %zext_ln321_15

]]></Node>
<StgValue><ssdm name="sub_ln321_6"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:39  %sext_ln321_4 = sext i10 %sub_ln321_6 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_4"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:40  %or_ln111_6 = or i7 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln111_6"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:41  %zext_ln321_17 = zext i7 %or_ln111_6 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_17"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:42  %tmp_227 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_6, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_227"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:43  %zext_ln321_18 = zext i9 %tmp_227 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_18"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:44  %sub_ln321_7 = sub i10 %zext_ln321_18, %zext_ln321_17

]]></Node>
<StgValue><ssdm name="sub_ln321_7"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:45  %sext_ln321_5 = sext i10 %sub_ln321_7 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_5"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:46  %or_ln111_7 = or i7 %shl_ln, 8

]]></Node>
<StgValue><ssdm name="or_ln111_7"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:47  %zext_ln321_19 = zext i7 %or_ln111_7 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_19"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:48  %tmp_228 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_7, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_228"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:49  %zext_ln321_20 = zext i9 %tmp_228 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_20"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:50  %sub_ln321_8 = sub i10 %zext_ln321_20, %zext_ln321_19

]]></Node>
<StgValue><ssdm name="sub_ln321_8"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:51  %or_ln111_8 = or i7 %shl_ln, 9

]]></Node>
<StgValue><ssdm name="or_ln111_8"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:52  %zext_ln321_21 = zext i7 %or_ln111_8 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_21"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:53  %tmp_229 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_8, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_229"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:54  %zext_ln321_22 = zext i9 %tmp_229 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_22"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:55  %sub_ln321_9 = sub i10 %zext_ln321_22, %zext_ln321_21

]]></Node>
<StgValue><ssdm name="sub_ln321_9"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:56  %sext_ln321_6 = sext i10 %sub_ln321_9 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_6"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:57  %or_ln111_9 = or i7 %shl_ln, 10

]]></Node>
<StgValue><ssdm name="or_ln111_9"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:58  %zext_ln321_23 = zext i7 %or_ln111_9 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_23"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:59  %tmp_230 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_9, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_230"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:60  %zext_ln321_24 = zext i9 %tmp_230 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_24"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:61  %sub_ln321_10 = sub i10 %zext_ln321_24, %zext_ln321_23

]]></Node>
<StgValue><ssdm name="sub_ln321_10"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:62  %sext_ln321_7 = sext i10 %sub_ln321_10 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_7"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:63  %or_ln111_10 = or i7 %shl_ln, 11

]]></Node>
<StgValue><ssdm name="or_ln111_10"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:64  %zext_ln321_25 = zext i7 %or_ln111_10 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_25"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:65  %tmp_231 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_10, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_231"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:66  %zext_ln321_26 = zext i9 %tmp_231 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_26"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:67  %sub_ln321_11 = sub i10 %zext_ln321_26, %zext_ln321_25

]]></Node>
<StgValue><ssdm name="sub_ln321_11"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:68  %sext_ln321_8 = sext i10 %sub_ln321_11 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_8"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:69  %or_ln111_11 = or i7 %shl_ln, 12

]]></Node>
<StgValue><ssdm name="or_ln111_11"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:70  %zext_ln321_27 = zext i7 %or_ln111_11 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_27"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:71  %tmp_232 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_11, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_232"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:72  %zext_ln321_28 = zext i9 %tmp_232 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_28"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:73  %sub_ln321_12 = sub i10 %zext_ln321_28, %zext_ln321_27

]]></Node>
<StgValue><ssdm name="sub_ln321_12"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:74  %or_ln111_12 = or i7 %shl_ln, 13

]]></Node>
<StgValue><ssdm name="or_ln111_12"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:75  %zext_ln321_29 = zext i7 %or_ln111_12 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_29"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:76  %tmp_233 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_12, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_233"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:77  %zext_ln321_30 = zext i9 %tmp_233 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_30"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:78  %sub_ln321_13 = sub i10 %zext_ln321_30, %zext_ln321_29

]]></Node>
<StgValue><ssdm name="sub_ln321_13"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:79  %sext_ln321_9 = sext i10 %sub_ln321_13 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_9"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:80  %or_ln111_13 = or i7 %shl_ln, 14

]]></Node>
<StgValue><ssdm name="or_ln111_13"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:81  %zext_ln321_31 = zext i7 %or_ln111_13 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_31"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:82  %tmp_234 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_13, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_234"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:83  %zext_ln321_32 = zext i9 %tmp_234 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_32"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:84  %sub_ln321_14 = sub i10 %zext_ln321_32, %zext_ln321_31

]]></Node>
<StgValue><ssdm name="sub_ln321_14"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:85  %sext_ln321_10 = sext i10 %sub_ln321_14 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_10"/></StgValue>
</operation>

<operation id="349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader540.preheader:86  %or_ln111_14 = or i7 %shl_ln, 15

]]></Node>
<StgValue><ssdm name="or_ln111_14"/></StgValue>
</operation>

<operation id="350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="10" op_0_bw="7">
<![CDATA[
.preheader540.preheader:87  %zext_ln321_33 = zext i7 %or_ln111_14 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_33"/></StgValue>
</operation>

<operation id="351" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="9" op_0_bw="9" op_1_bw="7" op_2_bw="2">
<![CDATA[
.preheader540.preheader:88  %tmp_235 = call i9 @_ssdm_op_BitConcatenate.i9.i7.i2(i7 %or_ln111_14, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_235"/></StgValue>
</operation>

<operation id="352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="10" op_0_bw="9">
<![CDATA[
.preheader540.preheader:89  %zext_ln321_34 = zext i9 %tmp_235 to i10

]]></Node>
<StgValue><ssdm name="zext_ln321_34"/></StgValue>
</operation>

<operation id="353" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader540.preheader:90  %sub_ln321_15 = sub i10 %zext_ln321_34, %zext_ln321_33

]]></Node>
<StgValue><ssdm name="sub_ln321_15"/></StgValue>
</operation>

<operation id="354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="10">
<![CDATA[
.preheader540.preheader:91  %sext_ln321_11 = sext i10 %sub_ln321_15 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_11"/></StgValue>
</operation>

<operation id="355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="0" op_0_bw="0">
<![CDATA[
.preheader540.preheader:92  br label %.preheader539

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="356" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln105" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0">
<![CDATA[
.preheader535.preheader:0  br label %.preheader535

]]></Node>
<StgValue><ssdm name="br_ln126"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader539:0  %indvar_flatten26 = phi i4 [ 0, %.preheader540.preheader ], [ %add_ln106, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten26"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader539:1  %row21_0 = phi i2 [ 0, %.preheader540.preheader ], [ %select_ln111_1, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="row21_0"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader539:2  %col22_0 = phi i2 [ 0, %.preheader540.preheader ], [ %col, %hls_label_2 ]

]]></Node>
<StgValue><ssdm name="col22_0"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:3  %icmp_ln106 = icmp eq i4 %indvar_flatten26, -7

]]></Node>
<StgValue><ssdm name="icmp_ln106"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader539:4  %add_ln106 = add i4 %indvar_flatten26, 1

]]></Node>
<StgValue><ssdm name="add_ln106"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader539:5  br i1 %icmp_ln106, label %1, label %hls_label_2

]]></Node>
<StgValue><ssdm name="br_ln106"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:0  %row_2 = add i2 1, %row21_0

]]></Node>
<StgValue><ssdm name="row_2"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="341" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:2  %icmp_ln107 = icmp eq i2 %col22_0, -1

]]></Node>
<StgValue><ssdm name="icmp_ln107"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="342" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:3  %select_ln111 = select i1 %icmp_ln107, i2 0, i2 %col22_0

]]></Node>
<StgValue><ssdm name="select_ln111"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="343" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:4  %select_ln111_1 = select i1 %icmp_ln107, i2 %row_2, i2 %row21_0

]]></Node>
<StgValue><ssdm name="select_ln111_1"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="344" bw="11" op_0_bw="2">
<![CDATA[
hls_label_2:5  %zext_ln321_35 = zext i2 %select_ln111_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_35"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="346" bw="2" op_0_bw="10">
<![CDATA[
hls_label_2:7  %trunc_ln321 = trunc i10 %sub_ln321 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="347" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:8  %or_ln321 = or i2 %trunc_ln321, %select_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln321"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="348" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:9  %tmp_843 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="371" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_2:10  %tmp_844 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_843, i2 %or_ln321)

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="372" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="350" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:11  %sext_ln321_12 = sext i10 %tmp_844 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_12"/></StgValue>
</operation>

<operation id="373" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="351" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:12  %tmp_845 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="374" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="2" op_3_bw="2">
<![CDATA[
hls_label_2:13  %p_shl36_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_845, i2 %or_ln321, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl36_cast"/></StgValue>
</operation>

<operation id="375" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:14  %sub_ln321_16 = sub i11 %p_shl36_cast, %sext_ln321_12

]]></Node>
<StgValue><ssdm name="sub_ln321_16"/></StgValue>
</operation>

<operation id="376" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:15  %add_ln321_2 = add i11 %zext_ln321_35, %sext_ln321

]]></Node>
<StgValue><ssdm name="add_ln321_2"/></StgValue>
</operation>

<operation id="377" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="355" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:16  %shl_ln321 = shl i11 %add_ln321_2, 2

]]></Node>
<StgValue><ssdm name="shl_ln321"/></StgValue>
</operation>

<operation id="378" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:17  %sub_ln321_17 = sub i11 %shl_ln321, %add_ln321_2

]]></Node>
<StgValue><ssdm name="sub_ln321_17"/></StgValue>
</operation>

<operation id="379" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:18  %add_ln321_3 = add i11 %zext_ln321_35, %sext_ln321_1

]]></Node>
<StgValue><ssdm name="add_ln321_3"/></StgValue>
</operation>

<operation id="380" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:19  %shl_ln321_1 = shl i11 %add_ln321_3, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_1"/></StgValue>
</operation>

<operation id="381" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:20  %sub_ln321_18 = sub i11 %shl_ln321_1, %add_ln321_3

]]></Node>
<StgValue><ssdm name="sub_ln321_18"/></StgValue>
</operation>

<operation id="382" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:21  %add_ln321_4 = add i11 %zext_ln321_35, %sext_ln321_2

]]></Node>
<StgValue><ssdm name="add_ln321_4"/></StgValue>
</operation>

<operation id="383" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:22  %shl_ln321_2 = shl i11 %add_ln321_4, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_2"/></StgValue>
</operation>

<operation id="384" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:23  %sub_ln321_19 = sub i11 %shl_ln321_2, %add_ln321_4

]]></Node>
<StgValue><ssdm name="sub_ln321_19"/></StgValue>
</operation>

<operation id="385" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="2" op_0_bw="10">
<![CDATA[
hls_label_2:24  %trunc_ln321_1 = trunc i10 %sub_ln321_4 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_1"/></StgValue>
</operation>

<operation id="386" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:25  %or_ln321_1 = or i2 %trunc_ln321_1, %select_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln321_1"/></StgValue>
</operation>

<operation id="387" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:26  %tmp_846 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_4, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="388" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_2:27  %tmp_847 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_846, i2 %or_ln321_1)

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="389" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:28  %sext_ln321_13 = sext i10 %tmp_847 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_13"/></StgValue>
</operation>

<operation id="390" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:29  %tmp_848 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_4, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="391" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="2" op_3_bw="2">
<![CDATA[
hls_label_2:30  %p_shl32_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_848, i2 %or_ln321_1, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl32_cast"/></StgValue>
</operation>

<operation id="392" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:31  %sub_ln321_20 = sub i11 %p_shl32_cast, %sext_ln321_13

]]></Node>
<StgValue><ssdm name="sub_ln321_20"/></StgValue>
</operation>

<operation id="393" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:32  %add_ln321_5 = add i11 %zext_ln321_35, %sext_ln321_3

]]></Node>
<StgValue><ssdm name="add_ln321_5"/></StgValue>
</operation>

<operation id="394" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:33  %shl_ln321_3 = shl i11 %add_ln321_5, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_3"/></StgValue>
</operation>

<operation id="395" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="373" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:34  %sub_ln321_21 = sub i11 %shl_ln321_3, %add_ln321_5

]]></Node>
<StgValue><ssdm name="sub_ln321_21"/></StgValue>
</operation>

<operation id="396" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:35  %add_ln321_6 = add i11 %zext_ln321_35, %sext_ln321_4

]]></Node>
<StgValue><ssdm name="add_ln321_6"/></StgValue>
</operation>

<operation id="397" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:36  %shl_ln321_4 = shl i11 %add_ln321_6, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_4"/></StgValue>
</operation>

<operation id="398" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:37  %sub_ln321_22 = sub i11 %shl_ln321_4, %add_ln321_6

]]></Node>
<StgValue><ssdm name="sub_ln321_22"/></StgValue>
</operation>

<operation id="399" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="377" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:38  %add_ln321_7 = add i11 %zext_ln321_35, %sext_ln321_5

]]></Node>
<StgValue><ssdm name="add_ln321_7"/></StgValue>
</operation>

<operation id="400" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="378" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:39  %shl_ln321_5 = shl i11 %add_ln321_7, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_5"/></StgValue>
</operation>

<operation id="401" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="379" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:40  %sub_ln321_23 = sub i11 %shl_ln321_5, %add_ln321_7

]]></Node>
<StgValue><ssdm name="sub_ln321_23"/></StgValue>
</operation>

<operation id="402" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="380" bw="2" op_0_bw="10">
<![CDATA[
hls_label_2:41  %trunc_ln321_2 = trunc i10 %sub_ln321_8 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_2"/></StgValue>
</operation>

<operation id="403" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="381" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:42  %or_ln321_2 = or i2 %trunc_ln321_2, %select_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln321_2"/></StgValue>
</operation>

<operation id="404" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="382" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:43  %tmp_849 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_8, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="383" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_2:44  %tmp_850 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_849, i2 %or_ln321_2)

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="384" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:45  %sext_ln321_14 = sext i10 %tmp_850 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_14"/></StgValue>
</operation>

<operation id="407" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="385" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:46  %tmp_851 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_8, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="408" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="386" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="2" op_3_bw="2">
<![CDATA[
hls_label_2:47  %p_shl28_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_851, i2 %or_ln321_2, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl28_cast"/></StgValue>
</operation>

<operation id="409" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="387" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:48  %sub_ln321_24 = sub i11 %p_shl28_cast, %sext_ln321_14

]]></Node>
<StgValue><ssdm name="sub_ln321_24"/></StgValue>
</operation>

<operation id="410" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="388" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:49  %add_ln321_8 = add i11 %zext_ln321_35, %sext_ln321_6

]]></Node>
<StgValue><ssdm name="add_ln321_8"/></StgValue>
</operation>

<operation id="411" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="389" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:50  %shl_ln321_6 = shl i11 %add_ln321_8, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_6"/></StgValue>
</operation>

<operation id="412" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="390" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:51  %sub_ln321_25 = sub i11 %shl_ln321_6, %add_ln321_8

]]></Node>
<StgValue><ssdm name="sub_ln321_25"/></StgValue>
</operation>

<operation id="413" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="391" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:52  %add_ln321_9 = add i11 %zext_ln321_35, %sext_ln321_7

]]></Node>
<StgValue><ssdm name="add_ln321_9"/></StgValue>
</operation>

<operation id="414" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="392" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:53  %shl_ln321_7 = shl i11 %add_ln321_9, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_7"/></StgValue>
</operation>

<operation id="415" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:54  %sub_ln321_26 = sub i11 %shl_ln321_7, %add_ln321_9

]]></Node>
<StgValue><ssdm name="sub_ln321_26"/></StgValue>
</operation>

<operation id="416" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:55  %add_ln321_10 = add i11 %zext_ln321_35, %sext_ln321_8

]]></Node>
<StgValue><ssdm name="add_ln321_10"/></StgValue>
</operation>

<operation id="417" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="395" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:56  %shl_ln321_8 = shl i11 %add_ln321_10, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_8"/></StgValue>
</operation>

<operation id="418" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="396" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:57  %sub_ln321_27 = sub i11 %shl_ln321_8, %add_ln321_10

]]></Node>
<StgValue><ssdm name="sub_ln321_27"/></StgValue>
</operation>

<operation id="419" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="2" op_0_bw="10">
<![CDATA[
hls_label_2:58  %trunc_ln321_3 = trunc i10 %sub_ln321_12 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln321_3"/></StgValue>
</operation>

<operation id="420" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:59  %or_ln321_3 = or i2 %trunc_ln321_3, %select_ln111_1

]]></Node>
<StgValue><ssdm name="or_ln321_3"/></StgValue>
</operation>

<operation id="421" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="399" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:60  %tmp_852 = call i8 @_ssdm_op_PartSelect.i8.i10.i32.i32(i10 %sub_ln321_12, i32 2, i32 9)

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="422" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="400" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
hls_label_2:61  %tmp_853 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tmp_852, i2 %or_ln321_3)

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="423" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="11" op_0_bw="10">
<![CDATA[
hls_label_2:62  %sext_ln321_15 = sext i10 %tmp_853 to i11

]]></Node>
<StgValue><ssdm name="sext_ln321_15"/></StgValue>
</operation>

<operation id="424" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="402" bw="7" op_0_bw="7" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_2:63  %tmp_854 = call i7 @_ssdm_op_PartSelect.i7.i10.i32.i32(i10 %sub_ln321_12, i32 2, i32 8)

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="425" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="11" op_0_bw="11" op_1_bw="7" op_2_bw="2" op_3_bw="2">
<![CDATA[
hls_label_2:64  %p_shl24_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i2.i2(i7 %tmp_854, i2 %or_ln321_3, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl24_cast"/></StgValue>
</operation>

<operation id="426" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="404" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:65  %sub_ln321_28 = sub i11 %p_shl24_cast, %sext_ln321_15

]]></Node>
<StgValue><ssdm name="sub_ln321_28"/></StgValue>
</operation>

<operation id="427" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="405" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:66  %add_ln321_11 = add i11 %zext_ln321_35, %sext_ln321_9

]]></Node>
<StgValue><ssdm name="add_ln321_11"/></StgValue>
</operation>

<operation id="428" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:67  %shl_ln321_9 = shl i11 %add_ln321_11, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_9"/></StgValue>
</operation>

<operation id="429" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:68  %sub_ln321_29 = sub i11 %shl_ln321_9, %add_ln321_11

]]></Node>
<StgValue><ssdm name="sub_ln321_29"/></StgValue>
</operation>

<operation id="430" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:69  %add_ln321_12 = add i11 %zext_ln321_35, %sext_ln321_10

]]></Node>
<StgValue><ssdm name="add_ln321_12"/></StgValue>
</operation>

<operation id="431" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:70  %shl_ln321_10 = shl i11 %add_ln321_12, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_10"/></StgValue>
</operation>

<operation id="432" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="410" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:71  %sub_ln321_30 = sub i11 %shl_ln321_10, %add_ln321_12

]]></Node>
<StgValue><ssdm name="sub_ln321_30"/></StgValue>
</operation>

<operation id="433" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="411" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:72  %add_ln321_13 = add i11 %zext_ln321_35, %sext_ln321_11

]]></Node>
<StgValue><ssdm name="add_ln321_13"/></StgValue>
</operation>

<operation id="434" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="412" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:73  %shl_ln321_11 = shl i11 %add_ln321_13, 2

]]></Node>
<StgValue><ssdm name="shl_ln321_11"/></StgValue>
</operation>

<operation id="435" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="413" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:74  %sub_ln321_31 = sub i11 %shl_ln321_11, %add_ln321_13

]]></Node>
<StgValue><ssdm name="sub_ln321_31"/></StgValue>
</operation>

<operation id="436" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="420" bw="11" op_0_bw="2">
<![CDATA[
hls_label_2:81  %zext_ln321_39 = zext i2 %select_ln111 to i11

]]></Node>
<StgValue><ssdm name="zext_ln321_39"/></StgValue>
</operation>

<operation id="437" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="421" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:82  %add_ln321_14 = add i11 %zext_ln321_39, %sub_ln321_16

]]></Node>
<StgValue><ssdm name="add_ln321_14"/></StgValue>
</operation>

<operation id="438" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:83  %zext_ln321_40 = zext i11 %add_ln321_14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_40"/></StgValue>
</operation>

<operation id="439" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="423" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:84  %conv1_weight_V_addr = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_40

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr"/></StgValue>
</operation>

<operation id="440" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="424" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:85  %add_ln321_15 = add i11 %zext_ln321_39, %sub_ln321_17

]]></Node>
<StgValue><ssdm name="add_ln321_15"/></StgValue>
</operation>

<operation id="441" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="425" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:86  %zext_ln321_41 = zext i11 %add_ln321_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_41"/></StgValue>
</operation>

<operation id="442" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="426" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:87  %conv1_weight_V_addr_1 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_41

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_1"/></StgValue>
</operation>

<operation id="443" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="427" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:88  %add_ln321_16 = add i11 %zext_ln321_39, %sub_ln321_18

]]></Node>
<StgValue><ssdm name="add_ln321_16"/></StgValue>
</operation>

<operation id="444" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="428" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:89  %zext_ln321_42 = zext i11 %add_ln321_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_42"/></StgValue>
</operation>

<operation id="445" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="429" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:90  %conv1_weight_V_addr_2 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_42

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_2"/></StgValue>
</operation>

<operation id="446" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="430" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:91  %add_ln321_17 = add i11 %zext_ln321_39, %sub_ln321_19

]]></Node>
<StgValue><ssdm name="add_ln321_17"/></StgValue>
</operation>

<operation id="447" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="431" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:92  %zext_ln321_43 = zext i11 %add_ln321_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_43"/></StgValue>
</operation>

<operation id="448" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="432" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:93  %conv1_weight_V_addr_3 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_43

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_3"/></StgValue>
</operation>

<operation id="449" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="433" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:94  %add_ln321_18 = add i11 %zext_ln321_39, %sub_ln321_20

]]></Node>
<StgValue><ssdm name="add_ln321_18"/></StgValue>
</operation>

<operation id="450" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="434" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:95  %zext_ln321_44 = zext i11 %add_ln321_18 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_44"/></StgValue>
</operation>

<operation id="451" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="435" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:96  %conv1_weight_V_addr_4 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_44

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_4"/></StgValue>
</operation>

<operation id="452" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="436" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:97  %add_ln321_19 = add i11 %zext_ln321_39, %sub_ln321_21

]]></Node>
<StgValue><ssdm name="add_ln321_19"/></StgValue>
</operation>

<operation id="453" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="437" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:98  %zext_ln321_45 = zext i11 %add_ln321_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_45"/></StgValue>
</operation>

<operation id="454" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="438" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:99  %conv1_weight_V_addr_5 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_45

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_5"/></StgValue>
</operation>

<operation id="455" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="439" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:100  %add_ln321_20 = add i11 %zext_ln321_39, %sub_ln321_22

]]></Node>
<StgValue><ssdm name="add_ln321_20"/></StgValue>
</operation>

<operation id="456" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="440" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:101  %zext_ln321_46 = zext i11 %add_ln321_20 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_46"/></StgValue>
</operation>

<operation id="457" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="441" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:102  %conv1_weight_V_addr_6 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_46

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_6"/></StgValue>
</operation>

<operation id="458" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="442" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:103  %add_ln321_21 = add i11 %zext_ln321_39, %sub_ln321_23

]]></Node>
<StgValue><ssdm name="add_ln321_21"/></StgValue>
</operation>

<operation id="459" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="443" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:104  %zext_ln321_47 = zext i11 %add_ln321_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_47"/></StgValue>
</operation>

<operation id="460" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="444" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:105  %conv1_weight_V_addr_7 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_47

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_7"/></StgValue>
</operation>

<operation id="461" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="445" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:106  %add_ln321_22 = add i11 %zext_ln321_39, %sub_ln321_24

]]></Node>
<StgValue><ssdm name="add_ln321_22"/></StgValue>
</operation>

<operation id="462" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="446" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:107  %zext_ln321_48 = zext i11 %add_ln321_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_48"/></StgValue>
</operation>

<operation id="463" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="447" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:108  %conv1_weight_V_addr_8 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_48

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_8"/></StgValue>
</operation>

<operation id="464" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="448" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:109  %add_ln321_23 = add i11 %zext_ln321_39, %sub_ln321_25

]]></Node>
<StgValue><ssdm name="add_ln321_23"/></StgValue>
</operation>

<operation id="465" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="449" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:110  %zext_ln321_49 = zext i11 %add_ln321_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_49"/></StgValue>
</operation>

<operation id="466" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="450" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:111  %conv1_weight_V_addr_9 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_49

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_9"/></StgValue>
</operation>

<operation id="467" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="451" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:112  %add_ln321_24 = add i11 %zext_ln321_39, %sub_ln321_26

]]></Node>
<StgValue><ssdm name="add_ln321_24"/></StgValue>
</operation>

<operation id="468" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="452" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:113  %zext_ln321_50 = zext i11 %add_ln321_24 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_50"/></StgValue>
</operation>

<operation id="469" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="453" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:114  %conv1_weight_V_addr_10 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_50

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_10"/></StgValue>
</operation>

<operation id="470" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="454" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:115  %add_ln321_25 = add i11 %zext_ln321_39, %sub_ln321_27

]]></Node>
<StgValue><ssdm name="add_ln321_25"/></StgValue>
</operation>

<operation id="471" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="455" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:116  %zext_ln321_51 = zext i11 %add_ln321_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_51"/></StgValue>
</operation>

<operation id="472" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="456" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:117  %conv1_weight_V_addr_11 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_51

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_11"/></StgValue>
</operation>

<operation id="473" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="457" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:118  %add_ln321_26 = add i11 %zext_ln321_39, %sub_ln321_28

]]></Node>
<StgValue><ssdm name="add_ln321_26"/></StgValue>
</operation>

<operation id="474" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="458" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:119  %zext_ln321_52 = zext i11 %add_ln321_26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_52"/></StgValue>
</operation>

<operation id="475" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="459" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:120  %conv1_weight_V_addr_12 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_52

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_12"/></StgValue>
</operation>

<operation id="476" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="460" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:121  %add_ln321_27 = add i11 %zext_ln321_39, %sub_ln321_29

]]></Node>
<StgValue><ssdm name="add_ln321_27"/></StgValue>
</operation>

<operation id="477" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="461" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:122  %zext_ln321_53 = zext i11 %add_ln321_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_53"/></StgValue>
</operation>

<operation id="478" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="462" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:123  %conv1_weight_V_addr_13 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_53

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_13"/></StgValue>
</operation>

<operation id="479" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="463" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:124  %add_ln321_28 = add i11 %zext_ln321_39, %sub_ln321_30

]]></Node>
<StgValue><ssdm name="add_ln321_28"/></StgValue>
</operation>

<operation id="480" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="464" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:125  %zext_ln321_54 = zext i11 %add_ln321_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_54"/></StgValue>
</operation>

<operation id="481" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="465" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:126  %conv1_weight_V_addr_14 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_54

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_14"/></StgValue>
</operation>

<operation id="482" st_id="14" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="466" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
hls_label_2:127  %add_ln321_29 = add i11 %zext_ln321_39, %sub_ln321_31

]]></Node>
<StgValue><ssdm name="add_ln321_29"/></StgValue>
</operation>

<operation id="483" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="467" bw="64" op_0_bw="11">
<![CDATA[
hls_label_2:128  %zext_ln321_55 = zext i11 %add_ln321_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln321_55"/></StgValue>
</operation>

<operation id="484" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="468" bw="10" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:129  %conv1_weight_V_addr_15 = getelementptr [864 x i1]* @conv1_weight_V, i64 0, i64 %zext_ln321_55

]]></Node>
<StgValue><ssdm name="conv1_weight_V_addr_15"/></StgValue>
</operation>

<operation id="485" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:148  %conv1_weight_V_load = load i1* %conv1_weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load"/></StgValue>
</operation>

<operation id="486" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:151  %conv1_weight_V_load_1 = load i1* %conv1_weight_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_1"/></StgValue>
</operation>

<operation id="487" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:154  %conv1_weight_V_load_2 = load i1* %conv1_weight_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_2"/></StgValue>
</operation>

<operation id="488" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:157  %conv1_weight_V_load_3 = load i1* %conv1_weight_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_3"/></StgValue>
</operation>

<operation id="489" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:160  %conv1_weight_V_load_4 = load i1* %conv1_weight_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_4"/></StgValue>
</operation>

<operation id="490" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:163  %conv1_weight_V_load_5 = load i1* %conv1_weight_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_5"/></StgValue>
</operation>

<operation id="491" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:166  %conv1_weight_V_load_6 = load i1* %conv1_weight_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_6"/></StgValue>
</operation>

<operation id="492" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:169  %conv1_weight_V_load_7 = load i1* %conv1_weight_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_7"/></StgValue>
</operation>

<operation id="493" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:172  %conv1_weight_V_load_8 = load i1* %conv1_weight_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_8"/></StgValue>
</operation>

<operation id="494" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:175  %conv1_weight_V_load_9 = load i1* %conv1_weight_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_9"/></StgValue>
</operation>

<operation id="495" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:178  %conv1_weight_V_load_10 = load i1* %conv1_weight_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_10"/></StgValue>
</operation>

<operation id="496" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:181  %conv1_weight_V_load_11 = load i1* %conv1_weight_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_11"/></StgValue>
</operation>

<operation id="497" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:184  %conv1_weight_V_load_12 = load i1* %conv1_weight_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_12"/></StgValue>
</operation>

<operation id="498" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:187  %conv1_weight_V_load_13 = load i1* %conv1_weight_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_13"/></StgValue>
</operation>

<operation id="499" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:190  %conv1_weight_V_load_14 = load i1* %conv1_weight_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_14"/></StgValue>
</operation>

<operation id="500" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:193  %conv1_weight_V_load_15 = load i1* %conv1_weight_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_15"/></StgValue>
</operation>

<operation id="501" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="536" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
hls_label_2:197  %col = add i2 1, %select_ln111

]]></Node>
<StgValue><ssdm name="col"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="502" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="340" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_2:1  %empty_485 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 9, i64 9, i64 9)

]]></Node>
<StgValue><ssdm name="empty_485"/></StgValue>
</operation>

<operation id="503" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="345" bw="5" op_0_bw="2">
<![CDATA[
hls_label_2:6  %zext_ln321_36 = zext i2 %select_ln111_1 to i5

]]></Node>
<StgValue><ssdm name="zext_ln321_36"/></StgValue>
</operation>

<operation id="504" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:75  %tmp_238 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln111_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_238"/></StgValue>
</operation>

<operation id="505" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="415" bw="5" op_0_bw="4">
<![CDATA[
hls_label_2:76  %zext_ln321_37 = zext i4 %tmp_238 to i5

]]></Node>
<StgValue><ssdm name="zext_ln321_37"/></StgValue>
</operation>

<operation id="506" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="416" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:77  %sub_ln321_32 = sub i5 %zext_ln321_37, %zext_ln321_36

]]></Node>
<StgValue><ssdm name="sub_ln321_32"/></StgValue>
</operation>

<operation id="507" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_2:78  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str259)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="508" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_2:79  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln108"/></StgValue>
</operation>

<operation id="509" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="419" bw="5" op_0_bw="2">
<![CDATA[
hls_label_2:80  %zext_ln321_38 = zext i2 %select_ln111 to i5

]]></Node>
<StgValue><ssdm name="zext_ln321_38"/></StgValue>
</operation>

<operation id="510" st_id="15" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="469" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_2:130  %add_ln321_30 = add i5 %zext_ln321_38, %sub_ln321_32

]]></Node>
<StgValue><ssdm name="add_ln321_30"/></StgValue>
</operation>

<operation id="511" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="470" bw="64" op_0_bw="5">
<![CDATA[
hls_label_2:131  %sext_ln321_16 = sext i5 %add_ln321_30 to i64

]]></Node>
<StgValue><ssdm name="sext_ln321_16"/></StgValue>
</operation>

<operation id="512" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:132  %conv1_weight_buf_0_1 = getelementptr [9 x i2]* %conv1_weight_buf_0_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_0_1"/></StgValue>
</operation>

<operation id="513" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:133  %conv1_weight_buf_1_1 = getelementptr [9 x i2]* %conv1_weight_buf_1_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_1_1"/></StgValue>
</operation>

<operation id="514" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:134  %conv1_weight_buf_2_1 = getelementptr [9 x i2]* %conv1_weight_buf_2_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_2_1"/></StgValue>
</operation>

<operation id="515" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:135  %conv1_weight_buf_3_1 = getelementptr [9 x i2]* %conv1_weight_buf_3_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_3_1"/></StgValue>
</operation>

<operation id="516" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:136  %conv1_weight_buf_4_1 = getelementptr [9 x i2]* %conv1_weight_buf_4_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_4_1"/></StgValue>
</operation>

<operation id="517" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:137  %conv1_weight_buf_5_1 = getelementptr [9 x i2]* %conv1_weight_buf_5_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_5_1"/></StgValue>
</operation>

<operation id="518" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:138  %conv1_weight_buf_6_1 = getelementptr [9 x i2]* %conv1_weight_buf_6_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_6_1"/></StgValue>
</operation>

<operation id="519" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:139  %conv1_weight_buf_7_1 = getelementptr [9 x i2]* %conv1_weight_buf_7_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_7_1"/></StgValue>
</operation>

<operation id="520" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:140  %conv1_weight_buf_8_1 = getelementptr [9 x i2]* %conv1_weight_buf_8_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_8_1"/></StgValue>
</operation>

<operation id="521" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:141  %conv1_weight_buf_9_1 = getelementptr [9 x i2]* %conv1_weight_buf_9_s, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_9_1"/></StgValue>
</operation>

<operation id="522" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:142  %conv1_weight_buf_10_1 = getelementptr [9 x i2]* %conv1_weight_buf_10, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_10_1"/></StgValue>
</operation>

<operation id="523" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:143  %conv1_weight_buf_11_1 = getelementptr [9 x i2]* %conv1_weight_buf_11, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_11_1"/></StgValue>
</operation>

<operation id="524" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:144  %conv1_weight_buf_12_1 = getelementptr [9 x i2]* %conv1_weight_buf_12, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_12_1"/></StgValue>
</operation>

<operation id="525" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:145  %conv1_weight_buf_13_1 = getelementptr [9 x i2]* %conv1_weight_buf_13, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_13_1"/></StgValue>
</operation>

<operation id="526" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:146  %conv1_weight_buf_14_1 = getelementptr [9 x i2]* %conv1_weight_buf_14, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_14_1"/></StgValue>
</operation>

<operation id="527" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_2:147  %conv1_weight_buf_15_1 = getelementptr [9 x i2]* %conv1_weight_buf_15, i64 0, i64 %sext_ln321_16

]]></Node>
<StgValue><ssdm name="conv1_weight_buf_15_1"/></StgValue>
</operation>

<operation id="528" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="487" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:148  %conv1_weight_V_load = load i1* %conv1_weight_V_addr, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load"/></StgValue>
</operation>

<operation id="529" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="488" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:149  %select_ln321 = select i1 %conv1_weight_V_load, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321"/></StgValue>
</operation>

<operation id="530" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:150  store i2 %select_ln321, i2* %conv1_weight_buf_0_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="531" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:151  %conv1_weight_V_load_1 = load i1* %conv1_weight_V_addr_1, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_1"/></StgValue>
</operation>

<operation id="532" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="491" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:152  %select_ln321_1 = select i1 %conv1_weight_V_load_1, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_1"/></StgValue>
</operation>

<operation id="533" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:153  store i2 %select_ln321_1, i2* %conv1_weight_buf_1_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="534" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="493" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:154  %conv1_weight_V_load_2 = load i1* %conv1_weight_V_addr_2, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_2"/></StgValue>
</operation>

<operation id="535" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:155  %select_ln321_2 = select i1 %conv1_weight_V_load_2, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_2"/></StgValue>
</operation>

<operation id="536" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:156  store i2 %select_ln321_2, i2* %conv1_weight_buf_2_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="537" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:157  %conv1_weight_V_load_3 = load i1* %conv1_weight_V_addr_3, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_3"/></StgValue>
</operation>

<operation id="538" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:158  %select_ln321_3 = select i1 %conv1_weight_V_load_3, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_3"/></StgValue>
</operation>

<operation id="539" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:159  store i2 %select_ln321_3, i2* %conv1_weight_buf_3_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="540" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:160  %conv1_weight_V_load_4 = load i1* %conv1_weight_V_addr_4, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_4"/></StgValue>
</operation>

<operation id="541" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:161  %select_ln321_4 = select i1 %conv1_weight_V_load_4, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_4"/></StgValue>
</operation>

<operation id="542" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:162  store i2 %select_ln321_4, i2* %conv1_weight_buf_4_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="543" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="502" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:163  %conv1_weight_V_load_5 = load i1* %conv1_weight_V_addr_5, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_5"/></StgValue>
</operation>

<operation id="544" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="503" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:164  %select_ln321_5 = select i1 %conv1_weight_V_load_5, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_5"/></StgValue>
</operation>

<operation id="545" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:165  store i2 %select_ln321_5, i2* %conv1_weight_buf_5_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="546" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="505" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:166  %conv1_weight_V_load_6 = load i1* %conv1_weight_V_addr_6, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_6"/></StgValue>
</operation>

<operation id="547" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="506" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:167  %select_ln321_6 = select i1 %conv1_weight_V_load_6, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_6"/></StgValue>
</operation>

<operation id="548" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="507" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:168  store i2 %select_ln321_6, i2* %conv1_weight_buf_6_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="549" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="508" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:169  %conv1_weight_V_load_7 = load i1* %conv1_weight_V_addr_7, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_7"/></StgValue>
</operation>

<operation id="550" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="509" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:170  %select_ln321_7 = select i1 %conv1_weight_V_load_7, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_7"/></StgValue>
</operation>

<operation id="551" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:171  store i2 %select_ln321_7, i2* %conv1_weight_buf_7_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="552" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="511" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:172  %conv1_weight_V_load_8 = load i1* %conv1_weight_V_addr_8, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_8"/></StgValue>
</operation>

<operation id="553" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="512" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:173  %select_ln321_8 = select i1 %conv1_weight_V_load_8, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_8"/></StgValue>
</operation>

<operation id="554" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="513" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:174  store i2 %select_ln321_8, i2* %conv1_weight_buf_8_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="555" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:175  %conv1_weight_V_load_9 = load i1* %conv1_weight_V_addr_9, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_9"/></StgValue>
</operation>

<operation id="556" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="515" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:176  %select_ln321_9 = select i1 %conv1_weight_V_load_9, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_9"/></StgValue>
</operation>

<operation id="557" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:177  store i2 %select_ln321_9, i2* %conv1_weight_buf_9_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="558" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:178  %conv1_weight_V_load_10 = load i1* %conv1_weight_V_addr_10, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_10"/></StgValue>
</operation>

<operation id="559" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:179  %select_ln321_10 = select i1 %conv1_weight_V_load_10, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_10"/></StgValue>
</operation>

<operation id="560" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="519" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:180  store i2 %select_ln321_10, i2* %conv1_weight_buf_10_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="561" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:181  %conv1_weight_V_load_11 = load i1* %conv1_weight_V_addr_11, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_11"/></StgValue>
</operation>

<operation id="562" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:182  %select_ln321_11 = select i1 %conv1_weight_V_load_11, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_11"/></StgValue>
</operation>

<operation id="563" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:183  store i2 %select_ln321_11, i2* %conv1_weight_buf_11_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="564" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:184  %conv1_weight_V_load_12 = load i1* %conv1_weight_V_addr_12, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_12"/></StgValue>
</operation>

<operation id="565" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="524" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:185  %select_ln321_12 = select i1 %conv1_weight_V_load_12, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_12"/></StgValue>
</operation>

<operation id="566" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:186  store i2 %select_ln321_12, i2* %conv1_weight_buf_12_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="567" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:187  %conv1_weight_V_load_13 = load i1* %conv1_weight_V_addr_13, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_13"/></StgValue>
</operation>

<operation id="568" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:188  %select_ln321_13 = select i1 %conv1_weight_V_load_13, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_13"/></StgValue>
</operation>

<operation id="569" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:189  store i2 %select_ln321_13, i2* %conv1_weight_buf_13_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="570" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:190  %conv1_weight_V_load_14 = load i1* %conv1_weight_V_addr_14, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_14"/></StgValue>
</operation>

<operation id="571" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:191  %select_ln321_14 = select i1 %conv1_weight_V_load_14, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_14"/></StgValue>
</operation>

<operation id="572" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:192  store i2 %select_ln321_14, i2* %conv1_weight_buf_14_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="573" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="1" op_0_bw="10">
<![CDATA[
hls_label_2:193  %conv1_weight_V_load_15 = load i1* %conv1_weight_V_addr_15, align 1

]]></Node>
<StgValue><ssdm name="conv1_weight_V_load_15"/></StgValue>
</operation>

<operation id="574" st_id="15" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="533" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
hls_label_2:194  %select_ln321_15 = select i1 %conv1_weight_V_load_15, i2 -1, i2 0

]]></Node>
<StgValue><ssdm name="select_ln321_15"/></StgValue>
</operation>

<operation id="575" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="2" op_1_bw="4">
<![CDATA[
hls_label_2:195  store i2 %select_ln321_15, i2* %conv1_weight_buf_15_1, align 1

]]></Node>
<StgValue><ssdm name="store_ln111"/></StgValue>
</operation>

<operation id="576" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_2:196  %empty_486 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str259, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty_486"/></StgValue>
</operation>

<operation id="577" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln106" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="0" op_0_bw="0">
<![CDATA[
hls_label_2:198  br label %.preheader539

]]></Node>
<StgValue><ssdm name="br_ln107"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="578" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="3">
<![CDATA[
:0  call fastcc void @biconv16([1024 x i16]* %image_buf_0_V, [1024 x i16]* %image_buf_1_V, [1024 x i16]* %image_buf_2_V, [1024 x i16]* %image_buf_3_V, [1024 x i16]* %image_buf_4_V, [1024 x i16]* %image_buf_5_V, i3 %cii_0, [9 x i2]* %conv1_weight_buf_0_s, [9 x i2]* %conv1_weight_buf_1_s, [9 x i2]* %conv1_weight_buf_2_s, [9 x i2]* %conv1_weight_buf_3_s, [9 x i2]* %conv1_weight_buf_4_s, [9 x i2]* %conv1_weight_buf_5_s, [9 x i2]* %conv1_weight_buf_6_s, [9 x i2]* %conv1_weight_buf_7_s, [9 x i2]* %conv1_weight_buf_8_s, [9 x i2]* %conv1_weight_buf_9_s, [9 x i2]* %conv1_weight_buf_10, [9 x i2]* %conv1_weight_buf_11, [9 x i2]* %conv1_weight_buf_12, [9 x i2]* %conv1_weight_buf_13, [9 x i2]* %conv1_weight_buf_14, [9 x i2]* %conv1_weight_buf_15, [1024 x i12]* %conv1_out_0, [1024 x i12]* %conv1_out_1, [1024 x i12]* %conv1_out_2, [1024 x i12]* %conv1_out_3, [1024 x i12]* %conv1_out_4, [1024 x i12]* %conv1_out_5, [1024 x i12]* %conv1_out_6, [1024 x i12]* %conv1_out_7, [1024 x i12]* %conv1_out_8, [1024 x i12]* %conv1_out_9, [1024 x i12]* %conv1_out_10, [1024 x i12]* %conv1_out_11, [1024 x i12]* %conv1_out_12, [1024 x i12]* %conv1_out_13, [1024 x i12]* %conv1_out_14, [1024 x i12]* %conv1_out_15)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="579" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="3" op_8_bw="2" op_9_bw="2" op_10_bw="2" op_11_bw="2" op_12_bw="2" op_13_bw="2" op_14_bw="2" op_15_bw="2" op_16_bw="2" op_17_bw="2" op_18_bw="2" op_19_bw="2" op_20_bw="2" op_21_bw="2" op_22_bw="2" op_23_bw="2" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="3">
<![CDATA[
:0  call fastcc void @biconv16([1024 x i16]* %image_buf_0_V, [1024 x i16]* %image_buf_1_V, [1024 x i16]* %image_buf_2_V, [1024 x i16]* %image_buf_3_V, [1024 x i16]* %image_buf_4_V, [1024 x i16]* %image_buf_5_V, i3 %cii_0, [9 x i2]* %conv1_weight_buf_0_s, [9 x i2]* %conv1_weight_buf_1_s, [9 x i2]* %conv1_weight_buf_2_s, [9 x i2]* %conv1_weight_buf_3_s, [9 x i2]* %conv1_weight_buf_4_s, [9 x i2]* %conv1_weight_buf_5_s, [9 x i2]* %conv1_weight_buf_6_s, [9 x i2]* %conv1_weight_buf_7_s, [9 x i2]* %conv1_weight_buf_8_s, [9 x i2]* %conv1_weight_buf_9_s, [9 x i2]* %conv1_weight_buf_10, [9 x i2]* %conv1_weight_buf_11, [9 x i2]* %conv1_weight_buf_12, [9 x i2]* %conv1_weight_buf_13, [9 x i2]* %conv1_weight_buf_14, [9 x i2]* %conv1_weight_buf_15, [1024 x i12]* %conv1_out_0, [1024 x i12]* %conv1_out_1, [1024 x i12]* %conv1_out_2, [1024 x i12]* %conv1_out_3, [1024 x i12]* %conv1_out_4, [1024 x i12]* %conv1_out_5, [1024 x i12]* %conv1_out_6, [1024 x i12]* %conv1_out_7, [1024 x i12]* %conv1_out_8, [1024 x i12]* %conv1_out_9, [1024 x i12]* %conv1_out_10, [1024 x i12]* %conv1_out_11, [1024 x i12]* %conv1_out_12, [1024 x i12]* %conv1_out_13, [1024 x i12]* %conv1_out_14, [1024 x i12]* %conv1_out_15)

]]></Node>
<StgValue><ssdm name="call_ln115"/></StgValue>
</operation>

<operation id="580" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader541

]]></Node>
<StgValue><ssdm name="br_ln105"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="581" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
.preheader535:0  %indvar_flatten89 = phi i11 [ %add_ln119, %hls_label_4 ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten89"/></StgValue>
</operation>

<operation id="582" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader535:1  %row_b_0 = phi i3 [ %select_ln119_1, %hls_label_4 ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="row_b_0"/></StgValue>
</operation>

<operation id="583" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader535:2  %indvar_flatten53 = phi i10 [ %select_ln120_4, %hls_label_4 ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="584" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader535:3  %col_b_0 = phi i3 [ %select_ln120_1, %hls_label_4 ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="col_b_0"/></StgValue>
</operation>

<operation id="585" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
.preheader535:4  %indvar_flatten33 = phi i8 [ %select_ln121_3, %hls_label_4 ], [ 0, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="586" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader535:5  %brow_0 = phi i4 [ %select_ln121_1, %hls_label_4 ], [ 1, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="brow_0"/></StgValue>
</operation>

<operation id="587" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader535:6  %bcol_0 = phi i4 [ %bcol, %hls_label_4 ], [ 1, %.preheader535.preheader ]

]]></Node>
<StgValue><ssdm name="bcol_0"/></StgValue>
</operation>

<operation id="588" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="2" op_0_bw="3">
<![CDATA[
.preheader535:7  %trunc_ln126 = trunc i3 %row_b_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126"/></StgValue>
</operation>

<operation id="589" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader535:8  %shl_ln2 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln126, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln2"/></StgValue>
</operation>

<operation id="590" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="6" op_0_bw="5">
<![CDATA[
.preheader535:9  %zext_ln126 = zext i5 %shl_ln2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="591" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="2" op_0_bw="3">
<![CDATA[
.preheader535:10  %trunc_ln126_1 = trunc i3 %col_b_0 to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_1"/></StgValue>
</operation>

<operation id="592" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.preheader535:11  %shl_ln126_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln126_1, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln126_1"/></StgValue>
</operation>

<operation id="593" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="6" op_0_bw="4">
<![CDATA[
.preheader535:12  %zext_ln121 = zext i4 %brow_0 to i6

]]></Node>
<StgValue><ssdm name="zext_ln121"/></StgValue>
</operation>

<operation id="594" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader535:13  %add_ln126 = add i6 %zext_ln126, %zext_ln121

]]></Node>
<StgValue><ssdm name="add_ln126"/></StgValue>
</operation>

<operation id="595" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader535:14  %icmp_ln119 = icmp eq i11 %indvar_flatten89, -1024

]]></Node>
<StgValue><ssdm name="icmp_ln119"/></StgValue>
</operation>

<operation id="596" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader535:15  %add_ln119 = add i11 1, %indvar_flatten89

]]></Node>
<StgValue><ssdm name="add_ln119"/></StgValue>
</operation>

<operation id="597" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader535:16  br i1 %icmp_ln119, label %.preheader534.preheader, label %hls_label_4

]]></Node>
<StgValue><ssdm name="br_ln119"/></StgValue>
</operation>

<operation id="598" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:0  %row_b = add i3 1, %row_b_0

]]></Node>
<StgValue><ssdm name="row_b"/></StgValue>
</operation>

<operation id="599" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4:2  %icmp_ln120 = icmp eq i10 %indvar_flatten53, 256

]]></Node>
<StgValue><ssdm name="icmp_ln120"/></StgValue>
</operation>

<operation id="600" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4:3  %select_ln119 = select i1 %icmp_ln120, i3 0, i3 %col_b_0

]]></Node>
<StgValue><ssdm name="select_ln119"/></StgValue>
</operation>

<operation id="601" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="566" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4:4  %select_ln119_1 = select i1 %icmp_ln120, i3 %row_b, i3 %row_b_0

]]></Node>
<StgValue><ssdm name="select_ln119_1"/></StgValue>
</operation>

<operation id="602" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="569" bw="2" op_0_bw="3">
<![CDATA[
hls_label_4:7  %trunc_ln126_2 = trunc i3 %row_b to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_2"/></StgValue>
</operation>

<operation id="603" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
hls_label_4:8  %shl_ln126_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln126_2, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln126_mid1"/></StgValue>
</operation>

<operation id="604" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_4:9  %select_ln119_2 = select i1 %icmp_ln120, i5 %shl_ln126_mid1, i5 %shl_ln2

]]></Node>
<StgValue><ssdm name="select_ln119_2"/></StgValue>
</operation>

<operation id="605" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4:10  %zext_ln119 = zext i5 %select_ln119_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln119"/></StgValue>
</operation>

<operation id="606" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_4:11  %select_ln119_3 = select i1 %icmp_ln120, i5 0, i5 %shl_ln126_1

]]></Node>
<StgValue><ssdm name="select_ln119_3"/></StgValue>
</operation>

<operation id="607" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="574" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:12  %or_ln126 = or i5 %shl_ln126_mid1, 1

]]></Node>
<StgValue><ssdm name="or_ln126"/></StgValue>
</operation>

<operation id="608" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="6" op_0_bw="6" op_1_bw="1" op_2_bw="5">
<![CDATA[
hls_label_4:13  %add_ln126_mid = call i6 @_ssdm_op_BitConcatenate.i6.i1.i5(i1 false, i5 %or_ln126)

]]></Node>
<StgValue><ssdm name="add_ln126_mid"/></StgValue>
</operation>

<operation id="609" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:14  %xor_ln119 = xor i1 %icmp_ln120, true

]]></Node>
<StgValue><ssdm name="xor_ln119"/></StgValue>
</operation>

<operation id="610" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:15  %icmp_ln122 = icmp eq i4 %bcol_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln122"/></StgValue>
</operation>

<operation id="611" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="578" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:16  %and_ln119 = and i1 %icmp_ln122, %xor_ln119

]]></Node>
<StgValue><ssdm name="and_ln119"/></StgValue>
</operation>

<operation id="612" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4:17  %icmp_ln121 = icmp eq i8 %indvar_flatten33, 64

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="613" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:18  %and_ln119_1 = and i1 %icmp_ln121, %xor_ln119

]]></Node>
<StgValue><ssdm name="and_ln119_1"/></StgValue>
</operation>

<operation id="614" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:19  %col_b = add i3 1, %select_ln119

]]></Node>
<StgValue><ssdm name="col_b"/></StgValue>
</operation>

<operation id="615" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:20  %or_ln120 = or i1 %and_ln119_1, %icmp_ln120

]]></Node>
<StgValue><ssdm name="or_ln120"/></StgValue>
</operation>

<operation id="616" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="583" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:21  %select_ln120 = select i1 %or_ln120, i4 1, i4 %brow_0

]]></Node>
<StgValue><ssdm name="select_ln120"/></StgValue>
</operation>

<operation id="617" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4:22  %select_ln120_1 = select i1 %and_ln119_1, i3 %col_b, i3 %select_ln119

]]></Node>
<StgValue><ssdm name="select_ln120_1"/></StgValue>
</operation>

<operation id="618" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="2" op_0_bw="3">
<![CDATA[
hls_label_4:30  %trunc_ln126_3 = trunc i3 %col_b to i2

]]></Node>
<StgValue><ssdm name="trunc_ln126_3"/></StgValue>
</operation>

<operation id="619" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
hls_label_4:31  %shl_ln126_1_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln126_3, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln126_1_mid1"/></StgValue>
</operation>

<operation id="620" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="594" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
hls_label_4:32  %select_ln120_2 = select i1 %and_ln119_1, i5 %shl_ln126_1_mid1, i5 %select_ln119_3

]]></Node>
<StgValue><ssdm name="select_ln120_2"/></StgValue>
</operation>

<operation id="621" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4:33  %zext_ln120_1 = zext i5 %select_ln120_2 to i6

]]></Node>
<StgValue><ssdm name="zext_ln120_1"/></StgValue>
</operation>

<operation id="622" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
hls_label_4:34  %or_ln126_1 = or i5 %select_ln119_2, 1

]]></Node>
<StgValue><ssdm name="or_ln126_1"/></StgValue>
</operation>

<operation id="623" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4:35  %zext_ln126_2 = zext i5 %or_ln126_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln126_2"/></StgValue>
</operation>

<operation id="624" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:36  %xor_ln120 = xor i1 %icmp_ln121, true

]]></Node>
<StgValue><ssdm name="xor_ln120"/></StgValue>
</operation>

<operation id="625" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:37  %or_ln120_1 = or i1 %icmp_ln120, %xor_ln120

]]></Node>
<StgValue><ssdm name="or_ln120_1"/></StgValue>
</operation>

<operation id="626" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:38  %and_ln120 = and i1 %and_ln119, %or_ln120_1

]]></Node>
<StgValue><ssdm name="and_ln120"/></StgValue>
</operation>

<operation id="627" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:39  %brow = add i4 1, %select_ln120

]]></Node>
<StgValue><ssdm name="brow"/></StgValue>
</operation>

<operation id="628" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="602" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:40  %or_ln121 = or i1 %and_ln120, %and_ln119_1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="629" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:41  %or_ln121_1 = or i1 %or_ln121, %icmp_ln120

]]></Node>
<StgValue><ssdm name="or_ln121_1"/></StgValue>
</operation>

<operation id="630" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:42  %select_ln121 = select i1 %or_ln121_1, i4 1, i4 %bcol_0

]]></Node>
<StgValue><ssdm name="select_ln121"/></StgValue>
</operation>

<operation id="631" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="6" op_0_bw="4">
<![CDATA[
hls_label_4:43  %zext_ln121_1 = zext i4 %brow to i6

]]></Node>
<StgValue><ssdm name="zext_ln121_1"/></StgValue>
</operation>

<operation id="632" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_4:44  %select_ln121_1 = select i1 %and_ln120, i4 %brow, i4 %select_ln120

]]></Node>
<StgValue><ssdm name="select_ln121_1"/></StgValue>
</operation>

<operation id="633" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4:52  %add_ln126_2 = add i6 %zext_ln121_1, %zext_ln119

]]></Node>
<StgValue><ssdm name="add_ln126_2"/></StgValue>
</operation>

<operation id="634" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="615" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_4:53  %select_ln119_4 = select i1 %icmp_ln120, i6 %add_ln126_mid, i6 %add_ln126

]]></Node>
<StgValue><ssdm name="select_ln119_4"/></StgValue>
</operation>

<operation id="635" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_4:54  %select_ln120_3 = select i1 %and_ln119_1, i6 %zext_ln126_2, i6 %select_ln119_4

]]></Node>
<StgValue><ssdm name="select_ln120_3"/></StgValue>
</operation>

<operation id="636" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
hls_label_4:55  %select_ln121_2 = select i1 %and_ln120, i6 %add_ln126_2, i6 %select_ln120_3

]]></Node>
<StgValue><ssdm name="select_ln121_2"/></StgValue>
</operation>

<operation id="637" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="618" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
hls_label_4:56  %tmp_237 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %select_ln121_2, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_237"/></StgValue>
</operation>

<operation id="638" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="12" op_0_bw="11">
<![CDATA[
hls_label_4:57  %zext_ln121_3 = zext i11 %tmp_237 to i12

]]></Node>
<StgValue><ssdm name="zext_ln121_3"/></StgValue>
</operation>

<operation id="639" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="6" op_0_bw="4">
<![CDATA[
hls_label_4:58  %zext_ln122 = zext i4 %select_ln121 to i6

]]></Node>
<StgValue><ssdm name="zext_ln122"/></StgValue>
</operation>

<operation id="640" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4:80  %add_ln126_1 = add i6 %zext_ln122, %zext_ln120_1

]]></Node>
<StgValue><ssdm name="add_ln126_1"/></StgValue>
</operation>

<operation id="641" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="643" bw="12" op_0_bw="6">
<![CDATA[
hls_label_4:81  %zext_ln1116 = zext i6 %add_ln126_1 to i12

]]></Node>
<StgValue><ssdm name="zext_ln1116"/></StgValue>
</operation>

<operation id="642" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:82  %add_ln1116 = add i12 %zext_ln121_3, %zext_ln1116

]]></Node>
<StgValue><ssdm name="add_ln1116"/></StgValue>
</operation>

<operation id="643" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:83  %zext_ln1116_1 = zext i12 %add_ln1116 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1116_1"/></StgValue>
</operation>

<operation id="644" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:84  %conv1_out_0_addr = getelementptr [1024 x i12]* %conv1_out_0, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_0_addr"/></StgValue>
</operation>

<operation id="645" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:85  %conv1_out_1_addr = getelementptr [1024 x i12]* %conv1_out_1, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_1_addr"/></StgValue>
</operation>

<operation id="646" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="648" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:86  %conv1_out_2_addr = getelementptr [1024 x i12]* %conv1_out_2, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_2_addr"/></StgValue>
</operation>

<operation id="647" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="649" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:87  %conv1_out_3_addr = getelementptr [1024 x i12]* %conv1_out_3, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_3_addr"/></StgValue>
</operation>

<operation id="648" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="650" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:88  %conv1_out_4_addr = getelementptr [1024 x i12]* %conv1_out_4, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_4_addr"/></StgValue>
</operation>

<operation id="649" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="651" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:89  %conv1_out_5_addr = getelementptr [1024 x i12]* %conv1_out_5, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_5_addr"/></StgValue>
</operation>

<operation id="650" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="652" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:90  %conv1_out_6_addr = getelementptr [1024 x i12]* %conv1_out_6, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_6_addr"/></StgValue>
</operation>

<operation id="651" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="653" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:91  %conv1_out_7_addr = getelementptr [1024 x i12]* %conv1_out_7, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_7_addr"/></StgValue>
</operation>

<operation id="652" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="654" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:92  %conv1_out_8_addr = getelementptr [1024 x i12]* %conv1_out_8, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_8_addr"/></StgValue>
</operation>

<operation id="653" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="655" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:93  %conv1_out_9_addr = getelementptr [1024 x i12]* %conv1_out_9, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_9_addr"/></StgValue>
</operation>

<operation id="654" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="656" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:94  %conv1_out_10_addr = getelementptr [1024 x i12]* %conv1_out_10, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_10_addr"/></StgValue>
</operation>

<operation id="655" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="657" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:95  %conv1_out_11_addr = getelementptr [1024 x i12]* %conv1_out_11, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_11_addr"/></StgValue>
</operation>

<operation id="656" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="658" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:96  %conv1_out_12_addr = getelementptr [1024 x i12]* %conv1_out_12, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_12_addr"/></StgValue>
</operation>

<operation id="657" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="659" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:97  %conv1_out_13_addr = getelementptr [1024 x i12]* %conv1_out_13, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_13_addr"/></StgValue>
</operation>

<operation id="658" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="660" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:98  %conv1_out_14_addr = getelementptr [1024 x i12]* %conv1_out_14, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_14_addr"/></StgValue>
</operation>

<operation id="659" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="661" bw="10" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:99  %conv1_out_15_addr = getelementptr [1024 x i12]* %conv1_out_15, i64 0, i64 %zext_ln1116_1

]]></Node>
<StgValue><ssdm name="conv1_out_15_addr"/></StgValue>
</operation>

<operation id="660" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:100  %conv1_out_0_load = load i12* %conv1_out_0_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_0_load"/></StgValue>
</operation>

<operation id="661" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:144  %conv1_out_1_load = load i12* %conv1_out_1_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_1_load"/></StgValue>
</operation>

<operation id="662" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:188  %conv1_out_2_load = load i12* %conv1_out_2_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_2_load"/></StgValue>
</operation>

<operation id="663" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:232  %conv1_out_3_load = load i12* %conv1_out_3_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_3_load"/></StgValue>
</operation>

<operation id="664" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:276  %conv1_out_4_load = load i12* %conv1_out_4_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_4_load"/></StgValue>
</operation>

<operation id="665" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:320  %conv1_out_5_load = load i12* %conv1_out_5_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_5_load"/></StgValue>
</operation>

<operation id="666" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:364  %conv1_out_6_load = load i12* %conv1_out_6_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_6_load"/></StgValue>
</operation>

<operation id="667" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:408  %conv1_out_7_load = load i12* %conv1_out_7_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_7_load"/></StgValue>
</operation>

<operation id="668" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:452  %conv1_out_8_load = load i12* %conv1_out_8_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_8_load"/></StgValue>
</operation>

<operation id="669" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:496  %conv1_out_9_load = load i12* %conv1_out_9_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_9_load"/></StgValue>
</operation>

<operation id="670" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:540  %conv1_out_10_load = load i12* %conv1_out_10_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_10_load"/></StgValue>
</operation>

<operation id="671" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:584  %conv1_out_11_load = load i12* %conv1_out_11_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_11_load"/></StgValue>
</operation>

<operation id="672" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:628  %conv1_out_12_load = load i12* %conv1_out_12_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_12_load"/></StgValue>
</operation>

<operation id="673" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:672  %conv1_out_13_load = load i12* %conv1_out_13_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_13_load"/></StgValue>
</operation>

<operation id="674" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:716  %conv1_out_14_load = load i12* %conv1_out_14_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_14_load"/></StgValue>
</operation>

<operation id="675" st_id="18" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:760  %conv1_out_15_load = load i12* %conv1_out_15_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_15_load"/></StgValue>
</operation>

<operation id="676" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1367" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:805  %bcol = add i4 1, %select_ln121

]]></Node>
<StgValue><ssdm name="bcol"/></StgValue>
</operation>

<operation id="677" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1368" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_4:806  %add_ln121_1 = add i8 1, %indvar_flatten33

]]></Node>
<StgValue><ssdm name="add_ln121_1"/></StgValue>
</operation>

<operation id="678" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1369" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
hls_label_4:807  %select_ln121_3 = select i1 %or_ln120, i8 1, i8 %add_ln121_1

]]></Node>
<StgValue><ssdm name="select_ln121_3"/></StgValue>
</operation>

<operation id="679" st_id="18" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1370" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
hls_label_4:808  %add_ln120_1 = add i10 1, %indvar_flatten53

]]></Node>
<StgValue><ssdm name="add_ln120_1"/></StgValue>
</operation>

<operation id="680" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1371" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
hls_label_4:809  %select_ln120_4 = select i1 %icmp_ln120, i10 1, i10 %add_ln120_1

]]></Node>
<StgValue><ssdm name="select_ln120_4"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="681" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_4:1  %empty_487 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1024, i64 1024, i64 1024)

]]></Node>
<StgValue><ssdm name="empty_487"/></StgValue>
</operation>

<operation id="682" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
hls_label_4:5  %tmp_236 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln119_1, i2 0)

]]></Node>
<StgValue><ssdm name="tmp_236"/></StgValue>
</operation>

<operation id="683" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="6" op_0_bw="5">
<![CDATA[
hls_label_4:6  %zext_ln126_1 = zext i5 %tmp_236 to i6

]]></Node>
<StgValue><ssdm name="zext_ln126_1"/></StgValue>
</operation>

<operation id="684" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="6" op_0_bw="3">
<![CDATA[
hls_label_4:23  %zext_ln120 = zext i3 %select_ln120_1 to i6

]]></Node>
<StgValue><ssdm name="zext_ln120"/></StgValue>
</operation>

<operation id="685" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="586" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4:24  %add_ln203 = add i6 %zext_ln126_1, %zext_ln120

]]></Node>
<StgValue><ssdm name="add_ln203"/></StgValue>
</operation>

<operation id="686" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
hls_label_4:25  %tmp_745 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %add_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_745"/></StgValue>
</operation>

<operation id="687" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="64" op_0_bw="9">
<![CDATA[
hls_label_4:26  %zext_ln203 = zext i9 %tmp_745 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203"/></StgValue>
</operation>

<operation id="688" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
hls_label_4:27  %tmp_746 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln203, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_746"/></StgValue>
</operation>

<operation id="689" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4:28  %zext_ln203_1 = zext i7 %tmp_746 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_1"/></StgValue>
</operation>

<operation id="690" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="591" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4:29  %add_ln203_1 = add i64 %zext_ln203_1, %zext_ln203

]]></Node>
<StgValue><ssdm name="add_ln203_1"/></StgValue>
</operation>

<operation id="691" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="607" bw="64" op_0_bw="4">
<![CDATA[
hls_label_4:45  %zext_ln121_2 = zext i4 %select_ln121_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln121_2"/></StgValue>
</operation>

<operation id="692" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4:46  %add_ln203_2 = add i64 %add_ln203_1, %zext_ln121_2

]]></Node>
<StgValue><ssdm name="add_ln203_2"/></StgValue>
</operation>

<operation id="693" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="9" op_0_bw="64">
<![CDATA[
hls_label_4:47  %trunc_ln203 = trunc i64 %add_ln203_2 to i9

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="694" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
hls_label_4:48  %p_shl37_cast = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %trunc_ln203, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl37_cast"/></StgValue>
</operation>

<operation id="695" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="11" op_0_bw="64">
<![CDATA[
hls_label_4:49  %trunc_ln203_1 = trunc i64 %add_ln203_2 to i11

]]></Node>
<StgValue><ssdm name="trunc_ln203_1"/></StgValue>
</operation>

<operation id="696" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="12" op_1_bw="11" op_2_bw="1">
<![CDATA[
hls_label_4:50  %p_shl38_cast = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %trunc_ln203_1, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl38_cast"/></StgValue>
</operation>

<operation id="697" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:51  %add_ln203_3 = add i12 %p_shl38_cast, %p_shl37_cast

]]></Node>
<StgValue><ssdm name="add_ln203_3"/></StgValue>
</operation>

<operation id="698" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4:59  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str261)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="699" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4:60  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="700" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="623" bw="12" op_0_bw="4">
<![CDATA[
hls_label_4:61  %zext_ln203_2 = zext i4 %select_ln121 to i12

]]></Node>
<StgValue><ssdm name="zext_ln203_2"/></StgValue>
</operation>

<operation id="701" st_id="19" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:62  %add_ln203_4 = add i12 %add_ln203_3, %zext_ln203_2

]]></Node>
<StgValue><ssdm name="add_ln203_4"/></StgValue>
</operation>

<operation id="702" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="64" op_0_bw="12">
<![CDATA[
hls_label_4:63  %zext_ln203_3 = zext i12 %add_ln203_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln203_3"/></StgValue>
</operation>

<operation id="703" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="626" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:64  %fm_buf_V_0_addr = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_addr"/></StgValue>
</operation>

<operation id="704" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:65  %fm_buf_V_1_addr = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_addr"/></StgValue>
</operation>

<operation id="705" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:66  %fm_buf_V_10_addr = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_addr"/></StgValue>
</operation>

<operation id="706" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:67  %fm_buf_V_11_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_addr_1"/></StgValue>
</operation>

<operation id="707" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:68  %fm_buf_V_12_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_addr_1"/></StgValue>
</operation>

<operation id="708" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="631" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:69  %fm_buf_V_13_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_addr_1"/></StgValue>
</operation>

<operation id="709" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:70  %fm_buf_V_14_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_addr_1"/></StgValue>
</operation>

<operation id="710" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:71  %fm_buf_V_15_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_addr_1"/></StgValue>
</operation>

<operation id="711" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="634" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:72  %fm_buf_V_2_addr = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_addr"/></StgValue>
</operation>

<operation id="712" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:73  %fm_buf_V_3_addr = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_addr"/></StgValue>
</operation>

<operation id="713" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:74  %fm_buf_V_4_addr = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_addr"/></StgValue>
</operation>

<operation id="714" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:75  %fm_buf_V_5_addr = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_addr"/></StgValue>
</operation>

<operation id="715" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:76  %fm_buf_V_6_addr = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_addr"/></StgValue>
</operation>

<operation id="716" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="639" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:77  %fm_buf_V_7_addr = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_addr"/></StgValue>
</operation>

<operation id="717" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:78  %fm_buf_V_8_addr = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_addr"/></StgValue>
</operation>

<operation id="718" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4:79  %fm_buf_V_9_addr = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln203_3

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_addr"/></StgValue>
</operation>

<operation id="719" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:100  %conv1_out_0_load = load i12* %conv1_out_0_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_0_load"/></StgValue>
</operation>

<operation id="720" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="663" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:101  %sext_ln1116 = sext i12 %conv1_out_0_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="721" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="664" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:102  %shl_ln3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_0_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln3"/></StgValue>
</operation>

<operation id="722" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="665" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:103  %sext_ln1118 = sext i22 %shl_ln3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="723" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="666" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:104  %sub_ln1118 = sub i23 %sext_ln1118, %sext_ln1116

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="724" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="667" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:105  %trunc_ln1192 = trunc i23 %sub_ln1118 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192"/></StgValue>
</operation>

<operation id="725" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="668" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:106  %add_ln1192 = add i23 261888, %sub_ln1118

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="726" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="669" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:107  %add_ln1192_227 = add i20 261888, %trunc_ln1192

]]></Node>
<StgValue><ssdm name="add_ln1192_227"/></StgValue>
</operation>

<operation id="727" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:108  %tmp_747 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_747"/></StgValue>
</operation>

<operation id="728" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="671" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:109  %trunc_ln = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="729" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="672" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:110  %tmp_748 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_748"/></StgValue>
</operation>

<operation id="730" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="673" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:111  %tmp_749 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_749"/></StgValue>
</operation>

<operation id="731" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="674" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:112  %zext_ln415 = zext i1 %tmp_749 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415"/></StgValue>
</operation>

<operation id="732" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="675" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:113  %add_ln415 = add i12 %zext_ln415, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln415"/></StgValue>
</operation>

<operation id="733" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="676" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:114  %tmp_750 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_750"/></StgValue>
</operation>

<operation id="734" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="677" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:115  %xor_ln416 = xor i1 %tmp_750, true

]]></Node>
<StgValue><ssdm name="xor_ln416"/></StgValue>
</operation>

<operation id="735" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="678" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:116  %and_ln416 = and i1 %tmp_748, %xor_ln416

]]></Node>
<StgValue><ssdm name="and_ln416"/></StgValue>
</operation>

<operation id="736" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="679" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:117  %tmp_751 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_751"/></StgValue>
</operation>

<operation id="737" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="680" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:118  %tmp_187 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_187"/></StgValue>
</operation>

<operation id="738" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="681" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:119  %icmp_ln879 = icmp eq i3 %tmp_187, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879"/></StgValue>
</operation>

<operation id="739" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="682" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:120  %tmp_188 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_188"/></StgValue>
</operation>

<operation id="740" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="683" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:121  %icmp_ln879_113 = icmp eq i4 %tmp_188, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_113"/></StgValue>
</operation>

<operation id="741" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="684" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:122  %icmp_ln768 = icmp eq i4 %tmp_188, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768"/></StgValue>
</operation>

<operation id="742" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="685" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:123  %select_ln777 = select i1 %and_ln416, i1 %icmp_ln879_113, i1 %icmp_ln768

]]></Node>
<StgValue><ssdm name="select_ln777"/></StgValue>
</operation>

<operation id="743" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="686" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:124  %tmp_752 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_227, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_752"/></StgValue>
</operation>

<operation id="744" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:125  %xor_ln779 = xor i1 %tmp_752, true

]]></Node>
<StgValue><ssdm name="xor_ln779"/></StgValue>
</operation>

<operation id="745" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:126  %and_ln779 = and i1 %icmp_ln879, %xor_ln779

]]></Node>
<StgValue><ssdm name="and_ln779"/></StgValue>
</operation>

<operation id="746" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="689" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:127  %select_ln416 = select i1 %and_ln416, i1 %and_ln779, i1 %icmp_ln879_113

]]></Node>
<StgValue><ssdm name="select_ln416"/></StgValue>
</operation>

<operation id="747" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:128  %and_ln781 = and i1 %and_ln416, %icmp_ln879_113

]]></Node>
<StgValue><ssdm name="and_ln781"/></StgValue>
</operation>

<operation id="748" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="691" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:129  %xor_ln785 = xor i1 %select_ln777, true

]]></Node>
<StgValue><ssdm name="xor_ln785"/></StgValue>
</operation>

<operation id="749" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="692" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:130  %or_ln785 = or i1 %tmp_751, %xor_ln785

]]></Node>
<StgValue><ssdm name="or_ln785"/></StgValue>
</operation>

<operation id="750" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="693" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:131  %xor_ln785_113 = xor i1 %tmp_747, true

]]></Node>
<StgValue><ssdm name="xor_ln785_113"/></StgValue>
</operation>

<operation id="751" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="694" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:132  %and_ln785 = and i1 %or_ln785, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="and_ln785"/></StgValue>
</operation>

<operation id="752" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="695" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:133  %and_ln786 = and i1 %tmp_751, %select_ln416

]]></Node>
<StgValue><ssdm name="and_ln786"/></StgValue>
</operation>

<operation id="753" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="696" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:134  %or_ln786 = or i1 %and_ln781, %and_ln786

]]></Node>
<StgValue><ssdm name="or_ln786"/></StgValue>
</operation>

<operation id="754" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="697" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:135  %xor_ln786 = xor i1 %or_ln786, true

]]></Node>
<StgValue><ssdm name="xor_ln786"/></StgValue>
</operation>

<operation id="755" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="698" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:136  %and_ln786_155 = and i1 %tmp_747, %xor_ln786

]]></Node>
<StgValue><ssdm name="and_ln786_155"/></StgValue>
</operation>

<operation id="756" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="699" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:137  %or_ln340 = or i1 %and_ln786_155, %and_ln785

]]></Node>
<StgValue><ssdm name="or_ln340"/></StgValue>
</operation>

<operation id="757" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="700" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:138  %or_ln340_264 = or i1 %and_ln786, %xor_ln785_113

]]></Node>
<StgValue><ssdm name="or_ln340_264"/></StgValue>
</operation>

<operation id="758" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:139  %or_ln340_265 = or i1 %or_ln340_264, %and_ln781

]]></Node>
<StgValue><ssdm name="or_ln340_265"/></StgValue>
</operation>

<operation id="759" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:140  %select_ln340 = select i1 %or_ln340, i12 2047, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln340"/></StgValue>
</operation>

<operation id="760" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="703" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:141  %select_ln388 = select i1 %and_ln786_155, i12 -2048, i12 %add_ln415

]]></Node>
<StgValue><ssdm name="select_ln388"/></StgValue>
</operation>

<operation id="761" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:142  %select_ln340_175 = select i1 %or_ln340_265, i12 %select_ln340, i12 %select_ln388

]]></Node>
<StgValue><ssdm name="select_ln340_175"/></StgValue>
</operation>

<operation id="762" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="705" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:143  store i12 %select_ln340_175, i12* %fm_buf_V_0_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="763" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:144  %conv1_out_1_load = load i12* %conv1_out_1_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_1_load"/></StgValue>
</operation>

<operation id="764" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="707" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:145  %sext_ln1116_15 = sext i12 %conv1_out_1_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_15"/></StgValue>
</operation>

<operation id="765" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="708" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:146  %shl_ln1118_1 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_1_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="766" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="709" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:147  %sext_ln1118_15 = sext i22 %shl_ln1118_1 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_15"/></StgValue>
</operation>

<operation id="767" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="710" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:148  %sub_ln1118_1 = sub i23 %sext_ln1118_15, %sext_ln1116_15

]]></Node>
<StgValue><ssdm name="sub_ln1118_1"/></StgValue>
</operation>

<operation id="768" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="711" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:149  %trunc_ln1192_55 = trunc i23 %sub_ln1118_1 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_55"/></StgValue>
</operation>

<operation id="769" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="712" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:150  %add_ln1192_148 = add i23 261888, %sub_ln1118_1

]]></Node>
<StgValue><ssdm name="add_ln1192_148"/></StgValue>
</operation>

<operation id="770" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="713" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:151  %add_ln1192_228 = add i20 261888, %trunc_ln1192_55

]]></Node>
<StgValue><ssdm name="add_ln1192_228"/></StgValue>
</operation>

<operation id="771" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="714" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:152  %tmp_753 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_753"/></StgValue>
</operation>

<operation id="772" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="715" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:153  %trunc_ln708_s = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_148, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>

<operation id="773" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="716" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:154  %tmp_754 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_754"/></StgValue>
</operation>

<operation id="774" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:155  %tmp_755 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_148, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_755"/></StgValue>
</operation>

<operation id="775" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:156  %zext_ln415_55 = zext i1 %tmp_755 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_55"/></StgValue>
</operation>

<operation id="776" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:157  %add_ln415_55 = add i12 %zext_ln415_55, %trunc_ln708_s

]]></Node>
<StgValue><ssdm name="add_ln415_55"/></StgValue>
</operation>

<operation id="777" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:158  %tmp_756 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_55, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_756"/></StgValue>
</operation>

<operation id="778" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="721" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:159  %xor_ln416_55 = xor i1 %tmp_756, true

]]></Node>
<StgValue><ssdm name="xor_ln416_55"/></StgValue>
</operation>

<operation id="779" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="722" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:160  %and_ln416_55 = and i1 %tmp_754, %xor_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln416_55"/></StgValue>
</operation>

<operation id="780" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="723" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:161  %tmp_757 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_55, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_757"/></StgValue>
</operation>

<operation id="781" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="724" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:162  %tmp_189 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_148, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_189"/></StgValue>
</operation>

<operation id="782" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="725" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:163  %icmp_ln879_114 = icmp eq i3 %tmp_189, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_114"/></StgValue>
</operation>

<operation id="783" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:164  %tmp_190 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_148, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_190"/></StgValue>
</operation>

<operation id="784" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="727" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:165  %icmp_ln879_115 = icmp eq i4 %tmp_190, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_115"/></StgValue>
</operation>

<operation id="785" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:166  %icmp_ln768_55 = icmp eq i4 %tmp_190, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_55"/></StgValue>
</operation>

<operation id="786" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="729" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:167  %select_ln777_55 = select i1 %and_ln416_55, i1 %icmp_ln879_115, i1 %icmp_ln768_55

]]></Node>
<StgValue><ssdm name="select_ln777_55"/></StgValue>
</operation>

<operation id="787" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="730" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:168  %tmp_758 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_228, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_758"/></StgValue>
</operation>

<operation id="788" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:169  %xor_ln779_55 = xor i1 %tmp_758, true

]]></Node>
<StgValue><ssdm name="xor_ln779_55"/></StgValue>
</operation>

<operation id="789" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:170  %and_ln779_1 = and i1 %icmp_ln879_114, %xor_ln779_55

]]></Node>
<StgValue><ssdm name="and_ln779_1"/></StgValue>
</operation>

<operation id="790" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:171  %select_ln416_55 = select i1 %and_ln416_55, i1 %and_ln779_1, i1 %icmp_ln879_115

]]></Node>
<StgValue><ssdm name="select_ln416_55"/></StgValue>
</operation>

<operation id="791" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:172  %and_ln781_1 = and i1 %and_ln416_55, %icmp_ln879_115

]]></Node>
<StgValue><ssdm name="and_ln781_1"/></StgValue>
</operation>

<operation id="792" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:173  %xor_ln785_1 = xor i1 %select_ln777_55, true

]]></Node>
<StgValue><ssdm name="xor_ln785_1"/></StgValue>
</operation>

<operation id="793" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:174  %or_ln785_1 = or i1 %tmp_757, %xor_ln785_1

]]></Node>
<StgValue><ssdm name="or_ln785_1"/></StgValue>
</operation>

<operation id="794" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:175  %xor_ln785_114 = xor i1 %tmp_753, true

]]></Node>
<StgValue><ssdm name="xor_ln785_114"/></StgValue>
</operation>

<operation id="795" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:176  %and_ln785_55 = and i1 %or_ln785_1, %xor_ln785_114

]]></Node>
<StgValue><ssdm name="and_ln785_55"/></StgValue>
</operation>

<operation id="796" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:177  %and_ln786_1 = and i1 %tmp_757, %select_ln416_55

]]></Node>
<StgValue><ssdm name="and_ln786_1"/></StgValue>
</operation>

<operation id="797" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:178  %or_ln786_55 = or i1 %and_ln781_1, %and_ln786_1

]]></Node>
<StgValue><ssdm name="or_ln786_55"/></StgValue>
</operation>

<operation id="798" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:179  %xor_ln786_75 = xor i1 %or_ln786_55, true

]]></Node>
<StgValue><ssdm name="xor_ln786_75"/></StgValue>
</operation>

<operation id="799" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:180  %and_ln786_156 = and i1 %tmp_753, %xor_ln786_75

]]></Node>
<StgValue><ssdm name="and_ln786_156"/></StgValue>
</operation>

<operation id="800" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:181  %or_ln340_1 = or i1 %and_ln786_156, %and_ln785_55

]]></Node>
<StgValue><ssdm name="or_ln340_1"/></StgValue>
</operation>

<operation id="801" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="744" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:182  %or_ln340_266 = or i1 %and_ln786_1, %xor_ln785_114

]]></Node>
<StgValue><ssdm name="or_ln340_266"/></StgValue>
</operation>

<operation id="802" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:183  %or_ln340_267 = or i1 %or_ln340_266, %and_ln781_1

]]></Node>
<StgValue><ssdm name="or_ln340_267"/></StgValue>
</operation>

<operation id="803" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:184  %select_ln340_1 = select i1 %or_ln340_1, i12 2047, i12 %add_ln415_55

]]></Node>
<StgValue><ssdm name="select_ln340_1"/></StgValue>
</operation>

<operation id="804" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:185  %select_ln388_1 = select i1 %and_ln786_156, i12 -2048, i12 %add_ln415_55

]]></Node>
<StgValue><ssdm name="select_ln388_1"/></StgValue>
</operation>

<operation id="805" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:186  %select_ln340_177 = select i1 %or_ln340_267, i12 %select_ln340_1, i12 %select_ln388_1

]]></Node>
<StgValue><ssdm name="select_ln340_177"/></StgValue>
</operation>

<operation id="806" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="749" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:187  store i12 %select_ln340_177, i12* %fm_buf_V_1_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="807" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:188  %conv1_out_2_load = load i12* %conv1_out_2_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_2_load"/></StgValue>
</operation>

<operation id="808" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:189  %sext_ln1116_16 = sext i12 %conv1_out_2_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_16"/></StgValue>
</operation>

<operation id="809" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="752" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:190  %shl_ln1118_2 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_2_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="810" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:191  %sext_ln1118_16 = sext i22 %shl_ln1118_2 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_16"/></StgValue>
</operation>

<operation id="811" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:192  %sub_ln1118_2 = sub i23 %sext_ln1118_16, %sext_ln1116_16

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="812" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="755" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:193  %trunc_ln1192_56 = trunc i23 %sub_ln1118_2 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_56"/></StgValue>
</operation>

<operation id="813" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:194  %add_ln1192_149 = add i23 261888, %sub_ln1118_2

]]></Node>
<StgValue><ssdm name="add_ln1192_149"/></StgValue>
</operation>

<operation id="814" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:195  %add_ln1192_229 = add i20 261888, %trunc_ln1192_56

]]></Node>
<StgValue><ssdm name="add_ln1192_229"/></StgValue>
</operation>

<operation id="815" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="758" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:196  %tmp_759 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_759"/></StgValue>
</operation>

<operation id="816" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:197  %trunc_ln708_43 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_149, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_43"/></StgValue>
</operation>

<operation id="817" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:198  %tmp_760 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_760"/></StgValue>
</operation>

<operation id="818" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="761" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:199  %tmp_761 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_149, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_761"/></StgValue>
</operation>

<operation id="819" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:200  %zext_ln415_56 = zext i1 %tmp_761 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_56"/></StgValue>
</operation>

<operation id="820" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:201  %add_ln415_56 = add i12 %zext_ln415_56, %trunc_ln708_43

]]></Node>
<StgValue><ssdm name="add_ln415_56"/></StgValue>
</operation>

<operation id="821" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="764" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:202  %tmp_762 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_56, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_762"/></StgValue>
</operation>

<operation id="822" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:203  %xor_ln416_56 = xor i1 %tmp_762, true

]]></Node>
<StgValue><ssdm name="xor_ln416_56"/></StgValue>
</operation>

<operation id="823" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:204  %and_ln416_56 = and i1 %tmp_760, %xor_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln416_56"/></StgValue>
</operation>

<operation id="824" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="767" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:205  %tmp_763 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_56, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_763"/></StgValue>
</operation>

<operation id="825" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:206  %tmp_191 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_149, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_191"/></StgValue>
</operation>

<operation id="826" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:207  %icmp_ln879_116 = icmp eq i3 %tmp_191, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_116"/></StgValue>
</operation>

<operation id="827" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="770" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:208  %tmp_192 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_149, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_192"/></StgValue>
</operation>

<operation id="828" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:209  %icmp_ln879_117 = icmp eq i4 %tmp_192, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_117"/></StgValue>
</operation>

<operation id="829" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:210  %icmp_ln768_56 = icmp eq i4 %tmp_192, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_56"/></StgValue>
</operation>

<operation id="830" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="773" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:211  %select_ln777_56 = select i1 %and_ln416_56, i1 %icmp_ln879_117, i1 %icmp_ln768_56

]]></Node>
<StgValue><ssdm name="select_ln777_56"/></StgValue>
</operation>

<operation id="831" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:212  %tmp_764 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_229, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_764"/></StgValue>
</operation>

<operation id="832" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:213  %xor_ln779_56 = xor i1 %tmp_764, true

]]></Node>
<StgValue><ssdm name="xor_ln779_56"/></StgValue>
</operation>

<operation id="833" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:214  %and_ln779_2 = and i1 %icmp_ln879_116, %xor_ln779_56

]]></Node>
<StgValue><ssdm name="and_ln779_2"/></StgValue>
</operation>

<operation id="834" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:215  %select_ln416_56 = select i1 %and_ln416_56, i1 %and_ln779_2, i1 %icmp_ln879_117

]]></Node>
<StgValue><ssdm name="select_ln416_56"/></StgValue>
</operation>

<operation id="835" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:216  %and_ln781_2 = and i1 %and_ln416_56, %icmp_ln879_117

]]></Node>
<StgValue><ssdm name="and_ln781_2"/></StgValue>
</operation>

<operation id="836" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:217  %xor_ln785_2 = xor i1 %select_ln777_56, true

]]></Node>
<StgValue><ssdm name="xor_ln785_2"/></StgValue>
</operation>

<operation id="837" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:218  %or_ln785_2 = or i1 %tmp_763, %xor_ln785_2

]]></Node>
<StgValue><ssdm name="or_ln785_2"/></StgValue>
</operation>

<operation id="838" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:219  %xor_ln785_115 = xor i1 %tmp_759, true

]]></Node>
<StgValue><ssdm name="xor_ln785_115"/></StgValue>
</operation>

<operation id="839" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:220  %and_ln785_56 = and i1 %or_ln785_2, %xor_ln785_115

]]></Node>
<StgValue><ssdm name="and_ln785_56"/></StgValue>
</operation>

<operation id="840" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="783" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:221  %and_ln786_2 = and i1 %tmp_763, %select_ln416_56

]]></Node>
<StgValue><ssdm name="and_ln786_2"/></StgValue>
</operation>

<operation id="841" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:222  %or_ln786_56 = or i1 %and_ln781_2, %and_ln786_2

]]></Node>
<StgValue><ssdm name="or_ln786_56"/></StgValue>
</operation>

<operation id="842" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:223  %xor_ln786_76 = xor i1 %or_ln786_56, true

]]></Node>
<StgValue><ssdm name="xor_ln786_76"/></StgValue>
</operation>

<operation id="843" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="786" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:224  %and_ln786_157 = and i1 %tmp_759, %xor_ln786_76

]]></Node>
<StgValue><ssdm name="and_ln786_157"/></StgValue>
</operation>

<operation id="844" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:225  %or_ln340_2 = or i1 %and_ln786_157, %and_ln785_56

]]></Node>
<StgValue><ssdm name="or_ln340_2"/></StgValue>
</operation>

<operation id="845" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:226  %or_ln340_268 = or i1 %and_ln786_2, %xor_ln785_115

]]></Node>
<StgValue><ssdm name="or_ln340_268"/></StgValue>
</operation>

<operation id="846" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="789" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:227  %or_ln340_269 = or i1 %or_ln340_268, %and_ln781_2

]]></Node>
<StgValue><ssdm name="or_ln340_269"/></StgValue>
</operation>

<operation id="847" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:228  %select_ln340_2 = select i1 %or_ln340_2, i12 2047, i12 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln340_2"/></StgValue>
</operation>

<operation id="848" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:229  %select_ln388_2 = select i1 %and_ln786_157, i12 -2048, i12 %add_ln415_56

]]></Node>
<StgValue><ssdm name="select_ln388_2"/></StgValue>
</operation>

<operation id="849" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:230  %select_ln340_179 = select i1 %or_ln340_269, i12 %select_ln340_2, i12 %select_ln388_2

]]></Node>
<StgValue><ssdm name="select_ln340_179"/></StgValue>
</operation>

<operation id="850" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:231  store i12 %select_ln340_179, i12* %fm_buf_V_2_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="851" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:232  %conv1_out_3_load = load i12* %conv1_out_3_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_3_load"/></StgValue>
</operation>

<operation id="852" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="795" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:233  %sext_ln1116_17 = sext i12 %conv1_out_3_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_17"/></StgValue>
</operation>

<operation id="853" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:234  %shl_ln1118_3 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_3_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="854" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:235  %sext_ln1118_17 = sext i22 %shl_ln1118_3 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_17"/></StgValue>
</operation>

<operation id="855" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="798" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:236  %sub_ln1118_3 = sub i23 %sext_ln1118_17, %sext_ln1116_17

]]></Node>
<StgValue><ssdm name="sub_ln1118_3"/></StgValue>
</operation>

<operation id="856" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:237  %trunc_ln1192_57 = trunc i23 %sub_ln1118_3 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_57"/></StgValue>
</operation>

<operation id="857" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:238  %add_ln1192_150 = add i23 261888, %sub_ln1118_3

]]></Node>
<StgValue><ssdm name="add_ln1192_150"/></StgValue>
</operation>

<operation id="858" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="801" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:239  %add_ln1192_230 = add i20 261888, %trunc_ln1192_57

]]></Node>
<StgValue><ssdm name="add_ln1192_230"/></StgValue>
</operation>

<operation id="859" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:240  %tmp_765 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_765"/></StgValue>
</operation>

<operation id="860" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:241  %trunc_ln708_44 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_150, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_44"/></StgValue>
</operation>

<operation id="861" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="804" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:242  %tmp_766 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_766"/></StgValue>
</operation>

<operation id="862" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:243  %tmp_767 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_150, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_767"/></StgValue>
</operation>

<operation id="863" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:244  %zext_ln415_57 = zext i1 %tmp_767 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_57"/></StgValue>
</operation>

<operation id="864" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="807" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:245  %add_ln415_57 = add i12 %zext_ln415_57, %trunc_ln708_44

]]></Node>
<StgValue><ssdm name="add_ln415_57"/></StgValue>
</operation>

<operation id="865" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:246  %tmp_768 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_57, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_768"/></StgValue>
</operation>

<operation id="866" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:247  %xor_ln416_57 = xor i1 %tmp_768, true

]]></Node>
<StgValue><ssdm name="xor_ln416_57"/></StgValue>
</operation>

<operation id="867" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:248  %and_ln416_57 = and i1 %tmp_766, %xor_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln416_57"/></StgValue>
</operation>

<operation id="868" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:249  %tmp_769 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_57, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_769"/></StgValue>
</operation>

<operation id="869" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="812" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:250  %tmp_193 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_150, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_193"/></StgValue>
</operation>

<operation id="870" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:251  %icmp_ln879_118 = icmp eq i3 %tmp_193, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_118"/></StgValue>
</operation>

<operation id="871" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:252  %tmp_194 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_150, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_194"/></StgValue>
</operation>

<operation id="872" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:253  %icmp_ln879_119 = icmp eq i4 %tmp_194, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_119"/></StgValue>
</operation>

<operation id="873" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:254  %icmp_ln768_57 = icmp eq i4 %tmp_194, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_57"/></StgValue>
</operation>

<operation id="874" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="817" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:255  %select_ln777_57 = select i1 %and_ln416_57, i1 %icmp_ln879_119, i1 %icmp_ln768_57

]]></Node>
<StgValue><ssdm name="select_ln777_57"/></StgValue>
</operation>

<operation id="875" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:256  %tmp_770 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_230, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_770"/></StgValue>
</operation>

<operation id="876" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:257  %xor_ln779_57 = xor i1 %tmp_770, true

]]></Node>
<StgValue><ssdm name="xor_ln779_57"/></StgValue>
</operation>

<operation id="877" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="820" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:258  %and_ln779_3 = and i1 %icmp_ln879_118, %xor_ln779_57

]]></Node>
<StgValue><ssdm name="and_ln779_3"/></StgValue>
</operation>

<operation id="878" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:259  %select_ln416_57 = select i1 %and_ln416_57, i1 %and_ln779_3, i1 %icmp_ln879_119

]]></Node>
<StgValue><ssdm name="select_ln416_57"/></StgValue>
</operation>

<operation id="879" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:260  %and_ln781_3 = and i1 %and_ln416_57, %icmp_ln879_119

]]></Node>
<StgValue><ssdm name="and_ln781_3"/></StgValue>
</operation>

<operation id="880" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:261  %xor_ln785_3 = xor i1 %select_ln777_57, true

]]></Node>
<StgValue><ssdm name="xor_ln785_3"/></StgValue>
</operation>

<operation id="881" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:262  %or_ln785_3 = or i1 %tmp_769, %xor_ln785_3

]]></Node>
<StgValue><ssdm name="or_ln785_3"/></StgValue>
</operation>

<operation id="882" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:263  %xor_ln785_116 = xor i1 %tmp_765, true

]]></Node>
<StgValue><ssdm name="xor_ln785_116"/></StgValue>
</operation>

<operation id="883" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="826" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:264  %and_ln785_57 = and i1 %or_ln785_3, %xor_ln785_116

]]></Node>
<StgValue><ssdm name="and_ln785_57"/></StgValue>
</operation>

<operation id="884" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:265  %and_ln786_3 = and i1 %tmp_769, %select_ln416_57

]]></Node>
<StgValue><ssdm name="and_ln786_3"/></StgValue>
</operation>

<operation id="885" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:266  %or_ln786_57 = or i1 %and_ln781_3, %and_ln786_3

]]></Node>
<StgValue><ssdm name="or_ln786_57"/></StgValue>
</operation>

<operation id="886" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="829" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:267  %xor_ln786_78 = xor i1 %or_ln786_57, true

]]></Node>
<StgValue><ssdm name="xor_ln786_78"/></StgValue>
</operation>

<operation id="887" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:268  %and_ln786_158 = and i1 %tmp_765, %xor_ln786_78

]]></Node>
<StgValue><ssdm name="and_ln786_158"/></StgValue>
</operation>

<operation id="888" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:269  %or_ln340_3 = or i1 %and_ln786_158, %and_ln785_57

]]></Node>
<StgValue><ssdm name="or_ln340_3"/></StgValue>
</operation>

<operation id="889" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="832" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:270  %or_ln340_270 = or i1 %and_ln786_3, %xor_ln785_116

]]></Node>
<StgValue><ssdm name="or_ln340_270"/></StgValue>
</operation>

<operation id="890" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:271  %or_ln340_271 = or i1 %or_ln340_270, %and_ln781_3

]]></Node>
<StgValue><ssdm name="or_ln340_271"/></StgValue>
</operation>

<operation id="891" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:272  %select_ln340_3 = select i1 %or_ln340_3, i12 2047, i12 %add_ln415_57

]]></Node>
<StgValue><ssdm name="select_ln340_3"/></StgValue>
</operation>

<operation id="892" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="835" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:273  %select_ln388_3 = select i1 %and_ln786_158, i12 -2048, i12 %add_ln415_57

]]></Node>
<StgValue><ssdm name="select_ln388_3"/></StgValue>
</operation>

<operation id="893" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:274  %select_ln340_181 = select i1 %or_ln340_271, i12 %select_ln340_3, i12 %select_ln388_3

]]></Node>
<StgValue><ssdm name="select_ln340_181"/></StgValue>
</operation>

<operation id="894" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:275  store i12 %select_ln340_181, i12* %fm_buf_V_3_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="895" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:276  %conv1_out_4_load = load i12* %conv1_out_4_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_4_load"/></StgValue>
</operation>

<operation id="896" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:277  %sext_ln1116_18 = sext i12 %conv1_out_4_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_18"/></StgValue>
</operation>

<operation id="897" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:278  %shl_ln1118_4 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_4_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_4"/></StgValue>
</operation>

<operation id="898" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="841" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:279  %sext_ln1118_18 = sext i22 %shl_ln1118_4 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_18"/></StgValue>
</operation>

<operation id="899" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:280  %sub_ln1118_4 = sub i23 %sext_ln1118_18, %sext_ln1116_18

]]></Node>
<StgValue><ssdm name="sub_ln1118_4"/></StgValue>
</operation>

<operation id="900" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:281  %trunc_ln1192_58 = trunc i23 %sub_ln1118_4 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_58"/></StgValue>
</operation>

<operation id="901" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="844" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:282  %add_ln1192_152 = add i23 261888, %sub_ln1118_4

]]></Node>
<StgValue><ssdm name="add_ln1192_152"/></StgValue>
</operation>

<operation id="902" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:283  %add_ln1192_231 = add i20 261888, %trunc_ln1192_58

]]></Node>
<StgValue><ssdm name="add_ln1192_231"/></StgValue>
</operation>

<operation id="903" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="846" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:284  %tmp_771 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_771"/></StgValue>
</operation>

<operation id="904" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:285  %trunc_ln708_45 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_152, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_45"/></StgValue>
</operation>

<operation id="905" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:286  %tmp_772 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_772"/></StgValue>
</operation>

<operation id="906" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:287  %tmp_773 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_152, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_773"/></StgValue>
</operation>

<operation id="907" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:288  %zext_ln415_58 = zext i1 %tmp_773 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_58"/></StgValue>
</operation>

<operation id="908" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="851" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:289  %add_ln415_58 = add i12 %zext_ln415_58, %trunc_ln708_45

]]></Node>
<StgValue><ssdm name="add_ln415_58"/></StgValue>
</operation>

<operation id="909" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:290  %tmp_774 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_58, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_774"/></StgValue>
</operation>

<operation id="910" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:291  %xor_ln416_58 = xor i1 %tmp_774, true

]]></Node>
<StgValue><ssdm name="xor_ln416_58"/></StgValue>
</operation>

<operation id="911" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:292  %and_ln416_58 = and i1 %tmp_772, %xor_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln416_58"/></StgValue>
</operation>

<operation id="912" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:293  %tmp_775 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_58, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_775"/></StgValue>
</operation>

<operation id="913" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:294  %tmp_195 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_152, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_195"/></StgValue>
</operation>

<operation id="914" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="857" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:295  %icmp_ln879_120 = icmp eq i3 %tmp_195, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_120"/></StgValue>
</operation>

<operation id="915" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:296  %tmp_196 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_152, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_196"/></StgValue>
</operation>

<operation id="916" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:297  %icmp_ln879_121 = icmp eq i4 %tmp_196, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_121"/></StgValue>
</operation>

<operation id="917" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="860" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:298  %icmp_ln768_58 = icmp eq i4 %tmp_196, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_58"/></StgValue>
</operation>

<operation id="918" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:299  %select_ln777_58 = select i1 %and_ln416_58, i1 %icmp_ln879_121, i1 %icmp_ln768_58

]]></Node>
<StgValue><ssdm name="select_ln777_58"/></StgValue>
</operation>

<operation id="919" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:300  %tmp_776 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_231, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_776"/></StgValue>
</operation>

<operation id="920" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="863" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:301  %xor_ln779_58 = xor i1 %tmp_776, true

]]></Node>
<StgValue><ssdm name="xor_ln779_58"/></StgValue>
</operation>

<operation id="921" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:302  %and_ln779_4 = and i1 %icmp_ln879_120, %xor_ln779_58

]]></Node>
<StgValue><ssdm name="and_ln779_4"/></StgValue>
</operation>

<operation id="922" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:303  %select_ln416_58 = select i1 %and_ln416_58, i1 %and_ln779_4, i1 %icmp_ln879_121

]]></Node>
<StgValue><ssdm name="select_ln416_58"/></StgValue>
</operation>

<operation id="923" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:304  %and_ln781_4 = and i1 %and_ln416_58, %icmp_ln879_121

]]></Node>
<StgValue><ssdm name="and_ln781_4"/></StgValue>
</operation>

<operation id="924" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:305  %xor_ln785_4 = xor i1 %select_ln777_58, true

]]></Node>
<StgValue><ssdm name="xor_ln785_4"/></StgValue>
</operation>

<operation id="925" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:306  %or_ln785_4 = or i1 %tmp_775, %xor_ln785_4

]]></Node>
<StgValue><ssdm name="or_ln785_4"/></StgValue>
</operation>

<operation id="926" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:307  %xor_ln785_117 = xor i1 %tmp_771, true

]]></Node>
<StgValue><ssdm name="xor_ln785_117"/></StgValue>
</operation>

<operation id="927" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:308  %and_ln785_58 = and i1 %or_ln785_4, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="and_ln785_58"/></StgValue>
</operation>

<operation id="928" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:309  %and_ln786_4 = and i1 %tmp_775, %select_ln416_58

]]></Node>
<StgValue><ssdm name="and_ln786_4"/></StgValue>
</operation>

<operation id="929" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="872" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:310  %or_ln786_58 = or i1 %and_ln781_4, %and_ln786_4

]]></Node>
<StgValue><ssdm name="or_ln786_58"/></StgValue>
</operation>

<operation id="930" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:311  %xor_ln786_79 = xor i1 %or_ln786_58, true

]]></Node>
<StgValue><ssdm name="xor_ln786_79"/></StgValue>
</operation>

<operation id="931" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:312  %and_ln786_159 = and i1 %tmp_771, %xor_ln786_79

]]></Node>
<StgValue><ssdm name="and_ln786_159"/></StgValue>
</operation>

<operation id="932" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="875" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:313  %or_ln340_4 = or i1 %and_ln786_159, %and_ln785_58

]]></Node>
<StgValue><ssdm name="or_ln340_4"/></StgValue>
</operation>

<operation id="933" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:314  %or_ln340_272 = or i1 %and_ln786_4, %xor_ln785_117

]]></Node>
<StgValue><ssdm name="or_ln340_272"/></StgValue>
</operation>

<operation id="934" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:315  %or_ln340_273 = or i1 %or_ln340_272, %and_ln781_4

]]></Node>
<StgValue><ssdm name="or_ln340_273"/></StgValue>
</operation>

<operation id="935" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="878" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:316  %select_ln340_68 = select i1 %or_ln340_4, i12 2047, i12 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln340_68"/></StgValue>
</operation>

<operation id="936" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:317  %select_ln388_67 = select i1 %and_ln786_159, i12 -2048, i12 %add_ln415_58

]]></Node>
<StgValue><ssdm name="select_ln388_67"/></StgValue>
</operation>

<operation id="937" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:318  %select_ln340_183 = select i1 %or_ln340_273, i12 %select_ln340_68, i12 %select_ln388_67

]]></Node>
<StgValue><ssdm name="select_ln340_183"/></StgValue>
</operation>

<operation id="938" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:319  store i12 %select_ln340_183, i12* %fm_buf_V_4_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="939" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:320  %conv1_out_5_load = load i12* %conv1_out_5_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_5_load"/></StgValue>
</operation>

<operation id="940" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:321  %sext_ln1116_19 = sext i12 %conv1_out_5_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_19"/></StgValue>
</operation>

<operation id="941" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:322  %shl_ln1118_5 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_5_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_5"/></StgValue>
</operation>

<operation id="942" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="885" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:323  %sext_ln1118_19 = sext i22 %shl_ln1118_5 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_19"/></StgValue>
</operation>

<operation id="943" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:324  %sub_ln1118_5 = sub i23 %sext_ln1118_19, %sext_ln1116_19

]]></Node>
<StgValue><ssdm name="sub_ln1118_5"/></StgValue>
</operation>

<operation id="944" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:325  %trunc_ln1192_59 = trunc i23 %sub_ln1118_5 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_59"/></StgValue>
</operation>

<operation id="945" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="888" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:326  %add_ln1192_154 = add i23 261888, %sub_ln1118_5

]]></Node>
<StgValue><ssdm name="add_ln1192_154"/></StgValue>
</operation>

<operation id="946" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:327  %add_ln1192_232 = add i20 261888, %trunc_ln1192_59

]]></Node>
<StgValue><ssdm name="add_ln1192_232"/></StgValue>
</operation>

<operation id="947" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:328  %tmp_777 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_777"/></StgValue>
</operation>

<operation id="948" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="891" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:329  %trunc_ln708_46 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_154, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_46"/></StgValue>
</operation>

<operation id="949" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:330  %tmp_778 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_778"/></StgValue>
</operation>

<operation id="950" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:331  %tmp_779 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_154, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_779"/></StgValue>
</operation>

<operation id="951" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:332  %zext_ln415_59 = zext i1 %tmp_779 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_59"/></StgValue>
</operation>

<operation id="952" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:333  %add_ln415_59 = add i12 %zext_ln415_59, %trunc_ln708_46

]]></Node>
<StgValue><ssdm name="add_ln415_59"/></StgValue>
</operation>

<operation id="953" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:334  %tmp_780 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_59, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_780"/></StgValue>
</operation>

<operation id="954" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:335  %xor_ln416_59 = xor i1 %tmp_780, true

]]></Node>
<StgValue><ssdm name="xor_ln416_59"/></StgValue>
</operation>

<operation id="955" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:336  %and_ln416_59 = and i1 %tmp_778, %xor_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln416_59"/></StgValue>
</operation>

<operation id="956" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:337  %tmp_781 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_59, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_781"/></StgValue>
</operation>

<operation id="957" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="900" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:338  %tmp_197 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_154, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_197"/></StgValue>
</operation>

<operation id="958" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:339  %icmp_ln879_122 = icmp eq i3 %tmp_197, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_122"/></StgValue>
</operation>

<operation id="959" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:340  %tmp_198 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_154, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_198"/></StgValue>
</operation>

<operation id="960" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="903" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:341  %icmp_ln879_123 = icmp eq i4 %tmp_198, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_123"/></StgValue>
</operation>

<operation id="961" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:342  %icmp_ln768_59 = icmp eq i4 %tmp_198, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_59"/></StgValue>
</operation>

<operation id="962" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:343  %select_ln777_59 = select i1 %and_ln416_59, i1 %icmp_ln879_123, i1 %icmp_ln768_59

]]></Node>
<StgValue><ssdm name="select_ln777_59"/></StgValue>
</operation>

<operation id="963" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="906" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:344  %tmp_782 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_232, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_782"/></StgValue>
</operation>

<operation id="964" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:345  %xor_ln779_59 = xor i1 %tmp_782, true

]]></Node>
<StgValue><ssdm name="xor_ln779_59"/></StgValue>
</operation>

<operation id="965" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:346  %and_ln779_5 = and i1 %icmp_ln879_122, %xor_ln779_59

]]></Node>
<StgValue><ssdm name="and_ln779_5"/></StgValue>
</operation>

<operation id="966" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="909" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:347  %select_ln416_59 = select i1 %and_ln416_59, i1 %and_ln779_5, i1 %icmp_ln879_123

]]></Node>
<StgValue><ssdm name="select_ln416_59"/></StgValue>
</operation>

<operation id="967" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:348  %and_ln781_5 = and i1 %and_ln416_59, %icmp_ln879_123

]]></Node>
<StgValue><ssdm name="and_ln781_5"/></StgValue>
</operation>

<operation id="968" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:349  %xor_ln785_5 = xor i1 %select_ln777_59, true

]]></Node>
<StgValue><ssdm name="xor_ln785_5"/></StgValue>
</operation>

<operation id="969" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:350  %or_ln785_5 = or i1 %tmp_781, %xor_ln785_5

]]></Node>
<StgValue><ssdm name="or_ln785_5"/></StgValue>
</operation>

<operation id="970" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:351  %xor_ln785_118 = xor i1 %tmp_777, true

]]></Node>
<StgValue><ssdm name="xor_ln785_118"/></StgValue>
</operation>

<operation id="971" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:352  %and_ln785_59 = and i1 %or_ln785_5, %xor_ln785_118

]]></Node>
<StgValue><ssdm name="and_ln785_59"/></StgValue>
</operation>

<operation id="972" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:353  %and_ln786_5 = and i1 %tmp_781, %select_ln416_59

]]></Node>
<StgValue><ssdm name="and_ln786_5"/></StgValue>
</operation>

<operation id="973" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:354  %or_ln786_59 = or i1 %and_ln781_5, %and_ln786_5

]]></Node>
<StgValue><ssdm name="or_ln786_59"/></StgValue>
</operation>

<operation id="974" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:355  %xor_ln786_81 = xor i1 %or_ln786_59, true

]]></Node>
<StgValue><ssdm name="xor_ln786_81"/></StgValue>
</operation>

<operation id="975" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:356  %and_ln786_161 = and i1 %tmp_777, %xor_ln786_81

]]></Node>
<StgValue><ssdm name="and_ln786_161"/></StgValue>
</operation>

<operation id="976" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="919" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:357  %or_ln340_5 = or i1 %and_ln786_161, %and_ln785_59

]]></Node>
<StgValue><ssdm name="or_ln340_5"/></StgValue>
</operation>

<operation id="977" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:358  %or_ln340_274 = or i1 %and_ln786_5, %xor_ln785_118

]]></Node>
<StgValue><ssdm name="or_ln340_274"/></StgValue>
</operation>

<operation id="978" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:359  %or_ln340_275 = or i1 %or_ln340_274, %and_ln781_5

]]></Node>
<StgValue><ssdm name="or_ln340_275"/></StgValue>
</operation>

<operation id="979" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="922" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:360  %select_ln340_72 = select i1 %or_ln340_5, i12 2047, i12 %add_ln415_59

]]></Node>
<StgValue><ssdm name="select_ln340_72"/></StgValue>
</operation>

<operation id="980" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:361  %select_ln388_69 = select i1 %and_ln786_161, i12 -2048, i12 %add_ln415_59

]]></Node>
<StgValue><ssdm name="select_ln388_69"/></StgValue>
</operation>

<operation id="981" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:362  %select_ln340_185 = select i1 %or_ln340_275, i12 %select_ln340_72, i12 %select_ln388_69

]]></Node>
<StgValue><ssdm name="select_ln340_185"/></StgValue>
</operation>

<operation id="982" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="925" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:363  store i12 %select_ln340_185, i12* %fm_buf_V_5_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="983" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:364  %conv1_out_6_load = load i12* %conv1_out_6_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_6_load"/></StgValue>
</operation>

<operation id="984" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:365  %sext_ln1116_20 = sext i12 %conv1_out_6_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_20"/></StgValue>
</operation>

<operation id="985" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="928" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:366  %shl_ln1118_6 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_6_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="986" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:367  %sext_ln1118_20 = sext i22 %shl_ln1118_6 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_20"/></StgValue>
</operation>

<operation id="987" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:368  %sub_ln1118_6 = sub i23 %sext_ln1118_20, %sext_ln1116_20

]]></Node>
<StgValue><ssdm name="sub_ln1118_6"/></StgValue>
</operation>

<operation id="988" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="931" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:369  %trunc_ln1192_60 = trunc i23 %sub_ln1118_6 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_60"/></StgValue>
</operation>

<operation id="989" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:370  %add_ln1192_157 = add i23 261888, %sub_ln1118_6

]]></Node>
<StgValue><ssdm name="add_ln1192_157"/></StgValue>
</operation>

<operation id="990" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:371  %add_ln1192_233 = add i20 261888, %trunc_ln1192_60

]]></Node>
<StgValue><ssdm name="add_ln1192_233"/></StgValue>
</operation>

<operation id="991" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="934" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:372  %tmp_783 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_783"/></StgValue>
</operation>

<operation id="992" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:373  %trunc_ln708_47 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_157, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_47"/></StgValue>
</operation>

<operation id="993" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:374  %tmp_784 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_784"/></StgValue>
</operation>

<operation id="994" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="937" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:375  %tmp_785 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_157, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_785"/></StgValue>
</operation>

<operation id="995" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:376  %zext_ln415_60 = zext i1 %tmp_785 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_60"/></StgValue>
</operation>

<operation id="996" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:377  %add_ln415_60 = add i12 %zext_ln415_60, %trunc_ln708_47

]]></Node>
<StgValue><ssdm name="add_ln415_60"/></StgValue>
</operation>

<operation id="997" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="940" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:378  %tmp_786 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_60, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_786"/></StgValue>
</operation>

<operation id="998" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:379  %xor_ln416_60 = xor i1 %tmp_786, true

]]></Node>
<StgValue><ssdm name="xor_ln416_60"/></StgValue>
</operation>

<operation id="999" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:380  %and_ln416_60 = and i1 %tmp_784, %xor_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln416_60"/></StgValue>
</operation>

<operation id="1000" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="943" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:381  %tmp_787 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_60, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_787"/></StgValue>
</operation>

<operation id="1001" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:382  %tmp_199 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_157, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_199"/></StgValue>
</operation>

<operation id="1002" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:383  %icmp_ln879_124 = icmp eq i3 %tmp_199, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_124"/></StgValue>
</operation>

<operation id="1003" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="946" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:384  %tmp_200 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_157, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_200"/></StgValue>
</operation>

<operation id="1004" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:385  %icmp_ln879_125 = icmp eq i4 %tmp_200, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_125"/></StgValue>
</operation>

<operation id="1005" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="948" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:386  %icmp_ln768_60 = icmp eq i4 %tmp_200, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_60"/></StgValue>
</operation>

<operation id="1006" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:387  %select_ln777_60 = select i1 %and_ln416_60, i1 %icmp_ln879_125, i1 %icmp_ln768_60

]]></Node>
<StgValue><ssdm name="select_ln777_60"/></StgValue>
</operation>

<operation id="1007" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:388  %tmp_788 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_233, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_788"/></StgValue>
</operation>

<operation id="1008" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:389  %xor_ln779_60 = xor i1 %tmp_788, true

]]></Node>
<StgValue><ssdm name="xor_ln779_60"/></StgValue>
</operation>

<operation id="1009" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:390  %and_ln779_6 = and i1 %icmp_ln879_124, %xor_ln779_60

]]></Node>
<StgValue><ssdm name="and_ln779_6"/></StgValue>
</operation>

<operation id="1010" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:391  %select_ln416_60 = select i1 %and_ln416_60, i1 %and_ln779_6, i1 %icmp_ln879_125

]]></Node>
<StgValue><ssdm name="select_ln416_60"/></StgValue>
</operation>

<operation id="1011" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:392  %and_ln781_6 = and i1 %and_ln416_60, %icmp_ln879_125

]]></Node>
<StgValue><ssdm name="and_ln781_6"/></StgValue>
</operation>

<operation id="1012" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:393  %xor_ln785_6 = xor i1 %select_ln777_60, true

]]></Node>
<StgValue><ssdm name="xor_ln785_6"/></StgValue>
</operation>

<operation id="1013" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:394  %or_ln785_55 = or i1 %tmp_787, %xor_ln785_6

]]></Node>
<StgValue><ssdm name="or_ln785_55"/></StgValue>
</operation>

<operation id="1014" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:395  %xor_ln785_119 = xor i1 %tmp_783, true

]]></Node>
<StgValue><ssdm name="xor_ln785_119"/></StgValue>
</operation>

<operation id="1015" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:396  %and_ln785_60 = and i1 %or_ln785_55, %xor_ln785_119

]]></Node>
<StgValue><ssdm name="and_ln785_60"/></StgValue>
</operation>

<operation id="1016" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:397  %and_ln786_6 = and i1 %tmp_787, %select_ln416_60

]]></Node>
<StgValue><ssdm name="and_ln786_6"/></StgValue>
</operation>

<operation id="1017" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:398  %or_ln786_60 = or i1 %and_ln781_6, %and_ln786_6

]]></Node>
<StgValue><ssdm name="or_ln786_60"/></StgValue>
</operation>

<operation id="1018" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:399  %xor_ln786_83 = xor i1 %or_ln786_60, true

]]></Node>
<StgValue><ssdm name="xor_ln786_83"/></StgValue>
</operation>

<operation id="1019" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:400  %and_ln786_162 = and i1 %tmp_783, %xor_ln786_83

]]></Node>
<StgValue><ssdm name="and_ln786_162"/></StgValue>
</operation>

<operation id="1020" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:401  %or_ln340_6 = or i1 %and_ln786_162, %and_ln785_60

]]></Node>
<StgValue><ssdm name="or_ln340_6"/></StgValue>
</operation>

<operation id="1021" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:402  %or_ln340_276 = or i1 %and_ln786_6, %xor_ln785_119

]]></Node>
<StgValue><ssdm name="or_ln340_276"/></StgValue>
</operation>

<operation id="1022" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:403  %or_ln340_277 = or i1 %or_ln340_276, %and_ln781_6

]]></Node>
<StgValue><ssdm name="or_ln340_277"/></StgValue>
</operation>

<operation id="1023" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:404  %select_ln340_6 = select i1 %or_ln340_6, i12 2047, i12 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln340_6"/></StgValue>
</operation>

<operation id="1024" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:405  %select_ln388_6 = select i1 %and_ln786_162, i12 -2048, i12 %add_ln415_60

]]></Node>
<StgValue><ssdm name="select_ln388_6"/></StgValue>
</operation>

<operation id="1025" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:406  %select_ln340_187 = select i1 %or_ln340_277, i12 %select_ln340_6, i12 %select_ln388_6

]]></Node>
<StgValue><ssdm name="select_ln340_187"/></StgValue>
</operation>

<operation id="1026" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:407  store i12 %select_ln340_187, i12* %fm_buf_V_6_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1027" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:408  %conv1_out_7_load = load i12* %conv1_out_7_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_7_load"/></StgValue>
</operation>

<operation id="1028" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:409  %sext_ln1116_21 = sext i12 %conv1_out_7_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_21"/></StgValue>
</operation>

<operation id="1029" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:410  %shl_ln1118_7 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_7_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="1030" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:411  %sext_ln1118_21 = sext i22 %shl_ln1118_7 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_21"/></StgValue>
</operation>

<operation id="1031" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:412  %sub_ln1118_7 = sub i23 %sext_ln1118_21, %sext_ln1116_21

]]></Node>
<StgValue><ssdm name="sub_ln1118_7"/></StgValue>
</operation>

<operation id="1032" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:413  %trunc_ln1192_61 = trunc i23 %sub_ln1118_7 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_61"/></StgValue>
</operation>

<operation id="1033" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:414  %add_ln1192_159 = add i23 261888, %sub_ln1118_7

]]></Node>
<StgValue><ssdm name="add_ln1192_159"/></StgValue>
</operation>

<operation id="1034" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:415  %add_ln1192_234 = add i20 261888, %trunc_ln1192_61

]]></Node>
<StgValue><ssdm name="add_ln1192_234"/></StgValue>
</operation>

<operation id="1035" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:416  %tmp_789 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_789"/></StgValue>
</operation>

<operation id="1036" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:417  %trunc_ln708_48 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_159, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_48"/></StgValue>
</operation>

<operation id="1037" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:418  %tmp_790 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_790"/></StgValue>
</operation>

<operation id="1038" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:419  %tmp_791 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_159, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_791"/></StgValue>
</operation>

<operation id="1039" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:420  %zext_ln415_61 = zext i1 %tmp_791 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_61"/></StgValue>
</operation>

<operation id="1040" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:421  %add_ln415_61 = add i12 %zext_ln415_61, %trunc_ln708_48

]]></Node>
<StgValue><ssdm name="add_ln415_61"/></StgValue>
</operation>

<operation id="1041" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:422  %tmp_792 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_61, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_792"/></StgValue>
</operation>

<operation id="1042" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:423  %xor_ln416_61 = xor i1 %tmp_792, true

]]></Node>
<StgValue><ssdm name="xor_ln416_61"/></StgValue>
</operation>

<operation id="1043" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:424  %and_ln416_61 = and i1 %tmp_790, %xor_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln416_61"/></StgValue>
</operation>

<operation id="1044" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:425  %tmp_793 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_61, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_793"/></StgValue>
</operation>

<operation id="1045" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:426  %tmp_201 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_159, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_201"/></StgValue>
</operation>

<operation id="1046" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:427  %icmp_ln879_126 = icmp eq i3 %tmp_201, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_126"/></StgValue>
</operation>

<operation id="1047" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:428  %tmp_202 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_159, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_202"/></StgValue>
</operation>

<operation id="1048" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:429  %icmp_ln879_127 = icmp eq i4 %tmp_202, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_127"/></StgValue>
</operation>

<operation id="1049" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:430  %icmp_ln768_61 = icmp eq i4 %tmp_202, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_61"/></StgValue>
</operation>

<operation id="1050" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:431  %select_ln777_61 = select i1 %and_ln416_61, i1 %icmp_ln879_127, i1 %icmp_ln768_61

]]></Node>
<StgValue><ssdm name="select_ln777_61"/></StgValue>
</operation>

<operation id="1051" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:432  %tmp_794 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_234, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_794"/></StgValue>
</operation>

<operation id="1052" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:433  %xor_ln779_61 = xor i1 %tmp_794, true

]]></Node>
<StgValue><ssdm name="xor_ln779_61"/></StgValue>
</operation>

<operation id="1053" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:434  %and_ln779_7 = and i1 %icmp_ln879_126, %xor_ln779_61

]]></Node>
<StgValue><ssdm name="and_ln779_7"/></StgValue>
</operation>

<operation id="1054" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:435  %select_ln416_61 = select i1 %and_ln416_61, i1 %and_ln779_7, i1 %icmp_ln879_127

]]></Node>
<StgValue><ssdm name="select_ln416_61"/></StgValue>
</operation>

<operation id="1055" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:436  %and_ln781_7 = and i1 %and_ln416_61, %icmp_ln879_127

]]></Node>
<StgValue><ssdm name="and_ln781_7"/></StgValue>
</operation>

<operation id="1056" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:437  %xor_ln785_7 = xor i1 %select_ln777_61, true

]]></Node>
<StgValue><ssdm name="xor_ln785_7"/></StgValue>
</operation>

<operation id="1057" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:438  %or_ln785_56 = or i1 %tmp_793, %xor_ln785_7

]]></Node>
<StgValue><ssdm name="or_ln785_56"/></StgValue>
</operation>

<operation id="1058" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:439  %xor_ln785_120 = xor i1 %tmp_789, true

]]></Node>
<StgValue><ssdm name="xor_ln785_120"/></StgValue>
</operation>

<operation id="1059" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:440  %and_ln785_61 = and i1 %or_ln785_56, %xor_ln785_120

]]></Node>
<StgValue><ssdm name="and_ln785_61"/></StgValue>
</operation>

<operation id="1060" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:441  %and_ln786_7 = and i1 %tmp_793, %select_ln416_61

]]></Node>
<StgValue><ssdm name="and_ln786_7"/></StgValue>
</operation>

<operation id="1061" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:442  %or_ln786_61 = or i1 %and_ln781_7, %and_ln786_7

]]></Node>
<StgValue><ssdm name="or_ln786_61"/></StgValue>
</operation>

<operation id="1062" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:443  %xor_ln786_85 = xor i1 %or_ln786_61, true

]]></Node>
<StgValue><ssdm name="xor_ln786_85"/></StgValue>
</operation>

<operation id="1063" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:444  %and_ln786_164 = and i1 %tmp_789, %xor_ln786_85

]]></Node>
<StgValue><ssdm name="and_ln786_164"/></StgValue>
</operation>

<operation id="1064" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:445  %or_ln340_7 = or i1 %and_ln786_164, %and_ln785_61

]]></Node>
<StgValue><ssdm name="or_ln340_7"/></StgValue>
</operation>

<operation id="1065" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:446  %or_ln340_278 = or i1 %and_ln786_7, %xor_ln785_120

]]></Node>
<StgValue><ssdm name="or_ln340_278"/></StgValue>
</operation>

<operation id="1066" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:447  %or_ln340_279 = or i1 %or_ln340_278, %and_ln781_7

]]></Node>
<StgValue><ssdm name="or_ln340_279"/></StgValue>
</operation>

<operation id="1067" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:448  %select_ln340_7 = select i1 %or_ln340_7, i12 2047, i12 %add_ln415_61

]]></Node>
<StgValue><ssdm name="select_ln340_7"/></StgValue>
</operation>

<operation id="1068" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:449  %select_ln388_7 = select i1 %and_ln786_164, i12 -2048, i12 %add_ln415_61

]]></Node>
<StgValue><ssdm name="select_ln388_7"/></StgValue>
</operation>

<operation id="1069" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:450  %select_ln340_189 = select i1 %or_ln340_279, i12 %select_ln340_7, i12 %select_ln388_7

]]></Node>
<StgValue><ssdm name="select_ln340_189"/></StgValue>
</operation>

<operation id="1070" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:451  store i12 %select_ln340_189, i12* %fm_buf_V_7_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1071" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:452  %conv1_out_8_load = load i12* %conv1_out_8_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_8_load"/></StgValue>
</operation>

<operation id="1072" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:453  %sext_ln1116_22 = sext i12 %conv1_out_8_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_22"/></StgValue>
</operation>

<operation id="1073" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:454  %shl_ln1118_8 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_8_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="1074" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:455  %sext_ln1118_22 = sext i22 %shl_ln1118_8 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_22"/></StgValue>
</operation>

<operation id="1075" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:456  %sub_ln1118_8 = sub i23 %sext_ln1118_22, %sext_ln1116_22

]]></Node>
<StgValue><ssdm name="sub_ln1118_8"/></StgValue>
</operation>

<operation id="1076" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:457  %trunc_ln1192_62 = trunc i23 %sub_ln1118_8 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_62"/></StgValue>
</operation>

<operation id="1077" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:458  %add_ln1192_161 = add i23 261888, %sub_ln1118_8

]]></Node>
<StgValue><ssdm name="add_ln1192_161"/></StgValue>
</operation>

<operation id="1078" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:459  %add_ln1192_235 = add i20 261888, %trunc_ln1192_62

]]></Node>
<StgValue><ssdm name="add_ln1192_235"/></StgValue>
</operation>

<operation id="1079" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:460  %tmp_795 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_795"/></StgValue>
</operation>

<operation id="1080" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:461  %trunc_ln708_49 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_161, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_49"/></StgValue>
</operation>

<operation id="1081" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:462  %tmp_796 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_796"/></StgValue>
</operation>

<operation id="1082" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:463  %tmp_797 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_161, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_797"/></StgValue>
</operation>

<operation id="1083" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:464  %zext_ln415_62 = zext i1 %tmp_797 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_62"/></StgValue>
</operation>

<operation id="1084" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:465  %add_ln415_62 = add i12 %zext_ln415_62, %trunc_ln708_49

]]></Node>
<StgValue><ssdm name="add_ln415_62"/></StgValue>
</operation>

<operation id="1085" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:466  %tmp_798 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_62, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_798"/></StgValue>
</operation>

<operation id="1086" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:467  %xor_ln416_62 = xor i1 %tmp_798, true

]]></Node>
<StgValue><ssdm name="xor_ln416_62"/></StgValue>
</operation>

<operation id="1087" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:468  %and_ln416_62 = and i1 %tmp_796, %xor_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln416_62"/></StgValue>
</operation>

<operation id="1088" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:469  %tmp_799 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_62, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_799"/></StgValue>
</operation>

<operation id="1089" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:470  %tmp_203 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_161, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_203"/></StgValue>
</operation>

<operation id="1090" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:471  %icmp_ln879_128 = icmp eq i3 %tmp_203, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_128"/></StgValue>
</operation>

<operation id="1091" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:472  %tmp_204 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_161, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_204"/></StgValue>
</operation>

<operation id="1092" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:473  %icmp_ln879_129 = icmp eq i4 %tmp_204, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_129"/></StgValue>
</operation>

<operation id="1093" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:474  %icmp_ln768_62 = icmp eq i4 %tmp_204, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_62"/></StgValue>
</operation>

<operation id="1094" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:475  %select_ln777_62 = select i1 %and_ln416_62, i1 %icmp_ln879_129, i1 %icmp_ln768_62

]]></Node>
<StgValue><ssdm name="select_ln777_62"/></StgValue>
</operation>

<operation id="1095" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:476  %tmp_800 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_235, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_800"/></StgValue>
</operation>

<operation id="1096" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:477  %xor_ln779_62 = xor i1 %tmp_800, true

]]></Node>
<StgValue><ssdm name="xor_ln779_62"/></StgValue>
</operation>

<operation id="1097" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:478  %and_ln779_8 = and i1 %icmp_ln879_128, %xor_ln779_62

]]></Node>
<StgValue><ssdm name="and_ln779_8"/></StgValue>
</operation>

<operation id="1098" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:479  %select_ln416_62 = select i1 %and_ln416_62, i1 %and_ln779_8, i1 %icmp_ln879_129

]]></Node>
<StgValue><ssdm name="select_ln416_62"/></StgValue>
</operation>

<operation id="1099" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:480  %and_ln781_8 = and i1 %and_ln416_62, %icmp_ln879_129

]]></Node>
<StgValue><ssdm name="and_ln781_8"/></StgValue>
</operation>

<operation id="1100" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:481  %xor_ln785_8 = xor i1 %select_ln777_62, true

]]></Node>
<StgValue><ssdm name="xor_ln785_8"/></StgValue>
</operation>

<operation id="1101" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:482  %or_ln785_8 = or i1 %tmp_799, %xor_ln785_8

]]></Node>
<StgValue><ssdm name="or_ln785_8"/></StgValue>
</operation>

<operation id="1102" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:483  %xor_ln785_121 = xor i1 %tmp_795, true

]]></Node>
<StgValue><ssdm name="xor_ln785_121"/></StgValue>
</operation>

<operation id="1103" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:484  %and_ln785_62 = and i1 %or_ln785_8, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="and_ln785_62"/></StgValue>
</operation>

<operation id="1104" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:485  %and_ln786_8 = and i1 %tmp_799, %select_ln416_62

]]></Node>
<StgValue><ssdm name="and_ln786_8"/></StgValue>
</operation>

<operation id="1105" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1048" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:486  %or_ln786_62 = or i1 %and_ln781_8, %and_ln786_8

]]></Node>
<StgValue><ssdm name="or_ln786_62"/></StgValue>
</operation>

<operation id="1106" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:487  %xor_ln786_87 = xor i1 %or_ln786_62, true

]]></Node>
<StgValue><ssdm name="xor_ln786_87"/></StgValue>
</operation>

<operation id="1107" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1050" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:488  %and_ln786_166 = and i1 %tmp_795, %xor_ln786_87

]]></Node>
<StgValue><ssdm name="and_ln786_166"/></StgValue>
</operation>

<operation id="1108" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:489  %or_ln340_8 = or i1 %and_ln786_166, %and_ln785_62

]]></Node>
<StgValue><ssdm name="or_ln340_8"/></StgValue>
</operation>

<operation id="1109" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:490  %or_ln340_280 = or i1 %and_ln786_8, %xor_ln785_121

]]></Node>
<StgValue><ssdm name="or_ln340_280"/></StgValue>
</operation>

<operation id="1110" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:491  %or_ln340_281 = or i1 %or_ln340_280, %and_ln781_8

]]></Node>
<StgValue><ssdm name="or_ln340_281"/></StgValue>
</operation>

<operation id="1111" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:492  %select_ln340_8 = select i1 %or_ln340_8, i12 2047, i12 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln340_8"/></StgValue>
</operation>

<operation id="1112" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1055" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:493  %select_ln388_8 = select i1 %and_ln786_166, i12 -2048, i12 %add_ln415_62

]]></Node>
<StgValue><ssdm name="select_ln388_8"/></StgValue>
</operation>

<operation id="1113" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:494  %select_ln340_191 = select i1 %or_ln340_281, i12 %select_ln340_8, i12 %select_ln388_8

]]></Node>
<StgValue><ssdm name="select_ln340_191"/></StgValue>
</operation>

<operation id="1114" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:495  store i12 %select_ln340_191, i12* %fm_buf_V_8_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1115" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1058" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:496  %conv1_out_9_load = load i12* %conv1_out_9_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_9_load"/></StgValue>
</operation>

<operation id="1116" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:497  %sext_ln1116_23 = sext i12 %conv1_out_9_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_23"/></StgValue>
</operation>

<operation id="1117" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:498  %shl_ln1118_9 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_9_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="1118" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1061" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:499  %sext_ln1118_23 = sext i22 %shl_ln1118_9 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_23"/></StgValue>
</operation>

<operation id="1119" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:500  %sub_ln1118_9 = sub i23 %sext_ln1118_23, %sext_ln1116_23

]]></Node>
<StgValue><ssdm name="sub_ln1118_9"/></StgValue>
</operation>

<operation id="1120" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:501  %trunc_ln1192_63 = trunc i23 %sub_ln1118_9 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_63"/></StgValue>
</operation>

<operation id="1121" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1064" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:502  %add_ln1192_164 = add i23 261888, %sub_ln1118_9

]]></Node>
<StgValue><ssdm name="add_ln1192_164"/></StgValue>
</operation>

<operation id="1122" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:503  %add_ln1192_236 = add i20 261888, %trunc_ln1192_63

]]></Node>
<StgValue><ssdm name="add_ln1192_236"/></StgValue>
</operation>

<operation id="1123" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:504  %tmp_801 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_801"/></StgValue>
</operation>

<operation id="1124" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1067" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:505  %trunc_ln708_50 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_164, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_50"/></StgValue>
</operation>

<operation id="1125" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:506  %tmp_802 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_802"/></StgValue>
</operation>

<operation id="1126" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:507  %tmp_803 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_164, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_803"/></StgValue>
</operation>

<operation id="1127" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1070" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:508  %zext_ln415_63 = zext i1 %tmp_803 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_63"/></StgValue>
</operation>

<operation id="1128" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:509  %add_ln415_63 = add i12 %zext_ln415_63, %trunc_ln708_50

]]></Node>
<StgValue><ssdm name="add_ln415_63"/></StgValue>
</operation>

<operation id="1129" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:510  %tmp_804 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_63, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_804"/></StgValue>
</operation>

<operation id="1130" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:511  %xor_ln416_63 = xor i1 %tmp_804, true

]]></Node>
<StgValue><ssdm name="xor_ln416_63"/></StgValue>
</operation>

<operation id="1131" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:512  %and_ln416_63 = and i1 %tmp_802, %xor_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln416_63"/></StgValue>
</operation>

<operation id="1132" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:513  %tmp_805 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_63, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_805"/></StgValue>
</operation>

<operation id="1133" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1076" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:514  %tmp_205 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_164, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_205"/></StgValue>
</operation>

<operation id="1134" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:515  %icmp_ln879_130 = icmp eq i3 %tmp_205, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_130"/></StgValue>
</operation>

<operation id="1135" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:516  %tmp_206 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_164, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_206"/></StgValue>
</operation>

<operation id="1136" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1079" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:517  %icmp_ln879_131 = icmp eq i4 %tmp_206, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_131"/></StgValue>
</operation>

<operation id="1137" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:518  %icmp_ln768_63 = icmp eq i4 %tmp_206, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_63"/></StgValue>
</operation>

<operation id="1138" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:519  %select_ln777_63 = select i1 %and_ln416_63, i1 %icmp_ln879_131, i1 %icmp_ln768_63

]]></Node>
<StgValue><ssdm name="select_ln777_63"/></StgValue>
</operation>

<operation id="1139" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1082" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:520  %tmp_806 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_236, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_806"/></StgValue>
</operation>

<operation id="1140" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:521  %xor_ln779_63 = xor i1 %tmp_806, true

]]></Node>
<StgValue><ssdm name="xor_ln779_63"/></StgValue>
</operation>

<operation id="1141" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1084" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:522  %and_ln779_9 = and i1 %icmp_ln879_130, %xor_ln779_63

]]></Node>
<StgValue><ssdm name="and_ln779_9"/></StgValue>
</operation>

<operation id="1142" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:523  %select_ln416_63 = select i1 %and_ln416_63, i1 %and_ln779_9, i1 %icmp_ln879_131

]]></Node>
<StgValue><ssdm name="select_ln416_63"/></StgValue>
</operation>

<operation id="1143" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:524  %and_ln781_9 = and i1 %and_ln416_63, %icmp_ln879_131

]]></Node>
<StgValue><ssdm name="and_ln781_9"/></StgValue>
</operation>

<operation id="1144" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:525  %xor_ln785_9 = xor i1 %select_ln777_63, true

]]></Node>
<StgValue><ssdm name="xor_ln785_9"/></StgValue>
</operation>

<operation id="1145" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:526  %or_ln785_9 = or i1 %tmp_805, %xor_ln785_9

]]></Node>
<StgValue><ssdm name="or_ln785_9"/></StgValue>
</operation>

<operation id="1146" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:527  %xor_ln785_122 = xor i1 %tmp_801, true

]]></Node>
<StgValue><ssdm name="xor_ln785_122"/></StgValue>
</operation>

<operation id="1147" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:528  %and_ln785_63 = and i1 %or_ln785_9, %xor_ln785_122

]]></Node>
<StgValue><ssdm name="and_ln785_63"/></StgValue>
</operation>

<operation id="1148" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:529  %and_ln786_9 = and i1 %tmp_805, %select_ln416_63

]]></Node>
<StgValue><ssdm name="and_ln786_9"/></StgValue>
</operation>

<operation id="1149" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1092" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:530  %or_ln786_63 = or i1 %and_ln781_9, %and_ln786_9

]]></Node>
<StgValue><ssdm name="or_ln786_63"/></StgValue>
</operation>

<operation id="1150" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:531  %xor_ln786_89 = xor i1 %or_ln786_63, true

]]></Node>
<StgValue><ssdm name="xor_ln786_89"/></StgValue>
</operation>

<operation id="1151" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:532  %and_ln786_167 = and i1 %tmp_801, %xor_ln786_89

]]></Node>
<StgValue><ssdm name="and_ln786_167"/></StgValue>
</operation>

<operation id="1152" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1095" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:533  %or_ln340_9 = or i1 %and_ln786_167, %and_ln785_63

]]></Node>
<StgValue><ssdm name="or_ln340_9"/></StgValue>
</operation>

<operation id="1153" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:534  %or_ln340_282 = or i1 %and_ln786_9, %xor_ln785_122

]]></Node>
<StgValue><ssdm name="or_ln340_282"/></StgValue>
</operation>

<operation id="1154" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:535  %or_ln340_283 = or i1 %or_ln340_282, %and_ln781_9

]]></Node>
<StgValue><ssdm name="or_ln340_283"/></StgValue>
</operation>

<operation id="1155" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1098" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:536  %select_ln340_9 = select i1 %or_ln340_9, i12 2047, i12 %add_ln415_63

]]></Node>
<StgValue><ssdm name="select_ln340_9"/></StgValue>
</operation>

<operation id="1156" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:537  %select_ln388_9 = select i1 %and_ln786_167, i12 -2048, i12 %add_ln415_63

]]></Node>
<StgValue><ssdm name="select_ln388_9"/></StgValue>
</operation>

<operation id="1157" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:538  %select_ln340_193 = select i1 %or_ln340_283, i12 %select_ln340_9, i12 %select_ln388_9

]]></Node>
<StgValue><ssdm name="select_ln340_193"/></StgValue>
</operation>

<operation id="1158" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:539  store i12 %select_ln340_193, i12* %fm_buf_V_9_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1159" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:540  %conv1_out_10_load = load i12* %conv1_out_10_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_10_load"/></StgValue>
</operation>

<operation id="1160" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:541  %sext_ln1116_24 = sext i12 %conv1_out_10_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_24"/></StgValue>
</operation>

<operation id="1161" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1104" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:542  %shl_ln1118_s = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_10_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_s"/></StgValue>
</operation>

<operation id="1162" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:543  %sext_ln1118_24 = sext i22 %shl_ln1118_s to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_24"/></StgValue>
</operation>

<operation id="1163" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:544  %sub_ln1118_10 = sub i23 %sext_ln1118_24, %sext_ln1116_24

]]></Node>
<StgValue><ssdm name="sub_ln1118_10"/></StgValue>
</operation>

<operation id="1164" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1107" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:545  %trunc_ln1192_64 = trunc i23 %sub_ln1118_10 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_64"/></StgValue>
</operation>

<operation id="1165" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:546  %add_ln1192_166 = add i23 261888, %sub_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_166"/></StgValue>
</operation>

<operation id="1166" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:547  %add_ln1192_237 = add i20 261888, %trunc_ln1192_64

]]></Node>
<StgValue><ssdm name="add_ln1192_237"/></StgValue>
</operation>

<operation id="1167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1110" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:548  %tmp_807 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_807"/></StgValue>
</operation>

<operation id="1168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:549  %trunc_ln708_51 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_166, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_51"/></StgValue>
</operation>

<operation id="1169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:550  %tmp_808 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_808"/></StgValue>
</operation>

<operation id="1170" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1113" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:551  %tmp_809 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_166, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_809"/></StgValue>
</operation>

<operation id="1171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:552  %zext_ln415_64 = zext i1 %tmp_809 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_64"/></StgValue>
</operation>

<operation id="1172" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:553  %add_ln415_64 = add i12 %zext_ln415_64, %trunc_ln708_51

]]></Node>
<StgValue><ssdm name="add_ln415_64"/></StgValue>
</operation>

<operation id="1173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1116" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:554  %tmp_810 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_64, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_810"/></StgValue>
</operation>

<operation id="1174" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:555  %xor_ln416_64 = xor i1 %tmp_810, true

]]></Node>
<StgValue><ssdm name="xor_ln416_64"/></StgValue>
</operation>

<operation id="1175" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:556  %and_ln416_64 = and i1 %tmp_808, %xor_ln416_64

]]></Node>
<StgValue><ssdm name="and_ln416_64"/></StgValue>
</operation>

<operation id="1176" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:557  %tmp_811 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_64, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_811"/></StgValue>
</operation>

<operation id="1177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:558  %tmp_207 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_166, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_207"/></StgValue>
</operation>

<operation id="1178" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:559  %icmp_ln879_132 = icmp eq i3 %tmp_207, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_132"/></StgValue>
</operation>

<operation id="1179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:560  %tmp_208 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_166, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="1180" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1123" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:561  %icmp_ln879_133 = icmp eq i4 %tmp_208, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_133"/></StgValue>
</operation>

<operation id="1181" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:562  %icmp_ln768_64 = icmp eq i4 %tmp_208, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_64"/></StgValue>
</operation>

<operation id="1182" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:563  %select_ln777_64 = select i1 %and_ln416_64, i1 %icmp_ln879_133, i1 %icmp_ln768_64

]]></Node>
<StgValue><ssdm name="select_ln777_64"/></StgValue>
</operation>

<operation id="1183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1126" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:564  %tmp_812 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_237, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_812"/></StgValue>
</operation>

<operation id="1184" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:565  %xor_ln779_64 = xor i1 %tmp_812, true

]]></Node>
<StgValue><ssdm name="xor_ln779_64"/></StgValue>
</operation>

<operation id="1185" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:566  %and_ln779_10 = and i1 %icmp_ln879_132, %xor_ln779_64

]]></Node>
<StgValue><ssdm name="and_ln779_10"/></StgValue>
</operation>

<operation id="1186" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1129" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:567  %select_ln416_64 = select i1 %and_ln416_64, i1 %and_ln779_10, i1 %icmp_ln879_133

]]></Node>
<StgValue><ssdm name="select_ln416_64"/></StgValue>
</operation>

<operation id="1187" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:568  %and_ln781_10 = and i1 %and_ln416_64, %icmp_ln879_133

]]></Node>
<StgValue><ssdm name="and_ln781_10"/></StgValue>
</operation>

<operation id="1188" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:569  %xor_ln785_10 = xor i1 %select_ln777_64, true

]]></Node>
<StgValue><ssdm name="xor_ln785_10"/></StgValue>
</operation>

<operation id="1189" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:570  %or_ln785_10 = or i1 %tmp_811, %xor_ln785_10

]]></Node>
<StgValue><ssdm name="or_ln785_10"/></StgValue>
</operation>

<operation id="1190" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:571  %xor_ln785_123 = xor i1 %tmp_807, true

]]></Node>
<StgValue><ssdm name="xor_ln785_123"/></StgValue>
</operation>

<operation id="1191" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:572  %and_ln785_64 = and i1 %or_ln785_10, %xor_ln785_123

]]></Node>
<StgValue><ssdm name="and_ln785_64"/></StgValue>
</operation>

<operation id="1192" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:573  %and_ln786_10 = and i1 %tmp_811, %select_ln416_64

]]></Node>
<StgValue><ssdm name="and_ln786_10"/></StgValue>
</operation>

<operation id="1193" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:574  %or_ln786_64 = or i1 %and_ln781_10, %and_ln786_10

]]></Node>
<StgValue><ssdm name="or_ln786_64"/></StgValue>
</operation>

<operation id="1194" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:575  %xor_ln786_91 = xor i1 %or_ln786_64, true

]]></Node>
<StgValue><ssdm name="xor_ln786_91"/></StgValue>
</operation>

<operation id="1195" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1138" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:576  %and_ln786_169 = and i1 %tmp_807, %xor_ln786_91

]]></Node>
<StgValue><ssdm name="and_ln786_169"/></StgValue>
</operation>

<operation id="1196" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:577  %or_ln340_10 = or i1 %and_ln786_169, %and_ln785_64

]]></Node>
<StgValue><ssdm name="or_ln340_10"/></StgValue>
</operation>

<operation id="1197" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:578  %or_ln340_284 = or i1 %and_ln786_10, %xor_ln785_123

]]></Node>
<StgValue><ssdm name="or_ln340_284"/></StgValue>
</operation>

<operation id="1198" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:579  %or_ln340_285 = or i1 %or_ln340_284, %and_ln781_10

]]></Node>
<StgValue><ssdm name="or_ln340_285"/></StgValue>
</operation>

<operation id="1199" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:580  %select_ln340_10 = select i1 %or_ln340_10, i12 2047, i12 %add_ln415_64

]]></Node>
<StgValue><ssdm name="select_ln340_10"/></StgValue>
</operation>

<operation id="1200" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:581  %select_ln388_10 = select i1 %and_ln786_169, i12 -2048, i12 %add_ln415_64

]]></Node>
<StgValue><ssdm name="select_ln388_10"/></StgValue>
</operation>

<operation id="1201" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1144" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:582  %select_ln340_195 = select i1 %or_ln340_285, i12 %select_ln340_10, i12 %select_ln388_10

]]></Node>
<StgValue><ssdm name="select_ln340_195"/></StgValue>
</operation>

<operation id="1202" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:583  store i12 %select_ln340_195, i12* %fm_buf_V_10_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1203" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:584  %conv1_out_11_load = load i12* %conv1_out_11_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_11_load"/></StgValue>
</operation>

<operation id="1204" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1147" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:585  %sext_ln1116_25 = sext i12 %conv1_out_11_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_25"/></StgValue>
</operation>

<operation id="1205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:586  %shl_ln1118_10 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_11_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_10"/></StgValue>
</operation>

<operation id="1206" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:587  %sext_ln1118_25 = sext i22 %shl_ln1118_10 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_25"/></StgValue>
</operation>

<operation id="1207" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1150" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:588  %sub_ln1118_11 = sub i23 %sext_ln1118_25, %sext_ln1116_25

]]></Node>
<StgValue><ssdm name="sub_ln1118_11"/></StgValue>
</operation>

<operation id="1208" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:589  %trunc_ln1192_65 = trunc i23 %sub_ln1118_11 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_65"/></StgValue>
</operation>

<operation id="1209" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1152" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:590  %add_ln1192_168 = add i23 261888, %sub_ln1118_11

]]></Node>
<StgValue><ssdm name="add_ln1192_168"/></StgValue>
</operation>

<operation id="1210" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:591  %add_ln1192_238 = add i20 261888, %trunc_ln1192_65

]]></Node>
<StgValue><ssdm name="add_ln1192_238"/></StgValue>
</operation>

<operation id="1211" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:592  %tmp_813 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_813"/></StgValue>
</operation>

<operation id="1212" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:593  %trunc_ln708_52 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_168, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_52"/></StgValue>
</operation>

<operation id="1213" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:594  %tmp_814 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_814"/></StgValue>
</operation>

<operation id="1214" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1157" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:595  %tmp_815 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_168, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_815"/></StgValue>
</operation>

<operation id="1215" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:596  %zext_ln415_65 = zext i1 %tmp_815 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_65"/></StgValue>
</operation>

<operation id="1216" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:597  %add_ln415_65 = add i12 %zext_ln415_65, %trunc_ln708_52

]]></Node>
<StgValue><ssdm name="add_ln415_65"/></StgValue>
</operation>

<operation id="1217" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1160" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:598  %tmp_816 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_65, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_816"/></StgValue>
</operation>

<operation id="1218" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:599  %xor_ln416_65 = xor i1 %tmp_816, true

]]></Node>
<StgValue><ssdm name="xor_ln416_65"/></StgValue>
</operation>

<operation id="1219" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:600  %and_ln416_65 = and i1 %tmp_814, %xor_ln416_65

]]></Node>
<StgValue><ssdm name="and_ln416_65"/></StgValue>
</operation>

<operation id="1220" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1163" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:601  %tmp_817 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_65, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_817"/></StgValue>
</operation>

<operation id="1221" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:602  %tmp_209 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_168, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="1222" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:603  %icmp_ln879_134 = icmp eq i3 %tmp_209, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_134"/></StgValue>
</operation>

<operation id="1223" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1166" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:604  %tmp_210 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_168, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="1224" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:605  %icmp_ln879_135 = icmp eq i4 %tmp_210, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_135"/></StgValue>
</operation>

<operation id="1225" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:606  %icmp_ln768_65 = icmp eq i4 %tmp_210, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_65"/></StgValue>
</operation>

<operation id="1226" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1169" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:607  %select_ln777_65 = select i1 %and_ln416_65, i1 %icmp_ln879_135, i1 %icmp_ln768_65

]]></Node>
<StgValue><ssdm name="select_ln777_65"/></StgValue>
</operation>

<operation id="1227" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:608  %tmp_818 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_238, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_818"/></StgValue>
</operation>

<operation id="1228" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:609  %xor_ln779_65 = xor i1 %tmp_818, true

]]></Node>
<StgValue><ssdm name="xor_ln779_65"/></StgValue>
</operation>

<operation id="1229" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:610  %and_ln779_11 = and i1 %icmp_ln879_134, %xor_ln779_65

]]></Node>
<StgValue><ssdm name="and_ln779_11"/></StgValue>
</operation>

<operation id="1230" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:611  %select_ln416_65 = select i1 %and_ln416_65, i1 %and_ln779_11, i1 %icmp_ln879_135

]]></Node>
<StgValue><ssdm name="select_ln416_65"/></StgValue>
</operation>

<operation id="1231" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:612  %and_ln781_11 = and i1 %and_ln416_65, %icmp_ln879_135

]]></Node>
<StgValue><ssdm name="and_ln781_11"/></StgValue>
</operation>

<operation id="1232" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:613  %xor_ln785_124 = xor i1 %select_ln777_65, true

]]></Node>
<StgValue><ssdm name="xor_ln785_124"/></StgValue>
</operation>

<operation id="1233" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:614  %or_ln785_11 = or i1 %tmp_817, %xor_ln785_124

]]></Node>
<StgValue><ssdm name="or_ln785_11"/></StgValue>
</operation>

<operation id="1234" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:615  %xor_ln785_125 = xor i1 %tmp_813, true

]]></Node>
<StgValue><ssdm name="xor_ln785_125"/></StgValue>
</operation>

<operation id="1235" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:616  %and_ln785_65 = and i1 %or_ln785_11, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="and_ln785_65"/></StgValue>
</operation>

<operation id="1236" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:617  %and_ln786_11 = and i1 %tmp_817, %select_ln416_65

]]></Node>
<StgValue><ssdm name="and_ln786_11"/></StgValue>
</operation>

<operation id="1237" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:618  %or_ln786_65 = or i1 %and_ln781_11, %and_ln786_11

]]></Node>
<StgValue><ssdm name="or_ln786_65"/></StgValue>
</operation>

<operation id="1238" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1181" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:619  %xor_ln786_93 = xor i1 %or_ln786_65, true

]]></Node>
<StgValue><ssdm name="xor_ln786_93"/></StgValue>
</operation>

<operation id="1239" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:620  %and_ln786_170 = and i1 %tmp_813, %xor_ln786_93

]]></Node>
<StgValue><ssdm name="and_ln786_170"/></StgValue>
</operation>

<operation id="1240" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:621  %or_ln340_11 = or i1 %and_ln786_170, %and_ln785_65

]]></Node>
<StgValue><ssdm name="or_ln340_11"/></StgValue>
</operation>

<operation id="1241" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1184" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:622  %or_ln340_286 = or i1 %and_ln786_11, %xor_ln785_125

]]></Node>
<StgValue><ssdm name="or_ln340_286"/></StgValue>
</operation>

<operation id="1242" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:623  %or_ln340_287 = or i1 %or_ln340_286, %and_ln781_11

]]></Node>
<StgValue><ssdm name="or_ln340_287"/></StgValue>
</operation>

<operation id="1243" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1186" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:624  %select_ln340_11 = select i1 %or_ln340_11, i12 2047, i12 %add_ln415_65

]]></Node>
<StgValue><ssdm name="select_ln340_11"/></StgValue>
</operation>

<operation id="1244" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:625  %select_ln388_11 = select i1 %and_ln786_170, i12 -2048, i12 %add_ln415_65

]]></Node>
<StgValue><ssdm name="select_ln388_11"/></StgValue>
</operation>

<operation id="1245" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:626  %select_ln340_196 = select i1 %or_ln340_287, i12 %select_ln340_11, i12 %select_ln388_11

]]></Node>
<StgValue><ssdm name="select_ln340_196"/></StgValue>
</operation>

<operation id="1246" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:627  store i12 %select_ln340_196, i12* %fm_buf_V_11_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1247" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:628  %conv1_out_12_load = load i12* %conv1_out_12_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_12_load"/></StgValue>
</operation>

<operation id="1248" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1191" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:629  %sext_ln1116_26 = sext i12 %conv1_out_12_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_26"/></StgValue>
</operation>

<operation id="1249" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:630  %shl_ln1118_11 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_12_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_11"/></StgValue>
</operation>

<operation id="1250" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:631  %sext_ln1118_26 = sext i22 %shl_ln1118_11 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_26"/></StgValue>
</operation>

<operation id="1251" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1194" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:632  %sub_ln1118_12 = sub i23 %sext_ln1118_26, %sext_ln1116_26

]]></Node>
<StgValue><ssdm name="sub_ln1118_12"/></StgValue>
</operation>

<operation id="1252" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:633  %trunc_ln1192_66 = trunc i23 %sub_ln1118_12 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_66"/></StgValue>
</operation>

<operation id="1253" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:634  %add_ln1192_171 = add i23 261888, %sub_ln1118_12

]]></Node>
<StgValue><ssdm name="add_ln1192_171"/></StgValue>
</operation>

<operation id="1254" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1197" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:635  %add_ln1192_239 = add i20 261888, %trunc_ln1192_66

]]></Node>
<StgValue><ssdm name="add_ln1192_239"/></StgValue>
</operation>

<operation id="1255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:636  %tmp_819 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_819"/></StgValue>
</operation>

<operation id="1256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:637  %trunc_ln708_53 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_171, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_53"/></StgValue>
</operation>

<operation id="1257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1200" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:638  %tmp_820 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_820"/></StgValue>
</operation>

<operation id="1258" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:639  %tmp_821 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_171, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_821"/></StgValue>
</operation>

<operation id="1259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:640  %zext_ln415_66 = zext i1 %tmp_821 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_66"/></StgValue>
</operation>

<operation id="1260" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1203" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:641  %add_ln415_66 = add i12 %zext_ln415_66, %trunc_ln708_53

]]></Node>
<StgValue><ssdm name="add_ln415_66"/></StgValue>
</operation>

<operation id="1261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:642  %tmp_822 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_66, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_822"/></StgValue>
</operation>

<operation id="1262" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:643  %xor_ln416_66 = xor i1 %tmp_822, true

]]></Node>
<StgValue><ssdm name="xor_ln416_66"/></StgValue>
</operation>

<operation id="1263" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:644  %and_ln416_66 = and i1 %tmp_820, %xor_ln416_66

]]></Node>
<StgValue><ssdm name="and_ln416_66"/></StgValue>
</operation>

<operation id="1264" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:645  %tmp_823 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_66, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_823"/></StgValue>
</operation>

<operation id="1265" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:646  %tmp_211 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_171, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="1266" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1209" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:647  %icmp_ln879_136 = icmp eq i3 %tmp_211, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_136"/></StgValue>
</operation>

<operation id="1267" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:648  %tmp_212 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_171, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="1268" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:649  %icmp_ln879_137 = icmp eq i4 %tmp_212, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_137"/></StgValue>
</operation>

<operation id="1269" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1212" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:650  %icmp_ln768_66 = icmp eq i4 %tmp_212, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_66"/></StgValue>
</operation>

<operation id="1270" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:651  %select_ln777_66 = select i1 %and_ln416_66, i1 %icmp_ln879_137, i1 %icmp_ln768_66

]]></Node>
<StgValue><ssdm name="select_ln777_66"/></StgValue>
</operation>

<operation id="1271" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:652  %tmp_824 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_239, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="1272" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1215" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:653  %xor_ln779_66 = xor i1 %tmp_824, true

]]></Node>
<StgValue><ssdm name="xor_ln779_66"/></StgValue>
</operation>

<operation id="1273" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:654  %and_ln779_12 = and i1 %icmp_ln879_136, %xor_ln779_66

]]></Node>
<StgValue><ssdm name="and_ln779_12"/></StgValue>
</operation>

<operation id="1274" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:655  %select_ln416_66 = select i1 %and_ln416_66, i1 %and_ln779_12, i1 %icmp_ln879_137

]]></Node>
<StgValue><ssdm name="select_ln416_66"/></StgValue>
</operation>

<operation id="1275" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1218" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:656  %and_ln781_12 = and i1 %and_ln416_66, %icmp_ln879_137

]]></Node>
<StgValue><ssdm name="and_ln781_12"/></StgValue>
</operation>

<operation id="1276" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:657  %xor_ln785_126 = xor i1 %select_ln777_66, true

]]></Node>
<StgValue><ssdm name="xor_ln785_126"/></StgValue>
</operation>

<operation id="1277" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1220" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:658  %or_ln785_12 = or i1 %tmp_823, %xor_ln785_126

]]></Node>
<StgValue><ssdm name="or_ln785_12"/></StgValue>
</operation>

<operation id="1278" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:659  %xor_ln785_127 = xor i1 %tmp_819, true

]]></Node>
<StgValue><ssdm name="xor_ln785_127"/></StgValue>
</operation>

<operation id="1279" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:660  %and_ln785_66 = and i1 %or_ln785_12, %xor_ln785_127

]]></Node>
<StgValue><ssdm name="and_ln785_66"/></StgValue>
</operation>

<operation id="1280" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:661  %and_ln786_12 = and i1 %tmp_823, %select_ln416_66

]]></Node>
<StgValue><ssdm name="and_ln786_12"/></StgValue>
</operation>

<operation id="1281" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:662  %or_ln786_66 = or i1 %and_ln781_12, %and_ln786_12

]]></Node>
<StgValue><ssdm name="or_ln786_66"/></StgValue>
</operation>

<operation id="1282" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:663  %xor_ln786_95 = xor i1 %or_ln786_66, true

]]></Node>
<StgValue><ssdm name="xor_ln786_95"/></StgValue>
</operation>

<operation id="1283" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:664  %and_ln786_172 = and i1 %tmp_819, %xor_ln786_95

]]></Node>
<StgValue><ssdm name="and_ln786_172"/></StgValue>
</operation>

<operation id="1284" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:665  %or_ln340_12 = or i1 %and_ln786_172, %and_ln785_66

]]></Node>
<StgValue><ssdm name="or_ln340_12"/></StgValue>
</operation>

<operation id="1285" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1228" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:666  %or_ln340_288 = or i1 %and_ln786_12, %xor_ln785_127

]]></Node>
<StgValue><ssdm name="or_ln340_288"/></StgValue>
</operation>

<operation id="1286" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:667  %or_ln340_289 = or i1 %or_ln340_288, %and_ln781_12

]]></Node>
<StgValue><ssdm name="or_ln340_289"/></StgValue>
</operation>

<operation id="1287" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:668  %select_ln340_12 = select i1 %or_ln340_12, i12 2047, i12 %add_ln415_66

]]></Node>
<StgValue><ssdm name="select_ln340_12"/></StgValue>
</operation>

<operation id="1288" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1231" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:669  %select_ln388_12 = select i1 %and_ln786_172, i12 -2048, i12 %add_ln415_66

]]></Node>
<StgValue><ssdm name="select_ln388_12"/></StgValue>
</operation>

<operation id="1289" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:670  %select_ln340_197 = select i1 %or_ln340_289, i12 %select_ln340_12, i12 %select_ln388_12

]]></Node>
<StgValue><ssdm name="select_ln340_197"/></StgValue>
</operation>

<operation id="1290" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:671  store i12 %select_ln340_197, i12* %fm_buf_V_12_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1291" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1234" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:672  %conv1_out_13_load = load i12* %conv1_out_13_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_13_load"/></StgValue>
</operation>

<operation id="1292" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:673  %sext_ln1116_27 = sext i12 %conv1_out_13_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_27"/></StgValue>
</operation>

<operation id="1293" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:674  %shl_ln1118_12 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_13_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_12"/></StgValue>
</operation>

<operation id="1294" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1237" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:675  %sext_ln1118_27 = sext i22 %shl_ln1118_12 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_27"/></StgValue>
</operation>

<operation id="1295" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:676  %sub_ln1118_13 = sub i23 %sext_ln1118_27, %sext_ln1116_27

]]></Node>
<StgValue><ssdm name="sub_ln1118_13"/></StgValue>
</operation>

<operation id="1296" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:677  %trunc_ln1192_67 = trunc i23 %sub_ln1118_13 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_67"/></StgValue>
</operation>

<operation id="1297" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1240" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:678  %add_ln1192_173 = add i23 261888, %sub_ln1118_13

]]></Node>
<StgValue><ssdm name="add_ln1192_173"/></StgValue>
</operation>

<operation id="1298" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:679  %add_ln1192_240 = add i20 261888, %trunc_ln1192_67

]]></Node>
<StgValue><ssdm name="add_ln1192_240"/></StgValue>
</operation>

<operation id="1299" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:680  %tmp_825 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="1300" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1243" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:681  %trunc_ln708_54 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_173, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_54"/></StgValue>
</operation>

<operation id="1301" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:682  %tmp_826 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="1302" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:683  %tmp_827 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_173, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="1303" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1246" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:684  %zext_ln415_67 = zext i1 %tmp_827 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_67"/></StgValue>
</operation>

<operation id="1304" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:685  %add_ln415_67 = add i12 %zext_ln415_67, %trunc_ln708_54

]]></Node>
<StgValue><ssdm name="add_ln415_67"/></StgValue>
</operation>

<operation id="1305" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:686  %tmp_828 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_67, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="1306" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1249" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:687  %xor_ln416_67 = xor i1 %tmp_828, true

]]></Node>
<StgValue><ssdm name="xor_ln416_67"/></StgValue>
</operation>

<operation id="1307" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:688  %and_ln416_67 = and i1 %tmp_826, %xor_ln416_67

]]></Node>
<StgValue><ssdm name="and_ln416_67"/></StgValue>
</operation>

<operation id="1308" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:689  %tmp_829 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_67, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="1309" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1252" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:690  %tmp_213 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_173, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="1310" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:691  %icmp_ln879_138 = icmp eq i3 %tmp_213, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_138"/></StgValue>
</operation>

<operation id="1311" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1254" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:692  %tmp_214 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_173, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="1312" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:693  %icmp_ln879_139 = icmp eq i4 %tmp_214, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_139"/></StgValue>
</operation>

<operation id="1313" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:694  %icmp_ln768_67 = icmp eq i4 %tmp_214, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_67"/></StgValue>
</operation>

<operation id="1314" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:695  %select_ln777_67 = select i1 %and_ln416_67, i1 %icmp_ln879_139, i1 %icmp_ln768_67

]]></Node>
<StgValue><ssdm name="select_ln777_67"/></StgValue>
</operation>

<operation id="1315" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:696  %tmp_830 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_240, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="1316" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1259" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:697  %xor_ln779_67 = xor i1 %tmp_830, true

]]></Node>
<StgValue><ssdm name="xor_ln779_67"/></StgValue>
</operation>

<operation id="1317" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:698  %and_ln779_13 = and i1 %icmp_ln879_138, %xor_ln779_67

]]></Node>
<StgValue><ssdm name="and_ln779_13"/></StgValue>
</operation>

<operation id="1318" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:699  %select_ln416_67 = select i1 %and_ln416_67, i1 %and_ln779_13, i1 %icmp_ln879_139

]]></Node>
<StgValue><ssdm name="select_ln416_67"/></StgValue>
</operation>

<operation id="1319" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1262" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:700  %and_ln781_13 = and i1 %and_ln416_67, %icmp_ln879_139

]]></Node>
<StgValue><ssdm name="and_ln781_13"/></StgValue>
</operation>

<operation id="1320" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:701  %xor_ln785_128 = xor i1 %select_ln777_67, true

]]></Node>
<StgValue><ssdm name="xor_ln785_128"/></StgValue>
</operation>

<operation id="1321" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:702  %or_ln785_13 = or i1 %tmp_829, %xor_ln785_128

]]></Node>
<StgValue><ssdm name="or_ln785_13"/></StgValue>
</operation>

<operation id="1322" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1265" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:703  %xor_ln785_129 = xor i1 %tmp_825, true

]]></Node>
<StgValue><ssdm name="xor_ln785_129"/></StgValue>
</operation>

<operation id="1323" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:704  %and_ln785_67 = and i1 %or_ln785_13, %xor_ln785_129

]]></Node>
<StgValue><ssdm name="and_ln785_67"/></StgValue>
</operation>

<operation id="1324" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:705  %and_ln786_13 = and i1 %tmp_829, %select_ln416_67

]]></Node>
<StgValue><ssdm name="and_ln786_13"/></StgValue>
</operation>

<operation id="1325" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:706  %or_ln786_67 = or i1 %and_ln781_13, %and_ln786_13

]]></Node>
<StgValue><ssdm name="or_ln786_67"/></StgValue>
</operation>

<operation id="1326" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:707  %xor_ln786_97 = xor i1 %or_ln786_67, true

]]></Node>
<StgValue><ssdm name="xor_ln786_97"/></StgValue>
</operation>

<operation id="1327" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:708  %and_ln786_173 = and i1 %tmp_825, %xor_ln786_97

]]></Node>
<StgValue><ssdm name="and_ln786_173"/></StgValue>
</operation>

<operation id="1328" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1271" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:709  %or_ln340_13 = or i1 %and_ln786_173, %and_ln785_67

]]></Node>
<StgValue><ssdm name="or_ln340_13"/></StgValue>
</operation>

<operation id="1329" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:710  %or_ln340_290 = or i1 %and_ln786_13, %xor_ln785_129

]]></Node>
<StgValue><ssdm name="or_ln340_290"/></StgValue>
</operation>

<operation id="1330" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:711  %or_ln340_291 = or i1 %or_ln340_290, %and_ln781_13

]]></Node>
<StgValue><ssdm name="or_ln340_291"/></StgValue>
</operation>

<operation id="1331" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1274" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:712  %select_ln340_13 = select i1 %or_ln340_13, i12 2047, i12 %add_ln415_67

]]></Node>
<StgValue><ssdm name="select_ln340_13"/></StgValue>
</operation>

<operation id="1332" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:713  %select_ln388_13 = select i1 %and_ln786_173, i12 -2048, i12 %add_ln415_67

]]></Node>
<StgValue><ssdm name="select_ln388_13"/></StgValue>
</operation>

<operation id="1333" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:714  %select_ln340_198 = select i1 %or_ln340_291, i12 %select_ln340_13, i12 %select_ln388_13

]]></Node>
<StgValue><ssdm name="select_ln340_198"/></StgValue>
</operation>

<operation id="1334" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:715  store i12 %select_ln340_198, i12* %fm_buf_V_13_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1335" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:716  %conv1_out_14_load = load i12* %conv1_out_14_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_14_load"/></StgValue>
</operation>

<operation id="1336" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:717  %sext_ln1116_28 = sext i12 %conv1_out_14_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_28"/></StgValue>
</operation>

<operation id="1337" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1280" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:718  %shl_ln1118_13 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_14_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_13"/></StgValue>
</operation>

<operation id="1338" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:719  %sext_ln1118_28 = sext i22 %shl_ln1118_13 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_28"/></StgValue>
</operation>

<operation id="1339" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:720  %sub_ln1118_14 = sub i23 %sext_ln1118_28, %sext_ln1116_28

]]></Node>
<StgValue><ssdm name="sub_ln1118_14"/></StgValue>
</operation>

<operation id="1340" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1283" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:721  %trunc_ln1192_68 = trunc i23 %sub_ln1118_14 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_68"/></StgValue>
</operation>

<operation id="1341" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:722  %add_ln1192_175 = add i23 261888, %sub_ln1118_14

]]></Node>
<StgValue><ssdm name="add_ln1192_175"/></StgValue>
</operation>

<operation id="1342" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:723  %add_ln1192_241 = add i20 261888, %trunc_ln1192_68

]]></Node>
<StgValue><ssdm name="add_ln1192_241"/></StgValue>
</operation>

<operation id="1343" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1286" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:724  %tmp_831 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="1344" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:725  %trunc_ln708_55 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_175, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_55"/></StgValue>
</operation>

<operation id="1345" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:726  %tmp_832 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="1346" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:727  %tmp_833 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_175, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="1347" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:728  %zext_ln415_68 = zext i1 %tmp_833 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_68"/></StgValue>
</operation>

<operation id="1348" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1291" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:729  %add_ln415_68 = add i12 %zext_ln415_68, %trunc_ln708_55

]]></Node>
<StgValue><ssdm name="add_ln415_68"/></StgValue>
</operation>

<operation id="1349" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:730  %tmp_834 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_68, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="1350" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:731  %xor_ln416_68 = xor i1 %tmp_834, true

]]></Node>
<StgValue><ssdm name="xor_ln416_68"/></StgValue>
</operation>

<operation id="1351" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:732  %and_ln416_68 = and i1 %tmp_832, %xor_ln416_68

]]></Node>
<StgValue><ssdm name="and_ln416_68"/></StgValue>
</operation>

<operation id="1352" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:733  %tmp_835 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_68, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="1353" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:734  %tmp_215 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_175, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="1354" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:735  %icmp_ln879_140 = icmp eq i3 %tmp_215, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_140"/></StgValue>
</operation>

<operation id="1355" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1298" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:736  %tmp_216 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_175, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="1356" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1299" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:737  %icmp_ln879_141 = icmp eq i4 %tmp_216, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_141"/></StgValue>
</operation>

<operation id="1357" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1300" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:738  %icmp_ln768_68 = icmp eq i4 %tmp_216, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_68"/></StgValue>
</operation>

<operation id="1358" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:739  %select_ln777_68 = select i1 %and_ln416_68, i1 %icmp_ln879_141, i1 %icmp_ln768_68

]]></Node>
<StgValue><ssdm name="select_ln777_68"/></StgValue>
</operation>

<operation id="1359" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:740  %tmp_836 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_241, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="1360" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:741  %xor_ln779_68 = xor i1 %tmp_836, true

]]></Node>
<StgValue><ssdm name="xor_ln779_68"/></StgValue>
</operation>

<operation id="1361" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:742  %and_ln779_14 = and i1 %icmp_ln879_140, %xor_ln779_68

]]></Node>
<StgValue><ssdm name="and_ln779_14"/></StgValue>
</operation>

<operation id="1362" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:743  %select_ln416_68 = select i1 %and_ln416_68, i1 %and_ln779_14, i1 %icmp_ln879_141

]]></Node>
<StgValue><ssdm name="select_ln416_68"/></StgValue>
</operation>

<operation id="1363" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:744  %and_ln781_14 = and i1 %and_ln416_68, %icmp_ln879_141

]]></Node>
<StgValue><ssdm name="and_ln781_14"/></StgValue>
</operation>

<operation id="1364" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:745  %xor_ln785_14 = xor i1 %select_ln777_68, true

]]></Node>
<StgValue><ssdm name="xor_ln785_14"/></StgValue>
</operation>

<operation id="1365" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1308" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:746  %or_ln785_14 = or i1 %tmp_835, %xor_ln785_14

]]></Node>
<StgValue><ssdm name="or_ln785_14"/></StgValue>
</operation>

<operation id="1366" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1309" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:747  %xor_ln785_130 = xor i1 %tmp_831, true

]]></Node>
<StgValue><ssdm name="xor_ln785_130"/></StgValue>
</operation>

<operation id="1367" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1310" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:748  %and_ln785_68 = and i1 %or_ln785_14, %xor_ln785_130

]]></Node>
<StgValue><ssdm name="and_ln785_68"/></StgValue>
</operation>

<operation id="1368" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:749  %and_ln786_14 = and i1 %tmp_835, %select_ln416_68

]]></Node>
<StgValue><ssdm name="and_ln786_14"/></StgValue>
</operation>

<operation id="1369" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:750  %or_ln786_68 = or i1 %and_ln781_14, %and_ln786_14

]]></Node>
<StgValue><ssdm name="or_ln786_68"/></StgValue>
</operation>

<operation id="1370" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:751  %xor_ln786_99 = xor i1 %or_ln786_68, true

]]></Node>
<StgValue><ssdm name="xor_ln786_99"/></StgValue>
</operation>

<operation id="1371" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:752  %and_ln786_175 = and i1 %tmp_831, %xor_ln786_99

]]></Node>
<StgValue><ssdm name="and_ln786_175"/></StgValue>
</operation>

<operation id="1372" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:753  %or_ln340_14 = or i1 %and_ln786_175, %and_ln785_68

]]></Node>
<StgValue><ssdm name="or_ln340_14"/></StgValue>
</operation>

<operation id="1373" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1316" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:754  %or_ln340_292 = or i1 %and_ln786_14, %xor_ln785_130

]]></Node>
<StgValue><ssdm name="or_ln340_292"/></StgValue>
</operation>

<operation id="1374" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:755  %or_ln340_293 = or i1 %or_ln340_292, %and_ln781_14

]]></Node>
<StgValue><ssdm name="or_ln340_293"/></StgValue>
</operation>

<operation id="1375" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1318" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:756  %select_ln340_14 = select i1 %or_ln340_14, i12 2047, i12 %add_ln415_68

]]></Node>
<StgValue><ssdm name="select_ln340_14"/></StgValue>
</operation>

<operation id="1376" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:757  %select_ln388_14 = select i1 %and_ln786_175, i12 -2048, i12 %add_ln415_68

]]></Node>
<StgValue><ssdm name="select_ln388_14"/></StgValue>
</operation>

<operation id="1377" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1320" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:758  %select_ln340_199 = select i1 %or_ln340_293, i12 %select_ln340_14, i12 %select_ln388_14

]]></Node>
<StgValue><ssdm name="select_ln340_199"/></StgValue>
</operation>

<operation id="1378" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1321" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:759  store i12 %select_ln340_199, i12* %fm_buf_V_14_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1379" st_id="19" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1322" bw="12" op_0_bw="10">
<![CDATA[
hls_label_4:760  %conv1_out_15_load = load i12* %conv1_out_15_addr, align 2

]]></Node>
<StgValue><ssdm name="conv1_out_15_load"/></StgValue>
</operation>

<operation id="1380" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1323" bw="23" op_0_bw="12">
<![CDATA[
hls_label_4:761  %sext_ln1116_29 = sext i12 %conv1_out_15_load to i23

]]></Node>
<StgValue><ssdm name="sext_ln1116_29"/></StgValue>
</operation>

<operation id="1381" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1324" bw="22" op_0_bw="22" op_1_bw="12" op_2_bw="10">
<![CDATA[
hls_label_4:762  %shl_ln1118_14 = call i22 @_ssdm_op_BitConcatenate.i22.i12.i10(i12 %conv1_out_15_load, i10 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_14"/></StgValue>
</operation>

<operation id="1382" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1325" bw="23" op_0_bw="22">
<![CDATA[
hls_label_4:763  %sext_ln1118_29 = sext i22 %shl_ln1118_14 to i23

]]></Node>
<StgValue><ssdm name="sext_ln1118_29"/></StgValue>
</operation>

<operation id="1383" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1326" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:764  %sub_ln1118_15 = sub i23 %sext_ln1118_29, %sext_ln1116_29

]]></Node>
<StgValue><ssdm name="sub_ln1118_15"/></StgValue>
</operation>

<operation id="1384" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1327" bw="20" op_0_bw="23">
<![CDATA[
hls_label_4:765  %trunc_ln1192_69 = trunc i23 %sub_ln1118_15 to i20

]]></Node>
<StgValue><ssdm name="trunc_ln1192_69"/></StgValue>
</operation>

<operation id="1385" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="23" op_0_bw="23" op_1_bw="23">
<![CDATA[
hls_label_4:766  %add_ln1192_178 = add i23 261888, %sub_ln1118_15

]]></Node>
<StgValue><ssdm name="add_ln1192_178"/></StgValue>
</operation>

<operation id="1386" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="20" op_0_bw="20" op_1_bw="20">
<![CDATA[
hls_label_4:767  %add_ln1192_242 = add i20 261888, %trunc_ln1192_69

]]></Node>
<StgValue><ssdm name="add_ln1192_242"/></StgValue>
</operation>

<operation id="1387" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:768  %tmp_837 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="1388" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="12" op_0_bw="12" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:769  %trunc_ln708_56 = call i12 @_ssdm_op_PartSelect.i12.i23.i32.i32(i23 %add_ln1192_178, i32 7, i32 18)

]]></Node>
<StgValue><ssdm name="trunc_ln708_56"/></StgValue>
</operation>

<operation id="1389" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1332" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:770  %tmp_838 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 18)

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="1390" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="1" op_1_bw="23" op_2_bw="32">
<![CDATA[
hls_label_4:771  %tmp_839 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %add_ln1192_178, i32 6)

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="1391" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1334" bw="12" op_0_bw="1">
<![CDATA[
hls_label_4:772  %zext_ln415_69 = zext i1 %tmp_839 to i12

]]></Node>
<StgValue><ssdm name="zext_ln415_69"/></StgValue>
</operation>

<operation id="1392" st_id="19" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1335" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_4:773  %add_ln415_69 = add i12 %zext_ln415_69, %trunc_ln708_56

]]></Node>
<StgValue><ssdm name="add_ln415_69"/></StgValue>
</operation>

<operation id="1393" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1336" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:774  %tmp_840 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_69, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="1394" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:775  %xor_ln416_69 = xor i1 %tmp_840, true

]]></Node>
<StgValue><ssdm name="xor_ln416_69"/></StgValue>
</operation>

<operation id="1395" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:776  %and_ln416_69 = and i1 %tmp_838, %xor_ln416_69

]]></Node>
<StgValue><ssdm name="and_ln416_69"/></StgValue>
</operation>

<operation id="1396" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_4:777  %tmp_841 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln415_69, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="1397" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="3" op_0_bw="3" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:778  %tmp_217 = call i3 @_ssdm_op_PartSelect.i3.i23.i32.i32(i23 %add_ln1192_178, i32 20, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="1398" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4:779  %icmp_ln879_142 = icmp eq i3 %tmp_217, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_142"/></StgValue>
</operation>

<operation id="1399" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="4" op_0_bw="4" op_1_bw="23" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4:780  %tmp_218 = call i4 @_ssdm_op_PartSelect.i4.i23.i32.i32(i23 %add_ln1192_178, i32 19, i32 22)

]]></Node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="1400" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:781  %icmp_ln879_143 = icmp eq i4 %tmp_218, -1

]]></Node>
<StgValue><ssdm name="icmp_ln879_143"/></StgValue>
</operation>

<operation id="1401" st_id="19" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1344" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_4:782  %icmp_ln768_69 = icmp eq i4 %tmp_218, 0

]]></Node>
<StgValue><ssdm name="icmp_ln768_69"/></StgValue>
</operation>

<operation id="1402" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:783  %select_ln777_69 = select i1 %and_ln416_69, i1 %icmp_ln879_143, i1 %icmp_ln768_69

]]></Node>
<StgValue><ssdm name="select_ln777_69"/></StgValue>
</operation>

<operation id="1403" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="1" op_0_bw="1" op_1_bw="20" op_2_bw="32">
<![CDATA[
hls_label_4:784  %tmp_842 = call i1 @_ssdm_op_BitSelect.i1.i20.i32(i20 %add_ln1192_242, i32 19)

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="1404" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:785  %xor_ln779_69 = xor i1 %tmp_842, true

]]></Node>
<StgValue><ssdm name="xor_ln779_69"/></StgValue>
</operation>

<operation id="1405" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1348" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:786  %and_ln779_15 = and i1 %icmp_ln879_142, %xor_ln779_69

]]></Node>
<StgValue><ssdm name="and_ln779_15"/></StgValue>
</operation>

<operation id="1406" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
hls_label_4:787  %select_ln416_69 = select i1 %and_ln416_69, i1 %and_ln779_15, i1 %icmp_ln879_143

]]></Node>
<StgValue><ssdm name="select_ln416_69"/></StgValue>
</operation>

<operation id="1407" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:788  %and_ln781_15 = and i1 %and_ln416_69, %icmp_ln879_143

]]></Node>
<StgValue><ssdm name="and_ln781_15"/></StgValue>
</operation>

<operation id="1408" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:789  %xor_ln785_15 = xor i1 %select_ln777_69, true

]]></Node>
<StgValue><ssdm name="xor_ln785_15"/></StgValue>
</operation>

<operation id="1409" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:790  %or_ln785_15 = or i1 %tmp_841, %xor_ln785_15

]]></Node>
<StgValue><ssdm name="or_ln785_15"/></StgValue>
</operation>

<operation id="1410" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1353" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:791  %xor_ln785_131 = xor i1 %tmp_837, true

]]></Node>
<StgValue><ssdm name="xor_ln785_131"/></StgValue>
</operation>

<operation id="1411" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:792  %and_ln785_69 = and i1 %or_ln785_15, %xor_ln785_131

]]></Node>
<StgValue><ssdm name="and_ln785_69"/></StgValue>
</operation>

<operation id="1412" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:793  %and_ln786_15 = and i1 %tmp_841, %select_ln416_69

]]></Node>
<StgValue><ssdm name="and_ln786_15"/></StgValue>
</operation>

<operation id="1413" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:794  %or_ln786_69 = or i1 %and_ln781_15, %and_ln786_15

]]></Node>
<StgValue><ssdm name="or_ln786_69"/></StgValue>
</operation>

<operation id="1414" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:795  %xor_ln786_101 = xor i1 %or_ln786_69, true

]]></Node>
<StgValue><ssdm name="xor_ln786_101"/></StgValue>
</operation>

<operation id="1415" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:796  %and_ln786_177 = and i1 %tmp_837, %xor_ln786_101

]]></Node>
<StgValue><ssdm name="and_ln786_177"/></StgValue>
</operation>

<operation id="1416" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:797  %or_ln340_15 = or i1 %and_ln786_177, %and_ln785_69

]]></Node>
<StgValue><ssdm name="or_ln340_15"/></StgValue>
</operation>

<operation id="1417" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:798  %or_ln340_294 = or i1 %and_ln786_15, %xor_ln785_131

]]></Node>
<StgValue><ssdm name="or_ln340_294"/></StgValue>
</operation>

<operation id="1418" st_id="19" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1361" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_4:799  %or_ln340_295 = or i1 %or_ln340_294, %and_ln781_15

]]></Node>
<StgValue><ssdm name="or_ln340_295"/></StgValue>
</operation>

<operation id="1419" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:800  %select_ln340_15 = select i1 %or_ln340_15, i12 2047, i12 %add_ln415_69

]]></Node>
<StgValue><ssdm name="select_ln340_15"/></StgValue>
</operation>

<operation id="1420" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:801  %select_ln388_15 = select i1 %and_ln786_177, i12 -2048, i12 %add_ln415_69

]]></Node>
<StgValue><ssdm name="select_ln388_15"/></StgValue>
</operation>

<operation id="1421" st_id="19" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1364" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_4:802  %select_ln340_200 = select i1 %or_ln340_295, i12 %select_ln340_15, i12 %select_ln388_15

]]></Node>
<StgValue><ssdm name="select_ln340_200"/></StgValue>
</operation>

<operation id="1422" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="12" op_1_bw="11">
<![CDATA[
hls_label_4:803  store i12 %select_ln340_200, i12* %fm_buf_V_15_addr_1, align 2

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="1423" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1366" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4:804  %empty_488 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str261, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_488"/></StgValue>
</operation>

<operation id="1424" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln119" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4:810  br label %.preheader535

]]></Node>
<StgValue><ssdm name="br_ln122"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="1425" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.preheader:0  br label %.preheader534

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="1426" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader534:0  %row24_0 = phi i3 [ %row_3, %.preheader534.loopexit ], [ 0, %.preheader534.preheader ]

]]></Node>
<StgValue><ssdm name="row24_0"/></StgValue>
</operation>

<operation id="1427" st_id="21" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader534:1  %icmp_ln142 = icmp eq i3 %row24_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln142"/></StgValue>
</operation>

<operation id="1428" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader534:2  %empty_489 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_489"/></StgValue>
</operation>

<operation id="1429" st_id="21" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader534:3  %row_3 = add i3 %row24_0, 1

]]></Node>
<StgValue><ssdm name="row_3"/></StgValue>
</operation>

<operation id="1430" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader534:4  br i1 %icmp_ln142, label %.preheader532.preheader, label %.preheader533.preheader

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>

<operation id="1431" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1382" bw="0" op_0_bw="0">
<![CDATA[
.preheader533.preheader:0  br label %.preheader533

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1432" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln142" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.preheader:0  br label %.preheader532

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="1433" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader533:0  %col25_0 = phi i3 [ %col_9, %2 ], [ 0, %.preheader533.preheader ]

]]></Node>
<StgValue><ssdm name="col25_0"/></StgValue>
</operation>

<operation id="1434" st_id="22" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader533:1  %icmp_ln143 = icmp eq i3 %col25_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln143"/></StgValue>
</operation>

<operation id="1435" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader533:2  %empty_490 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_490"/></StgValue>
</operation>

<operation id="1436" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader533:3  %col_9 = add i3 %col25_0, 1

]]></Node>
<StgValue><ssdm name="col_9"/></StgValue>
</operation>

<operation id="1437" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader533:4  br i1 %icmp_ln143, label %.preheader534.loopexit, label %2

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>

<operation id="1438" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>

<operation id="1439" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln143" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="0" op_0_bw="0">
<![CDATA[
.preheader534.loopexit:0  br label %.preheader534

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="1440" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln144"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="1441" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="1442" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln145"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="1443" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="1444" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln156"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="1445" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="1446" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="1447" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="1448" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="1449" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="1450" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row24_0, i3 %col25_0)

]]></Node>
<StgValue><ssdm name="call_ln171"/></StgValue>
</operation>

<operation id="1451" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader533

]]></Node>
<StgValue><ssdm name="br_ln143"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="1452" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader532:0  %row26_0 = phi i3 [ %row_4, %.preheader532.loopexit ], [ 0, %.preheader532.preheader ]

]]></Node>
<StgValue><ssdm name="row26_0"/></StgValue>
</operation>

<operation id="1453" st_id="34" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader532:1  %icmp_ln184 = icmp eq i3 %row26_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln184"/></StgValue>
</operation>

<operation id="1454" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader532:2  %empty_491 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_491"/></StgValue>
</operation>

<operation id="1455" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1405" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader532:3  %row_4 = add i3 %row26_0, 1

]]></Node>
<StgValue><ssdm name="row_4"/></StgValue>
</operation>

<operation id="1456" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader532:4  br i1 %icmp_ln184, label %.preheader530.preheader, label %.preheader531.preheader

]]></Node>
<StgValue><ssdm name="br_ln184"/></StgValue>
</operation>

<operation id="1457" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0">
<![CDATA[
.preheader531.preheader:0  br label %.preheader531

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="1458" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln184" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1426" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.preheader:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="1459" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1410" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader531:0  %col27_0 = phi i3 [ %col_10, %3 ], [ 0, %.preheader531.preheader ]

]]></Node>
<StgValue><ssdm name="col27_0"/></StgValue>
</operation>

<operation id="1460" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader531:1  %icmp_ln185 = icmp eq i3 %col27_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln185"/></StgValue>
</operation>

<operation id="1461" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader531:2  %empty_492 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_492"/></StgValue>
</operation>

<operation id="1462" st_id="35" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader531:3  %col_10 = add i3 %col27_0, 1

]]></Node>
<StgValue><ssdm name="col_10"/></StgValue>
</operation>

<operation id="1463" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader531:4  br i1 %icmp_ln185, label %.preheader532.loopexit, label %3

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>

<operation id="1464" st_id="35" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln186"/></StgValue>
</operation>

<operation id="1465" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln185" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1424" bw="0" op_0_bw="0">
<![CDATA[
.preheader532.loopexit:0  br label %.preheader532

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="1466" st_id="36" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln186"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="1467" st_id="37" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="1468" st_id="38" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln187"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="1469" st_id="39" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="1470" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln198"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="1471" st_id="41" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln201"/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="1472" st_id="42" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln201"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="1473" st_id="43" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="1474" st_id="44" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln202"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="1475" st_id="45" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="1476" st_id="46" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row26_0, i3 %col27_0)

]]></Node>
<StgValue><ssdm name="call_ln213"/></StgValue>
</operation>

<operation id="1477" st_id="46" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader531

]]></Node>
<StgValue><ssdm name="br_ln185"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="1478" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader530:0  %row28_0 = phi i3 [ %row_5, %.preheader530.loopexit ], [ 0, %.preheader530.preheader ]

]]></Node>
<StgValue><ssdm name="row28_0"/></StgValue>
</operation>

<operation id="1479" st_id="47" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader530:1  %icmp_ln226 = icmp eq i3 %row28_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln226"/></StgValue>
</operation>

<operation id="1480" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader530:2  %empty_493 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_493"/></StgValue>
</operation>

<operation id="1481" st_id="47" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader530:3  %row_5 = add i3 %row28_0, 1

]]></Node>
<StgValue><ssdm name="row_5"/></StgValue>
</operation>

<operation id="1482" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader530:4  br i1 %icmp_ln226, label %.preheader528.preheader, label %.preheader529.preheader

]]></Node>
<StgValue><ssdm name="br_ln226"/></StgValue>
</operation>

<operation id="1483" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1434" bw="0" op_0_bw="0">
<![CDATA[
.preheader529.preheader:0  br label %.preheader529

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="1484" st_id="47" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln226" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1452" bw="0" op_0_bw="0">
<![CDATA[
.preheader528.preheader:0  br label %.preheader528

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="1485" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader529:0  %col29_0 = phi i3 [ %col_11, %4 ], [ 0, %.preheader529.preheader ]

]]></Node>
<StgValue><ssdm name="col29_0"/></StgValue>
</operation>

<operation id="1486" st_id="48" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader529:1  %icmp_ln227 = icmp eq i3 %col29_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln227"/></StgValue>
</operation>

<operation id="1487" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader529:2  %empty_494 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_494"/></StgValue>
</operation>

<operation id="1488" st_id="48" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader529:3  %col_11 = add i3 %col29_0, 1

]]></Node>
<StgValue><ssdm name="col_11"/></StgValue>
</operation>

<operation id="1489" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader529:4  br i1 %icmp_ln227, label %.preheader530.loopexit, label %4

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>

<operation id="1490" st_id="48" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>

<operation id="1491" st_id="48" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln227" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1450" bw="0" op_0_bw="0">
<![CDATA[
.preheader530.loopexit:0  br label %.preheader530

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="1492" st_id="49" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln228"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="1493" st_id="50" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="1494" st_id="51" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:1  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln229"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="1495" st_id="52" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln240"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="1496" st_id="53" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:2  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln240"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="1497" st_id="54" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="1498" st_id="55" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:3  call fastcc void @fill_fm_buf(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln243"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="1499" st_id="56" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="1500" st_id="57" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:4  call fastcc void @"pgconv64<16u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln244"/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="1501" st_id="58" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="1502" st_id="59" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="0" op_36_bw="0">
<![CDATA[
:5  call fastcc void @"fill_fm_buf_bn<16u>"(i3 %row28_0, i3 %col29_0)

]]></Node>
<StgValue><ssdm name="call_ln255"/></StgValue>
</operation>

<operation id="1503" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.preheader529

]]></Node>
<StgValue><ssdm name="br_ln227"/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="1504" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1454" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader528:0  %cio_0 = phi i2 [ %cio, %.preheader528.loopexit ], [ 0, %.preheader528.preheader ]

]]></Node>
<StgValue><ssdm name="cio_0"/></StgValue>
</operation>

<operation id="1505" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1455" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader528:1  %icmp_ln268 = icmp eq i2 %cio_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln268"/></StgValue>
</operation>

<operation id="1506" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1456" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader528:2  %empty_495 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_495"/></StgValue>
</operation>

<operation id="1507" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1457" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader528:3  %cio = add i2 %cio_0, 1

]]></Node>
<StgValue><ssdm name="cio"/></StgValue>
</operation>

<operation id="1508" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader528:4  br i1 %icmp_ln268, label %.preheader522.preheader, label %.preheader527.preheader

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="1509" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
.preheader527.preheader:0  br label %.preheader527

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="1510" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln268" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0">
<![CDATA[
.preheader522.preheader:0  br label %.preheader522

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="1511" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader527:0  %row30_0 = phi i2 [ %row_7, %.preheader527.loopexit ], [ 0, %.preheader527.preheader ]

]]></Node>
<StgValue><ssdm name="row30_0"/></StgValue>
</operation>

<operation id="1512" st_id="61" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader527:1  %icmp_ln269 = icmp eq i2 %row30_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln269"/></StgValue>
</operation>

<operation id="1513" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader527:2  %empty_496 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_496"/></StgValue>
</operation>

<operation id="1514" st_id="61" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1465" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader527:3  %row_7 = add i2 %row30_0, 1

]]></Node>
<StgValue><ssdm name="row_7"/></StgValue>
</operation>

<operation id="1515" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader527:4  br i1 %icmp_ln269, label %.preheader528.loopexit, label %.preheader526.preheader

]]></Node>
<StgValue><ssdm name="br_ln269"/></StgValue>
</operation>

<operation id="1516" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1468" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader526.preheader:0  %shl_ln274 = shl i2 %row30_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln274"/></StgValue>
</operation>

<operation id="1517" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1469" bw="0" op_0_bw="0">
<![CDATA[
.preheader526.preheader:1  br label %.preheader526

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="1518" st_id="61" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln269" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1509" bw="0" op_0_bw="0">
<![CDATA[
.preheader528.loopexit:0  br label %.preheader528

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="1519" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader526:0  %col31_0 = phi i2 [ %col_14, %.preheader525.1 ], [ 0, %.preheader526.preheader ]

]]></Node>
<StgValue><ssdm name="col31_0"/></StgValue>
</operation>

<operation id="1520" st_id="62" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader526:1  %icmp_ln270 = icmp eq i2 %col31_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln270"/></StgValue>
</operation>

<operation id="1521" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader526:2  %empty_497 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_497"/></StgValue>
</operation>

<operation id="1522" st_id="62" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader526:3  %col_14 = add i2 %col31_0, 1

]]></Node>
<StgValue><ssdm name="col_14"/></StgValue>
</operation>

<operation id="1523" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader526:4  br i1 %icmp_ln270, label %.preheader527.loopexit, label %.preheader525.preheader

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>

<operation id="1524" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1477" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader525.preheader:0  %shl_ln274_1 = shl i2 %col31_0, 1

]]></Node>
<StgValue><ssdm name="shl_ln274_1"/></StgValue>
</operation>

<operation id="1525" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1478" bw="0" op_0_bw="0">
<![CDATA[
.preheader525.preheader:1  br label %.preheader524.0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="1526" st_id="62" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln270" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1507" bw="0" op_0_bw="0">
<![CDATA[
.preheader527.loopexit:0  br label %.preheader527

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="1527" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader524.0:0  %row0_0_0 = phi i2 [ 0, %.preheader525.preheader ], [ %add_ln272, %.preheader524.0.loopexit ]

]]></Node>
<StgValue><ssdm name="row0_0_0"/></StgValue>
</operation>

<operation id="1528" st_id="63" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader524.0:1  %icmp_ln272 = icmp eq i2 %row0_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln272"/></StgValue>
</operation>

<operation id="1529" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader524.0:2  %empty_498 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_498"/></StgValue>
</operation>

<operation id="1530" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader524.0:3  %add_ln272 = add i2 %row0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln272"/></StgValue>
</operation>

<operation id="1531" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader524.0:4  br i1 %icmp_ln272, label %.preheader525.1, label %.preheader523.preheader.0

]]></Node>
<StgValue><ssdm name="br_ln272"/></StgValue>
</operation>

<operation id="1532" st_id="63" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1486" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader523.preheader.0:0  %add_ln274 = add i2 %row0_0_0, %shl_ln274

]]></Node>
<StgValue><ssdm name="add_ln274"/></StgValue>
</operation>

<operation id="1533" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1487" bw="3" op_0_bw="2">
<![CDATA[
.preheader523.preheader.0:1  %zext_ln274 = zext i2 %add_ln274 to i3

]]></Node>
<StgValue><ssdm name="zext_ln274"/></StgValue>
</operation>

<operation id="1534" st_id="63" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1488" bw="0" op_0_bw="0">
<![CDATA[
.preheader523.preheader.0:2  br label %.preheader523.0

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="1535" st_id="63" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln272" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12">
<![CDATA[
.preheader525.1:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row30_0, i2 %col31_0, i2 0)

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="1536" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader523.0:0  %col0_0_0 = phi i2 [ %add_ln273, %5 ], [ 0, %.preheader523.preheader.0 ]

]]></Node>
<StgValue><ssdm name="col0_0_0"/></StgValue>
</operation>

<operation id="1537" st_id="64" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader523.0:1  %icmp_ln273 = icmp eq i2 %col0_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln273"/></StgValue>
</operation>

<operation id="1538" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader523.0:2  %empty_499 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_499"/></StgValue>
</operation>

<operation id="1539" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader523.0:3  %add_ln273 = add i2 %col0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln273"/></StgValue>
</operation>

<operation id="1540" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader523.0:4  br i1 %icmp_ln273, label %.preheader524.0.loopexit, label %5

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="1541" st_id="64" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1496" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %add_ln274_1 = add i2 %col0_0_0, %shl_ln274_1

]]></Node>
<StgValue><ssdm name="add_ln274_1"/></StgValue>
</operation>

<operation id="1542" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1497" bw="3" op_0_bw="2">
<![CDATA[
:1  %zext_ln274_1 = zext i2 %add_ln274_1 to i3

]]></Node>
<StgValue><ssdm name="zext_ln274_1"/></StgValue>
</operation>

<operation id="1543" st_id="64" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  call fastcc void @fill_fm_buf(i3 %zext_ln274, i3 %zext_ln274_1)

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>

<operation id="1544" st_id="64" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln273" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1502" bw="0" op_0_bw="0">
<![CDATA[
.preheader524.0.loopexit:0  br label %.preheader524.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="1545" st_id="65" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:2  call fastcc void @fill_fm_buf(i3 %zext_ln274, i3 %zext_ln274_1)

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="1546" st_id="66" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="3" op_21_bw="0" op_22_bw="0">
<![CDATA[
:3  call fastcc void @"pgconv64s2<16u>"([100 x i64]* @input_buf_V_1, i2 %row0_0_0, i2 %col0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln275"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="1547" st_id="67" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="3" op_21_bw="0" op_22_bw="0">
<![CDATA[
:3  call fastcc void @"pgconv64s2<16u>"([100 x i64]* @input_buf_V_1, i2 %row0_0_0, i2 %col0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln275"/></StgValue>
</operation>

<operation id="1548" st_id="67" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader523.0

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="1549" st_id="68" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12">
<![CDATA[
.preheader525.1:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row30_0, i2 %col31_0, i2 0)

]]></Node>
<StgValue><ssdm name="call_ln291"/></StgValue>
</operation>

<operation id="1550" st_id="68" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="0" op_0_bw="0">
<![CDATA[
.preheader525.1:1  br label %.preheader526

]]></Node>
<StgValue><ssdm name="br_ln270"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="1551" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1513" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader522:0  %row33_0 = phi i2 [ %row_6, %.preheader522.loopexit ], [ 0, %.preheader522.preheader ]

]]></Node>
<StgValue><ssdm name="row33_0"/></StgValue>
</operation>

<operation id="1552" st_id="69" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1514" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader522:1  %icmp_ln297 = icmp eq i2 %row33_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln297"/></StgValue>
</operation>

<operation id="1553" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1515" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader522:2  %empty_500 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_500"/></StgValue>
</operation>

<operation id="1554" st_id="69" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1516" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader522:3  %row_6 = add i2 %row33_0, 1

]]></Node>
<StgValue><ssdm name="row_6"/></StgValue>
</operation>

<operation id="1555" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1517" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader522:4  br i1 %icmp_ln297, label %.preheader519.preheader, label %.preheader521.preheader

]]></Node>
<StgValue><ssdm name="br_ln297"/></StgValue>
</operation>

<operation id="1556" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="3" op_0_bw="2">
<![CDATA[
.preheader521.preheader:0  %zext_ln299 = zext i2 %row33_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln299"/></StgValue>
</operation>

<operation id="1557" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="0" op_0_bw="0">
<![CDATA[
.preheader521.preheader:1  br label %.preheader521

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="1558" st_id="69" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln297" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1556" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.preheader:0  br label %.preheader519

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="1559" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1522" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader521:0  %col34_0 = phi i2 [ 0, %.preheader521.preheader ], [ %col_12, %.preheader521.loopexit ]

]]></Node>
<StgValue><ssdm name="col34_0"/></StgValue>
</operation>

<operation id="1560" st_id="70" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1523" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader521:1  %icmp_ln298 = icmp eq i2 %col34_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln298"/></StgValue>
</operation>

<operation id="1561" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1524" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader521:2  %empty_501 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_501"/></StgValue>
</operation>

<operation id="1562" st_id="70" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1525" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader521:3  %col_12 = add i2 %col34_0, 1

]]></Node>
<StgValue><ssdm name="col_12"/></StgValue>
</operation>

<operation id="1563" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1526" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader521:4  br i1 %icmp_ln298, label %.preheader522.loopexit, label %6

]]></Node>
<StgValue><ssdm name="br_ln298"/></StgValue>
</operation>

<operation id="1564" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1528" bw="3" op_0_bw="2">
<![CDATA[
:0  %zext_ln299_1 = zext i2 %col34_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln299_1"/></StgValue>
</operation>

<operation id="1565" st_id="70" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln299, i3 %zext_ln299_1)

]]></Node>
<StgValue><ssdm name="call_ln299"/></StgValue>
</operation>

<operation id="1566" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln298" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1554" bw="0" op_0_bw="0">
<![CDATA[
.preheader522.loopexit:0  br label %.preheader522

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="1567" st_id="71" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1529" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln299, i3 %zext_ln299_1)

]]></Node>
<StgValue><ssdm name="call_ln299"/></StgValue>
</operation>

<operation id="1568" st_id="71" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1530" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %7

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="1569" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1532" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %coo_0 = phi i2 [ 0, %6 ], [ %coo, %9 ]

]]></Node>
<StgValue><ssdm name="coo_0"/></StgValue>
</operation>

<operation id="1570" st_id="72" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1533" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln300 = icmp eq i2 %coo_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln300"/></StgValue>
</operation>

<operation id="1571" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1534" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_502 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_502"/></StgValue>
</operation>

<operation id="1572" st_id="72" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1535" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %coo = add i2 %coo_0, 1

]]></Node>
<StgValue><ssdm name="coo"/></StgValue>
</operation>

<operation id="1573" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1536" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln300, label %.preheader521.loopexit, label %.preheader520.preheader

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>

<operation id="1574" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="0">
<![CDATA[
.preheader520.preheader:0  br label %.preheader520

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="1575" st_id="72" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln300" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="0">
<![CDATA[
.preheader521.loopexit:0  br label %.preheader521

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="1576" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1540" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader520:0  %coi_0 = phi i2 [ %coi, %8 ], [ 0, %.preheader520.preheader ]

]]></Node>
<StgValue><ssdm name="coi_0"/></StgValue>
</operation>

<operation id="1577" st_id="73" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1541" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader520:1  %icmp_ln301 = icmp eq i2 %coi_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln301"/></StgValue>
</operation>

<operation id="1578" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1542" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader520:2  %empty_503 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_503"/></StgValue>
</operation>

<operation id="1579" st_id="73" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1543" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader520:3  %coi = add i2 %coi_0, 1

]]></Node>
<StgValue><ssdm name="coi"/></StgValue>
</operation>

<operation id="1580" st_id="73" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader520:4  br i1 %icmp_ln301, label %9, label %8

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>

<operation id="1581" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln302"/></StgValue>
</operation>

<operation id="1582" st_id="73" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln301" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row33_0, i2 %col34_0, i2 %coo_0)

]]></Node>
<StgValue><ssdm name="call_ln314"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="1583" st_id="74" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln302"/></StgValue>
</operation>

<operation id="1584" st_id="74" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1547" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader520

]]></Node>
<StgValue><ssdm name="br_ln301"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="1585" st_id="75" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1549" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row33_0, i2 %col34_0, i2 %coo_0)

]]></Node>
<StgValue><ssdm name="call_ln314"/></StgValue>
</operation>

<operation id="1586" st_id="75" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1550" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %7

]]></Node>
<StgValue><ssdm name="br_ln300"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="1587" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1558" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader519:0  %row35_0 = phi i2 [ %row_8, %.preheader519.loopexit ], [ 0, %.preheader519.preheader ]

]]></Node>
<StgValue><ssdm name="row35_0"/></StgValue>
</operation>

<operation id="1588" st_id="76" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1559" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader519:1  %icmp_ln329 = icmp eq i2 %row35_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln329"/></StgValue>
</operation>

<operation id="1589" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1560" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader519:2  %empty_504 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_504"/></StgValue>
</operation>

<operation id="1590" st_id="76" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1561" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader519:3  %row_8 = add i2 %row35_0, 1

]]></Node>
<StgValue><ssdm name="row_8"/></StgValue>
</operation>

<operation id="1591" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader519:4  br i1 %icmp_ln329, label %.preheader515.preheader, label %.preheader518.preheader

]]></Node>
<StgValue><ssdm name="br_ln329"/></StgValue>
</operation>

<operation id="1592" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="3" op_0_bw="2">
<![CDATA[
.preheader518.preheader:0  %zext_ln331 = zext i2 %row35_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln331"/></StgValue>
</operation>

<operation id="1593" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="0" op_0_bw="0">
<![CDATA[
.preheader518.preheader:1  br label %.preheader518

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1594" st_id="76" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln329" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1624" bw="0" op_0_bw="0">
<![CDATA[
.preheader515.preheader:0  br label %.preheader515

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="1595" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1567" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader518:0  %col36_0 = phi i2 [ 0, %.preheader518.preheader ], [ %col_13, %.preheader518.loopexit ]

]]></Node>
<StgValue><ssdm name="col36_0"/></StgValue>
</operation>

<operation id="1596" st_id="77" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1568" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader518:1  %icmp_ln330 = icmp eq i2 %col36_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln330"/></StgValue>
</operation>

<operation id="1597" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1569" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader518:2  %empty_505 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_505"/></StgValue>
</operation>

<operation id="1598" st_id="77" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1570" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader518:3  %col_13 = add i2 %col36_0, 1

]]></Node>
<StgValue><ssdm name="col_13"/></StgValue>
</operation>

<operation id="1599" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1571" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader518:4  br i1 %icmp_ln330, label %.preheader519.loopexit, label %10

]]></Node>
<StgValue><ssdm name="br_ln330"/></StgValue>
</operation>

<operation id="1600" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="3" op_0_bw="2">
<![CDATA[
:0  %zext_ln331_1 = zext i2 %col36_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln331_1"/></StgValue>
</operation>

<operation id="1601" st_id="77" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln331, i3 %zext_ln331_1)

]]></Node>
<StgValue><ssdm name="call_ln331"/></StgValue>
</operation>

<operation id="1602" st_id="77" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln330" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="0">
<![CDATA[
.preheader519.loopexit:0  br label %.preheader519

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="1603" st_id="78" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln331, i3 %zext_ln331_1)

]]></Node>
<StgValue><ssdm name="call_ln331"/></StgValue>
</operation>

<operation id="1604" st_id="78" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1575" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %11

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="1605" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1577" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %cio37_0 = phi i2 [ 0, %10 ], [ %cio_2, %13 ]

]]></Node>
<StgValue><ssdm name="cio37_0"/></StgValue>
</operation>

<operation id="1606" st_id="79" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1578" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln332 = icmp eq i2 %cio37_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln332"/></StgValue>
</operation>

<operation id="1607" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1579" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_506 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_506"/></StgValue>
</operation>

<operation id="1608" st_id="79" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1580" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %cio_2 = add i2 %cio37_0, 1

]]></Node>
<StgValue><ssdm name="cio_2"/></StgValue>
</operation>

<operation id="1609" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln332, label %14, label %.preheader517.preheader

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>

<operation id="1610" st_id="79" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="0">
<![CDATA[
.preheader517.preheader:0  br label %.preheader517

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="1611" st_id="79" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln332" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %zext_ln331, i3 %zext_ln331_1)

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="1612" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1585" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader517:0  %cii38_0 = phi i2 [ %cii_1, %12 ], [ 0, %.preheader517.preheader ]

]]></Node>
<StgValue><ssdm name="cii38_0"/></StgValue>
</operation>

<operation id="1613" st_id="80" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1586" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader517:1  %icmp_ln333 = icmp eq i2 %cii38_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln333"/></StgValue>
</operation>

<operation id="1614" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1587" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader517:2  %empty_507 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_507"/></StgValue>
</operation>

<operation id="1615" st_id="80" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1588" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader517:3  %cii_1 = add i2 %cii38_0, 1

]]></Node>
<StgValue><ssdm name="cii_1"/></StgValue>
</operation>

<operation id="1616" st_id="80" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1589" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader517:4  br i1 %icmp_ln333, label %13, label %12

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>

<operation id="1617" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>

<operation id="1618" st_id="80" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln333" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %cio37_0)

]]></Node>
<StgValue><ssdm name="call_ln346"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="1619" st_id="81" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1591" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln334"/></StgValue>
</operation>

<operation id="1620" st_id="81" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1592" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader517

]]></Node>
<StgValue><ssdm name="br_ln333"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="1621" st_id="82" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %cio37_0)

]]></Node>
<StgValue><ssdm name="call_ln346"/></StgValue>
</operation>

<operation id="1622" st_id="82" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %11

]]></Node>
<StgValue><ssdm name="br_ln332"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="1623" st_id="83" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %zext_ln331, i3 %zext_ln331_1)

]]></Node>
<StgValue><ssdm name="call_ln350"/></StgValue>
</operation>

<operation id="1624" st_id="83" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1598" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="1625" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1600" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %coo39_0 = phi i2 [ 0, %14 ], [ %coo_1, %17 ]

]]></Node>
<StgValue><ssdm name="coo39_0"/></StgValue>
</operation>

<operation id="1626" st_id="84" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1601" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln351 = icmp eq i2 %coo39_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln351"/></StgValue>
</operation>

<operation id="1627" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1602" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_508 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_508"/></StgValue>
</operation>

<operation id="1628" st_id="84" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1603" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %coo_1 = add i2 %coo39_0, 1

]]></Node>
<StgValue><ssdm name="coo_1"/></StgValue>
</operation>

<operation id="1629" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln351, label %.preheader518.loopexit, label %.preheader516.preheader

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>

<operation id="1630" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="0" op_0_bw="0">
<![CDATA[
.preheader516.preheader:0  br label %.preheader516

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="1631" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln351" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="0" op_0_bw="0">
<![CDATA[
.preheader518.loopexit:0  br label %.preheader518

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="1632" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1608" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader516:0  %coi40_0 = phi i2 [ %coi_1, %16 ], [ 0, %.preheader516.preheader ]

]]></Node>
<StgValue><ssdm name="coi40_0"/></StgValue>
</operation>

<operation id="1633" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1609" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader516:1  %icmp_ln352 = icmp eq i2 %coi40_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln352"/></StgValue>
</operation>

<operation id="1634" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1610" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader516:2  %empty_509 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_509"/></StgValue>
</operation>

<operation id="1635" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1611" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader516:3  %coi_1 = add i2 %coi40_0, 1

]]></Node>
<StgValue><ssdm name="coi_1"/></StgValue>
</operation>

<operation id="1636" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1612" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader516:4  br i1 %icmp_ln352, label %17, label %16

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>

<operation id="1637" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln353"/></StgValue>
</operation>

<operation id="1638" st_id="85" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln352" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %coo39_0)

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="1639" st_id="86" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1614" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln353"/></StgValue>
</operation>

<operation id="1640" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader516

]]></Node>
<StgValue><ssdm name="br_ln352"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="1641" st_id="87" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1617" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row35_0, i2 %col36_0, i2 %coo39_0)

]]></Node>
<StgValue><ssdm name="call_ln365"/></StgValue>
</operation>

<operation id="1642" st_id="87" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %15

]]></Node>
<StgValue><ssdm name="br_ln351"/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="1643" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1626" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader515:0  %row41_0 = phi i2 [ %row_9, %.preheader515.loopexit ], [ 0, %.preheader515.preheader ]

]]></Node>
<StgValue><ssdm name="row41_0"/></StgValue>
</operation>

<operation id="1644" st_id="88" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1627" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader515:1  %icmp_ln379 = icmp eq i2 %row41_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln379"/></StgValue>
</operation>

<operation id="1645" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1628" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader515:2  %empty_510 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_510"/></StgValue>
</operation>

<operation id="1646" st_id="88" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1629" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader515:3  %row_9 = add i2 %row41_0, 1

]]></Node>
<StgValue><ssdm name="row_9"/></StgValue>
</operation>

<operation id="1647" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader515:4  br i1 %icmp_ln379, label %.preheader511.preheader, label %.preheader514.preheader

]]></Node>
<StgValue><ssdm name="br_ln379"/></StgValue>
</operation>

<operation id="1648" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="3" op_0_bw="2">
<![CDATA[
.preheader514.preheader:0  %zext_ln381 = zext i2 %row41_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln381"/></StgValue>
</operation>

<operation id="1649" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1633" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.preheader:1  br label %.preheader514

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="1650" st_id="88" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln379" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="0">
<![CDATA[
.preheader511.preheader:0  br label %.preheader511

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="1651" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1635" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader514:0  %col42_0 = phi i2 [ 0, %.preheader514.preheader ], [ %col_15, %.preheader514.loopexit ]

]]></Node>
<StgValue><ssdm name="col42_0"/></StgValue>
</operation>

<operation id="1652" st_id="89" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1636" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader514:1  %icmp_ln380 = icmp eq i2 %col42_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="1653" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1637" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader514:2  %empty_511 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_511"/></StgValue>
</operation>

<operation id="1654" st_id="89" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1638" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader514:3  %col_15 = add i2 %col42_0, 1

]]></Node>
<StgValue><ssdm name="col_15"/></StgValue>
</operation>

<operation id="1655" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader514:4  br i1 %icmp_ln380, label %.preheader515.loopexit, label %18

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="1656" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="3" op_0_bw="2">
<![CDATA[
:0  %zext_ln381_1 = zext i2 %col42_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln381_1"/></StgValue>
</operation>

<operation id="1657" st_id="89" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln381, i3 %zext_ln381_1)

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="1658" st_id="89" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="0" op_0_bw="0">
<![CDATA[
.preheader515.loopexit:0  br label %.preheader515

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="1659" st_id="90" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1642" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln381, i3 %zext_ln381_1)

]]></Node>
<StgValue><ssdm name="call_ln381"/></StgValue>
</operation>

<operation id="1660" st_id="90" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %19

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="1661" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1645" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %cio43_0 = phi i2 [ 0, %18 ], [ %cio_3, %21 ]

]]></Node>
<StgValue><ssdm name="cio43_0"/></StgValue>
</operation>

<operation id="1662" st_id="91" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1646" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln382 = icmp eq i2 %cio43_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln382"/></StgValue>
</operation>

<operation id="1663" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1647" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_512 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_512"/></StgValue>
</operation>

<operation id="1664" st_id="91" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1648" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %cio_3 = add i2 %cio43_0, 1

]]></Node>
<StgValue><ssdm name="cio_3"/></StgValue>
</operation>

<operation id="1665" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln382, label %22, label %.preheader513.preheader

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>

<operation id="1666" st_id="91" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
.preheader513.preheader:0  br label %.preheader513

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="1667" st_id="91" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %zext_ln381, i3 %zext_ln381_1)

]]></Node>
<StgValue><ssdm name="call_ln400"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="1668" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1653" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader513:0  %cii44_0 = phi i2 [ %cii_2, %20 ], [ 0, %.preheader513.preheader ]

]]></Node>
<StgValue><ssdm name="cii44_0"/></StgValue>
</operation>

<operation id="1669" st_id="92" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1654" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:1  %icmp_ln383 = icmp eq i2 %cii44_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln383"/></StgValue>
</operation>

<operation id="1670" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1655" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader513:2  %empty_513 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_513"/></StgValue>
</operation>

<operation id="1671" st_id="92" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1656" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader513:3  %cii_2 = add i2 %cii44_0, 1

]]></Node>
<StgValue><ssdm name="cii_2"/></StgValue>
</operation>

<operation id="1672" st_id="92" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader513:4  br i1 %icmp_ln383, label %21, label %20

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>

<operation id="1673" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="1674" st_id="92" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %cio43_0)

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="1675" st_id="93" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1659" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln384"/></StgValue>
</operation>

<operation id="1676" st_id="93" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader513

]]></Node>
<StgValue><ssdm name="br_ln383"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="1677" st_id="94" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1662" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %cio43_0)

]]></Node>
<StgValue><ssdm name="call_ln396"/></StgValue>
</operation>

<operation id="1678" st_id="94" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1663" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %19

]]></Node>
<StgValue><ssdm name="br_ln382"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="1679" st_id="95" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 %zext_ln381, i3 %zext_ln381_1)

]]></Node>
<StgValue><ssdm name="call_ln400"/></StgValue>
</operation>

<operation id="1680" st_id="95" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1666" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="1681" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1668" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0  %coo45_0 = phi i2 [ 0, %22 ], [ %coo_2, %25 ]

]]></Node>
<StgValue><ssdm name="coo45_0"/></StgValue>
</operation>

<operation id="1682" st_id="96" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1669" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %icmp_ln401 = icmp eq i2 %coo45_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln401"/></StgValue>
</operation>

<operation id="1683" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1670" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_514 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_514"/></StgValue>
</operation>

<operation id="1684" st_id="96" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1671" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  %coo_2 = add i2 %coo45_0, 1

]]></Node>
<StgValue><ssdm name="coo_2"/></StgValue>
</operation>

<operation id="1685" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln401, label %.preheader514.loopexit, label %.preheader512.preheader

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>

<operation id="1686" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="0">
<![CDATA[
.preheader512.preheader:0  br label %.preheader512

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="1687" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln401" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="0">
<![CDATA[
.preheader514.loopexit:0  br label %.preheader514

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="1688" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1676" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader512:0  %coi46_0 = phi i2 [ %coi_2, %24 ], [ 0, %.preheader512.preheader ]

]]></Node>
<StgValue><ssdm name="coi46_0"/></StgValue>
</operation>

<operation id="1689" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1677" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader512:1  %icmp_ln402 = icmp eq i2 %coi46_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln402"/></StgValue>
</operation>

<operation id="1690" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1678" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader512:2  %empty_515 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_515"/></StgValue>
</operation>

<operation id="1691" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1679" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader512:3  %coi_2 = add i2 %coi46_0, 1

]]></Node>
<StgValue><ssdm name="coi_2"/></StgValue>
</operation>

<operation id="1692" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader512:4  br i1 %icmp_ln402, label %25, label %24

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>

<operation id="1693" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="1694" st_id="97" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %coo45_0)

]]></Node>
<StgValue><ssdm name="call_ln415"/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="1695" st_id="98" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1682" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="12" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="3" op_19_bw="0" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<32u>"([100 x i64]* @input_buf_V_1, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln403"/></StgValue>
</operation>

<operation id="1696" st_id="98" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1683" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader512

]]></Node>
<StgValue><ssdm name="br_ln402"/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="1697" st_id="99" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="2" op_3_bw="2" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<32u>"(i2 %row41_0, i2 %col42_0, i2 %coo45_0)

]]></Node>
<StgValue><ssdm name="call_ln415"/></StgValue>
</operation>

<operation id="1698" st_id="99" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %23

]]></Node>
<StgValue><ssdm name="br_ln401"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="1699" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1694" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader511:0  %cc = phi i3 [ %cio_1, %.preheader509.0.1 ], [ 0, %.preheader511.preheader ]

]]></Node>
<StgValue><ssdm name="cc"/></StgValue>
</operation>

<operation id="1700" st_id="100" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1695" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader511:1  %icmp_ln429 = icmp eq i3 %cc, -4

]]></Node>
<StgValue><ssdm name="icmp_ln429"/></StgValue>
</operation>

<operation id="1701" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1696" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader511:2  %empty_516 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_516"/></StgValue>
</operation>

<operation id="1702" st_id="100" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1697" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader511:3  %cio_1 = add i3 %cc, 1

]]></Node>
<StgValue><ssdm name="cio_1"/></StgValue>
</operation>

<operation id="1703" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1698" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader511:4  br i1 %icmp_ln429, label %.preheader504.preheader.0, label %.preheader508.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>

<operation id="1704" st_id="100" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.0.0.preheader:0  br label %.preheader508.0.0

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="1705" st_id="100" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln429" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
.preheader504.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="1706" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1702" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader508.0.0:0  %cii50_0_0_0 = phi i2 [ %add_ln432, %.preheader508.0.0.loopexit ], [ 0, %.preheader508.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="cii50_0_0_0"/></StgValue>
</operation>

<operation id="1707" st_id="101" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1703" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader508.0.0:1  %icmp_ln432 = icmp eq i2 %cii50_0_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln432"/></StgValue>
</operation>

<operation id="1708" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1704" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader508.0.0:2  %empty_517 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_517"/></StgValue>
</operation>

<operation id="1709" st_id="101" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1705" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader508.0.0:3  %add_ln432 = add i2 %cii50_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln432"/></StgValue>
</operation>

<operation id="1710" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader508.0.0:4  br i1 %icmp_ln432, label %.preheader509.0.1, label %.preheader507.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln432"/></StgValue>
</operation>

<operation id="1711" st_id="101" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln432" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1708" bw="0" op_0_bw="0">
<![CDATA[
.preheader507.0.0.preheader:0  br label %.preheader507.0.0

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="1712" st_id="101" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln432" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12">
<![CDATA[
.preheader509.0.1:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cc, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln456"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="1713" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1710" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader507.0.0:0  %row051_0_0_0 = phi i2 [ %add_ln433, %.preheader507.0.0.loopexit ], [ 0, %.preheader507.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="row051_0_0_0"/></StgValue>
</operation>

<operation id="1714" st_id="102" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1711" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader507.0.0:1  %icmp_ln433 = icmp eq i2 %row051_0_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln433"/></StgValue>
</operation>

<operation id="1715" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1712" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader507.0.0:2  %empty_518 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_518"/></StgValue>
</operation>

<operation id="1716" st_id="102" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1713" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader507.0.0:3  %add_ln433 = add i2 %row051_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln433"/></StgValue>
</operation>

<operation id="1717" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader507.0.0:4  br i1 %icmp_ln433, label %.preheader508.0.0.loopexit, label %.preheader506.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln433"/></StgValue>
</operation>

<operation id="1718" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="3" op_0_bw="2">
<![CDATA[
.preheader506.0.0.preheader:0  %zext_ln435 = zext i2 %row051_0_0_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln435"/></StgValue>
</operation>

<operation id="1719" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1717" bw="0" op_0_bw="0">
<![CDATA[
.preheader506.0.0.preheader:1  br label %.preheader506.0.0

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="1720" st_id="102" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln433" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="0" op_0_bw="0">
<![CDATA[
.preheader508.0.0.loopexit:0  br label %.preheader508.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="1721" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1719" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader506.0.0:0  %col052_0_0_0 = phi i2 [ %add_ln434, %26 ], [ 0, %.preheader506.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="col052_0_0_0"/></StgValue>
</operation>

<operation id="1722" st_id="103" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1720" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader506.0.0:1  %icmp_ln434 = icmp eq i2 %col052_0_0_0, -2

]]></Node>
<StgValue><ssdm name="icmp_ln434"/></StgValue>
</operation>

<operation id="1723" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1721" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader506.0.0:2  %empty_519 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_519"/></StgValue>
</operation>

<operation id="1724" st_id="103" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1722" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader506.0.0:3  %add_ln434 = add i2 %col052_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln434"/></StgValue>
</operation>

<operation id="1725" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader506.0.0:4  br i1 %icmp_ln434, label %.preheader507.0.0.loopexit, label %26

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>

<operation id="1726" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln434" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="3" op_0_bw="2">
<![CDATA[
:0  %zext_ln435_1 = zext i2 %col052_0_0_0 to i3

]]></Node>
<StgValue><ssdm name="zext_ln435_1"/></StgValue>
</operation>

<operation id="1727" st_id="103" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln434" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln435, i3 %zext_ln435_1)

]]></Node>
<StgValue><ssdm name="call_ln435"/></StgValue>
</operation>

<operation id="1728" st_id="103" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln434" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="0">
<![CDATA[
.preheader507.0.0.loopexit:0  br label %.preheader507.0.0

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="1729" st_id="104" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1726" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
:1  call fastcc void @fill_fm_buf(i3 %zext_ln435, i3 %zext_ln435_1)

]]></Node>
<StgValue><ssdm name="call_ln435"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="1730" st_id="105" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="3" op_22_bw="0" op_23_bw="0">
<![CDATA[
:2  call fastcc void @"pgconv64s2<32u>"([100 x i64]* @input_buf_V_1, i2 %cii50_0_0_0, i2 %row051_0_0_0, i2 %col052_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="1731" st_id="106" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="2" op_3_bw="2" op_4_bw="2" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="3" op_22_bw="0" op_23_bw="0">
<![CDATA[
:2  call fastcc void @"pgconv64s2<32u>"([100 x i64]* @input_buf_V_1, i2 %cii50_0_0_0, i2 %row051_0_0_0, i2 %col052_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln436"/></StgValue>
</operation>

<operation id="1732" st_id="106" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader506.0.0

]]></Node>
<StgValue><ssdm name="br_ln434"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="1733" st_id="107" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12">
<![CDATA[
.preheader509.0.1:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cc, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln456"/></StgValue>
</operation>

<operation id="1734" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
.preheader509.0.1:1  br label %.preheader511

]]></Node>
<StgValue><ssdm name="br_ln429"/></StgValue>
</operation>
</state>

<state id="108" st_id="108">

<operation id="1735" st_id="108" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64">
<![CDATA[
.preheader504.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln465"/></StgValue>
</operation>

<operation id="1736" st_id="108" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1738" bw="0" op_0_bw="0">
<![CDATA[
.preheader504.preheader.0:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>
</state>

<state id="109" st_id="109">

<operation id="1737" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1740" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %coo55_0_0_0 = phi i3 [ 0, %.preheader504.preheader.0 ], [ %add_ln466, %28 ]

]]></Node>
<StgValue><ssdm name="coo55_0_0_0"/></StgValue>
</operation>

<operation id="1738" st_id="109" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1741" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln466 = icmp eq i3 %coo55_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln466"/></StgValue>
</operation>

<operation id="1739" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1742" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_520 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_520"/></StgValue>
</operation>

<operation id="1740" st_id="109" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1743" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln466 = add i3 %coo55_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln466"/></StgValue>
</operation>

<operation id="1741" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln466, label %.preheader501.preheader.0, label %.preheader503.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>

<operation id="1742" st_id="109" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="0" op_0_bw="0">
<![CDATA[
.preheader503.0.0.preheader:0  br label %.preheader503.0.0

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="1743" st_id="109" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln466" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
.preheader501.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln496"/></StgValue>
</operation>
</state>

<state id="110" st_id="110">

<operation id="1744" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1748" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader503.0.0:0  %coi56_0_0_0 = phi i3 [ %add_ln467, %29 ], [ 0, %.preheader503.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="coi56_0_0_0"/></StgValue>
</operation>

<operation id="1745" st_id="110" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1749" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader503.0.0:1  %icmp_ln467 = icmp eq i3 %coi56_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln467"/></StgValue>
</operation>

<operation id="1746" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1750" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader503.0.0:2  %empty_521 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_521"/></StgValue>
</operation>

<operation id="1747" st_id="110" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1751" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader503.0.0:3  %add_ln467 = add i3 %coi56_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln467"/></StgValue>
</operation>

<operation id="1748" st_id="110" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1752" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader503.0.0:4  br i1 %icmp_ln467, label %28, label %29

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>

<operation id="1749" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi56_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln468"/></StgValue>
</operation>

<operation id="1750" st_id="110" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln467" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo55_0_0_0, i3 %coo55_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln480"/></StgValue>
</operation>
</state>

<state id="111" st_id="111">

<operation id="1751" st_id="111" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1754" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi56_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln468"/></StgValue>
</operation>

<operation id="1752" st_id="111" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader503.0.0

]]></Node>
<StgValue><ssdm name="br_ln467"/></StgValue>
</operation>
</state>

<state id="112" st_id="112">

<operation id="1753" st_id="112" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1757" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo55_0_0_0, i3 %coo55_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln480"/></StgValue>
</operation>

<operation id="1754" st_id="112" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %27

]]></Node>
<StgValue><ssdm name="br_ln466"/></StgValue>
</operation>
</state>

<state id="113" st_id="113">

<operation id="1755" st_id="113" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1760" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0">
<![CDATA[
.preheader501.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln496"/></StgValue>
</operation>

<operation id="1756" st_id="113" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1761" bw="0" op_0_bw="0">
<![CDATA[
.preheader501.preheader.0:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>

<state id="114" st_id="114">

<operation id="1757" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1763" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cio59_0_0_0 = phi i3 [ 0, %.preheader501.preheader.0 ], [ %add_ln497, %32 ]

]]></Node>
<StgValue><ssdm name="cio59_0_0_0"/></StgValue>
</operation>

<operation id="1758" st_id="114" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1764" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln497 = icmp eq i3 %cio59_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln497"/></StgValue>
</operation>

<operation id="1759" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1765" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_522 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_522"/></StgValue>
</operation>

<operation id="1760" st_id="114" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1766" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln497 = add i3 %cio59_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln497"/></StgValue>
</operation>

<operation id="1761" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1767" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln497, label %30, label %.preheader500.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>

<operation id="1762" st_id="114" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="0">
<![CDATA[
.preheader500.0.0.preheader:0  br label %.preheader500.0.0

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="1763" st_id="114" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln497" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln515"/></StgValue>
</operation>
</state>

<state id="115" st_id="115">

<operation id="1764" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1771" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader500.0.0:0  %cii60_0_0_0 = phi i3 [ %add_ln498, %33 ], [ 0, %.preheader500.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="cii60_0_0_0"/></StgValue>
</operation>

<operation id="1765" st_id="115" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1772" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader500.0.0:1  %icmp_ln498 = icmp eq i3 %cii60_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln498"/></StgValue>
</operation>

<operation id="1766" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1773" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader500.0.0:2  %empty_523 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_523"/></StgValue>
</operation>

<operation id="1767" st_id="115" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1774" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader500.0.0:3  %add_ln498 = add i3 %cii60_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln498"/></StgValue>
</operation>

<operation id="1768" st_id="115" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1775" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader500.0.0:4  br i1 %icmp_ln498, label %32, label %33

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>

<operation id="1769" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii60_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln499"/></StgValue>
</operation>

<operation id="1770" st_id="115" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln498" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio59_0_0_0, i3 %cio59_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln511"/></StgValue>
</operation>
</state>

<state id="116" st_id="116">

<operation id="1771" st_id="116" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii60_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln499"/></StgValue>
</operation>

<operation id="1772" st_id="116" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1778" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader500.0.0

]]></Node>
<StgValue><ssdm name="br_ln498"/></StgValue>
</operation>
</state>

<state id="117" st_id="117">

<operation id="1773" st_id="117" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1780" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio59_0_0_0, i3 %cio59_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln511"/></StgValue>
</operation>

<operation id="1774" st_id="117" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1781" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %31

]]></Node>
<StgValue><ssdm name="br_ln497"/></StgValue>
</operation>
</state>

<state id="118" st_id="118">

<operation id="1775" st_id="118" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln515"/></StgValue>
</operation>

<operation id="1776" st_id="118" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="119" st_id="119">

<operation id="1777" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1786" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %coo61_0_0_0 = phi i3 [ 0, %30 ], [ %add_ln516, %35 ]

]]></Node>
<StgValue><ssdm name="coo61_0_0_0"/></StgValue>
</operation>

<operation id="1778" st_id="119" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1787" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln516 = icmp eq i3 %coo61_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln516"/></StgValue>
</operation>

<operation id="1779" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1788" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_524 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_524"/></StgValue>
</operation>

<operation id="1780" st_id="119" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1789" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln516 = add i3 %coo61_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln516"/></StgValue>
</operation>

<operation id="1781" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln516, label %.preheader497.preheader.0, label %.preheader499.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>

<operation id="1782" st_id="119" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1792" bw="0" op_0_bw="0">
<![CDATA[
.preheader499.0.0.preheader:0  br label %.preheader499.0.0

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="1783" st_id="119" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln516" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
.preheader497.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>
</state>

<state id="120" st_id="120">

<operation id="1784" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1794" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader499.0.0:0  %coi62_0_0_0 = phi i3 [ %add_ln517, %36 ], [ 0, %.preheader499.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="coi62_0_0_0"/></StgValue>
</operation>

<operation id="1785" st_id="120" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1795" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader499.0.0:1  %icmp_ln517 = icmp eq i3 %coi62_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln517"/></StgValue>
</operation>

<operation id="1786" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1796" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader499.0.0:2  %empty_525 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_525"/></StgValue>
</operation>

<operation id="1787" st_id="120" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1797" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader499.0.0:3  %add_ln517 = add i3 %coi62_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln517"/></StgValue>
</operation>

<operation id="1788" st_id="120" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader499.0.0:4  br i1 %icmp_ln517, label %35, label %36

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>

<operation id="1789" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln517" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi62_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>

<operation id="1790" st_id="120" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln517" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo61_0_0_0, i3 %coo61_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln530"/></StgValue>
</operation>
</state>

<state id="121" st_id="121">

<operation id="1791" st_id="121" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi62_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln518"/></StgValue>
</operation>

<operation id="1792" st_id="121" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1801" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader499.0.0

]]></Node>
<StgValue><ssdm name="br_ln517"/></StgValue>
</operation>
</state>

<state id="122" st_id="122">

<operation id="1793" st_id="122" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1803" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo61_0_0_0, i3 %coo61_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln530"/></StgValue>
</operation>

<operation id="1794" st_id="122" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %34

]]></Node>
<StgValue><ssdm name="br_ln516"/></StgValue>
</operation>
</state>

<state id="123" st_id="123">

<operation id="1795" st_id="123" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1806" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0" op_71_bw="0">
<![CDATA[
.preheader497.preheader.0:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln546"/></StgValue>
</operation>

<operation id="1796" st_id="123" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="0">
<![CDATA[
.preheader497.preheader.0:1  br label %38

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="124" st_id="124">

<operation id="1797" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1809" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %cio65_0_0_0 = phi i3 [ 0, %.preheader497.preheader.0 ], [ %add_ln547, %39 ]

]]></Node>
<StgValue><ssdm name="cio65_0_0_0"/></StgValue>
</operation>

<operation id="1798" st_id="124" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1810" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln547 = icmp eq i3 %cio65_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln547"/></StgValue>
</operation>

<operation id="1799" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1811" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_526 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_526"/></StgValue>
</operation>

<operation id="1800" st_id="124" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1812" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln547 = add i3 %cio65_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln547"/></StgValue>
</operation>

<operation id="1801" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1813" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln547, label %37, label %.preheader496.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>

<operation id="1802" st_id="124" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1815" bw="0" op_0_bw="0">
<![CDATA[
.preheader496.0.0.preheader:0  br label %.preheader496.0.0

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="1803" st_id="124" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln547" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln565"/></StgValue>
</operation>
</state>

<state id="125" st_id="125">

<operation id="1804" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1817" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader496.0.0:0  %cii66_0_0_0 = phi i3 [ %add_ln548, %40 ], [ 0, %.preheader496.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="cii66_0_0_0"/></StgValue>
</operation>

<operation id="1805" st_id="125" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1818" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader496.0.0:1  %icmp_ln548 = icmp eq i3 %cii66_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln548"/></StgValue>
</operation>

<operation id="1806" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1819" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader496.0.0:2  %empty_527 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_527"/></StgValue>
</operation>

<operation id="1807" st_id="125" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1820" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader496.0.0:3  %add_ln548 = add i3 %cii66_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln548"/></StgValue>
</operation>

<operation id="1808" st_id="125" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader496.0.0:4  br i1 %icmp_ln548, label %39, label %40

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>

<operation id="1809" st_id="125" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii66_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln549"/></StgValue>
</operation>

<operation id="1810" st_id="125" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln548" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio65_0_0_0, i3 %cio65_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>
</state>

<state id="126" st_id="126">

<operation id="1811" st_id="126" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1823" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %cii66_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln549"/></StgValue>
</operation>

<operation id="1812" st_id="126" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1824" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader496.0.0

]]></Node>
<StgValue><ssdm name="br_ln548"/></StgValue>
</operation>
</state>

<state id="127" st_id="127">

<operation id="1813" st_id="127" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %cio65_0_0_0, i3 %cio65_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln561"/></StgValue>
</operation>

<operation id="1814" st_id="127" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1827" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %38

]]></Node>
<StgValue><ssdm name="br_ln547"/></StgValue>
</operation>
</state>

<state id="128" st_id="128">

<operation id="1815" st_id="128" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1829" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="64" op_68_bw="64" op_69_bw="0" op_70_bw="0" op_71_bw="0" op_72_bw="0">
<![CDATA[
:0  call fastcc void @fill_fm_buf(i3 0, i3 0)

]]></Node>
<StgValue><ssdm name="call_ln565"/></StgValue>
</operation>

<operation id="1816" st_id="128" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1830" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>
</state>

<state id="129" st_id="129">

<operation id="1817" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1832" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
:0  %coo67_0_0_0 = phi i3 [ 0, %37 ], [ %add_ln566, %42 ]

]]></Node>
<StgValue><ssdm name="coo67_0_0_0"/></StgValue>
</operation>

<operation id="1818" st_id="129" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1833" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %icmp_ln566 = icmp eq i3 %coo67_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln566"/></StgValue>
</operation>

<operation id="1819" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1834" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_528 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_528"/></StgValue>
</operation>

<operation id="1820" st_id="129" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1835" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %add_ln566 = add i3 %coo67_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln566"/></StgValue>
</operation>

<operation id="1821" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1836" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln566, label %.preheader494.preheader, label %.preheader495.0.0.preheader

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>

<operation id="1822" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="0" op_0_bw="0">
<![CDATA[
.preheader495.0.0.preheader:0  br label %.preheader495.0.0

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1823" st_id="129" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln566" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="0" op_0_bw="0">
<![CDATA[
.preheader494.preheader:0  br label %.preheader494

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>
</state>

<state id="130" st_id="130">

<operation id="1824" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1840" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader495.0.0:0  %coi68_0_0_0 = phi i3 [ %add_ln567, %43 ], [ 0, %.preheader495.0.0.preheader ]

]]></Node>
<StgValue><ssdm name="coi68_0_0_0"/></StgValue>
</operation>

<operation id="1825" st_id="130" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1841" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader495.0.0:1  %icmp_ln567 = icmp eq i3 %coi68_0_0_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln567"/></StgValue>
</operation>

<operation id="1826" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1842" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader495.0.0:2  %empty_529 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)

]]></Node>
<StgValue><ssdm name="empty_529"/></StgValue>
</operation>

<operation id="1827" st_id="130" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1843" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader495.0.0:3  %add_ln567 = add i3 %coi68_0_0_0, 1

]]></Node>
<StgValue><ssdm name="add_ln567"/></StgValue>
</operation>

<operation id="1828" st_id="130" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1844" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader495.0.0:4  br i1 %icmp_ln567, label %42, label %43

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>

<operation id="1829" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi68_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln568"/></StgValue>
</operation>

<operation id="1830" st_id="130" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln567" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo67_0_0_0, i3 %coo67_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln580"/></StgValue>
</operation>
</state>

<state id="131" st_id="131">

<operation id="1831" st_id="131" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="3" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
:0  call fastcc void @"pgconv64<64u>"([100 x i64]* @input_buf_V_1, i3 %coi68_0_0_0, [100 x i12]* @out_buf0_V_0, [100 x i12]* @out_buf0_V_1, [100 x i12]* @out_buf0_V_2, [100 x i12]* @out_buf0_V_3, [100 x i12]* @out_buf0_V_4, [100 x i12]* @out_buf0_V_5, [100 x i12]* @out_buf0_V_6, [100 x i12]* @out_buf0_V_7, [100 x i12]* @out_buf0_V_8, [100 x i12]* @out_buf0_V_9, [100 x i12]* @out_buf0_V_10, [100 x i12]* @out_buf0_V_11, [100 x i12]* @out_buf0_V_12, [100 x i12]* @out_buf0_V_13, [100 x i12]* @out_buf0_V_14, [100 x i12]* @out_buf0_V_15)

]]></Node>
<StgValue><ssdm name="call_ln568"/></StgValue>
</operation>

<operation id="1832" st_id="131" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader495.0.0

]]></Node>
<StgValue><ssdm name="br_ln567"/></StgValue>
</operation>
</state>

<state id="132" st_id="132">

<operation id="1833" st_id="132" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="3" op_3_bw="12" op_4_bw="12" op_5_bw="12" op_6_bw="12" op_7_bw="12" op_8_bw="12" op_9_bw="12" op_10_bw="12" op_11_bw="12" op_12_bw="12" op_13_bw="12" op_14_bw="12" op_15_bw="12" op_16_bw="12" op_17_bw="12" op_18_bw="12" op_19_bw="12" op_20_bw="12" op_21_bw="12" op_22_bw="12" op_23_bw="12" op_24_bw="12" op_25_bw="12" op_26_bw="12" op_27_bw="12" op_28_bw="12" op_29_bw="12" op_30_bw="12" op_31_bw="12" op_32_bw="12" op_33_bw="12" op_34_bw="12" op_35_bw="12" op_36_bw="12" op_37_bw="12" op_38_bw="12" op_39_bw="12" op_40_bw="12" op_41_bw="12" op_42_bw="12" op_43_bw="12" op_44_bw="12" op_45_bw="12" op_46_bw="12" op_47_bw="12" op_48_bw="12" op_49_bw="12" op_50_bw="12" op_51_bw="12" op_52_bw="12" op_53_bw="12" op_54_bw="12" op_55_bw="12" op_56_bw="12" op_57_bw="12" op_58_bw="12" op_59_bw="12" op_60_bw="12" op_61_bw="12" op_62_bw="12" op_63_bw="12" op_64_bw="12" op_65_bw="12" op_66_bw="12" op_67_bw="12" op_68_bw="12" op_69_bw="12" op_70_bw="12" op_71_bw="12" op_72_bw="12" op_73_bw="12" op_74_bw="12" op_75_bw="12" op_76_bw="12" op_77_bw="12" op_78_bw="12" op_79_bw="12" op_80_bw="12" op_81_bw="12" op_82_bw="12" op_83_bw="0" op_84_bw="0" op_85_bw="0" op_86_bw="0" op_87_bw="0">
<![CDATA[
:0  call fastcc void @"fill_fm_buf_bn<64u>"(i3 %coo67_0_0_0, i3 %coo67_0_0_0)

]]></Node>
<StgValue><ssdm name="call_ln580"/></StgValue>
</operation>

<operation id="1834" st_id="132" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1850" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %41

]]></Node>
<StgValue><ssdm name="br_ln566"/></StgValue>
</operation>
</state>

<state id="133" st_id="133">

<operation id="1835" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1854" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader494:0  %indvar_flatten96 = phi i7 [ %add_ln589, %hls_label_6 ], [ 0, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten96"/></StgValue>
</operation>

<operation id="1836" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1855" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader494:1  %i_0 = phi i4 [ %select_ln595_1, %hls_label_6 ], [ 1, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="1837" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1856" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:2  %linear_buf_63_V_1128 = phi i12 [ %linear_buf_63_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_63_V_1128"/></StgValue>
</operation>

<operation id="1838" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1857" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:3  %linear_buf_62_V_1127 = phi i12 [ %linear_buf_62_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_62_V_1127"/></StgValue>
</operation>

<operation id="1839" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1858" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:4  %linear_buf_61_V_1126 = phi i12 [ %linear_buf_61_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_61_V_1126"/></StgValue>
</operation>

<operation id="1840" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1859" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:5  %linear_buf_60_V_1125 = phi i12 [ %linear_buf_60_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_60_V_1125"/></StgValue>
</operation>

<operation id="1841" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1860" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:6  %linear_buf_59_V_1124 = phi i12 [ %linear_buf_59_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_59_V_1124"/></StgValue>
</operation>

<operation id="1842" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1861" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:7  %linear_buf_58_V_1123 = phi i12 [ %linear_buf_58_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_58_V_1123"/></StgValue>
</operation>

<operation id="1843" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1862" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:8  %linear_buf_57_V_1122 = phi i12 [ %linear_buf_57_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_57_V_1122"/></StgValue>
</operation>

<operation id="1844" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1863" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:9  %linear_buf_56_V_1121 = phi i12 [ %linear_buf_56_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_56_V_1121"/></StgValue>
</operation>

<operation id="1845" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1864" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:10  %linear_buf_55_V_1120 = phi i12 [ %linear_buf_55_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_55_V_1120"/></StgValue>
</operation>

<operation id="1846" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1865" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:11  %linear_buf_54_V_1119 = phi i12 [ %linear_buf_54_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_54_V_1119"/></StgValue>
</operation>

<operation id="1847" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1866" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:12  %linear_buf_53_V_1118 = phi i12 [ %linear_buf_53_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_53_V_1118"/></StgValue>
</operation>

<operation id="1848" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1867" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:13  %linear_buf_52_V_1117 = phi i12 [ %linear_buf_52_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_52_V_1117"/></StgValue>
</operation>

<operation id="1849" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1868" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:14  %linear_buf_51_V_1116 = phi i12 [ %linear_buf_51_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_51_V_1116"/></StgValue>
</operation>

<operation id="1850" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1869" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:15  %linear_buf_50_V_1115 = phi i12 [ %linear_buf_50_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_50_V_1115"/></StgValue>
</operation>

<operation id="1851" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1870" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:16  %linear_buf_49_V_1114 = phi i12 [ %linear_buf_49_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_49_V_1114"/></StgValue>
</operation>

<operation id="1852" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1871" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:17  %linear_buf_48_V_1113 = phi i12 [ %linear_buf_48_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_48_V_1113"/></StgValue>
</operation>

<operation id="1853" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1872" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:18  %linear_buf_47_V_1112 = phi i12 [ %linear_buf_47_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_47_V_1112"/></StgValue>
</operation>

<operation id="1854" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1873" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:19  %linear_buf_46_V_1111 = phi i12 [ %linear_buf_46_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_46_V_1111"/></StgValue>
</operation>

<operation id="1855" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1874" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:20  %linear_buf_45_V_1110 = phi i12 [ %linear_buf_45_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_45_V_1110"/></StgValue>
</operation>

<operation id="1856" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1875" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:21  %linear_buf_44_V_1109 = phi i12 [ %linear_buf_44_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_44_V_1109"/></StgValue>
</operation>

<operation id="1857" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1876" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:22  %linear_buf_43_V_1108 = phi i12 [ %linear_buf_43_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_43_V_1108"/></StgValue>
</operation>

<operation id="1858" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1877" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:23  %linear_buf_42_V_1107 = phi i12 [ %linear_buf_42_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_42_V_1107"/></StgValue>
</operation>

<operation id="1859" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1878" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:24  %linear_buf_41_V_1106 = phi i12 [ %linear_buf_41_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_41_V_1106"/></StgValue>
</operation>

<operation id="1860" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1879" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:25  %linear_buf_40_V_1105 = phi i12 [ %linear_buf_40_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_40_V_1105"/></StgValue>
</operation>

<operation id="1861" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1880" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:26  %linear_buf_39_V_1104 = phi i12 [ %linear_buf_39_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_39_V_1104"/></StgValue>
</operation>

<operation id="1862" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1881" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:27  %linear_buf_38_V_1103 = phi i12 [ %linear_buf_38_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_38_V_1103"/></StgValue>
</operation>

<operation id="1863" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1882" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:28  %linear_buf_37_V_1102 = phi i12 [ %linear_buf_37_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_37_V_1102"/></StgValue>
</operation>

<operation id="1864" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1883" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:29  %linear_buf_36_V_1101 = phi i12 [ %linear_buf_36_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_36_V_1101"/></StgValue>
</operation>

<operation id="1865" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1884" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:30  %linear_buf_35_V_1100 = phi i12 [ %linear_buf_35_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_35_V_1100"/></StgValue>
</operation>

<operation id="1866" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1885" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:31  %linear_buf_34_V_199 = phi i12 [ %linear_buf_34_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_34_V_199"/></StgValue>
</operation>

<operation id="1867" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1886" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:32  %linear_buf_33_V_198 = phi i12 [ %linear_buf_33_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_33_V_198"/></StgValue>
</operation>

<operation id="1868" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1887" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:33  %linear_buf_32_V_197 = phi i12 [ %linear_buf_32_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_32_V_197"/></StgValue>
</operation>

<operation id="1869" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1888" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:34  %linear_buf_31_V_196 = phi i12 [ %linear_buf_31_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_31_V_196"/></StgValue>
</operation>

<operation id="1870" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1889" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:35  %linear_buf_30_V_195 = phi i12 [ %linear_buf_30_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_30_V_195"/></StgValue>
</operation>

<operation id="1871" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1890" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:36  %linear_buf_29_V_194 = phi i12 [ %linear_buf_29_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_29_V_194"/></StgValue>
</operation>

<operation id="1872" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1891" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:37  %linear_buf_28_V_193 = phi i12 [ %linear_buf_28_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_28_V_193"/></StgValue>
</operation>

<operation id="1873" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1892" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:38  %linear_buf_27_V_192 = phi i12 [ %linear_buf_27_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_27_V_192"/></StgValue>
</operation>

<operation id="1874" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1893" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:39  %linear_buf_26_V_191 = phi i12 [ %linear_buf_26_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_26_V_191"/></StgValue>
</operation>

<operation id="1875" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1894" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:40  %linear_buf_25_V_190 = phi i12 [ %linear_buf_25_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_25_V_190"/></StgValue>
</operation>

<operation id="1876" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1895" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:41  %linear_buf_24_V_189 = phi i12 [ %linear_buf_24_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_24_V_189"/></StgValue>
</operation>

<operation id="1877" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1896" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:42  %linear_buf_23_V_188 = phi i12 [ %linear_buf_23_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_23_V_188"/></StgValue>
</operation>

<operation id="1878" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1897" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:43  %linear_buf_22_V_187 = phi i12 [ %linear_buf_22_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_22_V_187"/></StgValue>
</operation>

<operation id="1879" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1898" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:44  %linear_buf_21_V_186 = phi i12 [ %linear_buf_21_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_21_V_186"/></StgValue>
</operation>

<operation id="1880" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1899" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:45  %linear_buf_20_V_185 = phi i12 [ %linear_buf_20_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_20_V_185"/></StgValue>
</operation>

<operation id="1881" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1900" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:46  %linear_buf_19_V_184 = phi i12 [ %linear_buf_19_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_19_V_184"/></StgValue>
</operation>

<operation id="1882" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1901" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:47  %linear_buf_18_V_183 = phi i12 [ %linear_buf_18_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_18_V_183"/></StgValue>
</operation>

<operation id="1883" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1902" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:48  %linear_buf_17_V_182 = phi i12 [ %linear_buf_17_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_17_V_182"/></StgValue>
</operation>

<operation id="1884" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1903" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:49  %linear_buf_16_V_181 = phi i12 [ %linear_buf_16_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_16_V_181"/></StgValue>
</operation>

<operation id="1885" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1904" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:50  %linear_buf_15_V_180 = phi i12 [ %linear_buf_15_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_15_V_180"/></StgValue>
</operation>

<operation id="1886" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1905" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:51  %linear_buf_14_V_179 = phi i12 [ %linear_buf_14_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_14_V_179"/></StgValue>
</operation>

<operation id="1887" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1906" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:52  %linear_buf_13_V_178 = phi i12 [ %linear_buf_13_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_13_V_178"/></StgValue>
</operation>

<operation id="1888" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1907" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:53  %linear_buf_12_V_177 = phi i12 [ %linear_buf_12_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_12_V_177"/></StgValue>
</operation>

<operation id="1889" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1908" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:54  %linear_buf_11_V_176 = phi i12 [ %linear_buf_11_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_11_V_176"/></StgValue>
</operation>

<operation id="1890" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1909" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:55  %linear_buf_10_V_175 = phi i12 [ %linear_buf_10_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_10_V_175"/></StgValue>
</operation>

<operation id="1891" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1910" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:56  %linear_buf_9_V_174 = phi i12 [ %linear_buf_9_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_9_V_174"/></StgValue>
</operation>

<operation id="1892" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1911" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:57  %linear_buf_8_V_173 = phi i12 [ %linear_buf_8_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_8_V_173"/></StgValue>
</operation>

<operation id="1893" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1912" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:58  %linear_buf_7_V_172 = phi i12 [ %linear_buf_7_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_7_V_172"/></StgValue>
</operation>

<operation id="1894" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1913" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:59  %linear_buf_6_V_171 = phi i12 [ %linear_buf_6_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_6_V_171"/></StgValue>
</operation>

<operation id="1895" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1914" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:60  %linear_buf_5_V_170 = phi i12 [ %linear_buf_5_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_5_V_170"/></StgValue>
</operation>

<operation id="1896" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1915" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:61  %linear_buf_4_V_169 = phi i12 [ %linear_buf_4_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_4_V_169"/></StgValue>
</operation>

<operation id="1897" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1916" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:62  %linear_buf_3_V_168 = phi i12 [ %linear_buf_3_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_3_V_168"/></StgValue>
</operation>

<operation id="1898" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1917" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:63  %linear_buf_2_V_167 = phi i12 [ %linear_buf_2_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_2_V_167"/></StgValue>
</operation>

<operation id="1899" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1918" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:64  %linear_buf_1_V_166 = phi i12 [ %linear_buf_1_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_1_V_166"/></StgValue>
</operation>

<operation id="1900" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1919" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
.preheader494:65  %linear_buf_0_V_165 = phi i12 [ %linear_buf_0_V, %hls_label_6 ], [ undef, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="linear_buf_0_V_165"/></StgValue>
</operation>

<operation id="1901" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1920" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
.preheader494:66  %j_0 = phi i4 [ %j, %hls_label_6 ], [ 1, %.preheader494.preheader ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="1902" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1921" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader494:67  %icmp_ln589 = icmp eq i7 %indvar_flatten96, -64

]]></Node>
<StgValue><ssdm name="icmp_ln589"/></StgValue>
</operation>

<operation id="1903" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1922" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader494:68  %add_ln589 = add i7 %indvar_flatten96, 1

]]></Node>
<StgValue><ssdm name="add_ln589"/></StgValue>
</operation>

<operation id="1904" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader494:69  br i1 %icmp_ln589, label %"_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv", label %hls_label_6

]]></Node>
<StgValue><ssdm name="br_ln589"/></StgValue>
</operation>

<operation id="1905" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1925" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_6:0  %i = add i4 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="1906" st_id="133" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1927" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_6:2  %icmp_ln590 = icmp eq i4 %j_0, -7

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="1907" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_6:3  %select_ln595 = select i1 %icmp_ln590, i4 1, i4 %j_0

]]></Node>
<StgValue><ssdm name="select_ln595"/></StgValue>
</operation>

<operation id="1908" st_id="133" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
hls_label_6:4  %select_ln595_1 = select i1 %icmp_ln590, i4 %i, i4 %i_0

]]></Node>
<StgValue><ssdm name="select_ln595_1"/></StgValue>
</operation>

<operation id="1909" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
hls_label_6:5  %tmp_303 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %select_ln595_1, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_303"/></StgValue>
</operation>

<operation id="1910" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="8" op_0_bw="7">
<![CDATA[
hls_label_6:6  %zext_ln1265 = zext i7 %tmp_303 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265"/></StgValue>
</operation>

<operation id="1911" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1932" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
hls_label_6:7  %tmp_304 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %select_ln595_1, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_304"/></StgValue>
</operation>

<operation id="1912" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="8" op_0_bw="5">
<![CDATA[
hls_label_6:8  %zext_ln1265_23 = zext i5 %tmp_304 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_23"/></StgValue>
</operation>

<operation id="1913" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1934" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:9  %add_ln1265 = add i8 %zext_ln1265_23, %zext_ln1265

]]></Node>
<StgValue><ssdm name="add_ln1265"/></StgValue>
</operation>

<operation id="1914" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="8" op_0_bw="4">
<![CDATA[
hls_label_6:12  %zext_ln1265_24 = zext i4 %select_ln595 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1265_24"/></StgValue>
</operation>

<operation id="1915" st_id="133" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
hls_label_6:13  %add_ln1265_13 = add i8 %add_ln1265, %zext_ln1265_24

]]></Node>
<StgValue><ssdm name="add_ln1265_13"/></StgValue>
</operation>

<operation id="1916" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1939" bw="64" op_0_bw="8">
<![CDATA[
hls_label_6:14  %zext_ln1265_25 = zext i8 %add_ln1265_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln1265_25"/></StgValue>
</operation>

<operation id="1917" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:15  %fm_buf_V_0_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_0, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_addr_1"/></StgValue>
</operation>

<operation id="1918" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1941" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:16  %fm_buf_V_1_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_1, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_addr_1"/></StgValue>
</operation>

<operation id="1919" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:17  %fm_buf_V_10_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_10, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_addr_1"/></StgValue>
</operation>

<operation id="1920" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:18  %fm_buf_V_11_addr = getelementptr [1600 x i12]* @fm_buf_V_11, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_addr"/></StgValue>
</operation>

<operation id="1921" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:19  %fm_buf_V_12_addr = getelementptr [1600 x i12]* @fm_buf_V_12, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_addr"/></StgValue>
</operation>

<operation id="1922" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:20  %fm_buf_V_13_addr = getelementptr [1600 x i12]* @fm_buf_V_13, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_addr"/></StgValue>
</operation>

<operation id="1923" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1946" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:21  %fm_buf_V_14_addr = getelementptr [1600 x i12]* @fm_buf_V_14, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_addr"/></StgValue>
</operation>

<operation id="1924" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:22  %fm_buf_V_15_addr = getelementptr [1600 x i12]* @fm_buf_V_15, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_addr"/></StgValue>
</operation>

<operation id="1925" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1948" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:23  %fm_buf_V_16_addr = getelementptr [1600 x i12]* @fm_buf_V_16, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_addr"/></StgValue>
</operation>

<operation id="1926" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:24  %fm_buf_V_17_addr = getelementptr [1600 x i12]* @fm_buf_V_17, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_addr"/></StgValue>
</operation>

<operation id="1927" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:25  %fm_buf_V_18_addr = getelementptr [1600 x i12]* @fm_buf_V_18, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_addr"/></StgValue>
</operation>

<operation id="1928" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:26  %fm_buf_V_19_addr = getelementptr [1600 x i12]* @fm_buf_V_19, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_addr"/></StgValue>
</operation>

<operation id="1929" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:27  %fm_buf_V_2_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_2, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_addr_1"/></StgValue>
</operation>

<operation id="1930" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1953" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:28  %fm_buf_V_20_addr = getelementptr [1600 x i12]* @fm_buf_V_20, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_addr"/></StgValue>
</operation>

<operation id="1931" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:29  %fm_buf_V_21_addr = getelementptr [1600 x i12]* @fm_buf_V_21, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_addr"/></StgValue>
</operation>

<operation id="1932" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1955" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:30  %fm_buf_V_22_addr = getelementptr [1600 x i12]* @fm_buf_V_22, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_addr"/></StgValue>
</operation>

<operation id="1933" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:31  %fm_buf_V_23_addr = getelementptr [1600 x i12]* @fm_buf_V_23, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_addr"/></StgValue>
</operation>

<operation id="1934" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:32  %fm_buf_V_24_addr = getelementptr [1600 x i12]* @fm_buf_V_24, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_addr"/></StgValue>
</operation>

<operation id="1935" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:33  %fm_buf_V_25_addr = getelementptr [1600 x i12]* @fm_buf_V_25, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_addr"/></StgValue>
</operation>

<operation id="1936" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:34  %fm_buf_V_26_addr = getelementptr [1600 x i12]* @fm_buf_V_26, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_addr"/></StgValue>
</operation>

<operation id="1937" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1960" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:35  %fm_buf_V_27_addr = getelementptr [1600 x i12]* @fm_buf_V_27, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_addr"/></StgValue>
</operation>

<operation id="1938" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:36  %fm_buf_V_28_addr = getelementptr [1600 x i12]* @fm_buf_V_28, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_addr"/></StgValue>
</operation>

<operation id="1939" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1962" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:37  %fm_buf_V_29_addr = getelementptr [1600 x i12]* @fm_buf_V_29, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_addr"/></StgValue>
</operation>

<operation id="1940" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:38  %fm_buf_V_3_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_3, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_addr_1"/></StgValue>
</operation>

<operation id="1941" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:39  %fm_buf_V_30_addr = getelementptr [1600 x i12]* @fm_buf_V_30, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_addr"/></StgValue>
</operation>

<operation id="1942" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:40  %fm_buf_V_31_addr = getelementptr [1600 x i12]* @fm_buf_V_31, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_addr"/></StgValue>
</operation>

<operation id="1943" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:41  %fm_buf_V_32_addr = getelementptr [1600 x i12]* @fm_buf_V_32, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_addr"/></StgValue>
</operation>

<operation id="1944" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1967" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:42  %fm_buf_V_33_addr = getelementptr [1600 x i12]* @fm_buf_V_33, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_33_addr"/></StgValue>
</operation>

<operation id="1945" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:43  %fm_buf_V_34_addr = getelementptr [1600 x i12]* @fm_buf_V_34, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_34_addr"/></StgValue>
</operation>

<operation id="1946" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1969" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:44  %fm_buf_V_35_addr = getelementptr [1600 x i12]* @fm_buf_V_35, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_35_addr"/></StgValue>
</operation>

<operation id="1947" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:45  %fm_buf_V_36_addr = getelementptr [1600 x i12]* @fm_buf_V_36, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_36_addr"/></StgValue>
</operation>

<operation id="1948" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:46  %fm_buf_V_37_addr = getelementptr [1600 x i12]* @fm_buf_V_37, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_37_addr"/></StgValue>
</operation>

<operation id="1949" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:47  %fm_buf_V_38_addr = getelementptr [1600 x i12]* @fm_buf_V_38, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_38_addr"/></StgValue>
</operation>

<operation id="1950" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:48  %fm_buf_V_39_addr = getelementptr [1600 x i12]* @fm_buf_V_39, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_39_addr"/></StgValue>
</operation>

<operation id="1951" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1974" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:49  %fm_buf_V_4_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_4, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_addr_1"/></StgValue>
</operation>

<operation id="1952" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:50  %fm_buf_V_40_addr = getelementptr [1600 x i12]* @fm_buf_V_40, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_40_addr"/></StgValue>
</operation>

<operation id="1953" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1976" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:51  %fm_buf_V_41_addr = getelementptr [1600 x i12]* @fm_buf_V_41, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_41_addr"/></StgValue>
</operation>

<operation id="1954" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:52  %fm_buf_V_42_addr = getelementptr [1600 x i12]* @fm_buf_V_42, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_42_addr"/></StgValue>
</operation>

<operation id="1955" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:53  %fm_buf_V_43_addr = getelementptr [1600 x i12]* @fm_buf_V_43, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_43_addr"/></StgValue>
</operation>

<operation id="1956" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:54  %fm_buf_V_44_addr = getelementptr [1600 x i12]* @fm_buf_V_44, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_44_addr"/></StgValue>
</operation>

<operation id="1957" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:55  %fm_buf_V_45_addr = getelementptr [1600 x i12]* @fm_buf_V_45, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_45_addr"/></StgValue>
</operation>

<operation id="1958" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1981" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:56  %fm_buf_V_46_addr = getelementptr [1600 x i12]* @fm_buf_V_46, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_46_addr"/></StgValue>
</operation>

<operation id="1959" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:57  %fm_buf_V_47_addr = getelementptr [1600 x i12]* @fm_buf_V_47, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_47_addr"/></StgValue>
</operation>

<operation id="1960" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1983" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:58  %fm_buf_V_48_addr = getelementptr [1600 x i12]* @fm_buf_V_48, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_addr"/></StgValue>
</operation>

<operation id="1961" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:59  %fm_buf_V_49_addr = getelementptr [1600 x i12]* @fm_buf_V_49, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_49_addr"/></StgValue>
</operation>

<operation id="1962" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:60  %fm_buf_V_5_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_5, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_addr_1"/></StgValue>
</operation>

<operation id="1963" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:61  %fm_buf_V_50_addr = getelementptr [1600 x i12]* @fm_buf_V_50, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_50_addr"/></StgValue>
</operation>

<operation id="1964" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:62  %fm_buf_V_51_addr = getelementptr [1600 x i12]* @fm_buf_V_51, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_51_addr"/></StgValue>
</operation>

<operation id="1965" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1988" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:63  %fm_buf_V_52_addr = getelementptr [1600 x i12]* @fm_buf_V_52, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_52_addr"/></StgValue>
</operation>

<operation id="1966" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:64  %fm_buf_V_53_addr = getelementptr [1600 x i12]* @fm_buf_V_53, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_53_addr"/></StgValue>
</operation>

<operation id="1967" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1990" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:65  %fm_buf_V_54_addr = getelementptr [1600 x i12]* @fm_buf_V_54, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_54_addr"/></StgValue>
</operation>

<operation id="1968" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:66  %fm_buf_V_55_addr = getelementptr [1600 x i12]* @fm_buf_V_55, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_55_addr"/></StgValue>
</operation>

<operation id="1969" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:67  %fm_buf_V_56_addr = getelementptr [1600 x i12]* @fm_buf_V_56, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_56_addr"/></StgValue>
</operation>

<operation id="1970" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:68  %fm_buf_V_57_addr = getelementptr [1600 x i12]* @fm_buf_V_57, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_57_addr"/></StgValue>
</operation>

<operation id="1971" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:69  %fm_buf_V_58_addr = getelementptr [1600 x i12]* @fm_buf_V_58, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_58_addr"/></StgValue>
</operation>

<operation id="1972" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1995" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:70  %fm_buf_V_59_addr = getelementptr [1600 x i12]* @fm_buf_V_59, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_59_addr"/></StgValue>
</operation>

<operation id="1973" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:71  %fm_buf_V_6_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_6, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_addr_1"/></StgValue>
</operation>

<operation id="1974" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1997" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:72  %fm_buf_V_60_addr = getelementptr [1600 x i12]* @fm_buf_V_60, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_60_addr"/></StgValue>
</operation>

<operation id="1975" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:73  %fm_buf_V_61_addr = getelementptr [1600 x i12]* @fm_buf_V_61, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_61_addr"/></StgValue>
</operation>

<operation id="1976" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:74  %fm_buf_V_62_addr = getelementptr [1600 x i12]* @fm_buf_V_62, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_62_addr"/></StgValue>
</operation>

<operation id="1977" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:75  %fm_buf_V_63_addr = getelementptr [1600 x i12]* @fm_buf_V_63, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_63_addr"/></StgValue>
</operation>

<operation id="1978" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:76  %fm_buf_V_7_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_7, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_addr_1"/></StgValue>
</operation>

<operation id="1979" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2002" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:77  %fm_buf_V_8_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_8, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_addr_1"/></StgValue>
</operation>

<operation id="1980" st_id="133" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="11" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_6:78  %fm_buf_V_9_addr_1 = getelementptr [1600 x i12]* @fm_buf_V_9, i64 0, i64 %zext_ln1265_25

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_addr_1"/></StgValue>
</operation>

<operation id="1981" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:80  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="1982" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:95  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="1983" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:110  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="1984" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:125  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="1985" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:140  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="1986" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:155  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="1987" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:170  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="1988" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:185  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="1989" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:200  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="1990" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:215  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="1991" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:230  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="1992" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:245  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="1993" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:260  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="1994" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:275  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="1995" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:290  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="1996" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:305  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="1997" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:320  %fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_load"/></StgValue>
</operation>

<operation id="1998" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:335  %fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_load"/></StgValue>
</operation>

<operation id="1999" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:350  %fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_load"/></StgValue>
</operation>

<operation id="2000" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:365  %fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_load"/></StgValue>
</operation>

<operation id="2001" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:380  %fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_load"/></StgValue>
</operation>

<operation id="2002" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:395  %fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_load"/></StgValue>
</operation>

<operation id="2003" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:410  %fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_load"/></StgValue>
</operation>

<operation id="2004" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:425  %fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_load"/></StgValue>
</operation>

<operation id="2005" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:440  %fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_load"/></StgValue>
</operation>

<operation id="2006" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:455  %fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_load"/></StgValue>
</operation>

<operation id="2007" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:470  %fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_load"/></StgValue>
</operation>

<operation id="2008" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:485  %fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_load"/></StgValue>
</operation>

<operation id="2009" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:500  %fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_load"/></StgValue>
</operation>

<operation id="2010" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:515  %fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_load"/></StgValue>
</operation>

<operation id="2011" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:530  %fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_load"/></StgValue>
</operation>

<operation id="2012" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:545  %fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_load"/></StgValue>
</operation>

<operation id="2013" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:560  %fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_load"/></StgValue>
</operation>

<operation id="2014" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:575  %fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_33_load"/></StgValue>
</operation>

<operation id="2015" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:590  %fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_34_load"/></StgValue>
</operation>

<operation id="2016" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:605  %fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_35_load"/></StgValue>
</operation>

<operation id="2017" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:620  %fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_36_load"/></StgValue>
</operation>

<operation id="2018" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:635  %fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_37_load"/></StgValue>
</operation>

<operation id="2019" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:650  %fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_38_load"/></StgValue>
</operation>

<operation id="2020" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:665  %fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_39_load"/></StgValue>
</operation>

<operation id="2021" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:680  %fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_40_load"/></StgValue>
</operation>

<operation id="2022" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:695  %fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_41_load"/></StgValue>
</operation>

<operation id="2023" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:710  %fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_42_load"/></StgValue>
</operation>

<operation id="2024" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:725  %fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_43_load"/></StgValue>
</operation>

<operation id="2025" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:740  %fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_44_load"/></StgValue>
</operation>

<operation id="2026" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:755  %fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_45_load"/></StgValue>
</operation>

<operation id="2027" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:770  %fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_46_load"/></StgValue>
</operation>

<operation id="2028" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:785  %fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_47_load"/></StgValue>
</operation>

<operation id="2029" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:800  %fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_load"/></StgValue>
</operation>

<operation id="2030" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:815  %fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_49_load"/></StgValue>
</operation>

<operation id="2031" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:830  %fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_50_load"/></StgValue>
</operation>

<operation id="2032" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:845  %fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_51_load"/></StgValue>
</operation>

<operation id="2033" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:860  %fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_52_load"/></StgValue>
</operation>

<operation id="2034" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:875  %fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_53_load"/></StgValue>
</operation>

<operation id="2035" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:890  %fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_54_load"/></StgValue>
</operation>

<operation id="2036" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:905  %fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_55_load"/></StgValue>
</operation>

<operation id="2037" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:920  %fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_56_load"/></StgValue>
</operation>

<operation id="2038" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:935  %fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_57_load"/></StgValue>
</operation>

<operation id="2039" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:950  %fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_58_load"/></StgValue>
</operation>

<operation id="2040" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:965  %fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_59_load"/></StgValue>
</operation>

<operation id="2041" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:980  %fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_60_load"/></StgValue>
</operation>

<operation id="2042" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:995  %fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_61_load"/></StgValue>
</operation>

<operation id="2043" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:1010  %fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_62_load"/></StgValue>
</operation>

<operation id="2044" st_id="133" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:1025  %fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_63_load"/></StgValue>
</operation>

<operation id="2045" st_id="133" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
hls_label_6:1040  %j = add i4 %select_ln595, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>
</state>

<state id="134" st_id="134">

<operation id="2046" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
hls_label_6:1  %empty_530 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></Node>
<StgValue><ssdm name="empty_530"/></StgValue>
</operation>

<operation id="2047" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_6:10  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str263)

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="2048" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_6:11  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str251) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln591"/></StgValue>
</operation>

<operation id="2049" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2004" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:79  %sext_ln703 = sext i12 %linear_buf_0_V_165 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="2050" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:80  %fm_buf_V_0_load = load i12* %fm_buf_V_0_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_0_load"/></StgValue>
</operation>

<operation id="2051" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:81  %sext_ln703_157 = sext i12 %fm_buf_V_0_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_157"/></StgValue>
</operation>

<operation id="2052" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:82  %add_ln1192_151 = add nsw i13 %sext_ln703, %sext_ln703_157

]]></Node>
<StgValue><ssdm name="add_ln1192_151"/></StgValue>
</operation>

<operation id="2053" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:83  %tmp_919 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_151, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="2054" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2009" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:84  %add_ln703 = add i12 %linear_buf_0_V_165, %fm_buf_V_0_load

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="2055" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:85  %tmp_920 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="2056" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2011" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:86  %xor_ln786_68 = xor i1 %tmp_920, true

]]></Node>
<StgValue><ssdm name="xor_ln786_68"/></StgValue>
</operation>

<operation id="2057" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:87  %and_ln786_160 = and i1 %tmp_919, %xor_ln786_68

]]></Node>
<StgValue><ssdm name="and_ln786_160"/></StgValue>
</operation>

<operation id="2058" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:88  %xor_ln340 = xor i1 %tmp_919, %tmp_920

]]></Node>
<StgValue><ssdm name="xor_ln340"/></StgValue>
</operation>

<operation id="2059" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:89  %xor_ln340_66 = xor i1 %tmp_919, true

]]></Node>
<StgValue><ssdm name="xor_ln340_66"/></StgValue>
</operation>

<operation id="2060" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:90  %or_ln340_296 = or i1 %tmp_920, %xor_ln340_66

]]></Node>
<StgValue><ssdm name="or_ln340_296"/></StgValue>
</operation>

<operation id="2061" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2016" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:91  %select_ln340_66 = select i1 %xor_ln340, i12 2047, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln340_66"/></StgValue>
</operation>

<operation id="2062" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:92  %select_ln388_68 = select i1 %and_ln786_160, i12 -2048, i12 %add_ln703

]]></Node>
<StgValue><ssdm name="select_ln388_68"/></StgValue>
</operation>

<operation id="2063" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2018" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:93  %linear_buf_0_V = select i1 %or_ln340_296, i12 %select_ln340_66, i12 %select_ln388_68

]]></Node>
<StgValue><ssdm name="linear_buf_0_V"/></StgValue>
</operation>

<operation id="2064" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:94  %sext_ln703_158 = sext i12 %linear_buf_1_V_166 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_158"/></StgValue>
</operation>

<operation id="2065" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:95  %fm_buf_V_1_load = load i12* %fm_buf_V_1_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_1_load"/></StgValue>
</operation>

<operation id="2066" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:96  %sext_ln703_159 = sext i12 %fm_buf_V_1_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_159"/></StgValue>
</operation>

<operation id="2067" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:97  %add_ln1192_153 = add nsw i13 %sext_ln703_158, %sext_ln703_159

]]></Node>
<StgValue><ssdm name="add_ln1192_153"/></StgValue>
</operation>

<operation id="2068" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2023" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:98  %tmp_921 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_153, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="2069" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:99  %add_ln703_91 = add i12 %linear_buf_1_V_166, %fm_buf_V_1_load

]]></Node>
<StgValue><ssdm name="add_ln703_91"/></StgValue>
</operation>

<operation id="2070" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2025" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:100  %tmp_922 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_91, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="2071" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:101  %xor_ln786_70 = xor i1 %tmp_922, true

]]></Node>
<StgValue><ssdm name="xor_ln786_70"/></StgValue>
</operation>

<operation id="2072" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:102  %and_ln786_163 = and i1 %tmp_921, %xor_ln786_70

]]></Node>
<StgValue><ssdm name="and_ln786_163"/></StgValue>
</operation>

<operation id="2073" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:103  %xor_ln340_98 = xor i1 %tmp_921, %tmp_922

]]></Node>
<StgValue><ssdm name="xor_ln340_98"/></StgValue>
</operation>

<operation id="2074" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:104  %xor_ln340_68 = xor i1 %tmp_921, true

]]></Node>
<StgValue><ssdm name="xor_ln340_68"/></StgValue>
</operation>

<operation id="2075" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2030" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:105  %or_ln340_297 = or i1 %tmp_922, %xor_ln340_68

]]></Node>
<StgValue><ssdm name="or_ln340_297"/></StgValue>
</operation>

<operation id="2076" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:106  %select_ln340_69 = select i1 %xor_ln340_98, i12 2047, i12 %add_ln703_91

]]></Node>
<StgValue><ssdm name="select_ln340_69"/></StgValue>
</operation>

<operation id="2077" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2032" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:107  %select_ln388_70 = select i1 %and_ln786_163, i12 -2048, i12 %add_ln703_91

]]></Node>
<StgValue><ssdm name="select_ln388_70"/></StgValue>
</operation>

<operation id="2078" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:108  %linear_buf_1_V = select i1 %or_ln340_297, i12 %select_ln340_69, i12 %select_ln388_70

]]></Node>
<StgValue><ssdm name="linear_buf_1_V"/></StgValue>
</operation>

<operation id="2079" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:109  %sext_ln703_160 = sext i12 %linear_buf_2_V_167 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_160"/></StgValue>
</operation>

<operation id="2080" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:110  %fm_buf_V_2_load = load i12* %fm_buf_V_2_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_2_load"/></StgValue>
</operation>

<operation id="2081" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:111  %sext_ln703_161 = sext i12 %fm_buf_V_2_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_161"/></StgValue>
</operation>

<operation id="2082" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2037" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:112  %add_ln1192_155 = add nsw i13 %sext_ln703_160, %sext_ln703_161

]]></Node>
<StgValue><ssdm name="add_ln1192_155"/></StgValue>
</operation>

<operation id="2083" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:113  %tmp_923 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_155, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="2084" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2039" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:114  %add_ln703_92 = add i12 %linear_buf_2_V_167, %fm_buf_V_2_load

]]></Node>
<StgValue><ssdm name="add_ln703_92"/></StgValue>
</operation>

<operation id="2085" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:115  %tmp_924 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_92, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="2086" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:116  %xor_ln786_72 = xor i1 %tmp_924, true

]]></Node>
<StgValue><ssdm name="xor_ln786_72"/></StgValue>
</operation>

<operation id="2087" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:117  %and_ln786_165 = and i1 %tmp_923, %xor_ln786_72

]]></Node>
<StgValue><ssdm name="and_ln786_165"/></StgValue>
</operation>

<operation id="2088" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:118  %xor_ln340_100 = xor i1 %tmp_923, %tmp_924

]]></Node>
<StgValue><ssdm name="xor_ln340_100"/></StgValue>
</operation>

<operation id="2089" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2044" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:119  %xor_ln340_70 = xor i1 %tmp_923, true

]]></Node>
<StgValue><ssdm name="xor_ln340_70"/></StgValue>
</operation>

<operation id="2090" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:120  %or_ln340_298 = or i1 %tmp_924, %xor_ln340_70

]]></Node>
<StgValue><ssdm name="or_ln340_298"/></StgValue>
</operation>

<operation id="2091" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2046" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:121  %select_ln340_71 = select i1 %xor_ln340_100, i12 2047, i12 %add_ln703_92

]]></Node>
<StgValue><ssdm name="select_ln340_71"/></StgValue>
</operation>

<operation id="2092" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:122  %select_ln388_71 = select i1 %and_ln786_165, i12 -2048, i12 %add_ln703_92

]]></Node>
<StgValue><ssdm name="select_ln388_71"/></StgValue>
</operation>

<operation id="2093" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:123  %linear_buf_2_V = select i1 %or_ln340_298, i12 %select_ln340_71, i12 %select_ln388_71

]]></Node>
<StgValue><ssdm name="linear_buf_2_V"/></StgValue>
</operation>

<operation id="2094" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:124  %sext_ln703_162 = sext i12 %linear_buf_3_V_168 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_162"/></StgValue>
</operation>

<operation id="2095" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:125  %fm_buf_V_3_load = load i12* %fm_buf_V_3_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_3_load"/></StgValue>
</operation>

<operation id="2096" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2051" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:126  %sext_ln703_163 = sext i12 %fm_buf_V_3_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_163"/></StgValue>
</operation>

<operation id="2097" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:127  %add_ln1192_156 = add nsw i13 %sext_ln703_162, %sext_ln703_163

]]></Node>
<StgValue><ssdm name="add_ln1192_156"/></StgValue>
</operation>

<operation id="2098" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2053" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:128  %tmp_925 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_156, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="2099" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:129  %add_ln703_93 = add i12 %linear_buf_3_V_168, %fm_buf_V_3_load

]]></Node>
<StgValue><ssdm name="add_ln703_93"/></StgValue>
</operation>

<operation id="2100" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:130  %tmp_926 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_93, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="2101" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:131  %xor_ln786_74 = xor i1 %tmp_926, true

]]></Node>
<StgValue><ssdm name="xor_ln786_74"/></StgValue>
</operation>

<operation id="2102" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:132  %and_ln786_168 = and i1 %tmp_925, %xor_ln786_74

]]></Node>
<StgValue><ssdm name="and_ln786_168"/></StgValue>
</operation>

<operation id="2103" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2058" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:133  %xor_ln340_102 = xor i1 %tmp_925, %tmp_926

]]></Node>
<StgValue><ssdm name="xor_ln340_102"/></StgValue>
</operation>

<operation id="2104" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:134  %xor_ln340_73 = xor i1 %tmp_925, true

]]></Node>
<StgValue><ssdm name="xor_ln340_73"/></StgValue>
</operation>

<operation id="2105" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2060" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:135  %or_ln340_299 = or i1 %tmp_926, %xor_ln340_73

]]></Node>
<StgValue><ssdm name="or_ln340_299"/></StgValue>
</operation>

<operation id="2106" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:136  %select_ln340_74 = select i1 %xor_ln340_102, i12 2047, i12 %add_ln703_93

]]></Node>
<StgValue><ssdm name="select_ln340_74"/></StgValue>
</operation>

<operation id="2107" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:137  %select_ln388_72 = select i1 %and_ln786_168, i12 -2048, i12 %add_ln703_93

]]></Node>
<StgValue><ssdm name="select_ln388_72"/></StgValue>
</operation>

<operation id="2108" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:138  %linear_buf_3_V = select i1 %or_ln340_299, i12 %select_ln340_74, i12 %select_ln388_72

]]></Node>
<StgValue><ssdm name="linear_buf_3_V"/></StgValue>
</operation>

<operation id="2109" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:139  %sext_ln703_164 = sext i12 %linear_buf_4_V_169 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_164"/></StgValue>
</operation>

<operation id="2110" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2065" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:140  %fm_buf_V_4_load = load i12* %fm_buf_V_4_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_4_load"/></StgValue>
</operation>

<operation id="2111" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:141  %sext_ln703_165 = sext i12 %fm_buf_V_4_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_165"/></StgValue>
</operation>

<operation id="2112" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2067" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:142  %add_ln1192_158 = add nsw i13 %sext_ln703_164, %sext_ln703_165

]]></Node>
<StgValue><ssdm name="add_ln1192_158"/></StgValue>
</operation>

<operation id="2113" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:143  %tmp_927 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_158, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="2114" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:144  %add_ln703_94 = add i12 %linear_buf_4_V_169, %fm_buf_V_4_load

]]></Node>
<StgValue><ssdm name="add_ln703_94"/></StgValue>
</operation>

<operation id="2115" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:145  %tmp_928 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_94, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="2116" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:146  %xor_ln786_77 = xor i1 %tmp_928, true

]]></Node>
<StgValue><ssdm name="xor_ln786_77"/></StgValue>
</operation>

<operation id="2117" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2072" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:147  %and_ln786_171 = and i1 %tmp_927, %xor_ln786_77

]]></Node>
<StgValue><ssdm name="and_ln786_171"/></StgValue>
</operation>

<operation id="2118" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:148  %xor_ln340_104 = xor i1 %tmp_927, %tmp_928

]]></Node>
<StgValue><ssdm name="xor_ln340_104"/></StgValue>
</operation>

<operation id="2119" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2074" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:149  %xor_ln340_75 = xor i1 %tmp_927, true

]]></Node>
<StgValue><ssdm name="xor_ln340_75"/></StgValue>
</operation>

<operation id="2120" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:150  %or_ln340_300 = or i1 %tmp_928, %xor_ln340_75

]]></Node>
<StgValue><ssdm name="or_ln340_300"/></StgValue>
</operation>

<operation id="2121" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:151  %select_ln340_76 = select i1 %xor_ln340_104, i12 2047, i12 %add_ln703_94

]]></Node>
<StgValue><ssdm name="select_ln340_76"/></StgValue>
</operation>

<operation id="2122" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:152  %select_ln388_73 = select i1 %and_ln786_171, i12 -2048, i12 %add_ln703_94

]]></Node>
<StgValue><ssdm name="select_ln388_73"/></StgValue>
</operation>

<operation id="2123" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:153  %linear_buf_4_V = select i1 %or_ln340_300, i12 %select_ln340_76, i12 %select_ln388_73

]]></Node>
<StgValue><ssdm name="linear_buf_4_V"/></StgValue>
</operation>

<operation id="2124" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2079" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:154  %sext_ln703_166 = sext i12 %linear_buf_5_V_170 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_166"/></StgValue>
</operation>

<operation id="2125" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:155  %fm_buf_V_5_load = load i12* %fm_buf_V_5_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_5_load"/></StgValue>
</operation>

<operation id="2126" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2081" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:156  %sext_ln703_167 = sext i12 %fm_buf_V_5_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_167"/></StgValue>
</operation>

<operation id="2127" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:157  %add_ln1192_160 = add nsw i13 %sext_ln703_166, %sext_ln703_167

]]></Node>
<StgValue><ssdm name="add_ln1192_160"/></StgValue>
</operation>

<operation id="2128" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:158  %tmp_929 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_160, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="2129" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:159  %add_ln703_95 = add i12 %linear_buf_5_V_170, %fm_buf_V_5_load

]]></Node>
<StgValue><ssdm name="add_ln703_95"/></StgValue>
</operation>

<operation id="2130" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:160  %tmp_930 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_95, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="2131" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2086" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:161  %xor_ln786_80 = xor i1 %tmp_930, true

]]></Node>
<StgValue><ssdm name="xor_ln786_80"/></StgValue>
</operation>

<operation id="2132" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:162  %and_ln786_174 = and i1 %tmp_929, %xor_ln786_80

]]></Node>
<StgValue><ssdm name="and_ln786_174"/></StgValue>
</operation>

<operation id="2133" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2088" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:163  %xor_ln340_106 = xor i1 %tmp_929, %tmp_930

]]></Node>
<StgValue><ssdm name="xor_ln340_106"/></StgValue>
</operation>

<operation id="2134" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:164  %xor_ln340_77 = xor i1 %tmp_929, true

]]></Node>
<StgValue><ssdm name="xor_ln340_77"/></StgValue>
</operation>

<operation id="2135" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:165  %or_ln340_301 = or i1 %tmp_930, %xor_ln340_77

]]></Node>
<StgValue><ssdm name="or_ln340_301"/></StgValue>
</operation>

<operation id="2136" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:166  %select_ln340_78 = select i1 %xor_ln340_106, i12 2047, i12 %add_ln703_95

]]></Node>
<StgValue><ssdm name="select_ln340_78"/></StgValue>
</operation>

<operation id="2137" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:167  %select_ln388_74 = select i1 %and_ln786_174, i12 -2048, i12 %add_ln703_95

]]></Node>
<StgValue><ssdm name="select_ln388_74"/></StgValue>
</operation>

<operation id="2138" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2093" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:168  %linear_buf_5_V = select i1 %or_ln340_301, i12 %select_ln340_78, i12 %select_ln388_74

]]></Node>
<StgValue><ssdm name="linear_buf_5_V"/></StgValue>
</operation>

<operation id="2139" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:169  %sext_ln703_168 = sext i12 %linear_buf_6_V_171 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_168"/></StgValue>
</operation>

<operation id="2140" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2095" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:170  %fm_buf_V_6_load = load i12* %fm_buf_V_6_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_6_load"/></StgValue>
</operation>

<operation id="2141" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:171  %sext_ln703_169 = sext i12 %fm_buf_V_6_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_169"/></StgValue>
</operation>

<operation id="2142" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:172  %add_ln1192_162 = add nsw i13 %sext_ln703_168, %sext_ln703_169

]]></Node>
<StgValue><ssdm name="add_ln1192_162"/></StgValue>
</operation>

<operation id="2143" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:173  %tmp_931 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_162, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="2144" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:174  %add_ln703_96 = add i12 %linear_buf_6_V_171, %fm_buf_V_6_load

]]></Node>
<StgValue><ssdm name="add_ln703_96"/></StgValue>
</operation>

<operation id="2145" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2100" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:175  %tmp_932 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_96, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="2146" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:176  %xor_ln786_82 = xor i1 %tmp_932, true

]]></Node>
<StgValue><ssdm name="xor_ln786_82"/></StgValue>
</operation>

<operation id="2147" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2102" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:177  %and_ln786_176 = and i1 %tmp_931, %xor_ln786_82

]]></Node>
<StgValue><ssdm name="and_ln786_176"/></StgValue>
</operation>

<operation id="2148" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:178  %xor_ln340_108 = xor i1 %tmp_931, %tmp_932

]]></Node>
<StgValue><ssdm name="xor_ln340_108"/></StgValue>
</operation>

<operation id="2149" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:179  %xor_ln340_79 = xor i1 %tmp_931, true

]]></Node>
<StgValue><ssdm name="xor_ln340_79"/></StgValue>
</operation>

<operation id="2150" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:180  %or_ln340_302 = or i1 %tmp_932, %xor_ln340_79

]]></Node>
<StgValue><ssdm name="or_ln340_302"/></StgValue>
</operation>

<operation id="2151" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:181  %select_ln340_80 = select i1 %xor_ln340_108, i12 2047, i12 %add_ln703_96

]]></Node>
<StgValue><ssdm name="select_ln340_80"/></StgValue>
</operation>

<operation id="2152" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2107" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:182  %select_ln388_75 = select i1 %and_ln786_176, i12 -2048, i12 %add_ln703_96

]]></Node>
<StgValue><ssdm name="select_ln388_75"/></StgValue>
</operation>

<operation id="2153" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:183  %linear_buf_6_V = select i1 %or_ln340_302, i12 %select_ln340_80, i12 %select_ln388_75

]]></Node>
<StgValue><ssdm name="linear_buf_6_V"/></StgValue>
</operation>

<operation id="2154" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2109" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:184  %sext_ln703_170 = sext i12 %linear_buf_7_V_172 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_170"/></StgValue>
</operation>

<operation id="2155" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:185  %fm_buf_V_7_load = load i12* %fm_buf_V_7_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_7_load"/></StgValue>
</operation>

<operation id="2156" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:186  %sext_ln703_171 = sext i12 %fm_buf_V_7_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_171"/></StgValue>
</operation>

<operation id="2157" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:187  %add_ln1192_163 = add nsw i13 %sext_ln703_170, %sext_ln703_171

]]></Node>
<StgValue><ssdm name="add_ln1192_163"/></StgValue>
</operation>

<operation id="2158" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:188  %tmp_933 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_163, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="2159" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2114" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:189  %add_ln703_97 = add i12 %linear_buf_7_V_172, %fm_buf_V_7_load

]]></Node>
<StgValue><ssdm name="add_ln703_97"/></StgValue>
</operation>

<operation id="2160" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:190  %tmp_934 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_97, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="2161" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2116" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:191  %xor_ln786_84 = xor i1 %tmp_934, true

]]></Node>
<StgValue><ssdm name="xor_ln786_84"/></StgValue>
</operation>

<operation id="2162" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:192  %and_ln786_178 = and i1 %tmp_933, %xor_ln786_84

]]></Node>
<StgValue><ssdm name="and_ln786_178"/></StgValue>
</operation>

<operation id="2163" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:193  %xor_ln340_110 = xor i1 %tmp_933, %tmp_934

]]></Node>
<StgValue><ssdm name="xor_ln340_110"/></StgValue>
</operation>

<operation id="2164" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:194  %xor_ln340_81 = xor i1 %tmp_933, true

]]></Node>
<StgValue><ssdm name="xor_ln340_81"/></StgValue>
</operation>

<operation id="2165" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:195  %or_ln340_303 = or i1 %tmp_934, %xor_ln340_81

]]></Node>
<StgValue><ssdm name="or_ln340_303"/></StgValue>
</operation>

<operation id="2166" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2121" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:196  %select_ln340_82 = select i1 %xor_ln340_110, i12 2047, i12 %add_ln703_97

]]></Node>
<StgValue><ssdm name="select_ln340_82"/></StgValue>
</operation>

<operation id="2167" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:197  %select_ln388_76 = select i1 %and_ln786_178, i12 -2048, i12 %add_ln703_97

]]></Node>
<StgValue><ssdm name="select_ln388_76"/></StgValue>
</operation>

<operation id="2168" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2123" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:198  %linear_buf_7_V = select i1 %or_ln340_303, i12 %select_ln340_82, i12 %select_ln388_76

]]></Node>
<StgValue><ssdm name="linear_buf_7_V"/></StgValue>
</operation>

<operation id="2169" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:199  %sext_ln703_172 = sext i12 %linear_buf_8_V_173 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_172"/></StgValue>
</operation>

<operation id="2170" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:200  %fm_buf_V_8_load = load i12* %fm_buf_V_8_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_8_load"/></StgValue>
</operation>

<operation id="2171" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:201  %sext_ln703_173 = sext i12 %fm_buf_V_8_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_173"/></StgValue>
</operation>

<operation id="2172" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:202  %add_ln1192_165 = add nsw i13 %sext_ln703_172, %sext_ln703_173

]]></Node>
<StgValue><ssdm name="add_ln1192_165"/></StgValue>
</operation>

<operation id="2173" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2128" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:203  %tmp_935 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_165, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="2174" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:204  %add_ln703_98 = add i12 %linear_buf_8_V_173, %fm_buf_V_8_load

]]></Node>
<StgValue><ssdm name="add_ln703_98"/></StgValue>
</operation>

<operation id="2175" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2130" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:205  %tmp_936 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_98, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="2176" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:206  %xor_ln786_86 = xor i1 %tmp_936, true

]]></Node>
<StgValue><ssdm name="xor_ln786_86"/></StgValue>
</operation>

<operation id="2177" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:207  %and_ln786_179 = and i1 %tmp_935, %xor_ln786_86

]]></Node>
<StgValue><ssdm name="and_ln786_179"/></StgValue>
</operation>

<operation id="2178" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:208  %xor_ln340_112 = xor i1 %tmp_935, %tmp_936

]]></Node>
<StgValue><ssdm name="xor_ln340_112"/></StgValue>
</operation>

<operation id="2179" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:209  %xor_ln340_83 = xor i1 %tmp_935, true

]]></Node>
<StgValue><ssdm name="xor_ln340_83"/></StgValue>
</operation>

<operation id="2180" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2135" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:210  %or_ln340_304 = or i1 %tmp_936, %xor_ln340_83

]]></Node>
<StgValue><ssdm name="or_ln340_304"/></StgValue>
</operation>

<operation id="2181" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:211  %select_ln340_84 = select i1 %xor_ln340_112, i12 2047, i12 %add_ln703_98

]]></Node>
<StgValue><ssdm name="select_ln340_84"/></StgValue>
</operation>

<operation id="2182" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2137" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:212  %select_ln388_77 = select i1 %and_ln786_179, i12 -2048, i12 %add_ln703_98

]]></Node>
<StgValue><ssdm name="select_ln388_77"/></StgValue>
</operation>

<operation id="2183" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:213  %linear_buf_8_V = select i1 %or_ln340_304, i12 %select_ln340_84, i12 %select_ln388_77

]]></Node>
<StgValue><ssdm name="linear_buf_8_V"/></StgValue>
</operation>

<operation id="2184" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:214  %sext_ln703_174 = sext i12 %linear_buf_9_V_174 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_174"/></StgValue>
</operation>

<operation id="2185" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:215  %fm_buf_V_9_load = load i12* %fm_buf_V_9_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_9_load"/></StgValue>
</operation>

<operation id="2186" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:216  %sext_ln703_175 = sext i12 %fm_buf_V_9_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_175"/></StgValue>
</operation>

<operation id="2187" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2142" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:217  %add_ln1192_167 = add nsw i13 %sext_ln703_174, %sext_ln703_175

]]></Node>
<StgValue><ssdm name="add_ln1192_167"/></StgValue>
</operation>

<operation id="2188" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:218  %tmp_937 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_167, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="2189" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2144" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:219  %add_ln703_99 = add i12 %linear_buf_9_V_174, %fm_buf_V_9_load

]]></Node>
<StgValue><ssdm name="add_ln703_99"/></StgValue>
</operation>

<operation id="2190" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:220  %tmp_938 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_99, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="2191" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:221  %xor_ln786_88 = xor i1 %tmp_938, true

]]></Node>
<StgValue><ssdm name="xor_ln786_88"/></StgValue>
</operation>

<operation id="2192" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:222  %and_ln786_180 = and i1 %tmp_937, %xor_ln786_88

]]></Node>
<StgValue><ssdm name="and_ln786_180"/></StgValue>
</operation>

<operation id="2193" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:223  %xor_ln340_114 = xor i1 %tmp_937, %tmp_938

]]></Node>
<StgValue><ssdm name="xor_ln340_114"/></StgValue>
</operation>

<operation id="2194" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2149" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:224  %xor_ln340_85 = xor i1 %tmp_937, true

]]></Node>
<StgValue><ssdm name="xor_ln340_85"/></StgValue>
</operation>

<operation id="2195" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:225  %or_ln340_305 = or i1 %tmp_938, %xor_ln340_85

]]></Node>
<StgValue><ssdm name="or_ln340_305"/></StgValue>
</operation>

<operation id="2196" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2151" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:226  %select_ln340_86 = select i1 %xor_ln340_114, i12 2047, i12 %add_ln703_99

]]></Node>
<StgValue><ssdm name="select_ln340_86"/></StgValue>
</operation>

<operation id="2197" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:227  %select_ln388_78 = select i1 %and_ln786_180, i12 -2048, i12 %add_ln703_99

]]></Node>
<StgValue><ssdm name="select_ln388_78"/></StgValue>
</operation>

<operation id="2198" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:228  %linear_buf_9_V = select i1 %or_ln340_305, i12 %select_ln340_86, i12 %select_ln388_78

]]></Node>
<StgValue><ssdm name="linear_buf_9_V"/></StgValue>
</operation>

<operation id="2199" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:229  %sext_ln703_176 = sext i12 %linear_buf_10_V_175 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_176"/></StgValue>
</operation>

<operation id="2200" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:230  %fm_buf_V_10_load = load i12* %fm_buf_V_10_addr_1, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_10_load"/></StgValue>
</operation>

<operation id="2201" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2156" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:231  %sext_ln703_177 = sext i12 %fm_buf_V_10_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_177"/></StgValue>
</operation>

<operation id="2202" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:232  %add_ln1192_169 = add nsw i13 %sext_ln703_176, %sext_ln703_177

]]></Node>
<StgValue><ssdm name="add_ln1192_169"/></StgValue>
</operation>

<operation id="2203" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2158" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:233  %tmp_939 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_169, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="2204" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:234  %add_ln703_100 = add i12 %linear_buf_10_V_175, %fm_buf_V_10_load

]]></Node>
<StgValue><ssdm name="add_ln703_100"/></StgValue>
</operation>

<operation id="2205" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:235  %tmp_940 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_100, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="2206" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:236  %xor_ln786_90 = xor i1 %tmp_940, true

]]></Node>
<StgValue><ssdm name="xor_ln786_90"/></StgValue>
</operation>

<operation id="2207" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:237  %and_ln786_181 = and i1 %tmp_939, %xor_ln786_90

]]></Node>
<StgValue><ssdm name="and_ln786_181"/></StgValue>
</operation>

<operation id="2208" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2163" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:238  %xor_ln340_116 = xor i1 %tmp_939, %tmp_940

]]></Node>
<StgValue><ssdm name="xor_ln340_116"/></StgValue>
</operation>

<operation id="2209" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:239  %xor_ln340_87 = xor i1 %tmp_939, true

]]></Node>
<StgValue><ssdm name="xor_ln340_87"/></StgValue>
</operation>

<operation id="2210" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2165" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:240  %or_ln340_306 = or i1 %tmp_940, %xor_ln340_87

]]></Node>
<StgValue><ssdm name="or_ln340_306"/></StgValue>
</operation>

<operation id="2211" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:241  %select_ln340_88 = select i1 %xor_ln340_116, i12 2047, i12 %add_ln703_100

]]></Node>
<StgValue><ssdm name="select_ln340_88"/></StgValue>
</operation>

<operation id="2212" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:242  %select_ln388_79 = select i1 %and_ln786_181, i12 -2048, i12 %add_ln703_100

]]></Node>
<StgValue><ssdm name="select_ln388_79"/></StgValue>
</operation>

<operation id="2213" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:243  %linear_buf_10_V = select i1 %or_ln340_306, i12 %select_ln340_88, i12 %select_ln388_79

]]></Node>
<StgValue><ssdm name="linear_buf_10_V"/></StgValue>
</operation>

<operation id="2214" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:244  %sext_ln703_178 = sext i12 %linear_buf_11_V_176 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_178"/></StgValue>
</operation>

<operation id="2215" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2170" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:245  %fm_buf_V_11_load = load i12* %fm_buf_V_11_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_11_load"/></StgValue>
</operation>

<operation id="2216" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:246  %sext_ln703_179 = sext i12 %fm_buf_V_11_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_179"/></StgValue>
</operation>

<operation id="2217" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2172" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:247  %add_ln1192_170 = add nsw i13 %sext_ln703_178, %sext_ln703_179

]]></Node>
<StgValue><ssdm name="add_ln1192_170"/></StgValue>
</operation>

<operation id="2218" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:248  %tmp_941 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_170, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="2219" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:249  %add_ln703_101 = add i12 %linear_buf_11_V_176, %fm_buf_V_11_load

]]></Node>
<StgValue><ssdm name="add_ln703_101"/></StgValue>
</operation>

<operation id="2220" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:250  %tmp_942 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_101, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="2221" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:251  %xor_ln786_92 = xor i1 %tmp_942, true

]]></Node>
<StgValue><ssdm name="xor_ln786_92"/></StgValue>
</operation>

<operation id="2222" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2177" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:252  %and_ln786_182 = and i1 %tmp_941, %xor_ln786_92

]]></Node>
<StgValue><ssdm name="and_ln786_182"/></StgValue>
</operation>

<operation id="2223" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:253  %xor_ln340_118 = xor i1 %tmp_941, %tmp_942

]]></Node>
<StgValue><ssdm name="xor_ln340_118"/></StgValue>
</operation>

<operation id="2224" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2179" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:254  %xor_ln340_89 = xor i1 %tmp_941, true

]]></Node>
<StgValue><ssdm name="xor_ln340_89"/></StgValue>
</operation>

<operation id="2225" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:255  %or_ln340_307 = or i1 %tmp_942, %xor_ln340_89

]]></Node>
<StgValue><ssdm name="or_ln340_307"/></StgValue>
</operation>

<operation id="2226" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:256  %select_ln340_90 = select i1 %xor_ln340_118, i12 2047, i12 %add_ln703_101

]]></Node>
<StgValue><ssdm name="select_ln340_90"/></StgValue>
</operation>

<operation id="2227" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:257  %select_ln388_80 = select i1 %and_ln786_182, i12 -2048, i12 %add_ln703_101

]]></Node>
<StgValue><ssdm name="select_ln388_80"/></StgValue>
</operation>

<operation id="2228" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:258  %linear_buf_11_V = select i1 %or_ln340_307, i12 %select_ln340_90, i12 %select_ln388_80

]]></Node>
<StgValue><ssdm name="linear_buf_11_V"/></StgValue>
</operation>

<operation id="2229" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2184" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:259  %sext_ln703_180 = sext i12 %linear_buf_12_V_177 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_180"/></StgValue>
</operation>

<operation id="2230" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:260  %fm_buf_V_12_load = load i12* %fm_buf_V_12_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_12_load"/></StgValue>
</operation>

<operation id="2231" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2186" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:261  %sext_ln703_181 = sext i12 %fm_buf_V_12_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_181"/></StgValue>
</operation>

<operation id="2232" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:262  %add_ln1192_172 = add nsw i13 %sext_ln703_180, %sext_ln703_181

]]></Node>
<StgValue><ssdm name="add_ln1192_172"/></StgValue>
</operation>

<operation id="2233" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:263  %tmp_943 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_172, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="2234" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:264  %add_ln703_102 = add i12 %linear_buf_12_V_177, %fm_buf_V_12_load

]]></Node>
<StgValue><ssdm name="add_ln703_102"/></StgValue>
</operation>

<operation id="2235" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:265  %tmp_944 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_102, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="2236" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2191" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:266  %xor_ln786_94 = xor i1 %tmp_944, true

]]></Node>
<StgValue><ssdm name="xor_ln786_94"/></StgValue>
</operation>

<operation id="2237" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:267  %and_ln786_183 = and i1 %tmp_943, %xor_ln786_94

]]></Node>
<StgValue><ssdm name="and_ln786_183"/></StgValue>
</operation>

<operation id="2238" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2193" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:268  %xor_ln340_120 = xor i1 %tmp_943, %tmp_944

]]></Node>
<StgValue><ssdm name="xor_ln340_120"/></StgValue>
</operation>

<operation id="2239" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:269  %xor_ln340_91 = xor i1 %tmp_943, true

]]></Node>
<StgValue><ssdm name="xor_ln340_91"/></StgValue>
</operation>

<operation id="2240" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:270  %or_ln340_308 = or i1 %tmp_944, %xor_ln340_91

]]></Node>
<StgValue><ssdm name="or_ln340_308"/></StgValue>
</operation>

<operation id="2241" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:271  %select_ln340_92 = select i1 %xor_ln340_120, i12 2047, i12 %add_ln703_102

]]></Node>
<StgValue><ssdm name="select_ln340_92"/></StgValue>
</operation>

<operation id="2242" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:272  %select_ln388_81 = select i1 %and_ln786_183, i12 -2048, i12 %add_ln703_102

]]></Node>
<StgValue><ssdm name="select_ln388_81"/></StgValue>
</operation>

<operation id="2243" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2198" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:273  %linear_buf_12_V = select i1 %or_ln340_308, i12 %select_ln340_92, i12 %select_ln388_81

]]></Node>
<StgValue><ssdm name="linear_buf_12_V"/></StgValue>
</operation>

<operation id="2244" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:274  %sext_ln703_182 = sext i12 %linear_buf_13_V_178 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_182"/></StgValue>
</operation>

<operation id="2245" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2200" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:275  %fm_buf_V_13_load = load i12* %fm_buf_V_13_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_13_load"/></StgValue>
</operation>

<operation id="2246" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:276  %sext_ln703_183 = sext i12 %fm_buf_V_13_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_183"/></StgValue>
</operation>

<operation id="2247" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:277  %add_ln1192_174 = add nsw i13 %sext_ln703_182, %sext_ln703_183

]]></Node>
<StgValue><ssdm name="add_ln1192_174"/></StgValue>
</operation>

<operation id="2248" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:278  %tmp_945 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_174, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="2249" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:279  %add_ln703_103 = add i12 %linear_buf_13_V_178, %fm_buf_V_13_load

]]></Node>
<StgValue><ssdm name="add_ln703_103"/></StgValue>
</operation>

<operation id="2250" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2205" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:280  %tmp_946 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_103, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="2251" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:281  %xor_ln786_96 = xor i1 %tmp_946, true

]]></Node>
<StgValue><ssdm name="xor_ln786_96"/></StgValue>
</operation>

<operation id="2252" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2207" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:282  %and_ln786_184 = and i1 %tmp_945, %xor_ln786_96

]]></Node>
<StgValue><ssdm name="and_ln786_184"/></StgValue>
</operation>

<operation id="2253" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:283  %xor_ln340_122 = xor i1 %tmp_945, %tmp_946

]]></Node>
<StgValue><ssdm name="xor_ln340_122"/></StgValue>
</operation>

<operation id="2254" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:284  %xor_ln340_93 = xor i1 %tmp_945, true

]]></Node>
<StgValue><ssdm name="xor_ln340_93"/></StgValue>
</operation>

<operation id="2255" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:285  %or_ln340_309 = or i1 %tmp_946, %xor_ln340_93

]]></Node>
<StgValue><ssdm name="or_ln340_309"/></StgValue>
</operation>

<operation id="2256" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:286  %select_ln340_94 = select i1 %xor_ln340_122, i12 2047, i12 %add_ln703_103

]]></Node>
<StgValue><ssdm name="select_ln340_94"/></StgValue>
</operation>

<operation id="2257" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2212" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:287  %select_ln388_82 = select i1 %and_ln786_184, i12 -2048, i12 %add_ln703_103

]]></Node>
<StgValue><ssdm name="select_ln388_82"/></StgValue>
</operation>

<operation id="2258" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:288  %linear_buf_13_V = select i1 %or_ln340_309, i12 %select_ln340_94, i12 %select_ln388_82

]]></Node>
<StgValue><ssdm name="linear_buf_13_V"/></StgValue>
</operation>

<operation id="2259" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2214" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:289  %sext_ln703_184 = sext i12 %linear_buf_14_V_179 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_184"/></StgValue>
</operation>

<operation id="2260" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:290  %fm_buf_V_14_load = load i12* %fm_buf_V_14_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_14_load"/></StgValue>
</operation>

<operation id="2261" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:291  %sext_ln703_185 = sext i12 %fm_buf_V_14_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_185"/></StgValue>
</operation>

<operation id="2262" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:292  %add_ln1192_176 = add nsw i13 %sext_ln703_184, %sext_ln703_185

]]></Node>
<StgValue><ssdm name="add_ln1192_176"/></StgValue>
</operation>

<operation id="2263" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:293  %tmp_947 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_176, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="2264" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2219" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:294  %add_ln703_104 = add i12 %linear_buf_14_V_179, %fm_buf_V_14_load

]]></Node>
<StgValue><ssdm name="add_ln703_104"/></StgValue>
</operation>

<operation id="2265" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:295  %tmp_948 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_104, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="2266" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2221" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:296  %xor_ln786_98 = xor i1 %tmp_948, true

]]></Node>
<StgValue><ssdm name="xor_ln786_98"/></StgValue>
</operation>

<operation id="2267" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:297  %and_ln786_185 = and i1 %tmp_947, %xor_ln786_98

]]></Node>
<StgValue><ssdm name="and_ln786_185"/></StgValue>
</operation>

<operation id="2268" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:298  %xor_ln340_124 = xor i1 %tmp_947, %tmp_948

]]></Node>
<StgValue><ssdm name="xor_ln340_124"/></StgValue>
</operation>

<operation id="2269" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:299  %xor_ln340_95 = xor i1 %tmp_947, true

]]></Node>
<StgValue><ssdm name="xor_ln340_95"/></StgValue>
</operation>

<operation id="2270" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:300  %or_ln340_310 = or i1 %tmp_948, %xor_ln340_95

]]></Node>
<StgValue><ssdm name="or_ln340_310"/></StgValue>
</operation>

<operation id="2271" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2226" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:301  %select_ln340_96 = select i1 %xor_ln340_124, i12 2047, i12 %add_ln703_104

]]></Node>
<StgValue><ssdm name="select_ln340_96"/></StgValue>
</operation>

<operation id="2272" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:302  %select_ln388_83 = select i1 %and_ln786_185, i12 -2048, i12 %add_ln703_104

]]></Node>
<StgValue><ssdm name="select_ln388_83"/></StgValue>
</operation>

<operation id="2273" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2228" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:303  %linear_buf_14_V = select i1 %or_ln340_310, i12 %select_ln340_96, i12 %select_ln388_83

]]></Node>
<StgValue><ssdm name="linear_buf_14_V"/></StgValue>
</operation>

<operation id="2274" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:304  %sext_ln703_186 = sext i12 %linear_buf_15_V_180 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_186"/></StgValue>
</operation>

<operation id="2275" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:305  %fm_buf_V_15_load = load i12* %fm_buf_V_15_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_15_load"/></StgValue>
</operation>

<operation id="2276" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:306  %sext_ln703_187 = sext i12 %fm_buf_V_15_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_187"/></StgValue>
</operation>

<operation id="2277" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:307  %add_ln1192_177 = add nsw i13 %sext_ln703_186, %sext_ln703_187

]]></Node>
<StgValue><ssdm name="add_ln1192_177"/></StgValue>
</operation>

<operation id="2278" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2233" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:308  %tmp_949 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_177, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="2279" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:309  %add_ln703_105 = add i12 %linear_buf_15_V_180, %fm_buf_V_15_load

]]></Node>
<StgValue><ssdm name="add_ln703_105"/></StgValue>
</operation>

<operation id="2280" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2235" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:310  %tmp_950 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_105, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="2281" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:311  %xor_ln786_100 = xor i1 %tmp_950, true

]]></Node>
<StgValue><ssdm name="xor_ln786_100"/></StgValue>
</operation>

<operation id="2282" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:312  %and_ln786_186 = and i1 %tmp_949, %xor_ln786_100

]]></Node>
<StgValue><ssdm name="and_ln786_186"/></StgValue>
</operation>

<operation id="2283" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:313  %xor_ln340_126 = xor i1 %tmp_949, %tmp_950

]]></Node>
<StgValue><ssdm name="xor_ln340_126"/></StgValue>
</operation>

<operation id="2284" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:314  %xor_ln340_97 = xor i1 %tmp_949, true

]]></Node>
<StgValue><ssdm name="xor_ln340_97"/></StgValue>
</operation>

<operation id="2285" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2240" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:315  %or_ln340_311 = or i1 %tmp_950, %xor_ln340_97

]]></Node>
<StgValue><ssdm name="or_ln340_311"/></StgValue>
</operation>

<operation id="2286" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:316  %select_ln340_98 = select i1 %xor_ln340_126, i12 2047, i12 %add_ln703_105

]]></Node>
<StgValue><ssdm name="select_ln340_98"/></StgValue>
</operation>

<operation id="2287" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2242" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:317  %select_ln388_84 = select i1 %and_ln786_186, i12 -2048, i12 %add_ln703_105

]]></Node>
<StgValue><ssdm name="select_ln388_84"/></StgValue>
</operation>

<operation id="2288" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:318  %linear_buf_15_V = select i1 %or_ln340_311, i12 %select_ln340_98, i12 %select_ln388_84

]]></Node>
<StgValue><ssdm name="linear_buf_15_V"/></StgValue>
</operation>

<operation id="2289" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:319  %sext_ln703_188 = sext i12 %linear_buf_16_V_181 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_188"/></StgValue>
</operation>

<operation id="2290" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:320  %fm_buf_V_16_load = load i12* %fm_buf_V_16_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_16_load"/></StgValue>
</operation>

<operation id="2291" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:321  %sext_ln703_189 = sext i12 %fm_buf_V_16_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_189"/></StgValue>
</operation>

<operation id="2292" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2247" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:322  %add_ln1192_179 = add nsw i13 %sext_ln703_188, %sext_ln703_189

]]></Node>
<StgValue><ssdm name="add_ln1192_179"/></StgValue>
</operation>

<operation id="2293" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:323  %tmp_951 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_179, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="2294" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2249" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:324  %add_ln703_106 = add i12 %linear_buf_16_V_181, %fm_buf_V_16_load

]]></Node>
<StgValue><ssdm name="add_ln703_106"/></StgValue>
</operation>

<operation id="2295" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:325  %tmp_952 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_106, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="2296" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:326  %xor_ln786_102 = xor i1 %tmp_952, true

]]></Node>
<StgValue><ssdm name="xor_ln786_102"/></StgValue>
</operation>

<operation id="2297" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:327  %and_ln786_187 = and i1 %tmp_951, %xor_ln786_102

]]></Node>
<StgValue><ssdm name="and_ln786_187"/></StgValue>
</operation>

<operation id="2298" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:328  %xor_ln340_128 = xor i1 %tmp_951, %tmp_952

]]></Node>
<StgValue><ssdm name="xor_ln340_128"/></StgValue>
</operation>

<operation id="2299" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:329  %xor_ln340_99 = xor i1 %tmp_951, true

]]></Node>
<StgValue><ssdm name="xor_ln340_99"/></StgValue>
</operation>

<operation id="2300" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:330  %or_ln340_312 = or i1 %tmp_952, %xor_ln340_99

]]></Node>
<StgValue><ssdm name="or_ln340_312"/></StgValue>
</operation>

<operation id="2301" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2256" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:331  %select_ln340_100 = select i1 %xor_ln340_128, i12 2047, i12 %add_ln703_106

]]></Node>
<StgValue><ssdm name="select_ln340_100"/></StgValue>
</operation>

<operation id="2302" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:332  %select_ln388_85 = select i1 %and_ln786_187, i12 -2048, i12 %add_ln703_106

]]></Node>
<StgValue><ssdm name="select_ln388_85"/></StgValue>
</operation>

<operation id="2303" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:333  %linear_buf_16_V = select i1 %or_ln340_312, i12 %select_ln340_100, i12 %select_ln388_85

]]></Node>
<StgValue><ssdm name="linear_buf_16_V"/></StgValue>
</operation>

<operation id="2304" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:334  %sext_ln703_190 = sext i12 %linear_buf_17_V_182 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_190"/></StgValue>
</operation>

<operation id="2305" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:335  %fm_buf_V_17_load = load i12* %fm_buf_V_17_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_17_load"/></StgValue>
</operation>

<operation id="2306" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2261" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:336  %sext_ln703_191 = sext i12 %fm_buf_V_17_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_191"/></StgValue>
</operation>

<operation id="2307" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:337  %add_ln1192_180 = add nsw i13 %sext_ln703_190, %sext_ln703_191

]]></Node>
<StgValue><ssdm name="add_ln1192_180"/></StgValue>
</operation>

<operation id="2308" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2263" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:338  %tmp_953 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_180, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="2309" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:339  %add_ln703_107 = add i12 %linear_buf_17_V_182, %fm_buf_V_17_load

]]></Node>
<StgValue><ssdm name="add_ln703_107"/></StgValue>
</operation>

<operation id="2310" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:340  %tmp_954 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_107, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="2311" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:341  %xor_ln786_103 = xor i1 %tmp_954, true

]]></Node>
<StgValue><ssdm name="xor_ln786_103"/></StgValue>
</operation>

<operation id="2312" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:342  %and_ln786_188 = and i1 %tmp_953, %xor_ln786_103

]]></Node>
<StgValue><ssdm name="and_ln786_188"/></StgValue>
</operation>

<operation id="2313" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2268" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:343  %xor_ln340_130 = xor i1 %tmp_953, %tmp_954

]]></Node>
<StgValue><ssdm name="xor_ln340_130"/></StgValue>
</operation>

<operation id="2314" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:344  %xor_ln340_101 = xor i1 %tmp_953, true

]]></Node>
<StgValue><ssdm name="xor_ln340_101"/></StgValue>
</operation>

<operation id="2315" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2270" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:345  %or_ln340_313 = or i1 %tmp_954, %xor_ln340_101

]]></Node>
<StgValue><ssdm name="or_ln340_313"/></StgValue>
</operation>

<operation id="2316" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:346  %select_ln340_102 = select i1 %xor_ln340_130, i12 2047, i12 %add_ln703_107

]]></Node>
<StgValue><ssdm name="select_ln340_102"/></StgValue>
</operation>

<operation id="2317" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:347  %select_ln388_86 = select i1 %and_ln786_188, i12 -2048, i12 %add_ln703_107

]]></Node>
<StgValue><ssdm name="select_ln388_86"/></StgValue>
</operation>

<operation id="2318" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:348  %linear_buf_17_V = select i1 %or_ln340_313, i12 %select_ln340_102, i12 %select_ln388_86

]]></Node>
<StgValue><ssdm name="linear_buf_17_V"/></StgValue>
</operation>

<operation id="2319" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:349  %sext_ln703_192 = sext i12 %linear_buf_18_V_183 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_192"/></StgValue>
</operation>

<operation id="2320" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2275" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:350  %fm_buf_V_18_load = load i12* %fm_buf_V_18_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_18_load"/></StgValue>
</operation>

<operation id="2321" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:351  %sext_ln703_193 = sext i12 %fm_buf_V_18_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_193"/></StgValue>
</operation>

<operation id="2322" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2277" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:352  %add_ln1192_181 = add nsw i13 %sext_ln703_192, %sext_ln703_193

]]></Node>
<StgValue><ssdm name="add_ln1192_181"/></StgValue>
</operation>

<operation id="2323" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:353  %tmp_955 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_181, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="2324" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:354  %add_ln703_108 = add i12 %linear_buf_18_V_183, %fm_buf_V_18_load

]]></Node>
<StgValue><ssdm name="add_ln703_108"/></StgValue>
</operation>

<operation id="2325" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:355  %tmp_956 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_108, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="2326" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:356  %xor_ln786_104 = xor i1 %tmp_956, true

]]></Node>
<StgValue><ssdm name="xor_ln786_104"/></StgValue>
</operation>

<operation id="2327" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2282" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:357  %and_ln786_189 = and i1 %tmp_955, %xor_ln786_104

]]></Node>
<StgValue><ssdm name="and_ln786_189"/></StgValue>
</operation>

<operation id="2328" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:358  %xor_ln340_132 = xor i1 %tmp_955, %tmp_956

]]></Node>
<StgValue><ssdm name="xor_ln340_132"/></StgValue>
</operation>

<operation id="2329" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:359  %xor_ln340_103 = xor i1 %tmp_955, true

]]></Node>
<StgValue><ssdm name="xor_ln340_103"/></StgValue>
</operation>

<operation id="2330" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:360  %or_ln340_314 = or i1 %tmp_956, %xor_ln340_103

]]></Node>
<StgValue><ssdm name="or_ln340_314"/></StgValue>
</operation>

<operation id="2331" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:361  %select_ln340_104 = select i1 %xor_ln340_132, i12 2047, i12 %add_ln703_108

]]></Node>
<StgValue><ssdm name="select_ln340_104"/></StgValue>
</operation>

<operation id="2332" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:362  %select_ln388_87 = select i1 %and_ln786_189, i12 -2048, i12 %add_ln703_108

]]></Node>
<StgValue><ssdm name="select_ln388_87"/></StgValue>
</operation>

<operation id="2333" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:363  %linear_buf_18_V = select i1 %or_ln340_314, i12 %select_ln340_104, i12 %select_ln388_87

]]></Node>
<StgValue><ssdm name="linear_buf_18_V"/></StgValue>
</operation>

<operation id="2334" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2289" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:364  %sext_ln703_194 = sext i12 %linear_buf_19_V_184 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_194"/></StgValue>
</operation>

<operation id="2335" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:365  %fm_buf_V_19_load = load i12* %fm_buf_V_19_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_19_load"/></StgValue>
</operation>

<operation id="2336" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2291" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:366  %sext_ln703_195 = sext i12 %fm_buf_V_19_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_195"/></StgValue>
</operation>

<operation id="2337" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:367  %add_ln1192_182 = add nsw i13 %sext_ln703_194, %sext_ln703_195

]]></Node>
<StgValue><ssdm name="add_ln1192_182"/></StgValue>
</operation>

<operation id="2338" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:368  %tmp_957 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_182, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="2339" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:369  %add_ln703_109 = add i12 %linear_buf_19_V_184, %fm_buf_V_19_load

]]></Node>
<StgValue><ssdm name="add_ln703_109"/></StgValue>
</operation>

<operation id="2340" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:370  %tmp_958 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_109, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="2341" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:371  %xor_ln786_105 = xor i1 %tmp_958, true

]]></Node>
<StgValue><ssdm name="xor_ln786_105"/></StgValue>
</operation>

<operation id="2342" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:372  %and_ln786_190 = and i1 %tmp_957, %xor_ln786_105

]]></Node>
<StgValue><ssdm name="and_ln786_190"/></StgValue>
</operation>

<operation id="2343" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2298" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:373  %xor_ln340_134 = xor i1 %tmp_957, %tmp_958

]]></Node>
<StgValue><ssdm name="xor_ln340_134"/></StgValue>
</operation>

<operation id="2344" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:374  %xor_ln340_105 = xor i1 %tmp_957, true

]]></Node>
<StgValue><ssdm name="xor_ln340_105"/></StgValue>
</operation>

<operation id="2345" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:375  %or_ln340_315 = or i1 %tmp_958, %xor_ln340_105

]]></Node>
<StgValue><ssdm name="or_ln340_315"/></StgValue>
</operation>

<operation id="2346" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:376  %select_ln340_106 = select i1 %xor_ln340_134, i12 2047, i12 %add_ln703_109

]]></Node>
<StgValue><ssdm name="select_ln340_106"/></StgValue>
</operation>

<operation id="2347" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:377  %select_ln388_88 = select i1 %and_ln786_190, i12 -2048, i12 %add_ln703_109

]]></Node>
<StgValue><ssdm name="select_ln388_88"/></StgValue>
</operation>

<operation id="2348" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2303" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:378  %linear_buf_19_V = select i1 %or_ln340_315, i12 %select_ln340_106, i12 %select_ln388_88

]]></Node>
<StgValue><ssdm name="linear_buf_19_V"/></StgValue>
</operation>

<operation id="2349" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:379  %sext_ln703_196 = sext i12 %linear_buf_20_V_185 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_196"/></StgValue>
</operation>

<operation id="2350" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2305" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:380  %fm_buf_V_20_load = load i12* %fm_buf_V_20_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_20_load"/></StgValue>
</operation>

<operation id="2351" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:381  %sext_ln703_197 = sext i12 %fm_buf_V_20_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_197"/></StgValue>
</operation>

<operation id="2352" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:382  %add_ln1192_183 = add nsw i13 %sext_ln703_196, %sext_ln703_197

]]></Node>
<StgValue><ssdm name="add_ln1192_183"/></StgValue>
</operation>

<operation id="2353" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:383  %tmp_959 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_183, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="2354" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:384  %add_ln703_110 = add i12 %linear_buf_20_V_185, %fm_buf_V_20_load

]]></Node>
<StgValue><ssdm name="add_ln703_110"/></StgValue>
</operation>

<operation id="2355" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2310" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:385  %tmp_960 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_110, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="2356" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:386  %xor_ln786_106 = xor i1 %tmp_960, true

]]></Node>
<StgValue><ssdm name="xor_ln786_106"/></StgValue>
</operation>

<operation id="2357" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2312" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:387  %and_ln786_191 = and i1 %tmp_959, %xor_ln786_106

]]></Node>
<StgValue><ssdm name="and_ln786_191"/></StgValue>
</operation>

<operation id="2358" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:388  %xor_ln340_136 = xor i1 %tmp_959, %tmp_960

]]></Node>
<StgValue><ssdm name="xor_ln340_136"/></StgValue>
</operation>

<operation id="2359" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:389  %xor_ln340_107 = xor i1 %tmp_959, true

]]></Node>
<StgValue><ssdm name="xor_ln340_107"/></StgValue>
</operation>

<operation id="2360" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:390  %or_ln340_316 = or i1 %tmp_960, %xor_ln340_107

]]></Node>
<StgValue><ssdm name="or_ln340_316"/></StgValue>
</operation>

<operation id="2361" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:391  %select_ln340_108 = select i1 %xor_ln340_136, i12 2047, i12 %add_ln703_110

]]></Node>
<StgValue><ssdm name="select_ln340_108"/></StgValue>
</operation>

<operation id="2362" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2317" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:392  %select_ln388_89 = select i1 %and_ln786_191, i12 -2048, i12 %add_ln703_110

]]></Node>
<StgValue><ssdm name="select_ln388_89"/></StgValue>
</operation>

<operation id="2363" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:393  %linear_buf_20_V = select i1 %or_ln340_316, i12 %select_ln340_108, i12 %select_ln388_89

]]></Node>
<StgValue><ssdm name="linear_buf_20_V"/></StgValue>
</operation>

<operation id="2364" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2319" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:394  %sext_ln703_198 = sext i12 %linear_buf_21_V_186 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_198"/></StgValue>
</operation>

<operation id="2365" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:395  %fm_buf_V_21_load = load i12* %fm_buf_V_21_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_21_load"/></StgValue>
</operation>

<operation id="2366" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:396  %sext_ln703_199 = sext i12 %fm_buf_V_21_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_199"/></StgValue>
</operation>

<operation id="2367" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:397  %add_ln1192_184 = add nsw i13 %sext_ln703_198, %sext_ln703_199

]]></Node>
<StgValue><ssdm name="add_ln1192_184"/></StgValue>
</operation>

<operation id="2368" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:398  %tmp_961 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_184, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="2369" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2324" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:399  %add_ln703_111 = add i12 %linear_buf_21_V_186, %fm_buf_V_21_load

]]></Node>
<StgValue><ssdm name="add_ln703_111"/></StgValue>
</operation>

<operation id="2370" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:400  %tmp_962 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_111, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="2371" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2326" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:401  %xor_ln786_107 = xor i1 %tmp_962, true

]]></Node>
<StgValue><ssdm name="xor_ln786_107"/></StgValue>
</operation>

<operation id="2372" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:402  %and_ln786_192 = and i1 %tmp_961, %xor_ln786_107

]]></Node>
<StgValue><ssdm name="and_ln786_192"/></StgValue>
</operation>

<operation id="2373" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:403  %xor_ln340_138 = xor i1 %tmp_961, %tmp_962

]]></Node>
<StgValue><ssdm name="xor_ln340_138"/></StgValue>
</operation>

<operation id="2374" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:404  %xor_ln340_109 = xor i1 %tmp_961, true

]]></Node>
<StgValue><ssdm name="xor_ln340_109"/></StgValue>
</operation>

<operation id="2375" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:405  %or_ln340_317 = or i1 %tmp_962, %xor_ln340_109

]]></Node>
<StgValue><ssdm name="or_ln340_317"/></StgValue>
</operation>

<operation id="2376" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2331" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:406  %select_ln340_110 = select i1 %xor_ln340_138, i12 2047, i12 %add_ln703_111

]]></Node>
<StgValue><ssdm name="select_ln340_110"/></StgValue>
</operation>

<operation id="2377" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:407  %select_ln388_90 = select i1 %and_ln786_192, i12 -2048, i12 %add_ln703_111

]]></Node>
<StgValue><ssdm name="select_ln388_90"/></StgValue>
</operation>

<operation id="2378" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2333" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:408  %linear_buf_21_V = select i1 %or_ln340_317, i12 %select_ln340_110, i12 %select_ln388_90

]]></Node>
<StgValue><ssdm name="linear_buf_21_V"/></StgValue>
</operation>

<operation id="2379" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:409  %sext_ln703_200 = sext i12 %linear_buf_22_V_187 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_200"/></StgValue>
</operation>

<operation id="2380" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:410  %fm_buf_V_22_load = load i12* %fm_buf_V_22_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_22_load"/></StgValue>
</operation>

<operation id="2381" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:411  %sext_ln703_201 = sext i12 %fm_buf_V_22_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_201"/></StgValue>
</operation>

<operation id="2382" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:412  %add_ln1192_185 = add nsw i13 %sext_ln703_200, %sext_ln703_201

]]></Node>
<StgValue><ssdm name="add_ln1192_185"/></StgValue>
</operation>

<operation id="2383" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2338" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:413  %tmp_963 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_185, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="2384" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:414  %add_ln703_112 = add i12 %linear_buf_22_V_187, %fm_buf_V_22_load

]]></Node>
<StgValue><ssdm name="add_ln703_112"/></StgValue>
</operation>

<operation id="2385" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2340" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:415  %tmp_964 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_112, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="2386" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:416  %xor_ln786_108 = xor i1 %tmp_964, true

]]></Node>
<StgValue><ssdm name="xor_ln786_108"/></StgValue>
</operation>

<operation id="2387" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:417  %and_ln786_193 = and i1 %tmp_963, %xor_ln786_108

]]></Node>
<StgValue><ssdm name="and_ln786_193"/></StgValue>
</operation>

<operation id="2388" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:418  %xor_ln340_140 = xor i1 %tmp_963, %tmp_964

]]></Node>
<StgValue><ssdm name="xor_ln340_140"/></StgValue>
</operation>

<operation id="2389" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:419  %xor_ln340_111 = xor i1 %tmp_963, true

]]></Node>
<StgValue><ssdm name="xor_ln340_111"/></StgValue>
</operation>

<operation id="2390" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2345" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:420  %or_ln340_318 = or i1 %tmp_964, %xor_ln340_111

]]></Node>
<StgValue><ssdm name="or_ln340_318"/></StgValue>
</operation>

<operation id="2391" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:421  %select_ln340_112 = select i1 %xor_ln340_140, i12 2047, i12 %add_ln703_112

]]></Node>
<StgValue><ssdm name="select_ln340_112"/></StgValue>
</operation>

<operation id="2392" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2347" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:422  %select_ln388_91 = select i1 %and_ln786_193, i12 -2048, i12 %add_ln703_112

]]></Node>
<StgValue><ssdm name="select_ln388_91"/></StgValue>
</operation>

<operation id="2393" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:423  %linear_buf_22_V = select i1 %or_ln340_318, i12 %select_ln340_112, i12 %select_ln388_91

]]></Node>
<StgValue><ssdm name="linear_buf_22_V"/></StgValue>
</operation>

<operation id="2394" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:424  %sext_ln703_202 = sext i12 %linear_buf_23_V_188 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_202"/></StgValue>
</operation>

<operation id="2395" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:425  %fm_buf_V_23_load = load i12* %fm_buf_V_23_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_23_load"/></StgValue>
</operation>

<operation id="2396" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:426  %sext_ln703_203 = sext i12 %fm_buf_V_23_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_203"/></StgValue>
</operation>

<operation id="2397" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2352" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:427  %add_ln1192_186 = add nsw i13 %sext_ln703_202, %sext_ln703_203

]]></Node>
<StgValue><ssdm name="add_ln1192_186"/></StgValue>
</operation>

<operation id="2398" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:428  %tmp_965 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_186, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="2399" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2354" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:429  %add_ln703_113 = add i12 %linear_buf_23_V_188, %fm_buf_V_23_load

]]></Node>
<StgValue><ssdm name="add_ln703_113"/></StgValue>
</operation>

<operation id="2400" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:430  %tmp_966 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_113, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="2401" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:431  %xor_ln786_109 = xor i1 %tmp_966, true

]]></Node>
<StgValue><ssdm name="xor_ln786_109"/></StgValue>
</operation>

<operation id="2402" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:432  %and_ln786_194 = and i1 %tmp_965, %xor_ln786_109

]]></Node>
<StgValue><ssdm name="and_ln786_194"/></StgValue>
</operation>

<operation id="2403" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:433  %xor_ln340_142 = xor i1 %tmp_965, %tmp_966

]]></Node>
<StgValue><ssdm name="xor_ln340_142"/></StgValue>
</operation>

<operation id="2404" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2359" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:434  %xor_ln340_113 = xor i1 %tmp_965, true

]]></Node>
<StgValue><ssdm name="xor_ln340_113"/></StgValue>
</operation>

<operation id="2405" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:435  %or_ln340_319 = or i1 %tmp_966, %xor_ln340_113

]]></Node>
<StgValue><ssdm name="or_ln340_319"/></StgValue>
</operation>

<operation id="2406" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2361" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:436  %select_ln340_114 = select i1 %xor_ln340_142, i12 2047, i12 %add_ln703_113

]]></Node>
<StgValue><ssdm name="select_ln340_114"/></StgValue>
</operation>

<operation id="2407" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:437  %select_ln388_92 = select i1 %and_ln786_194, i12 -2048, i12 %add_ln703_113

]]></Node>
<StgValue><ssdm name="select_ln388_92"/></StgValue>
</operation>

<operation id="2408" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:438  %linear_buf_23_V = select i1 %or_ln340_319, i12 %select_ln340_114, i12 %select_ln388_92

]]></Node>
<StgValue><ssdm name="linear_buf_23_V"/></StgValue>
</operation>

<operation id="2409" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:439  %sext_ln703_204 = sext i12 %linear_buf_24_V_189 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_204"/></StgValue>
</operation>

<operation id="2410" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:440  %fm_buf_V_24_load = load i12* %fm_buf_V_24_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_24_load"/></StgValue>
</operation>

<operation id="2411" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2366" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:441  %sext_ln703_205 = sext i12 %fm_buf_V_24_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_205"/></StgValue>
</operation>

<operation id="2412" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:442  %add_ln1192_187 = add nsw i13 %sext_ln703_204, %sext_ln703_205

]]></Node>
<StgValue><ssdm name="add_ln1192_187"/></StgValue>
</operation>

<operation id="2413" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2368" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:443  %tmp_967 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_187, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="2414" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:444  %add_ln703_114 = add i12 %linear_buf_24_V_189, %fm_buf_V_24_load

]]></Node>
<StgValue><ssdm name="add_ln703_114"/></StgValue>
</operation>

<operation id="2415" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:445  %tmp_968 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_114, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="2416" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:446  %xor_ln786_110 = xor i1 %tmp_968, true

]]></Node>
<StgValue><ssdm name="xor_ln786_110"/></StgValue>
</operation>

<operation id="2417" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:447  %and_ln786_195 = and i1 %tmp_967, %xor_ln786_110

]]></Node>
<StgValue><ssdm name="and_ln786_195"/></StgValue>
</operation>

<operation id="2418" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2373" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:448  %xor_ln340_144 = xor i1 %tmp_967, %tmp_968

]]></Node>
<StgValue><ssdm name="xor_ln340_144"/></StgValue>
</operation>

<operation id="2419" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:449  %xor_ln340_115 = xor i1 %tmp_967, true

]]></Node>
<StgValue><ssdm name="xor_ln340_115"/></StgValue>
</operation>

<operation id="2420" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:450  %or_ln340_320 = or i1 %tmp_968, %xor_ln340_115

]]></Node>
<StgValue><ssdm name="or_ln340_320"/></StgValue>
</operation>

<operation id="2421" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:451  %select_ln340_116 = select i1 %xor_ln340_144, i12 2047, i12 %add_ln703_114

]]></Node>
<StgValue><ssdm name="select_ln340_116"/></StgValue>
</operation>

<operation id="2422" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:452  %select_ln388_93 = select i1 %and_ln786_195, i12 -2048, i12 %add_ln703_114

]]></Node>
<StgValue><ssdm name="select_ln388_93"/></StgValue>
</operation>

<operation id="2423" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:453  %linear_buf_24_V = select i1 %or_ln340_320, i12 %select_ln340_116, i12 %select_ln388_93

]]></Node>
<StgValue><ssdm name="linear_buf_24_V"/></StgValue>
</operation>

<operation id="2424" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:454  %sext_ln703_206 = sext i12 %linear_buf_25_V_190 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_206"/></StgValue>
</operation>

<operation id="2425" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2380" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:455  %fm_buf_V_25_load = load i12* %fm_buf_V_25_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_25_load"/></StgValue>
</operation>

<operation id="2426" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:456  %sext_ln703_207 = sext i12 %fm_buf_V_25_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_207"/></StgValue>
</operation>

<operation id="2427" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2382" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:457  %add_ln1192_188 = add nsw i13 %sext_ln703_206, %sext_ln703_207

]]></Node>
<StgValue><ssdm name="add_ln1192_188"/></StgValue>
</operation>

<operation id="2428" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:458  %tmp_969 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_188, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="2429" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:459  %add_ln703_115 = add i12 %linear_buf_25_V_190, %fm_buf_V_25_load

]]></Node>
<StgValue><ssdm name="add_ln703_115"/></StgValue>
</operation>

<operation id="2430" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:460  %tmp_970 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_115, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="2431" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:461  %xor_ln786_111 = xor i1 %tmp_970, true

]]></Node>
<StgValue><ssdm name="xor_ln786_111"/></StgValue>
</operation>

<operation id="2432" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2387" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:462  %and_ln786_196 = and i1 %tmp_969, %xor_ln786_111

]]></Node>
<StgValue><ssdm name="and_ln786_196"/></StgValue>
</operation>

<operation id="2433" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:463  %xor_ln340_146 = xor i1 %tmp_969, %tmp_970

]]></Node>
<StgValue><ssdm name="xor_ln340_146"/></StgValue>
</operation>

<operation id="2434" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2389" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:464  %xor_ln340_117 = xor i1 %tmp_969, true

]]></Node>
<StgValue><ssdm name="xor_ln340_117"/></StgValue>
</operation>

<operation id="2435" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:465  %or_ln340_321 = or i1 %tmp_970, %xor_ln340_117

]]></Node>
<StgValue><ssdm name="or_ln340_321"/></StgValue>
</operation>

<operation id="2436" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:466  %select_ln340_118 = select i1 %xor_ln340_146, i12 2047, i12 %add_ln703_115

]]></Node>
<StgValue><ssdm name="select_ln340_118"/></StgValue>
</operation>

<operation id="2437" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:467  %select_ln388_94 = select i1 %and_ln786_196, i12 -2048, i12 %add_ln703_115

]]></Node>
<StgValue><ssdm name="select_ln388_94"/></StgValue>
</operation>

<operation id="2438" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:468  %linear_buf_25_V = select i1 %or_ln340_321, i12 %select_ln340_118, i12 %select_ln388_94

]]></Node>
<StgValue><ssdm name="linear_buf_25_V"/></StgValue>
</operation>

<operation id="2439" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2394" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:469  %sext_ln703_208 = sext i12 %linear_buf_26_V_191 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_208"/></StgValue>
</operation>

<operation id="2440" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:470  %fm_buf_V_26_load = load i12* %fm_buf_V_26_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_26_load"/></StgValue>
</operation>

<operation id="2441" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2396" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:471  %sext_ln703_209 = sext i12 %fm_buf_V_26_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_209"/></StgValue>
</operation>

<operation id="2442" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:472  %add_ln1192_189 = add nsw i13 %sext_ln703_208, %sext_ln703_209

]]></Node>
<StgValue><ssdm name="add_ln1192_189"/></StgValue>
</operation>

<operation id="2443" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:473  %tmp_971 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_189, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="2444" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:474  %add_ln703_116 = add i12 %linear_buf_26_V_191, %fm_buf_V_26_load

]]></Node>
<StgValue><ssdm name="add_ln703_116"/></StgValue>
</operation>

<operation id="2445" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:475  %tmp_972 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_116, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="2446" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2401" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:476  %xor_ln786_112 = xor i1 %tmp_972, true

]]></Node>
<StgValue><ssdm name="xor_ln786_112"/></StgValue>
</operation>

<operation id="2447" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:477  %and_ln786_197 = and i1 %tmp_971, %xor_ln786_112

]]></Node>
<StgValue><ssdm name="and_ln786_197"/></StgValue>
</operation>

<operation id="2448" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2403" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:478  %xor_ln340_148 = xor i1 %tmp_971, %tmp_972

]]></Node>
<StgValue><ssdm name="xor_ln340_148"/></StgValue>
</operation>

<operation id="2449" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:479  %xor_ln340_119 = xor i1 %tmp_971, true

]]></Node>
<StgValue><ssdm name="xor_ln340_119"/></StgValue>
</operation>

<operation id="2450" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:480  %or_ln340_322 = or i1 %tmp_972, %xor_ln340_119

]]></Node>
<StgValue><ssdm name="or_ln340_322"/></StgValue>
</operation>

<operation id="2451" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:481  %select_ln340_120 = select i1 %xor_ln340_148, i12 2047, i12 %add_ln703_116

]]></Node>
<StgValue><ssdm name="select_ln340_120"/></StgValue>
</operation>

<operation id="2452" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:482  %select_ln388_95 = select i1 %and_ln786_197, i12 -2048, i12 %add_ln703_116

]]></Node>
<StgValue><ssdm name="select_ln388_95"/></StgValue>
</operation>

<operation id="2453" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2408" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:483  %linear_buf_26_V = select i1 %or_ln340_322, i12 %select_ln340_120, i12 %select_ln388_95

]]></Node>
<StgValue><ssdm name="linear_buf_26_V"/></StgValue>
</operation>

<operation id="2454" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:484  %sext_ln703_210 = sext i12 %linear_buf_27_V_192 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_210"/></StgValue>
</operation>

<operation id="2455" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2410" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:485  %fm_buf_V_27_load = load i12* %fm_buf_V_27_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_27_load"/></StgValue>
</operation>

<operation id="2456" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:486  %sext_ln703_211 = sext i12 %fm_buf_V_27_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_211"/></StgValue>
</operation>

<operation id="2457" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:487  %add_ln1192_190 = add nsw i13 %sext_ln703_210, %sext_ln703_211

]]></Node>
<StgValue><ssdm name="add_ln1192_190"/></StgValue>
</operation>

<operation id="2458" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:488  %tmp_973 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_190, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="2459" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:489  %add_ln703_117 = add i12 %linear_buf_27_V_192, %fm_buf_V_27_load

]]></Node>
<StgValue><ssdm name="add_ln703_117"/></StgValue>
</operation>

<operation id="2460" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2415" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:490  %tmp_974 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_117, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="2461" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:491  %xor_ln786_113 = xor i1 %tmp_974, true

]]></Node>
<StgValue><ssdm name="xor_ln786_113"/></StgValue>
</operation>

<operation id="2462" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2417" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:492  %and_ln786_198 = and i1 %tmp_973, %xor_ln786_113

]]></Node>
<StgValue><ssdm name="and_ln786_198"/></StgValue>
</operation>

<operation id="2463" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:493  %xor_ln340_150 = xor i1 %tmp_973, %tmp_974

]]></Node>
<StgValue><ssdm name="xor_ln340_150"/></StgValue>
</operation>

<operation id="2464" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:494  %xor_ln340_121 = xor i1 %tmp_973, true

]]></Node>
<StgValue><ssdm name="xor_ln340_121"/></StgValue>
</operation>

<operation id="2465" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:495  %or_ln340_323 = or i1 %tmp_974, %xor_ln340_121

]]></Node>
<StgValue><ssdm name="or_ln340_323"/></StgValue>
</operation>

<operation id="2466" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:496  %select_ln340_122 = select i1 %xor_ln340_150, i12 2047, i12 %add_ln703_117

]]></Node>
<StgValue><ssdm name="select_ln340_122"/></StgValue>
</operation>

<operation id="2467" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2422" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:497  %select_ln388_96 = select i1 %and_ln786_198, i12 -2048, i12 %add_ln703_117

]]></Node>
<StgValue><ssdm name="select_ln388_96"/></StgValue>
</operation>

<operation id="2468" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:498  %linear_buf_27_V = select i1 %or_ln340_323, i12 %select_ln340_122, i12 %select_ln388_96

]]></Node>
<StgValue><ssdm name="linear_buf_27_V"/></StgValue>
</operation>

<operation id="2469" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2424" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:499  %sext_ln703_212 = sext i12 %linear_buf_28_V_193 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_212"/></StgValue>
</operation>

<operation id="2470" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:500  %fm_buf_V_28_load = load i12* %fm_buf_V_28_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_28_load"/></StgValue>
</operation>

<operation id="2471" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:501  %sext_ln703_213 = sext i12 %fm_buf_V_28_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_213"/></StgValue>
</operation>

<operation id="2472" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:502  %add_ln1192_191 = add nsw i13 %sext_ln703_212, %sext_ln703_213

]]></Node>
<StgValue><ssdm name="add_ln1192_191"/></StgValue>
</operation>

<operation id="2473" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:503  %tmp_975 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_191, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="2474" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2429" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:504  %add_ln703_118 = add i12 %linear_buf_28_V_193, %fm_buf_V_28_load

]]></Node>
<StgValue><ssdm name="add_ln703_118"/></StgValue>
</operation>

<operation id="2475" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:505  %tmp_976 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_118, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="2476" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2431" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:506  %xor_ln786_114 = xor i1 %tmp_976, true

]]></Node>
<StgValue><ssdm name="xor_ln786_114"/></StgValue>
</operation>

<operation id="2477" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:507  %and_ln786_199 = and i1 %tmp_975, %xor_ln786_114

]]></Node>
<StgValue><ssdm name="and_ln786_199"/></StgValue>
</operation>

<operation id="2478" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:508  %xor_ln340_152 = xor i1 %tmp_975, %tmp_976

]]></Node>
<StgValue><ssdm name="xor_ln340_152"/></StgValue>
</operation>

<operation id="2479" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:509  %xor_ln340_123 = xor i1 %tmp_975, true

]]></Node>
<StgValue><ssdm name="xor_ln340_123"/></StgValue>
</operation>

<operation id="2480" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:510  %or_ln340_324 = or i1 %tmp_976, %xor_ln340_123

]]></Node>
<StgValue><ssdm name="or_ln340_324"/></StgValue>
</operation>

<operation id="2481" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2436" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:511  %select_ln340_124 = select i1 %xor_ln340_152, i12 2047, i12 %add_ln703_118

]]></Node>
<StgValue><ssdm name="select_ln340_124"/></StgValue>
</operation>

<operation id="2482" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:512  %select_ln388_97 = select i1 %and_ln786_199, i12 -2048, i12 %add_ln703_118

]]></Node>
<StgValue><ssdm name="select_ln388_97"/></StgValue>
</operation>

<operation id="2483" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2438" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:513  %linear_buf_28_V = select i1 %or_ln340_324, i12 %select_ln340_124, i12 %select_ln388_97

]]></Node>
<StgValue><ssdm name="linear_buf_28_V"/></StgValue>
</operation>

<operation id="2484" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:514  %sext_ln703_214 = sext i12 %linear_buf_29_V_194 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_214"/></StgValue>
</operation>

<operation id="2485" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:515  %fm_buf_V_29_load = load i12* %fm_buf_V_29_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_29_load"/></StgValue>
</operation>

<operation id="2486" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:516  %sext_ln703_215 = sext i12 %fm_buf_V_29_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_215"/></StgValue>
</operation>

<operation id="2487" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:517  %add_ln1192_192 = add nsw i13 %sext_ln703_214, %sext_ln703_215

]]></Node>
<StgValue><ssdm name="add_ln1192_192"/></StgValue>
</operation>

<operation id="2488" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2443" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:518  %tmp_977 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_192, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="2489" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:519  %add_ln703_119 = add i12 %linear_buf_29_V_194, %fm_buf_V_29_load

]]></Node>
<StgValue><ssdm name="add_ln703_119"/></StgValue>
</operation>

<operation id="2490" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2445" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:520  %tmp_978 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_119, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="2491" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:521  %xor_ln786_115 = xor i1 %tmp_978, true

]]></Node>
<StgValue><ssdm name="xor_ln786_115"/></StgValue>
</operation>

<operation id="2492" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:522  %and_ln786_200 = and i1 %tmp_977, %xor_ln786_115

]]></Node>
<StgValue><ssdm name="and_ln786_200"/></StgValue>
</operation>

<operation id="2493" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:523  %xor_ln340_154 = xor i1 %tmp_977, %tmp_978

]]></Node>
<StgValue><ssdm name="xor_ln340_154"/></StgValue>
</operation>

<operation id="2494" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:524  %xor_ln340_125 = xor i1 %tmp_977, true

]]></Node>
<StgValue><ssdm name="xor_ln340_125"/></StgValue>
</operation>

<operation id="2495" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2450" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:525  %or_ln340_325 = or i1 %tmp_978, %xor_ln340_125

]]></Node>
<StgValue><ssdm name="or_ln340_325"/></StgValue>
</operation>

<operation id="2496" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:526  %select_ln340_126 = select i1 %xor_ln340_154, i12 2047, i12 %add_ln703_119

]]></Node>
<StgValue><ssdm name="select_ln340_126"/></StgValue>
</operation>

<operation id="2497" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2452" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:527  %select_ln388_98 = select i1 %and_ln786_200, i12 -2048, i12 %add_ln703_119

]]></Node>
<StgValue><ssdm name="select_ln388_98"/></StgValue>
</operation>

<operation id="2498" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:528  %linear_buf_29_V = select i1 %or_ln340_325, i12 %select_ln340_126, i12 %select_ln388_98

]]></Node>
<StgValue><ssdm name="linear_buf_29_V"/></StgValue>
</operation>

<operation id="2499" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:529  %sext_ln703_216 = sext i12 %linear_buf_30_V_195 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_216"/></StgValue>
</operation>

<operation id="2500" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:530  %fm_buf_V_30_load = load i12* %fm_buf_V_30_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_30_load"/></StgValue>
</operation>

<operation id="2501" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:531  %sext_ln703_217 = sext i12 %fm_buf_V_30_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_217"/></StgValue>
</operation>

<operation id="2502" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2457" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:532  %add_ln1192_193 = add nsw i13 %sext_ln703_216, %sext_ln703_217

]]></Node>
<StgValue><ssdm name="add_ln1192_193"/></StgValue>
</operation>

<operation id="2503" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:533  %tmp_979 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_193, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="2504" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2459" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:534  %add_ln703_120 = add i12 %linear_buf_30_V_195, %fm_buf_V_30_load

]]></Node>
<StgValue><ssdm name="add_ln703_120"/></StgValue>
</operation>

<operation id="2505" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:535  %tmp_980 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_120, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="2506" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:536  %xor_ln786_116 = xor i1 %tmp_980, true

]]></Node>
<StgValue><ssdm name="xor_ln786_116"/></StgValue>
</operation>

<operation id="2507" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:537  %and_ln786_201 = and i1 %tmp_979, %xor_ln786_116

]]></Node>
<StgValue><ssdm name="and_ln786_201"/></StgValue>
</operation>

<operation id="2508" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:538  %xor_ln340_156 = xor i1 %tmp_979, %tmp_980

]]></Node>
<StgValue><ssdm name="xor_ln340_156"/></StgValue>
</operation>

<operation id="2509" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2464" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:539  %xor_ln340_127 = xor i1 %tmp_979, true

]]></Node>
<StgValue><ssdm name="xor_ln340_127"/></StgValue>
</operation>

<operation id="2510" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:540  %or_ln340_326 = or i1 %tmp_980, %xor_ln340_127

]]></Node>
<StgValue><ssdm name="or_ln340_326"/></StgValue>
</operation>

<operation id="2511" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2466" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:541  %select_ln340_128 = select i1 %xor_ln340_156, i12 2047, i12 %add_ln703_120

]]></Node>
<StgValue><ssdm name="select_ln340_128"/></StgValue>
</operation>

<operation id="2512" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:542  %select_ln388_99 = select i1 %and_ln786_201, i12 -2048, i12 %add_ln703_120

]]></Node>
<StgValue><ssdm name="select_ln388_99"/></StgValue>
</operation>

<operation id="2513" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:543  %linear_buf_30_V = select i1 %or_ln340_326, i12 %select_ln340_128, i12 %select_ln388_99

]]></Node>
<StgValue><ssdm name="linear_buf_30_V"/></StgValue>
</operation>

<operation id="2514" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:544  %sext_ln703_218 = sext i12 %linear_buf_31_V_196 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_218"/></StgValue>
</operation>

<operation id="2515" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:545  %fm_buf_V_31_load = load i12* %fm_buf_V_31_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_31_load"/></StgValue>
</operation>

<operation id="2516" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2471" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:546  %sext_ln703_219 = sext i12 %fm_buf_V_31_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_219"/></StgValue>
</operation>

<operation id="2517" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:547  %add_ln1192_194 = add nsw i13 %sext_ln703_218, %sext_ln703_219

]]></Node>
<StgValue><ssdm name="add_ln1192_194"/></StgValue>
</operation>

<operation id="2518" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2473" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:548  %tmp_981 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_194, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="2519" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:549  %add_ln703_121 = add i12 %linear_buf_31_V_196, %fm_buf_V_31_load

]]></Node>
<StgValue><ssdm name="add_ln703_121"/></StgValue>
</operation>

<operation id="2520" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:550  %tmp_982 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_121, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="2521" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:551  %xor_ln786_117 = xor i1 %tmp_982, true

]]></Node>
<StgValue><ssdm name="xor_ln786_117"/></StgValue>
</operation>

<operation id="2522" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:552  %and_ln786_202 = and i1 %tmp_981, %xor_ln786_117

]]></Node>
<StgValue><ssdm name="and_ln786_202"/></StgValue>
</operation>

<operation id="2523" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2478" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:553  %xor_ln340_158 = xor i1 %tmp_981, %tmp_982

]]></Node>
<StgValue><ssdm name="xor_ln340_158"/></StgValue>
</operation>

<operation id="2524" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:554  %xor_ln340_129 = xor i1 %tmp_981, true

]]></Node>
<StgValue><ssdm name="xor_ln340_129"/></StgValue>
</operation>

<operation id="2525" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2480" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:555  %or_ln340_327 = or i1 %tmp_982, %xor_ln340_129

]]></Node>
<StgValue><ssdm name="or_ln340_327"/></StgValue>
</operation>

<operation id="2526" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:556  %select_ln340_130 = select i1 %xor_ln340_158, i12 2047, i12 %add_ln703_121

]]></Node>
<StgValue><ssdm name="select_ln340_130"/></StgValue>
</operation>

<operation id="2527" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:557  %select_ln388_100 = select i1 %and_ln786_202, i12 -2048, i12 %add_ln703_121

]]></Node>
<StgValue><ssdm name="select_ln388_100"/></StgValue>
</operation>

<operation id="2528" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:558  %linear_buf_31_V = select i1 %or_ln340_327, i12 %select_ln340_130, i12 %select_ln388_100

]]></Node>
<StgValue><ssdm name="linear_buf_31_V"/></StgValue>
</operation>

<operation id="2529" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:559  %sext_ln703_220 = sext i12 %linear_buf_32_V_197 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_220"/></StgValue>
</operation>

<operation id="2530" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2485" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:560  %fm_buf_V_32_load = load i12* %fm_buf_V_32_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_32_load"/></StgValue>
</operation>

<operation id="2531" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:561  %sext_ln703_221 = sext i12 %fm_buf_V_32_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_221"/></StgValue>
</operation>

<operation id="2532" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2487" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:562  %add_ln1192_195 = add nsw i13 %sext_ln703_220, %sext_ln703_221

]]></Node>
<StgValue><ssdm name="add_ln1192_195"/></StgValue>
</operation>

<operation id="2533" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:563  %tmp_983 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_195, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="2534" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:564  %add_ln703_122 = add i12 %linear_buf_32_V_197, %fm_buf_V_32_load

]]></Node>
<StgValue><ssdm name="add_ln703_122"/></StgValue>
</operation>

<operation id="2535" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:565  %tmp_984 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_122, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_984"/></StgValue>
</operation>

<operation id="2536" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:566  %xor_ln786_118 = xor i1 %tmp_984, true

]]></Node>
<StgValue><ssdm name="xor_ln786_118"/></StgValue>
</operation>

<operation id="2537" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2492" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:567  %and_ln786_203 = and i1 %tmp_983, %xor_ln786_118

]]></Node>
<StgValue><ssdm name="and_ln786_203"/></StgValue>
</operation>

<operation id="2538" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:568  %xor_ln340_160 = xor i1 %tmp_983, %tmp_984

]]></Node>
<StgValue><ssdm name="xor_ln340_160"/></StgValue>
</operation>

<operation id="2539" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2494" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:569  %xor_ln340_131 = xor i1 %tmp_983, true

]]></Node>
<StgValue><ssdm name="xor_ln340_131"/></StgValue>
</operation>

<operation id="2540" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:570  %or_ln340_328 = or i1 %tmp_984, %xor_ln340_131

]]></Node>
<StgValue><ssdm name="or_ln340_328"/></StgValue>
</operation>

<operation id="2541" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:571  %select_ln340_132 = select i1 %xor_ln340_160, i12 2047, i12 %add_ln703_122

]]></Node>
<StgValue><ssdm name="select_ln340_132"/></StgValue>
</operation>

<operation id="2542" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:572  %select_ln388_101 = select i1 %and_ln786_203, i12 -2048, i12 %add_ln703_122

]]></Node>
<StgValue><ssdm name="select_ln388_101"/></StgValue>
</operation>

<operation id="2543" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:573  %linear_buf_32_V = select i1 %or_ln340_328, i12 %select_ln340_132, i12 %select_ln388_101

]]></Node>
<StgValue><ssdm name="linear_buf_32_V"/></StgValue>
</operation>

<operation id="2544" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2499" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:574  %sext_ln703_222 = sext i12 %linear_buf_33_V_198 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_222"/></StgValue>
</operation>

<operation id="2545" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:575  %fm_buf_V_33_load = load i12* %fm_buf_V_33_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_33_load"/></StgValue>
</operation>

<operation id="2546" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2501" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:576  %sext_ln703_223 = sext i12 %fm_buf_V_33_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_223"/></StgValue>
</operation>

<operation id="2547" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:577  %add_ln1192_196 = add nsw i13 %sext_ln703_222, %sext_ln703_223

]]></Node>
<StgValue><ssdm name="add_ln1192_196"/></StgValue>
</operation>

<operation id="2548" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:578  %tmp_985 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_196, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="2549" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:579  %add_ln703_123 = add i12 %linear_buf_33_V_198, %fm_buf_V_33_load

]]></Node>
<StgValue><ssdm name="add_ln703_123"/></StgValue>
</operation>

<operation id="2550" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:580  %tmp_986 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_123, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_986"/></StgValue>
</operation>

<operation id="2551" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2506" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:581  %xor_ln786_119 = xor i1 %tmp_986, true

]]></Node>
<StgValue><ssdm name="xor_ln786_119"/></StgValue>
</operation>

<operation id="2552" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:582  %and_ln786_204 = and i1 %tmp_985, %xor_ln786_119

]]></Node>
<StgValue><ssdm name="and_ln786_204"/></StgValue>
</operation>

<operation id="2553" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2508" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:583  %xor_ln340_162 = xor i1 %tmp_985, %tmp_986

]]></Node>
<StgValue><ssdm name="xor_ln340_162"/></StgValue>
</operation>

<operation id="2554" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:584  %xor_ln340_133 = xor i1 %tmp_985, true

]]></Node>
<StgValue><ssdm name="xor_ln340_133"/></StgValue>
</operation>

<operation id="2555" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:585  %or_ln340_329 = or i1 %tmp_986, %xor_ln340_133

]]></Node>
<StgValue><ssdm name="or_ln340_329"/></StgValue>
</operation>

<operation id="2556" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:586  %select_ln340_134 = select i1 %xor_ln340_162, i12 2047, i12 %add_ln703_123

]]></Node>
<StgValue><ssdm name="select_ln340_134"/></StgValue>
</operation>

<operation id="2557" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:587  %select_ln388_102 = select i1 %and_ln786_204, i12 -2048, i12 %add_ln703_123

]]></Node>
<StgValue><ssdm name="select_ln388_102"/></StgValue>
</operation>

<operation id="2558" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2513" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:588  %linear_buf_33_V = select i1 %or_ln340_329, i12 %select_ln340_134, i12 %select_ln388_102

]]></Node>
<StgValue><ssdm name="linear_buf_33_V"/></StgValue>
</operation>

<operation id="2559" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:589  %sext_ln703_224 = sext i12 %linear_buf_34_V_199 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_224"/></StgValue>
</operation>

<operation id="2560" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2515" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:590  %fm_buf_V_34_load = load i12* %fm_buf_V_34_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_34_load"/></StgValue>
</operation>

<operation id="2561" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:591  %sext_ln703_225 = sext i12 %fm_buf_V_34_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_225"/></StgValue>
</operation>

<operation id="2562" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:592  %add_ln1192_197 = add nsw i13 %sext_ln703_224, %sext_ln703_225

]]></Node>
<StgValue><ssdm name="add_ln1192_197"/></StgValue>
</operation>

<operation id="2563" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:593  %tmp_987 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_197, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_987"/></StgValue>
</operation>

<operation id="2564" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:594  %add_ln703_124 = add i12 %linear_buf_34_V_199, %fm_buf_V_34_load

]]></Node>
<StgValue><ssdm name="add_ln703_124"/></StgValue>
</operation>

<operation id="2565" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2520" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:595  %tmp_988 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_124, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="2566" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:596  %xor_ln786_120 = xor i1 %tmp_988, true

]]></Node>
<StgValue><ssdm name="xor_ln786_120"/></StgValue>
</operation>

<operation id="2567" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2522" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:597  %and_ln786_205 = and i1 %tmp_987, %xor_ln786_120

]]></Node>
<StgValue><ssdm name="and_ln786_205"/></StgValue>
</operation>

<operation id="2568" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:598  %xor_ln340_164 = xor i1 %tmp_987, %tmp_988

]]></Node>
<StgValue><ssdm name="xor_ln340_164"/></StgValue>
</operation>

<operation id="2569" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:599  %xor_ln340_135 = xor i1 %tmp_987, true

]]></Node>
<StgValue><ssdm name="xor_ln340_135"/></StgValue>
</operation>

<operation id="2570" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:600  %or_ln340_330 = or i1 %tmp_988, %xor_ln340_135

]]></Node>
<StgValue><ssdm name="or_ln340_330"/></StgValue>
</operation>

<operation id="2571" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:601  %select_ln340_136 = select i1 %xor_ln340_164, i12 2047, i12 %add_ln703_124

]]></Node>
<StgValue><ssdm name="select_ln340_136"/></StgValue>
</operation>

<operation id="2572" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2527" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:602  %select_ln388_103 = select i1 %and_ln786_205, i12 -2048, i12 %add_ln703_124

]]></Node>
<StgValue><ssdm name="select_ln388_103"/></StgValue>
</operation>

<operation id="2573" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:603  %linear_buf_34_V = select i1 %or_ln340_330, i12 %select_ln340_136, i12 %select_ln388_103

]]></Node>
<StgValue><ssdm name="linear_buf_34_V"/></StgValue>
</operation>

<operation id="2574" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2529" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:604  %sext_ln703_226 = sext i12 %linear_buf_35_V_1100 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_226"/></StgValue>
</operation>

<operation id="2575" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:605  %fm_buf_V_35_load = load i12* %fm_buf_V_35_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_35_load"/></StgValue>
</operation>

<operation id="2576" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:606  %sext_ln703_227 = sext i12 %fm_buf_V_35_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_227"/></StgValue>
</operation>

<operation id="2577" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:607  %add_ln1192_198 = add nsw i13 %sext_ln703_226, %sext_ln703_227

]]></Node>
<StgValue><ssdm name="add_ln1192_198"/></StgValue>
</operation>

<operation id="2578" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:608  %tmp_989 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_198, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_989"/></StgValue>
</operation>

<operation id="2579" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2534" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:609  %add_ln703_125 = add i12 %linear_buf_35_V_1100, %fm_buf_V_35_load

]]></Node>
<StgValue><ssdm name="add_ln703_125"/></StgValue>
</operation>

<operation id="2580" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:610  %tmp_990 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_125, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_990"/></StgValue>
</operation>

<operation id="2581" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2536" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:611  %xor_ln786_121 = xor i1 %tmp_990, true

]]></Node>
<StgValue><ssdm name="xor_ln786_121"/></StgValue>
</operation>

<operation id="2582" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:612  %and_ln786_206 = and i1 %tmp_989, %xor_ln786_121

]]></Node>
<StgValue><ssdm name="and_ln786_206"/></StgValue>
</operation>

<operation id="2583" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:613  %xor_ln340_166 = xor i1 %tmp_989, %tmp_990

]]></Node>
<StgValue><ssdm name="xor_ln340_166"/></StgValue>
</operation>

<operation id="2584" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:614  %xor_ln340_137 = xor i1 %tmp_989, true

]]></Node>
<StgValue><ssdm name="xor_ln340_137"/></StgValue>
</operation>

<operation id="2585" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:615  %or_ln340_331 = or i1 %tmp_990, %xor_ln340_137

]]></Node>
<StgValue><ssdm name="or_ln340_331"/></StgValue>
</operation>

<operation id="2586" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:616  %select_ln340_138 = select i1 %xor_ln340_166, i12 2047, i12 %add_ln703_125

]]></Node>
<StgValue><ssdm name="select_ln340_138"/></StgValue>
</operation>

<operation id="2587" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:617  %select_ln388_104 = select i1 %and_ln786_206, i12 -2048, i12 %add_ln703_125

]]></Node>
<StgValue><ssdm name="select_ln388_104"/></StgValue>
</operation>

<operation id="2588" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:618  %linear_buf_35_V = select i1 %or_ln340_331, i12 %select_ln340_138, i12 %select_ln388_104

]]></Node>
<StgValue><ssdm name="linear_buf_35_V"/></StgValue>
</operation>

<operation id="2589" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:619  %sext_ln703_228 = sext i12 %linear_buf_36_V_1101 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_228"/></StgValue>
</operation>

<operation id="2590" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:620  %fm_buf_V_36_load = load i12* %fm_buf_V_36_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_36_load"/></StgValue>
</operation>

<operation id="2591" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:621  %sext_ln703_229 = sext i12 %fm_buf_V_36_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_229"/></StgValue>
</operation>

<operation id="2592" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:622  %add_ln1192_199 = add nsw i13 %sext_ln703_228, %sext_ln703_229

]]></Node>
<StgValue><ssdm name="add_ln1192_199"/></StgValue>
</operation>

<operation id="2593" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:623  %tmp_991 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_199, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_991"/></StgValue>
</operation>

<operation id="2594" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:624  %add_ln703_126 = add i12 %linear_buf_36_V_1101, %fm_buf_V_36_load

]]></Node>
<StgValue><ssdm name="add_ln703_126"/></StgValue>
</operation>

<operation id="2595" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:625  %tmp_992 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_126, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_992"/></StgValue>
</operation>

<operation id="2596" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:626  %xor_ln786_122 = xor i1 %tmp_992, true

]]></Node>
<StgValue><ssdm name="xor_ln786_122"/></StgValue>
</operation>

<operation id="2597" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:627  %and_ln786_207 = and i1 %tmp_991, %xor_ln786_122

]]></Node>
<StgValue><ssdm name="and_ln786_207"/></StgValue>
</operation>

<operation id="2598" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:628  %xor_ln340_168 = xor i1 %tmp_991, %tmp_992

]]></Node>
<StgValue><ssdm name="xor_ln340_168"/></StgValue>
</operation>

<operation id="2599" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:629  %xor_ln340_139 = xor i1 %tmp_991, true

]]></Node>
<StgValue><ssdm name="xor_ln340_139"/></StgValue>
</operation>

<operation id="2600" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:630  %or_ln340_332 = or i1 %tmp_992, %xor_ln340_139

]]></Node>
<StgValue><ssdm name="or_ln340_332"/></StgValue>
</operation>

<operation id="2601" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:631  %select_ln340_140 = select i1 %xor_ln340_168, i12 2047, i12 %add_ln703_126

]]></Node>
<StgValue><ssdm name="select_ln340_140"/></StgValue>
</operation>

<operation id="2602" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2557" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:632  %select_ln388_105 = select i1 %and_ln786_207, i12 -2048, i12 %add_ln703_126

]]></Node>
<StgValue><ssdm name="select_ln388_105"/></StgValue>
</operation>

<operation id="2603" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:633  %linear_buf_36_V = select i1 %or_ln340_332, i12 %select_ln340_140, i12 %select_ln388_105

]]></Node>
<StgValue><ssdm name="linear_buf_36_V"/></StgValue>
</operation>

<operation id="2604" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:634  %sext_ln703_230 = sext i12 %linear_buf_37_V_1102 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_230"/></StgValue>
</operation>

<operation id="2605" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:635  %fm_buf_V_37_load = load i12* %fm_buf_V_37_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_37_load"/></StgValue>
</operation>

<operation id="2606" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:636  %sext_ln703_231 = sext i12 %fm_buf_V_37_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_231"/></StgValue>
</operation>

<operation id="2607" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:637  %add_ln1192_200 = add nsw i13 %sext_ln703_230, %sext_ln703_231

]]></Node>
<StgValue><ssdm name="add_ln1192_200"/></StgValue>
</operation>

<operation id="2608" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:638  %tmp_993 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_200, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="2609" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:639  %add_ln703_127 = add i12 %linear_buf_37_V_1102, %fm_buf_V_37_load

]]></Node>
<StgValue><ssdm name="add_ln703_127"/></StgValue>
</operation>

<operation id="2610" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:640  %tmp_994 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_127, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_994"/></StgValue>
</operation>

<operation id="2611" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:641  %xor_ln786_123 = xor i1 %tmp_994, true

]]></Node>
<StgValue><ssdm name="xor_ln786_123"/></StgValue>
</operation>

<operation id="2612" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:642  %and_ln786_208 = and i1 %tmp_993, %xor_ln786_123

]]></Node>
<StgValue><ssdm name="and_ln786_208"/></StgValue>
</operation>

<operation id="2613" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:643  %xor_ln340_170 = xor i1 %tmp_993, %tmp_994

]]></Node>
<StgValue><ssdm name="xor_ln340_170"/></StgValue>
</operation>

<operation id="2614" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:644  %xor_ln340_141 = xor i1 %tmp_993, true

]]></Node>
<StgValue><ssdm name="xor_ln340_141"/></StgValue>
</operation>

<operation id="2615" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:645  %or_ln340_333 = or i1 %tmp_994, %xor_ln340_141

]]></Node>
<StgValue><ssdm name="or_ln340_333"/></StgValue>
</operation>

<operation id="2616" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:646  %select_ln340_142 = select i1 %xor_ln340_170, i12 2047, i12 %add_ln703_127

]]></Node>
<StgValue><ssdm name="select_ln340_142"/></StgValue>
</operation>

<operation id="2617" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:647  %select_ln388_106 = select i1 %and_ln786_208, i12 -2048, i12 %add_ln703_127

]]></Node>
<StgValue><ssdm name="select_ln388_106"/></StgValue>
</operation>

<operation id="2618" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:648  %linear_buf_37_V = select i1 %or_ln340_333, i12 %select_ln340_142, i12 %select_ln388_106

]]></Node>
<StgValue><ssdm name="linear_buf_37_V"/></StgValue>
</operation>

<operation id="2619" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:649  %sext_ln703_232 = sext i12 %linear_buf_38_V_1103 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_232"/></StgValue>
</operation>

<operation id="2620" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:650  %fm_buf_V_38_load = load i12* %fm_buf_V_38_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_38_load"/></StgValue>
</operation>

<operation id="2621" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2576" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:651  %sext_ln703_233 = sext i12 %fm_buf_V_38_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_233"/></StgValue>
</operation>

<operation id="2622" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:652  %add_ln1192_201 = add nsw i13 %sext_ln703_232, %sext_ln703_233

]]></Node>
<StgValue><ssdm name="add_ln1192_201"/></StgValue>
</operation>

<operation id="2623" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:653  %tmp_995 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_201, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_995"/></StgValue>
</operation>

<operation id="2624" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2579" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:654  %add_ln703_128 = add i12 %linear_buf_38_V_1103, %fm_buf_V_38_load

]]></Node>
<StgValue><ssdm name="add_ln703_128"/></StgValue>
</operation>

<operation id="2625" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:655  %tmp_996 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_128, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_996"/></StgValue>
</operation>

<operation id="2626" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:656  %xor_ln786_124 = xor i1 %tmp_996, true

]]></Node>
<StgValue><ssdm name="xor_ln786_124"/></StgValue>
</operation>

<operation id="2627" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:657  %and_ln786_209 = and i1 %tmp_995, %xor_ln786_124

]]></Node>
<StgValue><ssdm name="and_ln786_209"/></StgValue>
</operation>

<operation id="2628" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:658  %xor_ln340_172 = xor i1 %tmp_995, %tmp_996

]]></Node>
<StgValue><ssdm name="xor_ln340_172"/></StgValue>
</operation>

<operation id="2629" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2584" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:659  %xor_ln340_143 = xor i1 %tmp_995, true

]]></Node>
<StgValue><ssdm name="xor_ln340_143"/></StgValue>
</operation>

<operation id="2630" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:660  %or_ln340_334 = or i1 %tmp_996, %xor_ln340_143

]]></Node>
<StgValue><ssdm name="or_ln340_334"/></StgValue>
</operation>

<operation id="2631" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2586" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:661  %select_ln340_144 = select i1 %xor_ln340_172, i12 2047, i12 %add_ln703_128

]]></Node>
<StgValue><ssdm name="select_ln340_144"/></StgValue>
</operation>

<operation id="2632" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:662  %select_ln388_107 = select i1 %and_ln786_209, i12 -2048, i12 %add_ln703_128

]]></Node>
<StgValue><ssdm name="select_ln388_107"/></StgValue>
</operation>

<operation id="2633" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2588" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:663  %linear_buf_38_V = select i1 %or_ln340_334, i12 %select_ln340_144, i12 %select_ln388_107

]]></Node>
<StgValue><ssdm name="linear_buf_38_V"/></StgValue>
</operation>

<operation id="2634" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:664  %sext_ln703_234 = sext i12 %linear_buf_39_V_1104 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_234"/></StgValue>
</operation>

<operation id="2635" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:665  %fm_buf_V_39_load = load i12* %fm_buf_V_39_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_39_load"/></StgValue>
</operation>

<operation id="2636" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:666  %sext_ln703_235 = sext i12 %fm_buf_V_39_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_235"/></StgValue>
</operation>

<operation id="2637" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:667  %add_ln1192_202 = add nsw i13 %sext_ln703_234, %sext_ln703_235

]]></Node>
<StgValue><ssdm name="add_ln1192_202"/></StgValue>
</operation>

<operation id="2638" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:668  %tmp_997 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_202, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_997"/></StgValue>
</operation>

<operation id="2639" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:669  %add_ln703_129 = add i12 %linear_buf_39_V_1104, %fm_buf_V_39_load

]]></Node>
<StgValue><ssdm name="add_ln703_129"/></StgValue>
</operation>

<operation id="2640" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:670  %tmp_998 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_129, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_998"/></StgValue>
</operation>

<operation id="2641" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:671  %xor_ln786_125 = xor i1 %tmp_998, true

]]></Node>
<StgValue><ssdm name="xor_ln786_125"/></StgValue>
</operation>

<operation id="2642" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:672  %and_ln786_210 = and i1 %tmp_997, %xor_ln786_125

]]></Node>
<StgValue><ssdm name="and_ln786_210"/></StgValue>
</operation>

<operation id="2643" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:673  %xor_ln340_174 = xor i1 %tmp_997, %tmp_998

]]></Node>
<StgValue><ssdm name="xor_ln340_174"/></StgValue>
</operation>

<operation id="2644" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:674  %xor_ln340_145 = xor i1 %tmp_997, true

]]></Node>
<StgValue><ssdm name="xor_ln340_145"/></StgValue>
</operation>

<operation id="2645" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:675  %or_ln340_335 = or i1 %tmp_998, %xor_ln340_145

]]></Node>
<StgValue><ssdm name="or_ln340_335"/></StgValue>
</operation>

<operation id="2646" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:676  %select_ln340_146 = select i1 %xor_ln340_174, i12 2047, i12 %add_ln703_129

]]></Node>
<StgValue><ssdm name="select_ln340_146"/></StgValue>
</operation>

<operation id="2647" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:677  %select_ln388_108 = select i1 %and_ln786_210, i12 -2048, i12 %add_ln703_129

]]></Node>
<StgValue><ssdm name="select_ln388_108"/></StgValue>
</operation>

<operation id="2648" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:678  %linear_buf_39_V = select i1 %or_ln340_335, i12 %select_ln340_146, i12 %select_ln388_108

]]></Node>
<StgValue><ssdm name="linear_buf_39_V"/></StgValue>
</operation>

<operation id="2649" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:679  %sext_ln703_236 = sext i12 %linear_buf_40_V_1105 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_236"/></StgValue>
</operation>

<operation id="2650" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:680  %fm_buf_V_40_load = load i12* %fm_buf_V_40_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_40_load"/></StgValue>
</operation>

<operation id="2651" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:681  %sext_ln703_237 = sext i12 %fm_buf_V_40_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_237"/></StgValue>
</operation>

<operation id="2652" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2607" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:682  %add_ln1192_203 = add nsw i13 %sext_ln703_236, %sext_ln703_237

]]></Node>
<StgValue><ssdm name="add_ln1192_203"/></StgValue>
</operation>

<operation id="2653" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:683  %tmp_999 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_203, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_999"/></StgValue>
</operation>

<operation id="2654" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:684  %add_ln703_130 = add i12 %linear_buf_40_V_1105, %fm_buf_V_40_load

]]></Node>
<StgValue><ssdm name="add_ln703_130"/></StgValue>
</operation>

<operation id="2655" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2610" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:685  %tmp_1000 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_130, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1000"/></StgValue>
</operation>

<operation id="2656" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:686  %xor_ln786_126 = xor i1 %tmp_1000, true

]]></Node>
<StgValue><ssdm name="xor_ln786_126"/></StgValue>
</operation>

<operation id="2657" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:687  %and_ln786_211 = and i1 %tmp_999, %xor_ln786_126

]]></Node>
<StgValue><ssdm name="and_ln786_211"/></StgValue>
</operation>

<operation id="2658" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:688  %xor_ln340_176 = xor i1 %tmp_999, %tmp_1000

]]></Node>
<StgValue><ssdm name="xor_ln340_176"/></StgValue>
</operation>

<operation id="2659" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:689  %xor_ln340_147 = xor i1 %tmp_999, true

]]></Node>
<StgValue><ssdm name="xor_ln340_147"/></StgValue>
</operation>

<operation id="2660" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2615" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:690  %or_ln340_336 = or i1 %tmp_1000, %xor_ln340_147

]]></Node>
<StgValue><ssdm name="or_ln340_336"/></StgValue>
</operation>

<operation id="2661" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:691  %select_ln340_148 = select i1 %xor_ln340_176, i12 2047, i12 %add_ln703_130

]]></Node>
<StgValue><ssdm name="select_ln340_148"/></StgValue>
</operation>

<operation id="2662" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2617" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:692  %select_ln388_109 = select i1 %and_ln786_211, i12 -2048, i12 %add_ln703_130

]]></Node>
<StgValue><ssdm name="select_ln388_109"/></StgValue>
</operation>

<operation id="2663" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:693  %linear_buf_40_V = select i1 %or_ln340_336, i12 %select_ln340_148, i12 %select_ln388_109

]]></Node>
<StgValue><ssdm name="linear_buf_40_V"/></StgValue>
</operation>

<operation id="2664" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2619" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:694  %sext_ln703_238 = sext i12 %linear_buf_41_V_1106 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_238"/></StgValue>
</operation>

<operation id="2665" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:695  %fm_buf_V_41_load = load i12* %fm_buf_V_41_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_41_load"/></StgValue>
</operation>

<operation id="2666" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:696  %sext_ln703_239 = sext i12 %fm_buf_V_41_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_239"/></StgValue>
</operation>

<operation id="2667" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:697  %add_ln1192_204 = add nsw i13 %sext_ln703_238, %sext_ln703_239

]]></Node>
<StgValue><ssdm name="add_ln1192_204"/></StgValue>
</operation>

<operation id="2668" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:698  %tmp_1001 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_204, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1001"/></StgValue>
</operation>

<operation id="2669" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:699  %add_ln703_131 = add i12 %linear_buf_41_V_1106, %fm_buf_V_41_load

]]></Node>
<StgValue><ssdm name="add_ln703_131"/></StgValue>
</operation>

<operation id="2670" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:700  %tmp_1002 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_131, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="2671" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:701  %xor_ln786_127 = xor i1 %tmp_1002, true

]]></Node>
<StgValue><ssdm name="xor_ln786_127"/></StgValue>
</operation>

<operation id="2672" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:702  %and_ln786_212 = and i1 %tmp_1001, %xor_ln786_127

]]></Node>
<StgValue><ssdm name="and_ln786_212"/></StgValue>
</operation>

<operation id="2673" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:703  %xor_ln340_178 = xor i1 %tmp_1001, %tmp_1002

]]></Node>
<StgValue><ssdm name="xor_ln340_178"/></StgValue>
</operation>

<operation id="2674" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:704  %xor_ln340_149 = xor i1 %tmp_1001, true

]]></Node>
<StgValue><ssdm name="xor_ln340_149"/></StgValue>
</operation>

<operation id="2675" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:705  %or_ln340_337 = or i1 %tmp_1002, %xor_ln340_149

]]></Node>
<StgValue><ssdm name="or_ln340_337"/></StgValue>
</operation>

<operation id="2676" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:706  %select_ln340_150 = select i1 %xor_ln340_178, i12 2047, i12 %add_ln703_131

]]></Node>
<StgValue><ssdm name="select_ln340_150"/></StgValue>
</operation>

<operation id="2677" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:707  %select_ln388_110 = select i1 %and_ln786_212, i12 -2048, i12 %add_ln703_131

]]></Node>
<StgValue><ssdm name="select_ln388_110"/></StgValue>
</operation>

<operation id="2678" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:708  %linear_buf_41_V = select i1 %or_ln340_337, i12 %select_ln340_150, i12 %select_ln388_110

]]></Node>
<StgValue><ssdm name="linear_buf_41_V"/></StgValue>
</operation>

<operation id="2679" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:709  %sext_ln703_240 = sext i12 %linear_buf_42_V_1107 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_240"/></StgValue>
</operation>

<operation id="2680" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:710  %fm_buf_V_42_load = load i12* %fm_buf_V_42_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_42_load"/></StgValue>
</operation>

<operation id="2681" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:711  %sext_ln703_241 = sext i12 %fm_buf_V_42_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_241"/></StgValue>
</operation>

<operation id="2682" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:712  %add_ln1192_205 = add nsw i13 %sext_ln703_240, %sext_ln703_241

]]></Node>
<StgValue><ssdm name="add_ln1192_205"/></StgValue>
</operation>

<operation id="2683" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2638" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:713  %tmp_1003 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_205, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1003"/></StgValue>
</operation>

<operation id="2684" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:714  %add_ln703_132 = add i12 %linear_buf_42_V_1107, %fm_buf_V_42_load

]]></Node>
<StgValue><ssdm name="add_ln703_132"/></StgValue>
</operation>

<operation id="2685" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:715  %tmp_1004 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_132, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="2686" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2641" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:716  %xor_ln786_128 = xor i1 %tmp_1004, true

]]></Node>
<StgValue><ssdm name="xor_ln786_128"/></StgValue>
</operation>

<operation id="2687" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:717  %and_ln786_213 = and i1 %tmp_1003, %xor_ln786_128

]]></Node>
<StgValue><ssdm name="and_ln786_213"/></StgValue>
</operation>

<operation id="2688" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:718  %xor_ln340_180 = xor i1 %tmp_1003, %tmp_1004

]]></Node>
<StgValue><ssdm name="xor_ln340_180"/></StgValue>
</operation>

<operation id="2689" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:719  %xor_ln340_151 = xor i1 %tmp_1003, true

]]></Node>
<StgValue><ssdm name="xor_ln340_151"/></StgValue>
</operation>

<operation id="2690" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:720  %or_ln340_338 = or i1 %tmp_1004, %xor_ln340_151

]]></Node>
<StgValue><ssdm name="or_ln340_338"/></StgValue>
</operation>

<operation id="2691" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2646" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:721  %select_ln340_152 = select i1 %xor_ln340_180, i12 2047, i12 %add_ln703_132

]]></Node>
<StgValue><ssdm name="select_ln340_152"/></StgValue>
</operation>

<operation id="2692" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:722  %select_ln388_111 = select i1 %and_ln786_213, i12 -2048, i12 %add_ln703_132

]]></Node>
<StgValue><ssdm name="select_ln388_111"/></StgValue>
</operation>

<operation id="2693" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2648" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:723  %linear_buf_42_V = select i1 %or_ln340_338, i12 %select_ln340_152, i12 %select_ln388_111

]]></Node>
<StgValue><ssdm name="linear_buf_42_V"/></StgValue>
</operation>

<operation id="2694" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:724  %sext_ln703_242 = sext i12 %linear_buf_43_V_1108 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_242"/></StgValue>
</operation>

<operation id="2695" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2650" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:725  %fm_buf_V_43_load = load i12* %fm_buf_V_43_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_43_load"/></StgValue>
</operation>

<operation id="2696" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:726  %sext_ln703_243 = sext i12 %fm_buf_V_43_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_243"/></StgValue>
</operation>

<operation id="2697" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:727  %add_ln1192_206 = add nsw i13 %sext_ln703_242, %sext_ln703_243

]]></Node>
<StgValue><ssdm name="add_ln1192_206"/></StgValue>
</operation>

<operation id="2698" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:728  %tmp_1005 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_206, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="2699" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:729  %add_ln703_133 = add i12 %linear_buf_43_V_1108, %fm_buf_V_43_load

]]></Node>
<StgValue><ssdm name="add_ln703_133"/></StgValue>
</operation>

<operation id="2700" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:730  %tmp_1006 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_133, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="2701" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:731  %xor_ln786_129 = xor i1 %tmp_1006, true

]]></Node>
<StgValue><ssdm name="xor_ln786_129"/></StgValue>
</operation>

<operation id="2702" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:732  %and_ln786_214 = and i1 %tmp_1005, %xor_ln786_129

]]></Node>
<StgValue><ssdm name="and_ln786_214"/></StgValue>
</operation>

<operation id="2703" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:733  %xor_ln340_182 = xor i1 %tmp_1005, %tmp_1006

]]></Node>
<StgValue><ssdm name="xor_ln340_182"/></StgValue>
</operation>

<operation id="2704" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:734  %xor_ln340_153 = xor i1 %tmp_1005, true

]]></Node>
<StgValue><ssdm name="xor_ln340_153"/></StgValue>
</operation>

<operation id="2705" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:735  %or_ln340_339 = or i1 %tmp_1006, %xor_ln340_153

]]></Node>
<StgValue><ssdm name="or_ln340_339"/></StgValue>
</operation>

<operation id="2706" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:736  %select_ln340_154 = select i1 %xor_ln340_182, i12 2047, i12 %add_ln703_133

]]></Node>
<StgValue><ssdm name="select_ln340_154"/></StgValue>
</operation>

<operation id="2707" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:737  %select_ln388_112 = select i1 %and_ln786_214, i12 -2048, i12 %add_ln703_133

]]></Node>
<StgValue><ssdm name="select_ln388_112"/></StgValue>
</operation>

<operation id="2708" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:738  %linear_buf_43_V = select i1 %or_ln340_339, i12 %select_ln340_154, i12 %select_ln388_112

]]></Node>
<StgValue><ssdm name="linear_buf_43_V"/></StgValue>
</operation>

<operation id="2709" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:739  %sext_ln703_244 = sext i12 %linear_buf_44_V_1109 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_244"/></StgValue>
</operation>

<operation id="2710" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:740  %fm_buf_V_44_load = load i12* %fm_buf_V_44_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_44_load"/></StgValue>
</operation>

<operation id="2711" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:741  %sext_ln703_245 = sext i12 %fm_buf_V_44_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_245"/></StgValue>
</operation>

<operation id="2712" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:742  %add_ln1192_207 = add nsw i13 %sext_ln703_244, %sext_ln703_245

]]></Node>
<StgValue><ssdm name="add_ln1192_207"/></StgValue>
</operation>

<operation id="2713" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:743  %tmp_1007 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_207, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="2714" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2669" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:744  %add_ln703_134 = add i12 %linear_buf_44_V_1109, %fm_buf_V_44_load

]]></Node>
<StgValue><ssdm name="add_ln703_134"/></StgValue>
</operation>

<operation id="2715" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:745  %tmp_1008 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_134, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="2716" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:746  %xor_ln786_130 = xor i1 %tmp_1008, true

]]></Node>
<StgValue><ssdm name="xor_ln786_130"/></StgValue>
</operation>

<operation id="2717" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2672" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:747  %and_ln786_215 = and i1 %tmp_1007, %xor_ln786_130

]]></Node>
<StgValue><ssdm name="and_ln786_215"/></StgValue>
</operation>

<operation id="2718" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:748  %xor_ln340_184 = xor i1 %tmp_1007, %tmp_1008

]]></Node>
<StgValue><ssdm name="xor_ln340_184"/></StgValue>
</operation>

<operation id="2719" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:749  %xor_ln340_155 = xor i1 %tmp_1007, true

]]></Node>
<StgValue><ssdm name="xor_ln340_155"/></StgValue>
</operation>

<operation id="2720" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:750  %or_ln340_340 = or i1 %tmp_1008, %xor_ln340_155

]]></Node>
<StgValue><ssdm name="or_ln340_340"/></StgValue>
</operation>

<operation id="2721" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:751  %select_ln340_156 = select i1 %xor_ln340_184, i12 2047, i12 %add_ln703_134

]]></Node>
<StgValue><ssdm name="select_ln340_156"/></StgValue>
</operation>

<operation id="2722" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2677" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:752  %select_ln388_113 = select i1 %and_ln786_215, i12 -2048, i12 %add_ln703_134

]]></Node>
<StgValue><ssdm name="select_ln388_113"/></StgValue>
</operation>

<operation id="2723" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:753  %linear_buf_44_V = select i1 %or_ln340_340, i12 %select_ln340_156, i12 %select_ln388_113

]]></Node>
<StgValue><ssdm name="linear_buf_44_V"/></StgValue>
</operation>

<operation id="2724" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2679" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:754  %sext_ln703_246 = sext i12 %linear_buf_45_V_1110 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_246"/></StgValue>
</operation>

<operation id="2725" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:755  %fm_buf_V_45_load = load i12* %fm_buf_V_45_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_45_load"/></StgValue>
</operation>

<operation id="2726" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2681" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:756  %sext_ln703_247 = sext i12 %fm_buf_V_45_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_247"/></StgValue>
</operation>

<operation id="2727" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:757  %add_ln1192_208 = add nsw i13 %sext_ln703_246, %sext_ln703_247

]]></Node>
<StgValue><ssdm name="add_ln1192_208"/></StgValue>
</operation>

<operation id="2728" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:758  %tmp_1009 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_208, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="2729" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:759  %add_ln703_135 = add i12 %linear_buf_45_V_1110, %fm_buf_V_45_load

]]></Node>
<StgValue><ssdm name="add_ln703_135"/></StgValue>
</operation>

<operation id="2730" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:760  %tmp_1010 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_135, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="2731" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:761  %xor_ln786_131 = xor i1 %tmp_1010, true

]]></Node>
<StgValue><ssdm name="xor_ln786_131"/></StgValue>
</operation>

<operation id="2732" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:762  %and_ln786_216 = and i1 %tmp_1009, %xor_ln786_131

]]></Node>
<StgValue><ssdm name="and_ln786_216"/></StgValue>
</operation>

<operation id="2733" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:763  %xor_ln340_186 = xor i1 %tmp_1009, %tmp_1010

]]></Node>
<StgValue><ssdm name="xor_ln340_186"/></StgValue>
</operation>

<operation id="2734" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:764  %xor_ln340_157 = xor i1 %tmp_1009, true

]]></Node>
<StgValue><ssdm name="xor_ln340_157"/></StgValue>
</operation>

<operation id="2735" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:765  %or_ln340_341 = or i1 %tmp_1010, %xor_ln340_157

]]></Node>
<StgValue><ssdm name="or_ln340_341"/></StgValue>
</operation>

<operation id="2736" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:766  %select_ln340_158 = select i1 %xor_ln340_186, i12 2047, i12 %add_ln703_135

]]></Node>
<StgValue><ssdm name="select_ln340_158"/></StgValue>
</operation>

<operation id="2737" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:767  %select_ln388_114 = select i1 %and_ln786_216, i12 -2048, i12 %add_ln703_135

]]></Node>
<StgValue><ssdm name="select_ln388_114"/></StgValue>
</operation>

<operation id="2738" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:768  %linear_buf_45_V = select i1 %or_ln340_341, i12 %select_ln340_158, i12 %select_ln388_114

]]></Node>
<StgValue><ssdm name="linear_buf_45_V"/></StgValue>
</operation>

<operation id="2739" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:769  %sext_ln703_248 = sext i12 %linear_buf_46_V_1111 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_248"/></StgValue>
</operation>

<operation id="2740" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:770  %fm_buf_V_46_load = load i12* %fm_buf_V_46_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_46_load"/></StgValue>
</operation>

<operation id="2741" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:771  %sext_ln703_249 = sext i12 %fm_buf_V_46_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_249"/></StgValue>
</operation>

<operation id="2742" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:772  %add_ln1192_209 = add nsw i13 %sext_ln703_248, %sext_ln703_249

]]></Node>
<StgValue><ssdm name="add_ln1192_209"/></StgValue>
</operation>

<operation id="2743" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:773  %tmp_1011 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_209, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>

<operation id="2744" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:774  %add_ln703_136 = add i12 %linear_buf_46_V_1111, %fm_buf_V_46_load

]]></Node>
<StgValue><ssdm name="add_ln703_136"/></StgValue>
</operation>

<operation id="2745" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2700" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:775  %tmp_1012 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_136, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="2746" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:776  %xor_ln786_132 = xor i1 %tmp_1012, true

]]></Node>
<StgValue><ssdm name="xor_ln786_132"/></StgValue>
</operation>

<operation id="2747" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:777  %and_ln786_217 = and i1 %tmp_1011, %xor_ln786_132

]]></Node>
<StgValue><ssdm name="and_ln786_217"/></StgValue>
</operation>

<operation id="2748" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2703" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:778  %xor_ln340_188 = xor i1 %tmp_1011, %tmp_1012

]]></Node>
<StgValue><ssdm name="xor_ln340_188"/></StgValue>
</operation>

<operation id="2749" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:779  %xor_ln340_159 = xor i1 %tmp_1011, true

]]></Node>
<StgValue><ssdm name="xor_ln340_159"/></StgValue>
</operation>

<operation id="2750" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:780  %or_ln340_342 = or i1 %tmp_1012, %xor_ln340_159

]]></Node>
<StgValue><ssdm name="or_ln340_342"/></StgValue>
</operation>

<operation id="2751" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:781  %select_ln340_160 = select i1 %xor_ln340_188, i12 2047, i12 %add_ln703_136

]]></Node>
<StgValue><ssdm name="select_ln340_160"/></StgValue>
</operation>

<operation id="2752" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:782  %select_ln388_115 = select i1 %and_ln786_217, i12 -2048, i12 %add_ln703_136

]]></Node>
<StgValue><ssdm name="select_ln388_115"/></StgValue>
</operation>

<operation id="2753" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2708" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:783  %linear_buf_46_V = select i1 %or_ln340_342, i12 %select_ln340_160, i12 %select_ln388_115

]]></Node>
<StgValue><ssdm name="linear_buf_46_V"/></StgValue>
</operation>

<operation id="2754" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:784  %sext_ln703_250 = sext i12 %linear_buf_47_V_1112 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_250"/></StgValue>
</operation>

<operation id="2755" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2710" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:785  %fm_buf_V_47_load = load i12* %fm_buf_V_47_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_47_load"/></StgValue>
</operation>

<operation id="2756" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:786  %sext_ln703_251 = sext i12 %fm_buf_V_47_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_251"/></StgValue>
</operation>

<operation id="2757" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2712" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:787  %add_ln1192_210 = add nsw i13 %sext_ln703_250, %sext_ln703_251

]]></Node>
<StgValue><ssdm name="add_ln1192_210"/></StgValue>
</operation>

<operation id="2758" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:788  %tmp_1013 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_210, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="2759" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:789  %add_ln703_137 = add i12 %linear_buf_47_V_1112, %fm_buf_V_47_load

]]></Node>
<StgValue><ssdm name="add_ln703_137"/></StgValue>
</operation>

<operation id="2760" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:790  %tmp_1014 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_137, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="2761" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:791  %xor_ln786_133 = xor i1 %tmp_1014, true

]]></Node>
<StgValue><ssdm name="xor_ln786_133"/></StgValue>
</operation>

<operation id="2762" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:792  %and_ln786_218 = and i1 %tmp_1013, %xor_ln786_133

]]></Node>
<StgValue><ssdm name="and_ln786_218"/></StgValue>
</operation>

<operation id="2763" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:793  %xor_ln340_190 = xor i1 %tmp_1013, %tmp_1014

]]></Node>
<StgValue><ssdm name="xor_ln340_190"/></StgValue>
</operation>

<operation id="2764" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:794  %xor_ln340_161 = xor i1 %tmp_1013, true

]]></Node>
<StgValue><ssdm name="xor_ln340_161"/></StgValue>
</operation>

<operation id="2765" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:795  %or_ln340_343 = or i1 %tmp_1014, %xor_ln340_161

]]></Node>
<StgValue><ssdm name="or_ln340_343"/></StgValue>
</operation>

<operation id="2766" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:796  %select_ln340_162 = select i1 %xor_ln340_190, i12 2047, i12 %add_ln703_137

]]></Node>
<StgValue><ssdm name="select_ln340_162"/></StgValue>
</operation>

<operation id="2767" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:797  %select_ln388_116 = select i1 %and_ln786_218, i12 -2048, i12 %add_ln703_137

]]></Node>
<StgValue><ssdm name="select_ln388_116"/></StgValue>
</operation>

<operation id="2768" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:798  %linear_buf_47_V = select i1 %or_ln340_343, i12 %select_ln340_162, i12 %select_ln388_116

]]></Node>
<StgValue><ssdm name="linear_buf_47_V"/></StgValue>
</operation>

<operation id="2769" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:799  %sext_ln703_252 = sext i12 %linear_buf_48_V_1113 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_252"/></StgValue>
</operation>

<operation id="2770" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:800  %fm_buf_V_48_load = load i12* %fm_buf_V_48_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_48_load"/></StgValue>
</operation>

<operation id="2771" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:801  %sext_ln703_253 = sext i12 %fm_buf_V_48_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_253"/></StgValue>
</operation>

<operation id="2772" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:802  %add_ln1192_211 = add nsw i13 %sext_ln703_252, %sext_ln703_253

]]></Node>
<StgValue><ssdm name="add_ln1192_211"/></StgValue>
</operation>

<operation id="2773" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:803  %tmp_1015 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_211, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="2774" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:804  %add_ln703_138 = add i12 %linear_buf_48_V_1113, %fm_buf_V_48_load

]]></Node>
<StgValue><ssdm name="add_ln703_138"/></StgValue>
</operation>

<operation id="2775" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:805  %tmp_1016 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_138, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="2776" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2731" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:806  %xor_ln786_134 = xor i1 %tmp_1016, true

]]></Node>
<StgValue><ssdm name="xor_ln786_134"/></StgValue>
</operation>

<operation id="2777" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:807  %and_ln786_219 = and i1 %tmp_1015, %xor_ln786_134

]]></Node>
<StgValue><ssdm name="and_ln786_219"/></StgValue>
</operation>

<operation id="2778" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:808  %xor_ln340_192 = xor i1 %tmp_1015, %tmp_1016

]]></Node>
<StgValue><ssdm name="xor_ln340_192"/></StgValue>
</operation>

<operation id="2779" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2734" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:809  %xor_ln340_163 = xor i1 %tmp_1015, true

]]></Node>
<StgValue><ssdm name="xor_ln340_163"/></StgValue>
</operation>

<operation id="2780" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:810  %or_ln340_344 = or i1 %tmp_1016, %xor_ln340_163

]]></Node>
<StgValue><ssdm name="or_ln340_344"/></StgValue>
</operation>

<operation id="2781" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:811  %select_ln340_164 = select i1 %xor_ln340_192, i12 2047, i12 %add_ln703_138

]]></Node>
<StgValue><ssdm name="select_ln340_164"/></StgValue>
</operation>

<operation id="2782" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:812  %select_ln388_117 = select i1 %and_ln786_219, i12 -2048, i12 %add_ln703_138

]]></Node>
<StgValue><ssdm name="select_ln388_117"/></StgValue>
</operation>

<operation id="2783" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:813  %linear_buf_48_V = select i1 %or_ln340_344, i12 %select_ln340_164, i12 %select_ln388_117

]]></Node>
<StgValue><ssdm name="linear_buf_48_V"/></StgValue>
</operation>

<operation id="2784" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2739" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:814  %sext_ln703_254 = sext i12 %linear_buf_49_V_1114 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_254"/></StgValue>
</operation>

<operation id="2785" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:815  %fm_buf_V_49_load = load i12* %fm_buf_V_49_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_49_load"/></StgValue>
</operation>

<operation id="2786" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2741" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:816  %sext_ln703_255 = sext i12 %fm_buf_V_49_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_255"/></StgValue>
</operation>

<operation id="2787" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:817  %add_ln1192_212 = add nsw i13 %sext_ln703_254, %sext_ln703_255

]]></Node>
<StgValue><ssdm name="add_ln1192_212"/></StgValue>
</operation>

<operation id="2788" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2743" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:818  %tmp_1017 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_212, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="2789" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:819  %add_ln703_139 = add i12 %linear_buf_49_V_1114, %fm_buf_V_49_load

]]></Node>
<StgValue><ssdm name="add_ln703_139"/></StgValue>
</operation>

<operation id="2790" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:820  %tmp_1018 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_139, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="2791" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:821  %xor_ln786_135 = xor i1 %tmp_1018, true

]]></Node>
<StgValue><ssdm name="xor_ln786_135"/></StgValue>
</operation>

<operation id="2792" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:822  %and_ln786_220 = and i1 %tmp_1017, %xor_ln786_135

]]></Node>
<StgValue><ssdm name="and_ln786_220"/></StgValue>
</operation>

<operation id="2793" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:823  %xor_ln340_194 = xor i1 %tmp_1017, %tmp_1018

]]></Node>
<StgValue><ssdm name="xor_ln340_194"/></StgValue>
</operation>

<operation id="2794" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:824  %xor_ln340_165 = xor i1 %tmp_1017, true

]]></Node>
<StgValue><ssdm name="xor_ln340_165"/></StgValue>
</operation>

<operation id="2795" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:825  %or_ln340_345 = or i1 %tmp_1018, %xor_ln340_165

]]></Node>
<StgValue><ssdm name="or_ln340_345"/></StgValue>
</operation>

<operation id="2796" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:826  %select_ln340_166 = select i1 %xor_ln340_194, i12 2047, i12 %add_ln703_139

]]></Node>
<StgValue><ssdm name="select_ln340_166"/></StgValue>
</operation>

<operation id="2797" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:827  %select_ln388_118 = select i1 %and_ln786_220, i12 -2048, i12 %add_ln703_139

]]></Node>
<StgValue><ssdm name="select_ln388_118"/></StgValue>
</operation>

<operation id="2798" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:828  %linear_buf_49_V = select i1 %or_ln340_345, i12 %select_ln340_166, i12 %select_ln388_118

]]></Node>
<StgValue><ssdm name="linear_buf_49_V"/></StgValue>
</operation>

<operation id="2799" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:829  %sext_ln703_256 = sext i12 %linear_buf_50_V_1115 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_256"/></StgValue>
</operation>

<operation id="2800" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:830  %fm_buf_V_50_load = load i12* %fm_buf_V_50_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_50_load"/></StgValue>
</operation>

<operation id="2801" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:831  %sext_ln703_257 = sext i12 %fm_buf_V_50_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_257"/></StgValue>
</operation>

<operation id="2802" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:832  %add_ln1192_213 = add nsw i13 %sext_ln703_256, %sext_ln703_257

]]></Node>
<StgValue><ssdm name="add_ln1192_213"/></StgValue>
</operation>

<operation id="2803" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:833  %tmp_1019 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_213, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="2804" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:834  %add_ln703_140 = add i12 %linear_buf_50_V_1115, %fm_buf_V_50_load

]]></Node>
<StgValue><ssdm name="add_ln703_140"/></StgValue>
</operation>

<operation id="2805" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:835  %tmp_1020 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_140, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="2806" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:836  %xor_ln786_136 = xor i1 %tmp_1020, true

]]></Node>
<StgValue><ssdm name="xor_ln786_136"/></StgValue>
</operation>

<operation id="2807" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2762" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:837  %and_ln786_221 = and i1 %tmp_1019, %xor_ln786_136

]]></Node>
<StgValue><ssdm name="and_ln786_221"/></StgValue>
</operation>

<operation id="2808" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:838  %xor_ln340_195 = xor i1 %tmp_1019, %tmp_1020

]]></Node>
<StgValue><ssdm name="xor_ln340_195"/></StgValue>
</operation>

<operation id="2809" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:839  %xor_ln340_167 = xor i1 %tmp_1019, true

]]></Node>
<StgValue><ssdm name="xor_ln340_167"/></StgValue>
</operation>

<operation id="2810" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2765" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:840  %or_ln340_346 = or i1 %tmp_1020, %xor_ln340_167

]]></Node>
<StgValue><ssdm name="or_ln340_346"/></StgValue>
</operation>

<operation id="2811" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:841  %select_ln340_168 = select i1 %xor_ln340_195, i12 2047, i12 %add_ln703_140

]]></Node>
<StgValue><ssdm name="select_ln340_168"/></StgValue>
</operation>

<operation id="2812" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:842  %select_ln388_119 = select i1 %and_ln786_221, i12 -2048, i12 %add_ln703_140

]]></Node>
<StgValue><ssdm name="select_ln388_119"/></StgValue>
</operation>

<operation id="2813" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:843  %linear_buf_50_V = select i1 %or_ln340_346, i12 %select_ln340_168, i12 %select_ln388_119

]]></Node>
<StgValue><ssdm name="linear_buf_50_V"/></StgValue>
</operation>

<operation id="2814" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:844  %sext_ln703_258 = sext i12 %linear_buf_51_V_1116 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_258"/></StgValue>
</operation>

<operation id="2815" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2770" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:845  %fm_buf_V_51_load = load i12* %fm_buf_V_51_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_51_load"/></StgValue>
</operation>

<operation id="2816" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:846  %sext_ln703_259 = sext i12 %fm_buf_V_51_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_259"/></StgValue>
</operation>

<operation id="2817" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2772" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:847  %add_ln1192_214 = add nsw i13 %sext_ln703_258, %sext_ln703_259

]]></Node>
<StgValue><ssdm name="add_ln1192_214"/></StgValue>
</operation>

<operation id="2818" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:848  %tmp_1021 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_214, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="2819" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2774" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:849  %add_ln703_141 = add i12 %linear_buf_51_V_1116, %fm_buf_V_51_load

]]></Node>
<StgValue><ssdm name="add_ln703_141"/></StgValue>
</operation>

<operation id="2820" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:850  %tmp_1022 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_141, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="2821" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:851  %xor_ln786_137 = xor i1 %tmp_1022, true

]]></Node>
<StgValue><ssdm name="xor_ln786_137"/></StgValue>
</operation>

<operation id="2822" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:852  %and_ln786_222 = and i1 %tmp_1021, %xor_ln786_137

]]></Node>
<StgValue><ssdm name="and_ln786_222"/></StgValue>
</operation>

<operation id="2823" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:853  %xor_ln340_196 = xor i1 %tmp_1021, %tmp_1022

]]></Node>
<StgValue><ssdm name="xor_ln340_196"/></StgValue>
</operation>

<operation id="2824" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:854  %xor_ln340_169 = xor i1 %tmp_1021, true

]]></Node>
<StgValue><ssdm name="xor_ln340_169"/></StgValue>
</operation>

<operation id="2825" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:855  %or_ln340_347 = or i1 %tmp_1022, %xor_ln340_169

]]></Node>
<StgValue><ssdm name="or_ln340_347"/></StgValue>
</operation>

<operation id="2826" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:856  %select_ln340_170 = select i1 %xor_ln340_196, i12 2047, i12 %add_ln703_141

]]></Node>
<StgValue><ssdm name="select_ln340_170"/></StgValue>
</operation>

<operation id="2827" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:857  %select_ln388_120 = select i1 %and_ln786_222, i12 -2048, i12 %add_ln703_141

]]></Node>
<StgValue><ssdm name="select_ln388_120"/></StgValue>
</operation>

<operation id="2828" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:858  %linear_buf_51_V = select i1 %or_ln340_347, i12 %select_ln340_170, i12 %select_ln388_120

]]></Node>
<StgValue><ssdm name="linear_buf_51_V"/></StgValue>
</operation>

<operation id="2829" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:859  %sext_ln703_260 = sext i12 %linear_buf_52_V_1117 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_260"/></StgValue>
</operation>

<operation id="2830" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:860  %fm_buf_V_52_load = load i12* %fm_buf_V_52_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_52_load"/></StgValue>
</operation>

<operation id="2831" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:861  %sext_ln703_261 = sext i12 %fm_buf_V_52_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_261"/></StgValue>
</operation>

<operation id="2832" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:862  %add_ln1192_215 = add nsw i13 %sext_ln703_260, %sext_ln703_261

]]></Node>
<StgValue><ssdm name="add_ln1192_215"/></StgValue>
</operation>

<operation id="2833" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:863  %tmp_1023 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_215, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="2834" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:864  %add_ln703_142 = add i12 %linear_buf_52_V_1117, %fm_buf_V_52_load

]]></Node>
<StgValue><ssdm name="add_ln703_142"/></StgValue>
</operation>

<operation id="2835" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:865  %tmp_1024 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_142, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="2836" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:866  %xor_ln786_138 = xor i1 %tmp_1024, true

]]></Node>
<StgValue><ssdm name="xor_ln786_138"/></StgValue>
</operation>

<operation id="2837" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:867  %and_ln786_223 = and i1 %tmp_1023, %xor_ln786_138

]]></Node>
<StgValue><ssdm name="and_ln786_223"/></StgValue>
</operation>

<operation id="2838" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2793" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:868  %xor_ln340_197 = xor i1 %tmp_1023, %tmp_1024

]]></Node>
<StgValue><ssdm name="xor_ln340_197"/></StgValue>
</operation>

<operation id="2839" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:869  %xor_ln340_171 = xor i1 %tmp_1023, true

]]></Node>
<StgValue><ssdm name="xor_ln340_171"/></StgValue>
</operation>

<operation id="2840" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:870  %or_ln340_348 = or i1 %tmp_1024, %xor_ln340_171

]]></Node>
<StgValue><ssdm name="or_ln340_348"/></StgValue>
</operation>

<operation id="2841" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2796" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:871  %select_ln340_172 = select i1 %xor_ln340_197, i12 2047, i12 %add_ln703_142

]]></Node>
<StgValue><ssdm name="select_ln340_172"/></StgValue>
</operation>

<operation id="2842" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:872  %select_ln388_121 = select i1 %and_ln786_223, i12 -2048, i12 %add_ln703_142

]]></Node>
<StgValue><ssdm name="select_ln388_121"/></StgValue>
</operation>

<operation id="2843" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:873  %linear_buf_52_V = select i1 %or_ln340_348, i12 %select_ln340_172, i12 %select_ln388_121

]]></Node>
<StgValue><ssdm name="linear_buf_52_V"/></StgValue>
</operation>

<operation id="2844" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:874  %sext_ln703_262 = sext i12 %linear_buf_53_V_1118 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_262"/></StgValue>
</operation>

<operation id="2845" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:875  %fm_buf_V_53_load = load i12* %fm_buf_V_53_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_53_load"/></StgValue>
</operation>

<operation id="2846" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2801" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:876  %sext_ln703_263 = sext i12 %fm_buf_V_53_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_263"/></StgValue>
</operation>

<operation id="2847" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:877  %add_ln1192_216 = add nsw i13 %sext_ln703_262, %sext_ln703_263

]]></Node>
<StgValue><ssdm name="add_ln1192_216"/></StgValue>
</operation>

<operation id="2848" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2803" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:878  %tmp_1025 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_216, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="2849" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:879  %add_ln703_143 = add i12 %linear_buf_53_V_1118, %fm_buf_V_53_load

]]></Node>
<StgValue><ssdm name="add_ln703_143"/></StgValue>
</operation>

<operation id="2850" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2805" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:880  %tmp_1026 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_143, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="2851" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:881  %xor_ln786_139 = xor i1 %tmp_1026, true

]]></Node>
<StgValue><ssdm name="xor_ln786_139"/></StgValue>
</operation>

<operation id="2852" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:882  %and_ln786_224 = and i1 %tmp_1025, %xor_ln786_139

]]></Node>
<StgValue><ssdm name="and_ln786_224"/></StgValue>
</operation>

<operation id="2853" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:883  %xor_ln340_198 = xor i1 %tmp_1025, %tmp_1026

]]></Node>
<StgValue><ssdm name="xor_ln340_198"/></StgValue>
</operation>

<operation id="2854" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:884  %xor_ln340_173 = xor i1 %tmp_1025, true

]]></Node>
<StgValue><ssdm name="xor_ln340_173"/></StgValue>
</operation>

<operation id="2855" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:885  %or_ln340_349 = or i1 %tmp_1026, %xor_ln340_173

]]></Node>
<StgValue><ssdm name="or_ln340_349"/></StgValue>
</operation>

<operation id="2856" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:886  %select_ln340_174 = select i1 %xor_ln340_198, i12 2047, i12 %add_ln703_143

]]></Node>
<StgValue><ssdm name="select_ln340_174"/></StgValue>
</operation>

<operation id="2857" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:887  %select_ln388_122 = select i1 %and_ln786_224, i12 -2048, i12 %add_ln703_143

]]></Node>
<StgValue><ssdm name="select_ln388_122"/></StgValue>
</operation>

<operation id="2858" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:888  %linear_buf_53_V = select i1 %or_ln340_349, i12 %select_ln340_174, i12 %select_ln388_122

]]></Node>
<StgValue><ssdm name="linear_buf_53_V"/></StgValue>
</operation>

<operation id="2859" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:889  %sext_ln703_264 = sext i12 %linear_buf_54_V_1119 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_264"/></StgValue>
</operation>

<operation id="2860" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:890  %fm_buf_V_54_load = load i12* %fm_buf_V_54_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_54_load"/></StgValue>
</operation>

<operation id="2861" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:891  %sext_ln703_265 = sext i12 %fm_buf_V_54_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_265"/></StgValue>
</operation>

<operation id="2862" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:892  %add_ln1192_217 = add nsw i13 %sext_ln703_264, %sext_ln703_265

]]></Node>
<StgValue><ssdm name="add_ln1192_217"/></StgValue>
</operation>

<operation id="2863" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:893  %tmp_1027 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_217, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="2864" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:894  %add_ln703_144 = add i12 %linear_buf_54_V_1119, %fm_buf_V_54_load

]]></Node>
<StgValue><ssdm name="add_ln703_144"/></StgValue>
</operation>

<operation id="2865" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:895  %tmp_1028 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_144, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="2866" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:896  %xor_ln786_140 = xor i1 %tmp_1028, true

]]></Node>
<StgValue><ssdm name="xor_ln786_140"/></StgValue>
</operation>

<operation id="2867" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:897  %and_ln786_225 = and i1 %tmp_1027, %xor_ln786_140

]]></Node>
<StgValue><ssdm name="and_ln786_225"/></StgValue>
</operation>

<operation id="2868" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:898  %xor_ln340_199 = xor i1 %tmp_1027, %tmp_1028

]]></Node>
<StgValue><ssdm name="xor_ln340_199"/></StgValue>
</operation>

<operation id="2869" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2824" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:899  %xor_ln340_175 = xor i1 %tmp_1027, true

]]></Node>
<StgValue><ssdm name="xor_ln340_175"/></StgValue>
</operation>

<operation id="2870" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:900  %or_ln340_350 = or i1 %tmp_1028, %xor_ln340_175

]]></Node>
<StgValue><ssdm name="or_ln340_350"/></StgValue>
</operation>

<operation id="2871" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:901  %select_ln340_176 = select i1 %xor_ln340_199, i12 2047, i12 %add_ln703_144

]]></Node>
<StgValue><ssdm name="select_ln340_176"/></StgValue>
</operation>

<operation id="2872" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2827" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:902  %select_ln388_123 = select i1 %and_ln786_225, i12 -2048, i12 %add_ln703_144

]]></Node>
<StgValue><ssdm name="select_ln388_123"/></StgValue>
</operation>

<operation id="2873" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:903  %linear_buf_54_V = select i1 %or_ln340_350, i12 %select_ln340_176, i12 %select_ln388_123

]]></Node>
<StgValue><ssdm name="linear_buf_54_V"/></StgValue>
</operation>

<operation id="2874" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:904  %sext_ln703_266 = sext i12 %linear_buf_55_V_1120 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_266"/></StgValue>
</operation>

<operation id="2875" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:905  %fm_buf_V_55_load = load i12* %fm_buf_V_55_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_55_load"/></StgValue>
</operation>

<operation id="2876" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:906  %sext_ln703_267 = sext i12 %fm_buf_V_55_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_267"/></StgValue>
</operation>

<operation id="2877" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2832" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:907  %add_ln1192_218 = add nsw i13 %sext_ln703_266, %sext_ln703_267

]]></Node>
<StgValue><ssdm name="add_ln1192_218"/></StgValue>
</operation>

<operation id="2878" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:908  %tmp_1029 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_218, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="2879" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2834" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:909  %add_ln703_145 = add i12 %linear_buf_55_V_1120, %fm_buf_V_55_load

]]></Node>
<StgValue><ssdm name="add_ln703_145"/></StgValue>
</operation>

<operation id="2880" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:910  %tmp_1030 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_145, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="2881" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2836" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:911  %xor_ln786_141 = xor i1 %tmp_1030, true

]]></Node>
<StgValue><ssdm name="xor_ln786_141"/></StgValue>
</operation>

<operation id="2882" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:912  %and_ln786_226 = and i1 %tmp_1029, %xor_ln786_141

]]></Node>
<StgValue><ssdm name="and_ln786_226"/></StgValue>
</operation>

<operation id="2883" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:913  %xor_ln340_200 = xor i1 %tmp_1029, %tmp_1030

]]></Node>
<StgValue><ssdm name="xor_ln340_200"/></StgValue>
</operation>

<operation id="2884" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:914  %xor_ln340_177 = xor i1 %tmp_1029, true

]]></Node>
<StgValue><ssdm name="xor_ln340_177"/></StgValue>
</operation>

<operation id="2885" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:915  %or_ln340_351 = or i1 %tmp_1030, %xor_ln340_177

]]></Node>
<StgValue><ssdm name="or_ln340_351"/></StgValue>
</operation>

<operation id="2886" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:916  %select_ln340_178 = select i1 %xor_ln340_200, i12 2047, i12 %add_ln703_145

]]></Node>
<StgValue><ssdm name="select_ln340_178"/></StgValue>
</operation>

<operation id="2887" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:917  %select_ln388_124 = select i1 %and_ln786_226, i12 -2048, i12 %add_ln703_145

]]></Node>
<StgValue><ssdm name="select_ln388_124"/></StgValue>
</operation>

<operation id="2888" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:918  %linear_buf_55_V = select i1 %or_ln340_351, i12 %select_ln340_178, i12 %select_ln388_124

]]></Node>
<StgValue><ssdm name="linear_buf_55_V"/></StgValue>
</operation>

<operation id="2889" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:919  %sext_ln703_268 = sext i12 %linear_buf_56_V_1121 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_268"/></StgValue>
</operation>

<operation id="2890" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:920  %fm_buf_V_56_load = load i12* %fm_buf_V_56_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_56_load"/></StgValue>
</operation>

<operation id="2891" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:921  %sext_ln703_269 = sext i12 %fm_buf_V_56_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_269"/></StgValue>
</operation>

<operation id="2892" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:922  %add_ln1192_219 = add nsw i13 %sext_ln703_268, %sext_ln703_269

]]></Node>
<StgValue><ssdm name="add_ln1192_219"/></StgValue>
</operation>

<operation id="2893" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:923  %tmp_1031 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_219, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="2894" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:924  %add_ln703_146 = add i12 %linear_buf_56_V_1121, %fm_buf_V_56_load

]]></Node>
<StgValue><ssdm name="add_ln703_146"/></StgValue>
</operation>

<operation id="2895" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:925  %tmp_1032 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_146, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="2896" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:926  %xor_ln786_142 = xor i1 %tmp_1032, true

]]></Node>
<StgValue><ssdm name="xor_ln786_142"/></StgValue>
</operation>

<operation id="2897" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:927  %and_ln786_227 = and i1 %tmp_1031, %xor_ln786_142

]]></Node>
<StgValue><ssdm name="and_ln786_227"/></StgValue>
</operation>

<operation id="2898" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:928  %xor_ln340_201 = xor i1 %tmp_1031, %tmp_1032

]]></Node>
<StgValue><ssdm name="xor_ln340_201"/></StgValue>
</operation>

<operation id="2899" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:929  %xor_ln340_179 = xor i1 %tmp_1031, true

]]></Node>
<StgValue><ssdm name="xor_ln340_179"/></StgValue>
</operation>

<operation id="2900" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2855" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:930  %or_ln340_352 = or i1 %tmp_1032, %xor_ln340_179

]]></Node>
<StgValue><ssdm name="or_ln340_352"/></StgValue>
</operation>

<operation id="2901" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:931  %select_ln340_180 = select i1 %xor_ln340_201, i12 2047, i12 %add_ln703_146

]]></Node>
<StgValue><ssdm name="select_ln340_180"/></StgValue>
</operation>

<operation id="2902" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:932  %select_ln388_125 = select i1 %and_ln786_227, i12 -2048, i12 %add_ln703_146

]]></Node>
<StgValue><ssdm name="select_ln388_125"/></StgValue>
</operation>

<operation id="2903" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2858" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:933  %linear_buf_56_V = select i1 %or_ln340_352, i12 %select_ln340_180, i12 %select_ln388_125

]]></Node>
<StgValue><ssdm name="linear_buf_56_V"/></StgValue>
</operation>

<operation id="2904" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:934  %sext_ln703_270 = sext i12 %linear_buf_57_V_1122 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_270"/></StgValue>
</operation>

<operation id="2905" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:935  %fm_buf_V_57_load = load i12* %fm_buf_V_57_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_57_load"/></StgValue>
</operation>

<operation id="2906" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:936  %sext_ln703_271 = sext i12 %fm_buf_V_57_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_271"/></StgValue>
</operation>

<operation id="2907" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:937  %add_ln1192_220 = add nsw i13 %sext_ln703_270, %sext_ln703_271

]]></Node>
<StgValue><ssdm name="add_ln1192_220"/></StgValue>
</operation>

<operation id="2908" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2863" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:938  %tmp_1033 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_220, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="2909" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:939  %add_ln703_147 = add i12 %linear_buf_57_V_1122, %fm_buf_V_57_load

]]></Node>
<StgValue><ssdm name="add_ln703_147"/></StgValue>
</operation>

<operation id="2910" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2865" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:940  %tmp_1034 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_147, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="2911" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:941  %xor_ln786_143 = xor i1 %tmp_1034, true

]]></Node>
<StgValue><ssdm name="xor_ln786_143"/></StgValue>
</operation>

<operation id="2912" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2867" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:942  %and_ln786_228 = and i1 %tmp_1033, %xor_ln786_143

]]></Node>
<StgValue><ssdm name="and_ln786_228"/></StgValue>
</operation>

<operation id="2913" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:943  %xor_ln340_202 = xor i1 %tmp_1033, %tmp_1034

]]></Node>
<StgValue><ssdm name="xor_ln340_202"/></StgValue>
</operation>

<operation id="2914" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:944  %xor_ln340_181 = xor i1 %tmp_1033, true

]]></Node>
<StgValue><ssdm name="xor_ln340_181"/></StgValue>
</operation>

<operation id="2915" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:945  %or_ln340_353 = or i1 %tmp_1034, %xor_ln340_181

]]></Node>
<StgValue><ssdm name="or_ln340_353"/></StgValue>
</operation>

<operation id="2916" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:946  %select_ln340_182 = select i1 %xor_ln340_202, i12 2047, i12 %add_ln703_147

]]></Node>
<StgValue><ssdm name="select_ln340_182"/></StgValue>
</operation>

<operation id="2917" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:947  %select_ln388_126 = select i1 %and_ln786_228, i12 -2048, i12 %add_ln703_147

]]></Node>
<StgValue><ssdm name="select_ln388_126"/></StgValue>
</operation>

<operation id="2918" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:948  %linear_buf_57_V = select i1 %or_ln340_353, i12 %select_ln340_182, i12 %select_ln388_126

]]></Node>
<StgValue><ssdm name="linear_buf_57_V"/></StgValue>
</operation>

<operation id="2919" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:949  %sext_ln703_272 = sext i12 %linear_buf_58_V_1123 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_272"/></StgValue>
</operation>

<operation id="2920" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:950  %fm_buf_V_58_load = load i12* %fm_buf_V_58_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_58_load"/></StgValue>
</operation>

<operation id="2921" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:951  %sext_ln703_273 = sext i12 %fm_buf_V_58_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_273"/></StgValue>
</operation>

<operation id="2922" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:952  %add_ln1192_221 = add nsw i13 %sext_ln703_272, %sext_ln703_273

]]></Node>
<StgValue><ssdm name="add_ln1192_221"/></StgValue>
</operation>

<operation id="2923" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:953  %tmp_1035 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_221, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="2924" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:954  %add_ln703_148 = add i12 %linear_buf_58_V_1123, %fm_buf_V_58_load

]]></Node>
<StgValue><ssdm name="add_ln703_148"/></StgValue>
</operation>

<operation id="2925" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:955  %tmp_1036 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_148, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="2926" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:956  %xor_ln786_144 = xor i1 %tmp_1036, true

]]></Node>
<StgValue><ssdm name="xor_ln786_144"/></StgValue>
</operation>

<operation id="2927" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:957  %and_ln786_229 = and i1 %tmp_1035, %xor_ln786_144

]]></Node>
<StgValue><ssdm name="and_ln786_229"/></StgValue>
</operation>

<operation id="2928" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:958  %xor_ln340_203 = xor i1 %tmp_1035, %tmp_1036

]]></Node>
<StgValue><ssdm name="xor_ln340_203"/></StgValue>
</operation>

<operation id="2929" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:959  %xor_ln340_183 = xor i1 %tmp_1035, true

]]></Node>
<StgValue><ssdm name="xor_ln340_183"/></StgValue>
</operation>

<operation id="2930" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:960  %or_ln340_354 = or i1 %tmp_1036, %xor_ln340_183

]]></Node>
<StgValue><ssdm name="or_ln340_354"/></StgValue>
</operation>

<operation id="2931" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2886" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:961  %select_ln340_184 = select i1 %xor_ln340_203, i12 2047, i12 %add_ln703_148

]]></Node>
<StgValue><ssdm name="select_ln340_184"/></StgValue>
</operation>

<operation id="2932" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:962  %select_ln388_127 = select i1 %and_ln786_229, i12 -2048, i12 %add_ln703_148

]]></Node>
<StgValue><ssdm name="select_ln388_127"/></StgValue>
</operation>

<operation id="2933" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:963  %linear_buf_58_V = select i1 %or_ln340_354, i12 %select_ln340_184, i12 %select_ln388_127

]]></Node>
<StgValue><ssdm name="linear_buf_58_V"/></StgValue>
</operation>

<operation id="2934" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2889" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:964  %sext_ln703_274 = sext i12 %linear_buf_59_V_1124 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_274"/></StgValue>
</operation>

<operation id="2935" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:965  %fm_buf_V_59_load = load i12* %fm_buf_V_59_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_59_load"/></StgValue>
</operation>

<operation id="2936" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:966  %sext_ln703_275 = sext i12 %fm_buf_V_59_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_275"/></StgValue>
</operation>

<operation id="2937" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:967  %add_ln1192_222 = add nsw i13 %sext_ln703_274, %sext_ln703_275

]]></Node>
<StgValue><ssdm name="add_ln1192_222"/></StgValue>
</operation>

<operation id="2938" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:968  %tmp_1037 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_222, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="2939" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2894" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:969  %add_ln703_149 = add i12 %linear_buf_59_V_1124, %fm_buf_V_59_load

]]></Node>
<StgValue><ssdm name="add_ln703_149"/></StgValue>
</operation>

<operation id="2940" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:970  %tmp_1038 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_149, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="2941" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2896" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:971  %xor_ln786_145 = xor i1 %tmp_1038, true

]]></Node>
<StgValue><ssdm name="xor_ln786_145"/></StgValue>
</operation>

<operation id="2942" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:972  %and_ln786_230 = and i1 %tmp_1037, %xor_ln786_145

]]></Node>
<StgValue><ssdm name="and_ln786_230"/></StgValue>
</operation>

<operation id="2943" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2898" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:973  %xor_ln340_204 = xor i1 %tmp_1037, %tmp_1038

]]></Node>
<StgValue><ssdm name="xor_ln340_204"/></StgValue>
</operation>

<operation id="2944" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:974  %xor_ln340_185 = xor i1 %tmp_1037, true

]]></Node>
<StgValue><ssdm name="xor_ln340_185"/></StgValue>
</operation>

<operation id="2945" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:975  %or_ln340_355 = or i1 %tmp_1038, %xor_ln340_185

]]></Node>
<StgValue><ssdm name="or_ln340_355"/></StgValue>
</operation>

<operation id="2946" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:976  %select_ln340_186 = select i1 %xor_ln340_204, i12 2047, i12 %add_ln703_149

]]></Node>
<StgValue><ssdm name="select_ln340_186"/></StgValue>
</operation>

<operation id="2947" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:977  %select_ln388_128 = select i1 %and_ln786_230, i12 -2048, i12 %add_ln703_149

]]></Node>
<StgValue><ssdm name="select_ln388_128"/></StgValue>
</operation>

<operation id="2948" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:978  %linear_buf_59_V = select i1 %or_ln340_355, i12 %select_ln340_186, i12 %select_ln388_128

]]></Node>
<StgValue><ssdm name="linear_buf_59_V"/></StgValue>
</operation>

<operation id="2949" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:979  %sext_ln703_276 = sext i12 %linear_buf_60_V_1125 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_276"/></StgValue>
</operation>

<operation id="2950" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:980  %fm_buf_V_60_load = load i12* %fm_buf_V_60_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_60_load"/></StgValue>
</operation>

<operation id="2951" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:981  %sext_ln703_277 = sext i12 %fm_buf_V_60_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_277"/></StgValue>
</operation>

<operation id="2952" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:982  %add_ln1192_223 = add nsw i13 %sext_ln703_276, %sext_ln703_277

]]></Node>
<StgValue><ssdm name="add_ln1192_223"/></StgValue>
</operation>

<operation id="2953" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:983  %tmp_1039 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_223, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="2954" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:984  %add_ln703_150 = add i12 %linear_buf_60_V_1125, %fm_buf_V_60_load

]]></Node>
<StgValue><ssdm name="add_ln703_150"/></StgValue>
</operation>

<operation id="2955" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:985  %tmp_1040 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_150, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="2956" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:986  %xor_ln786_146 = xor i1 %tmp_1040, true

]]></Node>
<StgValue><ssdm name="xor_ln786_146"/></StgValue>
</operation>

<operation id="2957" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:987  %and_ln786_231 = and i1 %tmp_1039, %xor_ln786_146

]]></Node>
<StgValue><ssdm name="and_ln786_231"/></StgValue>
</operation>

<operation id="2958" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:988  %xor_ln340_205 = xor i1 %tmp_1039, %tmp_1040

]]></Node>
<StgValue><ssdm name="xor_ln340_205"/></StgValue>
</operation>

<operation id="2959" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:989  %xor_ln340_187 = xor i1 %tmp_1039, true

]]></Node>
<StgValue><ssdm name="xor_ln340_187"/></StgValue>
</operation>

<operation id="2960" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:990  %or_ln340_356 = or i1 %tmp_1040, %xor_ln340_187

]]></Node>
<StgValue><ssdm name="or_ln340_356"/></StgValue>
</operation>

<operation id="2961" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:991  %select_ln340_188 = select i1 %xor_ln340_205, i12 2047, i12 %add_ln703_150

]]></Node>
<StgValue><ssdm name="select_ln340_188"/></StgValue>
</operation>

<operation id="2962" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2917" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:992  %select_ln388_129 = select i1 %and_ln786_231, i12 -2048, i12 %add_ln703_150

]]></Node>
<StgValue><ssdm name="select_ln388_129"/></StgValue>
</operation>

<operation id="2963" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:993  %linear_buf_60_V = select i1 %or_ln340_356, i12 %select_ln340_188, i12 %select_ln388_129

]]></Node>
<StgValue><ssdm name="linear_buf_60_V"/></StgValue>
</operation>

<operation id="2964" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:994  %sext_ln703_278 = sext i12 %linear_buf_61_V_1126 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_278"/></StgValue>
</operation>

<operation id="2965" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2920" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:995  %fm_buf_V_61_load = load i12* %fm_buf_V_61_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_61_load"/></StgValue>
</operation>

<operation id="2966" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:996  %sext_ln703_279 = sext i12 %fm_buf_V_61_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_279"/></StgValue>
</operation>

<operation id="2967" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:997  %add_ln1192_224 = add nsw i13 %sext_ln703_278, %sext_ln703_279

]]></Node>
<StgValue><ssdm name="add_ln1192_224"/></StgValue>
</operation>

<operation id="2968" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:998  %tmp_1041 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_224, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="2969" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:999  %add_ln703_151 = add i12 %linear_buf_61_V_1126, %fm_buf_V_61_load

]]></Node>
<StgValue><ssdm name="add_ln703_151"/></StgValue>
</operation>

<operation id="2970" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2925" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:1000  %tmp_1042 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_151, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="2971" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1001  %xor_ln786_147 = xor i1 %tmp_1042, true

]]></Node>
<StgValue><ssdm name="xor_ln786_147"/></StgValue>
</operation>

<operation id="2972" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2927" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1002  %and_ln786_232 = and i1 %tmp_1041, %xor_ln786_147

]]></Node>
<StgValue><ssdm name="and_ln786_232"/></StgValue>
</operation>

<operation id="2973" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1003  %xor_ln340_206 = xor i1 %tmp_1041, %tmp_1042

]]></Node>
<StgValue><ssdm name="xor_ln340_206"/></StgValue>
</operation>

<operation id="2974" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2929" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1004  %xor_ln340_189 = xor i1 %tmp_1041, true

]]></Node>
<StgValue><ssdm name="xor_ln340_189"/></StgValue>
</operation>

<operation id="2975" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1005  %or_ln340_357 = or i1 %tmp_1042, %xor_ln340_189

]]></Node>
<StgValue><ssdm name="or_ln340_357"/></StgValue>
</operation>

<operation id="2976" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1006  %select_ln340_190 = select i1 %xor_ln340_206, i12 2047, i12 %add_ln703_151

]]></Node>
<StgValue><ssdm name="select_ln340_190"/></StgValue>
</operation>

<operation id="2977" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1007  %select_ln388_130 = select i1 %and_ln786_232, i12 -2048, i12 %add_ln703_151

]]></Node>
<StgValue><ssdm name="select_ln388_130"/></StgValue>
</operation>

<operation id="2978" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1008  %linear_buf_61_V = select i1 %or_ln340_357, i12 %select_ln340_190, i12 %select_ln388_130

]]></Node>
<StgValue><ssdm name="linear_buf_61_V"/></StgValue>
</operation>

<operation id="2979" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:1009  %sext_ln703_280 = sext i12 %linear_buf_62_V_1127 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_280"/></StgValue>
</operation>

<operation id="2980" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:1010  %fm_buf_V_62_load = load i12* %fm_buf_V_62_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_62_load"/></StgValue>
</operation>

<operation id="2981" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:1011  %sext_ln703_281 = sext i12 %fm_buf_V_62_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_281"/></StgValue>
</operation>

<operation id="2982" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:1012  %add_ln1192_225 = add nsw i13 %sext_ln703_280, %sext_ln703_281

]]></Node>
<StgValue><ssdm name="add_ln1192_225"/></StgValue>
</operation>

<operation id="2983" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:1013  %tmp_1043 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_225, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="2984" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:1014  %add_ln703_152 = add i12 %linear_buf_62_V_1127, %fm_buf_V_62_load

]]></Node>
<StgValue><ssdm name="add_ln703_152"/></StgValue>
</operation>

<operation id="2985" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:1015  %tmp_1044 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_152, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="2986" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1016  %xor_ln786_148 = xor i1 %tmp_1044, true

]]></Node>
<StgValue><ssdm name="xor_ln786_148"/></StgValue>
</operation>

<operation id="2987" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1017  %and_ln786_233 = and i1 %tmp_1043, %xor_ln786_148

]]></Node>
<StgValue><ssdm name="and_ln786_233"/></StgValue>
</operation>

<operation id="2988" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1018  %xor_ln340_207 = xor i1 %tmp_1043, %tmp_1044

]]></Node>
<StgValue><ssdm name="xor_ln340_207"/></StgValue>
</operation>

<operation id="2989" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1019  %xor_ln340_191 = xor i1 %tmp_1043, true

]]></Node>
<StgValue><ssdm name="xor_ln340_191"/></StgValue>
</operation>

<operation id="2990" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1020  %or_ln340_358 = or i1 %tmp_1044, %xor_ln340_191

]]></Node>
<StgValue><ssdm name="or_ln340_358"/></StgValue>
</operation>

<operation id="2991" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1021  %select_ln340_192 = select i1 %xor_ln340_207, i12 2047, i12 %add_ln703_152

]]></Node>
<StgValue><ssdm name="select_ln340_192"/></StgValue>
</operation>

<operation id="2992" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1022  %select_ln388_131 = select i1 %and_ln786_233, i12 -2048, i12 %add_ln703_152

]]></Node>
<StgValue><ssdm name="select_ln388_131"/></StgValue>
</operation>

<operation id="2993" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2948" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1023  %linear_buf_62_V = select i1 %or_ln340_358, i12 %select_ln340_192, i12 %select_ln388_131

]]></Node>
<StgValue><ssdm name="linear_buf_62_V"/></StgValue>
</operation>

<operation id="2994" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:1024  %sext_ln703_282 = sext i12 %linear_buf_63_V_1128 to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_282"/></StgValue>
</operation>

<operation id="2995" st_id="134" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="12" op_0_bw="11">
<![CDATA[
hls_label_6:1025  %fm_buf_V_63_load = load i12* %fm_buf_V_63_addr, align 2

]]></Node>
<StgValue><ssdm name="fm_buf_V_63_load"/></StgValue>
</operation>

<operation id="2996" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2951" bw="13" op_0_bw="12">
<![CDATA[
hls_label_6:1026  %sext_ln703_283 = sext i12 %fm_buf_V_63_load to i13

]]></Node>
<StgValue><ssdm name="sext_ln703_283"/></StgValue>
</operation>

<operation id="2997" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
hls_label_6:1027  %add_ln1192_226 = add nsw i13 %sext_ln703_282, %sext_ln703_283

]]></Node>
<StgValue><ssdm name="add_ln1192_226"/></StgValue>
</operation>

<operation id="2998" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
hls_label_6:1028  %tmp_1045 = call i1 @_ssdm_op_BitSelect.i1.i13.i32(i13 %add_ln1192_226, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="2999" st_id="134" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
hls_label_6:1029  %add_ln703_153 = add i12 %linear_buf_63_V_1128, %fm_buf_V_63_load

]]></Node>
<StgValue><ssdm name="add_ln703_153"/></StgValue>
</operation>

<operation id="3000" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
hls_label_6:1030  %tmp_1046 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %add_ln703_153, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="3001" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2956" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1031  %xor_ln786_149 = xor i1 %tmp_1046, true

]]></Node>
<StgValue><ssdm name="xor_ln786_149"/></StgValue>
</operation>

<operation id="3002" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1032  %and_ln786_234 = and i1 %tmp_1045, %xor_ln786_149

]]></Node>
<StgValue><ssdm name="and_ln786_234"/></StgValue>
</operation>

<operation id="3003" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2958" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1033  %xor_ln340_208 = xor i1 %tmp_1045, %tmp_1046

]]></Node>
<StgValue><ssdm name="xor_ln340_208"/></StgValue>
</operation>

<operation id="3004" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1034  %xor_ln340_193 = xor i1 %tmp_1045, true

]]></Node>
<StgValue><ssdm name="xor_ln340_193"/></StgValue>
</operation>

<operation id="3005" st_id="134" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2960" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
hls_label_6:1035  %or_ln340_359 = or i1 %tmp_1046, %xor_ln340_193

]]></Node>
<StgValue><ssdm name="or_ln340_359"/></StgValue>
</operation>

<operation id="3006" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1036  %select_ln340_194 = select i1 %xor_ln340_208, i12 2047, i12 %add_ln703_153

]]></Node>
<StgValue><ssdm name="select_ln340_194"/></StgValue>
</operation>

<operation id="3007" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1037  %select_ln388_132 = select i1 %and_ln786_234, i12 -2048, i12 %add_ln703_153

]]></Node>
<StgValue><ssdm name="select_ln388_132"/></StgValue>
</operation>

<operation id="3008" st_id="134" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="12" op_0_bw="1" op_1_bw="12" op_2_bw="12">
<![CDATA[
hls_label_6:1038  %linear_buf_63_V = select i1 %or_ln340_359, i12 %select_ln340_194, i12 %select_ln388_132

]]></Node>
<StgValue><ssdm name="linear_buf_63_V"/></StgValue>
</operation>

<operation id="3009" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_6:1039  %empty_531 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str263, i32 %tmp_2)

]]></Node>
<StgValue><ssdm name="empty_531"/></StgValue>
</operation>

<operation id="3010" st_id="134" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln589" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="0" op_0_bw="0">
<![CDATA[
hls_label_6:1041  br label %.preheader494

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>
</state>

<state id="135" st_id="135">

<operation id="3011" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2968" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:0  %sext_ln1148 = sext i12 %linear_buf_0_V_165 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148"/></StgValue>
</operation>

<operation id="3012" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2969" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:1  %tmp_855 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_0_V_165, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="3013" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2970" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:2  %sub_ln1148 = sub i13 0, %sext_ln1148

]]></Node>
<StgValue><ssdm name="sub_ln1148"/></StgValue>
</operation>

<operation id="3014" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2971" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:3  %tmp_239 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_239"/></StgValue>
</operation>

<operation id="3015" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2972" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:4  %zext_ln1148_64 = zext i7 %tmp_239 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_64"/></StgValue>
</operation>

<operation id="3016" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2973" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:5  %sub_ln1148_1 = sub i8 0, %zext_ln1148_64

]]></Node>
<StgValue><ssdm name="sub_ln1148_1"/></StgValue>
</operation>

<operation id="3017" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2974" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:6  %trunc_ln1148_1 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_0_V_165, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_1"/></StgValue>
</operation>

<operation id="3018" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2975" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:7  %sext_ln1148_1 = sext i6 %trunc_ln1148_1 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_1"/></StgValue>
</operation>

<operation id="3019" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2976" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:8  %zext_ln1148 = zext i7 %sext_ln1148_1 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148"/></StgValue>
</operation>

<operation id="3020" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2977" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:9  %select_ln1148 = select i1 %tmp_855, i8 %sub_ln1148_1, i8 %zext_ln1148

]]></Node>
<StgValue><ssdm name="select_ln1148"/></StgValue>
</operation>

<operation id="3021" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2978" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:10  %sext_ln1148_2 = sext i12 %linear_buf_1_V_166 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_2"/></StgValue>
</operation>

<operation id="3022" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2979" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:11  %tmp_856 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_1_V_166, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="3023" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2980" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:12  %sub_ln1148_2 = sub i13 0, %sext_ln1148_2

]]></Node>
<StgValue><ssdm name="sub_ln1148_2"/></StgValue>
</operation>

<operation id="3024" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2981" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:13  %tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_2, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_240"/></StgValue>
</operation>

<operation id="3025" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2982" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:14  %zext_ln1148_65 = zext i7 %tmp_240 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_65"/></StgValue>
</operation>

<operation id="3026" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2983" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:15  %sub_ln1148_3 = sub i8 0, %zext_ln1148_65

]]></Node>
<StgValue><ssdm name="sub_ln1148_3"/></StgValue>
</operation>

<operation id="3027" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2984" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:16  %trunc_ln1148_3 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_1_V_166, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_3"/></StgValue>
</operation>

<operation id="3028" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2985" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:17  %sext_ln1148_3 = sext i6 %trunc_ln1148_3 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_3"/></StgValue>
</operation>

<operation id="3029" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2986" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:18  %zext_ln1148_1 = zext i7 %sext_ln1148_3 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_1"/></StgValue>
</operation>

<operation id="3030" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2987" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:19  %select_ln1148_1 = select i1 %tmp_856, i8 %sub_ln1148_3, i8 %zext_ln1148_1

]]></Node>
<StgValue><ssdm name="select_ln1148_1"/></StgValue>
</operation>

<operation id="3031" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2988" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:20  %sext_ln1148_4 = sext i12 %linear_buf_2_V_167 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_4"/></StgValue>
</operation>

<operation id="3032" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2989" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:21  %tmp_857 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_2_V_167, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="3033" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2990" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:22  %sub_ln1148_4 = sub i13 0, %sext_ln1148_4

]]></Node>
<StgValue><ssdm name="sub_ln1148_4"/></StgValue>
</operation>

<operation id="3034" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2991" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:23  %tmp_241 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_4, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_241"/></StgValue>
</operation>

<operation id="3035" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2992" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:24  %zext_ln1148_66 = zext i7 %tmp_241 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_66"/></StgValue>
</operation>

<operation id="3036" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2993" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:25  %sub_ln1148_5 = sub i8 0, %zext_ln1148_66

]]></Node>
<StgValue><ssdm name="sub_ln1148_5"/></StgValue>
</operation>

<operation id="3037" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2994" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:26  %trunc_ln1148_5 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_2_V_167, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_5"/></StgValue>
</operation>

<operation id="3038" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2995" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:27  %sext_ln1148_5 = sext i6 %trunc_ln1148_5 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_5"/></StgValue>
</operation>

<operation id="3039" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2996" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:28  %zext_ln1148_2 = zext i7 %sext_ln1148_5 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_2"/></StgValue>
</operation>

<operation id="3040" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2997" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:29  %select_ln1148_2 = select i1 %tmp_857, i8 %sub_ln1148_5, i8 %zext_ln1148_2

]]></Node>
<StgValue><ssdm name="select_ln1148_2"/></StgValue>
</operation>

<operation id="3041" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2998" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:30  %sext_ln1148_6 = sext i12 %linear_buf_3_V_168 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_6"/></StgValue>
</operation>

<operation id="3042" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2999" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:31  %tmp_858 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_3_V_168, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="3043" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3000" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:32  %sub_ln1148_6 = sub i13 0, %sext_ln1148_6

]]></Node>
<StgValue><ssdm name="sub_ln1148_6"/></StgValue>
</operation>

<operation id="3044" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3001" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:33  %tmp_242 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_6, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_242"/></StgValue>
</operation>

<operation id="3045" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3002" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:34  %zext_ln1148_67 = zext i7 %tmp_242 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_67"/></StgValue>
</operation>

<operation id="3046" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3003" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:35  %sub_ln1148_7 = sub i8 0, %zext_ln1148_67

]]></Node>
<StgValue><ssdm name="sub_ln1148_7"/></StgValue>
</operation>

<operation id="3047" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3004" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:36  %trunc_ln1148_7 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_3_V_168, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_7"/></StgValue>
</operation>

<operation id="3048" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3005" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:37  %sext_ln1148_7 = sext i6 %trunc_ln1148_7 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_7"/></StgValue>
</operation>

<operation id="3049" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3006" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:38  %zext_ln1148_3 = zext i7 %sext_ln1148_7 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_3"/></StgValue>
</operation>

<operation id="3050" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3007" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:39  %select_ln1148_3 = select i1 %tmp_858, i8 %sub_ln1148_7, i8 %zext_ln1148_3

]]></Node>
<StgValue><ssdm name="select_ln1148_3"/></StgValue>
</operation>

<operation id="3051" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3008" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:40  %sext_ln1148_8 = sext i12 %linear_buf_4_V_169 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_8"/></StgValue>
</operation>

<operation id="3052" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3009" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:41  %tmp_859 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_4_V_169, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="3053" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3010" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:42  %sub_ln1148_8 = sub i13 0, %sext_ln1148_8

]]></Node>
<StgValue><ssdm name="sub_ln1148_8"/></StgValue>
</operation>

<operation id="3054" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3011" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:43  %tmp_243 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_8, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_243"/></StgValue>
</operation>

<operation id="3055" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3012" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:44  %zext_ln1148_68 = zext i7 %tmp_243 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_68"/></StgValue>
</operation>

<operation id="3056" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3013" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:45  %sub_ln1148_9 = sub i8 0, %zext_ln1148_68

]]></Node>
<StgValue><ssdm name="sub_ln1148_9"/></StgValue>
</operation>

<operation id="3057" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3014" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:46  %trunc_ln1148_9 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_4_V_169, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_9"/></StgValue>
</operation>

<operation id="3058" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3015" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:47  %sext_ln1148_9 = sext i6 %trunc_ln1148_9 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_9"/></StgValue>
</operation>

<operation id="3059" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3016" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:48  %zext_ln1148_4 = zext i7 %sext_ln1148_9 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_4"/></StgValue>
</operation>

<operation id="3060" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3017" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:49  %select_ln1148_4 = select i1 %tmp_859, i8 %sub_ln1148_9, i8 %zext_ln1148_4

]]></Node>
<StgValue><ssdm name="select_ln1148_4"/></StgValue>
</operation>

<operation id="3061" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3018" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:50  %sext_ln1148_10 = sext i12 %linear_buf_5_V_170 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_10"/></StgValue>
</operation>

<operation id="3062" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3019" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:51  %tmp_860 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_5_V_170, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="3063" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3020" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:52  %sub_ln1148_10 = sub i13 0, %sext_ln1148_10

]]></Node>
<StgValue><ssdm name="sub_ln1148_10"/></StgValue>
</operation>

<operation id="3064" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3021" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:53  %tmp_244 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_10, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_244"/></StgValue>
</operation>

<operation id="3065" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3022" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:54  %zext_ln1148_69 = zext i7 %tmp_244 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_69"/></StgValue>
</operation>

<operation id="3066" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3023" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:55  %sub_ln1148_11 = sub i8 0, %zext_ln1148_69

]]></Node>
<StgValue><ssdm name="sub_ln1148_11"/></StgValue>
</operation>

<operation id="3067" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3024" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:56  %trunc_ln1148_s = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_5_V_170, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_s"/></StgValue>
</operation>

<operation id="3068" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3025" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:57  %sext_ln1148_11 = sext i6 %trunc_ln1148_s to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_11"/></StgValue>
</operation>

<operation id="3069" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3026" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:58  %zext_ln1148_5 = zext i7 %sext_ln1148_11 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_5"/></StgValue>
</operation>

<operation id="3070" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3027" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:59  %select_ln1148_5 = select i1 %tmp_860, i8 %sub_ln1148_11, i8 %zext_ln1148_5

]]></Node>
<StgValue><ssdm name="select_ln1148_5"/></StgValue>
</operation>

<operation id="3071" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3028" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:60  %sext_ln1148_12 = sext i12 %linear_buf_6_V_171 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_12"/></StgValue>
</operation>

<operation id="3072" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3029" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:61  %tmp_861 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_6_V_171, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="3073" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3030" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:62  %sub_ln1148_12 = sub i13 0, %sext_ln1148_12

]]></Node>
<StgValue><ssdm name="sub_ln1148_12"/></StgValue>
</operation>

<operation id="3074" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3031" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:63  %tmp_245 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_12, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_245"/></StgValue>
</operation>

<operation id="3075" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3032" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:64  %zext_ln1148_70 = zext i7 %tmp_245 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_70"/></StgValue>
</operation>

<operation id="3076" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3033" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:65  %sub_ln1148_13 = sub i8 0, %zext_ln1148_70

]]></Node>
<StgValue><ssdm name="sub_ln1148_13"/></StgValue>
</operation>

<operation id="3077" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3034" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:66  %trunc_ln1148_2 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_6_V_171, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_2"/></StgValue>
</operation>

<operation id="3078" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3035" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:67  %sext_ln1148_13 = sext i6 %trunc_ln1148_2 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_13"/></StgValue>
</operation>

<operation id="3079" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3036" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:68  %zext_ln1148_6 = zext i7 %sext_ln1148_13 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_6"/></StgValue>
</operation>

<operation id="3080" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3037" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:69  %select_ln1148_6 = select i1 %tmp_861, i8 %sub_ln1148_13, i8 %zext_ln1148_6

]]></Node>
<StgValue><ssdm name="select_ln1148_6"/></StgValue>
</operation>

<operation id="3081" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3038" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:70  %sext_ln1148_14 = sext i12 %linear_buf_7_V_172 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_14"/></StgValue>
</operation>

<operation id="3082" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3039" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:71  %tmp_862 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_7_V_172, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="3083" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3040" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:72  %sub_ln1148_14 = sub i13 0, %sext_ln1148_14

]]></Node>
<StgValue><ssdm name="sub_ln1148_14"/></StgValue>
</operation>

<operation id="3084" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3041" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:73  %tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_14, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_246"/></StgValue>
</operation>

<operation id="3085" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3042" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:74  %zext_ln1148_71 = zext i7 %tmp_246 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_71"/></StgValue>
</operation>

<operation id="3086" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3043" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:75  %sub_ln1148_15 = sub i8 0, %zext_ln1148_71

]]></Node>
<StgValue><ssdm name="sub_ln1148_15"/></StgValue>
</operation>

<operation id="3087" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3044" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:76  %trunc_ln1148_4 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_7_V_172, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_4"/></StgValue>
</operation>

<operation id="3088" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3045" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:77  %sext_ln1148_15 = sext i6 %trunc_ln1148_4 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_15"/></StgValue>
</operation>

<operation id="3089" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3046" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:78  %zext_ln1148_7 = zext i7 %sext_ln1148_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_7"/></StgValue>
</operation>

<operation id="3090" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3047" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:79  %select_ln1148_7 = select i1 %tmp_862, i8 %sub_ln1148_15, i8 %zext_ln1148_7

]]></Node>
<StgValue><ssdm name="select_ln1148_7"/></StgValue>
</operation>

<operation id="3091" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3048" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:80  %sext_ln1148_16 = sext i12 %linear_buf_8_V_173 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_16"/></StgValue>
</operation>

<operation id="3092" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3049" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:81  %tmp_863 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_8_V_173, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="3093" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3050" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:82  %sub_ln1148_16 = sub i13 0, %sext_ln1148_16

]]></Node>
<StgValue><ssdm name="sub_ln1148_16"/></StgValue>
</operation>

<operation id="3094" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3051" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:83  %tmp_247 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_16, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_247"/></StgValue>
</operation>

<operation id="3095" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3052" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:84  %zext_ln1148_72 = zext i7 %tmp_247 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_72"/></StgValue>
</operation>

<operation id="3096" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3053" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:85  %sub_ln1148_17 = sub i8 0, %zext_ln1148_72

]]></Node>
<StgValue><ssdm name="sub_ln1148_17"/></StgValue>
</operation>

<operation id="3097" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3054" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:86  %trunc_ln1148_6 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_8_V_173, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_6"/></StgValue>
</operation>

<operation id="3098" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3055" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:87  %sext_ln1148_17 = sext i6 %trunc_ln1148_6 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_17"/></StgValue>
</operation>

<operation id="3099" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3056" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:88  %zext_ln1148_8 = zext i7 %sext_ln1148_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_8"/></StgValue>
</operation>

<operation id="3100" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:89  %select_ln1148_8 = select i1 %tmp_863, i8 %sub_ln1148_17, i8 %zext_ln1148_8

]]></Node>
<StgValue><ssdm name="select_ln1148_8"/></StgValue>
</operation>

<operation id="3101" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3058" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:90  %sext_ln1148_18 = sext i12 %linear_buf_9_V_174 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_18"/></StgValue>
</operation>

<operation id="3102" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:91  %tmp_864 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_9_V_174, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="3103" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:92  %sub_ln1148_18 = sub i13 0, %sext_ln1148_18

]]></Node>
<StgValue><ssdm name="sub_ln1148_18"/></StgValue>
</operation>

<operation id="3104" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:93  %tmp_248 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_18, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_248"/></StgValue>
</operation>

<operation id="3105" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:94  %zext_ln1148_73 = zext i7 %tmp_248 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_73"/></StgValue>
</operation>

<operation id="3106" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:95  %sub_ln1148_19 = sub i8 0, %zext_ln1148_73

]]></Node>
<StgValue><ssdm name="sub_ln1148_19"/></StgValue>
</operation>

<operation id="3107" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:96  %trunc_ln1148_8 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_9_V_174, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_8"/></StgValue>
</operation>

<operation id="3108" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:97  %sext_ln1148_19 = sext i6 %trunc_ln1148_8 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_19"/></StgValue>
</operation>

<operation id="3109" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:98  %zext_ln1148_9 = zext i7 %sext_ln1148_19 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_9"/></StgValue>
</operation>

<operation id="3110" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:99  %select_ln1148_9 = select i1 %tmp_864, i8 %sub_ln1148_19, i8 %zext_ln1148_9

]]></Node>
<StgValue><ssdm name="select_ln1148_9"/></StgValue>
</operation>

<operation id="3111" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:100  %sext_ln1148_20 = sext i12 %linear_buf_10_V_175 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_20"/></StgValue>
</operation>

<operation id="3112" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:101  %tmp_865 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_10_V_175, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="3113" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:102  %sub_ln1148_20 = sub i13 0, %sext_ln1148_20

]]></Node>
<StgValue><ssdm name="sub_ln1148_20"/></StgValue>
</operation>

<operation id="3114" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:103  %tmp_249 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_20, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_249"/></StgValue>
</operation>

<operation id="3115" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:104  %zext_ln1148_74 = zext i7 %tmp_249 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_74"/></StgValue>
</operation>

<operation id="3116" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:105  %sub_ln1148_21 = sub i8 0, %zext_ln1148_74

]]></Node>
<StgValue><ssdm name="sub_ln1148_21"/></StgValue>
</operation>

<operation id="3117" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:106  %trunc_ln1148_10 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_10_V_175, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_10"/></StgValue>
</operation>

<operation id="3118" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:107  %sext_ln1148_21 = sext i6 %trunc_ln1148_10 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_21"/></StgValue>
</operation>

<operation id="3119" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:108  %zext_ln1148_10 = zext i7 %sext_ln1148_21 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_10"/></StgValue>
</operation>

<operation id="3120" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:109  %select_ln1148_10 = select i1 %tmp_865, i8 %sub_ln1148_21, i8 %zext_ln1148_10

]]></Node>
<StgValue><ssdm name="select_ln1148_10"/></StgValue>
</operation>

<operation id="3121" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:110  %sext_ln1148_22 = sext i12 %linear_buf_11_V_176 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_22"/></StgValue>
</operation>

<operation id="3122" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:111  %tmp_866 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_11_V_176, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="3123" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:112  %sub_ln1148_22 = sub i13 0, %sext_ln1148_22

]]></Node>
<StgValue><ssdm name="sub_ln1148_22"/></StgValue>
</operation>

<operation id="3124" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:113  %tmp_250 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_22, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_250"/></StgValue>
</operation>

<operation id="3125" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:114  %zext_ln1148_75 = zext i7 %tmp_250 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_75"/></StgValue>
</operation>

<operation id="3126" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:115  %sub_ln1148_23 = sub i8 0, %zext_ln1148_75

]]></Node>
<StgValue><ssdm name="sub_ln1148_23"/></StgValue>
</operation>

<operation id="3127" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:116  %trunc_ln1148_11 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_11_V_176, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_11"/></StgValue>
</operation>

<operation id="3128" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:117  %sext_ln1148_23 = sext i6 %trunc_ln1148_11 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_23"/></StgValue>
</operation>

<operation id="3129" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:118  %zext_ln1148_11 = zext i7 %sext_ln1148_23 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_11"/></StgValue>
</operation>

<operation id="3130" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:119  %select_ln1148_11 = select i1 %tmp_866, i8 %sub_ln1148_23, i8 %zext_ln1148_11

]]></Node>
<StgValue><ssdm name="select_ln1148_11"/></StgValue>
</operation>

<operation id="3131" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:120  %sext_ln1148_24 = sext i12 %linear_buf_12_V_177 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_24"/></StgValue>
</operation>

<operation id="3132" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:121  %tmp_867 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_12_V_177, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="3133" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:122  %sub_ln1148_24 = sub i13 0, %sext_ln1148_24

]]></Node>
<StgValue><ssdm name="sub_ln1148_24"/></StgValue>
</operation>

<operation id="3134" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:123  %tmp_251 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_24, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_251"/></StgValue>
</operation>

<operation id="3135" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:124  %zext_ln1148_76 = zext i7 %tmp_251 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_76"/></StgValue>
</operation>

<operation id="3136" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:125  %sub_ln1148_25 = sub i8 0, %zext_ln1148_76

]]></Node>
<StgValue><ssdm name="sub_ln1148_25"/></StgValue>
</operation>

<operation id="3137" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:126  %trunc_ln1148_12 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_12_V_177, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_12"/></StgValue>
</operation>

<operation id="3138" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:127  %sext_ln1148_25 = sext i6 %trunc_ln1148_12 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_25"/></StgValue>
</operation>

<operation id="3139" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:128  %zext_ln1148_12 = zext i7 %sext_ln1148_25 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_12"/></StgValue>
</operation>

<operation id="3140" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:129  %select_ln1148_12 = select i1 %tmp_867, i8 %sub_ln1148_25, i8 %zext_ln1148_12

]]></Node>
<StgValue><ssdm name="select_ln1148_12"/></StgValue>
</operation>

<operation id="3141" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:130  %sext_ln1148_26 = sext i12 %linear_buf_13_V_178 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_26"/></StgValue>
</operation>

<operation id="3142" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:131  %tmp_868 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_13_V_178, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="3143" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:132  %sub_ln1148_26 = sub i13 0, %sext_ln1148_26

]]></Node>
<StgValue><ssdm name="sub_ln1148_26"/></StgValue>
</operation>

<operation id="3144" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:133  %tmp_252 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_26, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_252"/></StgValue>
</operation>

<operation id="3145" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3102" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:134  %zext_ln1148_77 = zext i7 %tmp_252 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_77"/></StgValue>
</operation>

<operation id="3146" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3103" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:135  %sub_ln1148_27 = sub i8 0, %zext_ln1148_77

]]></Node>
<StgValue><ssdm name="sub_ln1148_27"/></StgValue>
</operation>

<operation id="3147" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3104" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:136  %trunc_ln1148_13 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_13_V_178, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_13"/></StgValue>
</operation>

<operation id="3148" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3105" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:137  %sext_ln1148_27 = sext i6 %trunc_ln1148_13 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_27"/></StgValue>
</operation>

<operation id="3149" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3106" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:138  %zext_ln1148_13 = zext i7 %sext_ln1148_27 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_13"/></StgValue>
</operation>

<operation id="3150" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3107" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:139  %select_ln1148_13 = select i1 %tmp_868, i8 %sub_ln1148_27, i8 %zext_ln1148_13

]]></Node>
<StgValue><ssdm name="select_ln1148_13"/></StgValue>
</operation>

<operation id="3151" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3108" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:140  %sext_ln1148_28 = sext i12 %linear_buf_14_V_179 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_28"/></StgValue>
</operation>

<operation id="3152" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:141  %tmp_869 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_14_V_179, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="3153" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:142  %sub_ln1148_28 = sub i13 0, %sext_ln1148_28

]]></Node>
<StgValue><ssdm name="sub_ln1148_28"/></StgValue>
</operation>

<operation id="3154" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3111" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:143  %tmp_253 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_28, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_253"/></StgValue>
</operation>

<operation id="3155" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3112" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:144  %zext_ln1148_78 = zext i7 %tmp_253 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_78"/></StgValue>
</operation>

<operation id="3156" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:145  %sub_ln1148_29 = sub i8 0, %zext_ln1148_78

]]></Node>
<StgValue><ssdm name="sub_ln1148_29"/></StgValue>
</operation>

<operation id="3157" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3114" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:146  %trunc_ln1148_14 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_14_V_179, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_14"/></StgValue>
</operation>

<operation id="3158" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3115" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:147  %sext_ln1148_29 = sext i6 %trunc_ln1148_14 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_29"/></StgValue>
</operation>

<operation id="3159" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3116" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:148  %zext_ln1148_14 = zext i7 %sext_ln1148_29 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_14"/></StgValue>
</operation>

<operation id="3160" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3117" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:149  %select_ln1148_14 = select i1 %tmp_869, i8 %sub_ln1148_29, i8 %zext_ln1148_14

]]></Node>
<StgValue><ssdm name="select_ln1148_14"/></StgValue>
</operation>

<operation id="3161" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3118" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:150  %sext_ln1148_30 = sext i12 %linear_buf_15_V_180 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_30"/></StgValue>
</operation>

<operation id="3162" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3119" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:151  %tmp_870 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_15_V_180, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="3163" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3120" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:152  %sub_ln1148_30 = sub i13 0, %sext_ln1148_30

]]></Node>
<StgValue><ssdm name="sub_ln1148_30"/></StgValue>
</operation>

<operation id="3164" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3121" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:153  %tmp_254 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_30, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_254"/></StgValue>
</operation>

<operation id="3165" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3122" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:154  %zext_ln1148_79 = zext i7 %tmp_254 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_79"/></StgValue>
</operation>

<operation id="3166" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3123" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:155  %sub_ln1148_31 = sub i8 0, %zext_ln1148_79

]]></Node>
<StgValue><ssdm name="sub_ln1148_31"/></StgValue>
</operation>

<operation id="3167" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3124" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:156  %trunc_ln1148_15 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_15_V_180, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_15"/></StgValue>
</operation>

<operation id="3168" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3125" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:157  %sext_ln1148_31 = sext i6 %trunc_ln1148_15 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_31"/></StgValue>
</operation>

<operation id="3169" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3126" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:158  %zext_ln1148_15 = zext i7 %sext_ln1148_31 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_15"/></StgValue>
</operation>

<operation id="3170" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:159  %select_ln1148_15 = select i1 %tmp_870, i8 %sub_ln1148_31, i8 %zext_ln1148_15

]]></Node>
<StgValue><ssdm name="select_ln1148_15"/></StgValue>
</operation>

<operation id="3171" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3128" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:160  %sext_ln1148_32 = sext i12 %linear_buf_16_V_181 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_32"/></StgValue>
</operation>

<operation id="3172" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3129" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:161  %tmp_871 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_16_V_181, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="3173" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3130" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:162  %sub_ln1148_32 = sub i13 0, %sext_ln1148_32

]]></Node>
<StgValue><ssdm name="sub_ln1148_32"/></StgValue>
</operation>

<operation id="3174" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3131" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:163  %tmp_255 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_32, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_255"/></StgValue>
</operation>

<operation id="3175" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3132" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:164  %zext_ln1148_80 = zext i7 %tmp_255 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_80"/></StgValue>
</operation>

<operation id="3176" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3133" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:165  %sub_ln1148_33 = sub i8 0, %zext_ln1148_80

]]></Node>
<StgValue><ssdm name="sub_ln1148_33"/></StgValue>
</operation>

<operation id="3177" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3134" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:166  %trunc_ln1148_16 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_16_V_181, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_16"/></StgValue>
</operation>

<operation id="3178" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3135" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:167  %sext_ln1148_33 = sext i6 %trunc_ln1148_16 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_33"/></StgValue>
</operation>

<operation id="3179" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3136" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:168  %zext_ln1148_16 = zext i7 %sext_ln1148_33 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_16"/></StgValue>
</operation>

<operation id="3180" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:169  %select_ln1148_16 = select i1 %tmp_871, i8 %sub_ln1148_33, i8 %zext_ln1148_16

]]></Node>
<StgValue><ssdm name="select_ln1148_16"/></StgValue>
</operation>

<operation id="3181" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3138" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:170  %sext_ln1148_34 = sext i12 %linear_buf_17_V_182 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_34"/></StgValue>
</operation>

<operation id="3182" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3139" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:171  %tmp_872 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_17_V_182, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="3183" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3140" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:172  %sub_ln1148_34 = sub i13 0, %sext_ln1148_34

]]></Node>
<StgValue><ssdm name="sub_ln1148_34"/></StgValue>
</operation>

<operation id="3184" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3141" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:173  %tmp_256 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_34, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_256"/></StgValue>
</operation>

<operation id="3185" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3142" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:174  %zext_ln1148_81 = zext i7 %tmp_256 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_81"/></StgValue>
</operation>

<operation id="3186" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3143" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:175  %sub_ln1148_35 = sub i8 0, %zext_ln1148_81

]]></Node>
<StgValue><ssdm name="sub_ln1148_35"/></StgValue>
</operation>

<operation id="3187" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3144" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:176  %trunc_ln1148_17 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_17_V_182, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_17"/></StgValue>
</operation>

<operation id="3188" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3145" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:177  %sext_ln1148_35 = sext i6 %trunc_ln1148_17 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_35"/></StgValue>
</operation>

<operation id="3189" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3146" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:178  %zext_ln1148_17 = zext i7 %sext_ln1148_35 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_17"/></StgValue>
</operation>

<operation id="3190" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3147" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:179  %select_ln1148_17 = select i1 %tmp_872, i8 %sub_ln1148_35, i8 %zext_ln1148_17

]]></Node>
<StgValue><ssdm name="select_ln1148_17"/></StgValue>
</operation>

<operation id="3191" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3148" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:180  %sext_ln1148_36 = sext i12 %linear_buf_18_V_183 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_36"/></StgValue>
</operation>

<operation id="3192" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3149" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:181  %tmp_873 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_18_V_183, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="3193" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3150" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:182  %sub_ln1148_36 = sub i13 0, %sext_ln1148_36

]]></Node>
<StgValue><ssdm name="sub_ln1148_36"/></StgValue>
</operation>

<operation id="3194" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3151" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:183  %tmp_257 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_36, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_257"/></StgValue>
</operation>

<operation id="3195" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3152" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:184  %zext_ln1148_82 = zext i7 %tmp_257 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_82"/></StgValue>
</operation>

<operation id="3196" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3153" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:185  %sub_ln1148_37 = sub i8 0, %zext_ln1148_82

]]></Node>
<StgValue><ssdm name="sub_ln1148_37"/></StgValue>
</operation>

<operation id="3197" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3154" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:186  %trunc_ln1148_18 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_18_V_183, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_18"/></StgValue>
</operation>

<operation id="3198" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3155" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:187  %sext_ln1148_37 = sext i6 %trunc_ln1148_18 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_37"/></StgValue>
</operation>

<operation id="3199" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3156" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:188  %zext_ln1148_18 = zext i7 %sext_ln1148_37 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_18"/></StgValue>
</operation>

<operation id="3200" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3157" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:189  %select_ln1148_18 = select i1 %tmp_873, i8 %sub_ln1148_37, i8 %zext_ln1148_18

]]></Node>
<StgValue><ssdm name="select_ln1148_18"/></StgValue>
</operation>

<operation id="3201" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3158" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:190  %sext_ln1148_38 = sext i12 %linear_buf_19_V_184 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_38"/></StgValue>
</operation>

<operation id="3202" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:191  %tmp_874 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_19_V_184, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="3203" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3160" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:192  %sub_ln1148_38 = sub i13 0, %sext_ln1148_38

]]></Node>
<StgValue><ssdm name="sub_ln1148_38"/></StgValue>
</operation>

<operation id="3204" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3161" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:193  %tmp_258 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_38, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_258"/></StgValue>
</operation>

<operation id="3205" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3162" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:194  %zext_ln1148_83 = zext i7 %tmp_258 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_83"/></StgValue>
</operation>

<operation id="3206" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3163" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:195  %sub_ln1148_39 = sub i8 0, %zext_ln1148_83

]]></Node>
<StgValue><ssdm name="sub_ln1148_39"/></StgValue>
</operation>

<operation id="3207" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3164" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:196  %trunc_ln1148_19 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_19_V_184, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_19"/></StgValue>
</operation>

<operation id="3208" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3165" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:197  %sext_ln1148_39 = sext i6 %trunc_ln1148_19 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_39"/></StgValue>
</operation>

<operation id="3209" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3166" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:198  %zext_ln1148_19 = zext i7 %sext_ln1148_39 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_19"/></StgValue>
</operation>

<operation id="3210" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3167" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:199  %select_ln1148_19 = select i1 %tmp_874, i8 %sub_ln1148_39, i8 %zext_ln1148_19

]]></Node>
<StgValue><ssdm name="select_ln1148_19"/></StgValue>
</operation>

<operation id="3211" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3168" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:200  %sext_ln1148_40 = sext i12 %linear_buf_20_V_185 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_40"/></StgValue>
</operation>

<operation id="3212" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3169" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:201  %tmp_875 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_20_V_185, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="3213" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3170" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:202  %sub_ln1148_40 = sub i13 0, %sext_ln1148_40

]]></Node>
<StgValue><ssdm name="sub_ln1148_40"/></StgValue>
</operation>

<operation id="3214" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3171" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:203  %tmp_259 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_40, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_259"/></StgValue>
</operation>

<operation id="3215" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3172" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:204  %zext_ln1148_84 = zext i7 %tmp_259 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_84"/></StgValue>
</operation>

<operation id="3216" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3173" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:205  %sub_ln1148_41 = sub i8 0, %zext_ln1148_84

]]></Node>
<StgValue><ssdm name="sub_ln1148_41"/></StgValue>
</operation>

<operation id="3217" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3174" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:206  %trunc_ln1148_20 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_20_V_185, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_20"/></StgValue>
</operation>

<operation id="3218" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3175" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:207  %sext_ln1148_41 = sext i6 %trunc_ln1148_20 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_41"/></StgValue>
</operation>

<operation id="3219" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3176" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:208  %zext_ln1148_20 = zext i7 %sext_ln1148_41 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_20"/></StgValue>
</operation>

<operation id="3220" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3177" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:209  %select_ln1148_20 = select i1 %tmp_875, i8 %sub_ln1148_41, i8 %zext_ln1148_20

]]></Node>
<StgValue><ssdm name="select_ln1148_20"/></StgValue>
</operation>

<operation id="3221" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3178" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:210  %sext_ln1148_42 = sext i12 %linear_buf_21_V_186 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_42"/></StgValue>
</operation>

<operation id="3222" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3179" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:211  %tmp_876 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_21_V_186, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="3223" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3180" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:212  %sub_ln1148_42 = sub i13 0, %sext_ln1148_42

]]></Node>
<StgValue><ssdm name="sub_ln1148_42"/></StgValue>
</operation>

<operation id="3224" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3181" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:213  %tmp_260 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_42, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_260"/></StgValue>
</operation>

<operation id="3225" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3182" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:214  %zext_ln1148_85 = zext i7 %tmp_260 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_85"/></StgValue>
</operation>

<operation id="3226" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3183" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:215  %sub_ln1148_43 = sub i8 0, %zext_ln1148_85

]]></Node>
<StgValue><ssdm name="sub_ln1148_43"/></StgValue>
</operation>

<operation id="3227" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3184" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:216  %trunc_ln1148_21 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_21_V_186, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_21"/></StgValue>
</operation>

<operation id="3228" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3185" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:217  %sext_ln1148_43 = sext i6 %trunc_ln1148_21 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_43"/></StgValue>
</operation>

<operation id="3229" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3186" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:218  %zext_ln1148_21 = zext i7 %sext_ln1148_43 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_21"/></StgValue>
</operation>

<operation id="3230" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3187" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:219  %select_ln1148_21 = select i1 %tmp_876, i8 %sub_ln1148_43, i8 %zext_ln1148_21

]]></Node>
<StgValue><ssdm name="select_ln1148_21"/></StgValue>
</operation>

<operation id="3231" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3188" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:220  %sext_ln1148_44 = sext i12 %linear_buf_22_V_187 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_44"/></StgValue>
</operation>

<operation id="3232" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3189" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:221  %tmp_877 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_22_V_187, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="3233" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3190" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:222  %sub_ln1148_44 = sub i13 0, %sext_ln1148_44

]]></Node>
<StgValue><ssdm name="sub_ln1148_44"/></StgValue>
</operation>

<operation id="3234" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3191" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:223  %tmp_261 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_44, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_261"/></StgValue>
</operation>

<operation id="3235" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3192" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:224  %zext_ln1148_86 = zext i7 %tmp_261 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_86"/></StgValue>
</operation>

<operation id="3236" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3193" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:225  %sub_ln1148_45 = sub i8 0, %zext_ln1148_86

]]></Node>
<StgValue><ssdm name="sub_ln1148_45"/></StgValue>
</operation>

<operation id="3237" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3194" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:226  %trunc_ln1148_22 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_22_V_187, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_22"/></StgValue>
</operation>

<operation id="3238" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3195" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:227  %sext_ln1148_45 = sext i6 %trunc_ln1148_22 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_45"/></StgValue>
</operation>

<operation id="3239" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3196" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:228  %zext_ln1148_22 = zext i7 %sext_ln1148_45 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_22"/></StgValue>
</operation>

<operation id="3240" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3197" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:229  %select_ln1148_22 = select i1 %tmp_877, i8 %sub_ln1148_45, i8 %zext_ln1148_22

]]></Node>
<StgValue><ssdm name="select_ln1148_22"/></StgValue>
</operation>

<operation id="3241" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3198" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:230  %sext_ln1148_46 = sext i12 %linear_buf_23_V_188 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_46"/></StgValue>
</operation>

<operation id="3242" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3199" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:231  %tmp_878 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_23_V_188, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="3243" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3200" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:232  %sub_ln1148_46 = sub i13 0, %sext_ln1148_46

]]></Node>
<StgValue><ssdm name="sub_ln1148_46"/></StgValue>
</operation>

<operation id="3244" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3201" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:233  %tmp_262 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_46, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_262"/></StgValue>
</operation>

<operation id="3245" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3202" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:234  %zext_ln1148_87 = zext i7 %tmp_262 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_87"/></StgValue>
</operation>

<operation id="3246" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3203" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:235  %sub_ln1148_47 = sub i8 0, %zext_ln1148_87

]]></Node>
<StgValue><ssdm name="sub_ln1148_47"/></StgValue>
</operation>

<operation id="3247" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3204" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:236  %trunc_ln1148_23 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_23_V_188, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_23"/></StgValue>
</operation>

<operation id="3248" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3205" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:237  %sext_ln1148_47 = sext i6 %trunc_ln1148_23 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_47"/></StgValue>
</operation>

<operation id="3249" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3206" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:238  %zext_ln1148_23 = zext i7 %sext_ln1148_47 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_23"/></StgValue>
</operation>

<operation id="3250" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3207" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:239  %select_ln1148_23 = select i1 %tmp_878, i8 %sub_ln1148_47, i8 %zext_ln1148_23

]]></Node>
<StgValue><ssdm name="select_ln1148_23"/></StgValue>
</operation>

<operation id="3251" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3208" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:240  %sext_ln1148_48 = sext i12 %linear_buf_24_V_189 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_48"/></StgValue>
</operation>

<operation id="3252" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3209" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:241  %tmp_879 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_24_V_189, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="3253" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3210" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:242  %sub_ln1148_48 = sub i13 0, %sext_ln1148_48

]]></Node>
<StgValue><ssdm name="sub_ln1148_48"/></StgValue>
</operation>

<operation id="3254" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3211" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:243  %tmp_263 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_48, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_263"/></StgValue>
</operation>

<operation id="3255" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3212" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:244  %zext_ln1148_88 = zext i7 %tmp_263 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_88"/></StgValue>
</operation>

<operation id="3256" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3213" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:245  %sub_ln1148_49 = sub i8 0, %zext_ln1148_88

]]></Node>
<StgValue><ssdm name="sub_ln1148_49"/></StgValue>
</operation>

<operation id="3257" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3214" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:246  %trunc_ln1148_24 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_24_V_189, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_24"/></StgValue>
</operation>

<operation id="3258" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3215" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:247  %sext_ln1148_49 = sext i6 %trunc_ln1148_24 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_49"/></StgValue>
</operation>

<operation id="3259" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3216" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:248  %zext_ln1148_24 = zext i7 %sext_ln1148_49 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_24"/></StgValue>
</operation>

<operation id="3260" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3217" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:249  %select_ln1148_24 = select i1 %tmp_879, i8 %sub_ln1148_49, i8 %zext_ln1148_24

]]></Node>
<StgValue><ssdm name="select_ln1148_24"/></StgValue>
</operation>

<operation id="3261" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3218" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:250  %sext_ln1148_50 = sext i12 %linear_buf_25_V_190 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_50"/></StgValue>
</operation>

<operation id="3262" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3219" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:251  %tmp_880 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_25_V_190, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="3263" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3220" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:252  %sub_ln1148_50 = sub i13 0, %sext_ln1148_50

]]></Node>
<StgValue><ssdm name="sub_ln1148_50"/></StgValue>
</operation>

<operation id="3264" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3221" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:253  %tmp_264 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_50, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_264"/></StgValue>
</operation>

<operation id="3265" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3222" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:254  %zext_ln1148_89 = zext i7 %tmp_264 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_89"/></StgValue>
</operation>

<operation id="3266" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3223" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:255  %sub_ln1148_51 = sub i8 0, %zext_ln1148_89

]]></Node>
<StgValue><ssdm name="sub_ln1148_51"/></StgValue>
</operation>

<operation id="3267" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3224" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:256  %trunc_ln1148_25 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_25_V_190, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_25"/></StgValue>
</operation>

<operation id="3268" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3225" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:257  %sext_ln1148_51 = sext i6 %trunc_ln1148_25 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_51"/></StgValue>
</operation>

<operation id="3269" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3226" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:258  %zext_ln1148_25 = zext i7 %sext_ln1148_51 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_25"/></StgValue>
</operation>

<operation id="3270" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3227" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:259  %select_ln1148_25 = select i1 %tmp_880, i8 %sub_ln1148_51, i8 %zext_ln1148_25

]]></Node>
<StgValue><ssdm name="select_ln1148_25"/></StgValue>
</operation>

<operation id="3271" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3228" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:260  %sext_ln1148_52 = sext i12 %linear_buf_26_V_191 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_52"/></StgValue>
</operation>

<operation id="3272" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3229" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:261  %tmp_881 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_26_V_191, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="3273" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3230" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:262  %sub_ln1148_52 = sub i13 0, %sext_ln1148_52

]]></Node>
<StgValue><ssdm name="sub_ln1148_52"/></StgValue>
</operation>

<operation id="3274" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3231" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:263  %tmp_265 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_52, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_265"/></StgValue>
</operation>

<operation id="3275" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3232" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:264  %zext_ln1148_90 = zext i7 %tmp_265 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_90"/></StgValue>
</operation>

<operation id="3276" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3233" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:265  %sub_ln1148_53 = sub i8 0, %zext_ln1148_90

]]></Node>
<StgValue><ssdm name="sub_ln1148_53"/></StgValue>
</operation>

<operation id="3277" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3234" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:266  %trunc_ln1148_26 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_26_V_191, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_26"/></StgValue>
</operation>

<operation id="3278" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3235" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:267  %sext_ln1148_53 = sext i6 %trunc_ln1148_26 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_53"/></StgValue>
</operation>

<operation id="3279" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3236" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:268  %zext_ln1148_26 = zext i7 %sext_ln1148_53 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_26"/></StgValue>
</operation>

<operation id="3280" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3237" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:269  %select_ln1148_26 = select i1 %tmp_881, i8 %sub_ln1148_53, i8 %zext_ln1148_26

]]></Node>
<StgValue><ssdm name="select_ln1148_26"/></StgValue>
</operation>

<operation id="3281" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3238" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:270  %sext_ln1148_54 = sext i12 %linear_buf_27_V_192 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_54"/></StgValue>
</operation>

<operation id="3282" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3239" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:271  %tmp_882 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_27_V_192, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="3283" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3240" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:272  %sub_ln1148_54 = sub i13 0, %sext_ln1148_54

]]></Node>
<StgValue><ssdm name="sub_ln1148_54"/></StgValue>
</operation>

<operation id="3284" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3241" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:273  %tmp_266 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_54, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_266"/></StgValue>
</operation>

<operation id="3285" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3242" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:274  %zext_ln1148_91 = zext i7 %tmp_266 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_91"/></StgValue>
</operation>

<operation id="3286" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3243" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:275  %sub_ln1148_55 = sub i8 0, %zext_ln1148_91

]]></Node>
<StgValue><ssdm name="sub_ln1148_55"/></StgValue>
</operation>

<operation id="3287" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3244" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:276  %trunc_ln1148_27 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_27_V_192, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_27"/></StgValue>
</operation>

<operation id="3288" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3245" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:277  %sext_ln1148_55 = sext i6 %trunc_ln1148_27 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_55"/></StgValue>
</operation>

<operation id="3289" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3246" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:278  %zext_ln1148_27 = zext i7 %sext_ln1148_55 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_27"/></StgValue>
</operation>

<operation id="3290" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3247" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:279  %select_ln1148_27 = select i1 %tmp_882, i8 %sub_ln1148_55, i8 %zext_ln1148_27

]]></Node>
<StgValue><ssdm name="select_ln1148_27"/></StgValue>
</operation>

<operation id="3291" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3248" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:280  %sext_ln1148_56 = sext i12 %linear_buf_28_V_193 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_56"/></StgValue>
</operation>

<operation id="3292" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3249" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:281  %tmp_883 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_28_V_193, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="3293" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3250" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:282  %sub_ln1148_56 = sub i13 0, %sext_ln1148_56

]]></Node>
<StgValue><ssdm name="sub_ln1148_56"/></StgValue>
</operation>

<operation id="3294" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3251" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:283  %tmp_267 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_56, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_267"/></StgValue>
</operation>

<operation id="3295" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3252" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:284  %zext_ln1148_92 = zext i7 %tmp_267 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_92"/></StgValue>
</operation>

<operation id="3296" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3253" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:285  %sub_ln1148_57 = sub i8 0, %zext_ln1148_92

]]></Node>
<StgValue><ssdm name="sub_ln1148_57"/></StgValue>
</operation>

<operation id="3297" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3254" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:286  %trunc_ln1148_28 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_28_V_193, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_28"/></StgValue>
</operation>

<operation id="3298" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3255" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:287  %sext_ln1148_57 = sext i6 %trunc_ln1148_28 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_57"/></StgValue>
</operation>

<operation id="3299" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3256" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:288  %zext_ln1148_28 = zext i7 %sext_ln1148_57 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_28"/></StgValue>
</operation>

<operation id="3300" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3257" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:289  %select_ln1148_28 = select i1 %tmp_883, i8 %sub_ln1148_57, i8 %zext_ln1148_28

]]></Node>
<StgValue><ssdm name="select_ln1148_28"/></StgValue>
</operation>

<operation id="3301" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3258" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:290  %sext_ln1148_58 = sext i12 %linear_buf_29_V_194 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_58"/></StgValue>
</operation>

<operation id="3302" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3259" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:291  %tmp_884 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_29_V_194, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="3303" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3260" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:292  %sub_ln1148_58 = sub i13 0, %sext_ln1148_58

]]></Node>
<StgValue><ssdm name="sub_ln1148_58"/></StgValue>
</operation>

<operation id="3304" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3261" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:293  %tmp_268 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_58, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_268"/></StgValue>
</operation>

<operation id="3305" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3262" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:294  %zext_ln1148_93 = zext i7 %tmp_268 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_93"/></StgValue>
</operation>

<operation id="3306" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3263" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:295  %sub_ln1148_59 = sub i8 0, %zext_ln1148_93

]]></Node>
<StgValue><ssdm name="sub_ln1148_59"/></StgValue>
</operation>

<operation id="3307" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3264" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:296  %trunc_ln1148_29 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_29_V_194, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_29"/></StgValue>
</operation>

<operation id="3308" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3265" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:297  %sext_ln1148_59 = sext i6 %trunc_ln1148_29 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_59"/></StgValue>
</operation>

<operation id="3309" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3266" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:298  %zext_ln1148_29 = zext i7 %sext_ln1148_59 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_29"/></StgValue>
</operation>

<operation id="3310" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3267" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:299  %select_ln1148_29 = select i1 %tmp_884, i8 %sub_ln1148_59, i8 %zext_ln1148_29

]]></Node>
<StgValue><ssdm name="select_ln1148_29"/></StgValue>
</operation>

<operation id="3311" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3268" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:300  %sext_ln1148_60 = sext i12 %linear_buf_30_V_195 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_60"/></StgValue>
</operation>

<operation id="3312" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3269" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:301  %tmp_885 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_30_V_195, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="3313" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3270" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:302  %sub_ln1148_60 = sub i13 0, %sext_ln1148_60

]]></Node>
<StgValue><ssdm name="sub_ln1148_60"/></StgValue>
</operation>

<operation id="3314" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3271" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:303  %tmp_269 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_60, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_269"/></StgValue>
</operation>

<operation id="3315" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3272" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:304  %zext_ln1148_94 = zext i7 %tmp_269 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_94"/></StgValue>
</operation>

<operation id="3316" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3273" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:305  %sub_ln1148_61 = sub i8 0, %zext_ln1148_94

]]></Node>
<StgValue><ssdm name="sub_ln1148_61"/></StgValue>
</operation>

<operation id="3317" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3274" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:306  %trunc_ln1148_30 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_30_V_195, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_30"/></StgValue>
</operation>

<operation id="3318" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3275" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:307  %sext_ln1148_61 = sext i6 %trunc_ln1148_30 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_61"/></StgValue>
</operation>

<operation id="3319" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3276" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:308  %zext_ln1148_30 = zext i7 %sext_ln1148_61 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_30"/></StgValue>
</operation>

<operation id="3320" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3277" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:309  %select_ln1148_30 = select i1 %tmp_885, i8 %sub_ln1148_61, i8 %zext_ln1148_30

]]></Node>
<StgValue><ssdm name="select_ln1148_30"/></StgValue>
</operation>

<operation id="3321" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3278" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:310  %sext_ln1148_62 = sext i12 %linear_buf_31_V_196 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_62"/></StgValue>
</operation>

<operation id="3322" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3279" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:311  %tmp_886 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_31_V_196, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="3323" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3280" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:312  %sub_ln1148_62 = sub i13 0, %sext_ln1148_62

]]></Node>
<StgValue><ssdm name="sub_ln1148_62"/></StgValue>
</operation>

<operation id="3324" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3281" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:313  %tmp_270 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_62, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_270"/></StgValue>
</operation>

<operation id="3325" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3282" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:314  %zext_ln1148_95 = zext i7 %tmp_270 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_95"/></StgValue>
</operation>

<operation id="3326" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3283" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:315  %sub_ln1148_63 = sub i8 0, %zext_ln1148_95

]]></Node>
<StgValue><ssdm name="sub_ln1148_63"/></StgValue>
</operation>

<operation id="3327" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3284" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:316  %trunc_ln1148_31 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_31_V_196, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_31"/></StgValue>
</operation>

<operation id="3328" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3285" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:317  %sext_ln1148_63 = sext i6 %trunc_ln1148_31 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_63"/></StgValue>
</operation>

<operation id="3329" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3286" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:318  %zext_ln1148_31 = zext i7 %sext_ln1148_63 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_31"/></StgValue>
</operation>

<operation id="3330" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3287" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:319  %select_ln1148_31 = select i1 %tmp_886, i8 %sub_ln1148_63, i8 %zext_ln1148_31

]]></Node>
<StgValue><ssdm name="select_ln1148_31"/></StgValue>
</operation>

<operation id="3331" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3288" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:320  %sext_ln1148_64 = sext i12 %linear_buf_32_V_197 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_64"/></StgValue>
</operation>

<operation id="3332" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3289" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:321  %tmp_887 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_32_V_197, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="3333" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3290" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:322  %sub_ln1148_64 = sub i13 0, %sext_ln1148_64

]]></Node>
<StgValue><ssdm name="sub_ln1148_64"/></StgValue>
</operation>

<operation id="3334" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3291" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:323  %tmp_271 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_64, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_271"/></StgValue>
</operation>

<operation id="3335" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3292" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:324  %zext_ln1148_96 = zext i7 %tmp_271 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_96"/></StgValue>
</operation>

<operation id="3336" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3293" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:325  %sub_ln1148_65 = sub i8 0, %zext_ln1148_96

]]></Node>
<StgValue><ssdm name="sub_ln1148_65"/></StgValue>
</operation>

<operation id="3337" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3294" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:326  %trunc_ln1148_32 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_32_V_197, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_32"/></StgValue>
</operation>

<operation id="3338" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3295" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:327  %sext_ln1148_65 = sext i6 %trunc_ln1148_32 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_65"/></StgValue>
</operation>

<operation id="3339" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3296" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:328  %zext_ln1148_32 = zext i7 %sext_ln1148_65 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_32"/></StgValue>
</operation>

<operation id="3340" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3297" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:329  %select_ln1148_32 = select i1 %tmp_887, i8 %sub_ln1148_65, i8 %zext_ln1148_32

]]></Node>
<StgValue><ssdm name="select_ln1148_32"/></StgValue>
</operation>

<operation id="3341" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3298" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:330  %sext_ln1148_66 = sext i12 %linear_buf_33_V_198 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_66"/></StgValue>
</operation>

<operation id="3342" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3299" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:331  %tmp_888 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_33_V_198, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="3343" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3300" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:332  %sub_ln1148_66 = sub i13 0, %sext_ln1148_66

]]></Node>
<StgValue><ssdm name="sub_ln1148_66"/></StgValue>
</operation>

<operation id="3344" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3301" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:333  %tmp_272 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_66, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_272"/></StgValue>
</operation>

<operation id="3345" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3302" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:334  %zext_ln1148_97 = zext i7 %tmp_272 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_97"/></StgValue>
</operation>

<operation id="3346" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3303" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:335  %sub_ln1148_67 = sub i8 0, %zext_ln1148_97

]]></Node>
<StgValue><ssdm name="sub_ln1148_67"/></StgValue>
</operation>

<operation id="3347" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3304" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:336  %trunc_ln1148_33 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_33_V_198, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_33"/></StgValue>
</operation>

<operation id="3348" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3305" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:337  %sext_ln1148_67 = sext i6 %trunc_ln1148_33 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_67"/></StgValue>
</operation>

<operation id="3349" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3306" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:338  %zext_ln1148_33 = zext i7 %sext_ln1148_67 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_33"/></StgValue>
</operation>

<operation id="3350" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3307" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:339  %select_ln1148_33 = select i1 %tmp_888, i8 %sub_ln1148_67, i8 %zext_ln1148_33

]]></Node>
<StgValue><ssdm name="select_ln1148_33"/></StgValue>
</operation>

<operation id="3351" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3308" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:340  %sext_ln1148_68 = sext i12 %linear_buf_34_V_199 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_68"/></StgValue>
</operation>

<operation id="3352" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3309" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:341  %tmp_889 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_34_V_199, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="3353" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3310" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:342  %sub_ln1148_68 = sub i13 0, %sext_ln1148_68

]]></Node>
<StgValue><ssdm name="sub_ln1148_68"/></StgValue>
</operation>

<operation id="3354" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3311" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:343  %tmp_273 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_68, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_273"/></StgValue>
</operation>

<operation id="3355" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3312" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:344  %zext_ln1148_98 = zext i7 %tmp_273 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_98"/></StgValue>
</operation>

<operation id="3356" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3313" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:345  %sub_ln1148_69 = sub i8 0, %zext_ln1148_98

]]></Node>
<StgValue><ssdm name="sub_ln1148_69"/></StgValue>
</operation>

<operation id="3357" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3314" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:346  %trunc_ln1148_34 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_34_V_199, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_34"/></StgValue>
</operation>

<operation id="3358" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3315" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:347  %sext_ln1148_69 = sext i6 %trunc_ln1148_34 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_69"/></StgValue>
</operation>

<operation id="3359" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3316" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:348  %zext_ln1148_34 = zext i7 %sext_ln1148_69 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_34"/></StgValue>
</operation>

<operation id="3360" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3317" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:349  %select_ln1148_34 = select i1 %tmp_889, i8 %sub_ln1148_69, i8 %zext_ln1148_34

]]></Node>
<StgValue><ssdm name="select_ln1148_34"/></StgValue>
</operation>

<operation id="3361" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3318" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:350  %sext_ln1148_70 = sext i12 %linear_buf_35_V_1100 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_70"/></StgValue>
</operation>

<operation id="3362" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3319" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:351  %tmp_890 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_35_V_1100, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="3363" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3320" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:352  %sub_ln1148_70 = sub i13 0, %sext_ln1148_70

]]></Node>
<StgValue><ssdm name="sub_ln1148_70"/></StgValue>
</operation>

<operation id="3364" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3321" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:353  %tmp_274 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_70, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_274"/></StgValue>
</operation>

<operation id="3365" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3322" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:354  %zext_ln1148_99 = zext i7 %tmp_274 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_99"/></StgValue>
</operation>

<operation id="3366" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3323" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:355  %sub_ln1148_71 = sub i8 0, %zext_ln1148_99

]]></Node>
<StgValue><ssdm name="sub_ln1148_71"/></StgValue>
</operation>

<operation id="3367" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3324" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:356  %trunc_ln1148_35 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_35_V_1100, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_35"/></StgValue>
</operation>

<operation id="3368" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3325" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:357  %sext_ln1148_71 = sext i6 %trunc_ln1148_35 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_71"/></StgValue>
</operation>

<operation id="3369" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3326" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:358  %zext_ln1148_35 = zext i7 %sext_ln1148_71 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_35"/></StgValue>
</operation>

<operation id="3370" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3327" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:359  %select_ln1148_35 = select i1 %tmp_890, i8 %sub_ln1148_71, i8 %zext_ln1148_35

]]></Node>
<StgValue><ssdm name="select_ln1148_35"/></StgValue>
</operation>

<operation id="3371" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3328" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:360  %sext_ln1148_72 = sext i12 %linear_buf_36_V_1101 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_72"/></StgValue>
</operation>

<operation id="3372" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3329" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:361  %tmp_891 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_36_V_1101, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="3373" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3330" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:362  %sub_ln1148_72 = sub i13 0, %sext_ln1148_72

]]></Node>
<StgValue><ssdm name="sub_ln1148_72"/></StgValue>
</operation>

<operation id="3374" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3331" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:363  %tmp_275 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_72, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_275"/></StgValue>
</operation>

<operation id="3375" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3332" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:364  %zext_ln1148_100 = zext i7 %tmp_275 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_100"/></StgValue>
</operation>

<operation id="3376" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3333" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:365  %sub_ln1148_73 = sub i8 0, %zext_ln1148_100

]]></Node>
<StgValue><ssdm name="sub_ln1148_73"/></StgValue>
</operation>

<operation id="3377" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3334" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:366  %trunc_ln1148_36 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_36_V_1101, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_36"/></StgValue>
</operation>

<operation id="3378" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3335" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:367  %sext_ln1148_73 = sext i6 %trunc_ln1148_36 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_73"/></StgValue>
</operation>

<operation id="3379" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3336" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:368  %zext_ln1148_36 = zext i7 %sext_ln1148_73 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_36"/></StgValue>
</operation>

<operation id="3380" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3337" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:369  %select_ln1148_36 = select i1 %tmp_891, i8 %sub_ln1148_73, i8 %zext_ln1148_36

]]></Node>
<StgValue><ssdm name="select_ln1148_36"/></StgValue>
</operation>

<operation id="3381" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3338" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:370  %sext_ln1148_74 = sext i12 %linear_buf_37_V_1102 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_74"/></StgValue>
</operation>

<operation id="3382" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3339" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:371  %tmp_892 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_37_V_1102, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="3383" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3340" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:372  %sub_ln1148_74 = sub i13 0, %sext_ln1148_74

]]></Node>
<StgValue><ssdm name="sub_ln1148_74"/></StgValue>
</operation>

<operation id="3384" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3341" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:373  %tmp_276 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_74, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_276"/></StgValue>
</operation>

<operation id="3385" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3342" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:374  %zext_ln1148_101 = zext i7 %tmp_276 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_101"/></StgValue>
</operation>

<operation id="3386" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3343" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:375  %sub_ln1148_75 = sub i8 0, %zext_ln1148_101

]]></Node>
<StgValue><ssdm name="sub_ln1148_75"/></StgValue>
</operation>

<operation id="3387" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3344" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:376  %trunc_ln1148_37 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_37_V_1102, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_37"/></StgValue>
</operation>

<operation id="3388" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3345" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:377  %sext_ln1148_75 = sext i6 %trunc_ln1148_37 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_75"/></StgValue>
</operation>

<operation id="3389" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3346" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:378  %zext_ln1148_37 = zext i7 %sext_ln1148_75 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_37"/></StgValue>
</operation>

<operation id="3390" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3347" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:379  %select_ln1148_37 = select i1 %tmp_892, i8 %sub_ln1148_75, i8 %zext_ln1148_37

]]></Node>
<StgValue><ssdm name="select_ln1148_37"/></StgValue>
</operation>

<operation id="3391" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3348" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:380  %sext_ln1148_76 = sext i12 %linear_buf_38_V_1103 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_76"/></StgValue>
</operation>

<operation id="3392" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3349" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:381  %tmp_893 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_38_V_1103, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="3393" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3350" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:382  %sub_ln1148_76 = sub i13 0, %sext_ln1148_76

]]></Node>
<StgValue><ssdm name="sub_ln1148_76"/></StgValue>
</operation>

<operation id="3394" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3351" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:383  %tmp_277 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_76, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_277"/></StgValue>
</operation>

<operation id="3395" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3352" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:384  %zext_ln1148_102 = zext i7 %tmp_277 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_102"/></StgValue>
</operation>

<operation id="3396" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3353" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:385  %sub_ln1148_77 = sub i8 0, %zext_ln1148_102

]]></Node>
<StgValue><ssdm name="sub_ln1148_77"/></StgValue>
</operation>

<operation id="3397" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3354" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:386  %trunc_ln1148_38 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_38_V_1103, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_38"/></StgValue>
</operation>

<operation id="3398" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3355" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:387  %sext_ln1148_77 = sext i6 %trunc_ln1148_38 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_77"/></StgValue>
</operation>

<operation id="3399" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3356" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:388  %zext_ln1148_38 = zext i7 %sext_ln1148_77 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_38"/></StgValue>
</operation>

<operation id="3400" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3357" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:389  %select_ln1148_38 = select i1 %tmp_893, i8 %sub_ln1148_77, i8 %zext_ln1148_38

]]></Node>
<StgValue><ssdm name="select_ln1148_38"/></StgValue>
</operation>

<operation id="3401" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3358" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:390  %sext_ln1148_78 = sext i12 %linear_buf_39_V_1104 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_78"/></StgValue>
</operation>

<operation id="3402" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3359" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:391  %tmp_894 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_39_V_1104, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="3403" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3360" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:392  %sub_ln1148_78 = sub i13 0, %sext_ln1148_78

]]></Node>
<StgValue><ssdm name="sub_ln1148_78"/></StgValue>
</operation>

<operation id="3404" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3361" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:393  %tmp_278 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_78, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_278"/></StgValue>
</operation>

<operation id="3405" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3362" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:394  %zext_ln1148_103 = zext i7 %tmp_278 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_103"/></StgValue>
</operation>

<operation id="3406" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3363" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:395  %sub_ln1148_79 = sub i8 0, %zext_ln1148_103

]]></Node>
<StgValue><ssdm name="sub_ln1148_79"/></StgValue>
</operation>

<operation id="3407" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3364" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:396  %trunc_ln1148_39 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_39_V_1104, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_39"/></StgValue>
</operation>

<operation id="3408" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3365" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:397  %sext_ln1148_79 = sext i6 %trunc_ln1148_39 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_79"/></StgValue>
</operation>

<operation id="3409" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3366" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:398  %zext_ln1148_39 = zext i7 %sext_ln1148_79 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_39"/></StgValue>
</operation>

<operation id="3410" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3367" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:399  %select_ln1148_39 = select i1 %tmp_894, i8 %sub_ln1148_79, i8 %zext_ln1148_39

]]></Node>
<StgValue><ssdm name="select_ln1148_39"/></StgValue>
</operation>

<operation id="3411" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3368" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:400  %sext_ln1148_80 = sext i12 %linear_buf_40_V_1105 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_80"/></StgValue>
</operation>

<operation id="3412" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3369" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:401  %tmp_895 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_40_V_1105, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="3413" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3370" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:402  %sub_ln1148_80 = sub i13 0, %sext_ln1148_80

]]></Node>
<StgValue><ssdm name="sub_ln1148_80"/></StgValue>
</operation>

<operation id="3414" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3371" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:403  %tmp_279 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_80, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_279"/></StgValue>
</operation>

<operation id="3415" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3372" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:404  %zext_ln1148_104 = zext i7 %tmp_279 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_104"/></StgValue>
</operation>

<operation id="3416" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3373" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:405  %sub_ln1148_81 = sub i8 0, %zext_ln1148_104

]]></Node>
<StgValue><ssdm name="sub_ln1148_81"/></StgValue>
</operation>

<operation id="3417" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3374" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:406  %trunc_ln1148_40 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_40_V_1105, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_40"/></StgValue>
</operation>

<operation id="3418" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3375" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:407  %sext_ln1148_81 = sext i6 %trunc_ln1148_40 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_81"/></StgValue>
</operation>

<operation id="3419" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3376" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:408  %zext_ln1148_40 = zext i7 %sext_ln1148_81 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_40"/></StgValue>
</operation>

<operation id="3420" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3377" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:409  %select_ln1148_40 = select i1 %tmp_895, i8 %sub_ln1148_81, i8 %zext_ln1148_40

]]></Node>
<StgValue><ssdm name="select_ln1148_40"/></StgValue>
</operation>

<operation id="3421" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3378" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:410  %sext_ln1148_82 = sext i12 %linear_buf_41_V_1106 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_82"/></StgValue>
</operation>

<operation id="3422" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3379" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:411  %tmp_896 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_41_V_1106, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="3423" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3380" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:412  %sub_ln1148_82 = sub i13 0, %sext_ln1148_82

]]></Node>
<StgValue><ssdm name="sub_ln1148_82"/></StgValue>
</operation>

<operation id="3424" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3381" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:413  %tmp_280 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_82, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_280"/></StgValue>
</operation>

<operation id="3425" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3382" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:414  %zext_ln1148_105 = zext i7 %tmp_280 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_105"/></StgValue>
</operation>

<operation id="3426" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3383" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:415  %sub_ln1148_83 = sub i8 0, %zext_ln1148_105

]]></Node>
<StgValue><ssdm name="sub_ln1148_83"/></StgValue>
</operation>

<operation id="3427" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3384" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:416  %trunc_ln1148_41 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_41_V_1106, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_41"/></StgValue>
</operation>

<operation id="3428" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3385" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:417  %sext_ln1148_83 = sext i6 %trunc_ln1148_41 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_83"/></StgValue>
</operation>

<operation id="3429" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3386" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:418  %zext_ln1148_41 = zext i7 %sext_ln1148_83 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_41"/></StgValue>
</operation>

<operation id="3430" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3387" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:419  %select_ln1148_41 = select i1 %tmp_896, i8 %sub_ln1148_83, i8 %zext_ln1148_41

]]></Node>
<StgValue><ssdm name="select_ln1148_41"/></StgValue>
</operation>

<operation id="3431" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3388" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:420  %sext_ln1148_84 = sext i12 %linear_buf_42_V_1107 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_84"/></StgValue>
</operation>

<operation id="3432" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3389" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:421  %tmp_897 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_42_V_1107, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="3433" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3390" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:422  %sub_ln1148_84 = sub i13 0, %sext_ln1148_84

]]></Node>
<StgValue><ssdm name="sub_ln1148_84"/></StgValue>
</operation>

<operation id="3434" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3391" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:423  %tmp_281 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_84, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_281"/></StgValue>
</operation>

<operation id="3435" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3392" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:424  %zext_ln1148_106 = zext i7 %tmp_281 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_106"/></StgValue>
</operation>

<operation id="3436" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3393" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:425  %sub_ln1148_85 = sub i8 0, %zext_ln1148_106

]]></Node>
<StgValue><ssdm name="sub_ln1148_85"/></StgValue>
</operation>

<operation id="3437" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3394" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:426  %trunc_ln1148_42 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_42_V_1107, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_42"/></StgValue>
</operation>

<operation id="3438" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3395" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:427  %sext_ln1148_85 = sext i6 %trunc_ln1148_42 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_85"/></StgValue>
</operation>

<operation id="3439" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3396" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:428  %zext_ln1148_42 = zext i7 %sext_ln1148_85 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_42"/></StgValue>
</operation>

<operation id="3440" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3397" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:429  %select_ln1148_42 = select i1 %tmp_897, i8 %sub_ln1148_85, i8 %zext_ln1148_42

]]></Node>
<StgValue><ssdm name="select_ln1148_42"/></StgValue>
</operation>

<operation id="3441" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3398" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:430  %sext_ln1148_86 = sext i12 %linear_buf_43_V_1108 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_86"/></StgValue>
</operation>

<operation id="3442" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3399" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:431  %tmp_898 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_43_V_1108, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="3443" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3400" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:432  %sub_ln1148_86 = sub i13 0, %sext_ln1148_86

]]></Node>
<StgValue><ssdm name="sub_ln1148_86"/></StgValue>
</operation>

<operation id="3444" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3401" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:433  %tmp_282 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_86, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_282"/></StgValue>
</operation>

<operation id="3445" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3402" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:434  %zext_ln1148_107 = zext i7 %tmp_282 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_107"/></StgValue>
</operation>

<operation id="3446" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3403" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:435  %sub_ln1148_87 = sub i8 0, %zext_ln1148_107

]]></Node>
<StgValue><ssdm name="sub_ln1148_87"/></StgValue>
</operation>

<operation id="3447" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3404" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:436  %trunc_ln1148_43 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_43_V_1108, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_43"/></StgValue>
</operation>

<operation id="3448" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3405" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:437  %sext_ln1148_87 = sext i6 %trunc_ln1148_43 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_87"/></StgValue>
</operation>

<operation id="3449" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3406" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:438  %zext_ln1148_43 = zext i7 %sext_ln1148_87 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_43"/></StgValue>
</operation>

<operation id="3450" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3407" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:439  %select_ln1148_43 = select i1 %tmp_898, i8 %sub_ln1148_87, i8 %zext_ln1148_43

]]></Node>
<StgValue><ssdm name="select_ln1148_43"/></StgValue>
</operation>

<operation id="3451" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3408" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:440  %sext_ln1148_88 = sext i12 %linear_buf_44_V_1109 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_88"/></StgValue>
</operation>

<operation id="3452" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3409" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:441  %tmp_899 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_44_V_1109, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="3453" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3410" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:442  %sub_ln1148_88 = sub i13 0, %sext_ln1148_88

]]></Node>
<StgValue><ssdm name="sub_ln1148_88"/></StgValue>
</operation>

<operation id="3454" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3411" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:443  %tmp_283 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_88, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_283"/></StgValue>
</operation>

<operation id="3455" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3412" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:444  %zext_ln1148_108 = zext i7 %tmp_283 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_108"/></StgValue>
</operation>

<operation id="3456" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3413" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:445  %sub_ln1148_89 = sub i8 0, %zext_ln1148_108

]]></Node>
<StgValue><ssdm name="sub_ln1148_89"/></StgValue>
</operation>

<operation id="3457" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3414" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:446  %trunc_ln1148_44 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_44_V_1109, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_44"/></StgValue>
</operation>

<operation id="3458" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3415" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:447  %sext_ln1148_89 = sext i6 %trunc_ln1148_44 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_89"/></StgValue>
</operation>

<operation id="3459" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3416" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:448  %zext_ln1148_44 = zext i7 %sext_ln1148_89 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_44"/></StgValue>
</operation>

<operation id="3460" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3417" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:449  %select_ln1148_44 = select i1 %tmp_899, i8 %sub_ln1148_89, i8 %zext_ln1148_44

]]></Node>
<StgValue><ssdm name="select_ln1148_44"/></StgValue>
</operation>

<operation id="3461" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3418" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:450  %sext_ln1148_90 = sext i12 %linear_buf_45_V_1110 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_90"/></StgValue>
</operation>

<operation id="3462" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3419" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:451  %tmp_900 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_45_V_1110, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="3463" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3420" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:452  %sub_ln1148_90 = sub i13 0, %sext_ln1148_90

]]></Node>
<StgValue><ssdm name="sub_ln1148_90"/></StgValue>
</operation>

<operation id="3464" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3421" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:453  %tmp_284 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_90, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_284"/></StgValue>
</operation>

<operation id="3465" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3422" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:454  %zext_ln1148_109 = zext i7 %tmp_284 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_109"/></StgValue>
</operation>

<operation id="3466" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3423" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:455  %sub_ln1148_91 = sub i8 0, %zext_ln1148_109

]]></Node>
<StgValue><ssdm name="sub_ln1148_91"/></StgValue>
</operation>

<operation id="3467" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3424" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:456  %trunc_ln1148_45 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_45_V_1110, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_45"/></StgValue>
</operation>

<operation id="3468" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3425" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:457  %sext_ln1148_91 = sext i6 %trunc_ln1148_45 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_91"/></StgValue>
</operation>

<operation id="3469" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3426" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:458  %zext_ln1148_45 = zext i7 %sext_ln1148_91 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_45"/></StgValue>
</operation>

<operation id="3470" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3427" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:459  %select_ln1148_45 = select i1 %tmp_900, i8 %sub_ln1148_91, i8 %zext_ln1148_45

]]></Node>
<StgValue><ssdm name="select_ln1148_45"/></StgValue>
</operation>

<operation id="3471" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3428" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:460  %sext_ln1148_92 = sext i12 %linear_buf_46_V_1111 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_92"/></StgValue>
</operation>

<operation id="3472" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3429" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:461  %tmp_901 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_46_V_1111, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="3473" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3430" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:462  %sub_ln1148_92 = sub i13 0, %sext_ln1148_92

]]></Node>
<StgValue><ssdm name="sub_ln1148_92"/></StgValue>
</operation>

<operation id="3474" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3431" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:463  %tmp_285 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_92, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_285"/></StgValue>
</operation>

<operation id="3475" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3432" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:464  %zext_ln1148_110 = zext i7 %tmp_285 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_110"/></StgValue>
</operation>

<operation id="3476" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3433" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:465  %sub_ln1148_93 = sub i8 0, %zext_ln1148_110

]]></Node>
<StgValue><ssdm name="sub_ln1148_93"/></StgValue>
</operation>

<operation id="3477" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3434" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:466  %trunc_ln1148_46 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_46_V_1111, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_46"/></StgValue>
</operation>

<operation id="3478" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3435" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:467  %sext_ln1148_93 = sext i6 %trunc_ln1148_46 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_93"/></StgValue>
</operation>

<operation id="3479" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3436" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:468  %zext_ln1148_46 = zext i7 %sext_ln1148_93 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_46"/></StgValue>
</operation>

<operation id="3480" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3437" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:469  %select_ln1148_46 = select i1 %tmp_901, i8 %sub_ln1148_93, i8 %zext_ln1148_46

]]></Node>
<StgValue><ssdm name="select_ln1148_46"/></StgValue>
</operation>

<operation id="3481" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3438" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:470  %sext_ln1148_94 = sext i12 %linear_buf_47_V_1112 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_94"/></StgValue>
</operation>

<operation id="3482" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3439" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:471  %tmp_902 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_47_V_1112, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="3483" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3440" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:472  %sub_ln1148_94 = sub i13 0, %sext_ln1148_94

]]></Node>
<StgValue><ssdm name="sub_ln1148_94"/></StgValue>
</operation>

<operation id="3484" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3441" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:473  %tmp_286 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_94, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_286"/></StgValue>
</operation>

<operation id="3485" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3442" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:474  %zext_ln1148_111 = zext i7 %tmp_286 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_111"/></StgValue>
</operation>

<operation id="3486" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3443" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:475  %sub_ln1148_95 = sub i8 0, %zext_ln1148_111

]]></Node>
<StgValue><ssdm name="sub_ln1148_95"/></StgValue>
</operation>

<operation id="3487" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3444" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:476  %trunc_ln1148_47 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_47_V_1112, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_47"/></StgValue>
</operation>

<operation id="3488" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3445" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:477  %sext_ln1148_95 = sext i6 %trunc_ln1148_47 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_95"/></StgValue>
</operation>

<operation id="3489" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3446" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:478  %zext_ln1148_47 = zext i7 %sext_ln1148_95 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_47"/></StgValue>
</operation>

<operation id="3490" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3447" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:479  %select_ln1148_47 = select i1 %tmp_902, i8 %sub_ln1148_95, i8 %zext_ln1148_47

]]></Node>
<StgValue><ssdm name="select_ln1148_47"/></StgValue>
</operation>

<operation id="3491" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3448" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:480  %sext_ln1148_96 = sext i12 %linear_buf_48_V_1113 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_96"/></StgValue>
</operation>

<operation id="3492" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3449" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:481  %tmp_903 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_48_V_1113, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="3493" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3450" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:482  %sub_ln1148_96 = sub i13 0, %sext_ln1148_96

]]></Node>
<StgValue><ssdm name="sub_ln1148_96"/></StgValue>
</operation>

<operation id="3494" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3451" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:483  %tmp_287 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_96, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_287"/></StgValue>
</operation>

<operation id="3495" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3452" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:484  %zext_ln1148_112 = zext i7 %tmp_287 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_112"/></StgValue>
</operation>

<operation id="3496" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3453" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:485  %sub_ln1148_97 = sub i8 0, %zext_ln1148_112

]]></Node>
<StgValue><ssdm name="sub_ln1148_97"/></StgValue>
</operation>

<operation id="3497" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3454" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:486  %trunc_ln1148_48 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_48_V_1113, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_48"/></StgValue>
</operation>

<operation id="3498" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3455" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:487  %sext_ln1148_97 = sext i6 %trunc_ln1148_48 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_97"/></StgValue>
</operation>

<operation id="3499" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3456" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:488  %zext_ln1148_48 = zext i7 %sext_ln1148_97 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_48"/></StgValue>
</operation>

<operation id="3500" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3457" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:489  %select_ln1148_48 = select i1 %tmp_903, i8 %sub_ln1148_97, i8 %zext_ln1148_48

]]></Node>
<StgValue><ssdm name="select_ln1148_48"/></StgValue>
</operation>

<operation id="3501" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3458" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:490  %sext_ln1148_98 = sext i12 %linear_buf_49_V_1114 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_98"/></StgValue>
</operation>

<operation id="3502" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3459" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:491  %tmp_904 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_49_V_1114, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="3503" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3460" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:492  %sub_ln1148_98 = sub i13 0, %sext_ln1148_98

]]></Node>
<StgValue><ssdm name="sub_ln1148_98"/></StgValue>
</operation>

<operation id="3504" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3461" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:493  %tmp_288 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_98, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_288"/></StgValue>
</operation>

<operation id="3505" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3462" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:494  %zext_ln1148_113 = zext i7 %tmp_288 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_113"/></StgValue>
</operation>

<operation id="3506" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3463" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:495  %sub_ln1148_99 = sub i8 0, %zext_ln1148_113

]]></Node>
<StgValue><ssdm name="sub_ln1148_99"/></StgValue>
</operation>

<operation id="3507" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3464" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:496  %trunc_ln1148_49 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_49_V_1114, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_49"/></StgValue>
</operation>

<operation id="3508" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3465" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:497  %sext_ln1148_99 = sext i6 %trunc_ln1148_49 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_99"/></StgValue>
</operation>

<operation id="3509" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3466" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:498  %zext_ln1148_49 = zext i7 %sext_ln1148_99 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_49"/></StgValue>
</operation>

<operation id="3510" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3467" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:499  %select_ln1148_49 = select i1 %tmp_904, i8 %sub_ln1148_99, i8 %zext_ln1148_49

]]></Node>
<StgValue><ssdm name="select_ln1148_49"/></StgValue>
</operation>

<operation id="3511" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3468" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:500  %sext_ln1148_100 = sext i12 %linear_buf_50_V_1115 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_100"/></StgValue>
</operation>

<operation id="3512" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3469" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:501  %tmp_905 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_50_V_1115, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="3513" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3470" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:502  %sub_ln1148_100 = sub i13 0, %sext_ln1148_100

]]></Node>
<StgValue><ssdm name="sub_ln1148_100"/></StgValue>
</operation>

<operation id="3514" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3471" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:503  %tmp_289 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_100, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_289"/></StgValue>
</operation>

<operation id="3515" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3472" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:504  %zext_ln1148_114 = zext i7 %tmp_289 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_114"/></StgValue>
</operation>

<operation id="3516" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3473" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:505  %sub_ln1148_101 = sub i8 0, %zext_ln1148_114

]]></Node>
<StgValue><ssdm name="sub_ln1148_101"/></StgValue>
</operation>

<operation id="3517" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3474" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:506  %trunc_ln1148_50 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_50_V_1115, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_50"/></StgValue>
</operation>

<operation id="3518" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3475" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:507  %sext_ln1148_101 = sext i6 %trunc_ln1148_50 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_101"/></StgValue>
</operation>

<operation id="3519" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3476" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:508  %zext_ln1148_50 = zext i7 %sext_ln1148_101 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_50"/></StgValue>
</operation>

<operation id="3520" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3477" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:509  %select_ln1148_50 = select i1 %tmp_905, i8 %sub_ln1148_101, i8 %zext_ln1148_50

]]></Node>
<StgValue><ssdm name="select_ln1148_50"/></StgValue>
</operation>

<operation id="3521" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3478" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:510  %sext_ln1148_102 = sext i12 %linear_buf_51_V_1116 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_102"/></StgValue>
</operation>

<operation id="3522" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3479" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:511  %tmp_906 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_51_V_1116, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="3523" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3480" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:512  %sub_ln1148_102 = sub i13 0, %sext_ln1148_102

]]></Node>
<StgValue><ssdm name="sub_ln1148_102"/></StgValue>
</operation>

<operation id="3524" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3481" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:513  %tmp_290 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_102, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_290"/></StgValue>
</operation>

<operation id="3525" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3482" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:514  %zext_ln1148_115 = zext i7 %tmp_290 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_115"/></StgValue>
</operation>

<operation id="3526" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3483" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:515  %sub_ln1148_103 = sub i8 0, %zext_ln1148_115

]]></Node>
<StgValue><ssdm name="sub_ln1148_103"/></StgValue>
</operation>

<operation id="3527" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3484" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:516  %trunc_ln1148_51 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_51_V_1116, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_51"/></StgValue>
</operation>

<operation id="3528" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3485" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:517  %sext_ln1148_103 = sext i6 %trunc_ln1148_51 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_103"/></StgValue>
</operation>

<operation id="3529" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3486" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:518  %zext_ln1148_51 = zext i7 %sext_ln1148_103 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_51"/></StgValue>
</operation>

<operation id="3530" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3487" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:519  %select_ln1148_51 = select i1 %tmp_906, i8 %sub_ln1148_103, i8 %zext_ln1148_51

]]></Node>
<StgValue><ssdm name="select_ln1148_51"/></StgValue>
</operation>

<operation id="3531" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3488" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:520  %sext_ln1148_104 = sext i12 %linear_buf_52_V_1117 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_104"/></StgValue>
</operation>

<operation id="3532" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3489" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:521  %tmp_907 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_52_V_1117, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="3533" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3490" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:522  %sub_ln1148_104 = sub i13 0, %sext_ln1148_104

]]></Node>
<StgValue><ssdm name="sub_ln1148_104"/></StgValue>
</operation>

<operation id="3534" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3491" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:523  %tmp_291 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_104, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_291"/></StgValue>
</operation>

<operation id="3535" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3492" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:524  %zext_ln1148_116 = zext i7 %tmp_291 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_116"/></StgValue>
</operation>

<operation id="3536" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3493" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:525  %sub_ln1148_105 = sub i8 0, %zext_ln1148_116

]]></Node>
<StgValue><ssdm name="sub_ln1148_105"/></StgValue>
</operation>

<operation id="3537" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3494" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:526  %trunc_ln1148_52 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_52_V_1117, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_52"/></StgValue>
</operation>

<operation id="3538" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3495" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:527  %sext_ln1148_105 = sext i6 %trunc_ln1148_52 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_105"/></StgValue>
</operation>

<operation id="3539" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3496" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:528  %zext_ln1148_52 = zext i7 %sext_ln1148_105 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_52"/></StgValue>
</operation>

<operation id="3540" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3497" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:529  %select_ln1148_52 = select i1 %tmp_907, i8 %sub_ln1148_105, i8 %zext_ln1148_52

]]></Node>
<StgValue><ssdm name="select_ln1148_52"/></StgValue>
</operation>

<operation id="3541" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3498" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:530  %sext_ln1148_106 = sext i12 %linear_buf_53_V_1118 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_106"/></StgValue>
</operation>

<operation id="3542" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3499" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:531  %tmp_908 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_53_V_1118, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="3543" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3500" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:532  %sub_ln1148_106 = sub i13 0, %sext_ln1148_106

]]></Node>
<StgValue><ssdm name="sub_ln1148_106"/></StgValue>
</operation>

<operation id="3544" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3501" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:533  %tmp_292 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_106, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_292"/></StgValue>
</operation>

<operation id="3545" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3502" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:534  %zext_ln1148_117 = zext i7 %tmp_292 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_117"/></StgValue>
</operation>

<operation id="3546" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3503" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:535  %sub_ln1148_107 = sub i8 0, %zext_ln1148_117

]]></Node>
<StgValue><ssdm name="sub_ln1148_107"/></StgValue>
</operation>

<operation id="3547" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3504" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:536  %trunc_ln1148_53 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_53_V_1118, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_53"/></StgValue>
</operation>

<operation id="3548" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3505" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:537  %sext_ln1148_107 = sext i6 %trunc_ln1148_53 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_107"/></StgValue>
</operation>

<operation id="3549" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3506" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:538  %zext_ln1148_53 = zext i7 %sext_ln1148_107 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_53"/></StgValue>
</operation>

<operation id="3550" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3507" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:539  %select_ln1148_53 = select i1 %tmp_908, i8 %sub_ln1148_107, i8 %zext_ln1148_53

]]></Node>
<StgValue><ssdm name="select_ln1148_53"/></StgValue>
</operation>

<operation id="3551" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3508" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:540  %sext_ln1148_108 = sext i12 %linear_buf_54_V_1119 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_108"/></StgValue>
</operation>

<operation id="3552" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3509" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:541  %tmp_909 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_54_V_1119, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="3553" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3510" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:542  %sub_ln1148_108 = sub i13 0, %sext_ln1148_108

]]></Node>
<StgValue><ssdm name="sub_ln1148_108"/></StgValue>
</operation>

<operation id="3554" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3511" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:543  %tmp_293 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_108, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_293"/></StgValue>
</operation>

<operation id="3555" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3512" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:544  %zext_ln1148_118 = zext i7 %tmp_293 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_118"/></StgValue>
</operation>

<operation id="3556" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3513" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:545  %sub_ln1148_109 = sub i8 0, %zext_ln1148_118

]]></Node>
<StgValue><ssdm name="sub_ln1148_109"/></StgValue>
</operation>

<operation id="3557" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3514" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:546  %trunc_ln1148_54 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_54_V_1119, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_54"/></StgValue>
</operation>

<operation id="3558" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3515" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:547  %sext_ln1148_109 = sext i6 %trunc_ln1148_54 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_109"/></StgValue>
</operation>

<operation id="3559" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3516" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:548  %zext_ln1148_54 = zext i7 %sext_ln1148_109 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_54"/></StgValue>
</operation>

<operation id="3560" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3517" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:549  %select_ln1148_54 = select i1 %tmp_909, i8 %sub_ln1148_109, i8 %zext_ln1148_54

]]></Node>
<StgValue><ssdm name="select_ln1148_54"/></StgValue>
</operation>

<operation id="3561" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3518" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:550  %sext_ln1148_110 = sext i12 %linear_buf_55_V_1120 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_110"/></StgValue>
</operation>

<operation id="3562" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3519" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:551  %tmp_910 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_55_V_1120, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="3563" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3520" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:552  %sub_ln1148_110 = sub i13 0, %sext_ln1148_110

]]></Node>
<StgValue><ssdm name="sub_ln1148_110"/></StgValue>
</operation>

<operation id="3564" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3521" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:553  %tmp_294 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_110, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_294"/></StgValue>
</operation>

<operation id="3565" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3522" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:554  %zext_ln1148_119 = zext i7 %tmp_294 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_119"/></StgValue>
</operation>

<operation id="3566" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3523" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:555  %sub_ln1148_111 = sub i8 0, %zext_ln1148_119

]]></Node>
<StgValue><ssdm name="sub_ln1148_111"/></StgValue>
</operation>

<operation id="3567" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3524" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:556  %trunc_ln1148_55 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_55_V_1120, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_55"/></StgValue>
</operation>

<operation id="3568" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3525" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:557  %sext_ln1148_111 = sext i6 %trunc_ln1148_55 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_111"/></StgValue>
</operation>

<operation id="3569" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3526" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:558  %zext_ln1148_55 = zext i7 %sext_ln1148_111 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_55"/></StgValue>
</operation>

<operation id="3570" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3527" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:559  %select_ln1148_55 = select i1 %tmp_910, i8 %sub_ln1148_111, i8 %zext_ln1148_55

]]></Node>
<StgValue><ssdm name="select_ln1148_55"/></StgValue>
</operation>

<operation id="3571" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3528" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:560  %sext_ln1148_112 = sext i12 %linear_buf_56_V_1121 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_112"/></StgValue>
</operation>

<operation id="3572" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3529" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:561  %tmp_911 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_56_V_1121, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="3573" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3530" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:562  %sub_ln1148_112 = sub i13 0, %sext_ln1148_112

]]></Node>
<StgValue><ssdm name="sub_ln1148_112"/></StgValue>
</operation>

<operation id="3574" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3531" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:563  %tmp_295 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_112, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_295"/></StgValue>
</operation>

<operation id="3575" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3532" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:564  %zext_ln1148_120 = zext i7 %tmp_295 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_120"/></StgValue>
</operation>

<operation id="3576" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3533" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:565  %sub_ln1148_113 = sub i8 0, %zext_ln1148_120

]]></Node>
<StgValue><ssdm name="sub_ln1148_113"/></StgValue>
</operation>

<operation id="3577" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3534" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:566  %trunc_ln1148_56 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_56_V_1121, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_56"/></StgValue>
</operation>

<operation id="3578" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3535" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:567  %sext_ln1148_113 = sext i6 %trunc_ln1148_56 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_113"/></StgValue>
</operation>

<operation id="3579" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3536" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:568  %zext_ln1148_56 = zext i7 %sext_ln1148_113 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_56"/></StgValue>
</operation>

<operation id="3580" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3537" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:569  %select_ln1148_56 = select i1 %tmp_911, i8 %sub_ln1148_113, i8 %zext_ln1148_56

]]></Node>
<StgValue><ssdm name="select_ln1148_56"/></StgValue>
</operation>

<operation id="3581" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3538" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:570  %sext_ln1148_114 = sext i12 %linear_buf_57_V_1122 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_114"/></StgValue>
</operation>

<operation id="3582" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3539" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:571  %tmp_912 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_57_V_1122, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="3583" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3540" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:572  %sub_ln1148_114 = sub i13 0, %sext_ln1148_114

]]></Node>
<StgValue><ssdm name="sub_ln1148_114"/></StgValue>
</operation>

<operation id="3584" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3541" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:573  %tmp_296 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_114, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_296"/></StgValue>
</operation>

<operation id="3585" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3542" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:574  %zext_ln1148_121 = zext i7 %tmp_296 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_121"/></StgValue>
</operation>

<operation id="3586" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3543" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:575  %sub_ln1148_115 = sub i8 0, %zext_ln1148_121

]]></Node>
<StgValue><ssdm name="sub_ln1148_115"/></StgValue>
</operation>

<operation id="3587" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3544" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:576  %trunc_ln1148_57 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_57_V_1122, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_57"/></StgValue>
</operation>

<operation id="3588" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3545" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:577  %sext_ln1148_115 = sext i6 %trunc_ln1148_57 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_115"/></StgValue>
</operation>

<operation id="3589" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3546" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:578  %zext_ln1148_57 = zext i7 %sext_ln1148_115 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_57"/></StgValue>
</operation>

<operation id="3590" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3547" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:579  %select_ln1148_57 = select i1 %tmp_912, i8 %sub_ln1148_115, i8 %zext_ln1148_57

]]></Node>
<StgValue><ssdm name="select_ln1148_57"/></StgValue>
</operation>

<operation id="3591" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3548" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:580  %sext_ln1148_116 = sext i12 %linear_buf_58_V_1123 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_116"/></StgValue>
</operation>

<operation id="3592" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3549" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:581  %tmp_913 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_58_V_1123, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="3593" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3550" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:582  %sub_ln1148_116 = sub i13 0, %sext_ln1148_116

]]></Node>
<StgValue><ssdm name="sub_ln1148_116"/></StgValue>
</operation>

<operation id="3594" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3551" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:583  %tmp_297 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_116, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_297"/></StgValue>
</operation>

<operation id="3595" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3552" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:584  %zext_ln1148_122 = zext i7 %tmp_297 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_122"/></StgValue>
</operation>

<operation id="3596" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3553" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:585  %sub_ln1148_117 = sub i8 0, %zext_ln1148_122

]]></Node>
<StgValue><ssdm name="sub_ln1148_117"/></StgValue>
</operation>

<operation id="3597" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3554" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:586  %trunc_ln1148_58 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_58_V_1123, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_58"/></StgValue>
</operation>

<operation id="3598" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3555" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:587  %sext_ln1148_117 = sext i6 %trunc_ln1148_58 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_117"/></StgValue>
</operation>

<operation id="3599" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3556" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:588  %zext_ln1148_58 = zext i7 %sext_ln1148_117 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_58"/></StgValue>
</operation>

<operation id="3600" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3557" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:589  %select_ln1148_58 = select i1 %tmp_913, i8 %sub_ln1148_117, i8 %zext_ln1148_58

]]></Node>
<StgValue><ssdm name="select_ln1148_58"/></StgValue>
</operation>

<operation id="3601" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3558" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:590  %sext_ln1148_118 = sext i12 %linear_buf_59_V_1124 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_118"/></StgValue>
</operation>

<operation id="3602" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3559" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:591  %tmp_914 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_59_V_1124, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="3603" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3560" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:592  %sub_ln1148_118 = sub i13 0, %sext_ln1148_118

]]></Node>
<StgValue><ssdm name="sub_ln1148_118"/></StgValue>
</operation>

<operation id="3604" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3561" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:593  %tmp_298 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_118, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_298"/></StgValue>
</operation>

<operation id="3605" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3562" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:594  %zext_ln1148_123 = zext i7 %tmp_298 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_123"/></StgValue>
</operation>

<operation id="3606" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3563" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:595  %sub_ln1148_119 = sub i8 0, %zext_ln1148_123

]]></Node>
<StgValue><ssdm name="sub_ln1148_119"/></StgValue>
</operation>

<operation id="3607" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3564" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:596  %trunc_ln1148_59 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_59_V_1124, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_59"/></StgValue>
</operation>

<operation id="3608" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3565" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:597  %sext_ln1148_119 = sext i6 %trunc_ln1148_59 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_119"/></StgValue>
</operation>

<operation id="3609" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3566" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:598  %zext_ln1148_59 = zext i7 %sext_ln1148_119 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_59"/></StgValue>
</operation>

<operation id="3610" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3567" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:599  %select_ln1148_59 = select i1 %tmp_914, i8 %sub_ln1148_119, i8 %zext_ln1148_59

]]></Node>
<StgValue><ssdm name="select_ln1148_59"/></StgValue>
</operation>

<operation id="3611" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3568" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:600  %sext_ln1148_120 = sext i12 %linear_buf_60_V_1125 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_120"/></StgValue>
</operation>

<operation id="3612" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3569" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:601  %tmp_915 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_60_V_1125, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="3613" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3570" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:602  %sub_ln1148_120 = sub i13 0, %sext_ln1148_120

]]></Node>
<StgValue><ssdm name="sub_ln1148_120"/></StgValue>
</operation>

<operation id="3614" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3571" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:603  %tmp_299 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_120, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_299"/></StgValue>
</operation>

<operation id="3615" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3572" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:604  %zext_ln1148_124 = zext i7 %tmp_299 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_124"/></StgValue>
</operation>

<operation id="3616" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3573" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:605  %sub_ln1148_121 = sub i8 0, %zext_ln1148_124

]]></Node>
<StgValue><ssdm name="sub_ln1148_121"/></StgValue>
</operation>

<operation id="3617" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3574" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:606  %trunc_ln1148_60 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_60_V_1125, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_60"/></StgValue>
</operation>

<operation id="3618" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3575" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:607  %sext_ln1148_121 = sext i6 %trunc_ln1148_60 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_121"/></StgValue>
</operation>

<operation id="3619" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3576" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:608  %zext_ln1148_60 = zext i7 %sext_ln1148_121 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_60"/></StgValue>
</operation>

<operation id="3620" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3577" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:609  %select_ln1148_60 = select i1 %tmp_915, i8 %sub_ln1148_121, i8 %zext_ln1148_60

]]></Node>
<StgValue><ssdm name="select_ln1148_60"/></StgValue>
</operation>

<operation id="3621" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3578" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:610  %sext_ln1148_122 = sext i12 %linear_buf_61_V_1126 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_122"/></StgValue>
</operation>

<operation id="3622" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3579" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:611  %tmp_916 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_61_V_1126, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="3623" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3580" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:612  %sub_ln1148_122 = sub i13 0, %sext_ln1148_122

]]></Node>
<StgValue><ssdm name="sub_ln1148_122"/></StgValue>
</operation>

<operation id="3624" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3581" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:613  %tmp_300 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_122, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_300"/></StgValue>
</operation>

<operation id="3625" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3582" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:614  %zext_ln1148_125 = zext i7 %tmp_300 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_125"/></StgValue>
</operation>

<operation id="3626" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3583" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:615  %sub_ln1148_123 = sub i8 0, %zext_ln1148_125

]]></Node>
<StgValue><ssdm name="sub_ln1148_123"/></StgValue>
</operation>

<operation id="3627" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3584" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:616  %trunc_ln1148_61 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_61_V_1126, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_61"/></StgValue>
</operation>

<operation id="3628" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3585" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:617  %sext_ln1148_123 = sext i6 %trunc_ln1148_61 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_123"/></StgValue>
</operation>

<operation id="3629" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3586" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:618  %zext_ln1148_61 = zext i7 %sext_ln1148_123 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_61"/></StgValue>
</operation>

<operation id="3630" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3587" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:619  %select_ln1148_61 = select i1 %tmp_916, i8 %sub_ln1148_123, i8 %zext_ln1148_61

]]></Node>
<StgValue><ssdm name="select_ln1148_61"/></StgValue>
</operation>

<operation id="3631" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3588" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:620  %sext_ln1148_124 = sext i12 %linear_buf_62_V_1127 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_124"/></StgValue>
</operation>

<operation id="3632" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3589" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:621  %tmp_917 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_62_V_1127, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="3633" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3590" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:622  %sub_ln1148_124 = sub i13 0, %sext_ln1148_124

]]></Node>
<StgValue><ssdm name="sub_ln1148_124"/></StgValue>
</operation>

<operation id="3634" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3591" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:623  %tmp_301 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_124, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_301"/></StgValue>
</operation>

<operation id="3635" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3592" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:624  %zext_ln1148_126 = zext i7 %tmp_301 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_126"/></StgValue>
</operation>

<operation id="3636" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3593" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:625  %sub_ln1148_125 = sub i8 0, %zext_ln1148_126

]]></Node>
<StgValue><ssdm name="sub_ln1148_125"/></StgValue>
</operation>

<operation id="3637" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3594" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:626  %trunc_ln1148_62 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_62_V_1127, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_62"/></StgValue>
</operation>

<operation id="3638" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3595" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:627  %sext_ln1148_125 = sext i6 %trunc_ln1148_62 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_125"/></StgValue>
</operation>

<operation id="3639" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3596" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:628  %zext_ln1148_62 = zext i7 %sext_ln1148_125 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_62"/></StgValue>
</operation>

<operation id="3640" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3597" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:629  %select_ln1148_62 = select i1 %tmp_917, i8 %sub_ln1148_125, i8 %zext_ln1148_62

]]></Node>
<StgValue><ssdm name="select_ln1148_62"/></StgValue>
</operation>

<operation id="3641" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3598" bw="13" op_0_bw="12">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:630  %sext_ln1148_126 = sext i12 %linear_buf_63_V_1128 to i13

]]></Node>
<StgValue><ssdm name="sext_ln1148_126"/></StgValue>
</operation>

<operation id="3642" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3599" bw="1" op_0_bw="1" op_1_bw="12" op_2_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:631  %tmp_918 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %linear_buf_63_V_1128, i32 11)

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="3643" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3600" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:632  %sub_ln1148_126 = sub i13 0, %sext_ln1148_126

]]></Node>
<StgValue><ssdm name="sub_ln1148_126"/></StgValue>
</operation>

<operation id="3644" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3601" bw="7" op_0_bw="7" op_1_bw="13" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:633  %tmp_302 = call i7 @_ssdm_op_PartSelect.i7.i13.i32.i32(i13 %sub_ln1148_126, i32 6, i32 12)

]]></Node>
<StgValue><ssdm name="tmp_302"/></StgValue>
</operation>

<operation id="3645" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3602" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:634  %zext_ln1148_127 = zext i7 %tmp_302 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_127"/></StgValue>
</operation>

<operation id="3646" st_id="135" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3603" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:635  %sub_ln1148_127 = sub i8 0, %zext_ln1148_127

]]></Node>
<StgValue><ssdm name="sub_ln1148_127"/></StgValue>
</operation>

<operation id="3647" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3604" bw="6" op_0_bw="6" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:636  %trunc_ln1148_63 = call i6 @_ssdm_op_PartSelect.i6.i12.i32.i32(i12 %linear_buf_63_V_1128, i32 6, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln1148_63"/></StgValue>
</operation>

<operation id="3648" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3605" bw="7" op_0_bw="6">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:637  %sext_ln1148_127 = sext i6 %trunc_ln1148_63 to i7

]]></Node>
<StgValue><ssdm name="sext_ln1148_127"/></StgValue>
</operation>

<operation id="3649" st_id="135" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3606" bw="8" op_0_bw="7">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:638  %zext_ln1148_63 = zext i7 %sext_ln1148_127 to i8

]]></Node>
<StgValue><ssdm name="zext_ln1148_63"/></StgValue>
</operation>

<operation id="3650" st_id="135" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3607" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:639  %select_ln1148_63 = select i1 %tmp_918, i8 %sub_ln1148_127, i8 %zext_ln1148_63

]]></Node>
<StgValue><ssdm name="select_ln1148_63"/></StgValue>
</operation>

<operation id="3651" st_id="135" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="32" op_66_bw="30" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:640  call fastcc void @matmul(i8 %select_ln1148, i8 %select_ln1148_1, i8 %select_ln1148_2, i8 %select_ln1148_3, i8 %select_ln1148_4, i8 %select_ln1148_5, i8 %select_ln1148_6, i8 %select_ln1148_7, i8 %select_ln1148_8, i8 %select_ln1148_9, i8 %select_ln1148_10, i8 %select_ln1148_11, i8 %select_ln1148_12, i8 %select_ln1148_13, i8 %select_ln1148_14, i8 %select_ln1148_15, i8 %select_ln1148_16, i8 %select_ln1148_17, i8 %select_ln1148_18, i8 %select_ln1148_19, i8 %select_ln1148_20, i8 %select_ln1148_21, i8 %select_ln1148_22, i8 %select_ln1148_23, i8 %select_ln1148_24, i8 %select_ln1148_25, i8 %select_ln1148_26, i8 %select_ln1148_27, i8 %select_ln1148_28, i8 %select_ln1148_29, i8 %select_ln1148_30, i8 %select_ln1148_31, i8 %select_ln1148_32, i8 %select_ln1148_33, i8 %select_ln1148_34, i8 %select_ln1148_35, i8 %select_ln1148_36, i8 %select_ln1148_37, i8 %select_ln1148_38, i8 %select_ln1148_39, i8 %select_ln1148_40, i8 %select_ln1148_41, i8 %select_ln1148_42, i8 %select_ln1148_43, i8 %select_ln1148_44, i8 %select_ln1148_45, i8 %select_ln1148_46, i8 %select_ln1148_47, i8 %select_ln1148_48, i8 %select_ln1148_49, i8 %select_ln1148_50, i8 %select_ln1148_51, i8 %select_ln1148_52, i8 %select_ln1148_53, i8 %select_ln1148_54, i8 %select_ln1148_55, i8 %select_ln1148_56, i8 %select_ln1148_57, i8 %select_ln1148_58, i8 %select_ln1148_59, i8 %select_ln1148_60, i8 %select_ln1148_61, i8 %select_ln1148_62, i8 %select_ln1148_63, float* %BUS32, i30 %result3)

]]></Node>
<StgValue><ssdm name="call_ln606"/></StgValue>
</operation>

<operation id="3652" st_id="135" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="0">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:641  ret void

]]></Node>
<StgValue><ssdm name="ret_ln608"/></StgValue>
</operation>
</state>

<state id="136" st_id="136">

<operation id="3653" st_id="136" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3608" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="8" op_58_bw="8" op_59_bw="8" op_60_bw="8" op_61_bw="8" op_62_bw="8" op_63_bw="8" op_64_bw="8" op_65_bw="32" op_66_bw="30" op_67_bw="1" op_68_bw="1" op_69_bw="1" op_70_bw="1" op_71_bw="1" op_72_bw="1" op_73_bw="1" op_74_bw="1" op_75_bw="1" op_76_bw="1">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:640  call fastcc void @matmul(i8 %select_ln1148, i8 %select_ln1148_1, i8 %select_ln1148_2, i8 %select_ln1148_3, i8 %select_ln1148_4, i8 %select_ln1148_5, i8 %select_ln1148_6, i8 %select_ln1148_7, i8 %select_ln1148_8, i8 %select_ln1148_9, i8 %select_ln1148_10, i8 %select_ln1148_11, i8 %select_ln1148_12, i8 %select_ln1148_13, i8 %select_ln1148_14, i8 %select_ln1148_15, i8 %select_ln1148_16, i8 %select_ln1148_17, i8 %select_ln1148_18, i8 %select_ln1148_19, i8 %select_ln1148_20, i8 %select_ln1148_21, i8 %select_ln1148_22, i8 %select_ln1148_23, i8 %select_ln1148_24, i8 %select_ln1148_25, i8 %select_ln1148_26, i8 %select_ln1148_27, i8 %select_ln1148_28, i8 %select_ln1148_29, i8 %select_ln1148_30, i8 %select_ln1148_31, i8 %select_ln1148_32, i8 %select_ln1148_33, i8 %select_ln1148_34, i8 %select_ln1148_35, i8 %select_ln1148_36, i8 %select_ln1148_37, i8 %select_ln1148_38, i8 %select_ln1148_39, i8 %select_ln1148_40, i8 %select_ln1148_41, i8 %select_ln1148_42, i8 %select_ln1148_43, i8 %select_ln1148_44, i8 %select_ln1148_45, i8 %select_ln1148_46, i8 %select_ln1148_47, i8 %select_ln1148_48, i8 %select_ln1148_49, i8 %select_ln1148_50, i8 %select_ln1148_51, i8 %select_ln1148_52, i8 %select_ln1148_53, i8 %select_ln1148_54, i8 %select_ln1148_55, i8 %select_ln1148_56, i8 %select_ln1148_57, i8 %select_ln1148_58, i8 %select_ln1148_59, i8 %select_ln1148_60, i8 %select_ln1148_61, i8 %select_ln1148_62, i8 %select_ln1148_63, float* %BUS32, i30 %result3)

]]></Node>
<StgValue><ssdm name="call_ln606"/></StgValue>
</operation>

<operation id="3654" st_id="136" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3609" bw="0">
<![CDATA[
_ZdvILi12ELi4ELb1EL9ap_q_mode0EL9ap_o_mode0ELi0EEN13ap_fixed_baseIXT_EXT0_EXT1_ELS0_5ELS1_3ELi0EE5RTypeIXL3$_032EEXLS5_32EEXLb1EEE3divERKS2_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.0_ifconv:641  ret void

]]></Node>
<StgValue><ssdm name="ret_ln608"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
