
---------- Begin Simulation Statistics ----------
final_tick                                 3951652000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 178259                       # Simulator instruction rate (inst/s)
host_mem_usage                                 731756                       # Number of bytes of host memory used
host_op_rate                                   349348                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    65.94                       # Real time elapsed on the host
host_tick_rate                               59929091                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11754177                       # Number of instructions simulated
sim_ops                                      23035551                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003952                       # Number of seconds simulated
sim_ticks                                  3951652000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  12211852                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  9775308                       # number of cc regfile writes
system.cpu.committedInsts                    11754177                       # Number of Instructions Simulated
system.cpu.committedOps                      23035551                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.672383                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.672383                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   6463230                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4331489                       # number of floating regfile writes
system.cpu.idleCycles                          147687                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               121466                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2432275                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.212222                       # Inst execution rate
system.cpu.iew.exec_refs                      4901557                       # number of memory reference insts executed
system.cpu.iew.exec_stores                     532694                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  491311                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               4692025                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                185                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             13195                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts               713162                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            27234150                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               4368863                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            276734                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              25387167                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   2957                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                162657                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 116239                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                170541                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            269                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        40953                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          80513                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  33811081                       # num instructions consuming a value
system.cpu.iew.wb_count                      25222472                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.627975                       # average fanout of values written-back
system.cpu.iew.wb_producers                  21232523                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.191383                       # insts written-back per cycle
system.cpu.iew.wb_sent                       25264041                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 31837200                       # number of integer regfile reads
system.cpu.int_regfile_writes                19202905                       # number of integer regfile writes
system.cpu.ipc                               1.487248                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.487248                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            165556      0.65%      0.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              17428182     67.91%     68.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                18903      0.07%     68.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                630604      2.46%     71.09% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              197942      0.77%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     71.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.01%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     71.87% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               323962      1.26%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     73.13% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                11156      0.04%     73.17% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               55457      0.22%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1232      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     73.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         1667728      6.50%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.89% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           98670      0.38%     80.28% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv           49205      0.19%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult          49152      0.19%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.66% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2550234      9.94%     90.60% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              368400      1.44%     92.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead         1866207      7.27%     99.30% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         178865      0.70%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               25663901                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 4661618                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             9184279                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      4509774                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            5039538                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      300450                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011707                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  131381     43.73%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     43.73% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    283      0.09%     43.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     43.82% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     86      0.03%     43.85% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   129      0.04%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     43.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv               128      0.04%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     43.94% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  27703      9.22%     53.16% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1252      0.42%     53.57% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            135813     45.20%     98.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3675      1.22%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               21137177                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           50212448                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     20712698                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          26393431                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   27231940                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  25663901                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2210                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         4198593                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             12857                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2011                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6325141                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       7755618                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.309072                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.441707                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1762521     22.73%     22.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              444601      5.73%     28.46% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              574036      7.40%     35.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1205615     15.55%     51.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1254774     16.18%     67.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              852762     11.00%     78.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              818299     10.55%     89.13% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              482397      6.22%     95.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              360613      4.65%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7755618                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.247237                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            281534                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           230380                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              4692025                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              713162                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 9765453                       # number of misc regfile reads
system.cpu.numCycles                          7903305                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            7075                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   163                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          4671                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            4                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       315349                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2014                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2657                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2657                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2014                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   9342                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  298944                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              4671                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    4671    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                4671                       # Request fanout histogram
system.membus.reqLayer2.occupancy             5658000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy           24757250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            139759                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       140079                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14171                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3168                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            18171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           18171                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14428                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       125332                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        43024                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       430253                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                473277                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1830144                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18149248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               19979392                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               2                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           157931                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000025                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.005033                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 157927    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             157931                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          311924500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.9                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         215255498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          21657466                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                12662                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               140594                       # number of demand (read+write) hits
system.l2.demand_hits::total                   153256                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               12662                       # number of overall hits
system.l2.overall_hits::.cpu.data              140594                       # number of overall hits
system.l2.overall_hits::total                  153256                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2909                       # number of demand (read+write) misses
system.l2.demand_misses::total                   4673                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1764                       # number of overall misses
system.l2.overall_misses::.cpu.data              2909                       # number of overall misses
system.l2.overall_misses::total                  4673                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    138036000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    223844000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        361880000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    138036000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    223844000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       361880000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            14426                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           143503                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157929                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           14426                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          143503                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157929                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.122279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.020271                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.029589                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.122279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.020271                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.029589                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 78251.700680                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 76948.779649                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77440.616306                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 78251.700680                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 76948.779649                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77440.616306                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2908                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              4672                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2908                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             4672                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    120406000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    194704500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    315110500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    120406000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    194704500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    315110500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.122279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.020264                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.029583                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.122279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.020264                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.029583                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 68257.369615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 66954.779917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67446.596747                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 68257.369615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 66954.779917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67446.596747                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       140079                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           140079                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       140079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       140079                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        14168                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14168                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        14168                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14168                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             15514                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 15514                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            2657                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                2657                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    201809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     201809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         18171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             18171                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.146222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.146222                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 75953.707189                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75953.707189                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           2657                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    175239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    175239000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.146222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.146222                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 65953.707189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 65953.707189                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          12662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              12662                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    138036000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    138036000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        14426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14426                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.122279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.122279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 78251.700680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 78251.700680                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    120406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    120406000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.122279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.122279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 68257.369615                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 68257.369615                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        125080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            125080                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             252                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     22035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     22035000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       125332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        125332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.002011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.002011                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 87440.476190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 87440.476190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          251                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     19465500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     19465500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.002003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.002003                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 77551.792829                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 77551.792829                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4112.204229                       # Cycle average of tags in use
system.l2.tags.total_refs                      315341                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4671                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     67.510383                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      1587.020749                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2525.183480                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.077062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.125495                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4671                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4588                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.142548                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1266043                       # Number of tag accesses
system.l2.tags.data_accesses                  1266043                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.cpu.inst::samples      1763.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2908.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               10300                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        4671                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4671                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.58                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  4671                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     582                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     131                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  298944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     75.65                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    3951563000                       # Total gap between requests
system.mem_ctrls.avgGap                     845977.95                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       112832                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       186112                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 28553121.580544035882                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 47097264.637675583363                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1763                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2908                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     47914250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     75459000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27177.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     25948.76                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       112832                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       186112                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        298944                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       112832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       112832                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1763                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2908                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           4671                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     28553122                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     47097265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         75650386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     28553122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     28553122                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     28553122                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     47097265                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        75650386                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 4671                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          420                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          343                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          173                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          237                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          212                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          302                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          161                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          264                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          294                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                35792000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              23355000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          123373250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7662.60                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26412.60                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                3778                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            80.88                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   336.834467                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   215.621774                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   310.337478                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          247     28.00%     28.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          203     23.02%     51.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          121     13.72%     64.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           90     10.20%     74.94% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           51      5.78%     80.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           37      4.20%     84.92% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           31      3.51%     88.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           20      2.27%     90.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151           82      9.30%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          882                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                298944                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               75.650386                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.59                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         2656080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1385175                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       14044380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 311622480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    305593530                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1260092640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    1895394285                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   479.646053                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3273077750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    131820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    546754250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         3719940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1962015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       19306560                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 311622480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    332315130                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1237590240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    1906516365                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   482.460592                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3214271750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    131820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    605560250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 116239                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  1392273                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  700990                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            519                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4206312                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1339285                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               28239125                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  2711                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 495677                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 258519                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 378243                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           27292                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            37029747                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    68844655                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 36547758                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   6941241                       # Number of floating rename lookups
system.cpu.rename.committedMaps              30399363                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  6630378                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      12                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  12                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   2872228                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       731676                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           731676                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       731676                       # number of overall hits
system.cpu.icache.overall_hits::total          731676                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        15734                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15734                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        15734                       # number of overall misses
system.cpu.icache.overall_misses::total         15734                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    360358000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    360358000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    360358000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    360358000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       747410                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       747410                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       747410                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       747410                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021051                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021051                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021051                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021051                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 22903.139697                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22903.139697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 22903.139697                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22903.139697                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          922                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                24                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    38.416667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        14171                       # number of writebacks
system.cpu.icache.writebacks::total             14171                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1306                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1306                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1306                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1306                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        14428                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14428                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        14428                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14428                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    294326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    294326000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    294326000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    294326000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.019304                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.019304                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.019304                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.019304                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 20399.639590                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20399.639590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 20399.639590                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20399.639590                       # average overall mshr miss latency
system.cpu.icache.replacements                  14171                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       731676                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          731676                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        15734                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15734                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    360358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    360358000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       747410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       747410                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021051                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 22903.139697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22903.139697                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1306                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        14428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14428                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    294326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    294326000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.019304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.019304                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 20399.639590                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20399.639590                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.056471                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              746103                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14427                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             51.715741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.056471                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.996314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.996314                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           84                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1509247                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1509247                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                       70812                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  606888                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                  456                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 269                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 258573                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  200                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    711                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     4461217                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      533364                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           289                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           257                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      747769                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           518                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  1054945                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               1982622                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   3975348                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                626464                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 116239                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              2387550                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  2760                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               28823004                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 11211                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         32053583                       # The number of ROB reads
system.cpu.rob.writes                        54957224                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      3726389                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3726389                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3728479                       # number of overall hits
system.cpu.dcache.overall_hits::total         3728479                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      1116069                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1116069                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      1116671                       # number of overall misses
system.cpu.dcache.overall_misses::total       1116671                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  10034729405                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  10034729405                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  10034729405                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  10034729405                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4842458                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4842458                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4845150                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4845150                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.230476                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.230476                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.230472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.230472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data  8991.137112                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  8991.137112                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data  8986.289968                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  8986.289968                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         5183                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               767                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.757497                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       140079                       # number of writebacks
system.cpu.dcache.writebacks::total            140079                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       972981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       972981                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       972981                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       972981                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       143088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       143088                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       143503                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       143503                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1926631905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1926631905                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1931688405                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1931688405                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.029549                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.029618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 13464.664437                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 13464.664437                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 13460.961827                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 13460.961827                       # average overall mshr miss latency
system.cpu.dcache.replacements                 143247                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      3289305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3289305                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1097896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1097896                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9621043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9621043000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      4387201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      4387201                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.250250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.250250                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  8763.164271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  8763.164271                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       972978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       972978                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       124918                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       124918                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1531208500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1531208500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.028473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.028473                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12257.709057                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12257.709057                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data       437084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         437084                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        18173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        18173                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    413686405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    413686405                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       455257                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.039918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.039918                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 22763.792714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 22763.792714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        18170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        18170                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    395423405                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    395423405                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.039912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.039912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 21762.432856                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 21762.432856                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         2090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          2090                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          602                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2692                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.223626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.223626                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          415                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      5056500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      5056500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.154160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.154160                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 12184.337349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 12184.337349                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           254.060876                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3871982                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            143503                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.981889                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   254.060876                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.992425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.992425                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           96                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          143                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9833803                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9833803                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   3951652000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 3082605                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2922724                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            116920                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2544322                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2540824                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.862517                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   36259                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 15                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           11491                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               8556                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             2935                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          457                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         4149486                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             199                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            114547                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples      7171434                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.212126                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     3.523832                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         2896365     40.39%     40.39% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1          846776     11.81%     52.20% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          419288      5.85%     58.04% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          258871      3.61%     61.65% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          259939      3.62%     65.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5           56299      0.79%     66.06% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6           68247      0.95%     67.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7           82339      1.15%     68.16% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         2283310     31.84%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total      7171434                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             11754177                       # Number of instructions committed
system.cpu.commit.opsCommitted               23035551                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     4539726                       # Number of memory references committed
system.cpu.commit.loads                       4085137                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                    2257372                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                    4483498                       # Number of committed floating point instructions.
system.cpu.commit.integer                    20468654                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                 27379                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       134211      0.58%      0.58% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     15319260     66.50%     67.09% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        18643      0.08%     67.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       567325      2.46%     69.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd       197707      0.86%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     70.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.01%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     70.50% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       323704      1.41%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     71.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        11138      0.05%     71.95% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        55423      0.24%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     72.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1222      0.01%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     72.20% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      1667728      7.24%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     79.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        98667      0.43%     79.87% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv        49203      0.21%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult        49152      0.21%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2245235      9.75%     90.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite       286838      1.25%     91.28% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      1839902      7.99%     99.27% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       167751      0.73%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     23035551                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       2283310                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  11754177                       # Number of Instructions committed
system.cpu.thread0.numOps                    23035551                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles            1095670                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       15922391                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3082605                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            2585639                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6538547                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  237812                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  344                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          2081                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            1                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    747412                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 21861                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples            7755618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.914605                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.435458                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  2245148     28.95%     28.95% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    66340      0.86%     29.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  1839641     23.72%     53.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   127870      1.65%     55.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   165570      2.13%     57.31% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   113022      1.46%     58.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   184251      2.38%     61.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   212153      2.74%     63.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2801623     36.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total              7755618                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.390040                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.014650                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
