================================================================================ 
Commit: 591df253265d8b5eb70ef85fa0472a9dab2731ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:27:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update files for 3243.01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 4e38bc7645da4d4711e115259f023a1cf97dd969 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:32 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3243.01

Hsd-es-id: N/A
Original commit date: Wed Jun 10 12:04:04 2020 -0700
Change-Id: I0ae3dc5e8744164f7be0b585981f5323ee1ebb22
Original commit hash: d7eb893733e1f95f0905f3cd9f16d1f8aad96240

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 12298e2d1a7118c998ef93f02187a9a5c34d3487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] - Update to Chipset Init to avoid CDC issues

Impact Platforms: TGL

Original commit date: Mon Jun 8 11:44:45 2020 +0530
Change-Id: Ia2fc896450839ecf3179edb6872d251242556119
Original commit hash: 1fd0f93e2886ed12255ed8ff7f0271b5ca0795b4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPciePreMemRpInitLib.c

================================================================================ 
Commit: b558d77c7ff3f9585336e75547b28363c39d284d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:24 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/SpiFvbServiceDxe: Fix wrong memory size allocation for FvHeader

This commit fixes the wrong memory size allocation.
The size of the last entry of EFI_FIRMWARE_VOLUME_HEADER,
BlockMap[], can depend.
HeaderLength is the size of completes firmware volume header
including the size of BlockMap[], so the allocated buffer
for FvHeader to get copied to has to take into account
the size of BlockMap[].

Hsd-es-id: 22010622543
Original commit date: Fri Jun 5 23:23:39 2020 -0700
Change-Id: I8228b60d77564a3cb37d6891b0ac0bf45fb94de2
Original commit hash: 6e8fbf1481038f1ac1995a867447b0baac474c1a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c

================================================================================ 
Commit: af01ec0cf69ce59850f220a22254a3a1bd97c89d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:19 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake Bx Unified (uCode+Punit) Production Patch 0x3a

Original commit date: Tue Jun 9 17:32:25 2020 -0700
Change-Id: I581e1abaf9c9952321733d52b2d26d9431ebbc58
Original commit hash: 975cb2a342b302a9965d363201236fcbdc9c3e32

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 5fffb7907e21c2eb2baaf2cac5d84321425e1627 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:15 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 11:46:53 2020 -0700
Change-Id: I39f49fc5784bc157f5f9d7e704584a8ea945f848
Original commit hash: 8c31a9ff3733d2264e203d37bce666aa5ea856fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f03620b97bd67173172cf8783a80e11923dcb147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:11 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork Issue seen with Tigerlake-Master build 3234.00

Fixed NULL pointer allocation errors

Hsd-es-id: 22010853775
Original commit date: Fri Jun 5 11:37:59 2020 -0700
Change-Id: Ib4d3ff6341108f1185527133bcdaf26cbf8224df
Original commit hash: c5ff1cbe34fa8cb0998dfab90964e671ac8c498e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeFspPkg/Library/SecFspSiliconLib/SecFspSiliconLib.c
TigerLakePlatSamplePkg/FspWrapper/Library/PeiFspWrapperHobProcessLib/FspWrapperHobProcessLib.c

================================================================================ 
Commit: fb7d9804646e8a1d2dba9938164193c46db2826e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3243_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 10 09:59:46 2020 -0700
Change-Id: Iffcb2b8c8aa3e824bd3f3e9735236511af0b995c
Original commit hash: 56b422a72ac68e2704bd16d53f4475a2846cd748

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: e1fb1213fa02c8d77ba4da541bfb4ab05ef8ddaf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:25:02 2020 -0700 
-------------------------------------------------------------------------------- 
[C1S] Unique Platform Id-AMT-DisableEnable

Added new Heci messages to support Unique Platform Id feature

Hsd-es-id: 14011554022
Original commit date: Fri May 22 12:24:41 2020 +0200
Change-Id: I8b5de23952f56bf610bac81542cfb7be07eadcb2
Original commit hash: 25d026b6f27349be7d84f133441c23f4d6ca777d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/CoreBiosMsg.h
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/UpidMsgs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 801b6e06553259af798d3c35ea8e3bd7387fe625 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] NVMe storage cannot be boot to OS after disable ME with TG mode enable

Changed the code to handle the case when we dont get a successful reply from CSME to GetSoftStrpConfigMsg

Hsd-es-id: 1507956879
Original commit date: Fri Jun 5 17:20:57 2020 -0700
Change-Id: I33e40b75ebb421c080d48e20d6ea04d42978aa7b
Original commit hash: 289ad3ec051177efa27709e6a38bf603a48eaa29

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Rst/LibraryPrivate/PeiHybridStorageLib/PeiHybridStorageLib.c

================================================================================ 
Commit: 248ae3e805d74563427d95ef69a2a7d76e422fd1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:53 2020 -0700 
-------------------------------------------------------------------------------- 
Program 324Mhz/326.4Mhz display cdclk frequency in iGfx options

Original commit date: Tue Jun 9 16:59:35 2020 +0530
Change-Id: I002d6fc4b90b132cee56f0cf455a308db8e268a9
Original commit hash: d69b21f23f510adf6ecb591f94397f028ed8a55c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 31f365bdef7a9379bbbb4b44f7b65c7e4281725c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][1LM][VMD] Unable to remap a NVMe SSD connected to PEG port

Fix includes
1. To detect and enumerate the NVMe devices connected to PEG port other than PEG60 under VMD setup menu
2. Added RTD3 flow for all the PEG ports

Original commit date: Tue Apr 14 16:12:50 2020 -0700
Change-Id: Ifb1bffd14e6f9e4c2510fd250d7134b2d5a3b420
Original commit hash: 48422cfb68f32caa77f43d055ebbe8ba9da0e668

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/Vmd.asl
ClientOneSiliconPkg/IpBlock/Vmd/AcpiTables/VmdRaid.asl
ClientOneSiliconPkg/IpBlock/Vmd/IncludePrivate/Library/PeiVmdInitLib.h
ClientOneSiliconPkg/IpBlock/Vmd/LibraryPrivate/PeiVmdInitLib/PeiVmdInit.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRp.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h
ClientOneSiliconPkg/SystemAgent/SaInit/Dxe/SaAcpi.c
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3CpuPcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Pcie.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3Vmd.asl

================================================================================ 
Commit: 6c4bb2cc5ab1f7e7ef5eb8d64f853db7cd9e9689 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:43 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-S:
ITbtConnectTopologyTimeoutInMs

Hsd-es-id: 14011531867

Original commit date: Thu May 21 11:40:37 2020 -0700
Change-Id: I05f1da265ec766c74617331ed885ea690c07708d
Original commit hash: e0d2e8e053880a6244ac50f9b28e7eb60473e3ab

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 7aea6fc9b58c20c89e49602b2e1fc3828365eace 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:39 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-M:
CmdMirror

Hsd-es-id: 1508026293
Original commit date: Tue May 26 17:13:32 2020 -0700
Change-Id: Id559d9aa8d701e3d9d634fe2006d9113d838c2b5
Original commit hash: 67978ee2f6d79bee9c3d0dbc4f0f5ebe5124961b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: d6fc91ff6e7d12bf9733caa9e96fe3e2c40d9cc0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL H] [Alpha] Removing PEP constraints overrides form Config patch table

Removed patch table settings to disable all pep constraints.

Hsd-es-id: 14011646895
Original commit date: Mon Jun 8 15:03:23 2020 -0700
Change-Id: I958f16a30a44e457414379d48c30e1b55fca4892
Original commit hash: 3ca11c8565080431146039cc865c1cfed70f912b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: c757c063b2119820b33a81e5c59f90c9e407311c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3242.01

Hsd-es-id: N/A
Original commit date: Tue Jun 9 11:22:02 2020 -0700
Change-Id: I6a636b1dc9a8abd975068315de662909a4ca0056
Original commit hash: 497f89778c342dc90fe8de84bda547a0144da6f6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 79465023d46a8eeff2b0afd3cf8787162b246df0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:27 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL] Discrete GPU control for PEG port"

This reverts commit f175a65ecd2b75b8fd589a4be98909e163327a87.

Impacted platforms: TGL

Original commit date: Tue Jun 9 11:29:56 2020 -0700
Change-Id: Ia4b27129ccb64bc908f1815fb40b349373ec43e9
Original commit hash: c1b37b696c0cbfd99d585fcd43503bc69b4e1e5b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgDgpuPch.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegRtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: a9de89698a6e9b6da8d57c0f6d9c0c671a1f530c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:22 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "PeiPchInitLib: BIOS change for BT loss issue with WR cycling"

This reverts commit a351dc3ccf38a10a4fbafebf1e3c21b70d14d399.

Original commit date: Tue Jun 9 11:27:19 2020 -0700
Change-Id: Ic1132a690d9c4db7d6d958098904bea42c3273f4
Original commit hash: fa3e2fe4d0cd1b8c47838a3449ab2d0045b299c8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 3154ec10b63163f171c215eda6b4477f4c26568c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3242_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 11:37:29 2020 -0700
Change-Id: Ieff2d363ce24955cecf83e610e43fecd1eefd485
Original commit hash: 65792d55a5847c7473dcc8a2c7014384c5ee7094

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 0be0e08f802bbd00be2888350efa4840be0c07c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 11:37:17 2020 -0700
Change-Id: I2a23dbf33d4faa3f3bbd1e22052b2df8d44db11f
Original commit hash: e2cb89433c8b154b62e54a297c72646d7ff8237c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 68cc3b01c55fb70d42b4b4e6708f7277ec053498 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Clear WhiteSpace-Git Auto-Commit [Part 2] TGLMaster Replace tab characters with two spaces and trim trailing white space

Hsd-es-id: no sighting
Original commit date: Tue Jun 9 09:46:41 2020 -0700
Change-Id: Idfefb4dbcb26f192656464d437f9d3321a18758c
Original commit hash: 1ad15f698b07094cabf622fbbbeb8319b33aff19

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: 23767b194fb7885dd816c74fef513844483e7a9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][DGR] Disabling DGR for TGL H.

Original commit date: Thu Jun 4 14:15:38 2020 +0530
Change-Id: I71cc15418821d077fbb956415b6254019262f3d5
Original commit hash: 56a09c6672533472a3b5178d5643c71a0899b009

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 2f0ee34b74925fc82f103eb1e0575c2f706479dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:24:02 2020 -0700 
-------------------------------------------------------------------------------- 
PeiPchInitLib: BIOS change for BT loss issue with WR cycling

BT_EN assertion in BIOS from cnvi_init function to after PMC_init function where utmiclk is readily available to detect connection

Original commit date: Mon Jun 1 07:26:05 2020 -0700
Change-Id: Icecd85ffe70ccb33a29a138a1c309e24b80ccace
Original commit hash: 6402ae4a2dcca0abc072468985111ed17a57014c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Cnvi/IncludePrivate/Library/PeiCnviLib.h
ClientOneSiliconPkg/IpBlock/Cnvi/LibraryPrivate/PeiCnviLib/PeiCnviLib.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInit.c

================================================================================ 
Commit: 889fa5c99e616f08eee870509233eb1467b89c9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Integrate Latest GOP 1039

Original commit date: Tue Jun 9 12:59:32 2020 +0530
Change-Id: Ia27b831bc6071b2aa38b8563a071f96e3b6d20b1
Original commit hash: be603810023f2a5099bbd80e400ace5f410231c2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: 4d05c450b806e528e72e4f83708ed9a35a6972cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGP][cAVS] BIOS W/A for cAVS ADSP subsystem disable

Implementing https://git-amr-7.devtools.intel.com/gerrit/#/c/85225/ from master branch to platform/tigerlake_master branch
Hsd-es-id: 14010817500
Original commit date: Fri Jun 5 15:04:34 2020 -0700
Change-Id: Iaadc143952cb5614ea57142e3f1045031a9a9a4d
Original commit hash: 8bcc5eeeb63566ed7b11128d46a8d91837c0b5ab

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Hda/LibraryPrivate/PeiHdaInitLib/PeiHdaInitLib.c

================================================================================ 
Commit: 622cb212be7aa0f9f7934a77c090fa75d092cbcb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] BIOS change request for RAR TIMER CONFIG - Set to zero

The reset value of this MSR is "Timer Disabled".
BIOS set this MSR to a default of 0, meaning RAR TIMER disabled

Original commit date: Mon Jun 8 12:16:18 2020 +0530
Change-Id: I01ec760658913c7c4fee79de1d0f74c1e91bd642
Original commit hash: e470be8b261c8f8918fd752097ff7ea8d3046f16

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: df197a84e87ddace3fb3825c85acb20df68ea494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:44 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake Bx Unified (uCode+Punit) Production Patch 0x38

Original commit date: Mon Jun 8 16:51:28 2020 -0700
Change-Id: I2070759eb6abc8013483876c21f09a51d3c358f7
Original commit hash: 941d301f32046b53b19f71f04c92f49e3c2b2389

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 50957c4e8f1269896de0520d0e0d1b01cbb547a3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Removed ITBM Driver support in BIOS.

Original commit date: Fri May 29 18:29:35 2020 +0800
Change-Id: I198f332d97f4eb24071158c7b4c947b324915e81
Original commit hash: 0742b5698d23bee7b08adbb40e547b74172afe5a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Itbm.asl
ClientOneSiliconPkg/Cpu/CpuInit/Dxe/CpuAcpi.c
ClientOneSiliconPkg/Cpu/IncludePrivate/CpuInitDataHob.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 319180f3223a592b73aeb35ff589256b4af2f90b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:30 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.

FSP-S:
PchFivrExtV1p05RailSupportedVoltageStates
PchFivrExtVnnRailSupportedVoltageStates
PchFivrExtV1p05RailIccMaximum

Hsd-es-id: 22010660462

Original commit date: Mon May 4 17:38:10 2020 -0700
Change-Id: I955645171c2ec7ced62344e48e5059f55f195571
Original commit hash: ba4d631fc7f5c7a8f44232f68a70855e73949fa9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: 9c8329265f6607e37b98dbe48f6ed8c29fb6d973 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:26 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Update TigerLake partial header file to include the below UPDs.
FSP-M:
SkipCpuReplacementCheck

Hsd-es-id: 22010687686

Original commit date: Fri May 8 15:17:43 2020 -0700
Change-Id: Ief0d810ae65609f4b234e82541ce9f309f390ce0
Original commit hash: 086073b078d3a4630144d206e807884c31f9def7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt

================================================================================ 
Commit: 12865613a225d31267dab169d3cf68b44a890fd7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL+DG1] BIOS incorrectly loads the image into memory assuming Graphics Opregion is always present in the first image in Oprom

As per PCI spec, OpRegion can be present in any image in the OPROM. BIOS should parse OpRom generically till the end to find out the "IntelGraphicsMem".
Once it finds "IntelGraphicsMem" it has to copy it into memory and then populate the address in PCI Offset 0xFC.

Hsd-es-id: 16011163151
Original commit date: Tue May 26 16:53:19 2020 +0530
Change-Id: Ib3813a7fa6d5cca364858450ebbd044752efca15
Original commit hash: 7f250f5242fe75053457595c5bb3efa6e22df607

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/DashG/Dg1OpRegionInit.c

================================================================================ 
Commit: de6f1fcb0ef4c78bec8d991c7944b921fd0eedf5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL/ME] Support RPMC Status API and reference code

Resolution: Add RPMC Status API and FWSTS3 definition.
Impacted: All TGL projects.

Hsd-es-id: 16011181260
Original commit date: Fri Jun 5 14:35:04 2020 +0800
Change-Id: Idcdacfc0985e2dc49e753c9f4d7f64d3eba016a3
Original commit hash: cbb371bd5ec7ed97b63a0adbb47d108b1ac55396

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Library/DxeMeLib.h
ClientOneSiliconPkg/Include/Library/PeiMeLib.h
ClientOneSiliconPkg/Include/MkhiMsgs.h
ClientOneSiliconPkg/Include/Register/HeciRegs.h
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: d49198637d192596efc80e32aa5f9e80c02be40d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3241_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 8 16:43:10 2020 -0700
Change-Id: I1d535c8b51381191e402a2d0e16db45b9a2710bd
Original commit hash: 93e9f0c66e0ac0f483688ccf3f042a2ec78e7ce1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: aa865679f17cf4be1a89eebde3137c28013d9b78 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jun 8 11:24:31 2020 -0700
Change-Id: I7ed226908ad053da23e204fd16081cc437f79a39
Original commit hash: cb0e51295645b0bcf9df003f39917316556ceba9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a022c101e683ce2f83d7e0290de8473dcb970136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:04 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jun 7 10:37:41 2020 -0700
Change-Id: Id58f609e23dfa1fd51c660123090391d61f1b750
Original commit hash: fc6ea11b8be01e44057ac3a8200e350e17062ac7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b2d119f171639906aaaf1f0ab5ae9cd8ca95bbc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:23:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3237_00

Hsd-es-id: no sighting
Original commit date: Sun Jun 7 09:24:24 2020 -0700
Change-Id: Ie5836c4f07130a46740e56d2e79d8d4125c2c522
Original commit hash: 8e4c8c1fe3299a30c91b23b63047ee04b653b4d4

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cd36af4667e86c47e2b0ff0edb9958acf43aabbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jun 6 10:52:11 2020 -0700
Change-Id: I82871fd8ea2a00e651b0f6148d157b6d3a1d0cda
Original commit hash: 9680e8937682cb3bd391be849d94bd4ca0d378cb

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b7f871926a3770ac674e99fc3510ddb0f5bfae7f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3236_00

Hsd-es-id: no sighting
Original commit date: Sat Jun 6 09:37:22 2020 -0700
Change-Id: Ib4fefa52be13d9d86a14f703c9341caadd47a68e
Original commit hash: 40b7e5f13b442e5ec26f8d2f25c4662105b4a0b8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ec969aa09480e7cf63ae7149108f5f47a55b862a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3235.01

Hsd-es-id: N/A
Original commit date: Fri Jun 5 11:21:28 2020 -0700
Change-Id: Ife813df60c28264337b67fe3d2b7845a9bdd6261
Original commit hash: 16a608dfcf4d72ad63d914ad493c0f55f57af67d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1051c23b37fd1fb97f26074f2de6174e06977ba5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.6.0

Thu Jun 4 12:03:35 2020 -0700
Original commit date: Thu Jun 4 12:03:35 2020 -0700
Change-Id: Ie000c70b27680608a4e286df5788fc98efce3da7
Original commit hash: 03c30c1d642a662265f34e4821c23d439030bc7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 57adc7d9b609f36bb61c7151c5cc749102decbad 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:33 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 20:41:11 2020 -0700
Original commit date: Thu Jun 4 20:41:11 2020 -0700
Original commit hash: d543c5c7e2fb047592eb54cc708e73a857633e7f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ba2c7dd371bf4297a59e96c75f546d73061daf3b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] DDRIO Vdd2 power debug

Original commit date: Mon May 4 13:27:33 2020 -0700
Change-Id: I4e09660d0f5fd941dbb4e8263b093c860bd6dde4
Original commit hash: f925b9feacb0402bc5a8118b7fc5c547d5581ef0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApi.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Tigerlake/MrcMcRegisterTgl2xxx.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f006b44f4585552abd0843cadd9a523c2f43d5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 5 01:19:39 2020 +0000
Original commit date: Fri Jun 5 01:19:39 2020 +0000
Original commit hash: 645124d8b8bcf720f97cd06b7359aafb60a4f771

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fa5b475e4fff8f55d0fb2c0209622bab063f1808 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [MEM ] CCC's DCC settings are not correct after JEDEC reset

Issue: CCC's DCC settings were only restored if attempting setting freq to Gear2

Fix: Make sure CCC's DCC settings are restored regardless of Gear setting

Original commit date: Thu Jun 4 17:20:39 2020 -0700
Change-Id: I1f2a5815c39ddaaa362da21bb83e5b2d292e094d
Original commit hash: 7fe7df94a7f802cd51b0b13daa3d6acf828cf5c1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: bdb3f68290ad988c380c3f017b11d8900e205ef0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jun 5 00:59:54 2020 +0000
Original commit date: Fri Jun 5 00:59:54 2020 +0000
Original commit hash: 18f299e4cbbc38dd2794a142bba2b3ba14ae8233

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e7b29f8ef2385c8ba3bdd02b486a0df82c675dbe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]Fix LPDDR RxVref and CMD Vref Repeatability

Original commit date: Tue May 19 14:24:30 2020 -0700
Change-Id: Ib9be1482ca55e8ab07214ace6d3e72d5473a6b5a
Original commit hash: 5f15051f5248d24f206f848e80b6ff9242cb1d36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: 912aa1d24da5047e6acca40aa495afdb24182143 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 22:17:14 2020 +0000
Original commit date: Thu Jun 4 22:17:14 2020 +0000
Original commit hash: 9a523766939625e09ac700708edfc2b18d3efd89

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 13313b4565442b54a796bcdb8d2f6d11ef96b5c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:22:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]{MRC] Running rank 2 rank traffic is resulting in failure on single byte at 3200 G2. Increase trdrd_dr by 2 for DDR4 G2.

Original commit date: Tue Jun 2 15:43:02 2020 -0700
Change-Id: I71253f1688a2ac83fd63c85f89af319afe470aba
Original commit hash: befff15fdd4e62668311aee20b66e082cafc7b2b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c

================================================================================ 
Commit: a3b196b298cadb864a43b7aa8f06a33a17583598 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 21:47:03 2020 +0000
Original commit date: Thu Jun 4 21:47:03 2020 +0000
Original commit hash: 39dd2c8318d7f76c601ffeaa34c692494a689514

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 795e4d7f45a09dc5afe5fd84fa5e9b95c2e2b48e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [MEM] TGL U/Y/H Need to set Latency guard timer to por values via formula

Issue:
    Scrubbing MC registers in LP4 system found incorrect settings

Root cause:
    MC VC1_Isoc_latency_guard_timer_x8, VC1_latency_guard_timer_x8, VC0_latency_guard_timer_x16 values are missing its calculation based on Dclk values

Change:
    Adding code to calculate MC registers based on based on Dclk values

Original commit date: Wed Jun 3 14:31:10 2020 -0700
Change-Id: I0a34398967f90c2bce69804eae76439b6b1e30cd
Original commit hash: 74d6cabee30a62789cc64467d4b6c49d2cc5726c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 46f3533e6fe573ae85b558b7053d19189f457baa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jun 4 06:31:22 2020 +0000
Original commit date: Thu Jun 4 06:31:22 2020 +0000
Original commit hash: 017efc93a49048680e5351062e584dc1dda6d758

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a5e8fc251fd82223aba15fc43fa7869a12ae4603 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:44 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Add RH support and new bios menu options: REFRESH_PANIC_WM and REFRESH_PANIC_WM
Add MrcRhPrevention() to enable Refresh2x into register
Set "2x Refresh" as the default and unique option of Row Hammer Solution

Related options:

BIOS Option
     Intel Advanced Menu
        Memory Configuration
            Enable RH Prevention [Enable|Disable]
                Row Hammer Solution  [2x Refresh]
            REFRESH_PANIC_WM     [1-8]
            REFRESH_HP_WM        [1-7]


Original commit date: Tue Apr 28 13:59:52 2020 +0800
Change-Id: Idfa3ad4df6debbf4fe8752b1af17dfef5c945ee3
Original commit hash: 4216dd7380b46559544685f59011f3ae70418363

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: caa4b49e9a9fc2588f385196ae5bbede4e5c16c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 23:59:39 2020 +0000
Original commit date: Wed Jun 3 23:59:39 2020 +0000
Original commit hash: 5da11481691998c18aab39af6fca19a992e3b1e5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c558706ee499b66156111755c110a518e1cfb8a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:33 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][U/Y] FLL settings to match HVM

FLL settings to match HVM settings
Updated TGL-Y FLL settings for FAST_CAL = 2, SLOW_CAL = 3 and COARSECAL = 0xA

Original commit date: Tue Jun 2 17:26:46 2020 -0700
Change-Id: I3f5727949717520ed432f1a704c59f58b8a1807f
Original commit hash: 703aa1164964fdece43a1ec97cff2604e04eca80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 85e6aa823ece796ed83cfaa17d14acc05c14b31c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 20:49:26 2020 +0000
Original commit date: Wed Jun 3 20:49:26 2020 +0000
Original commit hash: a6fb9e868f72115a8b6d139cd94cd875b798dffe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5167b099223050283027c4ba69c2e0d63a02eb9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC]Tx non-linearity.

Original commit date: Tue May 26 17:08:01 2020 -0700
Change-Id: I08183b47df81448332bca8f365038b85bb8844c2
Original commit hash: 727ec3f8aa51a7495eaae9128927df6144b213cc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

================================================================================ 
Commit: b1b70fe3c063b09a6767da62a19708bd3fb85c72 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:19 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 18:21:38 2020 +0000
Original commit date: Wed Jun 3 18:21:38 2020 +0000
Original commit hash: c788a6961655e4c996cc4ff25f1a3b6e3c393e5f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d9d55a0e59c83c769e28eb10ba344c55e3d45147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:14 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]MC under refreshes rank 3 during repeated sequence of self refresh entry/exit

Set Trefipulse_Stagger_Disable = 1 to disable stagger of debits

Original commit date: Wed May 13 11:52:10 2020 -0700
Change-Id: I17b57605c40964685b80d6c534c8d65f65fa2d8f
Original commit hash: c45cdd47ea49cf1c7f3a68ca5547fda81599684c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcMcOffsets.c

================================================================================ 
Commit: d1c54b3385af23294c6c3a4aa2f27c7cedf3fc71 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:10 2020 -0700 
-------------------------------------------------------------------------------- 
TigerlakeFsp/TigerlakeFspPkg: Adjusting Visual Studio Flash sizes

For (TARGET) == "RELEASE"
Increased FLASH_SIZE and BLOCKS to 0x000DD000 (from 0x000D9000) and 0xDD (from 0xD9)
Increased FspmSize to 0x00090000 (from 0x0008C000)

Hsd-es-id: N/A
Original commit date: Tue Jun 2 19:11:52 2020 -0700
Change-Id: If203628e383dd0ecaa446084e7fd8bd67f08fb40
Original commit hash: dabdf64cc907ebc26e63583eba4977c2a089090b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 3cc1f7301065f073e3d89b655a0b026667837f90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jun 3 00:48:02 2020 +0000
Original commit date: Wed Jun 3 00:48:02 2020 +0000
Original commit hash: 5b019a070bdc15c9a4732215fd27541b2458852b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f2e013c1fadb2871bb96012d7a9c2cddb72c2333 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:21:00 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC][LP5] Reduce stress for WeakTimingCentering training
Issues:
  Week Write Timing centering fails on LP5 systems
Change:
  1) DQTimeCentering1D needs to know we are running WeakTimingCentering (WrTLp5) so added global variable to indicate that
  2) Selected StaticPattern and reduced Number of Cache lines to 1 for SetupIOTestBasicVA

Original commit date: Wed May 27 16:51:25 2020 -0700
Change-Id: I5de78093efc39df8d266a2dba40420e61c98d567
Original commit hash: 8646d18da511985e26f3af9bd9ee205a137e42e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 1803612b36a8f5f8af096c67f41135b1118a36ed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:56 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jun 2 08:13:23 2020 +0000
Original commit date: Tue Jun 2 08:13:23 2020 +0000
Original commit hash: 338aab407fc18128e4a5477c7aebbfdb5fe64cbf

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c877f438c0ac897e9e7daf038b52794dc0b30139 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC] Code clean up.
 1. Fix some compiling warning issues in GCC
 2. Add more debug Information.
 

Original commit date: Fri May 29 08:18:42 2020 +0800
Change-Id: I7d2106723c545ed08661b9ef769fa4260bca6a93
Original commit hash: 437e68839bf45d36f938e4285951a5ee6d920859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcOemPlatform.c

================================================================================ 
Commit: 4bd0b69fdd67689a248129927e0467983c5c2f7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGl][MRC] Fix LP5 DqMapCpu2Dram TGL-Y

LP5 should be using both DQ and DQS swizzle hardcoded tables for TGL-Y
Fix: Add PcdMrcDqMapCpu2Dram PCD back into TglYMRCConfigInit()

Original commit date: Fri May 29 11:46:29 2020 -0700
Change-Id: Idda217475341fc36aaa88def9f8ef325a2c3fcb2
Original commit hash: 0e8292ef9a783b1d5ec6310136d9e98575bc4e83

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c

================================================================================ 
Commit: 21be0afc9ca2ba05952588089d59ecd09db09668 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.5.0

Mon Jun 1 11:07:02 2020 -0700
Original commit date: Mon Jun 1 11:07:02 2020 -0700
Original commit hash: 911adb1c6fddba931f5bb29f726b17f962fcfd57

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0252e18acc30130d08521e160bc43b508dd5cc79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: Enable CDR Relock feature
change CDR bit from 0 to 5

Original commit date: Fri Jun 5 00:47:58 2020 +0530
Change-Id: Ie13ee93e9133477967459076e186a0363ceb4722
Original commit hash: 7d72c9be6d25e510b702d0fbfcf129a00e8c145e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: def4da3974ba41b5749b0a12ab387f5af26cae54 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:32 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "[TGL-H] Added Storage RTD3 support for CPU ports PEG10, PEG11 and PEG12"

This reverts commit 8c86cc3c9f6f1a8fac762276c787296a7b18d877.

Original commit date: Fri Jun 5 12:20:02 2020 -0700
Change-Id: I317580cc03a959f3973539728b215b489b79d164
Original commit hash: 9c00b7fa5241c1162aa2aad0267b50cb867d428b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 97e7ea8c9fd078de49f9388278a08911be87e2ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jun 5 10:04:47 2020 -0700
Change-Id: I0f61856c59ac90d80b70f732068d2eef49fc9a3a
Original commit hash: 06dd9b83bd38f1104496c07386e4124b6883035c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1120f461c139b2fa98986a1052e6545c1cd423aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3235_00

Hsd-es-id: no sighting
Original commit date: Fri Jun 5 09:14:07 2020 -0700
Change-Id: Ifeecd4e27535f21700abf80f5591116e9b170db9
Original commit hash: 030b3eda0cb680528ce59a3fb55f69f79aaebccf

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6232ae688ebdf4f183820432b8e3a2f00b000201 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:14 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming update v28

Force PG timeout changed from 50us to 150us

Hsd-es-id: 14011678229
Original commit date: Thu Jun 4 14:50:35 2020 -0700
Change-Id: If2cfad3d54b81d95335767fd53ce858043a2c206
Original commit hash: 255a1264f7287e533c7ad4c8996d8b252d289b30

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: f5d69551debf5282683168e215dc393f2af3f696 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:10 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Added Storage RTD3 support for CPU ports PEG10, PEG11 and PEG12

1. Added Storage D3cold support for cpu ports
2. Removed patch table settings to disable all pep constraints.
3. Added Pep constraints to PEG10, PEG11 and PEG12

Original commit date: Mon Jun 1 22:49:26 2020 -0700
Change-Id: I259760f7f7e9367420148478864c90ed6545ac48
Original commit hash: bbe7e93cb69c6add026a55d91d44ffe46c617f6b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglHRvpRtd3.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: c95ee87848b810641d14f786d885d7af0e9fb641 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:20:01 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: Add bios EC WDT support for resiliency case

Arm ec wdt at pei pre-memory stage, disarm ec wdt at resiliency dxe stage.
Another case is capsule update, also need disarm ec wdt before write data
from RAM to SPI to avoid reboot during capsule write.
Add all EC wdt related definitions into bios code base based on the spec that
EC team released to bios team.

Hsd-es-id: 1507956204
Original commit date: Thu May 7 14:02:47 2020 +0800
Change-Id: I84acb4ba7e955ec450818ed3892834157c676d3b
Original commit hash: cf29354cdfbbb571047cf4b1328e18bfb91896ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.inf
TigerLakePlatSamplePkg/Include/Library/EcCommands.h
TigerLakePlatSamplePkg/Include/Library/EcMiscLib.h
TigerLakePlatSamplePkg/Library/BaseEcHwLib/BaseEcHwLib.c
TigerLakePlatSamplePkg/Library/BaseEcMiscLib/BaseEcMiscLib.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerHiiFreeLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.c
TigerLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedPei/PlatformInitAdvancedPreMem.inf

================================================================================ 
Commit: c5e98791541a9bd1a63ba44aa61dad95794aef26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:55 2020 -0700 
-------------------------------------------------------------------------------- 
TGL Security[Harmonized Capsule]: CSME Fw Fails to upgrade on FDO Jumper assertion via full region CSME Capsule

To skip Heci function when ME BIOS Boot Path is MeSecoverJmprBiosPath.
Port the patch from ICL:
https://git-amr-7.devtools.intel.com/gerrit/#/c/43823/

Hsd-es-id: 16010859246
Original commit date: Wed May 20 09:29:25 2020 +0800
Change-Id: I5f89e90780a132ab5e52330b0ad0a2bfca7b1c44
Original commit hash: 8408e011352bcd3d8f2e219c862e8feca488ede8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.inf

================================================================================ 
Commit: 7b44d046da5ee1a94df76fce4f73e2443364ef7c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add Ctdp.asl

Original commit date: Mon Jun 1 15:26:00 2020 +0530
Change-Id: Ie96c9d45d14983f7c719df428ee19407e6b5ac61
Original commit hash: 8bd3374985724c0fb668fb5b64bcf90112561db4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/AcpiTables/CpuAcpiTables.inf
ClientOneSiliconPkg/Cpu/AcpiTables/CpuSsdt/Ctdp.asl
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/MiscFunctions.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.h

================================================================================ 
Commit: c98a902b7599f0f05402bad2963a155ccc553f3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TCSS] Send CONNECT_TOPOLOGY only when switch to backward compatible mode (FW CM)

Refers to CONNECT_TOPOLOGY timeout setting before sends the CONNECT_TOPOLOGY command.
If the timeout is 0, then skip sending command.

Hsd-es-id: 22010738488
Original commit date: Thu May 28 21:47:03 2020 +0800
Change-Id: Ie44a2c44d736c83248b989ed21b5abf66505c8a3
Original commit hash: a358374a225f6a9431857afd5b95821473714d1e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Tbt/LibraryPrivate/PeiITbtInitLib/PeiITbtInitLib.c
ClientOneSiliconPkg/IpBlock/Tcss/AcpiTables/TcssSsdt/TcssSsdt.asl
TigerLakePlatSamplePkg/Setup/TbtSetup.hfr

================================================================================ 
Commit: 7928550163f267b2d7000d3f6b46a3e740334908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jun 4 10:08:17 2020 -0700
Change-Id: I6f41331aaf24a7d3f3129eaa0ab9ccbb95038996
Original commit hash: 67ef3be4e83ecfac355b120474894d2c625fcb84

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7419d05d85ce09cae66cabbdef3af163f4e08029 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3234_00

Hsd-es-id: no sighting
Original commit date: Thu Jun 4 09:13:24 2020 -0700
Change-Id: Idb38d73a81d72064d162ae72acfc959c9fe1a200
Original commit hash: bc50c42ca922b471c05c2ef0774107810a0da043

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 438a1ca9b3675b4a032a9c96e102895792253544 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:35 2020 -0700 
-------------------------------------------------------------------------------- 
[WWAN] _OFF method is not getting called when WWAN device is disabled in Device Manager

Merging 9e2c0a471ae89e97d430ed0afee4f94ed33041f5 from WHL to TGL

Hsd-es-id: 1607648178, 2207234847
Original commit date: Wed May 27 17:27:25 2020 +0800
Change-Id: I9e4af473736ebfa189117814cce1d41ec14a41fd
Original commit hash: d184230ecbd04197b2ab9f3aba88694d14aaba37

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieWwan.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglUErbRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglURvpRtd3.asl
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/TglYRvpRtd3.asl

================================================================================ 
Commit: 35a5a6d2a1b20336010af1defd2866e5f44a93cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:30 2020 -0700 
-------------------------------------------------------------------------------- 
TGL: Support per Core Enable/Disable for TGL

Original commit date: Wed May 6 14:09:57 2020 +0800
Change-Id: Id29c9cf1649350c4c4fc8a865579d1a317bea94b
Original commit hash: 232c6ccafb4a5917a3e8709deaf48ad1aaf44de4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/CpuInfoFruLib.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/PeiCpuInitFruLib.h
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/IncludePrivate/Library/PeiOcLib.h
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/OverClockSetup.hfr
TigerLakePlatSamplePkg/Setup/OverClockSetup.uni
TigerLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 7a868117ac590419ad10442b5fe8017b4469fa5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:24 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3233.01

Hsd-es-id: N/A
Original commit date: Wed Jun 3 12:23:12 2020 -0700
Change-Id: Ibe37d263bd2aa1ce481650d5bfaf9382b13e5c16
Original commit hash: 82836570f6c3e362fd2cf37b9b4f95b325dac32c

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 1f0d313c1f0ba86772e13eef09bc841739704f40 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:21 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake Bx Unified (uCode+Punit) Production Patch 0x36.


Original commit date: Tue Jun 2 20:42:27 2020 -0700
Change-Id: I6aa426077361719cf1be31f8035aef980930b05a
Original commit hash: 8a6f19b64d84ed33c34a373e263e17b600696c0a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 3a5925766084a8ac8dcdcd5e53511d12e19b1a99 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:17 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL ][Bx]: L1SCAP not set for HotPlug enabled port, and SMI handler not setting TLS = max supported speed

Original commit date: Sat May 30 14:42:49 2020 +0530
Change-Id: I2a3c0e5e50095daeec20c22d7396613d8359f86f
Original commit hash: f8a1f5ff870b300a3313d41c7050abb389746af3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c
ClientOneSiliconPkg/IpBlock/PcieRp/LibraryPrivate/PciExpressHelpersLibrary/PciExpressHelpersLibrary.c
ClientOneSiliconPkg/SystemAgent/SaInit/Smm/CpuPcieSmm.c

================================================================================ 
Commit: a8e387795daa5c129c3aa200814d9041058d316c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:12 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 10:05:07 2020 -0700
Change-Id: I82d1fcf38bd6236939fe19b611e42a6e0228c033
Original commit hash: 9a8b3f90b5fb738f142dcccf7d5af419cc336784

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f2e579269f83cd09cd3df734bc903b78e1d06190 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:08 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3233_00

Hsd-es-id: no sighting
Original commit date: Wed Jun 3 09:16:44 2020 -0700
Change-Id: I11190d48530da9a2b947262ee4f54a7dedfd72b3
Original commit hash: bed6198be24bf404dda46e5854265bec32f1d8bc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 89e76fb738d347758f92d28accb64e3ebb1f877a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:19:01 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]BIOS Shall provide the platform MAC address to the CSME on every boot - take #2

Issue: After sending MAC pass through command, system restarts continuously.
       If NCSI is not enabled and the command is sent, there is a FW reset.
Resolution: Temporary w/a is to return unsupported. Will need to verify it again with new CSME FW release.
Impacted: All TGL projects.

Hsd-es-id: 1507948266
Original commit date: Wed May 27 19:31:42 2020 +0800
Change-Id: Idaf28913de3e305f58e212f96b057444d2366304
Original commit hash: 5ce6cf4b0b0e3f14c4750c5c2ef7d12e6bb292d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Amt/AmtMacPassThrough/AmtMacPassThrough.c

================================================================================ 
Commit: a6800713f98fe6c1e057f1d2db3cdd047d2d2afa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:57 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake Bx Unified (uCode+Punit) Production Patch 0x34.

Original commit date: Mon Jun 1 11:11:47 2020 -0700
Change-Id: I19ae42ab90397e6a24245ab5e41fc55365eec9d1
Original commit hash: 333291c5597e6b4c848186b460385ed6f90a536f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: b203d73b4126e2505255ccb8034a3eadb7eaf9c4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:45 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Discrete GPU control for PEG port

Impacted platforms: TGL

Original commit date: Sat May 23 13:38:25 2020 +0530
Change-Id: Ie816a15cc273442d9fd48b2c71ea99a40f5afd38
Original commit hash: f175a65ecd2b75b8fd589a4be98909e163327a87

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/HybridGraphics/AcpiTables/Pch/HgDgpuPch.asl
ClientOneSiliconPkg/IpBlock/HybridGraphics/LibraryPrivate/DxeHybridGraphicsInitLib/DxeHybridGraphicsInitLib.c
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegCommon.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/PegRtd3.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/Sa.asl
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
ClientOneSiliconPkg/SystemAgent/IncludePrivate/SaNvsAreaDef.h

================================================================================ 
Commit: b7cf7252b3554bdbeb2003e90cca704db15f2bbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:40 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake Bx Unified (uCode+Punit) Production Patch 0x32.

Original commit date: Tue Jun 2 12:19:30 2020 -0700
Change-Id: Ifc2deb2e25bc214dde92f2118edb1f5942d7b34b
Original commit hash: 9011830897331ea396962598c35e60206d388697

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 7b41f96cbaa954387734b7043d7357434d9f6f58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:36 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jun 2 09:57:19 2020 -0700
Change-Id: Icccfb8b27ab8b464c8d2b9923efaf4c72bc9d08f
Original commit hash: af6970d96b6d254bcefc19a30a76cf0044a253f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 6d1c9f08140ecca6641636a1917810f5b5ca7386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H][Master]- Ext FSP Wrapper Build is not booting, Hangs at PC "0A40"

Hsd-es-id: 22010772826
Original commit date: Tue Jun 2 01:01:29 2020 +0530
Change-Id: Idcb648e4c1e0f2cff1de38c6b6561cdffa73501e
Original commit hash: cafbd67ed958d0f913d10d6728729b41f7e6e4e2

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c

================================================================================ 
Commit: 3ab64d7b24d2708b65d5f8e62429b494242fd5a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3232_00

Hsd-es-id: no sighting
Original commit date: Tue Jun 2 09:13:46 2020 -0700
Change-Id: I3659b50ddd8f0c3b5321738ad8d084f466ac6e58
Original commit hash: e3a038bdad6d711dfabe5bbec5e38982524fba7d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c461dc173ca338e8dcf4989d3296e7b9c2f5c8fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:24 2020 -0700 
-------------------------------------------------------------------------------- 
TGL[TGP] - Remove the option to enable of  PPIN feature 


Original commit date: Tue May 26 16:20:09 2020 +0530
Change-Id: Ia40478083baff46a80180760de2576c04e5e1608
Original commit hash: 767c88632cdcf7241612d80e691d05fb74b92549

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: b1d9505b00e9c294d04bc898672513b7e1104390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:19 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: [Build Fix]Update PartialHeader script

Build error fix for PartialHeader script

Hsd-es-id: 16011207182

Original commit date: Tue Jun 2 10:41:04 2020 +0530
Change-Id: I3fe95d9bda0bef185ead2ba267f94eefde7949ae
Original commit hash: 64e1cfd220e3c1da1c90330124efd6a93b331b98

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py

================================================================================ 
Commit: 70395e507c4adf8324ac151be15fae35b795d9aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:15 2020 -0700 
-------------------------------------------------------------------------------- 
New TGL Platform VR 
 - Update for TGL H 45W 4+1, 6+1 SKU.

Original commit date: Tue May 26 16:48:08 2020 +0530
Change-Id: I11a233d475f4f3a8ef5a7a1f19b944b382640da9
Original commit hash: 62e5d38ae80a6ae4ed960766dee2ac30cc7b14f5

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 56d89398e9f70147cbcf37e4207b73547906d364 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] VID read should be 16 bit in order to compare it to 0xFFFF


Original commit date: Wed May 13 14:58:35 2020 +0530
Change-Id: I42da92c15f90fdd6992e12c65aa2bcbebe3286e9
Original commit hash: f364e94a1f0999d58ceca51c8692f78b99d7a3dc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Pch/PchInit/Dxe/PchInit.c

================================================================================ 
Commit: 0ebfc6375e1f56e7ca6d07ed656bb45596b5c7e6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:07 2020 -0700 
-------------------------------------------------------------------------------- 
Fix that sometimes SCI event keep trigger while SSD drive hot plug in/out PEG port.
  Add checking if PEG port enable before handling hot plug event of each PEG port.

Hsd-es-id: 14011578422
Impact Platforms: TGL

Original commit date: Mon Jun 1 10:53:44 2020 +0800
Change-Id: Id1256d6f9bf27f8296af40a9278080d488d9666b
Original commit hash: f4d110e9c0e1e6a10c682b4f62499428b6683795

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: df866a1213f254914a10fbb78243e35e211a7ff6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:18:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3231.01

Hsd-es-id: N/A
Original commit date: Mon Jun 1 16:52:19 2020 -0700
Change-Id: Ib979b0d5a687f33225b7f6a865b3162124714907
Original commit hash: fb2eb85f3327272dfbec847acd730f0d011d1ea8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4f977a7a38540e86b3790878ee13bd3bdd401e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:59 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Solve build error in PartialHeader

Remove "SiPostMemRsvd" UPD from Partial Header List.

Hsd-es-id: 16011166948
Original commit date: Mon Jun 1 11:02:33 2020 +0530
Change-Id: I71b68e601e7c12ff7ddc83d2272eefe9e2b993d9
Original commit hash: a70f2b1e13c773d7391bbe8a4489a43dfb9069a3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: b193fd4a5cd191f0316e1ae4c196413b31a8559e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:55 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: [Build Fix]Update PartialHeader script

Add some checks to avoid some corner case situation

Hsd-es-id: 16011166948
Original commit date: Mon Jun 1 14:40:29 2020 +0530
Change-Id: Ia2781bd56439b51bc921f2eef0c5b963c000c4cb
Original commit hash: 418df21ef75582e8357cae257b0a50fa5d5439d8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/Final.py

================================================================================ 
Commit: fe77b21f7c988d55cf17af53039f59b282cf7b44 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:51 2020 -0700 
-------------------------------------------------------------------------------- 
TGL - Setup default patchtable update for multiple SKU

Improve UpdatePatchTable() to fix duplicated AltCfgString and fix non expected setup value after load default.

Hsd-es-id: 1508031168
Original commit date: Wed May 27 16:54:58 2020 +0800
Change-Id: Ie7fc79eafd3ca5ec865a4560eef491ee01e34d3a
Original commit hash: 8444ab994195007489619ba5529a82a29fa14233

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Library/DxeBoardConfigLib/DxeBoardConfigLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Include/TigerLakeUBoardConfigPatchTable.h
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Dxe/DxeInitLib.c

================================================================================ 
Commit: b56009582dd8da15c285f382918707b9c49fc56c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:47 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate: Fix FMP failure handle issue

When updating IBB fails, the TopSwap is enabled, this error can be detected.
But when updating IBBR or OBB fails, seems no recovery will be triggered,
So the code logic needs to be refined to handle error status in a safe way.

Hsd-es-id: 1507941975
Original commit date: Mon May 25 13:15:07 2020 +0800
Change-Id: I4f04507f91f30ee80a43572b4fe33ba8a7bd3791
Original commit hash: 2dc19bf653dd09e58b62b681c94f2ec6ff19cd1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBios/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibBtGAcm/FmpDeviceLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/FmpDeviceLibuCode.c

================================================================================ 
Commit: 0900b91120a81b831db83eccbd904690d2a0d216 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:43 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jun 1 10:07:37 2020 -0700
Change-Id: I36ad96269f6689d58ca77d102643654d5ac28254
Original commit hash: 3edebb12b203b9960006b22178b2d7657bd4f81d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 7b9494fc641c2762455a79af3bd111a0c7cf8a9b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:39 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3231_00

Hsd-es-id: no sighting
Original commit date: Mon Jun 1 09:06:50 2020 -0700
Change-Id: I9b288a2313cb43a66bff48bc8c2c91d065fe8010
Original commit hash: da055235a91273e8840b1aafcf5b77fdb03bebf5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4f5e9d248c1cb5de48a5b52ba1f9e0122e6d5262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.8.4.0

Fri May 29 15:36:18 2020 -0700
Original commit date: Fri May 29 15:36:18 2020 -0700
Change-Id: I3b804e4602ddadfe080d14f4326e830d7adf68d4
Original commit hash: a25082c0cc06aeb2e66b9415d85cce3966f3c48a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 4f7870acc992be89717cb7f51519d4314cffaca2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:31 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat May 30 01:29:27 2020 +0000
Original commit date: Sat May 30 01:29:27 2020 +0000
Original commit hash: afb2b4f6404e2610b8ff917c29b12eeee659ef1f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5753beba942a6c96e8121e6ecea11daf251c568e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-H] Need BIOS / MRC defaults changed to POR for SAGV and MAX FREQUENCY

Change: By default, enable SAGV and set FreqMax to AUTO. Remove the FreqMax 2666 limitation.

Original commit date: Fri May 29 15:27:03 2020 -0700
Change-Id: Ia40164f27f6721520084bd8d78d054e19dc35f31
Original commit hash: 63e7c20b16cbc872ecdc10a1c0addf43aa1e35b6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: bca3512f3ec802602a287effc902188a21695c86 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:22 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 22:21:55 2020 +0000
Original commit date: Fri May 29 22:21:55 2020 +0000
Original commit hash: 2e7c816972ef41cc1d1338876b485f93456f5fd3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 21ac576485ec92636317271775f92a75f75c805b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC]BIOS is not programming ddr_voltage_0_0_0_mchbar_pcu to indicate the memory technology impacts VDD2 power reporting

Issue:
    MRC is not setting correct value,
    Pcode loads wrong weights for VDD2 algorithm because the value is set to 0

Root cause:
    MRC writes correct value in Cold Boot, if Fast boot or Warm reset this register goes back to zero
    MRC is not saving/restoring DDR_VOLTAGE_PCU register

Change:
    Adding DDR_VOLTAGE_PCU register to SaveDataCommon array

Original commit date: Wed May 27 13:03:03 2020 -0700
Change-Id: I589cd85fb4e769c062372bdc75ee5c81ca8354db
Original commit hash: 9acd99dacf5109a871c6ffd00b4f31d8650245c9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: d127c38c90ddd8d6594985e82f5777f357c019c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:13 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 20:06:02 2020 +0000
Original commit date: Fri May 29 20:06:02 2020 +0000
Original commit hash: 61e526f9153a964412f953639287503d004e69d9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d45a54e6b6fbec02dc37de3952ccf91cf956a865 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] CA Mirror support is not programming properly

Issue: Enabling CmdMirror did not affect register

Fix: Make the if statement be "&&" instead of "&"

Original commit date: Fri May 22 11:06:37 2020 -0700
Change-Id: I1f69aed1fb09693030900f8e5fe57283bec9c310
Original commit hash: ddddee5789e5f5709c4a25618ab5b4f77dce1e7d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 867e168023967318d50f364c5d094f2284f47fb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri May 29 00:37:14 2020 +0000
Original commit date: Fri May 29 00:37:14 2020 +0000
Original commit hash: 4ee1306c5de114fa2ce10c105df67c60cc369c11

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3bf2d8a9a14248577f67de7e63ad9733a13eef57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:17:01 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed May 27 01:21:21 2020 +0000
Original commit date: Wed May 27 01:21:21 2020 +0000
Change-Id: I75a1050c52b184492b7db87424dc760ea95ce6d4
Original commit hash: a650ea714d8062bfd22541ff446d6ca70a92270b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3deea271121331ff6912b182232da31c129215ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:57 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] DDR4 Refresh rate 1x is programmed to 3.5us instead of 7.9 us

Issue:
    DDR4 Refresh rate 1x is programmed to 3.5us instead of 7.9 us

Root cause:
    Overflowing the UINT32 Calculated variable for tREFI in Default Profile in mrcspdprocessing.c

Change:
    Changing tREFI formula in default profile from 1000 to 100 scale due to UINT32 Calculated variable overflow when using 7.8 us for DDR4 factor

Original commit date: Thu May 21 23:34:51 2020 -0700
Change-Id: I4a0f4e853904a9170ac779db7ab9283b45c9d014
Original commit hash: 1a8e83262a896d1686398c02266d58f129cb79f0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: 299ef7054d0534511bfb7d2de908855cff0cea62 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:53 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue May 26 23:17:08 2020 +0000
Original commit date: Tue May 26 23:17:08 2020 +0000
Change-Id: I0b34d4d57fd878c22cba4d88c74bcf7a13ada244
Original commit hash: d1c1affe7d498fc143016c5a7e8bea35ca0f1a2d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d05536ee986046b5ddfd2c347e35c06ffc370072 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:49 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] TXT: Once Secrets bit is asserted system hangs @PC DD5C after Cold/Warm resets

Issue:
    Memory Scrubbing hangs during TXT flow enabled

Root cause:
    In cold boot flow the CPGC Mode configuration in MRC Pre-Training task sets cpgc_in_order = 1,
    next MRC task switches to Normal Mode clearing and next MRC Saves MC values (ending up with cpgc_in_order = 0 saved)

    Once Fast/Warm flow MRC Pre-Training task sets cpgc_in_order = 1 again,
    but since MRC Restore Training values overrides cpgc_in_order = 0 (as it was saved in cold boot)
    and it happens before running TXT-Memory Scrub then CPGC test hangs

Change:
    Adding code in MrcEccClean() to set cpgc_in_order = 1
    so that CPGC setup runs correctly during Memory Scrubbing and TXT-CPGC reads test when TXT flow is enabled

Original commit date: Mon May 18 22:40:50 2020 -0700
Change-Id: I2a6fccc3275f24409a3d7948f95cac276ee6a4ae
Original commit hash: b3ee9387d4792912c2d73931c3fc88f6af5279a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcMemoryScrub.c

================================================================================ 
Commit: 2ddf6702326d28dda5fd5c2d0a10a9d5425aac69 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:45 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue May 26 22:50:21 2020 +0000
Original commit date: Tue May 26 22:50:21 2020 +0000
Change-Id: Ib4687ec40909580cf85c8ce5fa82d689301c026b
Original commit hash: 9bcbf2eb3c4cab7b29448136876936a0308fd4d8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6a9078826feb8675a62e9f37744394c8bbf91d9a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][LP4x]Seeing Training Failures (~1 in 30 boots) with Samsung 8DP Memory at Low Temp/Voltage Corner

Problem:
  Incorrect ECT detections on some corner cases caused either failure in ECT or skewed ECT results that results in later training failure

Culprit:
  1. Some speckling of ECT result was not fully covered
  2. Failure in last PI of sweep range caused false failure

Fix:
  1. Add code to do largest passing range thus any amount of speckling should be accounted for
  2. Add code to keep track of last pass instead only updating when current PI is passing

Original commit date: Wed May 20 19:35:21 2020 -0700
Change-Id: Ib29c67bbf694e12c4e2962ed939acfc127d235ec
Original commit hash: 935d1b59697c241e2a83c4f1a7897221f8025760

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c

================================================================================ 
Commit: b9f79362a396f333bfe31daef36500ce166898c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][MRC] Update MrcVersion.h and ReleaseNots to master 0.8.3.0

Thu May 28 11:20:17 2020 +0800
Original commit date: Thu May 28 11:20:17 2020 +0800
Change-Id: I53a6856a7c64c4704071ee95eea79811a10b54bd
Original commit hash: aa8022f02781bc778487c18640308076ef425c67

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 393c5a041602c3bac7428e3c89abd6229917c71c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:33 2020 -0700 
-------------------------------------------------------------------------------- 
Tigerlake H Microcode Update 0x28 (Production Patch)

Original commit date: Fri May 29 16:49:53 2020 -0700
Change-Id: I8675b5eacac2a768362026f14e3fa8dc3a2ec3a5
Original commit hash: 84aecfa7e4e6b1dfa49e6178b5fb081e6cab0008

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: eda7b862ab22ccf8b6ff7df2d5ac49d48d9d98a2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:28 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun May 31 10:02:42 2020 -0700
Change-Id: Id4df4b11b749414d42a95651de3bf2ba556758f7
Original commit hash: 377aebf0fb576f1e125018f6e03f042f4cf16516

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: de2ff9c482076f7295d3c27743a50696e9a7fe6b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:24 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit WeeklyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun May 31 09:52:31 2020 -0700
Change-Id: Ib0cc5e48b1f7b77fb3fb23a0be11a98fdeb555d4
Original commit hash: 2a09c8109b34e1061b232b662093dba2c2577531

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 288a0da496a4eee38cf44ac1b0d84d4bb20e7178 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3227_00

Hsd-es-id: no sighting
Original commit date: Sun May 31 09:07:03 2020 -0700
Change-Id: If99254b686c67a4e84fa9e884684c779d3a21130
Original commit hash: dccda46e94a650e15230e3274427141471ba7a39

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d955ed3d998ae0d58d1ad41ad9c515cc6bf6c910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:16 2020 -0700 
-------------------------------------------------------------------------------- 
Fixed S4 failure when RTD3 SATA Port is enabled.

1) Correct SATA power reset pin from B16 to B4.
2) Skip SATA RTD3 function if SATA device is not present when RTD3 SATA port is enabled.

Hsd-es-id: 18011471689
Original commit date: Mon May 25 10:39:53 2020 +0800
Change-Id: I335d9009a59fbdedec4a5ce60e549d596196c903
Original commit hash: 2492ebd4bf1ebf9b2edbb2484364eccdd3a8b6e9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3SataPort.asl
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c

================================================================================ 
Commit: a05b2c0ffdbacdc6c1c697ac333775d4c14df7b2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:12 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Update partial header file

Add Upds that are already in upstream
This list is created from below Platforms:
AmberLakeFspBinPkg, ApolloLakeFspBinPkg,
CoffeeLakeFspBinPkg, CometLakeFspBinPkg,
DenvertonNSFspBinPkg, IceLakeFspBinPkg,
KabylakeFspBinPkg

Hsd-es-id: 16011166948

Original commit date: Wed Apr 29 19:38:22 2020 +0530
Change-Id: Id9db3af5ef82a0621bacb37759d980caea105a8b
Original commit hash: 06aa83b46b02268d5f1c2fcb23d4f04b226fcd79

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPM.txt
TigerLakeFspPkg/Tools/GenPartialHeader/UpdList/FSPS.txt

================================================================================ 
Commit: ce49ab6159f3f33438bbfc66d306ca10407dee76 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:08 2020 -0700 
-------------------------------------------------------------------------------- 
VR Current Limit changes is not saving in BIOS due to always override by VR override setting.
Impacted Platform: TGL

Original commit date: Tue May 26 21:30:52 2020 +0800
Change-Id: I057bba38dbeeb421859bf914577aaeaa81c0f29a
Original commit hash: 78d96e377240d0cc21604c94e654879183a9661c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/IpBlock/VoltageRegulator/LibraryPrivate/PeiVrLib/PeiVrLib.c
TigerLakePlatSamplePkg/Setup/CpuSetup.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: ff625edf15159cff078116e8ae8826789fff729a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:16:03 2020 -0700 
-------------------------------------------------------------------------------- 
Correct Shell name string.

1.Remove INTERNAL_EDK_SHELL_NAME usage
2.Correct Shell name string to "Internal UEFI Shell"
3.Remove duplicated "gUefiShellFileGuid" define in PlatformPkg.dec

Hsd-es-id: 22010699191
Original commit date: Mon May 18 12:12:58 2020 +0800
Change-Id: Ic8a19a31f6600edb3b7ff5b8f228e3daa31851e8
Original commit hash: 8af861b2619e01706b24a7aec5856a9181044bde

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf
TigerLakePlatSamplePkg/Features/FastBoot/FastBootHandlerDxe/FastBootHandlerDxe.c
TigerLakePlatSamplePkg/Features/UiApp/BootMaint/FileExplorer.c
TigerLakePlatSamplePkg/Features/UiApp/UiApp.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/DxePlatformBootManagerLib.inf
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/PlatformBootOption.c
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: f6129de1a551cc31633fb7ee9bd8ccb64f67f9dc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:59 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: USB programming updates

Updated SSCTGE due to FIA staggering of RxStandby when PMC_PC2 asserted

Hsd-es-id: 18011709550

Original commit date: Thu May 28 12:40:13 2020 +0200
Change-Id: I38aabdb3d2291146a5026f408f83712d66607482
Original commit hash: a90689b413e9293ab53b746fc4a011226c7b5859

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: bb09540cb3459bb68e86154032ba735d3bc00b91 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat May 30 09:58:03 2020 -0700
Change-Id: I7068f3bf68cb69f999ab46ad15cc79ea8a5d3b05
Original commit hash: 6558682912b29d366aa10736e45c37867caaa996

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 41599a0394f297496fb2a8cae75a59846ec59d51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3226_00

Hsd-es-id: no sighting
Original commit date: Sat May 30 09:14:32 2020 -0700
Change-Id: I165029f0de8ba06de497b7aafe1235aebbf7acf8
Original commit hash: b84e15f9937ec3fd8fdffef448c68f11a7444f5b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 8a0808870a0ea92fecd05114f6a804087c6ca274 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:47 2020 -0700 
-------------------------------------------------------------------------------- 
Fix that SSD drive does not appear in device manager.
  Add method to handle Hot plug event of CPU PCIE.

Impact Platforms: TGL

Original commit date: Wed May 27 15:36:06 2020 +0800
Change-Id: I9aebcb20b134d60401cad8cf430f40be6c53aaf5
Original commit hash: 0ce5d2d8c8537c4ec5c4a3522184772c84906a41

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/SystemAgent/AcpiTables/SaSsdt/CpuPcieRpCommon.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Gpe.asl

================================================================================ 
Commit: c3586b319f4cbc2887c060af6f967726c16ce5d0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Bx]  CPU is stuck in SA_IS_DOWN without any wake from PCH on PMSYNC with WIFI connected to AP during s0ix

Original commit date: Thu May 28 17:18:36 2020 -0700
Change-Id: I49c5bd2520df41959763cd249267737db519a5ce
Original commit hash: 279cccade2485cd6e78f6ea60e44f77ce73d8be8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLibVer2.c
TigerLakeBoardPkg/Include/Fdf/FlashMapIncludeRes.fdf
TigerLakeFspPkg/TigerLakeFspPkg.fdf

================================================================================ 
Commit: 2646f4c53554f307dc17814fe810b4be617b30c7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri May 29 10:09:29 2020 -0700
Change-Id: I76f8a6a7e439e0c0cd8a54c06ec8f1183419c724
Original commit hash: 9831a2d93470c8448b8f3b127f4ccaaac941a9b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 8500f97c20050479889fb5a5c95e85f0f6362957 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:34 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3225_00

Hsd-es-id: no sighting
Original commit date: Fri May 29 09:23:58 2020 -0700
Change-Id: I1a342dcb0a995ca6450e1fa7e15bc67989845f4a
Original commit hash: 793ef47b786d6ef12f623137ef56809a7bc0171e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4be9b92bf516410c4ab880bc223249c34bfbc56f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:31 2020 -0700 
-------------------------------------------------------------------------------- 
Enable C6DRAM in BIOS by default

Original commit date: Thu May 28 16:34:22 2020 -0700
Change-Id: I942ac128fff33689ba950112b796ddb1cbc93714
Original commit hash: 6af13d1811bd70ef69d8250e3ba8f3599ebbfce2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 74e290f229c49ac890a64f23f930f3c4646e273a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][TCSS] TI 994 PD FW Update Capsule

Add TI PD capsule function to TGL-Y and TGL-H platforms.

Hsd-es-id: 22010302586
Original commit date: Fri Apr 17 17:47:52 2020 +0800
Change-Id: I28d95f8acc3922a5d1fba4d256b3dfc0f6bebeec
Original commit hash: d92a9346d9f7231ae379e150c7e5c506c17c10b5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.c
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/CapsuleUpdatePolicyLib/CapsuleUpdatePolicyLib.inf
TigerLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: 052a7a96c514b2e7832c23958440f7277adc897e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:22 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake/FitGen/postbuildFitGen.sh: Enhance script for FitGen

Add new option in script for pass SLOT_SIZE variable to FitGen

Hsd-es-id: 16010971930
Original commit date: Wed May 20 14:53:04 2020 +0800
Change-Id: Icb9a7e73255cc1a225d4e60c5eb0cc8fec0c333a
Original commit hash: 8ab069cdf2ec4ce1c038994bd8ba225466e60263

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Tools/ToolScripts/FitGen/postbuildFitGen.sh

================================================================================ 
Commit: 2eb97c42a942492a61ddbdc7af6be8e4c8a1a645 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:18 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/MicrocodeUpdate.c: Refine uCode FMP instance

1) SetUpdateProgress is used in an unwanted way in MicrocodeWrite().
   UpdatingProgress is used to keep to critical stage where an interrupted
   can resume from where it got stopped. So if it's not consumed at an
   resumed update, no need to record it frequently during the update.

2) SeamlessRecovery support with uCode modular update on non-Resiliency
   BIOS is not POR. The update flow can be simplified.

Hsd-es-id: 1507991019
Original commit date: Tue May 12 16:31:06 2020 +0800
Change-Id: I96226cf9f2a23964cf1f757d6198be260c3d075b
Original commit hash: 700a326b3b75f8693413a09b23843690d32c3c42

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Library/FmpDeviceLibuCode/MicrocodeUpdate.c

================================================================================ 
Commit: f4d6f2beeeee1522ba9bd3ee1baf436bfa287d56 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:13 2020 -0700 
-------------------------------------------------------------------------------- 
[VTD][IOMMU][TGL] The exception list should be dependency on SKU and BoardID

Hsd-es-id: 1507981780
Original commit date: Tue May 26 10:45:38 2020 -0700
Change-Id: I579ba4c9fc378a125a25ae4866f455a47c334f01
Original commit hash: 54ac988c226ca6334d6e08539dbc2039f69680b0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/VTd/PlatformVTdSampleDxe/PlatformVTdSampleDxe.c

================================================================================ 
Commit: ef4107814dc7da4b74cee627a8e0774a011188f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:09 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY B0 - Need update to Chipset Init to optimize Performance

Original commit date: Sun May 3 23:05:59 2020 +0530
Change-Id: Ie778e023d2ebf783e44f4767368f2ec73720bb99
Original commit hash: 0c383bbe6673fd2b1a888771e7aa012bc6cbcde0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/CpuPcieRegs.h

================================================================================ 
Commit: 51136f7c4f8e777c460df64c290d2f652e230fd9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] PCIe Coefficient settings update: PCET=8ms, HAPSCB=2, Gen3 + Gen4 coefficient list changes

Set PCET to 8ms
Set HAPSCB to 1 (length=2)
Set Gen4 list to [ (6,a), (6,a) ]
Set Gen3 list to [ (3,4), (3,4) ]

Impact Platforms: TGL

Original commit date: Thu May 21 22:09:27 2020 +0530
Change-Id: Icdec83fd498ee099d3dd54dc856832495cc671c1
Original commit hash: 9abf1d329ae91c2e0b2ab945c861cf91803e720e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: c9e8650a1b00c7ffc2ba5f8aeedddc5d4e169b37 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:15:00 2020 -0700 
-------------------------------------------------------------------------------- 
Clear CPU XHCI WDT during BIOS XHC Init

Hsd-es-id: 22010773121, 16011086354

Original commit date: Fri May 15 01:02:39 2020 +0800
Change-Id: Ie70b567a69bc19179c51a8780727cbfc147ded84
Original commit hash: fa6de2dbe3d5c8beeab2cc3198eaff2d4ad0234b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 035cc92166bfa353db6106bd669eb3e4e4f7c47d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Jun 24 20:14:55 2020 -0700 
-------------------------------------------------------------------------------- 
SAGV BIOS option enabled by default

Original commit date: Thu May 28 13:03:45 2020 -0700
Change-Id: Ibebf22c15cc393c4b032fc6f84a37bc99b4cda31
Original commit hash: 89ab13a645594f7c3fbfcc5c8d34bed71c85d62d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
