DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "work"
unitName "busdef"
itemName "ALL"
)
]
instances [
(Instance
name "U_9"
duLibraryName "axi_mst_sbus_bridge"
duName "s64bus_mux"
elements [
]
mwi 0
uid 3234,0
)
(Instance
name "U_10"
duLibraryName "axi_mst_sbus_bridge"
duName "register64_array"
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "64"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"00002000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"00000010\""
)
(GiElement
name "nregs_g"
type "integer"
value "16"
e "--number of registers"
)
]
mwi 0
uid 3273,0
)
(Instance
name "U_8"
duLibraryName "axi_mst_sbus_bridge"
duName "MS00_AXI64"
elements [
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
mwi 0
uid 3526,0
)
(Instance
name "U_1"
duLibraryName "axi_mst_sbus_bridge"
duName "dpram_64_fileio"
elements [
(GiElement
name "simulation_g"
type "boolean"
value "true"
)
(GiElement
name "hex_format_g"
type "boolean"
value "true"
)
(GiElement
name "save_filename_g"
type "string"
value "\"dpram64_dump.txt\""
)
(GiElement
name "load_filename_g"
type "string"
value "\"dpram64_dump.txt\""
)
(GiElement
name "addr_base_a_g"
type "std_logic_vector"
value "X\"00000000\""
)
(GiElement
name "addr_base_b_g"
type "std_logic_vector"
value "X\"00000000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"00000100\""
)
(GiElement
name "addr_width_g"
type "integer"
value "8"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "64"
e "--width of data"
)
]
mwi 0
uid 3793,0
)
]
embeddedInstances [
(EmbeddedInstance
name "eb7"
number "8"
)
]
libraryRefs [
"ieee"
"work"
]
)
version "31.1"
appVersion "2016.2 (Build 5)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hdl"
)
(vvPair
variable "HDSDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds"
)
(vvPair
variable "SideDataDesignDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64\\struct.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64\\struct.bd.user"
)
(vvPair
variable "SourceDir"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "struct"
)
(vvPair
variable "config"
value "%(unit)_%(view)_config"
)
(vvPair
variable "d"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64"
)
(vvPair
variable "d_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64"
)
(vvPair
variable "date"
value "17.04.2018"
)
(vvPair
variable "day"
value "Di."
)
(vvPair
variable "day_long"
value "Dienstag"
)
(vvPair
variable "dd"
value "17"
)
(vvPair
variable "entity_name"
value "axi_slave64"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "struct.bd"
)
(vvPair
variable "f_logical"
value "struct.bd"
)
(vvPair
variable "f_noext"
value "struct"
)
(vvPair
variable "graphical_source_author"
value "net"
)
(vvPair
variable "graphical_source_date"
value "17.04.2018"
)
(vvPair
variable "graphical_source_group"
value "UNKNOWN"
)
(vvPair
variable "graphical_source_host"
value "KPERSM7467"
)
(vvPair
variable "graphical_source_time"
value "18:20:43"
)
(vvPair
variable "group"
value "UNKNOWN"
)
(vvPair
variable "host"
value "KPERSM7467"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "axi_mst_sbus_bridge"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/axi_mst_sbus_bridge/work"
)
(vvPair
variable "library_downstream_ModelSimSimulator"
value "E:/vivado/ip_repo/jpec_an4_1.0/work"
)
(vvPair
variable "library_downstream_XilinxVivado"
value "$HDS_PROJECT_DIR/axi_mst_sbus_bridge/vivado"
)
(vvPair
variable "mm"
value "04"
)
(vvPair
variable "module_name"
value "axi_slave64"
)
(vvPair
variable "month"
value "Apr"
)
(vvPair
variable "month_long"
value "April"
)
(vvPair
variable "p"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64\\struct.bd"
)
(vvPair
variable "p_logical"
value "D:\\ECM_DCD\\username\\ip_repo\\axi_mst_sbus_bridge\\hds\\axi_slave64\\struct.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "ip_repo"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "C:\\MentorGraphics\\modeltech64_10.2c\\win64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "<TBD>"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "struct"
)
(vvPair
variable "this_file_logical"
value "struct"
)
(vvPair
variable "time"
value "18:20:43"
)
(vvPair
variable "unit"
value "axi_slave64"
)
(vvPair
variable "user"
value "net"
)
(vvPair
variable "version"
value "2016.2 (Build 5)"
)
(vvPair
variable "view"
value "struct"
)
(vvPair
variable "year"
value "2018"
)
(vvPair
variable "yy"
value "18"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 52,0
optionalChildren [
*1 (Grouping
uid 9,0
optionalChildren [
*2 (CommentText
uid 11,0
shape (Rectangle
uid 12,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,36000,45000,37000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 13,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,36000,36600,37000"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*3 (CommentText
uid 14,0
shape (Rectangle
uid 15,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,32000,49000,33000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 16,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,32000,48200,33000"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*4 (CommentText
uid 17,0
shape (Rectangle
uid 18,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,34000,45000,35000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 19,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,34000,38200,35000"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*5 (CommentText
uid 20,0
shape (Rectangle
uid 21,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,34000,28000,35000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 22,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,34000,26300,35000"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*6 (CommentText
uid 23,0
shape (Rectangle
uid 24,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "45000,33000,65000,37000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 25,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "45200,33200,54600,34200"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*7 (CommentText
uid 26,0
shape (Rectangle
uid 27,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "49000,32000,65000,33000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 28,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "49200,32000,52100,33000"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*8 (CommentText
uid 29,0
shape (Rectangle
uid 30,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,32000,45000,34000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 31,0
va (VaSet
fg "32768,0,0"
)
xt "31000,32500,38000,33500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*9 (CommentText
uid 32,0
shape (Rectangle
uid 33,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,35000,28000,36000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 34,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,35000,26300,36000"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*10 (CommentText
uid 35,0
shape (Rectangle
uid 36,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "24000,36000,28000,37000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 37,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "24200,36000,26900,37000"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*11 (CommentText
uid 38,0
shape (Rectangle
uid 39,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "28000,35000,45000,36000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 40,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
)
xt "28200,35000,42900,36000"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 10,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "24000,32000,65000,37000"
)
oxt "14000,66000,55000,71000"
)
*12 (HdlText
uid 443,0
optionalChildren [
*13 (EmbeddedText
uid 449,0
commentText (CommentText
uid 450,0
ps "CenterOffsetStrategy"
shape (Rectangle
uid 451,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "87000,31000,108000,46000"
)
oxt "0,0,18000,5000"
text (MLText
uid 452,0
va (VaSet
)
xt "87200,31200,103500,45200"
st "
reg00 <= reg_dout(0*64+63 downto 0*64);
reg01 <= reg_dout(1*64+63 downto 1*64);
reg02 <= reg_dout(2*64+63 downto 2*64);   
reg03 <= reg_dout(3*64+63 downto 3*64);   
reg04 <= reg_dout(4*64+63 downto 4*64);  
reg08 <= reg_dout(8*64+63 downto 8*64);   
 

process(clk)
begin
   if clk='1' and clk'event then
      reg_din <= reg_dout;
   end if;
end process;                              
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 15000
visibleWidth 21000
)
)
)
]
shape (Rectangle
uid 444,0
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "87000,45000,95000,55000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 445,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*14 (Text
uid 446,0
va (VaSet
font "Arial,8,1"
)
xt "90150,47000,91850,48000"
st "eb7"
blo "90150,47800"
tm "HdlTextNameMgr"
)
*15 (Text
uid 447,0
va (VaSet
font "Arial,8,1"
)
xt "90150,48000,90950,49000"
st "8"
blo "90150,48800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
uid 448,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "87250,53250,88750,54750"
iconName "TextFile.png"
iconMaskName "TextFile.msk"
ftype 21
)
viewiconposition 0
)
*16 (Net
uid 881,0
lang 2
decl (Decl
n "sbus_i"
t "s64bus_i_t"
o 61
suid 1,0
)
declText (MLText
uid 882,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,101800,174000,102600"
st "signal sbus_i          : s64bus_i_t"
)
)
*17 (Net
uid 883,0
lang 11
decl (Decl
n "sbus_o_null"
t "s64bus_o_t"
o 66
suid 2,0
)
declText (MLText
uid 884,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,105800,174000,106600"
st "signal sbus_o_null     : s64bus_o_t"
)
)
*18 (Net
uid 885,0
lang 2
decl (Decl
n "M_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 41
suid 3,0
)
declText (MLText
uid 886,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,75200,184500,77600"
st "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response.
M_AXI_BVALID    : std_logic"
)
)
*19 (Net
uid 887,0
lang 2
decl (Decl
n "M_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 27
suid 4,0
)
declText (MLText
uid 888,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,49600,191500,52800"
st "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus.
M_AXI_WSTRB     : std_logic_vector(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
)
)
*20 (Net
uid 889,0
lang 2
decl (Decl
n "M_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 25
suid 5,0
)
declText (MLText
uid 890,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,46400,190500,48000"
st "-- Master Interface Write Data.
M_AXI_WDATA     : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*21 (Net
uid 891,0
lang 2
decl (Decl
n "M_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 4
suid 6,0
)
declText (MLText
uid 892,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,3200,189500,4800"
st "-- Master Interface Read Address.
M_AXI_ARID      : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*22 (Net
uid 893,0
lang 2
decl (Decl
n "M_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 18
suid 7,0
)
declText (MLText
uid 894,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,31200,188500,34400"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M_AXI_AWPROT    : std_logic_vector(2 downto 0)"
)
)
*23 (Net
uid 895,0
lang 2
decl (Decl
n "M_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 36
suid 8,0
)
declText (MLText
uid 896,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,65600,194500,68000"
st "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M_AXI_ARREADY   : std_logic"
)
)
*24 (Net
uid 897,0
lang 2
decl (Decl
n "M_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 19
suid 9,0
)
declText (MLText
uid 898,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,34400,192000,36000"
st "-- Quality of Service, QoS identifier sent for each write transaction.
M_AXI_AWQOS     : std_logic_vector(3 downto 0)"
)
)
*25 (Net
uid 899,0
lang 2
decl (Decl
n "M_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 21
suid 10,0
)
declText (MLText
uid 900,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,37600,191500,39200"
st "-- Optional User-defined signal in the write address channel.
M_AXI_AWUSER    : std_logic_vector(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
)
)
*26 (Net
uid 901,0
lang 2
decl (Decl
n "M_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 15
suid 11,0
)
declText (MLText
uid 902,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,25600,189500,27200"
st "-- Master Interface Write Address ID
M_AXI_AWID      : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*27 (Net
uid 903,0
lang 2
decl (Decl
n "M_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 45
suid 12,0
)
declText (MLText
uid 904,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,83200,192500,84800"
st "-- Read response. This signal indicates the status of the read transfer
M_AXI_RRESP     : std_logic_vector(1 downto 0)"
)
)
*28 (Net
uid 905,0
lang 2
decl (Decl
n "M_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 20
suid 13,0
)
declText (MLText
uid 906,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,36000,194500,37600"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M_AXI_AWSIZE    : std_logic_vector(2 downto 0)"
)
)
*29 (Net
uid 907,0
lang 2
decl (Decl
n "M_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 16
suid 14,0
)
declText (MLText
uid 908,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,27200,197000,28800"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M_AXI_AWLEN     : std_logic_vector(7 downto 0)"
)
)
*30 (Net
uid 909,0
lang 2
decl (Decl
n "M_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 13
suid 15,0
)
declText (MLText
uid 910,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,20800,197000,23200"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M_AXI_AWBURST   : std_logic_vector(1 downto 0)"
)
)
*31 (Net
uid 911,0
lang 2
decl (Decl
n "M_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 43
suid 16,0
)
declText (MLText
uid 912,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,79200,189500,81600"
st "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave.
M_AXI_RID       : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*32 (Net
uid 913,0
lang 2
decl (Decl
n "M_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 14
suid 17,0
)
declText (MLText
uid 914,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,23200,184000,25600"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M_AXI_AWCACHE   : std_logic_vector(3 downto 0)"
)
)
*33 (Net
uid 915,0
lang 2
decl (Decl
n "M_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 46
suid 18,0
)
declText (MLText
uid 916,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,84800,191000,86400"
st "-- Optional User-defined signal in the read address channel.
M_AXI_RUSER     : std_logic_vector(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
)
)
*34 (Net
uid 917,0
lang 2
decl (Decl
n "M_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 42
suid 19,0
)
declText (MLText
uid 918,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,77600,190500,79200"
st "-- Master Read Data
M_AXI_RDATA     : std_logic_vector(C_M00_AXI_DATA_WIDTH-1 downto 0)"
)
)
*35 (Net
uid 919,0
lang 2
decl (Decl
n "M_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 48
suid 20,0
)
declText (MLText
uid 920,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,88800,183000,91200"
st "-- Write ready. This signal indicates that the slave
  -- can accept the write data.
M_AXI_WREADY    : std_logic"
)
)
*36 (Net
uid 921,0
lang 2
decl (Decl
n "M_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 37
suid 21,0
)
declText (MLText
uid 922,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,68000,194500,70400"
st "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals
M_AXI_AWREADY   : std_logic"
)
)
*37 (Net
uid 923,0
lang 2
decl (Decl
n "M_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 2
suid 22,0
)
declText (MLText
uid 924,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,-1600,197000,800"
st "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated.
M_AXI_ARBURST   : std_logic_vector(1 downto 0)"
)
)
*38 (Net
uid 925,0
lang 2
decl (Decl
n "M_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 9
suid 23,0
)
declText (MLText
uid 926,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,13600,194500,15200"
st "-- Burst size. This signal indicates the size of each transfer in the burst
M_AXI_ARSIZE    : std_logic_vector(2 downto 0)"
)
)
*39 (Net
uid 927,0
lang 2
decl (Decl
n "M_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 29
suid 24,0
)
declText (MLText
uid 928,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,54400,184000,56800"
st "-- Write valid. This signal indicates that valid write
  -- data and strobes are available
M_AXI_WVALID    : std_logic"
)
)
*40 (Net
uid 929,0
lang 2
decl (Decl
n "M_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 39
suid 25,0
)
declText (MLText
uid 930,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,72000,195500,73600"
st "-- Write response. This signal indicates the status of the write transaction.
M_AXI_BRESP     : std_logic_vector(1 downto 0)"
)
)
*41 (Net
uid 931,0
lang 2
decl (Decl
n "M_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 3
suid 26,0
)
declText (MLText
uid 932,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,800,184000,3200"
st "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system.
M_AXI_ARCACHE   : std_logic_vector(3 downto 0)"
)
)
*42 (Net
uid 933,0
lang 2
decl (Decl
n "M_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 44
suid 27,0
)
declText (MLText
uid 934,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,81600,191500,83200"
st "-- Read last. This signal indicates the last transfer in a read burst
M_AXI_RLAST     : std_logic"
)
)
*43 (Net
uid 935,0
lang 2
decl (Decl
n "M_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 47
suid 28,0
)
declText (MLText
uid 936,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,86400,183500,88800"
st "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data.
M_AXI_RVALID    : std_logic"
)
)
*44 (Net
uid 937,0
lang 2
decl (Decl
n "M_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 10
suid 29,0
)
declText (MLText
uid 938,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,15200,191500,16800"
st "-- Optional User-defined signal in the read address channel.
M_AXI_ARUSER    : std_logic_vector(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
)
)
*45 (Net
uid 939,0
lang 2
decl (Decl
n "M_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 7
suid 30,0
)
declText (MLText
uid 940,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,8800,188500,12000"
st "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access.
M_AXI_ARPROT    : std_logic_vector(2 downto 0)"
)
)
*46 (Net
uid 941,0
lang 2
decl (Decl
n "M_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 8
suid 31,0
)
declText (MLText
uid 942,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,12000,191000,13600"
st "-- Quality of Service, QoS identifier sent for each read transaction
M_AXI_ARQOS     : std_logic_vector(3 downto 0)"
)
)
*47 (Net
uid 943,0
lang 2
decl (Decl
n "M_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 17
suid 32,0
)
declText (MLText
uid 944,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,28800,184500,31200"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M_AXI_AWLOCK    : std_logic"
)
)
*48 (Net
uid 945,0
lang 2
decl (Decl
n "M_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 40
suid 33,0
)
declText (MLText
uid 946,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,73600,191000,75200"
st "-- Optional User-defined signal in the write response channel
M_AXI_BUSER     : std_logic_vector(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
)
)
*49 (Net
uid 947,0
lang 2
decl (Decl
n "M_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 26
suid 34,0
)
declText (MLText
uid 948,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,48000,193000,49600"
st "-- Write last. This signal indicates the last transfer in a write burst.
M_AXI_WLAST     : std_logic"
)
)
*50 (Net
uid 949,0
lang 2
decl (Decl
n "M_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 6
suid 35,0
)
declText (MLText
uid 950,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,6400,184500,8800"
st "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer.
M_AXI_ARLOCK    : std_logic"
)
)
*51 (Net
uid 951,0
lang 2
decl (Decl
n "M_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 24
suid 36,0
)
declText (MLText
uid 952,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,44000,185000,46400"
st "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information.
M_AXI_RREADY    : std_logic"
)
)
*52 (Net
uid 953,0
lang 2
decl (Decl
n "M_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 38
suid 37,0
)
declText (MLText
uid 954,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,70400,189500,72000"
st "-- Master Interface Write Response.
M_AXI_BID       : std_logic_vector(C_M00_AXI_ID_WIDTH-1 downto 0)"
)
)
*53 (Net
uid 955,0
lang 2
decl (Decl
n "M_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 22
suid 38,0
)
declText (MLText
uid 956,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,39200,194000,41600"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information.
M_AXI_AWVALID   : std_logic"
)
)
*54 (Net
uid 957,0
lang 2
decl (Decl
n "M_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 11
suid 39,0
)
declText (MLText
uid 958,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,16800,193000,19200"
st "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information
M_AXI_ARVALID   : std_logic"
)
)
*55 (Net
uid 959,0
lang 2
decl (Decl
n "M_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 23
suid 40,0
)
declText (MLText
uid 960,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,41600,185000,44000"
st "-- Response ready. This signal indicates that the master
  -- can accept a write response.
M_AXI_BREADY    : std_logic"
)
)
*56 (Net
uid 961,0
lang 2
decl (Decl
n "M_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 5
suid 41,0
)
declText (MLText
uid 962,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,4800,197000,6400"
st "-- Burst length. The burst length gives the exact number of transfers in a burst
M_AXI_ARLEN     : std_logic_vector(7 downto 0)"
)
)
*57 (Net
uid 963,0
lang 2
decl (Decl
n "M_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 28
suid 42,0
)
declText (MLText
uid 964,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,52800,191000,54400"
st "-- Optional User-defined signal in the write data channel.
M_AXI_WUSER     : std_logic_vector(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
)
)
*58 (Net
uid 965,0
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 43,0
)
declText (MLText
uid 966,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,57600,180000,58400"
st "S_AXI_AWREGION  : std_logic_vector(3 downto 0)"
)
)
*59 (Net
uid 967,0
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 44,0
)
declText (MLText
uid 968,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,56800,180000,57600"
st "S_AXI_ARREGION  : std_logic_vector(3 downto 0)"
)
)
*60 (Net
uid 969,0
lang 2
decl (Decl
n "clk"
t "std_logic"
o 49
suid 45,0
)
declText (MLText
uid 970,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,92200,173500,93000"
st "signal clk             : std_logic"
)
)
*61 (Net
uid 971,0
lang 2
decl (Decl
n "reset"
t "std_logic"
o 59
suid 46,0
)
declText (MLText
uid 972,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,100200,173500,101000"
st "signal reset           : std_logic"
)
)
*62 (Net
uid 973,0
lang 2
decl (Decl
n "sbus_i_mux"
t "s64bus_i_t"
o 62
suid 47,0
)
declText (MLText
uid 974,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,102600,174000,103400"
st "signal sbus_i_mux      : s64bus_i_t"
)
)
*63 (Net
uid 975,0
decl (Decl
n "sbus_o_mux"
t "s64bus_o_t"
o 65
suid 48,0
)
declText (MLText
uid 976,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,105000,174000,105800"
st "signal sbus_o_mux      : s64bus_o_t"
)
)
*64 (Net
uid 977,0
lang 2
decl (Decl
n "M_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 12
suid 49,0
)
declText (MLText
uid 978,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,19200,190500,20800"
st "-- Master Interface Write Address
M_AXI_AWADDR    : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*65 (Net
uid 979,0
lang 2
decl (Decl
n "M_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 1
suid 50,0
)
declText (MLText
uid 980,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,-4000,190500,-1600"
st "-- Read address. This signal indicates the initial
  -- address of a read burst transaction.
M_AXI_ARADDR    : std_logic_vector(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
)
)
*66 (Net
uid 981,0
lang 2
decl (Decl
n "sbus_o_0"
t "s64bus_o_t"
o 63
suid 51,0
)
declText (MLText
uid 982,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,103400,174000,104200"
st "signal sbus_o_0        : s64bus_o_t"
)
)
*67 (Net
uid 983,0
lang 2
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 16*64-1 downto 0 )"
eolc "parallel output of all registers"
o 58
suid 52,0
)
declText (MLText
uid 984,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,99400,205500,100200"
st "signal reg_dout        : std_logic_vector( 16*64-1 downto 0 ) -- parallel output of all registers"
)
)
*68 (Net
uid 985,0
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 16*64-1 downto 0 )"
eolc "parallel input for readback"
o 57
suid 53,0
)
declText (MLText
uid 986,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,98600,203000,99400"
st "signal reg_din         : std_logic_vector( 16*64-1 downto 0 ) -- parallel input for readback"
)
)
*69 (Net
uid 987,0
decl (Decl
n "header"
t "std_logic_vector"
b "(2 downto 0)"
o 50
suid 54,0
)
declText (MLText
uid 988,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,93000,183500,93800"
st "signal header          : std_logic_vector(2 downto 0)"
)
)
*70 (Net
uid 989,0
decl (Decl
n "reg00"
t "std_logic_vector"
b "(63 downto 0)"
o 51
suid 55,0
)
declText (MLText
uid 990,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,93800,184000,94600"
st "signal reg00           : std_logic_vector(63 downto 0)"
)
)
*71 (Net
uid 991,0
decl (Decl
n "reg01"
t "std_logic_vector"
b "(63 downto 0)"
o 52
suid 56,0
)
declText (MLText
uid 992,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,94600,184000,95400"
st "signal reg01           : std_logic_vector(63 downto 0)"
)
)
*72 (Net
uid 993,0
decl (Decl
n "reg02"
t "std_logic_vector"
b "(63 downto 0)"
o 53
suid 57,0
)
declText (MLText
uid 994,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,95400,184000,96200"
st "signal reg02           : std_logic_vector(63 downto 0)"
)
)
*73 (Net
uid 995,0
decl (Decl
n "reg03"
t "std_logic_vector"
b "(63 downto 0)"
o 54
suid 58,0
)
declText (MLText
uid 996,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,96200,184000,97000"
st "signal reg03           : std_logic_vector(63 downto 0)"
)
)
*74 (Net
uid 997,0
decl (Decl
n "reg04"
t "std_logic_vector"
b "(63 downto 0)"
o 55
suid 59,0
)
declText (MLText
uid 998,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,97000,184000,97800"
st "signal reg04           : std_logic_vector(63 downto 0)"
)
)
*75 (Net
uid 999,0
decl (Decl
n "reg08"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 60,0
)
declText (MLText
uid 1000,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,97800,184000,98600"
st "signal reg08           : std_logic_vector(63 downto 0)"
)
)
*76 (Net
uid 1001,0
lang 11
decl (Decl
n "s64bus_i_b"
t "s64bus_i_t"
o 60
suid 61,0
)
declText (MLText
uid 1002,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,101000,174000,101800"
st "signal s64bus_i_b      : s64bus_i_t"
)
)
*77 (Net
uid 1003,0
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 34
suid 62,0
)
declText (MLText
uid 1004,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,64000,170000,64800"
st "s00_axi_aresetn : std_logic"
)
)
*78 (Net
uid 1005,0
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 33
suid 63,0
)
declText (MLText
uid 1006,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,59200,178500,64000"
st "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI
s00_axi_aclk    : std_logic"
)
)
*79 (Net
uid 1007,0
lang 11
decl (Decl
n "sbus_o_a"
t "s64bus_o_t"
o 64
suid 64,0
)
declText (MLText
uid 1008,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,104200,174000,105000"
st "signal sbus_o_a        : s64bus_o_t"
)
)
*80 (PortIoIn
uid 1009,0
shape (CompositeShape
uid 1010,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1011,0
sl 0
ro 270
xt "-89000,43625,-87500,44375"
)
(Line
uid 1012,0
sl 0
ro 270
xt "-87500,44000,-87000,44000"
pts [
"-87500,44000"
"-87000,44000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1013,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1014,0
va (VaSet
font "arial,8,0"
)
xt "-96300,43500,-90000,44500"
st "s00_axi_aresetn"
ju 2
blo "-90000,44300"
tm "WireNameMgr"
)
)
)
*81 (PortIoIn
uid 1015,0
shape (CompositeShape
uid 1016,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1017,0
sl 0
ro 270
xt "-89000,42625,-87500,43375"
)
(Line
uid 1018,0
sl 0
ro 270
xt "-87500,43000,-87000,43000"
pts [
"-87500,43000"
"-87000,43000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1019,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1020,0
va (VaSet
font "arial,8,0"
)
xt "-95200,42500,-90000,43500"
st "s00_axi_aclk"
ju 2
blo "-90000,43300"
tm "WireNameMgr"
)
)
)
*82 (PortIoIn
uid 1021,0
shape (CompositeShape
uid 1022,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1023,0
sl 0
ro 270
xt "-89250,45625,-87750,46375"
)
(Line
uid 1024,0
sl 0
ro 270
xt "-87750,46000,-87250,46000"
pts [
"-87750,46000"
"-87250,46000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1025,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1026,0
va (VaSet
font "arial,8,0"
)
xt "-95600,45500,-90000,46500"
st "M_AXI_AWID"
ju 2
blo "-90000,46300"
tm "WireNameMgr"
)
)
)
*83 (PortIoIn
uid 1027,0
shape (CompositeShape
uid 1028,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1029,0
sl 0
ro 270
xt "-89000,46625,-87500,47375"
)
(Line
uid 1030,0
sl 0
ro 270
xt "-87500,47000,-87000,47000"
pts [
"-87500,47000"
"-87000,47000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1031,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1032,0
va (VaSet
font "arial,8,0"
)
xt "-97100,46500,-90000,47500"
st "M_AXI_AWADDR"
ju 2
blo "-90000,47300"
tm "WireNameMgr"
)
)
)
*84 (PortIoIn
uid 1033,0
shape (CompositeShape
uid 1034,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1035,0
sl 0
ro 270
xt "-89250,52625,-87750,53375"
)
(Line
uid 1036,0
sl 0
ro 270
xt "-87750,53000,-87250,53000"
pts [
"-87750,53000"
"-87250,53000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1037,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1038,0
va (VaSet
font "arial,8,0"
)
xt "-97000,52500,-90000,53500"
st "M_AXI_AWPROT"
ju 2
blo "-90000,53300"
tm "WireNameMgr"
)
)
)
*85 (PortIoIn
uid 1039,0
shape (CompositeShape
uid 1040,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1041,0
sl 0
ro 270
xt "-89250,53625,-87750,54375"
)
(Line
uid 1042,0
sl 0
ro 270
xt "-87750,54000,-87250,54000"
pts [
"-87750,54000"
"-87250,54000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1043,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1044,0
va (VaSet
font "arial,8,0"
)
xt "-96500,53500,-90000,54500"
st "M_AXI_AWQOS"
ju 2
blo "-90000,54300"
tm "WireNameMgr"
)
)
)
*86 (PortIoIn
uid 1045,0
shape (CompositeShape
uid 1046,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1047,0
sl 0
ro 270
xt "-89250,51625,-87750,52375"
)
(Line
uid 1048,0
sl 0
ro 270
xt "-87750,52000,-87250,52000"
pts [
"-87750,52000"
"-87250,52000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1049,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1050,0
va (VaSet
font "arial,8,0"
)
xt "-97600,51500,-90000,52500"
st "M_AXI_AWCACHE"
ju 2
blo "-90000,52300"
tm "WireNameMgr"
)
)
)
*87 (PortIoIn
uid 1051,0
shape (CompositeShape
uid 1052,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1053,0
sl 0
ro 270
xt "-89250,49625,-87750,50375"
)
(Line
uid 1054,0
sl 0
ro 270
xt "-87750,50000,-87250,50000"
pts [
"-87750,50000"
"-87250,50000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1055,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1056,0
va (VaSet
font "arial,8,0"
)
xt "-97500,49500,-90000,50500"
st "M_AXI_AWBURST"
ju 2
blo "-90000,50300"
tm "WireNameMgr"
)
)
)
*88 (PortIoIn
uid 1057,0
shape (CompositeShape
uid 1058,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1059,0
sl 0
ro 270
xt "-89250,48625,-87750,49375"
)
(Line
uid 1060,0
sl 0
ro 270
xt "-87750,49000,-87250,49000"
pts [
"-87750,49000"
"-87250,49000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1061,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1062,0
va (VaSet
font "arial,8,0"
)
xt "-96500,48500,-90000,49500"
st "M_AXI_AWSIZE"
ju 2
blo "-90000,49300"
tm "WireNameMgr"
)
)
)
*89 (PortIoIn
uid 1063,0
shape (CompositeShape
uid 1064,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1065,0
sl 0
ro 270
xt "-89250,47625,-87750,48375"
)
(Line
uid 1066,0
sl 0
ro 270
xt "-87750,48000,-87250,48000"
pts [
"-87750,48000"
"-87250,48000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1067,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1068,0
va (VaSet
font "arial,8,0"
)
xt "-96300,47500,-90000,48500"
st "M_AXI_AWLEN"
ju 2
blo "-90000,48300"
tm "WireNameMgr"
)
)
)
*90 (PortIoIn
uid 1069,0
shape (CompositeShape
uid 1070,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1071,0
sl 0
ro 270
xt "-89250,50625,-87750,51375"
)
(Line
uid 1072,0
sl 0
ro 270
xt "-87750,51000,-87250,51000"
pts [
"-87750,51000"
"-87250,51000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1073,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1074,0
va (VaSet
font "arial,8,0"
)
xt "-96900,50500,-90000,51500"
st "M_AXI_AWLOCK"
ju 2
blo "-90000,51300"
tm "WireNameMgr"
)
)
)
*91 (PortIoIn
uid 1075,0
shape (CompositeShape
uid 1076,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1077,0
sl 0
ro 270
xt "-89250,55625,-87750,56375"
)
(Line
uid 1078,0
sl 0
ro 270
xt "-87750,56000,-87250,56000"
pts [
"-87750,56000"
"-87250,56000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1079,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1080,0
va (VaSet
font "arial,8,0"
)
xt "-97000,55500,-90000,56500"
st "M_AXI_AWUSER"
ju 2
blo "-90000,56300"
tm "WireNameMgr"
)
)
)
*92 (PortIoIn
uid 1087,0
shape (CompositeShape
uid 1088,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1089,0
sl 0
ro 270
xt "-89250,56625,-87750,57375"
)
(Line
uid 1090,0
sl 0
ro 270
xt "-87750,57000,-87250,57000"
pts [
"-87750,57000"
"-87250,57000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1091,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1092,0
va (VaSet
font "arial,8,0"
)
xt "-97000,56500,-90000,57500"
st "M_AXI_AWVALID"
ju 2
blo "-90000,57300"
tm "WireNameMgr"
)
)
)
*93 (PortIoIn
uid 1093,0
shape (CompositeShape
uid 1094,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1095,0
sl 0
ro 270
xt "-89250,60625,-87750,61375"
)
(Line
uid 1096,0
sl 0
ro 270
xt "-87750,61000,-87250,61000"
pts [
"-87750,61000"
"-87250,61000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1097,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1098,0
va (VaSet
font "arial,8,0"
)
xt "-96400,60500,-90000,61500"
st "M_AXI_WSTRB"
ju 2
blo "-90000,61300"
tm "WireNameMgr"
)
)
)
*94 (PortIoIn
uid 1099,0
shape (CompositeShape
uid 1100,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1101,0
sl 0
ro 270
xt "-89250,59625,-87750,60375"
)
(Line
uid 1102,0
sl 0
ro 270
xt "-87750,60000,-87250,60000"
pts [
"-87750,60000"
"-87250,60000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1103,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1104,0
va (VaSet
font "arial,8,0"
)
xt "-96400,59500,-90000,60500"
st "M_AXI_WDATA"
ju 2
blo "-90000,60300"
tm "WireNameMgr"
)
)
)
*95 (PortIoIn
uid 1105,0
shape (CompositeShape
uid 1106,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1107,0
sl 0
ro 270
xt "-89250,61625,-87750,62375"
)
(Line
uid 1108,0
sl 0
ro 270
xt "-87750,62000,-87250,62000"
pts [
"-87750,62000"
"-87250,62000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1109,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1110,0
va (VaSet
font "arial,8,0"
)
xt "-96200,61500,-90000,62500"
st "M_AXI_WLAST"
ju 2
blo "-90000,62300"
tm "WireNameMgr"
)
)
)
*96 (PortIoIn
uid 1111,0
shape (CompositeShape
uid 1112,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1113,0
sl 0
ro 270
xt "-89250,63625,-87750,64375"
)
(Line
uid 1114,0
sl 0
ro 270
xt "-87750,64000,-87250,64000"
pts [
"-87750,64000"
"-87250,64000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1115,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1116,0
va (VaSet
font "arial,8,0"
)
xt "-96500,63500,-90000,64500"
st "M_AXI_WVALID"
ju 2
blo "-90000,64300"
tm "WireNameMgr"
)
)
)
*97 (PortIoIn
uid 1117,0
shape (CompositeShape
uid 1118,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1119,0
sl 0
ro 270
xt "-89250,62625,-87750,63375"
)
(Line
uid 1120,0
sl 0
ro 270
xt "-87750,63000,-87250,63000"
pts [
"-87750,63000"
"-87250,63000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1121,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1122,0
va (VaSet
font "arial,8,0"
)
xt "-96500,62500,-90000,63500"
st "M_AXI_WUSER"
ju 2
blo "-90000,63300"
tm "WireNameMgr"
)
)
)
*98 (PortIoIn
uid 1129,0
shape (CompositeShape
uid 1130,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1131,0
sl 0
ro 270
xt "-89250,71625,-87750,72375"
)
(Line
uid 1132,0
sl 0
ro 270
xt "-87750,72000,-87250,72000"
pts [
"-87750,72000"
"-87250,72000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1133,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1134,0
va (VaSet
font "arial,8,0"
)
xt "-96700,71500,-90000,72500"
st "M_AXI_BREADY"
ju 2
blo "-90000,72300"
tm "WireNameMgr"
)
)
)
*99 (PortIoIn
uid 1135,0
shape (CompositeShape
uid 1136,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1137,0
sl 0
ro 270
xt "-89250,74625,-87750,75375"
)
(Line
uid 1138,0
sl 0
ro 270
xt "-87750,75000,-87250,75000"
pts [
"-87750,75000"
"-87250,75000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1139,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1140,0
va (VaSet
font "arial,8,0"
)
xt "-95400,74500,-90000,75500"
st "M_AXI_ARID"
ju 2
blo "-90000,75300"
tm "WireNameMgr"
)
)
)
*100 (PortIoIn
uid 1141,0
shape (CompositeShape
uid 1142,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1143,0
sl 0
ro 270
xt "-98000,75625,-96500,76375"
)
(Line
uid 1144,0
sl 0
ro 270
xt "-96500,76000,-96000,76000"
pts [
"-96500,76000"
"-96000,76000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1145,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1146,0
va (VaSet
font "arial,8,0"
)
xt "-105900,75500,-99000,76500"
st "M_AXI_ARADDR"
ju 2
blo "-99000,76300"
tm "WireNameMgr"
)
)
)
*101 (PortIoIn
uid 1147,0
shape (CompositeShape
uid 1148,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1149,0
sl 0
ro 270
xt "-89250,77625,-87750,78375"
)
(Line
uid 1150,0
sl 0
ro 270
xt "-87750,78000,-87250,78000"
pts [
"-87750,78000"
"-87250,78000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1151,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1152,0
va (VaSet
font "arial,8,0"
)
xt "-96300,77500,-90000,78500"
st "M_AXI_ARSIZE"
ju 2
blo "-90000,78300"
tm "WireNameMgr"
)
)
)
*102 (PortIoIn
uid 1153,0
shape (CompositeShape
uid 1154,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1155,0
sl 0
ro 270
xt "-89250,76625,-87750,77375"
)
(Line
uid 1156,0
sl 0
ro 270
xt "-87750,77000,-87250,77000"
pts [
"-87750,77000"
"-87250,77000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1157,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1158,0
va (VaSet
font "arial,8,0"
)
xt "-96100,76500,-90000,77500"
st "M_AXI_ARLEN"
ju 2
blo "-90000,77300"
tm "WireNameMgr"
)
)
)
*103 (PortIoIn
uid 1159,0
shape (CompositeShape
uid 1160,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1161,0
sl 0
ro 270
xt "-89250,78625,-87750,79375"
)
(Line
uid 1162,0
sl 0
ro 270
xt "-87750,79000,-87250,79000"
pts [
"-87750,79000"
"-87250,79000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1163,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1164,0
va (VaSet
font "arial,8,0"
)
xt "-97300,78500,-90000,79500"
st "M_AXI_ARBURST"
ju 2
blo "-90000,79300"
tm "WireNameMgr"
)
)
)
*104 (PortIoIn
uid 1165,0
shape (CompositeShape
uid 1166,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1167,0
sl 0
ro 270
xt "-89250,80625,-87750,81375"
)
(Line
uid 1168,0
sl 0
ro 270
xt "-87750,81000,-87250,81000"
pts [
"-87750,81000"
"-87250,81000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1169,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1170,0
va (VaSet
font "arial,8,0"
)
xt "-97400,80500,-90000,81500"
st "M_AXI_ARCACHE"
ju 2
blo "-90000,81300"
tm "WireNameMgr"
)
)
)
*105 (PortIoIn
uid 1171,0
shape (CompositeShape
uid 1172,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1173,0
sl 0
ro 270
xt "-89250,79625,-87750,80375"
)
(Line
uid 1174,0
sl 0
ro 270
xt "-87750,80000,-87250,80000"
pts [
"-87750,80000"
"-87250,80000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1175,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1176,0
va (VaSet
font "arial,8,0"
)
xt "-96700,79500,-90000,80500"
st "M_AXI_ARLOCK"
ju 2
blo "-90000,80300"
tm "WireNameMgr"
)
)
)
*106 (PortIoIn
uid 1177,0
shape (CompositeShape
uid 1178,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1179,0
sl 0
ro 270
xt "-89250,81625,-87750,82375"
)
(Line
uid 1180,0
sl 0
ro 270
xt "-87750,82000,-87250,82000"
pts [
"-87750,82000"
"-87250,82000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1181,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1182,0
va (VaSet
font "arial,8,0"
)
xt "-96800,81500,-90000,82500"
st "M_AXI_ARPROT"
ju 2
blo "-90000,82300"
tm "WireNameMgr"
)
)
)
*107 (PortIoIn
uid 1183,0
shape (CompositeShape
uid 1184,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1185,0
sl 0
ro 270
xt "-89250,82625,-87750,83375"
)
(Line
uid 1186,0
sl 0
ro 270
xt "-87750,83000,-87250,83000"
pts [
"-87750,83000"
"-87250,83000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1187,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1188,0
va (VaSet
font "arial,8,0"
)
xt "-96300,82500,-90000,83500"
st "M_AXI_ARQOS"
ju 2
blo "-90000,83300"
tm "WireNameMgr"
)
)
)
*108 (PortIoIn
uid 1189,0
shape (CompositeShape
uid 1190,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1191,0
sl 0
ro 270
xt "-89250,84625,-87750,85375"
)
(Line
uid 1192,0
sl 0
ro 270
xt "-87750,85000,-87250,85000"
pts [
"-87750,85000"
"-87250,85000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1193,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1194,0
va (VaSet
font "arial,8,0"
)
xt "-96800,84500,-90000,85500"
st "M_AXI_ARUSER"
ju 2
blo "-90000,85300"
tm "WireNameMgr"
)
)
)
*109 (PortIoIn
uid 1201,0
shape (CompositeShape
uid 1202,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1203,0
sl 0
ro 270
xt "-89250,85625,-87750,86375"
)
(Line
uid 1204,0
sl 0
ro 270
xt "-87750,86000,-87250,86000"
pts [
"-87750,86000"
"-87250,86000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1205,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1206,0
va (VaSet
font "arial,8,0"
)
xt "-96800,85500,-90000,86500"
st "M_AXI_ARVALID"
ju 2
blo "-90000,86300"
tm "WireNameMgr"
)
)
)
*110 (PortIoIn
uid 1207,0
shape (CompositeShape
uid 1208,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1209,0
sl 0
ro 270
xt "-56000,99625,-54500,100375"
)
(Line
uid 1210,0
sl 0
ro 270
xt "-54500,100000,-54000,100000"
pts [
"-54500,100000"
"-54000,100000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1211,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1212,0
va (VaSet
font "arial,8,0"
)
xt "-64700,99500,-57000,100500"
st "S_AXI_AWREGION"
ju 2
blo "-57000,100300"
tm "WireNameMgr"
)
)
)
*111 (PortIoIn
uid 1213,0
shape (CompositeShape
uid 1214,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1215,0
sl 0
ro 270
xt "-56000,98625,-54500,99375"
)
(Line
uid 1216,0
sl 0
ro 270
xt "-54500,99000,-54000,99000"
pts [
"-54500,99000"
"-54000,99000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1217,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1218,0
va (VaSet
font "arial,8,0"
)
xt "-64500,98500,-57000,99500"
st "S_AXI_ARREGION"
ju 2
blo "-57000,99300"
tm "WireNameMgr"
)
)
)
*112 (PortIoIn
uid 1225,0
shape (CompositeShape
uid 1226,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1227,0
sl 0
ro 270
xt "-89250,95625,-87750,96375"
)
(Line
uid 1228,0
sl 0
ro 270
xt "-87750,96000,-87250,96000"
pts [
"-87750,96000"
"-87250,96000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1229,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1230,0
va (VaSet
font "arial,8,0"
)
xt "-96800,95500,-90000,96500"
st "M_AXI_RREADY"
ju 2
blo "-90000,96300"
tm "WireNameMgr"
)
)
)
*113 (PortIoOut
uid 1231,0
shape (CompositeShape
uid 1232,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1233,0
sl 0
ro 90
xt "-89250,89625,-87750,90375"
)
(Line
uid 1234,0
sl 0
ro 90
xt "-87750,90000,-87250,90000"
pts [
"-87250,90000"
"-87750,90000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1235,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1236,0
va (VaSet
font "arial,8,0"
)
xt "-94500,89500,-90000,90500"
st "M_AXI_RID"
ju 2
blo "-90000,90300"
tm "WireNameMgr"
)
)
)
*114 (PortIoOut
uid 1237,0
shape (CompositeShape
uid 1238,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1239,0
sl 0
ro 90
xt "-89250,91625,-87750,92375"
)
(Line
uid 1240,0
sl 0
ro 90
xt "-87750,92000,-87250,92000"
pts [
"-87250,92000"
"-87750,92000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1241,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1242,0
va (VaSet
font "arial,8,0"
)
xt "-96200,91500,-90000,92500"
st "M_AXI_RRESP"
ju 2
blo "-90000,92300"
tm "WireNameMgr"
)
)
)
*115 (PortIoOut
uid 1243,0
shape (CompositeShape
uid 1244,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1245,0
sl 0
ro 90
xt "-89250,90625,-87750,91375"
)
(Line
uid 1246,0
sl 0
ro 90
xt "-87750,91000,-87250,91000"
pts [
"-87250,91000"
"-87750,91000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1247,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1248,0
va (VaSet
font "arial,8,0"
)
xt "-96200,90500,-90000,91500"
st "M_AXI_RDATA"
ju 2
blo "-90000,91300"
tm "WireNameMgr"
)
)
)
*116 (PortIoOut
uid 1249,0
shape (CompositeShape
uid 1250,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1251,0
sl 0
ro 90
xt "-89250,93625,-87750,94375"
)
(Line
uid 1252,0
sl 0
ro 90
xt "-87750,94000,-87250,94000"
pts [
"-87250,94000"
"-87750,94000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1253,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1254,0
va (VaSet
font "arial,8,0"
)
xt "-96300,93500,-90000,94500"
st "M_AXI_RUSER"
ju 2
blo "-90000,94300"
tm "WireNameMgr"
)
)
)
*117 (PortIoOut
uid 1255,0
shape (CompositeShape
uid 1256,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1257,0
sl 0
ro 90
xt "-89250,92625,-87750,93375"
)
(Line
uid 1258,0
sl 0
ro 90
xt "-87750,93000,-87250,93000"
pts [
"-87250,93000"
"-87750,93000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1259,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1260,0
va (VaSet
font "arial,8,0"
)
xt "-96000,92500,-90000,93500"
st "M_AXI_RLAST"
ju 2
blo "-90000,93300"
tm "WireNameMgr"
)
)
)
*118 (PortIoOut
uid 1261,0
shape (CompositeShape
uid 1262,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1263,0
sl 0
ro 90
xt "-89250,94625,-87750,95375"
)
(Line
uid 1264,0
sl 0
ro 90
xt "-87750,95000,-87250,95000"
pts [
"-87250,95000"
"-87750,95000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1265,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1266,0
va (VaSet
font "arial,8,0"
)
xt "-96300,94500,-90000,95500"
st "M_AXI_RVALID"
ju 2
blo "-90000,95300"
tm "WireNameMgr"
)
)
)
*119 (PortIoOut
uid 1267,0
shape (CompositeShape
uid 1268,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1269,0
sl 0
ro 90
xt "-89250,86625,-87750,87375"
)
(Line
uid 1270,0
sl 0
ro 90
xt "-87750,87000,-87250,87000"
pts [
"-87250,87000"
"-87750,87000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1271,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1272,0
va (VaSet
font "arial,8,0"
)
xt "-97300,86500,-90000,87500"
st "M_AXI_ARREADY"
ju 2
blo "-90000,87300"
tm "WireNameMgr"
)
)
)
*120 (PortIoOut
uid 1273,0
shape (CompositeShape
uid 1274,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1275,0
sl 0
ro 90
xt "-89250,64625,-87750,65375"
)
(Line
uid 1276,0
sl 0
ro 90
xt "-87750,65000,-87250,65000"
pts [
"-87250,65000"
"-87750,65000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1277,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1278,0
va (VaSet
font "arial,8,0"
)
xt "-97000,64500,-90000,65500"
st "M_AXI_WREADY"
ju 2
blo "-90000,65300"
tm "WireNameMgr"
)
)
)
*121 (PortIoOut
uid 1279,0
shape (CompositeShape
uid 1280,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1281,0
sl 0
ro 90
xt "-89250,68625,-87750,69375"
)
(Line
uid 1282,0
sl 0
ro 90
xt "-87750,69000,-87250,69000"
pts [
"-87250,69000"
"-87750,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1283,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1284,0
va (VaSet
font "arial,8,0"
)
xt "-96100,68500,-90000,69500"
st "M_AXI_BRESP"
ju 2
blo "-90000,69300"
tm "WireNameMgr"
)
)
)
*122 (PortIoOut
uid 1285,0
shape (CompositeShape
uid 1286,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1287,0
sl 0
ro 90
xt "-89250,67625,-87750,68375"
)
(Line
uid 1288,0
sl 0
ro 90
xt "-87750,68000,-87250,68000"
pts [
"-87250,68000"
"-87750,68000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1289,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1290,0
va (VaSet
font "arial,8,0"
)
xt "-94400,67500,-90000,68500"
st "M_AXI_BID"
ju 2
blo "-90000,68300"
tm "WireNameMgr"
)
)
)
*123 (PortIoOut
uid 1291,0
shape (CompositeShape
uid 1292,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1293,0
sl 0
ro 90
xt "-89250,70625,-87750,71375"
)
(Line
uid 1294,0
sl 0
ro 90
xt "-87750,71000,-87250,71000"
pts [
"-87250,71000"
"-87750,71000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1295,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1296,0
va (VaSet
font "arial,8,0"
)
xt "-96200,70500,-90000,71500"
st "M_AXI_BVALID"
ju 2
blo "-90000,71300"
tm "WireNameMgr"
)
)
)
*124 (PortIoOut
uid 1297,0
shape (CompositeShape
uid 1298,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1299,0
sl 0
ro 90
xt "-89250,69625,-87750,70375"
)
(Line
uid 1300,0
sl 0
ro 90
xt "-87750,70000,-87250,70000"
pts [
"-87250,70000"
"-87750,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1301,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1302,0
va (VaSet
font "arial,8,0"
)
xt "-96200,69500,-90000,70500"
st "M_AXI_BUSER"
ju 2
blo "-90000,70300"
tm "WireNameMgr"
)
)
)
*125 (PortIoOut
uid 1303,0
shape (CompositeShape
uid 1304,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1305,0
sl 0
ro 90
xt "-89250,57625,-87750,58375"
)
(Line
uid 1306,0
sl 0
ro 90
xt "-87750,58000,-87250,58000"
pts [
"-87250,58000"
"-87750,58000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1307,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1308,0
va (VaSet
font "arial,8,0"
)
xt "-97500,57500,-90000,58500"
st "M_AXI_AWREADY"
ju 2
blo "-90000,58300"
tm "WireNameMgr"
)
)
)
*126 (Net
uid 1747,0
lang 2
decl (Decl
n "save2file"
t "std_logic"
o 35
suid 65,0
)
declText (MLText
uid 1748,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,64800,170000,65600"
st "save2file       : std_logic"
)
)
*127 (PortIoIn
uid 1755,0
shape (CompositeShape
uid 1756,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1757,0
sl 0
ro 270
xt "35000,69625,36500,70375"
)
(Line
uid 1758,0
sl 0
ro 270
xt "36500,70000,37000,70000"
pts [
"36500,70000"
"37000,70000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1759,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1760,0
va (VaSet
font "arial,8,0"
)
xt "30600,69500,34000,70500"
st "save2file"
ju 2
blo "34000,70300"
tm "WireNameMgr"
)
)
)
*128 (Net
uid 1960,0
lang 2
decl (Decl
n "load2mem"
t "std_logic"
o 32
suid 66,0
)
declText (MLText
uid 1961,0
va (VaSet
font "Courier New,8,0"
)
xt "155000,58400,170000,59200"
st "load2mem        : std_logic"
)
)
*129 (PortIoIn
uid 1966,0
shape (CompositeShape
uid 1967,0
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
uid 1968,0
sl 0
ro 270
xt "35000,68625,36500,69375"
)
(Line
uid 1969,0
sl 0
ro 270
xt "36500,69000,37000,69000"
pts [
"36500,69000"
"37000,69000"
]
)
]
)
stc 0
sf 1
tg (WTG
uid 1970,0
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1971,0
va (VaSet
font "arial,8,0"
)
xt "30000,68500,34000,69500"
st "load2mem"
ju 2
blo "34000,69300"
tm "WireNameMgr"
)
)
)
*130 (SaComponent
uid 3234,0
optionalChildren [
*131 (CptPort
uid 3194,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3195,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,45625,13000,46375"
)
tg (CPTG
uid 3196,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3197,0
va (VaSet
)
xt "14000,45500,17600,46500"
st "sbus_i_in"
blo "14000,46300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_i_in"
t "s64bus_i_t"
o 1
suid 1,0
)
)
)
*132 (CptPort
uid 3198,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3199,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,45625,26750,46375"
)
tg (CPTG
uid 3200,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3201,0
va (VaSet
)
xt "20600,45500,25000,46500"
st "sbus_i_out"
ju 2
blo "25000,46300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_i_out"
t "s64bus_i_t"
o 2
suid 2,0
)
)
)
*133 (CptPort
uid 3202,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3203,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,46625,26750,47375"
)
tg (CPTG
uid 3204,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3205,0
va (VaSet
)
xt "21400,46500,25000,47500"
st "sbus_o_0"
ju 2
blo "25000,47300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_0"
t "s64bus_o_t"
o 4
suid 3,0
)
)
)
*134 (CptPort
uid 3206,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3207,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,47625,26750,48375"
)
tg (CPTG
uid 3208,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3209,0
va (VaSet
)
xt "21400,47500,25000,48500"
st "sbus_o_1"
ju 2
blo "25000,48300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_1"
t "s64bus_o_t"
o 5
suid 4,0
)
)
)
*135 (CptPort
uid 3210,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3211,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,48625,26750,49375"
)
tg (CPTG
uid 3212,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3213,0
va (VaSet
)
xt "21400,48500,25000,49500"
st "sbus_o_2"
ju 2
blo "25000,49300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_2"
t "s64bus_o_t"
o 6
suid 5,0
)
)
)
*136 (CptPort
uid 3214,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3215,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,49625,26750,50375"
)
tg (CPTG
uid 3216,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3217,0
va (VaSet
)
xt "21400,49500,25000,50500"
st "sbus_o_3"
ju 2
blo "25000,50300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_3"
t "s64bus_o_t"
o 7
suid 6,0
)
)
)
*137 (CptPort
uid 3218,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3219,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,50625,26750,51375"
)
tg (CPTG
uid 3220,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3221,0
va (VaSet
)
xt "21400,50500,25000,51500"
st "sbus_o_4"
ju 2
blo "25000,51300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_4"
t "s64bus_o_t"
o 8
suid 7,0
)
)
)
*138 (CptPort
uid 3222,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3223,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,51625,26750,52375"
)
tg (CPTG
uid 3224,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3225,0
va (VaSet
)
xt "21400,51500,25000,52500"
st "sbus_o_5"
ju 2
blo "25000,52300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "sbus_o_5"
t "s64bus_o_t"
o 9
suid 8,0
)
)
)
*139 (CptPort
uid 3226,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3227,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "12250,46625,13000,47375"
)
tg (CPTG
uid 3228,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3229,0
va (VaSet
)
xt "14000,46500,19100,47500"
st "sbus_o_mux"
blo "14000,47300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o_mux"
t "s64bus_o_t"
o 3
suid 9,0
)
)
)
*140 (CptPort
uid 3230,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3231,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "26000,52625,26750,53375"
)
tg (CPTG
uid 3232,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3233,0
va (VaSet
)
xt "20200,52500,25000,53500"
st "sbus_o_null"
ju 2
blo "25000,53300"
)
)
thePort (LogicalPort
lang 11
m 1
decl (Decl
n "sbus_o_null"
t "s64bus_o_t"
o 10
suid 10,0
)
)
)
]
shape (Rectangle
uid 3235,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "13000,45000,26000,54000"
)
oxt "15000,17000,28000,26000"
ttg (MlTextGroup
uid 3236,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*141 (Text
uid 3237,0
va (VaSet
font "Arial,8,1"
)
xt "13450,54000,22050,55000"
st "axi_mst_sbus_bridge"
blo "13450,54800"
tm "BdLibraryNameMgr"
)
*142 (Text
uid 3238,0
va (VaSet
font "Arial,8,1"
)
xt "13450,55000,18850,56000"
st "s64bus_mux"
blo "13450,55800"
tm "CptNameMgr"
)
*143 (Text
uid 3239,0
va (VaSet
font "Arial,8,1"
)
xt "13450,56000,15250,57000"
st "U_9"
blo "13450,56800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3240,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3241,0
text (MLText
uid 3242,0
va (VaSet
font "Courier New,8,0"
)
xt "-48000,11800,-48000,11800"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
uid 3243,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "13250,52250,14750,53750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*144 (SaComponent
uid 3273,0
optionalChildren [
*145 (CptPort
uid 3244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,52625,42000,53375"
)
tg (CPTG
uid 3246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3247,0
va (VaSet
font "arial,8,0"
)
xt "43000,52500,45100,53500"
st "reset"
blo "43000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reset"
t "std_logic"
eolc "synchronous, active high reset"
preAdd 0
o 6
suid 5,0
)
)
)
*146 (CptPort
uid 3248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,45625,55750,46375"
)
tg (CPTG
uid 3250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3251,0
va (VaSet
font "arial,8,0"
)
xt "50700,45500,54000,46500"
st "reg_dout"
ju 2
blo "54000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel output of all registers"
o 4
suid 6,0
)
)
)
*147 (CptPort
uid 3252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3253,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,46625,55750,47375"
)
tg (CPTG
uid 3254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3255,0
va (VaSet
font "arial,8,0"
)
xt "51100,46500,54000,47500"
st "reg_din"
ju 2
blo "54000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( nregs_g*data_width_g-1 downto 0 )"
eolc "parallel input for readback"
o 3
suid 7,0
)
)
)
*148 (CptPort
uid 3256,0
optionalChildren [
*149 (FFT
pts [
"42750,54000"
"42000,54375"
"42000,53625"
]
uid 3260,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,53625,42750,54375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,53625,42000,54375"
)
tg (CPTG
uid 3258,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3259,0
va (VaSet
font "arial,8,0"
)
xt "43000,53500,44400,54500"
st "clk"
blo "43000,54300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "clk"
t "std_logic"
eolc "-- register clock"
posAdd 0
o 7
suid 2012,0
)
)
)
*150 (CptPort
uid 3261,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3262,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,45625,42000,46375"
)
tg (CPTG
uid 3263,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3264,0
va (VaSet
font "arial,8,0"
)
xt "43000,45500,45600,46500"
st "sbus_i"
blo "43000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_i"
t "s64bus_i_t"
o 2
suid 2013,0
)
)
)
*151 (CptPort
uid 3265,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3266,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,46625,42000,47375"
)
tg (CPTG
uid 3267,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3268,0
va (VaSet
font "arial,8,0"
)
xt "43000,46500,45800,47500"
st "sbus_o"
blo "43000,47300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o"
t "s64bus_o_t"
o 1
suid 2014,0
)
)
)
*152 (CptPort
uid 3269,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3270,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "55000,48625,55750,49375"
)
tg (CPTG
uid 3271,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3272,0
va (VaSet
font "arial,8,0"
)
xt "52600,48500,54000,49500"
st "we"
ju 2
blo "54000,49300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "we"
t "std_logic_vector"
b "( nregs_g-1 downto 0)"
eolc "-- active high write strobes"
posAdd 0
o 5
suid 2015,0
)
)
)
]
shape (Rectangle
uid 3274,0
va (VaSet
vasetType 1
fg "40192,65280,40192"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,45000,55000,56000"
)
oxt "19000,21000,32000,32000"
ttg (MlTextGroup
uid 3275,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*153 (Text
uid 3276,0
va (VaSet
font "arial,8,1"
)
xt "47650,51000,56250,52000"
st "axi_mst_sbus_bridge"
blo "47650,51800"
tm "BdLibraryNameMgr"
)
*154 (Text
uid 3277,0
va (VaSet
font "arial,8,1"
)
xt "47650,52000,54150,53000"
st "register64_array"
blo "47650,52800"
tm "CptNameMgr"
)
*155 (Text
uid 3278,0
va (VaSet
font "arial,8,1"
)
xt "47650,53000,49850,54000"
st "U_10"
blo "47650,53800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3279,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3280,0
text (MLText
uid 3281,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,41000,80500,45000"
st "addr_width_g = 16             ( integer          ) --width of address    
data_width_g = 64             ( integer          ) --width of data       
addr_base_g  = X\"00002000\"    ( std_logic_vector )                       
addr_range_g = X\"00000010\"    ( std_logic_vector )                       
nregs_g      = 16             ( integer          ) --number of registers "
)
header ""
)
elements [
(GiElement
name "addr_width_g"
type "integer"
value "16"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "64"
e "--width of data"
)
(GiElement
name "addr_base_g"
type "std_logic_vector"
value "X\"00002000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"00000010\""
)
(GiElement
name "nregs_g"
type "integer"
value "16"
e "--number of registers"
)
]
)
viewicon (ZoomableIcon
uid 3282,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,54250,43750,55750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*156 (SaComponent
uid 3526,0
optionalChildren [
*157 (CptPort
uid 3322,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3323,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,38625,-2250,39375"
)
tg (CPTG
uid 3324,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3325,0
va (VaSet
)
xt "-5400,38500,-4000,39500"
st "led"
ju 2
blo "-4000,39300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "led"
t "std_logic"
prec "-- Users to add ports here"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
)
*158 (CptPort
uid 3326,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3327,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,42625,-46000,43375"
)
tg (CPTG
uid 3328,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3329,0
va (VaSet
)
xt "-45000,42500,-39700,43500"
st "S_AXI_ACLK"
blo "-45000,43300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ACLK"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line

-- Global Clock Signal"
preAdd 0
posAdd 0
o 6
suid 2,0
)
)
)
*159 (CptPort
uid 3330,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3331,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,75625,-46000,76375"
)
tg (CPTG
uid 3332,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3333,0
va (VaSet
)
xt "-45000,75500,-26500,76500"
st "S_AXI_ARADDR : (C_S_AXI_ADDR_WIDTH-1:0)"
blo "-45000,76300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 33
suid 3,0
)
)
)
*160 (CptPort
uid 3334,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3335,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,78625,-46000,79375"
)
tg (CPTG
uid 3336,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3337,0
va (VaSet
)
xt "-45000,78500,-35300,79500"
st "S_AXI_ARBURST : (1:0)"
blo "-45000,79300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 36
suid 4,0
)
)
)
*161 (CptPort
uid 3338,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3339,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,80625,-46000,81375"
)
tg (CPTG
uid 3340,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3341,0
va (VaSet
)
xt "-45000,80500,-35200,81500"
st "S_AXI_ARCACHE : (3:0)"
blo "-45000,81300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 38
suid 5,0
)
)
)
*162 (CptPort
uid 3342,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3343,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,43625,-46000,44375"
)
tg (CPTG
uid 3344,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3345,0
va (VaSet
)
xt "-45000,43500,-38000,44500"
st "S_AXI_ARESETN"
blo "-45000,44300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARESETN"
t "std_logic"
prec "-- Global Reset Signal. This Signal is Active LOW"
preAdd 0
posAdd 0
o 7
suid 6,0
)
)
)
*163 (CptPort
uid 3346,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3347,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,74625,-46000,75375"
)
tg (CPTG
uid 3348,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3349,0
va (VaSet
)
xt "-45000,74500,-29500,75500"
st "S_AXI_ARID : (C_S_AXI_ID_WIDTH-1:0)"
blo "-45000,75300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read address ID. This signal is the identification
  -- tag for the read address group of signals."
preAdd 0
posAdd 0
o 32
suid 7,0
)
)
)
*164 (CptPort
uid 3350,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3351,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,76625,-46000,77375"
)
tg (CPTG
uid 3352,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3353,0
va (VaSet
)
xt "-45000,76500,-36900,77500"
st "S_AXI_ARLEN : (7:0)"
blo "-45000,77300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 34
suid 8,0
)
)
)
*165 (CptPort
uid 3354,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3355,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,79625,-46000,80375"
)
tg (CPTG
uid 3356,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3357,0
va (VaSet
)
xt "-45000,79500,-38500,80500"
st "S_AXI_ARLOCK"
blo "-45000,80300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 37
suid 9,0
)
)
)
*166 (CptPort
uid 3358,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3359,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,81625,-46000,82375"
)
tg (CPTG
uid 3360,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3361,0
va (VaSet
)
xt "-45000,81500,-35800,82500"
st "S_AXI_ARPROT : (2:0)"
blo "-45000,82300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 39
suid 10,0
)
)
)
*167 (CptPort
uid 3362,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3363,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,82625,-46000,83375"
)
tg (CPTG
uid 3364,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3365,0
va (VaSet
)
xt "-45000,82500,-36700,83500"
st "S_AXI_ARQOS : (3:0)"
blo "-45000,83300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- read transaction."
preAdd 0
posAdd 0
o 40
suid 11,0
)
)
)
*168 (CptPort
uid 3366,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3367,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,86625,-46000,87375"
)
tg (CPTG
uid 3368,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3369,0
va (VaSet
)
xt "-45000,86500,-37900,87500"
st "S_AXI_ARREADY"
blo "-45000,87300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 44
suid 12,0
)
)
)
*169 (CptPort
uid 3370,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3371,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,98625,-46000,99375"
)
tg (CPTG
uid 3372,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3373,0
va (VaSet
)
xt "-45000,98500,-34900,99500"
st "S_AXI_ARREGION : (3:0)"
blo "-45000,99300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 41
suid 13,0
)
)
)
*170 (CptPort
uid 3374,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3375,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,77625,-46000,78375"
)
tg (CPTG
uid 3376,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3377,0
va (VaSet
)
xt "-45000,77500,-36300,78500"
st "S_AXI_ARSIZE : (2:0)"
blo "-45000,78300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 35
suid 14,0
)
)
)
*171 (CptPort
uid 3378,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3379,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,84625,-46000,85375"
)
tg (CPTG
uid 3380,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3381,0
va (VaSet
)
xt "-45000,84500,-25200,85500"
st "S_AXI_ARUSER : (C_S_AXI_ARUSER_WIDTH-1:0)"
blo "-45000,85300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARUSER"
t "std_logic_vector"
b "(C_S_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 42
suid 15,0
)
)
)
*172 (CptPort
uid 3382,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3383,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,85625,-46000,86375"
)
tg (CPTG
uid 3384,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3385,0
va (VaSet
)
xt "-45000,85500,-38400,86500"
st "S_AXI_ARVALID"
blo "-45000,86300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and
  -- control information."
preAdd 0
posAdd 0
o 43
suid 16,0
)
)
)
*173 (CptPort
uid 3386,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3387,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,46625,-46000,47375"
)
tg (CPTG
uid 3388,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3389,0
va (VaSet
)
xt "-45000,46500,-26300,47500"
st "S_AXI_AWADDR : (C_S_AXI_ADDR_WIDTH-1:0)"
blo "-45000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWADDR"
t "std_logic_vector"
b "(C_S_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Write address"
preAdd 0
posAdd 0
o 9
suid 17,0
)
)
)
*174 (CptPort
uid 3390,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3391,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,49625,-46000,50375"
)
tg (CPTG
uid 3392,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3393,0
va (VaSet
)
xt "-45000,49500,-35100,50500"
st "S_AXI_AWBURST : (1:0)"
blo "-45000,50300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 12
suid 18,0
)
)
)
*175 (CptPort
uid 3394,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3395,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,51625,-46000,52375"
)
tg (CPTG
uid 3396,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3397,0
va (VaSet
)
xt "-45000,51500,-35000,52500"
st "S_AXI_AWCACHE : (3:0)"
blo "-45000,52300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 14
suid 19,0
)
)
)
*176 (CptPort
uid 3398,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3399,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,45625,-46000,46375"
)
tg (CPTG
uid 3400,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3401,0
va (VaSet
)
xt "-45000,45500,-29300,46500"
st "S_AXI_AWID : (C_S_AXI_ID_WIDTH-1:0)"
blo "-45000,46300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Write Address ID"
preAdd 0
posAdd 0
o 8
suid 20,0
)
)
)
*177 (CptPort
uid 3402,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3403,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,47625,-46000,48375"
)
tg (CPTG
uid 3404,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3405,0
va (VaSet
)
xt "-45000,47500,-36700,48500"
st "S_AXI_AWLEN : (7:0)"
blo "-45000,48300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 10
suid 21,0
)
)
)
*178 (CptPort
uid 3406,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3407,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,50625,-46000,51375"
)
tg (CPTG
uid 3408,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3409,0
va (VaSet
)
xt "-45000,50500,-38300,51500"
st "S_AXI_AWLOCK"
blo "-45000,51300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 13
suid 22,0
)
)
)
*179 (CptPort
uid 3410,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3411,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,52625,-46000,53375"
)
tg (CPTG
uid 3412,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3413,0
va (VaSet
)
xt "-45000,52500,-35600,53500"
st "S_AXI_AWPROT : (2:0)"
blo "-45000,53300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 15
suid 23,0
)
)
)
*180 (CptPort
uid 3414,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3415,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,53625,-46000,54375"
)
tg (CPTG
uid 3416,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3417,0
va (VaSet
)
xt "-45000,53500,-36500,54500"
st "S_AXI_AWQOS : (3:0)"
blo "-45000,54300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each
  -- write transaction."
preAdd 0
posAdd 0
o 16
suid 24,0
)
)
)
*181 (CptPort
uid 3418,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3419,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,57625,-46000,58375"
)
tg (CPTG
uid 3420,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3421,0
va (VaSet
)
xt "-45000,57500,-37700,58500"
st "S_AXI_AWREADY"
blo "-45000,58300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated
  -- control signals."
preAdd 0
posAdd 0
o 20
suid 25,0
)
)
)
*182 (CptPort
uid 3422,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3423,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,99625,-46000,100375"
)
tg (CPTG
uid 3424,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3425,0
va (VaSet
)
xt "-45000,99500,-34700,100500"
st "S_AXI_AWREGION : (3:0)"
blo "-45000,100300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Region identifier. Permits a single physical interface
  -- on a slave to be used for multiple logical interfaces."
preAdd 0
posAdd 0
o 17
suid 26,0
)
)
)
*183 (CptPort
uid 3426,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3427,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,48625,-46000,49375"
)
tg (CPTG
uid 3428,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3429,0
va (VaSet
)
xt "-45000,48500,-36100,49500"
st "S_AXI_AWSIZE : (2:0)"
blo "-45000,49300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 11
suid 27,0
)
)
)
*184 (CptPort
uid 3430,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3431,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,55625,-46000,56375"
)
tg (CPTG
uid 3432,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3433,0
va (VaSet
)
xt "-45000,55500,-24800,56500"
st "S_AXI_AWUSER : (C_S_AXI_AWUSER_WIDTH-1:0)"
blo "-45000,56300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWUSER"
t "std_logic_vector"
b "(C_S_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 18
suid 28,0
)
)
)
*185 (CptPort
uid 3434,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3435,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,56625,-46000,57375"
)
tg (CPTG
uid 3436,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3437,0
va (VaSet
)
xt "-45000,56500,-38200,57500"
st "S_AXI_AWVALID"
blo "-45000,57300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and
  -- control information."
preAdd 0
posAdd 0
o 19
suid 29,0
)
)
)
*186 (CptPort
uid 3438,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3439,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,67625,-46000,68375"
)
tg (CPTG
uid 3440,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3441,0
va (VaSet
)
xt "-45000,67500,-30100,68500"
st "S_AXI_BID : (C_S_AXI_ID_WIDTH-1:0)"
blo "-45000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Response ID tag. This signal is the ID tag of the
  -- write response."
preAdd 0
posAdd 0
o 27
suid 30,0
)
)
)
*187 (CptPort
uid 3442,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3443,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,71625,-46000,72375"
)
tg (CPTG
uid 3444,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3445,0
va (VaSet
)
xt "-45000,71500,-38500,72500"
st "S_AXI_BREADY"
blo "-45000,72300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 31
suid 31,0
)
)
)
*188 (CptPort
uid 3446,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3447,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,68625,-46000,69375"
)
tg (CPTG
uid 3448,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3449,0
va (VaSet
)
xt "-45000,68500,-36900,69500"
st "S_AXI_BRESP : (1:0)"
blo "-45000,69300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status
  -- of the write transaction."
preAdd 0
posAdd 0
o 28
suid 32,0
)
)
)
*189 (CptPort
uid 3450,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3451,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,69625,-46000,70375"
)
tg (CPTG
uid 3452,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3453,0
va (VaSet
)
xt "-45000,69500,-26800,70500"
st "S_AXI_BUSER : (C_S_AXI_BUSER_WIDTH-1:0)"
blo "-45000,70300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BUSER"
t "std_logic_vector"
b "(C_S_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel."
preAdd 0
posAdd 0
o 29
suid 33,0
)
)
)
*190 (CptPort
uid 3454,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3455,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,70625,-46000,71375"
)
tg (CPTG
uid 3456,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3457,0
va (VaSet
)
xt "-45000,70500,-39000,71500"
st "S_AXI_BVALID"
blo "-45000,71300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 30
suid 34,0
)
)
)
*191 (CptPort
uid 3458,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3459,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,90625,-46000,91375"
)
tg (CPTG
uid 3460,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3461,0
va (VaSet
)
xt "-45000,90500,-27400,91500"
st "S_AXI_RDATA : (C_S_AXI_DATA_WIDTH-1:0)"
blo "-45000,91300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Read Data"
preAdd 0
posAdd 0
o 46
suid 35,0
)
)
)
*192 (CptPort
uid 3462,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3463,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,89625,-46000,90375"
)
tg (CPTG
uid 3464,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3465,0
va (VaSet
)
xt "-45000,89500,-30000,90500"
st "S_AXI_RID : (C_S_AXI_ID_WIDTH-1:0)"
blo "-45000,90300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RID"
t "std_logic_vector"
b "(C_S_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 45
suid 36,0
)
)
)
*193 (CptPort
uid 3466,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3467,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,92625,-46000,93375"
)
tg (CPTG
uid 3468,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3469,0
va (VaSet
)
xt "-45000,92500,-39200,93500"
st "S_AXI_RLAST"
blo "-45000,93300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer
  -- in a read burst."
preAdd 0
posAdd 0
o 48
suid 37,0
)
)
)
*194 (CptPort
uid 3470,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3471,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,95625,-46000,96375"
)
tg (CPTG
uid 3472,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3473,0
va (VaSet
)
xt "-45000,95500,-38400,96500"
st "S_AXI_RREADY"
blo "-45000,96300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
o 51
suid 38,0
)
)
)
*195 (CptPort
uid 3474,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3475,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,91625,-46000,92375"
)
tg (CPTG
uid 3476,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3477,0
va (VaSet
)
xt "-45000,91500,-36800,92500"
st "S_AXI_RRESP : (1:0)"
blo "-45000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of
  -- the read transfer."
preAdd 0
posAdd 0
o 47
suid 39,0
)
)
)
*196 (CptPort
uid 3478,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3479,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,93625,-46000,94375"
)
tg (CPTG
uid 3480,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3481,0
va (VaSet
)
xt "-45000,93500,-26600,94500"
st "S_AXI_RUSER : (C_S_AXI_RUSER_WIDTH-1:0)"
blo "-45000,94300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RUSER"
t "std_logic_vector"
b "(C_S_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 49
suid 40,0
)
)
)
*197 (CptPort
uid 3482,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3483,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,94625,-46000,95375"
)
tg (CPTG
uid 3484,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3485,0
va (VaSet
)
xt "-45000,94500,-38900,95500"
st "S_AXI_RVALID"
blo "-45000,95300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 50
suid 41,0
)
)
)
*198 (CptPort
uid 3486,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3487,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,59625,-46000,60375"
)
tg (CPTG
uid 3488,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3489,0
va (VaSet
)
xt "-45000,59500,-27200,60500"
st "S_AXI_WDATA : (C_S_AXI_DATA_WIDTH-1:0)"
blo "-45000,60300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WDATA"
t "std_logic_vector"
b "(C_S_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Write Data"
preAdd 0
posAdd 0
o 21
suid 42,0
)
)
)
*199 (CptPort
uid 3490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3491,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,61625,-46000,62375"
)
tg (CPTG
uid 3492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3493,0
va (VaSet
)
xt "-45000,61500,-39000,62500"
st "S_AXI_WLAST"
blo "-45000,62300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer
  -- in a write burst."
preAdd 0
posAdd 0
o 23
suid 43,0
)
)
)
*200 (CptPort
uid 3494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3495,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,64625,-46000,65375"
)
tg (CPTG
uid 3496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3497,0
va (VaSet
)
xt "-45000,64500,-38200,65500"
st "S_AXI_WREADY"
blo "-45000,65300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "S_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 26
suid 44,0
)
)
)
*201 (CptPort
uid 3498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3499,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,60625,-46000,61375"
)
tg (CPTG
uid 3500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3501,0
va (VaSet
)
xt "-45000,60500,-25600,61500"
st "S_AXI_WSTRB : ((C_S_AXI_DATA_WIDTH/8)-1:0)"
blo "-45000,61300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WSTRB"
t "std_logic_vector"
b "((C_S_AXI_DATA_WIDTH/8)-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 22
suid 45,0
)
)
)
*202 (CptPort
uid 3502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3503,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,62625,-46000,63375"
)
tg (CPTG
uid 3504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3505,0
va (VaSet
)
xt "-45000,62500,-26200,63500"
st "S_AXI_WUSER : (C_S_AXI_WUSER_WIDTH-1:0)"
blo "-45000,63300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WUSER"
t "std_logic_vector"
b "(C_S_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 24
suid 46,0
)
)
)
*203 (CptPort
uid 3506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3507,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-46750,63625,-46000,64375"
)
tg (CPTG
uid 3508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3509,0
va (VaSet
)
xt "-45000,63500,-38700,64500"
st "S_AXI_WVALID"
blo "-45000,64300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "S_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available."
preAdd 0
posAdd 0
o 25
suid 47,0
)
)
)
*204 (CptPort
uid 3510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3511,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,91625,-2250,92375"
)
tg (CPTG
uid 3512,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3513,0
va (VaSet
)
xt "-6200,91500,-4000,92500"
st "clk_o"
ju 2
blo "-4000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "clk_o"
t "std_logic"
o 2
suid 52,0
)
)
)
*205 (CptPort
uid 3514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3515,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,90625,-2250,91375"
)
tg (CPTG
uid 3516,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3517,0
va (VaSet
)
xt "-6900,90500,-4000,91500"
st "reset_o"
ju 2
blo "-4000,91300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_o"
t "std_logic"
o 3
suid 53,0
)
)
)
*206 (CptPort
uid 3518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3519,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,45625,-2250,46375"
)
tg (CPTG
uid 3520,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3521,0
va (VaSet
)
xt "-6600,45500,-4000,46500"
st "sbus_i"
ju 2
blo "-4000,46300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_i"
t "s64bus_i_t"
o 4
suid 54,0
)
)
)
*207 (CptPort
uid 3522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "-3000,46625,-2250,47375"
)
tg (CPTG
uid 3524,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3525,0
va (VaSet
)
xt "-6800,46500,-4000,47500"
st "sbus_o"
ju 2
blo "-4000,47300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_o"
t "s64bus_o_t"
o 5
suid 55,0
)
)
)
]
shape (Rectangle
uid 3527,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-46000,38000,-3000,103000"
)
oxt "15000,-25000,58000,40000"
ttg (MlTextGroup
uid 3528,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*208 (Text
uid 3529,0
va (VaSet
font "Arial,8,1"
)
xt "-20050,81000,-11450,82000"
st "axi_mst_sbus_bridge"
blo "-20050,81800"
tm "BdLibraryNameMgr"
)
*209 (Text
uid 3530,0
va (VaSet
font "Arial,8,1"
)
xt "-20050,82000,-14850,83000"
st "MS00_AXI64"
blo "-20050,82800"
tm "CptNameMgr"
)
*210 (Text
uid 3531,0
va (VaSet
font "Arial,8,1"
)
xt "-20050,83000,-18250,84000"
st "U_8"
blo "-20050,83800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3532,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3533,0
text (MLText
uid 3534,0
va (VaSet
font "Courier New,8,0"
)
xt "-56000,19600,-16000,36400"
st "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data
C_S_AXI_ID_WIDTH     = C_S00_AXI_ID_WIDTH        ( integer )  
-- Width of S_AXI data bus
C_S_AXI_DATA_WIDTH   = C_M00_AXI_DATA_WIDTH      ( integer )  
-- Width of S_AXI address bus
C_S_AXI_ADDR_WIDTH   = C_S00_AXI_ADDR_WIDTH      ( integer )  
-- Width of optional user defined signal in write address channel
C_S_AXI_AWUSER_WIDTH = C_S00_AXI_AWUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in read address channel
C_S_AXI_ARUSER_WIDTH = C_S00_AXI_ARUSER_WIDTH    ( integer )  
-- Width of optional user defined signal in write data channel
C_S_AXI_WUSER_WIDTH  = C_S00_AXI_WUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in read data channel
C_S_AXI_RUSER_WIDTH  = C_S00_AXI_RUSER_WIDTH     ( integer )  
-- Width of optional user defined signal in write response channel
C_S_AXI_BUSER_WIDTH  = C_S00_AXI_BUSER_WIDTH     ( integer )  "
)
header ""
)
elements [
(GiElement
name "C_S_AXI_ID_WIDTH"
type "integer"
value "C_S00_AXI_ID_WIDTH"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line

-- Width of ID for for write address, write data, read address and read data"
apr 0
)
(GiElement
name "C_S_AXI_DATA_WIDTH"
type "integer"
value "C_M00_AXI_DATA_WIDTH"
pr "-- Width of S_AXI data bus"
apr 0
)
(GiElement
name "C_S_AXI_ADDR_WIDTH"
type "integer"
value "C_S00_AXI_ADDR_WIDTH"
pr "-- Width of S_AXI address bus"
apr 0
)
(GiElement
name "C_S_AXI_AWUSER_WIDTH"
type "integer"
value "C_S00_AXI_AWUSER_WIDTH"
pr "-- Width of optional user defined signal in write address channel"
apr 0
)
(GiElement
name "C_S_AXI_ARUSER_WIDTH"
type "integer"
value "C_S00_AXI_ARUSER_WIDTH"
pr "-- Width of optional user defined signal in read address channel"
apr 0
)
(GiElement
name "C_S_AXI_WUSER_WIDTH"
type "integer"
value "C_S00_AXI_WUSER_WIDTH"
pr "-- Width of optional user defined signal in write data channel"
apr 0
)
(GiElement
name "C_S_AXI_RUSER_WIDTH"
type "integer"
value "C_S00_AXI_RUSER_WIDTH"
pr "-- Width of optional user defined signal in read data channel"
apr 0
)
(GiElement
name "C_S_AXI_BUSER_WIDTH"
type "integer"
value "C_S00_AXI_BUSER_WIDTH"
pr "-- Width of optional user defined signal in write response channel"
apr 0
)
]
)
viewicon (ZoomableIcon
uid 3535,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "-45750,101250,-44250,102750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*211 (SaComponent
uid 3793,0
optionalChildren [
*212 (CptPort
uid 3764,0
optionalChildren [
*213 (FFT
pts [
"42750,73000"
"42000,73375"
"42000,72625"
]
uid 3768,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,72625,42750,73375"
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 3765,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,72625,42000,73375"
)
tg (CPTG
uid 3766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3767,0
va (VaSet
)
xt "43000,72500,44800,73500"
st "clka"
blo "43000,73300"
)
)
thePort (LogicalPort
lang 11
decl (Decl
n "clka"
t "std_logic"
o 1
suid 3,0
)
)
)
*214 (CptPort
uid 3769,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3770,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,65625,42000,66375"
)
tg (CPTG
uid 3771,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3772,0
va (VaSet
)
xt "43000,65500,46400,66500"
st "sbus_i_a"
blo "43000,66300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_i_a"
t "s64bus_i_t"
o 4
suid 13,0
)
)
)
*215 (CptPort
uid 3773,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3774,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,65625,61750,66375"
)
tg (CPTG
uid 3775,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3776,0
va (VaSet
)
xt "56600,65500,60000,66500"
st "sbus_i_b"
ju 2
blo "60000,66300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "sbus_i_b"
t "s64bus_i_t"
o 5
suid 14,0
)
)
)
*216 (CptPort
uid 3777,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3778,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,66625,42000,67375"
)
tg (CPTG
uid 3779,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3780,0
va (VaSet
)
xt "43000,66500,46600,67500"
st "sbus_o_a"
blo "43000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o_a"
t "s64bus_o_t"
o 6
suid 15,0
)
)
)
*217 (CptPort
uid 3781,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3782,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "61000,66625,61750,67375"
)
tg (CPTG
uid 3783,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 3784,0
va (VaSet
)
xt "56400,66500,60000,67500"
st "sbus_o_b"
ju 2
blo "60000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sbus_o_b"
t "s64bus_o_t"
o 7
suid 16,0
)
)
)
*218 (CptPort
uid 3785,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3786,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,69625,42000,70375"
)
tg (CPTG
uid 3787,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3788,0
va (VaSet
)
xt "43000,69500,46400,70500"
st "save2file"
blo "43000,70300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "save2file"
t "std_logic"
o 2
suid 17,0
)
)
)
*219 (CptPort
uid 3789,0
ps "OnEdgeStrategy"
shape (Triangle
uid 3790,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "41250,68625,42000,69375"
)
tg (CPTG
uid 3791,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 3792,0
va (VaSet
)
xt "43000,68500,47000,69500"
st "load2mem"
blo "43000,69300"
)
)
thePort (LogicalPort
lang 2
decl (Decl
n "load2mem"
t "std_logic"
o 3
suid 18,0
)
)
)
]
shape (Rectangle
uid 3794,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "42000,65000,61000,75000"
)
oxt "15000,17000,34000,27000"
ttg (MlTextGroup
uid 3795,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*220 (Text
uid 3796,0
va (VaSet
font "Arial,8,1"
)
xt "48800,68000,57400,69000"
st "axi_mst_sbus_bridge"
blo "48800,68800"
tm "BdLibraryNameMgr"
)
*221 (Text
uid 3797,0
va (VaSet
font "Arial,8,1"
)
xt "48800,69000,55400,70000"
st "dpram_64_fileio"
blo "48800,69800"
tm "CptNameMgr"
)
*222 (Text
uid 3798,0
va (VaSet
font "Arial,8,1"
)
xt "48800,70000,50600,71000"
st "U_1"
blo "48800,70800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 3799,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 3800,0
text (MLText
uid 3801,0
va (VaSet
font "Courier New,8,0"
)
xt "42000,57400,84000,64600"
st "simulation_g    = true                  ( boolean          )                    
hex_format_g    = true                  ( boolean          )                    
save_filename_g = \"dpram64_dump.txt\"    ( string           )                    
load_filename_g = \"dpram64_dump.txt\"    ( string           )                    
addr_base_a_g   = X\"00000000\"           ( std_logic_vector )                    
addr_base_b_g   = X\"00000000\"           ( std_logic_vector )                    
addr_range_g    = X\"00000100\"           ( std_logic_vector )                    
addr_width_g    = 8                     ( integer          ) --width of address 
data_width_g    = 64                    ( integer          ) --width of data    
"
)
header ""
)
elements [
(GiElement
name "simulation_g"
type "boolean"
value "true"
)
(GiElement
name "hex_format_g"
type "boolean"
value "true"
)
(GiElement
name "save_filename_g"
type "string"
value "\"dpram64_dump.txt\""
)
(GiElement
name "load_filename_g"
type "string"
value "\"dpram64_dump.txt\""
)
(GiElement
name "addr_base_a_g"
type "std_logic_vector"
value "X\"00000000\""
)
(GiElement
name "addr_base_b_g"
type "std_logic_vector"
value "X\"00000000\""
)
(GiElement
name "addr_range_g"
type "std_logic_vector"
value "X\"00000100\""
)
(GiElement
name "addr_width_g"
type "integer"
value "8"
e "--width of address"
)
(GiElement
name "data_width_g"
type "integer"
value "64"
e "--width of data"
)
]
)
viewicon (ZoomableIcon
uid 3802,0
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "42250,73250,43750,74750"
iconName "VhdlFileViewIcon.png"
iconMaskName "VhdlFileViewIcon.msk"
ftype 10
)
ordering 1
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*223 (Wire
uid 453,0
optionalChildren [
*224 (BdJunction
uid 457,0
ps "OnConnectorStrategy"
shape (Circle
uid 458,0
va (VaSet
vasetType 1
)
xt "35600,45600,36400,46400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 454,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,46000,41250,46000"
pts [
"41250,46000"
"26750,46000"
]
)
start &150
end &132
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 455,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 456,0
va (VaSet
)
xt "28000,45000,30600,46000"
st "sbus_i"
blo "28000,45800"
tm "WireNameMgr"
)
)
on &16
)
*225 (Wire
uid 459,0
shape (OrthoPolyLine
uid 460,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "36000,46000,41250,66000"
pts [
"36000,46000"
"36000,66000"
"41250,66000"
]
)
start &224
end &214
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 461,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 462,0
va (VaSet
)
xt "37250,65000,39850,66000"
st "sbus_i"
blo "37250,65800"
tm "WireNameMgr"
)
)
on &16
)
*226 (Wire
uid 463,0
optionalChildren [
*227 (BdJunction
uid 467,0
ps "OnConnectorStrategy"
shape (Circle
uid 468,0
va (VaSet
vasetType 1
)
xt "29600,49600,30400,50400"
radius 400
)
)
*228 (BdJunction
uid 469,0
ps "OnConnectorStrategy"
shape (Circle
uid 470,0
va (VaSet
vasetType 1
)
xt "29600,50600,30400,51400"
radius 400
)
)
*229 (BdJunction
uid 471,0
ps "OnConnectorStrategy"
shape (Circle
uid 472,0
va (VaSet
vasetType 1
)
xt "29600,51600,30400,52400"
radius 400
)
)
]
shape (OrthoPolyLine
uid 464,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,49000,30000,53000"
pts [
"26750,53000"
"30000,53000"
"30000,49000"
"26750,49000"
]
)
start &140
end &135
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 465,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 466,0
va (VaSet
)
xt "28750,52000,33550,53000"
st "sbus_o_null"
blo "28750,52800"
tm "WireNameMgr"
)
)
on &17
)
*230 (Wire
uid 473,0
shape (OrthoPolyLine
uid 474,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,50000,30000,50000"
pts [
"30000,50000"
"26750,50000"
]
)
start &227
end &136
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 475,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 476,0
va (VaSet
)
xt "28750,49000,33550,50000"
st "sbus_o_null"
blo "28750,49800"
tm "WireNameMgr"
)
)
on &17
)
*231 (Wire
uid 477,0
shape (OrthoPolyLine
uid 478,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,51000,30000,51000"
pts [
"30000,51000"
"26750,51000"
]
)
start &228
end &137
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 479,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 480,0
va (VaSet
)
xt "28750,50000,33550,51000"
st "sbus_o_null"
blo "28750,50800"
tm "WireNameMgr"
)
)
on &17
)
*232 (Wire
uid 481,0
shape (OrthoPolyLine
uid 482,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,52000,30000,52000"
pts [
"30000,52000"
"26750,52000"
]
)
start &229
end &138
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 483,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 484,0
va (VaSet
)
xt "28750,51000,33550,52000"
st "sbus_o_null"
blo "28750,51800"
tm "WireNameMgr"
)
)
on &17
)
*233 (Wire
uid 485,0
shape (OrthoPolyLine
uid 486,0
va (VaSet
vasetType 3
)
xt "-87250,71000,-46750,71000"
pts [
"-46750,71000"
"-87250,71000"
]
)
start &190
end &123
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 489,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 490,0
va (VaSet
)
xt "-80000,70000,-73800,71000"
st "M_AXI_BVALID"
blo "-80000,70800"
tm "WireNameMgr"
)
)
on &18
)
*234 (Wire
uid 491,0
shape (OrthoPolyLine
uid 492,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,61000,-46750,61000"
pts [
"-87250,61000"
"-46750,61000"
]
)
start &93
end &201
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 495,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 496,0
va (VaSet
)
xt "-80000,60000,-60200,61000"
st "M_AXI_WSTRB : (C_M00_AXI_DATA_WIDTH/8-1:0)"
blo "-80000,60800"
tm "WireNameMgr"
)
)
on &19
)
*235 (Wire
uid 497,0
shape (OrthoPolyLine
uid 498,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,60000,-46750,60000"
pts [
"-87250,60000"
"-46750,60000"
]
)
start &94
end &198
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 501,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 502,0
va (VaSet
)
xt "-80000,59000,-60800,60000"
st "M_AXI_WDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "-80000,59800"
tm "WireNameMgr"
)
)
on &20
)
*236 (Wire
uid 503,0
shape (OrthoPolyLine
uid 504,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,75000,-46750,75000"
pts [
"-87250,75000"
"-46750,75000"
]
)
start &99
end &163
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 507,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 508,0
va (VaSet
)
xt "-80000,74000,-63400,75000"
st "M_AXI_ARID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "-80000,74800"
tm "WireNameMgr"
)
)
on &21
)
*237 (Wire
uid 509,0
shape (OrthoPolyLine
uid 510,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,53000,-46750,53000"
pts [
"-87250,53000"
"-46750,53000"
]
)
start &84
end &179
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 513,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 514,0
va (VaSet
)
xt "-80000,52000,-70500,53000"
st "M_AXI_AWPROT : (2:0)"
blo "-80000,52800"
tm "WireNameMgr"
)
)
on &22
)
*238 (Wire
uid 515,0
shape (OrthoPolyLine
uid 516,0
va (VaSet
vasetType 3
)
xt "-87250,87000,-46750,87000"
pts [
"-46750,87000"
"-87250,87000"
]
)
start &168
end &119
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 519,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 520,0
va (VaSet
)
xt "-80000,86000,-72700,87000"
st "M_AXI_ARREADY"
blo "-80000,86800"
tm "WireNameMgr"
)
)
on &23
)
*239 (Wire
uid 521,0
shape (OrthoPolyLine
uid 522,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,54000,-46750,54000"
pts [
"-87250,54000"
"-46750,54000"
]
)
start &85
end &180
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 525,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 526,0
va (VaSet
)
xt "-79750,53000,-71150,54000"
st "M_AXI_AWQOS : (3:0)"
blo "-79750,53800"
tm "WireNameMgr"
)
)
on &24
)
*240 (Wire
uid 527,0
shape (OrthoPolyLine
uid 528,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,56000,-46750,56000"
pts [
"-87250,56000"
"-46750,56000"
]
)
start &91
end &184
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 531,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 532,0
va (VaSet
)
xt "-80000,55000,-58900,56000"
st "M_AXI_AWUSER : (C_M00_AXI_AWUSER_WIDTH-1:0)"
blo "-80000,55800"
tm "WireNameMgr"
)
)
on &25
)
*241 (Wire
uid 533,0
shape (OrthoPolyLine
uid 534,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,46000,-46750,46000"
pts [
"-87250,46000"
"-46750,46000"
]
)
start &82
end &176
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 537,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 538,0
va (VaSet
)
xt "-80000,45000,-63300,46000"
st "M_AXI_AWID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "-80000,45800"
tm "WireNameMgr"
)
)
on &26
)
*242 (Wire
uid 539,0
shape (OrthoPolyLine
uid 540,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,92000,-46750,92000"
pts [
"-46750,92000"
"-87250,92000"
]
)
start &195
end &114
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 543,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 544,0
va (VaSet
)
xt "-80000,91000,-71600,92000"
st "M_AXI_RRESP : (1:0)"
blo "-80000,91800"
tm "WireNameMgr"
)
)
on &27
)
*243 (Wire
uid 545,0
shape (OrthoPolyLine
uid 546,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,49000,-46750,49000"
pts [
"-87250,49000"
"-46750,49000"
]
)
start &88
end &183
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 549,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 550,0
va (VaSet
)
xt "-79750,48000,-70750,49000"
st "M_AXI_AWSIZE : (2:0)"
blo "-79750,48800"
tm "WireNameMgr"
)
)
on &28
)
*244 (Wire
uid 551,0
shape (OrthoPolyLine
uid 552,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,48000,-46750,48000"
pts [
"-87250,48000"
"-46750,48000"
]
)
start &89
end &177
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 555,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 556,0
va (VaSet
)
xt "-80000,47000,-71600,48000"
st "M_AXI_AWLEN : (7:0)"
blo "-80000,47800"
tm "WireNameMgr"
)
)
on &29
)
*245 (Wire
uid 557,0
shape (OrthoPolyLine
uid 558,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,50000,-46750,50000"
pts [
"-87250,50000"
"-46750,50000"
]
)
start &87
end &174
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 561,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 562,0
va (VaSet
)
xt "-80000,49000,-70000,50000"
st "M_AXI_AWBURST : (1:0)"
blo "-80000,49800"
tm "WireNameMgr"
)
)
on &30
)
*246 (Wire
uid 563,0
shape (OrthoPolyLine
uid 564,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,90000,-46750,90000"
pts [
"-46750,90000"
"-87250,90000"
]
)
start &192
end &113
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 567,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 568,0
va (VaSet
)
xt "-80000,89000,-63900,90000"
st "M_AXI_RID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "-80000,89800"
tm "WireNameMgr"
)
)
on &31
)
*247 (Wire
uid 569,0
shape (OrthoPolyLine
uid 570,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,52000,-46750,52000"
pts [
"-87250,52000"
"-46750,52000"
]
)
start &86
end &175
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 573,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 574,0
va (VaSet
)
xt "-80000,51000,-69900,52000"
st "M_AXI_AWCACHE : (3:0)"
blo "-80000,51800"
tm "WireNameMgr"
)
)
on &32
)
*248 (Wire
uid 575,0
shape (OrthoPolyLine
uid 576,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,94000,-46750,94000"
pts [
"-46750,94000"
"-87250,94000"
]
)
start &196
end &116
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 579,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 580,0
va (VaSet
)
xt "-80000,93000,-60100,94000"
st "M_AXI_RUSER : (C_M00_AXI_RUSER_WIDTH-1:0)"
blo "-80000,93800"
tm "WireNameMgr"
)
)
on &33
)
*249 (Wire
uid 581,0
shape (OrthoPolyLine
uid 582,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,91000,-46750,91000"
pts [
"-46750,91000"
"-87250,91000"
]
)
start &191
end &115
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 585,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 586,0
va (VaSet
)
xt "-80000,90000,-60900,91000"
st "M_AXI_RDATA : (C_M00_AXI_DATA_WIDTH-1:0)"
blo "-80000,90800"
tm "WireNameMgr"
)
)
on &34
)
*250 (Wire
uid 587,0
shape (OrthoPolyLine
uid 588,0
va (VaSet
vasetType 3
)
xt "-87250,65000,-46750,65000"
pts [
"-46750,65000"
"-87250,65000"
]
)
start &200
end &120
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 591,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 592,0
va (VaSet
)
xt "-80000,64000,-73100,65000"
st "M_AXI_WREADY"
blo "-80000,64800"
tm "WireNameMgr"
)
)
on &35
)
*251 (Wire
uid 593,0
shape (OrthoPolyLine
uid 594,0
va (VaSet
vasetType 3
)
xt "-87250,58000,-46750,58000"
pts [
"-46750,58000"
"-87250,58000"
]
)
start &181
end &125
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 597,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 598,0
va (VaSet
)
xt "-80000,57000,-72600,58000"
st "M_AXI_AWREADY"
blo "-80000,57800"
tm "WireNameMgr"
)
)
on &36
)
*252 (Wire
uid 599,0
shape (OrthoPolyLine
uid 600,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,79000,-46750,79000"
pts [
"-87250,79000"
"-46750,79000"
]
)
start &103
end &160
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 603,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 604,0
va (VaSet
)
xt "-80000,78000,-70100,79000"
st "M_AXI_ARBURST : (1:0)"
blo "-80000,78800"
tm "WireNameMgr"
)
)
on &37
)
*253 (Wire
uid 605,0
shape (OrthoPolyLine
uid 606,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,78000,-46750,78000"
pts [
"-87250,78000"
"-46750,78000"
]
)
start &101
end &170
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 609,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 610,0
va (VaSet
)
xt "-79750,77000,-70850,78000"
st "M_AXI_ARSIZE : (2:0)"
blo "-79750,77800"
tm "WireNameMgr"
)
)
on &38
)
*254 (Wire
uid 611,0
shape (OrthoPolyLine
uid 612,0
va (VaSet
vasetType 3
)
xt "-87250,64000,-46750,64000"
pts [
"-87250,64000"
"-46750,64000"
]
)
start &96
end &203
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 615,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 616,0
va (VaSet
)
xt "-80000,63000,-73600,64000"
st "M_AXI_WVALID"
blo "-80000,63800"
tm "WireNameMgr"
)
)
on &39
)
*255 (Wire
uid 617,0
shape (OrthoPolyLine
uid 618,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,69000,-46750,69000"
pts [
"-46750,69000"
"-87250,69000"
]
)
start &188
end &121
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 621,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 622,0
va (VaSet
)
xt "-80000,68000,-71700,69000"
st "M_AXI_BRESP : (1:0)"
blo "-80000,68800"
tm "WireNameMgr"
)
)
on &40
)
*256 (Wire
uid 623,0
shape (OrthoPolyLine
uid 624,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,81000,-46750,81000"
pts [
"-87250,81000"
"-46750,81000"
]
)
start &104
end &161
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 627,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 628,0
va (VaSet
)
xt "-80000,80000,-70000,81000"
st "M_AXI_ARCACHE : (3:0)"
blo "-80000,80800"
tm "WireNameMgr"
)
)
on &41
)
*257 (Wire
uid 629,0
shape (OrthoPolyLine
uid 630,0
va (VaSet
vasetType 3
)
xt "-87250,93000,-46750,93000"
pts [
"-46750,93000"
"-87250,93000"
]
)
start &193
end &117
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 633,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 634,0
va (VaSet
)
xt "-80000,92000,-74000,93000"
st "M_AXI_RLAST"
blo "-80000,92800"
tm "WireNameMgr"
)
)
on &42
)
*258 (Wire
uid 635,0
shape (OrthoPolyLine
uid 636,0
va (VaSet
vasetType 3
)
xt "-87250,95000,-46750,95000"
pts [
"-46750,95000"
"-87250,95000"
]
)
start &197
end &118
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 639,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 640,0
va (VaSet
)
xt "-80000,94000,-73700,95000"
st "M_AXI_RVALID"
blo "-80000,94800"
tm "WireNameMgr"
)
)
on &43
)
*259 (Wire
uid 641,0
shape (OrthoPolyLine
uid 642,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,85000,-46750,85000"
pts [
"-87250,85000"
"-46750,85000"
]
)
start &108
end &171
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 645,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 646,0
va (VaSet
)
xt "-80000,84000,-59100,85000"
st "M_AXI_ARUSER : (C_M00_AXI_ARUSER_WIDTH-1:0)"
blo "-80000,84800"
tm "WireNameMgr"
)
)
on &44
)
*260 (Wire
uid 647,0
shape (OrthoPolyLine
uid 648,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,82000,-46750,82000"
pts [
"-87250,82000"
"-46750,82000"
]
)
start &106
end &166
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 651,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 652,0
va (VaSet
)
xt "-79750,81000,-70350,82000"
st "M_AXI_ARPROT : (2:0)"
blo "-79750,81800"
tm "WireNameMgr"
)
)
on &45
)
*261 (Wire
uid 653,0
shape (OrthoPolyLine
uid 654,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,83000,-46750,83000"
pts [
"-87250,83000"
"-46750,83000"
]
)
start &107
end &167
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 657,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 658,0
va (VaSet
)
xt "-79750,82000,-71250,83000"
st "M_AXI_ARQOS : (3:0)"
blo "-79750,82800"
tm "WireNameMgr"
)
)
on &46
)
*262 (Wire
uid 659,0
shape (OrthoPolyLine
uid 660,0
va (VaSet
vasetType 3
)
xt "-87250,51000,-46750,51000"
pts [
"-87250,51000"
"-46750,51000"
]
)
start &90
end &178
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 663,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 664,0
va (VaSet
)
xt "-80000,50000,-73200,51000"
st "M_AXI_AWLOCK"
blo "-80000,50800"
tm "WireNameMgr"
)
)
on &47
)
*263 (Wire
uid 665,0
shape (OrthoPolyLine
uid 666,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,70000,-46750,70000"
pts [
"-46750,70000"
"-87250,70000"
]
)
start &189
end &124
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 669,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 670,0
va (VaSet
)
xt "-80000,69000,-60300,70000"
st "M_AXI_BUSER : (C_M00_AXI_BUSER_WIDTH-1:0)"
blo "-80000,69800"
tm "WireNameMgr"
)
)
on &48
)
*264 (Wire
uid 671,0
shape (OrthoPolyLine
uid 672,0
va (VaSet
vasetType 3
)
xt "-87250,62000,-46750,62000"
pts [
"-87250,62000"
"-46750,62000"
]
)
start &95
end &199
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 675,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 676,0
va (VaSet
)
xt "-80000,61000,-73900,62000"
st "M_AXI_WLAST"
blo "-80000,61800"
tm "WireNameMgr"
)
)
on &49
)
*265 (Wire
uid 677,0
shape (OrthoPolyLine
uid 678,0
va (VaSet
vasetType 3
)
xt "-87250,80000,-46750,80000"
pts [
"-87250,80000"
"-46750,80000"
]
)
start &105
end &165
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 681,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 682,0
va (VaSet
)
xt "-80000,79000,-73300,80000"
st "M_AXI_ARLOCK"
blo "-80000,79800"
tm "WireNameMgr"
)
)
on &50
)
*266 (Wire
uid 683,0
shape (OrthoPolyLine
uid 684,0
va (VaSet
vasetType 3
)
xt "-87250,96000,-46750,96000"
pts [
"-87250,96000"
"-46750,96000"
]
)
start &112
end &194
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 687,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 688,0
va (VaSet
)
xt "-80000,95000,-73200,96000"
st "M_AXI_RREADY"
blo "-80000,95800"
tm "WireNameMgr"
)
)
on &51
)
*267 (Wire
uid 689,0
shape (OrthoPolyLine
uid 690,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,68000,-46750,68000"
pts [
"-46750,68000"
"-87250,68000"
]
)
start &186
end &122
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 693,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 694,0
va (VaSet
)
xt "-80000,67000,-64000,68000"
st "M_AXI_BID : (C_M00_AXI_ID_WIDTH-1:0)"
blo "-80000,67800"
tm "WireNameMgr"
)
)
on &52
)
*268 (Wire
uid 695,0
shape (OrthoPolyLine
uid 696,0
va (VaSet
vasetType 3
)
xt "-87250,57000,-46750,57000"
pts [
"-87250,57000"
"-46750,57000"
]
)
start &92
end &185
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 699,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 700,0
va (VaSet
)
xt "-80000,56000,-73100,57000"
st "M_AXI_AWVALID"
blo "-80000,56800"
tm "WireNameMgr"
)
)
on &53
)
*269 (Wire
uid 701,0
shape (OrthoPolyLine
uid 702,0
va (VaSet
vasetType 3
)
xt "-87250,86000,-46750,86000"
pts [
"-87250,86000"
"-46750,86000"
]
)
start &109
end &172
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 705,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 706,0
va (VaSet
)
xt "-80000,85000,-73200,86000"
st "M_AXI_ARVALID"
blo "-80000,85800"
tm "WireNameMgr"
)
)
on &54
)
*270 (Wire
uid 707,0
shape (OrthoPolyLine
uid 708,0
va (VaSet
vasetType 3
)
xt "-87250,72000,-46750,72000"
pts [
"-87250,72000"
"-46750,72000"
]
)
start &98
end &187
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 711,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 712,0
va (VaSet
)
xt "-80000,71000,-73300,72000"
st "M_AXI_BREADY"
blo "-80000,71800"
tm "WireNameMgr"
)
)
on &55
)
*271 (Wire
uid 713,0
shape (OrthoPolyLine
uid 714,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,77000,-46750,77000"
pts [
"-87250,77000"
"-46750,77000"
]
)
start &102
end &164
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 717,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 718,0
va (VaSet
)
xt "-80000,76000,-71700,77000"
st "M_AXI_ARLEN : (7:0)"
blo "-80000,76800"
tm "WireNameMgr"
)
)
on &56
)
*272 (Wire
uid 719,0
shape (OrthoPolyLine
uid 720,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87250,63000,-46750,63000"
pts [
"-87250,63000"
"-46750,63000"
]
)
start &97
end &202
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 724,0
va (VaSet
)
xt "-80000,62000,-59900,63000"
st "M_AXI_WUSER : (C_M00_AXI_WUSER_WIDTH-1:0)"
blo "-80000,62800"
tm "WireNameMgr"
)
)
on &57
)
*273 (Wire
uid 725,0
shape (OrthoPolyLine
uid 726,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,100000,-46750,100000"
pts [
"-54000,100000"
"-46750,100000"
]
)
start &110
end &182
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 729,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 730,0
va (VaSet
isHidden 1
)
xt "-53000,99000,-45400,100000"
st "S_AXI_AWREGION"
blo "-53000,99800"
tm "WireNameMgr"
)
)
on &58
)
*274 (Wire
uid 731,0
shape (OrthoPolyLine
uid 732,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-54000,99000,-46750,99000"
pts [
"-54000,99000"
"-46750,99000"
]
)
start &111
end &169
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 735,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 736,0
va (VaSet
isHidden 1
)
xt "-50000,98000,-42500,99000"
st "S_AXI_ARREGION"
blo "-50000,98800"
tm "WireNameMgr"
)
)
on &59
)
*275 (Wire
uid 737,0
shape (OrthoPolyLine
uid 738,0
va (VaSet
vasetType 3
)
xt "-2250,92000,5000,92000"
pts [
"-2250,92000"
"5000,92000"
]
)
start &204
es 0
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 741,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 742,0
va (VaSet
)
xt "-250,91000,1050,92000"
st "clk"
blo "-250,91800"
tm "WireNameMgr"
)
)
on &60
)
*276 (Wire
uid 743,0
shape (OrthoPolyLine
uid 744,0
va (VaSet
vasetType 3
)
xt "-2250,91000,5000,91000"
pts [
"-2250,91000"
"5000,91000"
]
)
start &205
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 748,0
va (VaSet
)
xt "-250,90000,1850,91000"
st "reset"
blo "-250,90800"
tm "WireNameMgr"
)
)
on &61
)
*277 (Wire
uid 749,0
shape (OrthoPolyLine
uid 750,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2250,46000,12250,46000"
pts [
"-2250,46000"
"12250,46000"
]
)
start &206
end &131
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 751,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 752,0
va (VaSet
)
xt "4000,45000,8700,46000"
st "sbus_i_mux"
blo "4000,45800"
tm "WireNameMgr"
)
)
on &62
)
*278 (Wire
uid 753,0
shape (OrthoPolyLine
uid 754,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-2250,47000,12250,47000"
pts [
"12250,47000"
"-2250,47000"
]
)
start &139
end &207
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 755,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 756,0
va (VaSet
)
xt "4000,46000,8900,47000"
st "sbus_o_mux"
blo "4000,46800"
tm "WireNameMgr"
)
)
on &63
)
*279 (Wire
uid 757,0
shape (OrthoPolyLine
uid 758,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-66000,47000,-46750,47000"
pts [
"-66000,47000"
"-46750,47000"
]
)
end &173
sat 16
eat 32
sty 1
sl "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 761,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 762,0
va (VaSet
)
xt "-65000,46000,-46100,47000"
st "M_AXI_AWADDR(C_S00_AXI_ADDR_WIDTH-1:0)"
blo "-65000,46800"
tm "WireNameMgr"
)
)
on &64
)
*280 (Wire
uid 763,0
shape (OrthoPolyLine
uid 764,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-63000,76000,-46750,76000"
pts [
"-63000,76000"
"-46750,76000"
]
)
end &159
sat 16
eat 32
sty 1
sl "(C_S00_AXI_ADDR_WIDTH-1 downto 0)"
stc 0
st 0
sf 1
si 0
tg (WTG
uid 767,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 768,0
va (VaSet
)
xt "-66000,75000,-47200,76000"
st "M_AXI_ARADDR(C_S00_AXI_ADDR_WIDTH-1:0)"
blo "-66000,75800"
tm "WireNameMgr"
)
)
on &65
)
*281 (Wire
uid 769,0
shape (OrthoPolyLine
uid 770,0
va (VaSet
vasetType 3
)
xt "38000,53000,41250,53000"
pts [
"38000,53000"
"41250,53000"
]
)
end &145
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 773,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 774,0
va (VaSet
)
xt "39000,52000,41100,53000"
st "reset"
blo "39000,52800"
tm "WireNameMgr"
)
)
on &61
)
*282 (Wire
uid 775,0
shape (OrthoPolyLine
uid 776,0
va (VaSet
vasetType 3
)
xt "38000,54000,41250,54000"
pts [
"38000,54000"
"41250,54000"
]
)
end &148
sat 16
eat 32
st 0
sf 1
si 0
tg (WTG
uid 779,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 780,0
va (VaSet
)
xt "39000,53000,40300,54000"
st "clk"
blo "39000,53800"
tm "WireNameMgr"
)
)
on &60
)
*283 (Wire
uid 781,0
shape (OrthoPolyLine
uid 782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,47000,41250,47000"
pts [
"41250,47000"
"26750,47000"
]
)
start &151
end &133
sat 32
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 783,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 784,0
va (VaSet
)
xt "28000,46000,31600,47000"
st "sbus_o_0"
blo "28000,46800"
tm "WireNameMgr"
)
)
on &66
)
*284 (Wire
uid 785,0
shape (OrthoPolyLine
uid 786,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,46000,87000,46000"
pts [
"55750,46000"
"87000,46000"
]
)
start &146
end &12
sat 32
eat 1
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 789,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 790,0
va (VaSet
)
xt "58000,45000,61400,46000"
st "reg_dout"
blo "58000,45800"
tm "WireNameMgr"
)
)
on &67
)
*285 (Wire
uid 791,0
shape (OrthoPolyLine
uid 792,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "55750,47000,87000,47000"
pts [
"87000,47000"
"55750,47000"
]
)
start &12
end &147
sat 2
eat 32
sty 1
stc 0
st 0
si 0
tg (WTG
uid 795,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 796,0
va (VaSet
)
xt "58000,46000,61000,47000"
st "reg_din"
blo "58000,46800"
tm "WireNameMgr"
)
)
on &68
)
*286 (Wire
uid 797,0
shape (OrthoPolyLine
uid 798,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "69000,54000,75000,54000"
pts [
"69000,54000"
"75000,54000"
]
)
sat 16
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 804,0
va (VaSet
)
xt "69000,53000,74300,54000"
st "header : (2:0)"
blo "69000,53800"
tm "WireNameMgr"
)
)
on &69
)
*287 (Wire
uid 805,0
shape (OrthoPolyLine
uid 806,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,48000,106000,48000"
pts [
"95000,48000"
"106000,48000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 811,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 812,0
va (VaSet
)
xt "97000,47000,102400,48000"
st "reg00 : (63:0)"
blo "97000,47800"
tm "WireNameMgr"
)
)
on &70
)
*288 (Wire
uid 813,0
shape (OrthoPolyLine
uid 814,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,49000,106000,49000"
pts [
"95000,49000"
"106000,49000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 820,0
va (VaSet
)
xt "97000,48000,102400,49000"
st "reg01 : (63:0)"
blo "97000,48800"
tm "WireNameMgr"
)
)
on &71
)
*289 (Wire
uid 821,0
shape (OrthoPolyLine
uid 822,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,50000,106000,50000"
pts [
"95000,50000"
"106000,50000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 827,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 828,0
va (VaSet
)
xt "97000,49000,102400,50000"
st "reg02 : (63:0)"
blo "97000,49800"
tm "WireNameMgr"
)
)
on &72
)
*290 (Wire
uid 829,0
shape (OrthoPolyLine
uid 830,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,51000,106000,51000"
pts [
"95000,51000"
"106000,51000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 836,0
va (VaSet
)
xt "97000,50000,102400,51000"
st "reg03 : (63:0)"
blo "97000,50800"
tm "WireNameMgr"
)
)
on &73
)
*291 (Wire
uid 837,0
shape (OrthoPolyLine
uid 838,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,52000,106000,52000"
pts [
"95000,52000"
"106000,52000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 843,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 844,0
va (VaSet
)
xt "97000,51000,102400,52000"
st "reg04 : (63:0)"
blo "97000,51800"
tm "WireNameMgr"
)
)
on &74
)
*292 (Wire
uid 845,0
shape (OrthoPolyLine
uid 846,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "95000,53000,106000,53000"
pts [
"95000,53000"
"106000,53000"
]
)
start &12
sat 2
eat 16
sty 1
st 0
sf 1
si 0
tg (WTG
uid 851,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 852,0
va (VaSet
)
xt "97000,52000,102400,53000"
st "reg08 : (63:0)"
blo "97000,52800"
tm "WireNameMgr"
)
)
on &75
)
*293 (Wire
uid 853,0
shape (OrthoPolyLine
uid 854,0
va (VaSet
vasetType 3
)
xt "36000,73000,41250,73000"
pts [
"41250,73000"
"36000,73000"
]
)
start &212
sat 32
eat 16
st 0
sf 1
si 0
tg (WTG
uid 857,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 858,0
va (VaSet
)
xt "38000,72000,39300,73000"
st "clk"
blo "38000,72800"
tm "WireNameMgr"
)
)
on &60
)
*294 (Wire
uid 859,0
shape (OrthoPolyLine
uid 860,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "61750,66000,68000,66000"
pts [
"68000,66000"
"61750,66000"
]
)
end &215
sat 16
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 863,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 864,0
va (VaSet
)
xt "63000,65000,67600,66000"
st "s64bus_i_b"
blo "63000,65800"
tm "WireNameMgr"
)
)
on &76
)
*295 (Wire
uid 865,0
shape (OrthoPolyLine
uid 866,0
va (VaSet
vasetType 3
)
xt "-87000,44000,-46750,44000"
pts [
"-46750,44000"
"-87000,44000"
]
)
start &162
end &80
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 869,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 870,0
va (VaSet
)
xt "-80000,43000,-73800,44000"
st "s00_axi_aresetn"
blo "-80000,43800"
tm "WireNameMgr"
)
)
on &77
)
*296 (Wire
uid 871,0
shape (OrthoPolyLine
uid 872,0
va (VaSet
vasetType 3
)
xt "-87000,43000,-46750,43000"
pts [
"-46750,43000"
"-87000,43000"
]
)
start &158
end &81
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 876,0
va (VaSet
)
xt "-80000,42000,-75000,43000"
st "s00_axi_aclk"
blo "-80000,42800"
tm "WireNameMgr"
)
)
on &78
)
*297 (Wire
uid 877,0
shape (OrthoPolyLine
uid 878,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "26750,48000,41250,67000"
pts [
"41250,67000"
"35000,67000"
"35000,48000"
"26750,48000"
]
)
start &216
end &134
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
uid 879,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 880,0
va (VaSet
)
xt "36250,66000,39850,67000"
st "sbus_o_a"
blo "36250,66800"
tm "WireNameMgr"
)
)
on &79
)
*298 (Wire
uid 1512,0
shape (OrthoPolyLine
uid 1513,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-87000,47000,-67750,47000"
pts [
"-87000,47000"
"-67750,47000"
]
)
start &83
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1518,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1519,0
va (VaSet
)
xt "-86000,46000,-79000,47000"
st "M_AXI_AWADDR"
blo "-86000,46800"
tm "WireNameMgr"
)
)
on &64
)
*299 (Wire
uid 1520,0
shape (OrthoPolyLine
uid 1521,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "-96000,76000,-74750,76000"
pts [
"-96000,76000"
"-74750,76000"
]
)
start &100
ss 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1526,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1527,0
va (VaSet
)
xt "-96000,75000,-89100,76000"
st "M_AXI_ARADDR"
blo "-96000,75800"
tm "WireNameMgr"
)
)
on &65
)
*300 (Wire
uid 1749,0
shape (OrthoPolyLine
uid 1750,0
va (VaSet
vasetType 3
)
xt "37000,70000,41250,70000"
pts [
"37000,70000"
"41250,70000"
]
)
start &127
end &218
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
uid 1753,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1754,0
va (VaSet
font "arial,8,0"
)
xt "39000,69000,42300,70000"
st "save2file"
blo "39000,69800"
tm "WireNameMgr"
)
)
on &126
)
*301 (Wire
uid 1962,0
shape (OrthoPolyLine
uid 1963,0
va (VaSet
vasetType 3
)
xt "37000,69000,41250,69000"
pts [
"37000,69000"
"41250,69000"
]
)
start &129
end &219
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1965,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "39000,68000,42800,69000"
st "load2mem"
blo "39000,68800"
tm "WireNameMgr"
)
)
on &128
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *302 (PackageList
uid 41,0
stg "VerticalLayoutStrategy"
textVec [
*303 (Text
uid 42,0
va (VaSet
font "arial,8,1"
)
xt "0,0,5400,1000"
st "Package List"
blo "0,800"
)
*304 (MLText
uid 43,0
va (VaSet
font "arial,8,0"
)
xt "0,1000,11800,7000"
st "LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
library work;
use work.busdef.ALL;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 44,0
stg "VerticalLayoutStrategy"
textVec [
*305 (Text
uid 45,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,0,28100,1000"
st "Compiler Directives"
blo "20000,800"
)
*306 (Text
uid 46,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,1000,29600,2000"
st "Pre-module directives:"
blo "20000,1800"
)
*307 (MLText
uid 47,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,2000,27600,4000"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*308 (Text
uid 48,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,4000,30100,5000"
st "Post-module directives:"
blo "20000,4800"
)
*309 (MLText
uid 49,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*310 (Text
uid 50,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "20000,5000,29900,6000"
st "End-module directives:"
blo "20000,5800"
)
*311 (MLText
uid 51,0
va (VaSet
isHidden 1
font "arial,8,0"
)
xt "20000,6000,20000,6000"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1920,0,3458,864"
viewArea "-4800,40300,86900,89860"
cachedDiagramExtent "-105900,-6000,205500,106600"
hasePageBreakOrigin 1
pageBreakOrigin "-146000,-49000"
lastUid 3877,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultRequirementText (RequirementText
shape (ZoomableIcon
layer 0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,0,32768"
)
xt "0,0,1500,1750"
iconName "reqTracerRequirement.bmp"
iconMaskName "reqTracerRequirement.msk"
)
autoResize 1
text (MLText
va (VaSet
fg "0,0,32768"
font "arial,8,0"
)
xt "500,2150,1400,3150"
st "
Text
"
tm "RequirementText"
wrapOption 3
visibleHeight 1350
visibleWidth 1100
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "arial,8,1"
)
xt "1000,1000,3800,2000"
st "Panel0"
blo "1000,1800"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*312 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,3500,5800,4500"
st "<library>"
blo "2200,4300"
tm "BdLibraryNameMgr"
)
*313 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,4500,5600,5500"
st "<block>"
blo "2200,5300"
tm "BlkNameMgr"
)
*314 (Text
va (VaSet
font "arial,8,1"
)
xt "2200,5500,4000,6500"
st "U_0"
blo "2200,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "2200,13500,2200,13500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*315 (Text
va (VaSet
font "arial,8,1"
)
xt "550,3500,3450,4500"
st "Library"
blo "550,4300"
)
*316 (Text
va (VaSet
font "arial,8,1"
)
xt "550,4500,7450,5500"
st "MWComponent"
blo "550,5300"
)
*317 (Text
va (VaSet
font "arial,8,1"
)
xt "550,5500,2350,6500"
st "U_0"
blo "550,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6450,1500,-6450,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*318 (Text
va (VaSet
font "arial,8,1"
)
xt "900,3500,3800,4500"
st "Library"
blo "900,4300"
tm "BdLibraryNameMgr"
)
*319 (Text
va (VaSet
font "arial,8,1"
)
xt "900,4500,7100,5500"
st "SaComponent"
blo "900,5300"
tm "CptNameMgr"
)
*320 (Text
va (VaSet
font "arial,8,1"
)
xt "900,5500,2700,6500"
st "U_0"
blo "900,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6100,1500,-6100,1500"
)
header ""
)
elements [
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*321 (Text
va (VaSet
font "arial,8,1"
)
xt "500,3500,3400,4500"
st "Library"
blo "500,4300"
)
*322 (Text
va (VaSet
font "arial,8,1"
)
xt "500,4500,7500,5500"
st "VhdlComponent"
blo "500,5300"
)
*323 (Text
va (VaSet
font "arial,8,1"
)
xt "500,5500,2300,6500"
st "U_0"
blo "500,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6500,1500,-6500,1500"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-450,0,8450,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
va (VaSet
font "arial,8,1"
)
xt "50,3500,2950,4500"
st "Library"
blo "50,4300"
)
*325 (Text
va (VaSet
font "arial,8,1"
)
xt "50,4500,7950,5500"
st "VerilogComponent"
blo "50,5300"
)
*326 (Text
va (VaSet
font "arial,8,1"
)
xt "50,5500,1850,6500"
st "U_0"
blo "50,6300"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "Courier New,8,0"
)
xt "-6950,1500,-6950,1500"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*327 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,4000,4850,5000"
st "eb1"
blo "3150,4800"
tm "HdlTextNameMgr"
)
*328 (Text
va (VaSet
font "arial,8,1"
)
xt "3150,5000,3950,6000"
st "1"
blo "3150,5800"
tm "HdlTextNumberMgr"
)
]
)
viewicon (ZoomableIcon
sl 0
va (VaSet
vasetType 1
fg "49152,49152,49152"
)
xt "0,0,1500,1500"
iconName "UnknownFile.png"
iconMaskName "UnknownFile.msk"
)
viewiconposition 0
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "arial,8,0"
)
xt "200,200,2100,1200"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "arial,8,1"
)
xt "-500,-500,500,500"
st "G"
blo "-500,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,1900,1000"
st "sig0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,2400,1000"
st "dbus0"
blo "0,800"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "arial,8,0"
)
xt "0,0,3000,1000"
st "bundle0"
blo "0,800"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "arial,8,0"
)
xt "0,1000,1000,2000"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "arial,8,0"
)
)
second (MLText
va (VaSet
font "arial,8,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,12500,-100"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*329 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*330 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 3
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "arial,8,0"
)
xt "0,-1100,7300,-100"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1250,1450"
)
num (Text
va (VaSet
font "arial,8,0"
)
xt "250,250,1050,1250"
st "1"
blo "250,1050"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*331 (Text
va (VaSet
font "arial,8,1"
)
xt "14100,20000,22000,21000"
st "Frame Declarations"
blo "14100,20800"
)
*332 (MLText
va (VaSet
font "arial,8,0"
)
xt "14100,21000,14100,21000"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
font "arial,8,0"
)
xt "0,750,1800,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "Courier New,8,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "arial,8,1"
)
xt "153000,-6000,158400,-5000"
st "Declarations"
blo "153000,-5200"
)
portLabel (Text
uid 3,0
va (VaSet
font "arial,8,1"
)
xt "153000,-5000,155700,-4000"
st "Ports:"
blo "153000,-4200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "153000,-6000,156800,-5000"
st "Pre User:"
blo "153000,-5200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "153000,-6000,153000,-6000"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "arial,8,1"
)
xt "153000,91200,160100,92200"
st "Diagram Signals:"
blo "153000,92000"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "arial,8,1"
)
xt "153000,-6000,157700,-5000"
st "Post User:"
blo "153000,-5200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "Courier New,8,0"
)
xt "153000,-6000,153000,-6000"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 66,0
usingSuid 1
emptyRow *333 (LEmptyRow
)
uid 54,0
optionalChildren [
*334 (RefLabelRowHdr
)
*335 (TitleRowHdr
)
*336 (FilterRowHdr
)
*337 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*338 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*339 (GroupColHdr
tm "GroupColHdrMgr"
)
*340 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*341 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*342 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*343 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*344 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*345 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*346 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i"
t "s64bus_i_t"
o 61
suid 1,0
)
)
uid 1321,0
)
*347 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_null"
t "s64bus_o_t"
o 66
suid 2,0
)
)
uid 1323,0
)
*348 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BVALID"
t "std_logic"
prec "-- Write response valid. This signal indicates that the
  -- channel is signaling a valid write response."
preAdd 0
posAdd 0
o 41
suid 3,0
)
)
uid 1325,0
)
*349 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_WSTRB"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH/8-1 downto 0)"
prec "-- Write strobes. This signal indicates which byte
  -- lanes hold valid data. There is one write strobe
  -- bit for each eight bits of the write data bus."
preAdd 0
posAdd 0
o 27
suid 4,0
)
)
uid 1327,0
)
*350 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_WDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Interface Write Data."
preAdd 0
posAdd 0
o 25
suid 5,0
)
)
uid 1329,0
)
*351 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Read Address."
preAdd 0
posAdd 0
o 4
suid 6,0
)
)
uid 1331,0
)
*352 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 18
suid 7,0
)
)
uid 1333,0
)
*353 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_ARREADY"
t "std_logic"
prec "-- Read address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 36
suid 8,0
)
)
uid 1335,0
)
*354 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each write transaction."
preAdd 0
posAdd 0
o 19
suid 9,0
)
)
uid 1337,0
)
*355 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWUSER"
t "std_logic_vector"
b "(C_M00_AXI_AWUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write address channel."
preAdd 0
posAdd 0
o 21
suid 10,0
)
)
uid 1339,0
)
*356 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address ID"
preAdd 0
posAdd 0
o 15
suid 11,0
)
)
uid 1341,0
)
*357 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Read response. This signal indicates the status of the read transfer"
preAdd 0
posAdd 0
o 45
suid 12,0
)
)
uid 1343,0
)
*358 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 20
suid 13,0
)
)
uid 1345,0
)
*359 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 16
suid 14,0
)
)
uid 1347,0
)
*360 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 13
suid 15,0
)
)
uid 1349,0
)
*361 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Read ID tag. This signal is the identification tag
  -- for the read data group of signals generated by the slave."
preAdd 0
posAdd 0
o 43
suid 16,0
)
)
uid 1351,0
)
*362 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 14
suid 17,0
)
)
uid 1353,0
)
*363 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RUSER"
t "std_logic_vector"
b "(C_M00_AXI_RUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 46
suid 18,0
)
)
uid 1355,0
)
*364 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RDATA"
t "std_logic_vector"
b "(C_M00_AXI_DATA_WIDTH-1 downto 0)"
prec "-- Master Read Data"
preAdd 0
posAdd 0
o 42
suid 19,0
)
)
uid 1357,0
)
*365 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_WREADY"
t "std_logic"
prec "-- Write ready. This signal indicates that the slave
  -- can accept the write data."
preAdd 0
posAdd 0
o 48
suid 20,0
)
)
uid 1359,0
)
*366 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_AWREADY"
t "std_logic"
prec "-- Write address ready. This signal indicates that
  -- the slave is ready to accept an address and associated control signals"
preAdd 0
posAdd 0
o 37
suid 21,0
)
)
uid 1361,0
)
*367 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARBURST"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Burst type. The burst type and the size information,
  -- determine how the address for each transfer within the burst is calculated."
preAdd 0
posAdd 0
o 2
suid 22,0
)
)
uid 1363,0
)
*368 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARSIZE"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Burst size. This signal indicates the size of each transfer in the burst"
preAdd 0
posAdd 0
o 9
suid 23,0
)
)
uid 1365,0
)
*369 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_WVALID"
t "std_logic"
prec "-- Write valid. This signal indicates that valid write
  -- data and strobes are available"
preAdd 0
posAdd 0
o 29
suid 24,0
)
)
uid 1367,0
)
*370 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BRESP"
t "std_logic_vector"
b "(1 downto 0)"
prec "-- Write response. This signal indicates the status of the write transaction."
preAdd 0
posAdd 0
o 39
suid 25,0
)
)
uid 1369,0
)
*371 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARCACHE"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Memory type. This signal indicates how transactions
  -- are required to progress through a system."
preAdd 0
posAdd 0
o 3
suid 26,0
)
)
uid 1371,0
)
*372 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RLAST"
t "std_logic"
prec "-- Read last. This signal indicates the last transfer in a read burst"
preAdd 0
posAdd 0
o 44
suid 27,0
)
)
uid 1373,0
)
*373 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_RVALID"
t "std_logic"
prec "-- Read valid. This signal indicates that the channel
  -- is signaling the required read data."
preAdd 0
posAdd 0
o 47
suid 28,0
)
)
uid 1375,0
)
*374 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARUSER"
t "std_logic_vector"
b "(C_M00_AXI_ARUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the read address channel."
preAdd 0
posAdd 0
o 10
suid 29,0
)
)
uid 1377,0
)
*375 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARPROT"
t "std_logic_vector"
b "(2 downto 0)"
prec "-- Protection type. This signal indicates the privilege
  -- and security level of the transaction, and whether
  -- the transaction is a data access or an instruction access."
preAdd 0
posAdd 0
o 7
suid 30,0
)
)
uid 1379,0
)
*376 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARQOS"
t "std_logic_vector"
b "(3 downto 0)"
prec "-- Quality of Service, QoS identifier sent for each read transaction"
preAdd 0
posAdd 0
o 8
suid 31,0
)
)
uid 1381,0
)
*377 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 17
suid 32,0
)
)
uid 1383,0
)
*378 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BUSER"
t "std_logic_vector"
b "(C_M00_AXI_BUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write response channel"
preAdd 0
posAdd 0
o 40
suid 33,0
)
)
uid 1385,0
)
*379 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_WLAST"
t "std_logic"
prec "-- Write last. This signal indicates the last transfer in a write burst."
preAdd 0
posAdd 0
o 26
suid 34,0
)
)
uid 1387,0
)
*380 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARLOCK"
t "std_logic"
prec "-- Lock type. Provides additional information about the
  -- atomic characteristics of the transfer."
preAdd 0
posAdd 0
o 6
suid 35,0
)
)
uid 1389,0
)
*381 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_RREADY"
t "std_logic"
prec "-- Read ready. This signal indicates that the master can
  -- accept the read data and response information."
preAdd 0
posAdd 0
o 24
suid 36,0
)
)
uid 1391,0
)
*382 (LeafLogPort
port (LogicalPort
lang 2
m 1
decl (Decl
n "M_AXI_BID"
t "std_logic_vector"
b "(C_M00_AXI_ID_WIDTH-1 downto 0)"
prec "-- Master Interface Write Response."
preAdd 0
posAdd 0
o 38
suid 37,0
)
)
uid 1393,0
)
*383 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid write address and control information."
preAdd 0
posAdd 0
o 22
suid 38,0
)
)
uid 1395,0
)
*384 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARVALID"
t "std_logic"
prec "-- Write address valid. This signal indicates that
  -- the channel is signaling valid read address and control information"
preAdd 0
posAdd 0
o 11
suid 39,0
)
)
uid 1397,0
)
*385 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_BREADY"
t "std_logic"
prec "-- Response ready. This signal indicates that the master
  -- can accept a write response."
preAdd 0
posAdd 0
o 23
suid 40,0
)
)
uid 1399,0
)
*386 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARLEN"
t "std_logic_vector"
b "(7 downto 0)"
prec "-- Burst length. The burst length gives the exact number of transfers in a burst"
preAdd 0
posAdd 0
o 5
suid 41,0
)
)
uid 1401,0
)
*387 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_WUSER"
t "std_logic_vector"
b "(C_M00_AXI_WUSER_WIDTH-1 downto 0)"
prec "-- Optional User-defined signal in the write data channel."
preAdd 0
posAdd 0
o 28
suid 42,0
)
)
uid 1403,0
)
*388 (LeafLogPort
port (LogicalPort
decl (Decl
n "S_AXI_AWREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 31
suid 43,0
)
)
uid 1405,0
)
*389 (LeafLogPort
port (LogicalPort
decl (Decl
n "S_AXI_ARREGION"
t "std_logic_vector"
b "(3 downto 0)"
o 30
suid 44,0
)
)
uid 1407,0
)
*390 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "clk"
t "std_logic"
o 49
suid 45,0
)
)
uid 1409,0
)
*391 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reset"
t "std_logic"
o 59
suid 46,0
)
)
uid 1411,0
)
*392 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_i_mux"
t "s64bus_i_t"
o 62
suid 47,0
)
)
uid 1413,0
)
*393 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sbus_o_mux"
t "s64bus_o_t"
o 65
suid 48,0
)
)
uid 1415,0
)
*394 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_AWADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Master Interface Write Address"
preAdd 0
posAdd 0
o 12
suid 49,0
)
)
uid 1417,0
)
*395 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "M_AXI_ARADDR"
t "std_logic_vector"
b "(C_M00_AXI_ADDR_WIDTH-1 downto 0)"
prec "-- Read address. This signal indicates the initial
  -- address of a read burst transaction."
preAdd 0
posAdd 0
o 1
suid 50,0
)
)
uid 1419,0
)
*396 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "sbus_o_0"
t "s64bus_o_t"
o 63
suid 51,0
)
)
uid 1421,0
)
*397 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_dout"
t "std_logic_vector"
b "( 16*64-1 downto 0 )"
eolc "parallel output of all registers"
o 58
suid 52,0
)
)
uid 1423,0
)
*398 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "reg_din"
t "std_logic_vector"
b "( 16*64-1 downto 0 )"
eolc "parallel input for readback"
o 57
suid 53,0
)
)
uid 1425,0
)
*399 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "header"
t "std_logic_vector"
b "(2 downto 0)"
o 50
suid 54,0
)
)
uid 1427,0
)
*400 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg00"
t "std_logic_vector"
b "(63 downto 0)"
o 51
suid 55,0
)
)
uid 1429,0
)
*401 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg01"
t "std_logic_vector"
b "(63 downto 0)"
o 52
suid 56,0
)
)
uid 1431,0
)
*402 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg02"
t "std_logic_vector"
b "(63 downto 0)"
o 53
suid 57,0
)
)
uid 1433,0
)
*403 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg03"
t "std_logic_vector"
b "(63 downto 0)"
o 54
suid 58,0
)
)
uid 1435,0
)
*404 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg04"
t "std_logic_vector"
b "(63 downto 0)"
o 55
suid 59,0
)
)
uid 1437,0
)
*405 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reg08"
t "std_logic_vector"
b "(63 downto 0)"
o 56
suid 60,0
)
)
uid 1439,0
)
*406 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "s64bus_i_b"
t "s64bus_i_t"
o 60
suid 61,0
)
)
uid 1441,0
)
*407 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aresetn"
t "std_logic"
o 34
suid 62,0
)
)
uid 1443,0
)
*408 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "s00_axi_aclk"
t "std_logic"
prec "-- User ports ends
-- Do not modify the ports beyond this line


-- Ports of Axi Slave Bus Interface S00_AXI"
preAdd 0
o 33
suid 63,0
)
)
uid 1445,0
)
*409 (LeafLogPort
port (LogicalPort
lang 11
m 4
decl (Decl
n "sbus_o_a"
t "s64bus_o_t"
o 64
suid 64,0
)
)
uid 1447,0
)
*410 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "save2file"
t "std_logic"
o 35
suid 65,0
)
)
uid 1761,0
)
*411 (LeafLogPort
port (LogicalPort
lang 2
decl (Decl
n "load2mem"
t "std_logic"
o 32
suid 66,0
)
)
uid 1972,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 67,0
optionalChildren [
*412 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *413 (MRCItem
litem &333
pos 66
dimension 20
)
uid 69,0
optionalChildren [
*414 (MRCItem
litem &334
pos 0
dimension 20
uid 70,0
)
*415 (MRCItem
litem &335
pos 1
dimension 23
uid 71,0
)
*416 (MRCItem
litem &336
pos 2
hidden 1
dimension 20
uid 72,0
)
*417 (MRCItem
litem &346
pos 48
dimension 20
uid 1322,0
)
*418 (MRCItem
litem &347
pos 49
dimension 20
uid 1324,0
)
*419 (MRCItem
litem &348
pos 0
dimension 20
uid 1326,0
)
*420 (MRCItem
litem &349
pos 1
dimension 20
uid 1328,0
)
*421 (MRCItem
litem &350
pos 2
dimension 20
uid 1330,0
)
*422 (MRCItem
litem &351
pos 3
dimension 20
uid 1332,0
)
*423 (MRCItem
litem &352
pos 4
dimension 20
uid 1334,0
)
*424 (MRCItem
litem &353
pos 5
dimension 20
uid 1336,0
)
*425 (MRCItem
litem &354
pos 6
dimension 20
uid 1338,0
)
*426 (MRCItem
litem &355
pos 7
dimension 20
uid 1340,0
)
*427 (MRCItem
litem &356
pos 8
dimension 20
uid 1342,0
)
*428 (MRCItem
litem &357
pos 9
dimension 20
uid 1344,0
)
*429 (MRCItem
litem &358
pos 10
dimension 20
uid 1346,0
)
*430 (MRCItem
litem &359
pos 11
dimension 20
uid 1348,0
)
*431 (MRCItem
litem &360
pos 12
dimension 20
uid 1350,0
)
*432 (MRCItem
litem &361
pos 13
dimension 20
uid 1352,0
)
*433 (MRCItem
litem &362
pos 14
dimension 20
uid 1354,0
)
*434 (MRCItem
litem &363
pos 15
dimension 20
uid 1356,0
)
*435 (MRCItem
litem &364
pos 16
dimension 20
uid 1358,0
)
*436 (MRCItem
litem &365
pos 17
dimension 20
uid 1360,0
)
*437 (MRCItem
litem &366
pos 18
dimension 20
uid 1362,0
)
*438 (MRCItem
litem &367
pos 19
dimension 20
uid 1364,0
)
*439 (MRCItem
litem &368
pos 20
dimension 20
uid 1366,0
)
*440 (MRCItem
litem &369
pos 21
dimension 20
uid 1368,0
)
*441 (MRCItem
litem &370
pos 22
dimension 20
uid 1370,0
)
*442 (MRCItem
litem &371
pos 23
dimension 20
uid 1372,0
)
*443 (MRCItem
litem &372
pos 24
dimension 20
uid 1374,0
)
*444 (MRCItem
litem &373
pos 25
dimension 20
uid 1376,0
)
*445 (MRCItem
litem &374
pos 26
dimension 20
uid 1378,0
)
*446 (MRCItem
litem &375
pos 27
dimension 20
uid 1380,0
)
*447 (MRCItem
litem &376
pos 28
dimension 20
uid 1382,0
)
*448 (MRCItem
litem &377
pos 29
dimension 20
uid 1384,0
)
*449 (MRCItem
litem &378
pos 30
dimension 20
uid 1386,0
)
*450 (MRCItem
litem &379
pos 31
dimension 20
uid 1388,0
)
*451 (MRCItem
litem &380
pos 32
dimension 20
uid 1390,0
)
*452 (MRCItem
litem &381
pos 33
dimension 20
uid 1392,0
)
*453 (MRCItem
litem &382
pos 34
dimension 20
uid 1394,0
)
*454 (MRCItem
litem &383
pos 35
dimension 20
uid 1396,0
)
*455 (MRCItem
litem &384
pos 36
dimension 20
uid 1398,0
)
*456 (MRCItem
litem &385
pos 37
dimension 20
uid 1400,0
)
*457 (MRCItem
litem &386
pos 38
dimension 20
uid 1402,0
)
*458 (MRCItem
litem &387
pos 39
dimension 20
uid 1404,0
)
*459 (MRCItem
litem &388
pos 40
dimension 20
uid 1406,0
)
*460 (MRCItem
litem &389
pos 41
dimension 20
uid 1408,0
)
*461 (MRCItem
litem &390
pos 50
dimension 20
uid 1410,0
)
*462 (MRCItem
litem &391
pos 51
dimension 20
uid 1412,0
)
*463 (MRCItem
litem &392
pos 52
dimension 20
uid 1414,0
)
*464 (MRCItem
litem &393
pos 53
dimension 20
uid 1416,0
)
*465 (MRCItem
litem &394
pos 42
dimension 20
uid 1418,0
)
*466 (MRCItem
litem &395
pos 43
dimension 20
uid 1420,0
)
*467 (MRCItem
litem &396
pos 54
dimension 20
uid 1422,0
)
*468 (MRCItem
litem &397
pos 55
dimension 20
uid 1424,0
)
*469 (MRCItem
litem &398
pos 56
dimension 20
uid 1426,0
)
*470 (MRCItem
litem &399
pos 57
dimension 20
uid 1428,0
)
*471 (MRCItem
litem &400
pos 58
dimension 20
uid 1430,0
)
*472 (MRCItem
litem &401
pos 59
dimension 20
uid 1432,0
)
*473 (MRCItem
litem &402
pos 60
dimension 20
uid 1434,0
)
*474 (MRCItem
litem &403
pos 61
dimension 20
uid 1436,0
)
*475 (MRCItem
litem &404
pos 62
dimension 20
uid 1438,0
)
*476 (MRCItem
litem &405
pos 63
dimension 20
uid 1440,0
)
*477 (MRCItem
litem &406
pos 64
dimension 20
uid 1442,0
)
*478 (MRCItem
litem &407
pos 44
dimension 20
uid 1444,0
)
*479 (MRCItem
litem &408
pos 45
dimension 20
uid 1446,0
)
*480 (MRCItem
litem &409
pos 65
dimension 20
uid 1448,0
)
*481 (MRCItem
litem &410
pos 46
dimension 20
uid 1762,0
)
*482 (MRCItem
litem &411
pos 47
dimension 20
uid 1973,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 73,0
optionalChildren [
*483 (MRCItem
litem &337
pos 0
dimension 20
uid 74,0
)
*484 (MRCItem
litem &339
pos 1
dimension 50
uid 75,0
)
*485 (MRCItem
litem &340
pos 2
dimension 100
uid 76,0
)
*486 (MRCItem
litem &341
pos 3
dimension 50
uid 77,0
)
*487 (MRCItem
litem &342
pos 4
dimension 100
uid 78,0
)
*488 (MRCItem
litem &343
pos 5
dimension 100
uid 79,0
)
*489 (MRCItem
litem &344
pos 6
dimension 50
uid 80,0
)
*490 (MRCItem
litem &345
pos 7
dimension 80
uid 81,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 68,0
vaOverrides [
]
)
]
)
uid 53,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *491 (LEmptyRow
)
uid 83,0
optionalChildren [
*492 (RefLabelRowHdr
)
*493 (TitleRowHdr
)
*494 (FilterRowHdr
)
*495 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*496 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*497 (GroupColHdr
tm "GroupColHdrMgr"
)
*498 (NameColHdr
tm "GenericNameColHdrMgr"
)
*499 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*500 (InitColHdr
tm "GenericValueColHdrMgr"
)
*501 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*502 (EolColHdr
tm "GenericEolColHdrMgr"
)
*503 (LogGeneric
generic (GiElement
name "C_M00_AXI_ADDR_WIDTH"
type "integer"
value "32"
pr "-- Width of Address Bus"
apr 0
)
uid 1528,0
)
*504 (LogGeneric
generic (GiElement
name "C_M00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Address Bus"
apr 0
)
uid 1530,0
)
*505 (LogGeneric
generic (GiElement
name "C_M00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Address Bus"
apr 0
)
uid 1532,0
)
*506 (LogGeneric
generic (GiElement
name "C_M00_AXI_BURST_LEN"
type "integer"
value "16"
pr "-- Burst Length. Supports 1, 2, 4, 8, 16, 32, 64, 128, 256 burst lengths"
apr 0
)
uid 1534,0
)
*507 (LogGeneric
generic (GiElement
name "C_M00_AXI_BUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Response Bus"
apr 0
)
uid 1536,0
)
*508 (LogGeneric
generic (GiElement
name "C_M00_AXI_DATA_WIDTH"
type "integer"
value "64"
pr "-- Width of Data Bus"
apr 0
)
uid 1538,0
)
*509 (LogGeneric
generic (GiElement
name "C_M00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Thread ID Width"
apr 0
)
uid 1540,0
)
*510 (LogGeneric
generic (GiElement
name "C_M00_AXI_RUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Read Data Bus"
apr 0
)
uid 1542,0
)
*511 (LogGeneric
generic (GiElement
name "C_M00_AXI_WUSER_WIDTH"
type "integer"
value "1"
pr "-- Width of User Write Data Bus"
apr 0
)
uid 1544,0
)
*512 (LogGeneric
generic (GiElement
name "C_S00_AXI_ADDR_WIDTH"
type "integer"
value "18"
)
uid 1546,0
)
*513 (LogGeneric
generic (GiElement
name "C_S00_AXI_ARUSER_WIDTH"
type "integer"
value "1"
)
uid 1548,0
)
*514 (LogGeneric
generic (GiElement
name "C_S00_AXI_AWUSER_WIDTH"
type "integer"
value "1"
)
uid 1550,0
)
*515 (LogGeneric
generic (GiElement
name "C_S00_AXI_BUSER_WIDTH"
type "integer"
value "1"
)
uid 1552,0
)
*516 (LogGeneric
generic (GiElement
name "C_S00_AXI_DATA_WIDTH"
type "integer"
value "32"
)
uid 1554,0
)
*517 (LogGeneric
generic (GiElement
name "C_S00_AXI_ID_WIDTH"
type "integer"
value "12"
pr "-- Users to add parameters here

-- User parameters ends
-- Do not modify the parameters beyond this line


-- Parameters of Axi Slave Bus Interface S00_AXI"
apr 0
)
uid 1556,0
)
*518 (LogGeneric
generic (GiElement
name "C_S00_AXI_RUSER_WIDTH"
type "integer"
value "1"
)
uid 1558,0
)
*519 (LogGeneric
generic (GiElement
name "C_S00_AXI_WUSER_WIDTH"
type "integer"
value "1"
)
uid 1560,0
)
*520 (LogGeneric
generic (GiElement
name "read_file_g"
type "string"
value "\"read_file.txt\""
)
uid 1956,0
)
*521 (LogGeneric
generic (GiElement
name "write_file_g"
type "string"
value "\"write_file.txt\""
)
uid 1958,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 95,0
optionalChildren [
*522 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "Tahoma,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "Tahoma,10,0"
)
emptyMRCItem *523 (MRCItem
litem &491
pos 19
dimension 20
)
uid 97,0
optionalChildren [
*524 (MRCItem
litem &492
pos 0
dimension 20
uid 98,0
)
*525 (MRCItem
litem &493
pos 1
dimension 23
uid 99,0
)
*526 (MRCItem
litem &494
pos 2
hidden 1
dimension 20
uid 100,0
)
*527 (MRCItem
litem &503
pos 0
dimension 20
uid 1529,0
)
*528 (MRCItem
litem &504
pos 1
dimension 20
uid 1531,0
)
*529 (MRCItem
litem &505
pos 2
dimension 20
uid 1533,0
)
*530 (MRCItem
litem &506
pos 3
dimension 20
uid 1535,0
)
*531 (MRCItem
litem &507
pos 4
dimension 20
uid 1537,0
)
*532 (MRCItem
litem &508
pos 5
dimension 20
uid 1539,0
)
*533 (MRCItem
litem &509
pos 6
dimension 20
uid 1541,0
)
*534 (MRCItem
litem &510
pos 7
dimension 20
uid 1543,0
)
*535 (MRCItem
litem &511
pos 8
dimension 20
uid 1545,0
)
*536 (MRCItem
litem &512
pos 9
dimension 20
uid 1547,0
)
*537 (MRCItem
litem &513
pos 10
dimension 20
uid 1549,0
)
*538 (MRCItem
litem &514
pos 11
dimension 20
uid 1551,0
)
*539 (MRCItem
litem &515
pos 12
dimension 20
uid 1553,0
)
*540 (MRCItem
litem &516
pos 13
dimension 20
uid 1555,0
)
*541 (MRCItem
litem &517
pos 14
dimension 20
uid 1557,0
)
*542 (MRCItem
litem &518
pos 15
dimension 20
uid 1559,0
)
*543 (MRCItem
litem &519
pos 16
dimension 20
uid 1561,0
)
*544 (MRCItem
litem &520
pos 17
dimension 20
uid 1957,0
)
*545 (MRCItem
litem &521
pos 18
dimension 20
uid 1959,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "Tahoma,10,0"
textAngle 90
)
uid 101,0
optionalChildren [
*546 (MRCItem
litem &495
pos 0
dimension 20
uid 102,0
)
*547 (MRCItem
litem &497
pos 1
dimension 50
uid 103,0
)
*548 (MRCItem
litem &498
pos 2
dimension 412
uid 104,0
)
*549 (MRCItem
litem &499
pos 3
dimension 100
uid 105,0
)
*550 (MRCItem
litem &500
pos 4
dimension 148
uid 106,0
)
*551 (MRCItem
litem &501
pos 5
dimension 50
uid 107,0
)
*552 (MRCItem
litem &502
pos 6
dimension 80
uid 108,0
)
]
)
fixedCol 6
fixedRow 2
name "Ports"
uid 96,0
vaOverrides [
]
)
]
)
uid 82,0
type 1
)
activeModelName "BlockDiag"
)
