RAM addressing modes

		HI	LO
Zero page	0	ROM		H/W uses Zero by pull down 
Zero page	0	ANYREG	

Reg paged	ANYREG	ROM	
Reg paged	ANYREG	ANYREG	
Reg paged	RAMVAUE	ANYREG	
Reg paged	RAMVAUE	ROM	

Counter registers - specific one or two??



LD PCTEMP, ALU 		

LD PCLO, IMMED
LD PCLO, REG
LD PCLO, ALU
LD PCLO, ROM


LD [ #ZEROPAGERAM | RAM[MAR] | REG | OUT | MARHI | MARLO | PCHI | PCLO ], ALUOP [ REG | RAM ] [ REG | IMMED]



