# Sayeh CPU

Basic 16bit MIPS Oriented , SISD CPU Architecture Implemented with VHDL 

![Alt text](/../master/docs/schema.PNG?raw=true "Schema")
