#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002ddc5dde800 .scope module, "SMControlTest" "SMControlTest" 2 23;
 .timescale -9 -10;
P_000002ddc5db3460 .param/l "NUM_BITS" 0 2 24, +C4<00000000000000000000000000001110>;
P_000002ddc5db3498 .param/l "STATE_WIDTH" 0 2 25, +C4<00000000000000000000000000000101>;
v000002ddc5deff90_0 .var "clk", 0 0;
v000002ddc5e5a930_0 .net "continue", 0 0, L_000002ddc5e5aed0;  1 drivers
v000002ddc5e5ad90_0 .net "done", 0 0, v000002ddc5db30e0_0;  1 drivers
v000002ddc5e5a7f0_0 .var "errors", 7 0;
v000002ddc5e5b1f0_0 .net "mdld", 0 0, v000002ddc5db32d0_0;  1 drivers
v000002ddc5e5abb0_0 .var "mr", 13 0;
v000002ddc5e5a570_0 .net "mrld", 0 0, v000002ddc5d98b60_0;  1 drivers
v000002ddc5e5a9d0_0 .var/i "multiplier", 31 0;
v000002ddc5e5ae30_0 .net "n", 4 0, v000002ddc5dde470_0;  1 drivers
v000002ddc5e5b0b0_0 .var "reset_state", 4 0;
v000002ddc5e5a610_0 .var/i "rs", 31 0;
v000002ddc5e5aa70_0 .net "rsclear", 0 0, v000002ddc5ddbce0_0;  1 drivers
v000002ddc5e5b010_0 .net "rsload", 0 0, v000002ddc5de4e30_0;  1 drivers
v000002ddc5e5a750_0 .net "rsshr", 0 0, v000002ddc5de4ed0_0;  1 drivers
v000002ddc5e5a430_0 .var "rst", 0 0;
v000002ddc5e5a890_0 .net "s", 4 0, v000002ddc5defe50_0;  1 drivers
v000002ddc5e5a2f0_0 .var/i "st", 31 0;
v000002ddc5e5a6b0_0 .var "start", 0 0;
v000002ddc5e5ab10_0 .var/i "stop_loop", 31 0;
v000002ddc5e5ac50_0 .var "to_visit", 31 0;
v000002ddc5e5acf0_0 .var "visited", 31 0;
L_000002ddc5e5aed0 .cmp/ne 32, v000002ddc5e5acf0_0, v000002ddc5e5ac50_0;
S_000002ddc5defc20 .scope module, "SMControl" "MultiplierControl" 2 56, 3 6 0, S_000002ddc5dde800;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "reset_state";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 1 "start";
    .port_info 4 /INPUT 14 "mr";
    .port_info 5 /OUTPUT 1 "rsload";
    .port_info 6 /OUTPUT 1 "rsclear";
    .port_info 7 /OUTPUT 1 "rsshr";
    .port_info 8 /OUTPUT 1 "mrld";
    .port_info 9 /OUTPUT 1 "mdld";
    .port_info 10 /OUTPUT 5 "s";
    .port_info 11 /OUTPUT 5 "n";
    .port_info 12 /OUTPUT 1 "done";
P_000002ddc5dd54b0 .param/l "STATE_END" 1 3 40, +C4<00000000000000000000000000000000000000000000000000000000000011110>;
P_000002ddc5dd54e8 .param/l "STATE_NOTSTART" 1 3 38, C4<0000>;
P_000002ddc5dd5520 .param/l "STATE_START" 1 3 39, C4<0001>;
P_000002ddc5dd5558 .param/l "STATE_WIDTH" 0 3 8, +C4<00000000000000000000000000000101>;
P_000002ddc5dd5590 .param/l "WIDTH" 0 3 7, +C4<00000000000000000000000000001110>;
v000002ddc5ddd860_0 .net "clk", 0 0, v000002ddc5deff90_0;  1 drivers
v000002ddc5db30e0_0 .var "done", 0 0;
v000002ddc5db32d0_0 .var "mdld", 0 0;
v000002ddc5dde990_0 .net "mr", 13 0, v000002ddc5e5abb0_0;  1 drivers
v000002ddc5d98b60_0 .var "mrld", 0 0;
v000002ddc5dde470_0 .var "n", 4 0;
v000002ddc5ddbc40_0 .net "reset_state", 4 0, v000002ddc5e5b0b0_0;  1 drivers
v000002ddc5ddbce0_0 .var "rsclear", 0 0;
v000002ddc5de4e30_0 .var "rsload", 0 0;
v000002ddc5de4ed0_0 .var "rsshr", 0 0;
v000002ddc5defdb0_0 .net "rst", 0 0, v000002ddc5e5a430_0;  1 drivers
v000002ddc5defe50_0 .var "s", 4 0;
v000002ddc5defef0_0 .net "start", 0 0, v000002ddc5e5a6b0_0;  1 drivers
E_000002ddc5de0c00 .event posedge, v000002ddc5ddd860_0;
E_000002ddc5de0b40 .event anyedge, v000002ddc5defe50_0, v000002ddc5defef0_0, v000002ddc5dde990_0;
E_000002ddc5de0b80 .event anyedge, v000002ddc5defe50_0;
    .scope S_000002ddc5defc20;
T_0 ;
    %wait E_000002ddc5de0b80;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5db32d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5d98b60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5de4e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5ddbce0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5de4ed0_0, 0, 1;
    %load/vec4 v000002ddc5defe50_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_0.0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000002ddc5defe50_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5db32d0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5d98b60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5ddbce0_0, 0, 1;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000002ddc5defe50_0;
    %pad/u 65;
    %cmpi/e 30, 0, 65;
    %jmp/0xz  T_0.4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5de4ed0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5db30e0_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000002ddc5defe50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5de4e30_0, 0, 1;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5de4ed0_0, 0, 1;
T_0.7 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002ddc5defc20;
T_1 ;
    %wait E_000002ddc5de0b40;
    %load/vec4 v000002ddc5defe50_0;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %load/vec4 v000002ddc5defe50_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_1.0, 4;
    %load/vec4 v000002ddc5defef0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %jmp T_1.3;
T_1.2 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002ddc5defe50_0;
    %cmpi/e 1, 0, 5;
    %jmp/0xz  T_1.4, 4;
    %load/vec4 v000002ddc5defe50_0;
    %addi 1, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %jmp T_1.5;
T_1.4 ;
    %load/vec4 v000002ddc5defe50_0;
    %pad/u 65;
    %cmpi/e 30, 0, 65;
    %jmp/0xz  T_1.6, 4;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %jmp T_1.7;
T_1.6 ;
    %load/vec4 v000002ddc5defe50_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.8, 4;
    %load/vec4 v000002ddc5defe50_0;
    %addi 1, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000002ddc5dde990_0;
    %load/vec4 v000002ddc5defe50_0;
    %pad/u 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %subi 1, 0, 32;
    %part/u 1;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000002ddc5defe50_0;
    %addi 1, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000002ddc5defe50_0;
    %addi 2, 0, 5;
    %store/vec4 v000002ddc5dde470_0, 0, 5;
T_1.11 ;
T_1.9 ;
T_1.7 ;
T_1.5 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000002ddc5defc20;
T_2 ;
    %wait E_000002ddc5de0c00;
    %load/vec4 v000002ddc5defdb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000002ddc5ddbc40_0;
    %assign/vec4 v000002ddc5defe50_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000002ddc5dde470_0;
    %assign/vec4 v000002ddc5defe50_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000002ddc5dde800;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5deff90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5e5a430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5e5a6b0_0, 0, 1;
    %pushi/vec4 0, 0, 14;
    %store/vec4 v000002ddc5e5abb0_0, 0, 14;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002ddc5e5b0b0_0, 0, 5;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v000002ddc5e5a7f0_0, 0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5ab10_0, 0, 32;
    %end;
    .thread T_3;
    .scope S_000002ddc5dde800;
T_4 ;
    %vpi_call 2 49 "$dumpfile", "SMTTInputTimingFast.vcd" {0 0 0};
    %vpi_call 2 50 "$dumpvars" {0 0 0};
    %end;
    .thread T_4;
    .scope S_000002ddc5dde800;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5acf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5ac50_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000002ddc5e5ac50_0, 4, 1;
T_5.0 ;
    %load/vec4 v000002ddc5e5acf0_0;
    %load/vec4 v000002ddc5e5ac50_0;
    %cmp/ne;
    %jmp/0xz T_5.1, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5a610_0, 0, 32;
T_5.2 ;
    %load/vec4 v000002ddc5e5a610_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.3, 5;
    %load/vec4 v000002ddc5e5ac50_0;
    %load/vec4 v000002ddc5e5a610_0;
    %part/s 1;
    %load/vec4 v000002ddc5e5acf0_0;
    %load/vec4 v000002ddc5e5a610_0;
    %part/s 1;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %vpi_call 2 103 "$display", "\012Test with rs = %b", v000002ddc5e5a610_0 {0 0 0};
    %vpi_call 2 104 "$display", "Setting %s to %s...", "reset_state", "rs" {0 0 0};
    %delay 10, 0;
    %load/vec4 v000002ddc5e5a610_0;
    %pad/s 5;
    %store/vec4 v000002ddc5e5b0b0_0, 0, 5;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5a9d0_0, 0, 32;
T_5.6 ;
    %load/vec4 v000002ddc5e5a9d0_0;
    %cmpi/s 16383, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.7, 5;
    %vpi_call 2 109 "$display", "\012MULTIPLIER = %b", v000002ddc5e5a9d0_0 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002ddc5e5a2f0_0, 0, 32;
T_5.8 ;
    %load/vec4 v000002ddc5e5a2f0_0;
    %cmpi/s 1, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.9, 5;
    %vpi_call 2 113 "$display", "\012START = %b", v000002ddc5e5a2f0_0 {0 0 0};
    %vpi_call 2 116 "$display", "Setting %s to %s...", "mr", "multiplier" {0 0 0};
    %delay 10, 0;
    %load/vec4 v000002ddc5e5a9d0_0;
    %pad/s 14;
    %store/vec4 v000002ddc5e5abb0_0, 0, 14;
    %delay 10, 0;
    %vpi_call 2 117 "$display", "Setting %s to %s...", "start", "st" {0 0 0};
    %delay 10, 0;
    %load/vec4 v000002ddc5e5a2f0_0;
    %pad/s 1;
    %store/vec4 v000002ddc5e5a6b0_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 118 "$display", "Setting %s to %s...", "rst", "1" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5e5a430_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 119 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5deff90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5deff90_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 121 "$display", "Setting %s to %s...", "rst", "0" {0 0 0};
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5e5a430_0, 0, 1;
    %delay 10, 0;
    %vpi_call 2 122 "$display", "Pressing uclk..." {0 0 0};
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002ddc5deff90_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002ddc5deff90_0, 0, 1;
    %delay 10, 0;
    %load/vec4 v000002ddc5e5ac50_0;
    %load/vec4 v000002ddc5e5a890_0;
    %part/u 1;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000002ddc5e5a890_0;
    %store/vec4 v000002ddc5e5ac50_0, 4, 1;
T_5.10 ;
    %load/vec4 v000002ddc5e5a2f0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ddc5e5a2f0_0, 0, 32;
    %jmp T_5.8;
T_5.9 ;
    %load/vec4 v000002ddc5e5a9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ddc5e5a9d0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %ix/getv 4, v000002ddc5e5b0b0_0;
    %store/vec4 v000002ddc5e5acf0_0, 4, 1;
    %load/vec4 v000002ddc5e5acf0_0;
    %load/vec4 v000002ddc5e5ac50_0;
    %cmp/e;
    %jmp/0xz  T_5.12, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002ddc5e5ab10_0, 0, 32;
    %vpi_call 2 137 "$display", "\012All reachable states have been tested." {0 0 0};
    %vpi_call 2 138 "$finish" {0 0 0};
T_5.12 ;
T_5.4 ;
    %load/vec4 v000002ddc5e5a610_0;
    %addi 1, 0, 32;
    %store/vec4 v000002ddc5e5a610_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "SMTTInputTimingFast.t.v";
    "SMControlFig2Bits.v";
