// Seed: 4226436450
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output supply0 id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_5 = 1'd0;
endmodule
module module_1 (
    input wand id_0,
    output tri0 id_1,
    output wand id_2,
    input tri1 id_3,
    input wand id_4,
    output tri1 id_5,
    output supply1 id_6,
    output wor id_7,
    output wand id_8,
    input tri1 id_9,
    input tri1 id_10
);
  logic id_12, id_13, id_14, id_15;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_13,
      id_12
  );
endmodule
