$date
	Sun Oct 23 00:02:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#777449
b11 !
1"
#777450
b11 &
b11 %
1$
#777451
0"
#777454
b1010 &
b1010 %
#777458
b101 &
b101 %
#777462
b10000 &
b10000 %
#777466
b1000 &
b1000 %
#777470
b100 &
b100 %
#777474
b10 &
b10 %
#777478
b1 &
1#
b1 %
#777482
b0 &
b0 %
0#
0$
#1827338
b1101 &
b1101 %
1$
b1101 !
1"
#1827339
0"
#1827342
b101000 &
b101000 %
#1827346
b10100 &
b10100 %
#1827350
b1010 &
b1010 %
#1827354
b101 &
b101 %
#1827358
b10000 &
b10000 %
#1827362
b1000 &
b1000 %
#1827366
b100 &
b100 %
#1827370
b10 &
b10 %
#1827374
b1 &
1#
b1 %
#1827378
b0 &
b0 %
0#
0$
#2826062
b110 &
b110 %
1$
b110 !
1"
#2826063
0"
#2826066
b11 &
b11 %
#2826070
b1010 &
b1010 %
#2826074
b101 &
b101 %
#2826078
b10000 &
b10000 %
#2826082
b1000 &
b1000 %
#2826086
b100 &
b100 %
#2826090
b10 &
b10 %
#2826094
b1 &
1#
b1 %
#2826098
b0 &
b0 %
0#
0$
#4500012
