@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF238 :"c:\users\yh\desktop\rs422\rs4221107\hdl\single_recive.vhd":86:12:86:20|Found 12-bit incrementor, 'un7_cnt_1[11:0]'
@N: FP130 |Promoting Net sys_clk_c on CLKBUF  sys_clk_pad 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
