-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity MLP is
generic (
    C_M_AXI_AXI_READ_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_AXI_READ_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_READ_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_READ_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXI_READ_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_READ_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_READ_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_READ_BUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_ADDR_WIDTH : INTEGER := 32;
    C_M_AXI_AXI_WRITE_ID_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_AWUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXI_WRITE_WUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_ARUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_RUSER_WIDTH : INTEGER := 1;
    C_M_AXI_AXI_WRITE_BUSER_WIDTH : INTEGER := 1;
    C_S_AXI_CONTROL_ADDR_WIDTH : INTEGER := 7;
    C_S_AXI_CONTROL_DATA_WIDTH : INTEGER := 32;
    C_M_AXI_AXI_READ_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXI_READ_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXI_READ_CACHE_VALUE : INTEGER := 3;
    C_M_AXI_AXI_WRITE_USER_VALUE : INTEGER := 0;
    C_M_AXI_AXI_WRITE_PROT_VALUE : INTEGER := 0;
    C_M_AXI_AXI_WRITE_CACHE_VALUE : INTEGER := 3 );
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    m_axi_axi_read_AWVALID : OUT STD_LOGIC;
    m_axi_axi_read_AWREADY : IN STD_LOGIC;
    m_axi_axi_read_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ADDR_WIDTH-1 downto 0);
    m_axi_axi_read_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ID_WIDTH-1 downto 0);
    m_axi_axi_read_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_axi_read_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_read_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_read_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_AWUSER_WIDTH-1 downto 0);
    m_axi_axi_read_WVALID : OUT STD_LOGIC;
    m_axi_axi_read_WREADY : IN STD_LOGIC;
    m_axi_axi_read_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_DATA_WIDTH-1 downto 0);
    m_axi_axi_read_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_DATA_WIDTH/8-1 downto 0);
    m_axi_axi_read_WLAST : OUT STD_LOGIC;
    m_axi_axi_read_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ID_WIDTH-1 downto 0);
    m_axi_axi_read_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_WUSER_WIDTH-1 downto 0);
    m_axi_axi_read_ARVALID : OUT STD_LOGIC;
    m_axi_axi_read_ARREADY : IN STD_LOGIC;
    m_axi_axi_read_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ADDR_WIDTH-1 downto 0);
    m_axi_axi_read_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ID_WIDTH-1 downto 0);
    m_axi_axi_read_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_axi_read_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_read_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_read_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_read_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ARUSER_WIDTH-1 downto 0);
    m_axi_axi_read_RVALID : IN STD_LOGIC;
    m_axi_axi_read_RREADY : OUT STD_LOGIC;
    m_axi_axi_read_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_DATA_WIDTH-1 downto 0);
    m_axi_axi_read_RLAST : IN STD_LOGIC;
    m_axi_axi_read_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ID_WIDTH-1 downto 0);
    m_axi_axi_read_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_RUSER_WIDTH-1 downto 0);
    m_axi_axi_read_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_BVALID : IN STD_LOGIC;
    m_axi_axi_read_BREADY : OUT STD_LOGIC;
    m_axi_axi_read_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_read_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_ID_WIDTH-1 downto 0);
    m_axi_axi_read_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_READ_BUSER_WIDTH-1 downto 0);
    m_axi_axi_write_AWVALID : OUT STD_LOGIC;
    m_axi_axi_write_AWREADY : IN STD_LOGIC;
    m_axi_axi_write_AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ADDR_WIDTH-1 downto 0);
    m_axi_axi_write_AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ID_WIDTH-1 downto 0);
    m_axi_axi_write_AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_axi_write_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_write_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_write_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_AWUSER_WIDTH-1 downto 0);
    m_axi_axi_write_WVALID : OUT STD_LOGIC;
    m_axi_axi_write_WREADY : IN STD_LOGIC;
    m_axi_axi_write_WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_DATA_WIDTH-1 downto 0);
    m_axi_axi_write_WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_DATA_WIDTH/8-1 downto 0);
    m_axi_axi_write_WLAST : OUT STD_LOGIC;
    m_axi_axi_write_WID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ID_WIDTH-1 downto 0);
    m_axi_axi_write_WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_WUSER_WIDTH-1 downto 0);
    m_axi_axi_write_ARVALID : OUT STD_LOGIC;
    m_axi_axi_write_ARREADY : IN STD_LOGIC;
    m_axi_axi_write_ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ADDR_WIDTH-1 downto 0);
    m_axi_axi_write_ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ID_WIDTH-1 downto 0);
    m_axi_axi_write_ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
    m_axi_axi_write_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_write_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_axi_write_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_axi_write_ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ARUSER_WIDTH-1 downto 0);
    m_axi_axi_write_RVALID : IN STD_LOGIC;
    m_axi_axi_write_RREADY : OUT STD_LOGIC;
    m_axi_axi_write_RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_DATA_WIDTH-1 downto 0);
    m_axi_axi_write_RLAST : IN STD_LOGIC;
    m_axi_axi_write_RID : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ID_WIDTH-1 downto 0);
    m_axi_axi_write_RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_RUSER_WIDTH-1 downto 0);
    m_axi_axi_write_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_BVALID : IN STD_LOGIC;
    m_axi_axi_write_BREADY : OUT STD_LOGIC;
    m_axi_axi_write_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_axi_write_BID : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_ID_WIDTH-1 downto 0);
    m_axi_axi_write_BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_AXI_WRITE_BUSER_WIDTH-1 downto 0);
    s_axi_control_AWVALID : IN STD_LOGIC;
    s_axi_control_AWREADY : OUT STD_LOGIC;
    s_axi_control_AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_WVALID : IN STD_LOGIC;
    s_axi_control_WREADY : OUT STD_LOGIC;
    s_axi_control_WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH/8-1 downto 0);
    s_axi_control_ARVALID : IN STD_LOGIC;
    s_axi_control_ARREADY : OUT STD_LOGIC;
    s_axi_control_ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_CONTROL_ADDR_WIDTH-1 downto 0);
    s_axi_control_RVALID : OUT STD_LOGIC;
    s_axi_control_RREADY : IN STD_LOGIC;
    s_axi_control_RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_CONTROL_DATA_WIDTH-1 downto 0);
    s_axi_control_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    s_axi_control_BVALID : OUT STD_LOGIC;
    s_axi_control_BREADY : IN STD_LOGIC;
    s_axi_control_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
    interrupt : OUT STD_LOGIC );
end;


architecture behav of MLP is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "MLP_MLP,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xczu9eg-ffvc900-1-e,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.561000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=42,HLS_SYN_DSP=0,HLS_SYN_FF=27392,HLS_SYN_LUT=29291,HLS_VERSION=2020_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000100000000";
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000001000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000010000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000100000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000001000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000010000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000100000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000001000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000010000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000100000000000000000";
    constant ap_ST_fsm_pp1_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000001000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000010000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000100000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000001000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000010000000000000000000000";
    constant ap_ST_fsm_state28 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000100000000000000000000000";
    constant ap_ST_fsm_state29 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000001000000000000000000000000";
    constant ap_ST_fsm_state30 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000010000000000000000000000000";
    constant ap_ST_fsm_state31 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000100000000000000000000000000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000001000000000000000000000000000";
    constant ap_ST_fsm_state35 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000010000000000000000000000000000";
    constant ap_ST_fsm_state36 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000100000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000001000000000000000000000000000000";
    constant ap_ST_fsm_pp3_stage1 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000010000000000000000000000000000000";
    constant ap_ST_fsm_state40 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000100000000000000000000000000000000";
    constant ap_ST_fsm_state41 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000001000000000000000000000000000000000";
    constant ap_ST_fsm_state42 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000010000000000000000000000000000000000";
    constant ap_ST_fsm_state43 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000100000000000000000000000000000000000";
    constant ap_ST_fsm_state44 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000001000000000000000000000000000000000000";
    constant ap_ST_fsm_state45 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000010000000000000000000000000000000000000";
    constant ap_ST_fsm_state46 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000100000000000000000000000000000000000000";
    constant ap_ST_fsm_state47 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000001000000000000000000000000000000000000000";
    constant ap_ST_fsm_state48 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000010000000000000000000000000000000000000000";
    constant ap_ST_fsm_state49 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000100000000000000000000000000000000000000000";
    constant ap_ST_fsm_state50 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000001000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state51 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000010000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state52 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000100000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state53 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000001000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state54 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000010000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state55 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000100000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state56 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000001000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state57 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000010000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state58 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000100000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state59 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000001000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state60 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000010000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state61 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000100000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state62 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000001000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state63 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000010000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000000000000100000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state67 : STD_LOGIC_VECTOR (68 downto 0) := "000000000001000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state68 : STD_LOGIC_VECTOR (68 downto 0) := "000000000010000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state69 : STD_LOGIC_VECTOR (68 downto 0) := "000000000100000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state70 : STD_LOGIC_VECTOR (68 downto 0) := "000000001000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state71 : STD_LOGIC_VECTOR (68 downto 0) := "000000010000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state72 : STD_LOGIC_VECTOR (68 downto 0) := "000000100000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_pp5_stage0 : STD_LOGIC_VECTOR (68 downto 0) := "000001000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state76 : STD_LOGIC_VECTOR (68 downto 0) := "000010000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state77 : STD_LOGIC_VECTOR (68 downto 0) := "000100000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state78 : STD_LOGIC_VECTOR (68 downto 0) := "001000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state79 : STD_LOGIC_VECTOR (68 downto 0) := "010000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_ST_fsm_state80 : STD_LOGIC_VECTOR (68 downto 0) := "100000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_1B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011011";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_37 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110111";
    constant ap_const_lv32_3D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111101";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_3E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111110";
    constant ap_const_lv32_44 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001000100";
    constant C_S_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant C_M_AXI_DATA_WIDTH : INTEGER range 63 downto 0 := 20;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_1C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011100";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_25 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100101";
    constant ap_const_lv32_26 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100110";
    constant ap_const_lv32_29 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101001";
    constant ap_const_lv32_2A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101010";
    constant ap_const_lv32_31 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110001";
    constant ap_const_lv32_34 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110100";
    constant ap_const_lv32_35 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110101";
    constant ap_const_lv32_36 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110110";
    constant ap_const_lv32_38 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111000";
    constant ap_const_lv32_3F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000111111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv32_2E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101110";
    constant ap_const_lv14_0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000000";
    constant ap_const_lv32_1D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011101";
    constant ap_const_lv32_20 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    constant ap_const_lv32_21 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100001";
    constant ap_const_lv32_24 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100100";
    constant ap_const_lv32_2D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101101";
    constant ap_const_lv32_22 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100010";
    constant ap_const_lv32_2B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101011";
    constant ap_const_lv32_23 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100011";
    constant ap_const_lv32_2C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000101100";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv30_1 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000001";
    constant ap_const_lv9_1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_const_lv9_2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_const_lv9_3 : STD_LOGIC_VECTOR (8 downto 0) := "000000011";
    constant ap_const_lv14_3FFF : STD_LOGIC_VECTOR (13 downto 0) := "11111111111111";
    constant ap_const_lv32_30 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000110000";

    signal ap_rst_n_inv : STD_LOGIC;
    signal ap_start : STD_LOGIC;
    signal ap_done : STD_LOGIC;
    signal ap_idle : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (68 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_ready : STD_LOGIC;
    signal input_r : STD_LOGIC_VECTOR (63 downto 0);
    signal output_r : STD_LOGIC_VECTOR (63 downto 0);
    signal axiWeightInput : STD_LOGIC_VECTOR (63 downto 0);
    signal axiBiasInput : STD_LOGIC_VECTOR (63 downto 0);
    signal axiLayerOutput : STD_LOGIC_VECTOR (63 downto 0);
    signal numberInputs : STD_LOGIC_VECTOR (31 downto 0);
    signal numberOutputs : STD_LOGIC_VECTOR (31 downto 0);
    signal numberLayers : STD_LOGIC_VECTOR (31 downto 0);
    signal numberNeurons : STD_LOGIC_VECTOR (31 downto 0);
    signal loadParameters : STD_LOGIC_VECTOR (31 downto 0);
    signal exportLayers : STD_LOGIC_VECTOR (31 downto 0);
    signal bramWeight_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal bramWeight_ce0 : STD_LOGIC;
    signal bramWeight_we0 : STD_LOGIC;
    signal bramWeight_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramWeight_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramWeight_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal bramWeight_ce1 : STD_LOGIC;
    signal bramWeight_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramBias_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bramBias_ce0 : STD_LOGIC;
    signal bramBias_we0 : STD_LOGIC;
    signal bramBias_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramBias_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_read_blk_n_AR : STD_LOGIC;
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal axi_read_blk_n_R : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal exitcond316_reg_1118 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal exitcond294_reg_1172 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp1_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp1_stage0 : signal is "none";
    signal ap_enable_reg_pp1_iter1 : STD_LOGIC := '0';
    signal ap_block_pp1_stage0 : BOOLEAN;
    signal exitcond305_reg_1148 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal axi_write_blk_n_AW : STD_LOGIC;
    signal ap_CS_fsm_state63 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state63 : signal is "none";
    signal icmp_ln106_reg_1343 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_blk_n_W : STD_LOGIC;
    signal ap_enable_reg_pp4_iter2 : STD_LOGIC := '0';
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal exitcond272_reg_1353 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond272_reg_1353_pp4_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_blk_n_B : STD_LOGIC;
    signal ap_CS_fsm_state71 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state71 : signal is "none";
    signal icmp_ln62_reg_1186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state72 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state72 : signal is "none";
    signal ap_enable_reg_pp5_iter2 : STD_LOGIC := '0';
    signal ap_block_pp5_stage0 : BOOLEAN;
    signal exitcond1_reg_1382 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond1_reg_1382_pp5_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state80 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state80 : signal is "none";
    signal icmp_ln109_reg_1372 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_AWREADY : STD_LOGIC;
    signal axi_read_WREADY : STD_LOGIC;
    signal axi_read_ARVALID : STD_LOGIC;
    signal axi_read_ARREADY : STD_LOGIC;
    signal axi_read_ARADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_read_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_read_RVALID : STD_LOGIC;
    signal axi_read_RREADY : STD_LOGIC;
    signal axi_read_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_read_RLAST : STD_LOGIC;
    signal axi_read_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal axi_read_BVALID : STD_LOGIC;
    signal axi_read_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal axi_read_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_AWVALID : STD_LOGIC;
    signal axi_write_AWREADY : STD_LOGIC;
    signal axi_write_AWADDR : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_write_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_write_WVALID : STD_LOGIC;
    signal axi_write_WREADY : STD_LOGIC;
    signal axi_write_WDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_write_ARREADY : STD_LOGIC;
    signal axi_write_RVALID : STD_LOGIC;
    signal axi_write_RDATA : STD_LOGIC_VECTOR (31 downto 0);
    signal axi_write_RLAST : STD_LOGIC;
    signal axi_write_RID : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_RUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_RRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal axi_write_BVALID : STD_LOGIC;
    signal axi_write_BREADY : STD_LOGIC;
    signal axi_write_BRESP : STD_LOGIC_VECTOR (1 downto 0);
    signal axi_write_BID : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_write_BUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_index23_reg_427 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_index23_reg_427_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state10_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal loop_index17_reg_439 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_index17_reg_439_pp1_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state21_pp1_stage0_iter0 : BOOLEAN;
    signal ap_block_state22_pp1_stage0_iter1 : BOOLEAN;
    signal ap_block_state23_pp1_stage0_iter2 : BOOLEAN;
    signal ap_block_pp1_stage0_11001 : BOOLEAN;
    signal loop_index11_reg_451 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_index11_reg_451_pp2_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state32_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state33_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_state34_pp2_stage0_iter2 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal i_12_reg_463 : STD_LOGIC_VECTOR (29 downto 0);
    signal loop_index5_reg_496 : STD_LOGIC_VECTOR (31 downto 0);
    signal loop_index_reg_507 : STD_LOGIC_VECTOR (31 downto 0);
    signal axiLayerOutput_read_reg_1013 : STD_LOGIC_VECTOR (63 downto 0);
    signal axiBiasInput_read_reg_1018 : STD_LOGIC_VECTOR (63 downto 0);
    signal axiWeightInput_read_reg_1023 : STD_LOGIC_VECTOR (63 downto 0);
    signal output_read_reg_1028 : STD_LOGIC_VECTOR (63 downto 0);
    signal input_read_reg_1033 : STD_LOGIC_VECTOR (63 downto 0);
    signal icmp_ln44_fu_576_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal numberInputs_read_reg_1042 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln44_fu_582_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln44_reg_1053 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln44_1_fu_586_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln44_1_reg_1059 : STD_LOGIC_VECTOR (13 downto 0);
    signal numberNeurons_read_reg_1065 : STD_LOGIC_VECTOR (31 downto 0);
    signal numberLayers_read_reg_1078 : STD_LOGIC_VECTOR (31 downto 0);
    signal numberOutputs_read_reg_1085 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln49_fu_596_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln49_reg_1097 : STD_LOGIC_VECTOR (31 downto 0);
    signal valuesToCopy_fu_611_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal valuesToCopy_reg_1102 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln52_fu_616_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_addr_reg_1112 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond316_fu_641_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond316_reg_1118_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_149_fu_646_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_149_reg_1122 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC := '0';
    signal axi_read_addr_read_reg_1127 : STD_LOGIC_VECTOR (31 downto 0);
    signal valuesToCopy_2_fu_661_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal valuesToCopy_2_reg_1132 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal icmp_ln57_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal axi_read_addr_1_reg_1142 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond305_fu_691_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond305_reg_1148_pp1_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_151_fu_696_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_151_reg_1152 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp1_iter0 : STD_LOGIC := '0';
    signal axi_read_addr_1_read_reg_1157 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln60_fu_711_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal axi_read_addr_2_reg_1166 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond294_fu_735_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond294_reg_1172_pp2_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_154_fu_740_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal empty_154_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal axi_read_addr_2_read_reg_1181 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln62_fu_755_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state35 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state35 : signal is "none";
    signal trunc_ln1_reg_1190 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln137_fu_770_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln137_reg_1195 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_block_state37_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state39_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal add_ln137_fu_775_p2 : STD_LOGIC_VECTOR (29 downto 0);
    signal add_ln137_reg_1199 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal tmp_s_fu_785_p3 : STD_LOGIC_VECTOR (8 downto 0);
    signal tmp_s_reg_1204 : STD_LOGIC_VECTOR (8 downto 0);
    signal zext_ln143_fu_793_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_reg_1210 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_11_fu_804_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_11_reg_1220 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_12_fu_814_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_12_reg_1230 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_CS_fsm_pp3_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage1 : signal is "none";
    signal ap_block_state38_pp3_stage1_iter0 : BOOLEAN;
    signal ap_block_pp3_stage1_11001 : BOOLEAN;
    signal zext_ln143_13_fu_824_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln143_13_reg_1240 : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln77_fu_829_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln77_reg_1250 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state45 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state45 : signal is "none";
    signal grp_copyArray_float_4u_1_fu_557_ap_ready : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_ap_done : STD_LOGIC;
    signal trunc_ln77_1_fu_832_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln77_1_reg_1255 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub21_fu_838_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub21_reg_1263 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub21_cast_fu_843_p2 : STD_LOGIC_VECTOR (13 downto 0);
    attribute use_dsp48 : string;
    attribute use_dsp48 of sub21_cast_fu_843_p2 : signal is "no";
    signal sub21_cast_reg_1268 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln85_fu_854_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln85_reg_1276 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state46 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state46 : signal is "none";
    signal add_ln83_1_fu_864_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal add_ln83_1_reg_1281 : STD_LOGIC_VECTOR (13 downto 0);
    signal icmp_ln80_fu_849_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal mul_ln85_fu_880_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln85_reg_1291 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_fu_996_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln83_reg_1297 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state49 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state49 : signal is "none";
    signal add_ln91_fu_885_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln91_reg_1302 : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_CS_fsm_state50 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state50 : signal is "none";
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_ready : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_done : STD_LOGIC;
    signal ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_ready : STD_LOGIC;
    signal ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_done : STD_LOGIC;
    signal ap_block_state50_on_subcall_done : BOOLEAN;
    signal grp_fu_1002_p3 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state57 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state57 : signal is "none";
    signal grp_fu_1007_p2 : STD_LOGIC_VECTOR (13 downto 0);
    signal mul_ln96_1_reg_1312 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state60 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state60 : signal is "none";
    signal grp_fu_572_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln98_reg_1317 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln100_fu_889_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln100_reg_1322 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln105_fu_894_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln105_reg_1327 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state61 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state61 : signal is "none";
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_ready : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_done : STD_LOGIC;
    signal ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready : STD_LOGIC;
    signal ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_done : STD_LOGIC;
    signal ap_block_state61_on_subcall_done : BOOLEAN;
    signal trunc_ln105_fu_898_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal trunc_ln105_reg_1332 : STD_LOGIC_VECTOR (8 downto 0);
    signal add_ln106_fu_902_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln106_reg_1337 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state62 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state62 : signal is "none";
    signal icmp_ln106_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state63_io : BOOLEAN;
    signal grp_copyArray_float_4u_s_fu_564_ap_ready : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_ap_done : STD_LOGIC;
    signal exitcond272_fu_932_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_block_state64_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state65_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_state66_pp4_stage0_iter2 : BOOLEAN;
    signal ap_block_state66_io : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal empty_159_fu_937_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal bramLayerResults_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramLayerResults_load_reg_1367 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal icmp_ln109_fu_952_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op333_writeresp_state71 : BOOLEAN;
    signal ap_block_state71 : BOOLEAN;
    signal axi_write_addr_1_reg_1376 : STD_LOGIC_VECTOR (31 downto 0);
    signal exitcond1_fu_976_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp5_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp5_stage0 : signal is "none";
    signal ap_block_state73_pp5_stage0_iter0 : BOOLEAN;
    signal ap_block_state74_pp5_stage0_iter1 : BOOLEAN;
    signal ap_block_state75_pp5_stage0_iter2 : BOOLEAN;
    signal ap_block_state75_io : BOOLEAN;
    signal ap_block_pp5_stage0_11001 : BOOLEAN;
    signal empty_163_fu_981_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_enable_reg_pp5_iter0 : STD_LOGIC := '0';
    signal layerBuffer0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layerBuffer0_load_reg_1396 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_condition_pp0_exit_iter0_state10 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal ap_block_pp1_stage0_subdone : BOOLEAN;
    signal ap_condition_pp1_exit_iter0_state21 : STD_LOGIC;
    signal ap_enable_reg_pp1_iter2 : STD_LOGIC := '0';
    signal ap_CS_fsm_state31 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state31 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state32 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter2 : STD_LOGIC := '0';
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state37 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_block_pp3_stage1_subdone : BOOLEAN;
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state64 : STD_LOGIC;
    signal ap_block_pp5_stage0_subdone : BOOLEAN;
    signal ap_condition_pp5_exit_iter0_state73 : STD_LOGIC;
    signal ap_enable_reg_pp5_iter1 : STD_LOGIC := '0';
    signal inputData_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal inputData_ce0 : STD_LOGIC;
    signal inputData_we0 : STD_LOGIC;
    signal inputData_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputData_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inputData_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal inputData_ce1 : STD_LOGIC;
    signal inputData_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layerBuffer0_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layerBuffer0_ce0 : STD_LOGIC;
    signal layerBuffer0_we0 : STD_LOGIC;
    signal layerBuffer0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layerBuffer0_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal layerBuffer0_ce1 : STD_LOGIC;
    signal layerBuffer0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal layerBuffer1_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal layerBuffer1_ce0 : STD_LOGIC;
    signal layerBuffer1_we0 : STD_LOGIC;
    signal layerBuffer1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layerBuffer1_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal layerBuffer1_ce1 : STD_LOGIC;
    signal layerBuffer1_we1 : STD_LOGIC;
    signal layerBuffer1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramLayerResults_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal bramLayerResults_ce0 : STD_LOGIC;
    signal bramLayerResults_we0 : STD_LOGIC;
    signal bramLayerResults_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal bramLayerResults_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal bramLayerResults_ce1 : STD_LOGIC;
    signal bramLayerResults_we1 : STD_LOGIC;
    signal bramLayerResults_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_weights_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_input_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_bias_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_p_output_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_start : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_done : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_ready : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_idle : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_continue : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_weights_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_input_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_bias_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_ce0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_we0 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_ce1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_processLayer_float_4u_2u_s_fu_530_p_output_we1 : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_start : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_idle : STD_LOGIC;
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_continue : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_we0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address1 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_weights_we1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_we0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_input_we1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_we0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_bias_we1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_we0 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_outputLayer_float_4u_2u_s_fu_543_p_output_we1 : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_start : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_idle : STD_LOGIC;
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_continue : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_ap_start : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_ap_idle : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_input_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_1_fu_557_p_input_ce0 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_input_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_1_fu_557_p_input_ce1 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_output_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_1_fu_557_p_output_ce0 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_output_we0 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copyArray_float_4u_1_fu_557_p_output_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_1_fu_557_p_output_ce1 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_output_we1 : STD_LOGIC;
    signal grp_copyArray_float_4u_1_fu_557_p_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_ap_start : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_ap_idle : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_input_address0 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_input_ce0 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_input_address1 : STD_LOGIC_VECTOR (5 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_input_ce1 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_output_address0 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_output_ce0 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_output_we0 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_output_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_output_address1 : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_output_ce1 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_output_we1 : STD_LOGIC;
    signal grp_copyArray_float_4u_s_fu_564_p_output_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_p_output_offset : STD_LOGIC_VECTOR (8 downto 0);
    signal grp_copyArray_float_4u_s_fu_564_size : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_loop_index23_phi_fu_431_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_loop_index17_phi_fu_443_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_loop_index11_phi_fu_455_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_phi_mux_i_12_phi_fu_467_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal i_reg_474 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state54 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state54 : signal is "none";
    signal phi_mul_reg_485 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state36 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state36 : signal is "none";
    signal ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready : STD_LOGIC;
    signal ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done : STD_LOGIC;
    signal ap_block_state36_on_subcall_done : BOOLEAN;
    signal ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done : STD_LOGIC := '0';
    signal ap_CS_fsm_state40 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state40 : signal is "none";
    signal ap_CS_fsm_state41 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state41 : signal is "none";
    signal ap_block_state41_on_subcall_done : BOOLEAN;
    signal grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done : STD_LOGIC := '0';
    signal grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg : STD_LOGIC := '0';
    signal ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready : STD_LOGIC := '0';
    signal ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done : STD_LOGIC := '0';
    signal grp_copyArray_float_4u_1_fu_557_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state44 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state44 : signal is "none";
    signal ap_CS_fsm_state53 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state53 : signal is "none";
    signal grp_copyArray_float_4u_s_fu_564_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state42 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state42 : signal is "none";
    signal ap_CS_fsm_state51 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state51 : signal is "none";
    signal ap_CS_fsm_state43 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state43 : signal is "none";
    signal ap_CS_fsm_state52 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state52 : signal is "none";
    signal loop_index23_cast_fu_652_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index17_cast_fu_702_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index11_cast_fu_746_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp3_stage1 : BOOLEAN;
    signal loop_index5_cast_fu_943_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index_cast_fu_987_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast1_cast_fu_631_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast2_cast_fu_681_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast_cast_fu_725_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast8_cast_fu_921_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast9_cast_fu_966_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_160_fu_948_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp4_stage0_01001 : BOOLEAN;
    signal ap_block_state80 : BOOLEAN;
    signal empty_164_fu_992_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp5_stage0_01001 : BOOLEAN;
    signal add_ln49_fu_590_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln49_fu_596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal add_ln50_1_fu_602_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal valuesToCopy_fu_611_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_cast1_fu_622_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_cast2_fu_672_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_cast_fu_716_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal empty_156_fu_781_p1 : STD_LOGIC_VECTOR (6 downto 0);
    signal or_ln143_fu_798_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln143_3_fu_809_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal or_ln143_4_fu_819_p2 : STD_LOGIC_VECTOR (8 downto 0);
    signal empty_157_fu_835_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal trunc_ln83_fu_860_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal mul_ln85_fu_880_p1 : STD_LOGIC_VECTOR (8 downto 0);
    signal p_cast8_fu_912_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal p_cast9_fu_957_p4 : STD_LOGIC_VECTOR (61 downto 0);
    signal grp_fu_996_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_CS_fsm_state56 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state56 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (68 downto 0);
    signal ap_block_state43_on_subcall_done : BOOLEAN;
    signal ap_block_state52_on_subcall_done : BOOLEAN;
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_idle_pp1 : STD_LOGIC;
    signal ap_enable_pp1 : STD_LOGIC;
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_idle_pp5 : STD_LOGIC;
    signal ap_enable_pp5 : STD_LOGIC;

    component MLP_processLayer_float_4u_2u_1 IS
    port (
        p_weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce0 : OUT STD_LOGIC;
        p_weights_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we0 : OUT STD_LOGIC;
        p_weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce1 : OUT STD_LOGIC;
        p_weights_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we1 : OUT STD_LOGIC;
        p_input_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_input_ce0 : OUT STD_LOGIC;
        p_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we0 : OUT STD_LOGIC;
        p_input_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        p_input_ce1 : OUT STD_LOGIC;
        p_input_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we1 : OUT STD_LOGIC;
        p_bias_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce0 : OUT STD_LOGIC;
        p_bias_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we0 : OUT STD_LOGIC;
        p_bias_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce1 : OUT STD_LOGIC;
        p_bias_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we1 : OUT STD_LOGIC;
        p_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce0 : OUT STD_LOGIC;
        p_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we0 : OUT STD_LOGIC;
        p_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce1 : OUT STD_LOGIC;
        p_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we1 : OUT STD_LOGIC;
        p_n : IN STD_LOGIC_VECTOR (31 downto 0);
        p_k : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_n_ap_vld : IN STD_LOGIC;
        p_k_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component MLP_processLayer_float_4u_2u_s IS
    port (
        p_weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce0 : OUT STD_LOGIC;
        p_weights_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we0 : OUT STD_LOGIC;
        p_weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce1 : OUT STD_LOGIC;
        p_weights_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we1 : OUT STD_LOGIC;
        p_weights_offset : IN STD_LOGIC_VECTOR (13 downto 0);
        p_input_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce0 : OUT STD_LOGIC;
        p_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we0 : OUT STD_LOGIC;
        p_input_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce1 : OUT STD_LOGIC;
        p_input_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we1 : OUT STD_LOGIC;
        p_bias_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce0 : OUT STD_LOGIC;
        p_bias_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we0 : OUT STD_LOGIC;
        p_bias_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce1 : OUT STD_LOGIC;
        p_bias_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we1 : OUT STD_LOGIC;
        p_bias_offset : IN STD_LOGIC_VECTOR (8 downto 0);
        p_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce0 : OUT STD_LOGIC;
        p_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we0 : OUT STD_LOGIC;
        p_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce1 : OUT STD_LOGIC;
        p_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we1 : OUT STD_LOGIC;
        p_n : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_weights_offset_ap_vld : IN STD_LOGIC;
        p_bias_offset_ap_vld : IN STD_LOGIC;
        p_n_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component MLP_outputLayer_float_4u_2u_s IS
    port (
        p_weights_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce0 : OUT STD_LOGIC;
        p_weights_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we0 : OUT STD_LOGIC;
        p_weights_address1 : OUT STD_LOGIC_VECTOR (13 downto 0);
        p_weights_ce1 : OUT STD_LOGIC;
        p_weights_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_weights_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_weights_we1 : OUT STD_LOGIC;
        p_weights_offset : IN STD_LOGIC_VECTOR (13 downto 0);
        p_input_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce0 : OUT STD_LOGIC;
        p_input_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we0 : OUT STD_LOGIC;
        p_input_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce1 : OUT STD_LOGIC;
        p_input_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_we1 : OUT STD_LOGIC;
        p_bias_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce0 : OUT STD_LOGIC;
        p_bias_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we0 : OUT STD_LOGIC;
        p_bias_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_bias_ce1 : OUT STD_LOGIC;
        p_bias_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_bias_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_bias_we1 : OUT STD_LOGIC;
        p_bias_offset : IN STD_LOGIC_VECTOR (8 downto 0);
        p_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce0 : OUT STD_LOGIC;
        p_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we0 : OUT STD_LOGIC;
        p_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce1 : OUT STD_LOGIC;
        p_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_we1 : OUT STD_LOGIC;
        p_n : IN STD_LOGIC_VECTOR (31 downto 0);
        p_k : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        p_weights_offset_ap_vld : IN STD_LOGIC;
        p_bias_offset_ap_vld : IN STD_LOGIC;
        p_n_ap_vld : IN STD_LOGIC;
        p_k_ap_vld : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;


    component MLP_copyArray_float_4u_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_input_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce0 : OUT STD_LOGIC;
        p_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce1 : OUT STD_LOGIC;
        p_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce0 : OUT STD_LOGIC;
        p_output_we0 : OUT STD_LOGIC;
        p_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_output_ce1 : OUT STD_LOGIC;
        p_output_we1 : OUT STD_LOGIC;
        p_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        size : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_copyArray_float_4u_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_input_address0 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce0 : OUT STD_LOGIC;
        p_input_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_input_address1 : OUT STD_LOGIC_VECTOR (5 downto 0);
        p_input_ce1 : OUT STD_LOGIC;
        p_input_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_output_address0 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_output_ce0 : OUT STD_LOGIC;
        p_output_we0 : OUT STD_LOGIC;
        p_output_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_address1 : OUT STD_LOGIC_VECTOR (8 downto 0);
        p_output_ce1 : OUT STD_LOGIC;
        p_output_we1 : OUT STD_LOGIC;
        p_output_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        p_output_offset : IN STD_LOGIC_VECTOR (8 downto 0);
        size : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_mul_9s_9s_9_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (8 downto 0);
        din1 : IN STD_LOGIC_VECTOR (8 downto 0);
        dout : OUT STD_LOGIC_VECTOR (8 downto 0) );
    end component;


    component MLP_mul_mul_14s_14s_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component MLP_mac_muladd_14s_14s_14ns_14_4_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (13 downto 0);
        din1 : IN STD_LOGIC_VECTOR (13 downto 0);
        din2 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (13 downto 0) );
    end component;


    component MLP_bramWeight IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (13 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_bramBias IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_inputData IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (2 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_layerBuffer0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_layerBuffer1 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (5 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_bramLayerResults IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (8 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component MLP_control_s_axi IS
    generic (
        C_S_AXI_ADDR_WIDTH : INTEGER;
        C_S_AXI_DATA_WIDTH : INTEGER );
    port (
        AWVALID : IN STD_LOGIC;
        AWREADY : OUT STD_LOGIC;
        AWADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        WVALID : IN STD_LOGIC;
        WREADY : OUT STD_LOGIC;
        WDATA : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : IN STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH/8-1 downto 0);
        ARVALID : IN STD_LOGIC;
        ARREADY : OUT STD_LOGIC;
        ARADDR : IN STD_LOGIC_VECTOR (C_S_AXI_ADDR_WIDTH-1 downto 0);
        RVALID : OUT STD_LOGIC;
        RREADY : IN STD_LOGIC;
        RDATA : OUT STD_LOGIC_VECTOR (C_S_AXI_DATA_WIDTH-1 downto 0);
        RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        BVALID : OUT STD_LOGIC;
        BREADY : IN STD_LOGIC;
        BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        input_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        output_r : OUT STD_LOGIC_VECTOR (63 downto 0);
        axiWeightInput : OUT STD_LOGIC_VECTOR (63 downto 0);
        axiBiasInput : OUT STD_LOGIC_VECTOR (63 downto 0);
        axiLayerOutput : OUT STD_LOGIC_VECTOR (63 downto 0);
        numberInputs : OUT STD_LOGIC_VECTOR (31 downto 0);
        numberOutputs : OUT STD_LOGIC_VECTOR (31 downto 0);
        numberLayers : OUT STD_LOGIC_VECTOR (31 downto 0);
        numberNeurons : OUT STD_LOGIC_VECTOR (31 downto 0);
        loadParameters : OUT STD_LOGIC_VECTOR (31 downto 0);
        exportLayers : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_start : OUT STD_LOGIC;
        interrupt : OUT STD_LOGIC;
        ap_ready : IN STD_LOGIC;
        ap_done : IN STD_LOGIC;
        ap_idle : IN STD_LOGIC );
    end component;


    component MLP_axi_read_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component MLP_axi_write_m_axi IS
    generic (
        CONSERVATIVE : INTEGER;
        USER_DW : INTEGER;
        USER_AW : INTEGER;
        USER_MAXREQS : INTEGER;
        NUM_READ_OUTSTANDING : INTEGER;
        NUM_WRITE_OUTSTANDING : INTEGER;
        MAX_READ_BURST_LENGTH : INTEGER;
        MAX_WRITE_BURST_LENGTH : INTEGER;
        C_M_AXI_ID_WIDTH : INTEGER;
        C_M_AXI_ADDR_WIDTH : INTEGER;
        C_M_AXI_DATA_WIDTH : INTEGER;
        C_M_AXI_AWUSER_WIDTH : INTEGER;
        C_M_AXI_ARUSER_WIDTH : INTEGER;
        C_M_AXI_WUSER_WIDTH : INTEGER;
        C_M_AXI_RUSER_WIDTH : INTEGER;
        C_M_AXI_BUSER_WIDTH : INTEGER;
        C_USER_VALUE : INTEGER;
        C_PROT_VALUE : INTEGER;
        C_CACHE_VALUE : INTEGER );
    port (
        AWVALID : OUT STD_LOGIC;
        AWREADY : IN STD_LOGIC;
        AWADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        AWID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        AWLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        AWUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_AWUSER_WIDTH-1 downto 0);
        WVALID : OUT STD_LOGIC;
        WREADY : IN STD_LOGIC;
        WDATA : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        WSTRB : OUT STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH/8-1 downto 0);
        WLAST : OUT STD_LOGIC;
        WID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        WUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_WUSER_WIDTH-1 downto 0);
        ARVALID : OUT STD_LOGIC;
        ARREADY : IN STD_LOGIC;
        ARADDR : OUT STD_LOGIC_VECTOR (C_M_AXI_ADDR_WIDTH-1 downto 0);
        ARID : OUT STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        ARLEN : OUT STD_LOGIC_VECTOR (7 downto 0);
        ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        ARUSER : OUT STD_LOGIC_VECTOR (C_M_AXI_ARUSER_WIDTH-1 downto 0);
        RVALID : IN STD_LOGIC;
        RREADY : OUT STD_LOGIC;
        RDATA : IN STD_LOGIC_VECTOR (C_M_AXI_DATA_WIDTH-1 downto 0);
        RLAST : IN STD_LOGIC;
        RID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        RUSER : IN STD_LOGIC_VECTOR (C_M_AXI_RUSER_WIDTH-1 downto 0);
        RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BVALID : IN STD_LOGIC;
        BREADY : OUT STD_LOGIC;
        BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        BID : IN STD_LOGIC_VECTOR (C_M_AXI_ID_WIDTH-1 downto 0);
        BUSER : IN STD_LOGIC_VECTOR (C_M_AXI_BUSER_WIDTH-1 downto 0);
        ACLK : IN STD_LOGIC;
        ARESET : IN STD_LOGIC;
        ACLK_EN : IN STD_LOGIC;
        I_ARVALID : IN STD_LOGIC;
        I_ARREADY : OUT STD_LOGIC;
        I_ARADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_ARSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_ARPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_ARUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_ARBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_ARREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_RVALID : OUT STD_LOGIC;
        I_RREADY : IN STD_LOGIC;
        I_RDATA : OUT STD_LOGIC_VECTOR (31 downto 0);
        I_RID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_RRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_RLAST : OUT STD_LOGIC;
        I_AWVALID : IN STD_LOGIC;
        I_AWREADY : OUT STD_LOGIC;
        I_AWADDR : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWLEN : IN STD_LOGIC_VECTOR (31 downto 0);
        I_AWSIZE : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWLOCK : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWCACHE : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWQOS : IN STD_LOGIC_VECTOR (3 downto 0);
        I_AWPROT : IN STD_LOGIC_VECTOR (2 downto 0);
        I_AWUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_AWBURST : IN STD_LOGIC_VECTOR (1 downto 0);
        I_AWREGION : IN STD_LOGIC_VECTOR (3 downto 0);
        I_WVALID : IN STD_LOGIC;
        I_WREADY : OUT STD_LOGIC;
        I_WDATA : IN STD_LOGIC_VECTOR (31 downto 0);
        I_WID : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        I_WLAST : IN STD_LOGIC;
        I_WSTRB : IN STD_LOGIC_VECTOR (3 downto 0);
        I_BVALID : OUT STD_LOGIC;
        I_BREADY : IN STD_LOGIC;
        I_BRESP : OUT STD_LOGIC_VECTOR (1 downto 0);
        I_BID : OUT STD_LOGIC_VECTOR (0 downto 0);
        I_BUSER : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    bramWeight_U : component MLP_bramWeight
    generic map (
        DataWidth => 32,
        AddressRange => 13312,
        AddressWidth => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bramWeight_address0,
        ce0 => bramWeight_ce0,
        we0 => bramWeight_we0,
        d0 => bramWeight_d0,
        q0 => bramWeight_q0,
        address1 => bramWeight_address1,
        ce1 => bramWeight_ce1,
        q1 => bramWeight_q1);

    bramBias_U : component MLP_bramBias
    generic map (
        DataWidth => 32,
        AddressRange => 264,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bramBias_address0,
        ce0 => bramBias_ce0,
        we0 => bramBias_we0,
        d0 => bramBias_d0,
        q0 => bramBias_q0);

    control_s_axi_U : component MLP_control_s_axi
    generic map (
        C_S_AXI_ADDR_WIDTH => C_S_AXI_CONTROL_ADDR_WIDTH,
        C_S_AXI_DATA_WIDTH => C_S_AXI_CONTROL_DATA_WIDTH)
    port map (
        AWVALID => s_axi_control_AWVALID,
        AWREADY => s_axi_control_AWREADY,
        AWADDR => s_axi_control_AWADDR,
        WVALID => s_axi_control_WVALID,
        WREADY => s_axi_control_WREADY,
        WDATA => s_axi_control_WDATA,
        WSTRB => s_axi_control_WSTRB,
        ARVALID => s_axi_control_ARVALID,
        ARREADY => s_axi_control_ARREADY,
        ARADDR => s_axi_control_ARADDR,
        RVALID => s_axi_control_RVALID,
        RREADY => s_axi_control_RREADY,
        RDATA => s_axi_control_RDATA,
        RRESP => s_axi_control_RRESP,
        BVALID => s_axi_control_BVALID,
        BREADY => s_axi_control_BREADY,
        BRESP => s_axi_control_BRESP,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        input_r => input_r,
        output_r => output_r,
        axiWeightInput => axiWeightInput,
        axiBiasInput => axiBiasInput,
        axiLayerOutput => axiLayerOutput,
        numberInputs => numberInputs,
        numberOutputs => numberOutputs,
        numberLayers => numberLayers,
        numberNeurons => numberNeurons,
        loadParameters => loadParameters,
        exportLayers => exportLayers,
        ap_start => ap_start,
        interrupt => interrupt,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_idle => ap_idle);

    axi_read_m_axi_U : component MLP_axi_read_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 128,
        MAX_WRITE_BURST_LENGTH => 16,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXI_READ_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXI_READ_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXI_READ_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXI_READ_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXI_READ_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXI_READ_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXI_READ_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXI_READ_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXI_READ_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXI_READ_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXI_READ_CACHE_VALUE)
    port map (
        AWVALID => m_axi_axi_read_AWVALID,
        AWREADY => m_axi_axi_read_AWREADY,
        AWADDR => m_axi_axi_read_AWADDR,
        AWID => m_axi_axi_read_AWID,
        AWLEN => m_axi_axi_read_AWLEN,
        AWSIZE => m_axi_axi_read_AWSIZE,
        AWBURST => m_axi_axi_read_AWBURST,
        AWLOCK => m_axi_axi_read_AWLOCK,
        AWCACHE => m_axi_axi_read_AWCACHE,
        AWPROT => m_axi_axi_read_AWPROT,
        AWQOS => m_axi_axi_read_AWQOS,
        AWREGION => m_axi_axi_read_AWREGION,
        AWUSER => m_axi_axi_read_AWUSER,
        WVALID => m_axi_axi_read_WVALID,
        WREADY => m_axi_axi_read_WREADY,
        WDATA => m_axi_axi_read_WDATA,
        WSTRB => m_axi_axi_read_WSTRB,
        WLAST => m_axi_axi_read_WLAST,
        WID => m_axi_axi_read_WID,
        WUSER => m_axi_axi_read_WUSER,
        ARVALID => m_axi_axi_read_ARVALID,
        ARREADY => m_axi_axi_read_ARREADY,
        ARADDR => m_axi_axi_read_ARADDR,
        ARID => m_axi_axi_read_ARID,
        ARLEN => m_axi_axi_read_ARLEN,
        ARSIZE => m_axi_axi_read_ARSIZE,
        ARBURST => m_axi_axi_read_ARBURST,
        ARLOCK => m_axi_axi_read_ARLOCK,
        ARCACHE => m_axi_axi_read_ARCACHE,
        ARPROT => m_axi_axi_read_ARPROT,
        ARQOS => m_axi_axi_read_ARQOS,
        ARREGION => m_axi_axi_read_ARREGION,
        ARUSER => m_axi_axi_read_ARUSER,
        RVALID => m_axi_axi_read_RVALID,
        RREADY => m_axi_axi_read_RREADY,
        RDATA => m_axi_axi_read_RDATA,
        RLAST => m_axi_axi_read_RLAST,
        RID => m_axi_axi_read_RID,
        RUSER => m_axi_axi_read_RUSER,
        RRESP => m_axi_axi_read_RRESP,
        BVALID => m_axi_axi_read_BVALID,
        BREADY => m_axi_axi_read_BREADY,
        BRESP => m_axi_axi_read_BRESP,
        BID => m_axi_axi_read_BID,
        BUSER => m_axi_axi_read_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => axi_read_ARVALID,
        I_ARREADY => axi_read_ARREADY,
        I_ARADDR => axi_read_ARADDR,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => axi_read_ARLEN,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => axi_read_RVALID,
        I_RREADY => axi_read_RREADY,
        I_RDATA => axi_read_RDATA,
        I_RID => axi_read_RID,
        I_RUSER => axi_read_RUSER,
        I_RRESP => axi_read_RRESP,
        I_RLAST => axi_read_RLAST,
        I_AWVALID => ap_const_logic_0,
        I_AWREADY => axi_read_AWREADY,
        I_AWADDR => ap_const_lv32_0,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => ap_const_lv32_0,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => ap_const_logic_0,
        I_WREADY => axi_read_WREADY,
        I_WDATA => ap_const_lv32_0,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_0,
        I_BVALID => axi_read_BVALID,
        I_BREADY => ap_const_logic_0,
        I_BRESP => axi_read_BRESP,
        I_BID => axi_read_BID,
        I_BUSER => axi_read_BUSER);

    axi_write_m_axi_U : component MLP_axi_write_m_axi
    generic map (
        CONSERVATIVE => 0,
        USER_DW => 32,
        USER_AW => 32,
        USER_MAXREQS => 5,
        NUM_READ_OUTSTANDING => 16,
        NUM_WRITE_OUTSTANDING => 16,
        MAX_READ_BURST_LENGTH => 16,
        MAX_WRITE_BURST_LENGTH => 128,
        C_M_AXI_ID_WIDTH => C_M_AXI_AXI_WRITE_ID_WIDTH,
        C_M_AXI_ADDR_WIDTH => C_M_AXI_AXI_WRITE_ADDR_WIDTH,
        C_M_AXI_DATA_WIDTH => C_M_AXI_AXI_WRITE_DATA_WIDTH,
        C_M_AXI_AWUSER_WIDTH => C_M_AXI_AXI_WRITE_AWUSER_WIDTH,
        C_M_AXI_ARUSER_WIDTH => C_M_AXI_AXI_WRITE_ARUSER_WIDTH,
        C_M_AXI_WUSER_WIDTH => C_M_AXI_AXI_WRITE_WUSER_WIDTH,
        C_M_AXI_RUSER_WIDTH => C_M_AXI_AXI_WRITE_RUSER_WIDTH,
        C_M_AXI_BUSER_WIDTH => C_M_AXI_AXI_WRITE_BUSER_WIDTH,
        C_USER_VALUE => C_M_AXI_AXI_WRITE_USER_VALUE,
        C_PROT_VALUE => C_M_AXI_AXI_WRITE_PROT_VALUE,
        C_CACHE_VALUE => C_M_AXI_AXI_WRITE_CACHE_VALUE)
    port map (
        AWVALID => m_axi_axi_write_AWVALID,
        AWREADY => m_axi_axi_write_AWREADY,
        AWADDR => m_axi_axi_write_AWADDR,
        AWID => m_axi_axi_write_AWID,
        AWLEN => m_axi_axi_write_AWLEN,
        AWSIZE => m_axi_axi_write_AWSIZE,
        AWBURST => m_axi_axi_write_AWBURST,
        AWLOCK => m_axi_axi_write_AWLOCK,
        AWCACHE => m_axi_axi_write_AWCACHE,
        AWPROT => m_axi_axi_write_AWPROT,
        AWQOS => m_axi_axi_write_AWQOS,
        AWREGION => m_axi_axi_write_AWREGION,
        AWUSER => m_axi_axi_write_AWUSER,
        WVALID => m_axi_axi_write_WVALID,
        WREADY => m_axi_axi_write_WREADY,
        WDATA => m_axi_axi_write_WDATA,
        WSTRB => m_axi_axi_write_WSTRB,
        WLAST => m_axi_axi_write_WLAST,
        WID => m_axi_axi_write_WID,
        WUSER => m_axi_axi_write_WUSER,
        ARVALID => m_axi_axi_write_ARVALID,
        ARREADY => m_axi_axi_write_ARREADY,
        ARADDR => m_axi_axi_write_ARADDR,
        ARID => m_axi_axi_write_ARID,
        ARLEN => m_axi_axi_write_ARLEN,
        ARSIZE => m_axi_axi_write_ARSIZE,
        ARBURST => m_axi_axi_write_ARBURST,
        ARLOCK => m_axi_axi_write_ARLOCK,
        ARCACHE => m_axi_axi_write_ARCACHE,
        ARPROT => m_axi_axi_write_ARPROT,
        ARQOS => m_axi_axi_write_ARQOS,
        ARREGION => m_axi_axi_write_ARREGION,
        ARUSER => m_axi_axi_write_ARUSER,
        RVALID => m_axi_axi_write_RVALID,
        RREADY => m_axi_axi_write_RREADY,
        RDATA => m_axi_axi_write_RDATA,
        RLAST => m_axi_axi_write_RLAST,
        RID => m_axi_axi_write_RID,
        RUSER => m_axi_axi_write_RUSER,
        RRESP => m_axi_axi_write_RRESP,
        BVALID => m_axi_axi_write_BVALID,
        BREADY => m_axi_axi_write_BREADY,
        BRESP => m_axi_axi_write_BRESP,
        BID => m_axi_axi_write_BID,
        BUSER => m_axi_axi_write_BUSER,
        ACLK => ap_clk,
        ARESET => ap_rst_n_inv,
        ACLK_EN => ap_const_logic_1,
        I_ARVALID => ap_const_logic_0,
        I_ARREADY => axi_write_ARREADY,
        I_ARADDR => ap_const_lv32_0,
        I_ARID => ap_const_lv1_0,
        I_ARLEN => ap_const_lv32_0,
        I_ARSIZE => ap_const_lv3_0,
        I_ARLOCK => ap_const_lv2_0,
        I_ARCACHE => ap_const_lv4_0,
        I_ARQOS => ap_const_lv4_0,
        I_ARPROT => ap_const_lv3_0,
        I_ARUSER => ap_const_lv1_0,
        I_ARBURST => ap_const_lv2_0,
        I_ARREGION => ap_const_lv4_0,
        I_RVALID => axi_write_RVALID,
        I_RREADY => ap_const_logic_0,
        I_RDATA => axi_write_RDATA,
        I_RID => axi_write_RID,
        I_RUSER => axi_write_RUSER,
        I_RRESP => axi_write_RRESP,
        I_RLAST => axi_write_RLAST,
        I_AWVALID => axi_write_AWVALID,
        I_AWREADY => axi_write_AWREADY,
        I_AWADDR => axi_write_AWADDR,
        I_AWID => ap_const_lv1_0,
        I_AWLEN => axi_write_AWLEN,
        I_AWSIZE => ap_const_lv3_0,
        I_AWLOCK => ap_const_lv2_0,
        I_AWCACHE => ap_const_lv4_0,
        I_AWQOS => ap_const_lv4_0,
        I_AWPROT => ap_const_lv3_0,
        I_AWUSER => ap_const_lv1_0,
        I_AWBURST => ap_const_lv2_0,
        I_AWREGION => ap_const_lv4_0,
        I_WVALID => axi_write_WVALID,
        I_WREADY => axi_write_WREADY,
        I_WDATA => axi_write_WDATA,
        I_WID => ap_const_lv1_0,
        I_WUSER => ap_const_lv1_0,
        I_WLAST => ap_const_logic_0,
        I_WSTRB => ap_const_lv4_F,
        I_BVALID => axi_write_BVALID,
        I_BREADY => axi_write_BREADY,
        I_BRESP => axi_write_BRESP,
        I_BID => axi_write_BID,
        I_BUSER => axi_write_BUSER);

    inputData_U : component MLP_inputData
    generic map (
        DataWidth => 32,
        AddressRange => 8,
        AddressWidth => 3)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => inputData_address0,
        ce0 => inputData_ce0,
        we0 => inputData_we0,
        d0 => inputData_d0,
        q0 => inputData_q0,
        address1 => inputData_address1,
        ce1 => inputData_ce1,
        q1 => inputData_q1);

    layerBuffer0_U : component MLP_layerBuffer0
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layerBuffer0_address0,
        ce0 => layerBuffer0_ce0,
        we0 => layerBuffer0_we0,
        d0 => layerBuffer0_d0,
        q0 => layerBuffer0_q0,
        address1 => layerBuffer0_address1,
        ce1 => layerBuffer0_ce1,
        q1 => layerBuffer0_q1);

    layerBuffer1_U : component MLP_layerBuffer1
    generic map (
        DataWidth => 32,
        AddressRange => 64,
        AddressWidth => 6)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => layerBuffer1_address0,
        ce0 => layerBuffer1_ce0,
        we0 => layerBuffer1_we0,
        d0 => grp_copyArray_float_4u_1_fu_557_p_output_d0,
        q0 => layerBuffer1_q0,
        address1 => layerBuffer1_address1,
        ce1 => layerBuffer1_ce1,
        we1 => layerBuffer1_we1,
        d1 => grp_copyArray_float_4u_1_fu_557_p_output_d1,
        q1 => layerBuffer1_q1);

    bramLayerResults_U : component MLP_bramLayerResults
    generic map (
        DataWidth => 32,
        AddressRange => 272,
        AddressWidth => 9)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => bramLayerResults_address0,
        ce0 => bramLayerResults_ce0,
        we0 => bramLayerResults_we0,
        d0 => bramLayerResults_d0,
        q0 => bramLayerResults_q0,
        address1 => bramLayerResults_address1,
        ce1 => bramLayerResults_ce1,
        we1 => bramLayerResults_we1,
        d1 => bramLayerResults_d1);

    grp_processLayer_float_4u_2u_1_fu_518 : component MLP_processLayer_float_4u_2u_1
    port map (
        p_weights_address0 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_address0,
        p_weights_ce0 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce0,
        p_weights_d0 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_d0,
        p_weights_q0 => bramWeight_q0,
        p_weights_we0 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_we0,
        p_weights_address1 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_address1,
        p_weights_ce1 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce1,
        p_weights_d1 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_d1,
        p_weights_q1 => bramWeight_q1,
        p_weights_we1 => grp_processLayer_float_4u_2u_1_fu_518_p_weights_we1,
        p_input_address0 => grp_processLayer_float_4u_2u_1_fu_518_p_input_address0,
        p_input_ce0 => grp_processLayer_float_4u_2u_1_fu_518_p_input_ce0,
        p_input_d0 => grp_processLayer_float_4u_2u_1_fu_518_p_input_d0,
        p_input_q0 => inputData_q0,
        p_input_we0 => grp_processLayer_float_4u_2u_1_fu_518_p_input_we0,
        p_input_address1 => grp_processLayer_float_4u_2u_1_fu_518_p_input_address1,
        p_input_ce1 => grp_processLayer_float_4u_2u_1_fu_518_p_input_ce1,
        p_input_d1 => grp_processLayer_float_4u_2u_1_fu_518_p_input_d1,
        p_input_q1 => inputData_q1,
        p_input_we1 => grp_processLayer_float_4u_2u_1_fu_518_p_input_we1,
        p_bias_address0 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_address0,
        p_bias_ce0 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce0,
        p_bias_d0 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_d0,
        p_bias_q0 => bramBias_q0,
        p_bias_we0 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_we0,
        p_bias_address1 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_address1,
        p_bias_ce1 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce1,
        p_bias_d1 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_d1,
        p_bias_q1 => ap_const_lv32_0,
        p_bias_we1 => grp_processLayer_float_4u_2u_1_fu_518_p_bias_we1,
        p_output_address0 => grp_processLayer_float_4u_2u_1_fu_518_p_output_address0,
        p_output_ce0 => grp_processLayer_float_4u_2u_1_fu_518_p_output_ce0,
        p_output_d0 => grp_processLayer_float_4u_2u_1_fu_518_p_output_d0,
        p_output_q0 => ap_const_lv32_0,
        p_output_we0 => grp_processLayer_float_4u_2u_1_fu_518_p_output_we0,
        p_output_address1 => grp_processLayer_float_4u_2u_1_fu_518_p_output_address1,
        p_output_ce1 => grp_processLayer_float_4u_2u_1_fu_518_p_output_ce1,
        p_output_d1 => grp_processLayer_float_4u_2u_1_fu_518_p_output_d1,
        p_output_q1 => ap_const_lv32_0,
        p_output_we1 => grp_processLayer_float_4u_2u_1_fu_518_p_output_we1,
        p_n => numberNeurons_read_reg_1065,
        p_k => numberInputs_read_reg_1042,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        p_n_ap_vld => ap_const_logic_1,
        p_k_ap_vld => ap_const_logic_1,
        ap_start => grp_processLayer_float_4u_2u_1_fu_518_ap_start,
        ap_done => grp_processLayer_float_4u_2u_1_fu_518_ap_done,
        ap_ready => grp_processLayer_float_4u_2u_1_fu_518_ap_ready,
        ap_idle => grp_processLayer_float_4u_2u_1_fu_518_ap_idle,
        ap_continue => grp_processLayer_float_4u_2u_1_fu_518_ap_continue);

    grp_processLayer_float_4u_2u_s_fu_530 : component MLP_processLayer_float_4u_2u_s
    port map (
        p_weights_address0 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_address0,
        p_weights_ce0 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce0,
        p_weights_d0 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_d0,
        p_weights_q0 => bramWeight_q0,
        p_weights_we0 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_we0,
        p_weights_address1 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_address1,
        p_weights_ce1 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce1,
        p_weights_d1 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_d1,
        p_weights_q1 => bramWeight_q1,
        p_weights_we1 => grp_processLayer_float_4u_2u_s_fu_530_p_weights_we1,
        p_weights_offset => mul_ln83_reg_1297,
        p_input_address0 => grp_processLayer_float_4u_2u_s_fu_530_p_input_address0,
        p_input_ce0 => grp_processLayer_float_4u_2u_s_fu_530_p_input_ce0,
        p_input_d0 => grp_processLayer_float_4u_2u_s_fu_530_p_input_d0,
        p_input_q0 => layerBuffer1_q0,
        p_input_we0 => grp_processLayer_float_4u_2u_s_fu_530_p_input_we0,
        p_input_address1 => grp_processLayer_float_4u_2u_s_fu_530_p_input_address1,
        p_input_ce1 => grp_processLayer_float_4u_2u_s_fu_530_p_input_ce1,
        p_input_d1 => grp_processLayer_float_4u_2u_s_fu_530_p_input_d1,
        p_input_q1 => layerBuffer1_q1,
        p_input_we1 => grp_processLayer_float_4u_2u_s_fu_530_p_input_we1,
        p_bias_address0 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_address0,
        p_bias_ce0 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce0,
        p_bias_d0 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_d0,
        p_bias_q0 => bramBias_q0,
        p_bias_we0 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_we0,
        p_bias_address1 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_address1,
        p_bias_ce1 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce1,
        p_bias_d1 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_d1,
        p_bias_q1 => ap_const_lv32_0,
        p_bias_we1 => grp_processLayer_float_4u_2u_s_fu_530_p_bias_we1,
        p_bias_offset => mul_ln85_reg_1291,
        p_output_address0 => grp_processLayer_float_4u_2u_s_fu_530_p_output_address0,
        p_output_ce0 => grp_processLayer_float_4u_2u_s_fu_530_p_output_ce0,
        p_output_d0 => grp_processLayer_float_4u_2u_s_fu_530_p_output_d0,
        p_output_q0 => ap_const_lv32_0,
        p_output_we0 => grp_processLayer_float_4u_2u_s_fu_530_p_output_we0,
        p_output_address1 => grp_processLayer_float_4u_2u_s_fu_530_p_output_address1,
        p_output_ce1 => grp_processLayer_float_4u_2u_s_fu_530_p_output_ce1,
        p_output_d1 => grp_processLayer_float_4u_2u_s_fu_530_p_output_d1,
        p_output_q1 => ap_const_lv32_0,
        p_output_we1 => grp_processLayer_float_4u_2u_s_fu_530_p_output_we1,
        p_n => numberNeurons_read_reg_1065,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        p_weights_offset_ap_vld => ap_const_logic_1,
        p_bias_offset_ap_vld => ap_const_logic_1,
        p_n_ap_vld => ap_const_logic_1,
        ap_start => grp_processLayer_float_4u_2u_s_fu_530_ap_start,
        ap_done => grp_processLayer_float_4u_2u_s_fu_530_ap_done,
        ap_ready => grp_processLayer_float_4u_2u_s_fu_530_ap_ready,
        ap_idle => grp_processLayer_float_4u_2u_s_fu_530_ap_idle,
        ap_continue => grp_processLayer_float_4u_2u_s_fu_530_ap_continue);

    grp_outputLayer_float_4u_2u_s_fu_543 : component MLP_outputLayer_float_4u_2u_s
    port map (
        p_weights_address0 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address0,
        p_weights_ce0 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce0,
        p_weights_d0 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_d0,
        p_weights_q0 => bramWeight_q0,
        p_weights_we0 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_we0,
        p_weights_address1 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address1,
        p_weights_ce1 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce1,
        p_weights_d1 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_d1,
        p_weights_q1 => bramWeight_q1,
        p_weights_we1 => grp_outputLayer_float_4u_2u_s_fu_543_p_weights_we1,
        p_weights_offset => mul_ln96_1_reg_1312,
        p_input_address0 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_address0,
        p_input_ce0 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce0,
        p_input_d0 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_d0,
        p_input_q0 => layerBuffer1_q0,
        p_input_we0 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_we0,
        p_input_address1 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_address1,
        p_input_ce1 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce1,
        p_input_d1 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_d1,
        p_input_q1 => layerBuffer1_q1,
        p_input_we1 => grp_outputLayer_float_4u_2u_s_fu_543_p_input_we1,
        p_bias_address0 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address0,
        p_bias_ce0 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce0,
        p_bias_d0 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_d0,
        p_bias_q0 => bramBias_q0,
        p_bias_we0 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_we0,
        p_bias_address1 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address1,
        p_bias_ce1 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce1,
        p_bias_d1 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_d1,
        p_bias_q1 => ap_const_lv32_0,
        p_bias_we1 => grp_outputLayer_float_4u_2u_s_fu_543_p_bias_we1,
        p_bias_offset => trunc_ln100_reg_1322,
        p_output_address0 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_address0,
        p_output_ce0 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce0,
        p_output_d0 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_d0,
        p_output_q0 => ap_const_lv32_0,
        p_output_we0 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_we0,
        p_output_address1 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_address1,
        p_output_ce1 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce1,
        p_output_d1 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_d1,
        p_output_q1 => ap_const_lv32_0,
        p_output_we1 => grp_outputLayer_float_4u_2u_s_fu_543_p_output_we1,
        p_n => numberOutputs_read_reg_1085,
        p_k => numberNeurons_read_reg_1065,
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        p_weights_offset_ap_vld => ap_const_logic_1,
        p_bias_offset_ap_vld => ap_const_logic_1,
        p_n_ap_vld => ap_const_logic_1,
        p_k_ap_vld => ap_const_logic_1,
        ap_start => grp_outputLayer_float_4u_2u_s_fu_543_ap_start,
        ap_done => grp_outputLayer_float_4u_2u_s_fu_543_ap_done,
        ap_ready => grp_outputLayer_float_4u_2u_s_fu_543_ap_ready,
        ap_idle => grp_outputLayer_float_4u_2u_s_fu_543_ap_idle,
        ap_continue => grp_outputLayer_float_4u_2u_s_fu_543_ap_continue);

    grp_copyArray_float_4u_1_fu_557 : component MLP_copyArray_float_4u_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_copyArray_float_4u_1_fu_557_ap_start,
        ap_done => grp_copyArray_float_4u_1_fu_557_ap_done,
        ap_idle => grp_copyArray_float_4u_1_fu_557_ap_idle,
        ap_ready => grp_copyArray_float_4u_1_fu_557_ap_ready,
        p_input_address0 => grp_copyArray_float_4u_1_fu_557_p_input_address0,
        p_input_ce0 => grp_copyArray_float_4u_1_fu_557_p_input_ce0,
        p_input_q0 => layerBuffer0_q0,
        p_input_address1 => grp_copyArray_float_4u_1_fu_557_p_input_address1,
        p_input_ce1 => grp_copyArray_float_4u_1_fu_557_p_input_ce1,
        p_input_q1 => layerBuffer0_q1,
        p_output_address0 => grp_copyArray_float_4u_1_fu_557_p_output_address0,
        p_output_ce0 => grp_copyArray_float_4u_1_fu_557_p_output_ce0,
        p_output_we0 => grp_copyArray_float_4u_1_fu_557_p_output_we0,
        p_output_d0 => grp_copyArray_float_4u_1_fu_557_p_output_d0,
        p_output_address1 => grp_copyArray_float_4u_1_fu_557_p_output_address1,
        p_output_ce1 => grp_copyArray_float_4u_1_fu_557_p_output_ce1,
        p_output_we1 => grp_copyArray_float_4u_1_fu_557_p_output_we1,
        p_output_d1 => grp_copyArray_float_4u_1_fu_557_p_output_d1,
        size => numberNeurons_read_reg_1065);

    grp_copyArray_float_4u_s_fu_564 : component MLP_copyArray_float_4u_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_copyArray_float_4u_s_fu_564_ap_start,
        ap_done => grp_copyArray_float_4u_s_fu_564_ap_done,
        ap_idle => grp_copyArray_float_4u_s_fu_564_ap_idle,
        ap_ready => grp_copyArray_float_4u_s_fu_564_ap_ready,
        p_input_address0 => grp_copyArray_float_4u_s_fu_564_p_input_address0,
        p_input_ce0 => grp_copyArray_float_4u_s_fu_564_p_input_ce0,
        p_input_q0 => layerBuffer0_q0,
        p_input_address1 => grp_copyArray_float_4u_s_fu_564_p_input_address1,
        p_input_ce1 => grp_copyArray_float_4u_s_fu_564_p_input_ce1,
        p_input_q1 => layerBuffer0_q1,
        p_output_address0 => grp_copyArray_float_4u_s_fu_564_p_output_address0,
        p_output_ce0 => grp_copyArray_float_4u_s_fu_564_p_output_ce0,
        p_output_we0 => grp_copyArray_float_4u_s_fu_564_p_output_we0,
        p_output_d0 => grp_copyArray_float_4u_s_fu_564_p_output_d0,
        p_output_address1 => grp_copyArray_float_4u_s_fu_564_p_output_address1,
        p_output_ce1 => grp_copyArray_float_4u_s_fu_564_p_output_ce1,
        p_output_we1 => grp_copyArray_float_4u_s_fu_564_p_output_we1,
        p_output_d1 => grp_copyArray_float_4u_s_fu_564_p_output_d1,
        p_output_offset => grp_copyArray_float_4u_s_fu_564_p_output_offset,
        size => grp_copyArray_float_4u_s_fu_564_size);

    mul_32s_32s_32_1_1_U495 : component MLP_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => numberLayers_read_reg_1078,
        din1 => numberNeurons_read_reg_1065,
        dout => grp_fu_572_p2);

    mul_32s_32s_32_1_1_U496 : component MLP_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => numberNeurons,
        din1 => mul_ln49_fu_596_p1,
        dout => mul_ln49_fu_596_p2);

    mul_32s_32s_32_1_1_U497 : component MLP_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => numberNeurons_read_reg_1065,
        din1 => valuesToCopy_fu_611_p1,
        dout => valuesToCopy_fu_611_p2);

    mul_9s_9s_9_1_1_U498 : component MLP_mul_9s_9s_9_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 9,
        din1_WIDTH => 9,
        dout_WIDTH => 9)
    port map (
        din0 => trunc_ln77_reg_1250,
        din1 => mul_ln85_fu_880_p1,
        dout => mul_ln85_fu_880_p2);

    mul_mul_14s_14s_14_4_1_U499 : component MLP_mul_mul_14s_14s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => trunc_ln77_1_reg_1255,
        din1 => grp_fu_996_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_996_p2);

    mac_muladd_14s_14s_14ns_14_4_1_U500 : component MLP_mac_muladd_14s_14s_14ns_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        din2_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => sub21_cast_reg_1268,
        din1 => trunc_ln77_1_reg_1255,
        din2 => trunc_ln44_1_reg_1059,
        ce => ap_const_logic_1,
        dout => grp_fu_1002_p3);

    mul_mul_14s_14s_14_4_1_U501 : component MLP_mul_mul_14s_14s_14_4_1
    generic map (
        ID => 1,
        NUM_STAGE => 4,
        din0_WIDTH => 14,
        din1_WIDTH => 14,
        dout_WIDTH => 14)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_1002_p3,
        din1 => trunc_ln77_1_reg_1255,
        ce => ap_const_logic_1,
        dout => grp_fu_1007_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp0_exit_iter0_state10)) then 
                        ap_enable_reg_pp0_iter1 <= (ap_const_logic_1 xor ap_condition_pp0_exit_iter0_state10);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp1_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp1_exit_iter0_state21) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_enable_reg_pp1_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp1_exit_iter0_state21)) then 
                        ap_enable_reg_pp1_iter1 <= (ap_const_logic_1 xor ap_condition_pp1_exit_iter0_state21);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp1_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) then 
                    ap_enable_reg_pp1_iter2 <= ap_enable_reg_pp1_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                    ap_enable_reg_pp1_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_const_logic_1 = ap_condition_pp2_exit_iter0_state32) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state32)) then 
                        ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state32);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter2 <= ap_enable_reg_pp2_iter1;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                    ap_enable_reg_pp2_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_logic_1 = ap_condition_pp3_exit_iter0_state37))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif (((icmp_ln62_fu_755_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if ((((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_const_boolean_0 = ap_block_pp3_stage1_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif (((icmp_ln62_fu_755_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp4_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_logic_1 = ap_condition_pp4_exit_iter0_state64))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state64)) then 
                        ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state64);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter2 <= ap_enable_reg_pp4_iter1;
                elsif ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
                    ap_enable_reg_pp4_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0) and (ap_const_logic_1 = ap_condition_pp5_exit_iter0_state73))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_0;
                elsif (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                    ap_enable_reg_pp5_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then
                    if ((ap_const_logic_1 = ap_condition_pp5_exit_iter0_state73)) then 
                        ap_enable_reg_pp5_iter1 <= (ap_const_logic_1 xor ap_condition_pp5_exit_iter0_state73);
                    elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                        ap_enable_reg_pp5_iter1 <= ap_enable_reg_pp5_iter0;
                    end if;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp5_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp5_stage0_subdone)) then 
                    ap_enable_reg_pp5_iter2 <= ap_enable_reg_pp5_iter1;
                elsif (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                    ap_enable_reg_pp5_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
                    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done <= ap_const_logic_0;
                elsif ((grp_outputLayer_float_4u_2u_s_fu_543_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
                    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready <= ap_const_logic_0;
                elsif ((grp_outputLayer_float_4u_2u_s_fu_543_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36)))) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done <= ap_const_logic_0;
                elsif ((grp_processLayer_float_4u_2u_1_fu_518_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready <= ap_const_logic_0;
            else
                if ((((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36)))) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready <= ap_const_logic_0;
                elsif ((grp_processLayer_float_4u_2u_1_fu_518_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done <= ap_const_logic_0;
                elsif ((grp_processLayer_float_4u_2u_s_fu_530_ap_done = ap_const_logic_1)) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready <= ap_const_logic_0;
                elsif ((grp_processLayer_float_4u_2u_s_fu_530_ap_ready = ap_const_logic_1)) then 
                    ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_copyArray_float_4u_1_fu_557_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_copyArray_float_4u_1_fu_557_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state53) or (ap_const_logic_1 = ap_CS_fsm_state44))) then 
                    grp_copyArray_float_4u_1_fu_557_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_copyArray_float_4u_1_fu_557_ap_ready = ap_const_logic_1)) then 
                    grp_copyArray_float_4u_1_fu_557_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_copyArray_float_4u_s_fu_564_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_copyArray_float_4u_s_fu_564_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state62) or (ap_const_logic_1 = ap_CS_fsm_state51) or (ap_const_logic_1 = ap_CS_fsm_state42))) then 
                    grp_copyArray_float_4u_s_fu_564_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_copyArray_float_4u_s_fu_564_ap_ready = ap_const_logic_1)) then 
                    grp_copyArray_float_4u_s_fu_564_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state60) or ((ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state61)))) then 
                    grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_outputLayer_float_4u_2u_s_fu_543_ap_ready = ap_const_logic_1)) then 
                    grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state40) or ((ap_const_logic_1 = ap_CS_fsm_state41) and (ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready = ap_const_logic_0)) or ((ap_const_logic_1 = ap_CS_fsm_state36) and (ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready = ap_const_logic_0)) or ((icmp_ln62_fu_755_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state35)))) then 
                    grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processLayer_float_4u_2u_1_fu_518_ap_ready = ap_const_logic_1)) then 
                    grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state49) or ((ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_ready = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state50)))) then 
                    grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_processLayer_float_4u_2u_s_fu_530_ap_ready = ap_const_logic_1)) then 
                    grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_12_reg_463_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
                i_12_reg_463 <= add_ln137_reg_1199;
            elsif (((icmp_ln62_fu_755_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then 
                i_12_reg_463 <= ap_const_lv30_0;
            end if; 
        end if;
    end process;

    i_reg_474_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_copyArray_float_4u_1_fu_557_ap_done = ap_const_logic_1)) then
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    i_reg_474 <= add_ln85_reg_1276;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    i_reg_474 <= ap_const_lv32_0;
                end if;
            end if; 
        end if;
    end process;

    loop_index11_reg_451_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state31)) then 
                loop_index11_reg_451 <= ap_const_lv32_0;
            elsif (((exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
                loop_index11_reg_451 <= empty_154_reg_1176;
            end if; 
        end if;
    end process;

    loop_index17_reg_439_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
                loop_index17_reg_439 <= ap_const_lv32_0;
            elsif (((exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
                loop_index17_reg_439 <= empty_151_reg_1152;
            end if; 
        end if;
    end process;

    loop_index23_reg_427_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
                loop_index23_reg_427 <= ap_const_lv32_0;
            elsif (((exitcond316_reg_1118 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                loop_index23_reg_427 <= empty_149_reg_1122;
            end if; 
        end if;
    end process;

    loop_index5_reg_496_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
                loop_index5_reg_496 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond272_fu_932_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
                loop_index5_reg_496 <= empty_159_fu_937_p2;
            end if; 
        end if;
    end process;

    loop_index_reg_507_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
                loop_index_reg_507 <= ap_const_lv32_0;
            elsif (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (exitcond1_fu_976_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
                loop_index_reg_507 <= empty_163_fu_981_p2;
            end if; 
        end if;
    end process;

    phi_mul_reg_485_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((grp_copyArray_float_4u_1_fu_557_ap_done = ap_const_logic_1)) then
                if ((ap_const_logic_1 = ap_CS_fsm_state54)) then 
                    phi_mul_reg_485 <= add_ln83_1_reg_1281;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state45)) then 
                    phi_mul_reg_485 <= ap_const_lv14_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                add_ln105_reg_1327 <= add_ln105_fu_894_p2;
                trunc_ln105_reg_1332 <= trunc_ln105_fu_898_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state62)) then
                add_ln106_reg_1337 <= add_ln106_fu_902_p2;
                icmp_ln106_reg_1343 <= icmp_ln106_fu_906_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                add_ln137_reg_1199 <= add_ln137_fu_775_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln80_fu_849_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                add_ln83_1_reg_1281 <= add_ln83_1_fu_864_p2;
                mul_ln85_reg_1291 <= mul_ln85_fu_880_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state46)) then
                add_ln85_reg_1276 <= add_ln85_fu_854_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                add_ln91_reg_1302 <= add_ln91_fu_885_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                axiBiasInput_read_reg_1018 <= axiBiasInput;
                axiLayerOutput_read_reg_1013 <= axiLayerOutput;
                axiWeightInput_read_reg_1023 <= axiWeightInput;
                input_read_reg_1033 <= input_r;
                numberInputs_read_reg_1042 <= numberInputs;
                numberLayers_read_reg_1078 <= numberLayers;
                numberNeurons_read_reg_1065 <= numberNeurons;
                numberOutputs_read_reg_1085 <= numberOutputs;
                output_read_reg_1028 <= output_r;
                trunc_ln44_1_reg_1059 <= trunc_ln44_1_fu_586_p1;
                trunc_ln44_reg_1053 <= trunc_ln44_fu_582_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond305_reg_1148 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                axi_read_addr_1_read_reg_1157 <= axi_read_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln57_fu_666_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                axi_read_addr_1_reg_1142 <= p_cast2_cast_fu_681_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond294_reg_1172 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                axi_read_addr_2_read_reg_1181 <= axi_read_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln60_fu_711_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                axi_read_addr_2_reg_1166 <= p_cast_cast_fu_725_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond316_reg_1118 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                axi_read_addr_read_reg_1127 <= axi_read_RDATA;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln52_fu_616_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                axi_read_addr_reg_1112 <= p_cast1_cast_fu_631_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0))) and (icmp_ln109_fu_952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                axi_write_addr_1_reg_1376 <= p_cast9_cast_fu_966_p1(32 - 1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (exitcond272_reg_1353 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                bramLayerResults_load_reg_1367 <= bramLayerResults_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                empty_149_reg_1122 <= empty_149_fu_646_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                empty_151_reg_1152 <= empty_151_fu_696_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                empty_154_reg_1176 <= empty_154_fu_740_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                exitcond1_reg_1382 <= exitcond1_fu_976_p2;
                exitcond1_reg_1382_pp5_iter1_reg <= exitcond1_reg_1382;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then
                exitcond272_reg_1353 <= exitcond272_fu_932_p2;
                exitcond272_reg_1353_pp4_iter1_reg <= exitcond272_reg_1353;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then
                exitcond294_reg_1172 <= exitcond294_fu_735_p2;
                exitcond294_reg_1172_pp2_iter1_reg <= exitcond294_reg_1172;
                loop_index11_reg_451_pp2_iter1_reg <= loop_index11_reg_451;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then
                exitcond305_reg_1148 <= exitcond305_fu_691_p2;
                exitcond305_reg_1148_pp1_iter1_reg <= exitcond305_reg_1148;
                loop_index17_reg_439_pp1_iter1_reg <= loop_index17_reg_439;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                exitcond316_reg_1118 <= exitcond316_fu_641_p2;
                exitcond316_reg_1118_pp0_iter1_reg <= exitcond316_reg_1118;
                loop_index23_reg_427_pp0_iter1_reg <= loop_index23_reg_427;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                icmp_ln109_reg_1372 <= icmp_ln109_fu_952_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                icmp_ln137_reg_1195 <= icmp_ln137_fu_770_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state35)) then
                icmp_ln62_reg_1186 <= icmp_ln62_fu_755_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond1_reg_1382 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then
                layerBuffer0_load_reg_1396 <= layerBuffer0_q0;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (icmp_ln44_fu_576_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                mul_ln49_reg_1097 <= mul_ln49_fu_596_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state49)) then
                mul_ln83_reg_1297 <= grp_fu_996_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state60)) then
                mul_ln96_1_reg_1312 <= grp_fu_1007_p2;
                mul_ln98_reg_1317 <= grp_fu_572_p2;
                trunc_ln100_reg_1322 <= trunc_ln100_fu_889_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((grp_copyArray_float_4u_1_fu_557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                sub21_cast_reg_1268 <= sub21_cast_fu_843_p2;
                sub21_reg_1263 <= sub21_fu_838_p2;
                trunc_ln77_1_reg_1255 <= trunc_ln77_1_fu_832_p1;
                trunc_ln77_reg_1250 <= trunc_ln77_fu_829_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln137_fu_770_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then
                    tmp_s_reg_1204(8 downto 2) <= tmp_s_fu_785_p3(8 downto 2);
                    zext_ln143_11_reg_1220(8 downto 2) <= zext_ln143_11_fu_804_p1(8 downto 2);
                    zext_ln143_reg_1210(8 downto 2) <= zext_ln143_fu_793_p1(8 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln62_fu_755_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                trunc_ln1_reg_1190 <= numberInputs_read_reg_1042(31 downto 2);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                valuesToCopy_2_reg_1132 <= valuesToCopy_2_fu_661_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                valuesToCopy_reg_1102 <= valuesToCopy_fu_611_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then
                    zext_ln143_12_reg_1230(8 downto 2) <= zext_ln143_12_fu_814_p1(8 downto 2);
                    zext_ln143_13_reg_1240(8 downto 2) <= zext_ln143_13_fu_824_p1(8 downto 2);
            end if;
        end if;
    end process;
    tmp_s_reg_1204(1 downto 0) <= "00";
    zext_ln143_reg_1210(1 downto 0) <= "00";
    zext_ln143_reg_1210(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln143_11_reg_1220(1 downto 0) <= "01";
    zext_ln143_11_reg_1220(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln143_12_reg_1230(1 downto 0) <= "10";
    zext_ln143_12_reg_1230(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";
    zext_ln143_13_reg_1240(1 downto 0) <= "11";
    zext_ln143_13_reg_1240(63 downto 9) <= "0000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state3, ap_enable_reg_pp0_iter1, ap_CS_fsm_state25, ap_enable_reg_pp2_iter1, ap_enable_reg_pp1_iter1, ap_CS_fsm_state14, ap_CS_fsm_state63, icmp_ln106_reg_1343, ap_enable_reg_pp4_iter2, ap_CS_fsm_state71, icmp_ln62_reg_1186, ap_CS_fsm_state72, ap_enable_reg_pp5_iter2, ap_CS_fsm_state80, icmp_ln109_reg_1372, axi_read_ARREADY, axi_write_AWREADY, axi_write_BVALID, icmp_ln44_fu_576_p2, ap_CS_fsm_state2, icmp_ln52_fu_616_p2, exitcond316_fu_641_p2, ap_enable_reg_pp0_iter0, ap_CS_fsm_state13, icmp_ln57_fu_666_p2, exitcond305_fu_691_p2, ap_enable_reg_pp1_iter0, icmp_ln60_fu_711_p2, ap_CS_fsm_state24, exitcond294_fu_735_p2, ap_enable_reg_pp2_iter0, icmp_ln62_fu_755_p2, ap_CS_fsm_state35, icmp_ln137_fu_770_p2, ap_enable_reg_pp3_iter0, ap_CS_fsm_state45, grp_copyArray_float_4u_1_fu_557_ap_done, ap_CS_fsm_state46, icmp_ln80_fu_849_p2, ap_CS_fsm_state50, ap_block_state50_on_subcall_done, ap_CS_fsm_state61, ap_block_state61_on_subcall_done, ap_block_state63_io, grp_copyArray_float_4u_s_fu_564_ap_done, exitcond272_fu_932_p2, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1, icmp_ln109_fu_952_p2, ap_predicate_op333_writeresp_state71, exitcond1_fu_976_p2, ap_enable_reg_pp5_iter0, ap_block_pp0_stage0_subdone, ap_enable_reg_pp0_iter2, ap_block_pp1_stage0_subdone, ap_enable_reg_pp1_iter2, ap_block_pp2_stage0_subdone, ap_enable_reg_pp2_iter2, ap_block_pp3_stage0_subdone, ap_block_pp3_stage1_subdone, ap_block_pp4_stage0_subdone, ap_block_pp5_stage0_subdone, ap_enable_reg_pp5_iter1, ap_CS_fsm_state54, ap_CS_fsm_state36, ap_block_state36_on_subcall_done, ap_CS_fsm_state41, ap_block_state41_on_subcall_done, ap_CS_fsm_state43, ap_CS_fsm_state52, ap_block_state43_on_subcall_done, ap_block_state52_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (icmp_ln44_fu_576_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((ap_start = ap_const_logic_1) and (icmp_ln44_fu_576_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln52_fu_616_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_state6;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond316_fu_641_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (exitcond316_fu_641_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_state13 => 
                if (((icmp_ln57_fu_666_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state14 => 
                if (((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state14;
                end if;
            when ap_ST_fsm_state15 => 
                ap_NS_fsm <= ap_ST_fsm_state16;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                ap_NS_fsm <= ap_ST_fsm_state19;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
            when ap_ST_fsm_pp1_stage0 => 
                if ((not(((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond305_fu_691_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))) and not(((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                elsif ((((ap_enable_reg_pp1_iter0 = ap_const_logic_1) and (exitcond305_fu_691_p2 = ap_const_lv1_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)) or ((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp1_stage0;
                end if;
            when ap_ST_fsm_state24 => 
                if (((icmp_ln60_fu_711_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state24))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state25 => 
                if (((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25))) then
                    ap_NS_fsm <= ap_ST_fsm_state26;
                else
                    ap_NS_fsm <= ap_ST_fsm_state25;
                end if;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state27;
            when ap_ST_fsm_state27 => 
                ap_NS_fsm <= ap_ST_fsm_state28;
            when ap_ST_fsm_state28 => 
                ap_NS_fsm <= ap_ST_fsm_state29;
            when ap_ST_fsm_state29 => 
                ap_NS_fsm <= ap_ST_fsm_state30;
            when ap_ST_fsm_state30 => 
                ap_NS_fsm <= ap_ST_fsm_state31;
            when ap_ST_fsm_state31 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if ((not(((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (exitcond294_fu_735_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) and not(((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif ((((ap_enable_reg_pp2_iter0 = ap_const_logic_1) and (exitcond294_fu_735_p2 = ap_const_lv1_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state35;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state35 => 
                if (((icmp_ln62_fu_755_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state35))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_state36 => 
                if (((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36))) then
                    ap_NS_fsm <= ap_ST_fsm_state43;
                else
                    ap_NS_fsm <= ap_ST_fsm_state36;
                end if;
            when ap_ST_fsm_pp3_stage0 => 
                if ((not(((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln137_fu_770_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln137_fu_770_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state40;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_pp3_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp3_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage1;
                end if;
            when ap_ST_fsm_state40 => 
                ap_NS_fsm <= ap_ST_fsm_state41;
            when ap_ST_fsm_state41 => 
                if (((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41))) then
                    ap_NS_fsm <= ap_ST_fsm_state42;
                else
                    ap_NS_fsm <= ap_ST_fsm_state41;
                end if;
            when ap_ST_fsm_state42 => 
                ap_NS_fsm <= ap_ST_fsm_state43;
            when ap_ST_fsm_state43 => 
                if (((ap_const_boolean_0 = ap_block_state43_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state43))) then
                    ap_NS_fsm <= ap_ST_fsm_state44;
                else
                    ap_NS_fsm <= ap_ST_fsm_state43;
                end if;
            when ap_ST_fsm_state44 => 
                ap_NS_fsm <= ap_ST_fsm_state45;
            when ap_ST_fsm_state45 => 
                if (((grp_copyArray_float_4u_1_fu_557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state45))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state45;
                end if;
            when ap_ST_fsm_state46 => 
                if (((icmp_ln80_fu_849_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state46))) then
                    ap_NS_fsm <= ap_ST_fsm_state55;
                else
                    ap_NS_fsm <= ap_ST_fsm_state47;
                end if;
            when ap_ST_fsm_state47 => 
                ap_NS_fsm <= ap_ST_fsm_state48;
            when ap_ST_fsm_state48 => 
                ap_NS_fsm <= ap_ST_fsm_state49;
            when ap_ST_fsm_state49 => 
                ap_NS_fsm <= ap_ST_fsm_state50;
            when ap_ST_fsm_state50 => 
                if (((icmp_ln62_reg_1186 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state52;
                elsif (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then
                    ap_NS_fsm <= ap_ST_fsm_state51;
                else
                    ap_NS_fsm <= ap_ST_fsm_state50;
                end if;
            when ap_ST_fsm_state51 => 
                ap_NS_fsm <= ap_ST_fsm_state52;
            when ap_ST_fsm_state52 => 
                if (((ap_const_boolean_0 = ap_block_state52_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state52))) then
                    ap_NS_fsm <= ap_ST_fsm_state53;
                else
                    ap_NS_fsm <= ap_ST_fsm_state52;
                end if;
            when ap_ST_fsm_state53 => 
                ap_NS_fsm <= ap_ST_fsm_state54;
            when ap_ST_fsm_state54 => 
                if (((grp_copyArray_float_4u_1_fu_557_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state54))) then
                    ap_NS_fsm <= ap_ST_fsm_state46;
                else
                    ap_NS_fsm <= ap_ST_fsm_state54;
                end if;
            when ap_ST_fsm_state55 => 
                ap_NS_fsm <= ap_ST_fsm_state56;
            when ap_ST_fsm_state56 => 
                ap_NS_fsm <= ap_ST_fsm_state57;
            when ap_ST_fsm_state57 => 
                ap_NS_fsm <= ap_ST_fsm_state58;
            when ap_ST_fsm_state58 => 
                ap_NS_fsm <= ap_ST_fsm_state59;
            when ap_ST_fsm_state59 => 
                ap_NS_fsm <= ap_ST_fsm_state60;
            when ap_ST_fsm_state60 => 
                ap_NS_fsm <= ap_ST_fsm_state61;
            when ap_ST_fsm_state61 => 
                if (((icmp_ln62_reg_1186 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                elsif (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then
                    ap_NS_fsm <= ap_ST_fsm_state62;
                else
                    ap_NS_fsm <= ap_ST_fsm_state61;
                end if;
            when ap_ST_fsm_state62 => 
                ap_NS_fsm <= ap_ST_fsm_state63;
            when ap_ST_fsm_state63 => 
                if ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state63))) then
                    ap_NS_fsm <= ap_ST_fsm_state71;
                else
                    ap_NS_fsm <= ap_ST_fsm_state63;
                end if;
            when ap_ST_fsm_pp4_stage0 => 
                if ((not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond272_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) and not(((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif ((((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (exitcond272_fu_932_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) or ((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_state67;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state67 => 
                ap_NS_fsm <= ap_ST_fsm_state68;
            when ap_ST_fsm_state68 => 
                ap_NS_fsm <= ap_ST_fsm_state69;
            when ap_ST_fsm_state69 => 
                ap_NS_fsm <= ap_ST_fsm_state70;
            when ap_ST_fsm_state70 => 
                ap_NS_fsm <= ap_ST_fsm_state71;
            when ap_ST_fsm_state71 => 
                if ((not(((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0))) and (icmp_ln109_fu_952_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state80;
                elsif ((not(((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0))) and (icmp_ln109_fu_952_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state71))) then
                    ap_NS_fsm <= ap_ST_fsm_state72;
                else
                    ap_NS_fsm <= ap_ST_fsm_state71;
                end if;
            when ap_ST_fsm_state72 => 
                if (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_state72;
                end if;
            when ap_ST_fsm_pp5_stage0 => 
                if ((not(((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (exitcond1_fu_976_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0))) and not(((ap_enable_reg_pp5_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0))))) then
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                elsif ((((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (exitcond1_fu_976_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0)) or ((ap_enable_reg_pp5_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_subdone) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0)))) then
                    ap_NS_fsm <= ap_ST_fsm_state76;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp5_stage0;
                end if;
            when ap_ST_fsm_state76 => 
                ap_NS_fsm <= ap_ST_fsm_state77;
            when ap_ST_fsm_state77 => 
                ap_NS_fsm <= ap_ST_fsm_state78;
            when ap_ST_fsm_state78 => 
                ap_NS_fsm <= ap_ST_fsm_state79;
            when ap_ST_fsm_state79 => 
                ap_NS_fsm <= ap_ST_fsm_state80;
            when ap_ST_fsm_state80 => 
                if ((not(((axi_write_BVALID = ap_const_logic_0) and (icmp_ln109_reg_1372 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state80;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;
    add_ln105_fu_894_p2 <= std_logic_vector(unsigned(numberInputs_read_reg_1042) + unsigned(mul_ln98_reg_1317));
    add_ln106_fu_902_p2 <= std_logic_vector(unsigned(numberOutputs_read_reg_1085) + unsigned(add_ln105_reg_1327));
    add_ln137_fu_775_p2 <= std_logic_vector(unsigned(ap_phi_mux_i_12_phi_fu_467_p4) + unsigned(ap_const_lv30_1));
    add_ln49_fu_590_p0 <= numberLayers;
    add_ln50_1_fu_602_p2 <= std_logic_vector(unsigned(numberInputs_read_reg_1042) + unsigned(mul_ln49_reg_1097));
    add_ln83_1_fu_864_p2 <= std_logic_vector(signed(trunc_ln77_1_reg_1255) + signed(phi_mul_reg_485));
    add_ln85_fu_854_p2 <= std_logic_vector(unsigned(i_reg_474) + unsigned(ap_const_lv32_1));
    add_ln91_fu_885_p2 <= std_logic_vector(unsigned(mul_ln85_reg_1291) + unsigned(trunc_ln44_reg_1053));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_pp1_stage0 <= ap_CS_fsm(18);
    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(27);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(30);
    ap_CS_fsm_pp3_stage1 <= ap_CS_fsm(31);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(56);
    ap_CS_fsm_pp5_stage0 <= ap_CS_fsm(63);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state13 <= ap_CS_fsm(10);
    ap_CS_fsm_state14 <= ap_CS_fsm(11);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(17);
    ap_CS_fsm_state24 <= ap_CS_fsm(19);
    ap_CS_fsm_state25 <= ap_CS_fsm(20);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state31 <= ap_CS_fsm(26);
    ap_CS_fsm_state35 <= ap_CS_fsm(28);
    ap_CS_fsm_state36 <= ap_CS_fsm(29);
    ap_CS_fsm_state40 <= ap_CS_fsm(32);
    ap_CS_fsm_state41 <= ap_CS_fsm(33);
    ap_CS_fsm_state42 <= ap_CS_fsm(34);
    ap_CS_fsm_state43 <= ap_CS_fsm(35);
    ap_CS_fsm_state44 <= ap_CS_fsm(36);
    ap_CS_fsm_state45 <= ap_CS_fsm(37);
    ap_CS_fsm_state46 <= ap_CS_fsm(38);
    ap_CS_fsm_state49 <= ap_CS_fsm(41);
    ap_CS_fsm_state50 <= ap_CS_fsm(42);
    ap_CS_fsm_state51 <= ap_CS_fsm(43);
    ap_CS_fsm_state52 <= ap_CS_fsm(44);
    ap_CS_fsm_state53 <= ap_CS_fsm(45);
    ap_CS_fsm_state54 <= ap_CS_fsm(46);
    ap_CS_fsm_state56 <= ap_CS_fsm(48);
    ap_CS_fsm_state57 <= ap_CS_fsm(49);
    ap_CS_fsm_state60 <= ap_CS_fsm(52);
    ap_CS_fsm_state61 <= ap_CS_fsm(53);
    ap_CS_fsm_state62 <= ap_CS_fsm(54);
    ap_CS_fsm_state63 <= ap_CS_fsm(55);
    ap_CS_fsm_state71 <= ap_CS_fsm(61);
    ap_CS_fsm_state72 <= ap_CS_fsm(62);
    ap_CS_fsm_state80 <= ap_CS_fsm(68);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond316_reg_1118, axi_read_RVALID)
    begin
                ap_block_pp0_stage0_11001 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond316_reg_1118 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, exitcond316_reg_1118, axi_read_RVALID)
    begin
                ap_block_pp0_stage0_subdone <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond316_reg_1118 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp1_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp1_stage0_11001_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond305_reg_1148, axi_read_RVALID)
    begin
                ap_block_pp1_stage0_11001 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp1_stage0_subdone_assign_proc : process(ap_enable_reg_pp1_iter1, exitcond305_reg_1148, axi_read_RVALID)
    begin
                ap_block_pp1_stage0_subdone <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp2_stage0_11001_assign_proc : process(ap_enable_reg_pp2_iter1, exitcond294_reg_1172, axi_read_RVALID)
    begin
                ap_block_pp2_stage0_11001 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp2_stage0_subdone_assign_proc : process(ap_enable_reg_pp2_iter1, exitcond294_reg_1172, axi_read_RVALID)
    begin
                ap_block_pp2_stage0_subdone <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp4_stage0_11001_assign_proc : process(ap_enable_reg_pp4_iter2, ap_block_state66_io)
    begin
                ap_block_pp4_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state66_io) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp4_stage0_subdone_assign_proc : process(ap_enable_reg_pp4_iter2, ap_block_state66_io)
    begin
                ap_block_pp4_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state66_io) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1));
    end process;

        ap_block_pp5_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp5_stage0_01001 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp5_stage0_11001_assign_proc : process(ap_enable_reg_pp5_iter2, ap_block_state75_io)
    begin
                ap_block_pp5_stage0_11001 <= ((ap_const_boolean_1 = ap_block_state75_io) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1));
    end process;


    ap_block_pp5_stage0_subdone_assign_proc : process(ap_enable_reg_pp5_iter2, ap_block_state75_io)
    begin
                ap_block_pp5_stage0_subdone <= ((ap_const_boolean_1 = ap_block_state75_io) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1));
    end process;

        ap_block_state10_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state11_pp0_stage0_iter1_assign_proc : process(exitcond316_reg_1118, axi_read_RVALID)
    begin
                ap_block_state11_pp0_stage0_iter1 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond316_reg_1118 = ap_const_lv1_0));
    end process;

        ap_block_state12_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state21_pp1_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state22_pp1_stage0_iter1_assign_proc : process(exitcond305_reg_1148, axi_read_RVALID)
    begin
                ap_block_state22_pp1_stage0_iter1 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond305_reg_1148 = ap_const_lv1_0));
    end process;

        ap_block_state23_pp1_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state32_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state33_pp2_stage0_iter1_assign_proc : process(exitcond294_reg_1172, axi_read_RVALID)
    begin
                ap_block_state33_pp2_stage0_iter1 <= ((axi_read_RVALID = ap_const_logic_0) and (exitcond294_reg_1172 = ap_const_lv1_0));
    end process;

        ap_block_state34_pp2_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state36_on_subcall_done_assign_proc : process(ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready, ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done)
    begin
                ap_block_state36_on_subcall_done <= ((ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready and ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done) = ap_const_logic_0);
    end process;

        ap_block_state37_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state38_pp3_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state39_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state41_on_subcall_done_assign_proc : process(ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready, ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done)
    begin
                ap_block_state41_on_subcall_done <= ((ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready and ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state43_on_subcall_done_assign_proc : process(icmp_ln62_reg_1186, grp_copyArray_float_4u_s_fu_564_ap_done)
    begin
                ap_block_state43_on_subcall_done <= ((grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0) and (icmp_ln62_reg_1186 = ap_const_lv1_1));
    end process;


    ap_block_state50_on_subcall_done_assign_proc : process(ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_ready, ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_done)
    begin
                ap_block_state50_on_subcall_done <= ((ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_ready and ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state52_on_subcall_done_assign_proc : process(icmp_ln62_reg_1186, grp_copyArray_float_4u_s_fu_564_ap_done)
    begin
                ap_block_state52_on_subcall_done <= ((grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0) and (icmp_ln62_reg_1186 = ap_const_lv1_1));
    end process;


    ap_block_state61_on_subcall_done_assign_proc : process(ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready, ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_done)
    begin
                ap_block_state61_on_subcall_done <= ((ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready and ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_done) = ap_const_logic_0);
    end process;


    ap_block_state63_io_assign_proc : process(icmp_ln106_reg_1343, axi_write_AWREADY)
    begin
                ap_block_state63_io <= ((axi_write_AWREADY = ap_const_logic_0) and (icmp_ln106_reg_1343 = ap_const_lv1_0));
    end process;

        ap_block_state64_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state65_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state66_io_assign_proc : process(exitcond272_reg_1353_pp4_iter1_reg, axi_write_WREADY)
    begin
                ap_block_state66_io <= ((axi_write_WREADY = ap_const_logic_0) and (exitcond272_reg_1353_pp4_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state66_pp4_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state71_assign_proc : process(axi_write_BVALID, ap_predicate_op333_writeresp_state71)
    begin
                ap_block_state71 <= ((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0));
    end process;

        ap_block_state73_pp5_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state74_pp5_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state75_io_assign_proc : process(exitcond1_reg_1382_pp5_iter1_reg, axi_write_WREADY)
    begin
                ap_block_state75_io <= ((axi_write_WREADY = ap_const_logic_0) and (exitcond1_reg_1382_pp5_iter1_reg = ap_const_lv1_0));
    end process;

        ap_block_state75_pp5_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state80_assign_proc : process(icmp_ln109_reg_1372, axi_write_BVALID)
    begin
                ap_block_state80 <= ((axi_write_BVALID = ap_const_logic_0) and (icmp_ln109_reg_1372 = ap_const_lv1_0));
    end process;


    ap_condition_pp0_exit_iter0_state10_assign_proc : process(exitcond316_fu_641_p2)
    begin
        if ((exitcond316_fu_641_p2 = ap_const_lv1_1)) then 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_1;
        else 
            ap_condition_pp0_exit_iter0_state10 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp1_exit_iter0_state21_assign_proc : process(exitcond305_fu_691_p2)
    begin
        if ((exitcond305_fu_691_p2 = ap_const_lv1_1)) then 
            ap_condition_pp1_exit_iter0_state21 <= ap_const_logic_1;
        else 
            ap_condition_pp1_exit_iter0_state21 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp2_exit_iter0_state32_assign_proc : process(exitcond294_fu_735_p2)
    begin
        if ((exitcond294_fu_735_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state32 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state32 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state37_assign_proc : process(icmp_ln137_fu_770_p2)
    begin
        if ((icmp_ln137_fu_770_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state37 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state37 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state64_assign_proc : process(exitcond272_fu_932_p2)
    begin
        if ((exitcond272_fu_932_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state64 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state64 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp5_exit_iter0_state73_assign_proc : process(exitcond1_fu_976_p2)
    begin
        if ((exitcond1_fu_976_p2 = ap_const_lv1_1)) then 
            ap_condition_pp5_exit_iter0_state73 <= ap_const_logic_1;
        else 
            ap_condition_pp5_exit_iter0_state73 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(ap_CS_fsm_state80, icmp_ln109_reg_1372, axi_write_BVALID)
    begin
        if ((not(((axi_write_BVALID = ap_const_logic_0) and (icmp_ln109_reg_1372 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_pp1 <= (ap_idle_pp1 xor ap_const_logic_1);
    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);
    ap_enable_pp5 <= (ap_idle_pp5 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp1_assign_proc : process(ap_enable_reg_pp1_iter1, ap_enable_reg_pp1_iter0, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_0) and (ap_enable_reg_pp1_iter0 = ap_const_logic_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_0))) then 
            ap_idle_pp1 <= ap_const_logic_1;
        else 
            ap_idle_pp1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter1, ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter2, ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp5_assign_proc : process(ap_enable_reg_pp5_iter2, ap_enable_reg_pp5_iter0, ap_enable_reg_pp5_iter1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_0) and (ap_enable_reg_pp5_iter1 = ap_const_logic_0))) then 
            ap_idle_pp5 <= ap_const_logic_1;
        else 
            ap_idle_pp5 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_i_12_phi_fu_467_p4_assign_proc : process(i_12_reg_463, icmp_ln137_reg_1195, ap_CS_fsm_pp3_stage0, add_ln137_reg_1199, ap_enable_reg_pp3_iter1, ap_block_pp3_stage0)
    begin
        if (((icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            ap_phi_mux_i_12_phi_fu_467_p4 <= add_ln137_reg_1199;
        else 
            ap_phi_mux_i_12_phi_fu_467_p4 <= i_12_reg_463;
        end if; 
    end process;


    ap_phi_mux_loop_index11_phi_fu_455_p4_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond294_reg_1172, loop_index11_reg_451, empty_154_reg_1176)
    begin
        if (((exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0))) then 
            ap_phi_mux_loop_index11_phi_fu_455_p4 <= empty_154_reg_1176;
        else 
            ap_phi_mux_loop_index11_phi_fu_455_p4 <= loop_index11_reg_451;
        end if; 
    end process;


    ap_phi_mux_loop_index17_phi_fu_443_p4_assign_proc : process(ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond305_reg_1148, loop_index17_reg_439, empty_151_reg_1152)
    begin
        if (((exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0))) then 
            ap_phi_mux_loop_index17_phi_fu_443_p4 <= empty_151_reg_1152;
        else 
            ap_phi_mux_loop_index17_phi_fu_443_p4 <= loop_index17_reg_439;
        end if; 
    end process;


    ap_phi_mux_loop_index23_phi_fu_431_p4_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond316_reg_1118, loop_index23_reg_427, empty_149_reg_1122)
    begin
        if (((exitcond316_reg_1118 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_phi_mux_loop_index23_phi_fu_431_p4 <= empty_149_reg_1122;
        else 
            ap_phi_mux_loop_index23_phi_fu_431_p4 <= loop_index23_reg_427;
        end if; 
    end process;


    ap_predicate_op333_writeresp_state71_assign_proc : process(icmp_ln106_reg_1343, icmp_ln62_reg_1186)
    begin
                ap_predicate_op333_writeresp_state71 <= ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (icmp_ln106_reg_1343 = ap_const_lv1_0));
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state80, icmp_ln109_reg_1372, axi_write_BVALID)
    begin
        if ((not(((axi_write_BVALID = ap_const_logic_0) and (icmp_ln109_reg_1372 = ap_const_lv1_0))) and (ap_const_logic_1 = ap_CS_fsm_state80))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_done <= (grp_outputLayer_float_4u_2u_s_fu_543_ap_done or ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_done);
    ap_sync_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready <= (grp_outputLayer_float_4u_2u_s_fu_543_ap_ready or ap_sync_reg_grp_outputLayer_float_4u_2u_s_fu_543_ap_ready);
    ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_done <= (grp_processLayer_float_4u_2u_1_fu_518_ap_done or ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_done);
    ap_sync_grp_processLayer_float_4u_2u_1_fu_518_ap_ready <= (grp_processLayer_float_4u_2u_1_fu_518_ap_ready or ap_sync_reg_grp_processLayer_float_4u_2u_1_fu_518_ap_ready);
    ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_done <= (grp_processLayer_float_4u_2u_s_fu_530_ap_done or ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_done);
    ap_sync_grp_processLayer_float_4u_2u_s_fu_530_ap_ready <= (grp_processLayer_float_4u_2u_s_fu_530_ap_ready or ap_sync_reg_grp_processLayer_float_4u_2u_s_fu_530_ap_ready);

    axi_read_ARADDR_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state25, ap_CS_fsm_state14, axi_read_ARREADY, axi_read_addr_reg_1112, axi_read_addr_1_reg_1142, axi_read_addr_2_reg_1166)
    begin
        if ((axi_read_ARREADY = ap_const_logic_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                axi_read_ARADDR <= axi_read_addr_2_reg_1166;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                axi_read_ARADDR <= axi_read_addr_1_reg_1142;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                axi_read_ARADDR <= axi_read_addr_reg_1112;
            else 
                axi_read_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            axi_read_ARADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    axi_read_ARLEN_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state25, ap_CS_fsm_state14, axi_read_ARREADY, numberInputs_read_reg_1042, valuesToCopy_reg_1102, valuesToCopy_2_reg_1132)
    begin
        if ((axi_read_ARREADY = ap_const_logic_1)) then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then 
                axi_read_ARLEN <= numberInputs_read_reg_1042;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                axi_read_ARLEN <= valuesToCopy_2_reg_1132;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                axi_read_ARLEN <= valuesToCopy_reg_1102;
            else 
                axi_read_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            axi_read_ARLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    axi_read_ARVALID_assign_proc : process(ap_CS_fsm_state3, ap_CS_fsm_state25, ap_CS_fsm_state14, axi_read_ARREADY)
    begin
        if ((((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state14)) or ((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state25)) or ((axi_read_ARREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state3)))) then 
            axi_read_ARVALID <= ap_const_logic_1;
        else 
            axi_read_ARVALID <= ap_const_logic_0;
        end if; 
    end process;


    axi_read_RREADY_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, exitcond316_reg_1118, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, exitcond294_reg_1172, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, exitcond305_reg_1148, ap_block_pp0_stage0_11001, ap_block_pp1_stage0_11001, ap_block_pp2_stage0_11001)
    begin
        if ((((exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((exitcond316_reg_1118 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            axi_read_RREADY <= ap_const_logic_1;
        else 
            axi_read_RREADY <= ap_const_logic_0;
        end if; 
    end process;


    axi_read_blk_n_AR_assign_proc : process(m_axi_axi_read_ARREADY, ap_CS_fsm_state3, ap_CS_fsm_state25, ap_CS_fsm_state14)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state14) or (ap_const_logic_1 = ap_CS_fsm_state25) or (ap_const_logic_1 = ap_CS_fsm_state3))) then 
            axi_read_blk_n_AR <= m_axi_axi_read_ARREADY;
        else 
            axi_read_blk_n_AR <= ap_const_logic_1;
        end if; 
    end process;


    axi_read_blk_n_R_assign_proc : process(m_axi_axi_read_RVALID, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_block_pp0_stage0, exitcond316_reg_1118, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, ap_block_pp2_stage0, exitcond294_reg_1172, ap_CS_fsm_pp1_stage0, ap_enable_reg_pp1_iter1, ap_block_pp1_stage0, exitcond305_reg_1148)
    begin
        if ((((exitcond305_reg_1148 = ap_const_lv1_0) and (ap_enable_reg_pp1_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp1_stage0)) or ((exitcond294_reg_1172 = ap_const_lv1_0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0)) or ((exitcond316_reg_1118 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            axi_read_blk_n_R <= m_axi_axi_read_RVALID;
        else 
            axi_read_blk_n_R <= ap_const_logic_1;
        end if; 
    end process;


    axi_write_AWADDR_assign_proc : process(ap_CS_fsm_state63, icmp_ln106_reg_1343, ap_CS_fsm_state72, axi_write_AWREADY, ap_block_state63_io, grp_copyArray_float_4u_s_fu_564_ap_done, axi_write_addr_1_reg_1376, p_cast8_cast_fu_921_p1)
    begin
        if (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            axi_write_AWADDR <= axi_write_addr_1_reg_1376;
        elsif ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            axi_write_AWADDR <= p_cast8_cast_fu_921_p1(32 - 1 downto 0);
        else 
            axi_write_AWADDR <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    axi_write_AWLEN_assign_proc : process(ap_CS_fsm_state63, icmp_ln106_reg_1343, ap_CS_fsm_state72, axi_write_AWREADY, numberOutputs_read_reg_1085, add_ln106_reg_1337, ap_block_state63_io, grp_copyArray_float_4u_s_fu_564_ap_done)
    begin
        if (((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72))) then 
            axi_write_AWLEN <= numberOutputs_read_reg_1085;
        elsif ((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63))) then 
            axi_write_AWLEN <= add_ln106_reg_1337;
        else 
            axi_write_AWLEN <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    axi_write_AWVALID_assign_proc : process(ap_CS_fsm_state63, icmp_ln106_reg_1343, ap_CS_fsm_state72, axi_write_AWREADY, ap_block_state63_io, grp_copyArray_float_4u_s_fu_564_ap_done)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state63_io) or (grp_copyArray_float_4u_s_fu_564_ap_done = ap_const_logic_0))) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)) or ((axi_write_AWREADY = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state72)))) then 
            axi_write_AWVALID <= ap_const_logic_1;
        else 
            axi_write_AWVALID <= ap_const_logic_0;
        end if; 
    end process;


    axi_write_BREADY_assign_proc : process(ap_CS_fsm_state71, ap_CS_fsm_state80, icmp_ln109_reg_1372, axi_write_BVALID, ap_predicate_op333_writeresp_state71)
    begin
        if (((not(((ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (axi_write_BVALID = ap_const_logic_0))) and (ap_predicate_op333_writeresp_state71 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_state71)) or (not(((axi_write_BVALID = ap_const_logic_0) and (icmp_ln109_reg_1372 = ap_const_lv1_0))) and (icmp_ln109_reg_1372 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state80)))) then 
            axi_write_BREADY <= ap_const_logic_1;
        else 
            axi_write_BREADY <= ap_const_logic_0;
        end if; 
    end process;


    axi_write_WDATA_assign_proc : process(ap_enable_reg_pp4_iter2, exitcond272_reg_1353_pp4_iter1_reg, ap_enable_reg_pp5_iter2, exitcond1_reg_1382_pp5_iter1_reg, empty_160_fu_948_p1, ap_block_pp4_stage0_01001, empty_164_fu_992_p1, ap_block_pp5_stage0_01001)
    begin
        if (((exitcond1_reg_1382_pp5_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_01001))) then 
            axi_write_WDATA <= empty_164_fu_992_p1;
        elsif (((exitcond272_reg_1353_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_01001))) then 
            axi_write_WDATA <= empty_160_fu_948_p1;
        else 
            axi_write_WDATA <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    axi_write_WVALID_assign_proc : process(ap_enable_reg_pp4_iter2, exitcond272_reg_1353_pp4_iter1_reg, ap_enable_reg_pp5_iter2, exitcond1_reg_1382_pp5_iter1_reg, ap_block_pp4_stage0_11001, ap_block_pp5_stage0_11001)
    begin
        if ((((exitcond1_reg_1382_pp5_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001)) or ((exitcond272_reg_1353_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001)))) then 
            axi_write_WVALID <= ap_const_logic_1;
        else 
            axi_write_WVALID <= ap_const_logic_0;
        end if; 
    end process;


    axi_write_blk_n_AW_assign_proc : process(m_axi_axi_write_AWREADY, ap_CS_fsm_state63, icmp_ln106_reg_1343, ap_CS_fsm_state72)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state72) or ((icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state63)))) then 
            axi_write_blk_n_AW <= m_axi_axi_write_AWREADY;
        else 
            axi_write_blk_n_AW <= ap_const_logic_1;
        end if; 
    end process;


    axi_write_blk_n_B_assign_proc : process(m_axi_axi_write_BVALID, icmp_ln106_reg_1343, ap_CS_fsm_state71, icmp_ln62_reg_1186, ap_CS_fsm_state80, icmp_ln109_reg_1372)
    begin
        if ((((icmp_ln109_reg_1372 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state80)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (icmp_ln106_reg_1343 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state71)))) then 
            axi_write_blk_n_B <= m_axi_axi_write_BVALID;
        else 
            axi_write_blk_n_B <= ap_const_logic_1;
        end if; 
    end process;


    axi_write_blk_n_W_assign_proc : process(m_axi_axi_write_WREADY, ap_enable_reg_pp4_iter2, ap_block_pp4_stage0, exitcond272_reg_1353_pp4_iter1_reg, ap_enable_reg_pp5_iter2, ap_block_pp5_stage0, exitcond1_reg_1382_pp5_iter1_reg)
    begin
        if ((((exitcond1_reg_1382_pp5_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp5_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0)) or ((exitcond272_reg_1353_pp4_iter1_reg = ap_const_lv1_0) and (ap_enable_reg_pp4_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0)))) then 
            axi_write_blk_n_W <= m_axi_axi_write_WREADY;
        else 
            axi_write_blk_n_W <= ap_const_logic_1;
        end if; 
    end process;


    bramBias_address0_assign_proc : process(ap_block_pp1_stage0, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_enable_reg_pp1_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_bias_address0, grp_processLayer_float_4u_2u_s_fu_530_p_bias_address0, grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address0, ap_CS_fsm_state36, ap_CS_fsm_state41, loop_index17_cast_fu_702_p1)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0))) then 
            bramBias_address0 <= loop_index17_cast_fu_702_p1(9 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramBias_address0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_bias_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramBias_address0 <= grp_processLayer_float_4u_2u_s_fu_530_p_bias_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramBias_address0 <= grp_processLayer_float_4u_2u_1_fu_518_p_bias_address0;
        else 
            bramBias_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bramBias_ce0_assign_proc : process(ap_block_pp1_stage0_11001, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_enable_reg_pp1_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce0, grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce0, grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce0, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            bramBias_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramBias_ce0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_bias_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramBias_ce0 <= grp_processLayer_float_4u_2u_s_fu_530_p_bias_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramBias_ce0 <= grp_processLayer_float_4u_2u_1_fu_518_p_bias_ce0;
        else 
            bramBias_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    bramBias_d0 <= axi_read_addr_1_read_reg_1157;

    bramBias_we0_assign_proc : process(ap_block_pp1_stage0_11001, exitcond305_reg_1148_pp1_iter1_reg, ap_enable_reg_pp1_iter2)
    begin
        if (((ap_enable_reg_pp1_iter2 = ap_const_logic_1) and (exitcond305_reg_1148_pp1_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp1_stage0_11001))) then 
            bramBias_we0 <= ap_const_logic_1;
        else 
            bramBias_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bramLayerResults_address0_assign_proc : process(ap_CS_fsm_state63, ap_block_pp4_stage0, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, zext_ln143_11_reg_1220, ap_CS_fsm_pp3_stage1, zext_ln143_13_reg_1240, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_address0, ap_block_pp3_stage0, ap_CS_fsm_state43, ap_CS_fsm_state52, ap_block_pp3_stage1, loop_index5_cast_fu_943_p1)
    begin
        if (((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0))) then 
            bramLayerResults_address0 <= loop_index5_cast_fu_943_p1(9 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            bramLayerResults_address0 <= zext_ln143_13_reg_1240(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            bramLayerResults_address0 <= zext_ln143_11_reg_1220(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_address0 <= grp_copyArray_float_4u_s_fu_564_p_output_address0;
        else 
            bramLayerResults_address0 <= "XXXXXXXXX";
        end if; 
    end process;


    bramLayerResults_address1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, zext_ln143_reg_1210, zext_ln143_12_reg_1230, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_address1, ap_block_pp3_stage0, ap_CS_fsm_state43, ap_CS_fsm_state52, ap_block_pp3_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            bramLayerResults_address1 <= zext_ln143_12_reg_1230(9 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            bramLayerResults_address1 <= zext_ln143_reg_1210(9 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_address1 <= grp_copyArray_float_4u_s_fu_564_p_output_address1;
        else 
            bramLayerResults_address1 <= "XXXXXXXXX";
        end if; 
    end process;


    bramLayerResults_ce0_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter0, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_ce0, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((((ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)))) then 
            bramLayerResults_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_ce0 <= grp_copyArray_float_4u_s_fu_564_p_output_ce0;
        else 
            bramLayerResults_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bramLayerResults_ce1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_ce1, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)))) then 
            bramLayerResults_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_ce1 <= grp_copyArray_float_4u_s_fu_564_p_output_ce1;
        else 
            bramLayerResults_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    bramLayerResults_d0_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, inputData_q0, inputData_q1, grp_copyArray_float_4u_s_fu_564_p_output_d0, ap_block_pp3_stage0, ap_CS_fsm_state43, ap_CS_fsm_state52, ap_block_pp3_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            bramLayerResults_d0 <= inputData_q1;
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            bramLayerResults_d0 <= inputData_q0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_d0 <= grp_copyArray_float_4u_s_fu_564_p_output_d0;
        else 
            bramLayerResults_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bramLayerResults_d1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp3_iter1, inputData_q0, inputData_q1, grp_copyArray_float_4u_s_fu_564_p_output_d1, ap_block_pp3_stage0, ap_CS_fsm_state43, ap_CS_fsm_state52, ap_block_pp3_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1))) then 
            bramLayerResults_d1 <= inputData_q0;
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            bramLayerResults_d1 <= inputData_q1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_d1 <= grp_copyArray_float_4u_s_fu_564_p_output_d1;
        else 
            bramLayerResults_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    bramLayerResults_we0_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, icmp_ln137_reg_1195, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_we0, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((((icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            bramLayerResults_we0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_we0 <= grp_copyArray_float_4u_s_fu_564_p_output_we0;
        else 
            bramLayerResults_we0 <= ap_const_logic_0;
        end if; 
    end process;


    bramLayerResults_we1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, icmp_ln137_reg_1195, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp3_iter1, grp_copyArray_float_4u_s_fu_564_p_output_we1, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((((icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (icmp_ln137_reg_1195 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)))) then 
            bramLayerResults_we1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            bramLayerResults_we1 <= grp_copyArray_float_4u_s_fu_564_p_output_we1;
        else 
            bramLayerResults_we1 <= ap_const_logic_0;
        end if; 
    end process;


    bramWeight_address0_assign_proc : process(ap_block_pp0_stage0, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_enable_reg_pp0_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_weights_address0, grp_processLayer_float_4u_2u_s_fu_530_p_weights_address0, grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address0, ap_CS_fsm_state36, ap_CS_fsm_state41, loop_index23_cast_fu_652_p1)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            bramWeight_address0 <= loop_index23_cast_fu_652_p1(14 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramWeight_address0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramWeight_address0 <= grp_processLayer_float_4u_2u_s_fu_530_p_weights_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramWeight_address0 <= grp_processLayer_float_4u_2u_1_fu_518_p_weights_address0;
        else 
            bramWeight_address0 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    bramWeight_address1_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_1_fu_518_p_weights_address1, grp_processLayer_float_4u_2u_s_fu_530_p_weights_address1, grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address1, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramWeight_address1 <= grp_outputLayer_float_4u_2u_s_fu_543_p_weights_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramWeight_address1 <= grp_processLayer_float_4u_2u_s_fu_530_p_weights_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramWeight_address1 <= grp_processLayer_float_4u_2u_1_fu_518_p_weights_address1;
        else 
            bramWeight_address1 <= "XXXXXXXXXXXXXX";
        end if; 
    end process;


    bramWeight_ce0_assign_proc : process(ap_block_pp0_stage0_11001, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_enable_reg_pp0_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce0, grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce0, grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce0, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bramWeight_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramWeight_ce0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramWeight_ce0 <= grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramWeight_ce0 <= grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce0;
        else 
            bramWeight_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    bramWeight_ce1_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce1, grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce1, grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce1, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            bramWeight_ce1 <= grp_outputLayer_float_4u_2u_s_fu_543_p_weights_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            bramWeight_ce1 <= grp_processLayer_float_4u_2u_s_fu_530_p_weights_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            bramWeight_ce1 <= grp_processLayer_float_4u_2u_1_fu_518_p_weights_ce1;
        else 
            bramWeight_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    bramWeight_d0 <= axi_read_addr_read_reg_1127;

    bramWeight_we0_assign_proc : process(ap_block_pp0_stage0_11001, exitcond316_reg_1118_pp0_iter1_reg, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (exitcond316_reg_1118_pp0_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            bramWeight_we0 <= ap_const_logic_1;
        else 
            bramWeight_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_149_fu_646_p2 <= std_logic_vector(unsigned(ap_phi_mux_loop_index23_phi_fu_431_p4) + unsigned(ap_const_lv32_1));
    empty_151_fu_696_p2 <= std_logic_vector(unsigned(ap_phi_mux_loop_index17_phi_fu_443_p4) + unsigned(ap_const_lv32_1));
    empty_154_fu_740_p2 <= std_logic_vector(unsigned(ap_phi_mux_loop_index11_phi_fu_455_p4) + unsigned(ap_const_lv32_1));
    empty_156_fu_781_p1 <= ap_phi_mux_i_12_phi_fu_467_p4(7 - 1 downto 0);
    empty_157_fu_835_p1 <= numberLayers_read_reg_1078(14 - 1 downto 0);
    empty_159_fu_937_p2 <= std_logic_vector(unsigned(loop_index5_reg_496) + unsigned(ap_const_lv32_1));
    empty_160_fu_948_p1 <= bramLayerResults_load_reg_1367;
    empty_163_fu_981_p2 <= std_logic_vector(unsigned(loop_index_reg_507) + unsigned(ap_const_lv32_1));
    empty_164_fu_992_p1 <= layerBuffer0_load_reg_1396;
    exitcond1_fu_976_p2 <= "1" when (loop_index_reg_507 = numberOutputs_read_reg_1085) else "0";
    exitcond272_fu_932_p2 <= "1" when (loop_index5_reg_496 = add_ln106_reg_1337) else "0";
    exitcond294_fu_735_p2 <= "1" when (ap_phi_mux_loop_index11_phi_fu_455_p4 = numberInputs_read_reg_1042) else "0";
    exitcond305_fu_691_p2 <= "1" when (ap_phi_mux_loop_index17_phi_fu_443_p4 = valuesToCopy_2_reg_1132) else "0";
    exitcond316_fu_641_p2 <= "1" when (ap_phi_mux_loop_index23_phi_fu_431_p4 = valuesToCopy_reg_1102) else "0";
    grp_copyArray_float_4u_1_fu_557_ap_start <= grp_copyArray_float_4u_1_fu_557_ap_start_reg;
    grp_copyArray_float_4u_s_fu_564_ap_start <= grp_copyArray_float_4u_s_fu_564_ap_start_reg;

    grp_copyArray_float_4u_s_fu_564_p_output_offset_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, trunc_ln44_reg_1053, add_ln91_reg_1302, trunc_ln105_reg_1332, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_copyArray_float_4u_s_fu_564_p_output_offset <= trunc_ln105_reg_1332;
        elsif (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52))) then 
            grp_copyArray_float_4u_s_fu_564_p_output_offset <= add_ln91_reg_1302;
        elsif (((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43))) then 
            grp_copyArray_float_4u_s_fu_564_p_output_offset <= trunc_ln44_reg_1053;
        else 
            grp_copyArray_float_4u_s_fu_564_p_output_offset <= "XXXXXXXXX";
        end if; 
    end process;


    grp_copyArray_float_4u_s_fu_564_size_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, numberNeurons_read_reg_1065, numberOutputs_read_reg_1085, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state63)) then 
            grp_copyArray_float_4u_s_fu_564_size <= numberOutputs_read_reg_1085;
        elsif ((((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            grp_copyArray_float_4u_s_fu_564_size <= numberNeurons_read_reg_1065;
        else 
            grp_copyArray_float_4u_s_fu_564_size <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_996_p1 <= std_logic_vector(unsigned(trunc_ln44_1_reg_1059) + unsigned(phi_mul_reg_485));

    grp_outputLayer_float_4u_2u_s_fu_543_ap_continue_assign_proc : process(ap_CS_fsm_state61, ap_block_state61_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state61_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state61))) then 
            grp_outputLayer_float_4u_2u_s_fu_543_ap_continue <= ap_const_logic_1;
        else 
            grp_outputLayer_float_4u_2u_s_fu_543_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_outputLayer_float_4u_2u_s_fu_543_ap_start <= grp_outputLayer_float_4u_2u_s_fu_543_ap_start_reg;

    grp_processLayer_float_4u_2u_1_fu_518_ap_continue_assign_proc : process(ap_CS_fsm_state36, ap_block_state36_on_subcall_done, ap_CS_fsm_state41, ap_block_state41_on_subcall_done)
    begin
        if ((((ap_const_boolean_0 = ap_block_state41_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state41)) or ((ap_const_boolean_0 = ap_block_state36_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state36)))) then 
            grp_processLayer_float_4u_2u_1_fu_518_ap_continue <= ap_const_logic_1;
        else 
            grp_processLayer_float_4u_2u_1_fu_518_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_processLayer_float_4u_2u_1_fu_518_ap_start <= grp_processLayer_float_4u_2u_1_fu_518_ap_start_reg;

    grp_processLayer_float_4u_2u_s_fu_530_ap_continue_assign_proc : process(ap_CS_fsm_state50, ap_block_state50_on_subcall_done)
    begin
        if (((ap_const_boolean_0 = ap_block_state50_on_subcall_done) and (ap_const_logic_1 = ap_CS_fsm_state50))) then 
            grp_processLayer_float_4u_2u_s_fu_530_ap_continue <= ap_const_logic_1;
        else 
            grp_processLayer_float_4u_2u_s_fu_530_ap_continue <= ap_const_logic_0;
        end if; 
    end process;

    grp_processLayer_float_4u_2u_s_fu_530_ap_start <= grp_processLayer_float_4u_2u_s_fu_530_ap_start_reg;
    icmp_ln106_fu_906_p2 <= "1" when (add_ln106_fu_902_p2 = ap_const_lv32_0) else "0";
    icmp_ln109_fu_952_p2 <= "1" when (numberOutputs_read_reg_1085 = ap_const_lv32_0) else "0";
    icmp_ln137_fu_770_p2 <= "1" when (ap_phi_mux_i_12_phi_fu_467_p4 = trunc_ln1_reg_1190) else "0";
    icmp_ln44_fu_576_p2 <= "1" when (loadParameters = ap_const_lv32_0) else "0";
    icmp_ln52_fu_616_p2 <= "1" when (valuesToCopy_fu_611_p2 = ap_const_lv32_0) else "0";
    icmp_ln57_fu_666_p2 <= "1" when (valuesToCopy_2_fu_661_p2 = ap_const_lv32_0) else "0";
    icmp_ln60_fu_711_p2 <= "1" when (numberInputs_read_reg_1042 = ap_const_lv32_0) else "0";
    icmp_ln62_fu_755_p2 <= "0" when (exportLayers = ap_const_lv32_0) else "1";
    icmp_ln80_fu_849_p2 <= "1" when (i_reg_474 = sub21_reg_1263) else "0";

    inputData_address0_assign_proc : process(ap_block_pp2_stage0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, zext_ln143_11_fu_804_p1, zext_ln143_12_fu_814_p1, ap_CS_fsm_pp3_stage1, ap_enable_reg_pp2_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_input_address0, ap_block_pp3_stage0, ap_CS_fsm_state36, ap_CS_fsm_state41, loop_index11_cast_fu_746_p1, ap_block_pp3_stage1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            inputData_address0 <= zext_ln143_12_fu_814_p1(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            inputData_address0 <= zext_ln143_11_fu_804_p1(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            inputData_address0 <= loop_index11_cast_fu_746_p1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            inputData_address0 <= grp_processLayer_float_4u_2u_1_fu_518_p_input_address0;
        else 
            inputData_address0 <= "XXX";
        end if; 
    end process;


    inputData_address1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, zext_ln143_fu_793_p1, ap_CS_fsm_pp3_stage1, zext_ln143_13_fu_824_p1, grp_processLayer_float_4u_2u_1_fu_518_p_input_address1, ap_block_pp3_stage0, ap_CS_fsm_state36, ap_CS_fsm_state41, ap_block_pp3_stage1)
    begin
        if (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1))) then 
            inputData_address1 <= zext_ln143_13_fu_824_p1(3 - 1 downto 0);
        elsif (((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0))) then 
            inputData_address1 <= zext_ln143_fu_793_p1(3 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            inputData_address1 <= grp_processLayer_float_4u_2u_1_fu_518_p_input_address1;
        else 
            inputData_address1 <= "XXX";
        end if; 
    end process;


    inputData_ce0_assign_proc : process(ap_block_pp2_stage0_11001, ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, ap_enable_reg_pp2_iter2, grp_processLayer_float_4u_2u_1_fu_518_p_input_ce0, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)) or ((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001)))) then 
            inputData_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            inputData_ce0 <= grp_processLayer_float_4u_2u_1_fu_518_p_input_ce0;
        else 
            inputData_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inputData_ce1_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter0, ap_CS_fsm_pp3_stage1, ap_block_pp3_stage1_11001, grp_processLayer_float_4u_2u_1_fu_518_p_input_ce1, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage1)) or ((ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0)))) then 
            inputData_ce1 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            inputData_ce1 <= grp_processLayer_float_4u_2u_1_fu_518_p_input_ce1;
        else 
            inputData_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    inputData_d0 <= axi_read_addr_2_read_reg_1181;

    inputData_we0_assign_proc : process(ap_block_pp2_stage0_11001, exitcond294_reg_1172_pp2_iter1_reg, ap_enable_reg_pp2_iter2)
    begin
        if (((ap_enable_reg_pp2_iter2 = ap_const_logic_1) and (exitcond294_reg_1172_pp2_iter1_reg = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            inputData_we0 <= ap_const_logic_1;
        else 
            inputData_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer0_address0_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_block_pp5_stage0, ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_CS_fsm_pp5_stage0, ap_enable_reg_pp5_iter0, grp_processLayer_float_4u_2u_1_fu_518_p_output_address0, grp_processLayer_float_4u_2u_s_fu_530_p_output_address0, grp_outputLayer_float_4u_2u_s_fu_543_p_output_address0, grp_copyArray_float_4u_1_fu_557_p_input_address0, grp_copyArray_float_4u_s_fu_564_p_input_address0, ap_CS_fsm_state54, ap_CS_fsm_state36, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state52, loop_index_cast_fu_987_p1)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            layerBuffer0_address0 <= loop_index_cast_fu_987_p1(6 - 1 downto 0);
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            layerBuffer0_address0 <= grp_copyArray_float_4u_s_fu_564_p_input_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer0_address0 <= grp_copyArray_float_4u_1_fu_557_p_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer0_address0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer0_address0 <= grp_processLayer_float_4u_2u_s_fu_530_p_output_address0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            layerBuffer0_address0 <= grp_processLayer_float_4u_2u_1_fu_518_p_output_address0;
        else 
            layerBuffer0_address0 <= "XXXXXX";
        end if; 
    end process;


    layerBuffer0_address1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_state45, grp_copyArray_float_4u_1_fu_557_p_input_address1, grp_copyArray_float_4u_s_fu_564_p_input_address1, ap_CS_fsm_state54, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            layerBuffer0_address1 <= grp_copyArray_float_4u_s_fu_564_p_input_address1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer0_address1 <= grp_copyArray_float_4u_1_fu_557_p_input_address1;
        else 
            layerBuffer0_address1 <= "XXXXXX";
        end if; 
    end process;


    layerBuffer0_ce0_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, ap_CS_fsm_pp5_stage0, ap_block_pp5_stage0_11001, ap_enable_reg_pp5_iter0, grp_processLayer_float_4u_2u_1_fu_518_p_output_ce0, grp_processLayer_float_4u_2u_s_fu_530_p_output_ce0, grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce0, grp_copyArray_float_4u_1_fu_557_p_input_ce0, grp_copyArray_float_4u_s_fu_564_p_input_ce0, ap_CS_fsm_state54, ap_CS_fsm_state36, ap_CS_fsm_state41, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if (((ap_enable_reg_pp5_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp5_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp5_stage0))) then 
            layerBuffer0_ce0 <= ap_const_logic_1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            layerBuffer0_ce0 <= grp_copyArray_float_4u_s_fu_564_p_input_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer0_ce0 <= grp_copyArray_float_4u_1_fu_557_p_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer0_ce0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer0_ce0 <= grp_processLayer_float_4u_2u_s_fu_530_p_output_ce0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            layerBuffer0_ce0 <= grp_processLayer_float_4u_2u_1_fu_518_p_output_ce0;
        else 
            layerBuffer0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer0_ce1_assign_proc : process(ap_CS_fsm_state63, icmp_ln62_reg_1186, ap_CS_fsm_state45, grp_copyArray_float_4u_1_fu_557_p_input_ce1, grp_copyArray_float_4u_s_fu_564_p_input_ce1, ap_CS_fsm_state54, ap_CS_fsm_state43, ap_CS_fsm_state52)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state63) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state52)) or ((icmp_ln62_reg_1186 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state43)))) then 
            layerBuffer0_ce1 <= grp_copyArray_float_4u_s_fu_564_p_input_ce1;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer0_ce1 <= grp_copyArray_float_4u_1_fu_557_p_input_ce1;
        else 
            layerBuffer0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer0_d0_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_1_fu_518_p_output_d0, grp_processLayer_float_4u_2u_s_fu_530_p_output_d0, grp_outputLayer_float_4u_2u_s_fu_543_p_output_d0, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer0_d0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_output_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer0_d0 <= grp_processLayer_float_4u_2u_s_fu_530_p_output_d0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            layerBuffer0_d0 <= grp_processLayer_float_4u_2u_1_fu_518_p_output_d0;
        else 
            layerBuffer0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    layerBuffer0_we0_assign_proc : process(ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_1_fu_518_p_output_we0, grp_processLayer_float_4u_2u_s_fu_530_p_output_we0, grp_outputLayer_float_4u_2u_s_fu_543_p_output_we0, ap_CS_fsm_state36, ap_CS_fsm_state41)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer0_we0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_output_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer0_we0 <= grp_processLayer_float_4u_2u_s_fu_530_p_output_we0;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state41) or (ap_const_logic_1 = ap_CS_fsm_state36))) then 
            layerBuffer0_we0 <= grp_processLayer_float_4u_2u_1_fu_518_p_output_we0;
        else 
            layerBuffer0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer1_address0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_s_fu_530_p_input_address0, grp_outputLayer_float_4u_2u_s_fu_543_p_input_address0, grp_copyArray_float_4u_1_fu_557_p_output_address0, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_address0 <= grp_copyArray_float_4u_1_fu_557_p_output_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer1_address0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_input_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer1_address0 <= grp_processLayer_float_4u_2u_s_fu_530_p_input_address0;
        else 
            layerBuffer1_address0 <= "XXXXXX";
        end if; 
    end process;


    layerBuffer1_address1_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_s_fu_530_p_input_address1, grp_outputLayer_float_4u_2u_s_fu_543_p_input_address1, grp_copyArray_float_4u_1_fu_557_p_output_address1, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_address1 <= grp_copyArray_float_4u_1_fu_557_p_output_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer1_address1 <= grp_outputLayer_float_4u_2u_s_fu_543_p_input_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer1_address1 <= grp_processLayer_float_4u_2u_s_fu_530_p_input_address1;
        else 
            layerBuffer1_address1 <= "XXXXXX";
        end if; 
    end process;


    layerBuffer1_ce0_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_s_fu_530_p_input_ce0, grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce0, grp_copyArray_float_4u_1_fu_557_p_output_ce0, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_ce0 <= grp_copyArray_float_4u_1_fu_557_p_output_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer1_ce0 <= grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer1_ce0 <= grp_processLayer_float_4u_2u_s_fu_530_p_input_ce0;
        else 
            layerBuffer1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer1_ce1_assign_proc : process(ap_CS_fsm_state45, ap_CS_fsm_state50, ap_CS_fsm_state61, grp_processLayer_float_4u_2u_s_fu_530_p_input_ce1, grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce1, grp_copyArray_float_4u_1_fu_557_p_output_ce1, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_ce1 <= grp_copyArray_float_4u_1_fu_557_p_output_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state61)) then 
            layerBuffer1_ce1 <= grp_outputLayer_float_4u_2u_s_fu_543_p_input_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state50)) then 
            layerBuffer1_ce1 <= grp_processLayer_float_4u_2u_s_fu_530_p_input_ce1;
        else 
            layerBuffer1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer1_we0_assign_proc : process(ap_CS_fsm_state45, grp_copyArray_float_4u_1_fu_557_p_output_we0, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_we0 <= grp_copyArray_float_4u_1_fu_557_p_output_we0;
        else 
            layerBuffer1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    layerBuffer1_we1_assign_proc : process(ap_CS_fsm_state45, grp_copyArray_float_4u_1_fu_557_p_output_we1, ap_CS_fsm_state54)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state45) or (ap_const_logic_1 = ap_CS_fsm_state54))) then 
            layerBuffer1_we1 <= grp_copyArray_float_4u_1_fu_557_p_output_we1;
        else 
            layerBuffer1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    loop_index11_cast_fu_746_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index11_reg_451_pp2_iter1_reg),64));
    loop_index17_cast_fu_702_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index17_reg_439_pp1_iter1_reg),64));
    loop_index23_cast_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index23_reg_427_pp0_iter1_reg),64));
    loop_index5_cast_fu_943_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index5_reg_496),64));
    loop_index_cast_fu_987_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index_reg_507),64));
    mul_ln49_fu_596_p1 <= std_logic_vector(signed(add_ln49_fu_590_p0) + signed(ap_const_lv32_FFFFFFFF));
    mul_ln85_fu_880_p1 <= std_logic_vector(unsigned(ap_const_lv9_1) + unsigned(trunc_ln83_fu_860_p1));
    or_ln143_3_fu_809_p2 <= (tmp_s_reg_1204 or ap_const_lv9_2);
    or_ln143_4_fu_819_p2 <= (tmp_s_reg_1204 or ap_const_lv9_3);
    or_ln143_fu_798_p2 <= (tmp_s_fu_785_p3 or ap_const_lv9_1);
        p_cast1_cast_fu_631_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast1_fu_622_p4),64));

    p_cast1_fu_622_p4 <= axiWeightInput_read_reg_1023(63 downto 2);
        p_cast2_cast_fu_681_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast2_fu_672_p4),64));

    p_cast2_fu_672_p4 <= axiBiasInput_read_reg_1018(63 downto 2);
        p_cast8_cast_fu_921_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast8_fu_912_p4),64));

    p_cast8_fu_912_p4 <= axiLayerOutput_read_reg_1013(63 downto 2);
        p_cast9_cast_fu_966_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast9_fu_957_p4),64));

    p_cast9_fu_957_p4 <= output_read_reg_1028(63 downto 2);
        p_cast_cast_fu_725_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(p_cast_fu_716_p4),64));

    p_cast_fu_716_p4 <= input_read_reg_1033(63 downto 2);
    sub21_cast_fu_843_p2 <= std_logic_vector(signed(ap_const_lv14_3FFF) + signed(empty_157_fu_835_p1));
    sub21_fu_838_p2 <= std_logic_vector(signed(ap_const_lv32_FFFFFFFF) + signed(numberLayers_read_reg_1078));
    tmp_s_fu_785_p3 <= (empty_156_fu_781_p1 & ap_const_lv2_0);
    trunc_ln100_fu_889_p1 <= grp_fu_572_p2(9 - 1 downto 0);
    trunc_ln105_fu_898_p1 <= add_ln105_fu_894_p2(9 - 1 downto 0);
    trunc_ln44_1_fu_586_p1 <= numberInputs(14 - 1 downto 0);
    trunc_ln44_fu_582_p1 <= numberInputs(9 - 1 downto 0);
    trunc_ln77_1_fu_832_p1 <= numberNeurons_read_reg_1065(14 - 1 downto 0);
    trunc_ln77_fu_829_p1 <= numberNeurons_read_reg_1065(9 - 1 downto 0);
    trunc_ln83_fu_860_p1 <= i_reg_474(9 - 1 downto 0);
    valuesToCopy_2_fu_661_p2 <= std_logic_vector(unsigned(numberOutputs_read_reg_1085) + unsigned(grp_fu_572_p2));
    valuesToCopy_fu_611_p1 <= std_logic_vector(unsigned(add_ln50_1_fu_602_p2) + unsigned(numberOutputs_read_reg_1085));
    zext_ln143_11_fu_804_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln143_fu_798_p2),64));
    zext_ln143_12_fu_814_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln143_3_fu_809_p2),64));
    zext_ln143_13_fu_824_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(or_ln143_4_fu_819_p2),64));
    zext_ln143_fu_793_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_s_fu_785_p3),64));
end behav;
