# Changelog

## v0.1.0
- Initial bare-metal SAME54 baseline
- 120 MHz DPLL0 clock configuration
- Non-blocking LED + button state machine
- UART2 logging with DMA
- High-speed QSPI (~30 MHz) JEDEC detection
- Architecture documentation and code-flow diagram
