INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.sim/sim_1/synth/func/xsim/tb_func_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BaudTickGen
INFO: [VRFC 10-311] analyzing module BaudTickGen__parameterized0
INFO: [VRFC 10-311] analyzing module async_receiver
INFO: [VRFC 10-311] analyzing module async_transmitter
INFO: [VRFC 10-311] analyzing module ex
INFO: [VRFC 10-311] analyzing module ex_mem
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-311] analyzing module id_ex
INFO: [VRFC 10-311] analyzing module if_id
INFO: [VRFC 10-311] analyzing module mem
INFO: [VRFC 10-311] analyzing module mem_wb
INFO: [VRFC 10-311] analyzing module pc_reg
INFO: [VRFC 10-311] analyzing module pll_example
INFO: [VRFC 10-311] analyzing module pll_example__pll_example_clk_wiz
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module sram_ctrl_double_try
INFO: [VRFC 10-311] analyzing module thinpad_top
INFO: [VRFC 10-311] analyzing module trymips
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_extdepth_v6_0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_1
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_2
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_3
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_4
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6__parameterized0
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_prim_v6__parameterized0_6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_builtin_top_v6
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_top
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_builtin
INFO: [VRFC 10-311] analyzing module fifo_generator_0_fifo_generator_v13_2_5_synth
INFO: [VRFC 10-311] analyzing module fifo_generator_0_reset_builtin
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/28F640P30.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BankLib
INFO: [VRFC 10-311] analyzing module TimingDataModule
INFO: [VRFC 10-311] analyzing module TimingLibModule
INFO: [VRFC 10-311] analyzing module BlockLockModule
INFO: [VRFC 10-311] analyzing module CFIqueryModule
INFO: [VRFC 10-311] analyzing module DataErrorModule
INFO: [VRFC 10-311] analyzing module ConfigRegModule
INFO: [VRFC 10-311] analyzing module SignatureModule
INFO: [VRFC 10-311] analyzing module CUIdecoder1
INFO: [VRFC 10-311] analyzing module CUIdecoder2
INFO: [VRFC 10-311] analyzing module CUIdecoder_Busy1
INFO: [VRFC 10-311] analyzing module EraseModule
INFO: [VRFC 10-311] analyzing module MemoryModule
INFO: [VRFC 10-311] analyzing module OutputBufferModule
INFO: [VRFC 10-311] analyzing module ProgramModule
INFO: [VRFC 10-311] analyzing module BuffEnhancedFactProgramModule
INFO: [VRFC 10-311] analyzing module ProtectRegModule
INFO: [VRFC 10-311] analyzing module ReadModule
INFO: [VRFC 10-311] analyzing module StatusRegModule
INFO: [VRFC 10-311] analyzing module KernelModule
INFO: [VRFC 10-311] analyzing module x28fxxxp30
INFO: [VRFC 10-311] analyzing module BurstModule
INFO: [VRFC 10-311] analyzing module BlankCheckModule
INFO: [VRFC 10-311] analyzing module ProgramBufferModule
INFO: [VRFC 10-311] analyzing module DebugModule
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/sram_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sram_model
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "E:/LONGXIN/nscscc2023_mips_v2.0/fpga_template_mips_utf8_v1.0/thinpad_top.srcs/sim_1/new/tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
