<TABLE>
<TR  bgcolor="#C0C0C0">
<TH>Hierarchy</TH>
<TH>Input</TH>
<TH>Constant Input</TH>
<TH>Unused Input</TH>
<TH>Floating Input</TH>
<TH>Output</TH>
<TH>Constant Output</TH>
<TH>Unused Output</TH>
<TH>Floating Output</TH>
<TH>Bidir</TH>
<TH>Constant Bidir</TH>
<TH>Unused Bidir</TH>
<TH>Input only Bidir</TH>
<TH>Output only Bidir</TH>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_out_ic_to_avmavmm_1_rw</TD>
<TD >111</TD>
<TD >4</TD>
<TD >6</TD>
<TD >4</TD>
<TD >107</TD>
<TD >4</TD>
<TD >4</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|staging_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].sp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|sp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[8].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[7].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[6].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[5].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[4].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[3].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[2].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[1].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|pipe_r</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
<TD >0</TD>
<TD >74</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].dp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >150</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].out_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|dp[0].in_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[5].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[4].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[3].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[2].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[1].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|mux_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].a</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >225</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].mout_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m1_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|a[0].m0_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|read_fifo</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|rrp</TD>
<TD >35</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >111</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >68</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp|wrp</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >79</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >70</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.s_endp</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >190</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.out_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|s.in_arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[6].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[5].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[4].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[3].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[2].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[1].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_endp</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >224</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].rrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >36</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].wrp_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >4</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].arb_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
<TD >0</TD>
<TD >75</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw|m[0].m_intf</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
<TD >0</TD>
<TD >109</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.global_icavmm_1_rw</TD>
<TD >534</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >319</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[6].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[5].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[4].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[3].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[2].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[1].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|avmm_1_.t[0].avmm_1_avm_to_ic</TD>
<TD >107</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thereset_wire_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebicg_B0_runOnce_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_pop_token_i1_wt_limpop_bicg0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thei_llvm_fpga_push_token_i1_wt_limpush_bicg1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region|thebicg_B0_runOnce_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebb_bicg_B0_runOnce_stall_region</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce|thebicg_B0_runOnce_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B0_runOnce</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B3_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B3_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B2_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B2_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B1_start_x|sim_tracker_inst</TD>
<TD >5</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebicg_B1_start_x</TD>
<TD >11</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0|theiowr|GEN_STALL_VALID.hld_iowr_stall_valid_inst</TD>
<TD >9</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0|theiowr</TD>
<TD >73</TD>
<TD >3</TD>
<TD >63</TD>
<TD >3</TD>
<TD >5</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_iowr_bl_return_bicg_unnamed_bicg17_bicg0</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|fifo</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1|thei_llvm_fpga_push_token_i1_throttle_push_bicg1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region|thei_llvm_fpga_push_token_i1_throttle_push_bicg1</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebb_bicg_B5_stall_region</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebicg_B5_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5|thebicg_B5_merge</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|GEN_DOWN_STAGING_REG.downstream_staging_reg</TD>
<TD >327</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >325</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord|GEN_STALL_VALID.hld_iord_stall_valid_inst</TD>
<TD >328</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >328</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x|theiord</TD>
<TD >361</TD>
<TD >37</TD>
<TD >0</TD>
<TD >37</TD>
<TD >324</TD>
<TD >37</TD>
<TD >37</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_iord_bl_call_bicg_unnamed_bicg2_bicg2_aunroll_x</TD>
<TD >326</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >324</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg9|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg3_bicg9</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg10|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg4_bicg10</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg11|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg5_bicg11</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg6_bicg12</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg1</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_ffwd_source_p1025i32_unnamed_bicg7_bicg13</TD>
<TD >69</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_llvm_fpga_pop_throttle_i1_throttle_pop_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1</TD>
<TD >23</TD>
<TD >16</TD>
<TD >0</TD>
<TD >16</TD>
<TD >20</TD>
<TD >16</TD>
<TD >16</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_wt_entry_bicgs_c0_exit_bicg1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond27_bicg2|thei_llvm_fpga_push_i1_notexitcond27_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond27_bicg2|thei_llvm_fpga_push_i1_notexitcond27_bicg1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond27_bicg2</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_bicg1|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_bicg1|thei_llvm_fpga_pipeline_keep_going26_bicg1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_bicg1|thei_llvm_fpga_pipeline_keep_going26_bicg1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_bicg1|thei_llvm_fpga_pipeline_keep_going26_bicg1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going26_bicg1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x|thei_sfc_logic_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thei_sfc_s_c0_in_wt_entry_bicgs_c0_enter7_bicg0_aunroll_x</TD>
<TD >6</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region|thebicg_B1_start_merge_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebb_bicg_B1_start_stall_region</TD>
<TD >328</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >328</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebicg_B1_start_branch</TD>
<TD >4</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start|thebicg_B1_start_merge</TD>
<TD >5</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B1_start</TD>
<TD >329</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >328</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going26_bicg1_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg0|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg0|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2_sr_1_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thei_llvm_fpga_mem_unnamed_bicg8_bicg1</TD>
<TD >242</TD>
<TD >45</TD>
<TD >129</TD>
<TD >45</TD>
<TD >107</TD>
<TD >45</TD>
<TD >45</TD>
<TD >45</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9|thereaddata_reg_unnamed_bicg8_bicg0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_mem_unnamed_bicg8_bicg9</TD>
<TD >106</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >160</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >164</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >167</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >166</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >167</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >164</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1</TD>
<TD >39</TD>
<TD >30</TD>
<TD >0</TD>
<TD >30</TD>
<TD >36</TD>
<TD >30</TD>
<TD >30</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c0_out_for_body_bicgs_c0_exit54_bicg1_aunroll_x</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going22_bicg2|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going22_bicg2|thei_llvm_fpga_pipeline_keep_going22_bicg1|asr|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going22_bicg2|thei_llvm_fpga_pipeline_keep_going22_bicg1|asr</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going22_bicg2|thei_llvm_fpga_pipeline_keep_going22_bicg1</TD>
<TD >10</TD>
<TD >2</TD>
<TD >3</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pipeline_keep_going22_bicg2</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_bicg7|thei_llvm_fpga_push_i1_notexitcond23_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_bicg7|thei_llvm_fpga_push_i1_notexitcond23_bicg1</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >5</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i1_notexitcond23_bicg7</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3|thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3|thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_pop_i6_fpga_indvars_iv12_pop8_bicg3</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >7</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1|fifo</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >12</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x|thei_llvm_fpga_push_i6_fpga_indvars_iv12_push8_bicg9</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x|thei_sfc_logic_s_c0_in_for_body_bicgs_c0_enter528_bicg0_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thebicg_B2_merge_reg_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1</TD>
<TD >263</TD>
<TD >95</TD>
<TD >0</TD>
<TD >95</TD>
<TD >260</TD>
<TD >95</TD>
<TD >95</TD>
<TD >95</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_llvm_fpga_sfc_exit_s_c1_out_for_body_bicgs_c1_exit_bicg1_aunroll_x</TD>
<TD >168</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >165</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast798815_bicg4</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast839118_bicg7</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_072_pop9_bicg2|thei_llvm_fpga_pop_i32_i_072_pop9_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_072_pop9_bicg2|thei_llvm_fpga_pop_i32_i_072_pop9_bicg1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_pop_i32_i_072_pop9_bicg2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >33</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_072_push9_bicg10|thei_llvm_fpga_push_i32_i_072_push9_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_072_push9_bicg10|thei_llvm_fpga_push_i32_i_072_push9_bicg1|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >36</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_072_push9_bicg10|thei_llvm_fpga_push_i32_i_072_push9_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_072_push9_bicg10|thei_llvm_fpga_push_i32_i_072_push9_bicg1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x|thei_llvm_fpga_push_i32_i_072_push9_bicg10</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x|thei_sfc_logic_s_c1_in_for_body_bicgs_c1_enter_bicg0_aunroll_x</TD>
<TD >135</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_sfc_s_c1_in_for_body_bicgs_c1_enter_bicg7_aunroll_x</TD>
<TD >137</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >162</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >20</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist7_i_sfc_s_c0_in_for_body_bicgs_c0_enter528_bicg1_aunroll_x_out_c0_exit54_3_tpl_35_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop11_bicg4</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop12_bicg5</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region|theredist0_i_llvm_fpga_pop_i1_memdep_phi_pop10_bicg3_out_data_out_32_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebb_bicg_B2_stall_region</TD>
<TD >176</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >277</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebicg_B2_merge</TD>
<TD >7</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2|thebicg_B2_branch</TD>
<TD >201</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >199</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B2</TD>
<TD >178</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >280</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2|thei_llvm_fpga_mem_memdep_6_bicg1</TD>
<TD >242</TD>
<TD >13</TD>
<TD >130</TD>
<TD >13</TD>
<TD >76</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_mem_memdep_6_bicg2</TD>
<TD >137</TD>
<TD >1</TD>
<TD >32</TD>
<TD >1</TD>
<TD >76</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_push12_bicg3</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_push11_bicg0</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thei_llvm_fpga_push_i1_memdep_phi_push10_bicg1</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >16</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region|thecoalesced_delay_0_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebb_bicg_B4_stall_region</TD>
<TD >143</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebicg_B4_merge</TD>
<TD >104</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4|thebicg_B4_branch</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4</TD>
<TD >144</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B5_sr_0_aunroll_x</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going22_bicg2_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg1|thelimiter|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg1|thelimiter</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|theloop_limiter_bicg1</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3_sr_1_aunroll_x</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebicg_B3_branch</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >103</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thei_llvm_fpga_mem_unnamed_bicg12_bicg1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24|thereaddata_reg_unnamed_bicg12_bicg1</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg12_bicg24</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_2_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul11_bicg47_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul11_bicg47_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul11_bicg47_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul11_bicg47_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thei_llvm_fpga_mem_unnamed_bicg16_bicg1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44|thereaddata_reg_unnamed_bicg16_bicg4</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg16_bicg44</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist46_i_first_cleanup_xor_bicg2_q_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist45_i_first_cleanup_xor_bicg2_q_37_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_cleanups_pop19_bicg0</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg60_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60|thei_llvm_fpga_push_i2_cleanups_push19_bicg1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_cleanups_push19_bicg60</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi1_pop16_bicg22</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist53_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_40_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi3_pop17_bicg37</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist54_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thepassthru</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|push</TD>
<TD >8</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|pop2|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|pop2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|pop1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|pop1</TD>
<TD >9</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >4</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg1</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4|thei_llvm_fpga_pipeline_keep_going_bicg4_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pipeline_keep_going_bicg4</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg1</TD>
<TD >23</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >11</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53</TD>
<TD >21</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >9</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist55_bicg_B3_merge_reg_aunroll_x_out_data_out_0_tpl_103_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_initerations_pop18_bicg5|thei_llvm_fpga_pop_i2_initerations_pop18_bicg5_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_initerations_pop18_bicg5|thei_llvm_fpga_pop_i2_initerations_pop18_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_initerations_pop18_bicg5|thei_llvm_fpga_pop_i2_initerations_pop18_bicg1</TD>
<TD >23</TD>
<TD >6</TD>
<TD >0</TD>
<TD >6</TD>
<TD >11</TD>
<TD >6</TD>
<TD >6</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i2_initerations_pop18_bicg5</TD>
<TD >17</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg7_reg</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7|thei_llvm_fpga_push_i2_initerations_push18_bicg1</TD>
<TD >15</TD>
<TD >7</TD>
<TD >0</TD>
<TD >7</TD>
<TD >19</TD>
<TD >7</TD>
<TD >7</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i2_initerations_push18_bicg7</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i2_initerations_pop18_bicg5_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i2_initerations_pop18_bicg5_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg9_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9|thei_llvm_fpga_push_i1_lastiniteration_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_lastiniteration_bicg9</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist41_i_llvm_fpga_pipeline_keep_going_bicg4_out_data_out_35_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi1_push16_bicg40</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi7_pop1237_push27_bicg20</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_bicg4_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pipeline_keep_going_bicg4_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >22</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >6</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >9</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|hld_fifo_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist29_i_llvm_fpga_pop_i2_cleanups_pop19_bicg0_out_data_out_65_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62_reg</TD>
<TD >10</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >12</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >15</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >14</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|fifo</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg1</TD>
<TD >15</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >19</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i6_fpga_indvars_iv_push13_bicg62</TD>
<TD >12</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >11</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist21_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8433_pop23_bicg29_out_data_out_65_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >50</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist27_i_llvm_fpga_pop_i32_j_070_pop15_bicg10_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast819019_bicg41</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_bicg_B3_merge_reg_aunroll_x_3_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebicg_B3_merge_reg_aunroll_x</TD>
<TD >202</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >200</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_bicg_B3_merge_reg_aunroll_x_2_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_bicg_B3_merge_reg_aunroll_x_2_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast758617_bicg26</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi5_pop1136_push26_bicg35</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist36_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_40_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >82</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist50_i_mptr_bitcast_index76_bicg0_dupName_0_trunc_sel_x_b_32_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist35_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thei_llvm_fpga_mem_unnamed_bicg14_bicg1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28|thereaddata_reg_unnamed_bicg14_bicg2</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg14_bicg28</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist34_i_llvm_fpga_pop_i1_memdep_phi7_pop1237_pop27_bicg19_out_data_out_37_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i1_exitcond1434_pop24_bicg66_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i6_fpga_indvars_iv_pop13_bicg53_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_notcmp2035_pop25_bicg68</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notcmp2035_push25_bicg69</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_tmp_q_071_pop14_bicg48</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_tmp_q_071_push14_bicg50</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg1</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_p1025i32_mptr_bitcast_index8030_pop20_bicg64</TD>
<TD >135</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >67</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8030_push20_bicg65</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_exitcond1434_push24_bicg67</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi3_push17_bicg46</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist43_i_llvm_fpga_mem_memdep_bicg39_out_o_writeack_38_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >78</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|data_fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|pipelined_write</TD>
<TD >75</TD>
<TD >13</TD>
<TD >4</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39|thei_llvm_fpga_mem_memdep_bicg1</TD>
<TD >242</TD>
<TD >12</TD>
<TD >130</TD>
<TD >12</TD>
<TD >76</TD>
<TD >12</TD>
<TD >12</TD>
<TD >12</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_memdep_bicg39</TD>
<TD >138</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >76</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >19</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist20_i_masked_bicg63_q_41_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_masked_bicg63_delay</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg57_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57|thei_llvm_fpga_push_i1_notexitcond_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_notexitcond_bicg57</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist51_i_first_cleanup_bicg1_sel_x_b_65_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_llvm_fpga_mem_unnamed_bicg16_bicg44_1_reg</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg|staging_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg|fifo</TD>
<TD >32</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >35</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im8_cma_data_reg</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >30</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul7_bicg32_im8_cma_delay</TD>
<TD >31</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >28</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg|staging_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg|fifo</TD>
<TD >40</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >43</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_im0_cma_data_reg</TD>
<TD >40</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul7_bicg32_im0_cma_delay</TD>
<TD >39</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|staging_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|fifo</TD>
<TD >37</TD>
<TD >3</TD>
<TD >0</TD>
<TD >3</TD>
<TD >40</TD>
<TD >3</TD>
<TD >3</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thebubble_out_i_mul7_bicg32_ma3_cma_data_reg</TD>
<TD >37</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|i_mul7_bicg32_ma3_cma_delay</TD>
<TD >36</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|data_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >46</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|input_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_occ_gte_three_E.occ_gte_three_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_rdaddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|m20k_wraddr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|gen_mlab.gen_mlab_reg.altdpram_component|auto_generated</TD>
<TD >14</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo|llram.acl_latency_one_ram_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|nop_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|pipelined_read</TD>
<TD >71</TD>
<TD >13</TD>
<TD >0</TD>
<TD >13</TD>
<TD >81</TD>
<TD >13</TD>
<TD >13</TD>
<TD >13</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|u_permute_address</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thei_llvm_fpga_mem_unnamed_bicg15_bicg1</TD>
<TD >242</TD>
<TD >44</TD>
<TD >129</TD>
<TD >44</TD>
<TD >107</TD>
<TD >44</TD>
<TD >44</TD>
<TD >44</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31|thereaddata_reg_unnamed_bicg15_bicg3</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_mem_unnamed_bicg15_bicg31</TD>
<TD >106</TD>
<TD >0</TD>
<TD >33</TD>
<TD >0</TD>
<TD >106</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_mlab.altdpram_component|auto_generated</TD>
<TD >15</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist37_i_llvm_fpga_pop_i1_memdep_phi5_pop1136_pop26_bicg34_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg1</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17</TD>
<TD >9</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|fifo</TD>
<TD >5</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg1</TD>
<TD >8</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i1_memdep_phi_pop1031_push21_bicg18</TD>
<TD >7</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_j_070_pop15_bicg10|thei_llvm_fpga_pop_i32_j_070_pop15_bicg10_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_j_070_pop15_bicg10|thei_llvm_fpga_pop_i32_j_070_pop15_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_j_070_pop15_bicg10|thei_llvm_fpga_pop_i32_j_070_pop15_bicg1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_j_070_pop15_bicg10</TD>
<TD >71</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >35</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg52_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52|thei_llvm_fpga_push_i32_j_070_push15_bicg1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_j_070_push15_bicg52</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_mul32_pop22_bicg11|thei_llvm_fpga_pop_i32_mul32_pop22_bicg11_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_mul32_pop22_bicg11|thei_llvm_fpga_pop_i32_mul32_pop22_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_mul32_pop22_bicg11|thei_llvm_fpga_pop_i32_mul32_pop22_bicg1</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_pop_i32_mul32_pop22_bicg11</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg12_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|staging_reg</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|fifo</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >7</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|sel_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|staging_reg</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >35</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|fifo</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >38</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ll_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|ram_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|fifo</TD>
<TD >36</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12|thei_llvm_fpga_push_i32_mul32_push22_bicg1</TD>
<TD >39</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_i32_mul32_push22_bicg12</TD>
<TD >38</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >35</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg1</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_ffwd_dest_p1025i32_mptr_bitcast8516_bicg15</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >52</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >32</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >36</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >39</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >38</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >39</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist25_i_llvm_fpga_pop_i32_mul32_pop22_bicg11_out_data_out_68_fifo</TD>
<TD >36</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >34</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >118</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >98</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >102</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >105</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|hld_fifo_inst</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|fifo</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >105</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thecoalesced_delay_1_fifo</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >100</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >21</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >5</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >8</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|hld_fifo_inst</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >8</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|theredist33_i_llvm_fpga_pop_i1_memdep_phi_pop1031_pop21_bicg17_out_data_out_68_fifo</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30_reg</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >66</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|real_almost_full.almost_full_inst</TD>
<TD >6</TD>
<TD >1</TD>
<TD >4</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_real_stall_out.stall_out_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|addr_match_inst</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_rd_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|lfsr_inst</TD>
<TD >4</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|ram_wr_addr_inst</TD>
<TD >3</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >7</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated|altsyncram1</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|gen_ram.gen_m20k.altera_syncram|auto_generated</TD>
<TD >84</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >64</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst|ms.acl_mid_speed_fifo_inst</TD>
<TD >68</TD>
<TD >2</TD>
<TD >0</TD>
<TD >2</TD>
<TD >71</TD>
<TD >2</TD>
<TD >2</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|hld_fifo_inst</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >70</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >71</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|fifo</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >68</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg1</TD>
<TD >71</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >131</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region|thei_llvm_fpga_push_p1025i32_mptr_bitcast_index8433_push23_bicg30</TD>
<TD >70</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >67</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebb_bicg_B3_stall_region</TD>
<TD >571</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >467</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3|thebicg_B3_merge</TD>
<TD >401</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >201</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B3</TD>
<TD >771</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >470</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going_bicg4_sr</TD>
<TD >5</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thebb_bicg_B4_sr_0_aunroll_x</TD>
<TD >104</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >102</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo|thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo|thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going22_bicg2_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo|thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo|acl_reset_handler_inst</TD>
<TD >2</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >3</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo|thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo</TD>
<TD >6</TD>
<TD >1</TD>
<TD >0</TD>
<TD >1</TD>
<TD >5</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function|thei_llvm_fpga_pipeline_keep_going26_bicg1_valid_fifo</TD>
<TD >6</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >2</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal|thebicg_function</TD>
<TD >1020</TD>
<TD >1</TD>
<TD >449</TD>
<TD >1</TD>
<TD >508</TD>
<TD >1</TD>
<TD >1</TD>
<TD >1</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst|bicg_internal</TD>
<TD >569</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >506</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst|bicg_internal_inst</TD>
<TD >356</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >72</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
<TR >
<TD >bicg_inst</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
<TD >0</TD>
</TR>
</TABLE>
