{
  "module_name": "mtk_dpi_regs.h",
  "hash_id": "4a5ab0a873ccf4be3f57bd5788f498f04e49647dce275d36fca898f02f10a39e",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/mediatek/mtk_dpi_regs.h",
  "human_readable_source": " \n \n#ifndef __MTK_DPI_REGS_H\n#define __MTK_DPI_REGS_H\n\n#define DPI_EN\t\t\t0x00\n#define EN\t\t\t\tBIT(0)\n\n#define DPI_RET\t\t\t0x04\n#define RST\t\t\t\tBIT(0)\n\n#define DPI_INTEN\t\t0x08\n#define INT_VSYNC_EN\t\t\tBIT(0)\n#define INT_VDE_EN\t\t\tBIT(1)\n#define INT_UNDERFLOW_EN\t\tBIT(2)\n\n#define DPI_INTSTA\t\t0x0C\n#define INT_VSYNC_STA\t\t\tBIT(0)\n#define INT_VDE_STA\t\t\tBIT(1)\n#define INT_UNDERFLOW_STA\t\tBIT(2)\n\n#define DPI_CON\t\t\t0x10\n#define BG_ENABLE\t\t\tBIT(0)\n#define IN_RB_SWAP\t\t\tBIT(1)\n#define INTL_EN\t\t\t\tBIT(2)\n#define TDFP_EN\t\t\t\tBIT(3)\n#define CLPF_EN\t\t\t\tBIT(4)\n#define YUV422_EN\t\t\tBIT(5)\n#define CSC_ENABLE\t\t\tBIT(6)\n#define R601_SEL\t\t\tBIT(7)\n#define EMBSYNC_EN\t\t\tBIT(8)\n#define VS_LODD_EN\t\t\tBIT(16)\n#define VS_LEVEN_EN\t\t\tBIT(17)\n#define VS_RODD_EN\t\t\tBIT(18)\n#define VS_REVEN\t\t\tBIT(19)\n#define FAKE_DE_LODD\t\t\tBIT(20)\n#define FAKE_DE_LEVEN\t\t\tBIT(21)\n#define FAKE_DE_RODD\t\t\tBIT(22)\n#define FAKE_DE_REVEN\t\t\tBIT(23)\n#define DPINTF_YUV422_EN\t\tBIT(24)\n#define DPINTF_CSC_ENABLE\t\tBIT(26)\n#define DPINTF_INPUT_2P_EN\t\tBIT(29)\n\n#define DPI_OUTPUT_SETTING\t0x14\n#define CH_SWAP\t\t\t\t0\n#define DPINTF_CH_SWAP\t\t\t1\n#define CH_SWAP_MASK\t\t\t(0x7 << 0)\n#define SWAP_RGB\t\t\t0x00\n#define SWAP_GBR\t\t\t0x01\n#define SWAP_BRG\t\t\t0x02\n#define SWAP_RBG\t\t\t0x03\n#define SWAP_GRB\t\t\t0x04\n#define SWAP_BGR\t\t\t0x05\n#define BIT_SWAP\t\t\tBIT(3)\n#define B_MASK\t\t\t\tBIT(4)\n#define G_MASK\t\t\t\tBIT(5)\n#define R_MASK\t\t\t\tBIT(6)\n#define DE_MASK\t\t\t\tBIT(8)\n#define HS_MASK\t\t\t\tBIT(9)\n#define VS_MASK\t\t\t\tBIT(10)\n#define DE_POL\t\t\t\tBIT(12)\n#define HSYNC_POL\t\t\tBIT(13)\n#define VSYNC_POL\t\t\tBIT(14)\n#define CK_POL\t\t\t\tBIT(15)\n#define OEN_OFF\t\t\t\tBIT(16)\n#define EDGE_SEL\t\t\tBIT(17)\n#define OUT_BIT\t\t\t\t18\n#define OUT_BIT_MASK\t\t\t(0x3 << 18)\n#define OUT_BIT_8\t\t\t0x00\n#define OUT_BIT_10\t\t\t0x01\n#define OUT_BIT_12\t\t\t0x02\n#define OUT_BIT_16\t\t\t0x03\n#define YC_MAP\t\t\t\t20\n#define YC_MAP_MASK\t\t\t(0x7 << 20)\n#define YC_MAP_RGB\t\t\t0x00\n#define YC_MAP_CYCY\t\t\t0x04\n#define YC_MAP_YCYC\t\t\t0x05\n#define YC_MAP_CY\t\t\t0x06\n#define YC_MAP_YC\t\t\t0x07\n\n#define DPI_SIZE\t\t0x18\n#define HSIZE\t\t\t\t0\n#define HSIZE_MASK\t\t\t(0x1FFF << 0)\n#define DPINTF_HSIZE_MASK\t\t(0xFFFF << 0)\n#define VSIZE\t\t\t\t16\n#define VSIZE_MASK\t\t\t(0x1FFF << 16)\n#define DPINTF_VSIZE_MASK\t\t(0xFFFF << 16)\n\n#define DPI_DDR_SETTING\t\t0x1C\n#define DDR_EN\t\t\t\tBIT(0)\n#define DDDR_SEL\t\t\tBIT(1)\n#define DDR_4PHASE\t\t\tBIT(2)\n#define DDR_WIDTH\t\t\t(0x3 << 4)\n#define DDR_PAD_MODE\t\t\t(0x1 << 8)\n\n#define DPI_TGEN_HWIDTH\t\t0x20\n#define HPW\t\t\t\t0\n#define HPW_MASK\t\t\t(0xFFF << 0)\n#define DPINTF_HPW_MASK\t\t\t(0xFFFF << 0)\n\n#define DPI_TGEN_HPORCH\t\t0x24\n#define HBP\t\t\t\t0\n#define HBP_MASK\t\t\t(0xFFF << 0)\n#define DPINTF_HBP_MASK\t\t\t(0xFFFF << 0)\n#define HFP\t\t\t\t16\n#define HFP_MASK\t\t\t(0xFFF << 16)\n#define DPINTF_HFP_MASK\t\t\t(0xFFFF << 16)\n\n#define DPI_TGEN_VWIDTH\t\t0x28\n#define DPI_TGEN_VPORCH\t\t0x2C\n\n#define VSYNC_WIDTH_SHIFT\t\t0\n#define VSYNC_WIDTH_MASK\t\t(0xFFF << 0)\n#define DPINTF_VSYNC_WIDTH_MASK\t\t(0xFFFF << 0)\n#define VSYNC_HALF_LINE_SHIFT\t\t16\n#define VSYNC_HALF_LINE_MASK\t\tBIT(16)\n#define VSYNC_BACK_PORCH_SHIFT\t\t0\n#define VSYNC_BACK_PORCH_MASK\t\t(0xFFF << 0)\n#define DPINTF_VSYNC_BACK_PORCH_MASK\t(0xFFFF << 0)\n#define VSYNC_FRONT_PORCH_SHIFT\t\t16\n#define VSYNC_FRONT_PORCH_MASK\t\t(0xFFF << 16)\n#define DPINTF_VSYNC_FRONT_PORCH_MASK\t(0xFFFF << 16)\n\n#define DPI_BG_HCNTL\t\t0x30\n#define BG_RIGHT\t\t\t(0x1FFF << 0)\n#define BG_LEFT\t\t\t\t(0x1FFF << 16)\n\n#define DPI_BG_VCNTL\t\t0x34\n#define BG_BOT\t\t\t\t(0x1FFF << 0)\n#define BG_TOP\t\t\t\t(0x1FFF << 16)\n\n#define DPI_BG_COLOR\t\t0x38\n#define BG_B\t\t\t\t(0xF << 0)\n#define BG_G\t\t\t\t(0xF << 8)\n#define BG_R\t\t\t\t(0xF << 16)\n\n#define DPI_FIFO_CTL\t\t0x3C\n#define FIFO_VALID_SET\t\t\t(0x1F << 0)\n#define FIFO_RST_SEL\t\t\t(0x1 << 8)\n\n#define DPI_STATUS\t\t0x40\n#define VCOUNTER\t\t\t(0x1FFF << 0)\n#define DPI_BUSY\t\t\tBIT(16)\n#define OUTEN\t\t\t\tBIT(17)\n#define FIELD\t\t\t\tBIT(20)\n#define TDLR\t\t\t\tBIT(21)\n\n#define DPI_TMODE\t\t0x44\n#define DPI_OEN_ON\t\t\tBIT(0)\n\n#define DPI_CHECKSUM\t\t0x48\n#define DPI_CHECKSUM_MASK\t\t(0xFFFFFF << 0)\n#define DPI_CHECKSUM_READY\t\tBIT(30)\n#define DPI_CHECKSUM_EN\t\t\tBIT(31)\n\n#define DPI_DUMMY\t\t0x50\n#define DPI_DUMMY_MASK\t\t\t(0xFFFFFFFF << 0)\n\n#define DPI_TGEN_VWIDTH_LEVEN\t0x68\n#define DPI_TGEN_VPORCH_LEVEN\t0x6C\n#define DPI_TGEN_VWIDTH_RODD\t0x70\n#define DPI_TGEN_VPORCH_RODD\t0x74\n#define DPI_TGEN_VWIDTH_REVEN\t0x78\n#define DPI_TGEN_VPORCH_REVEN\t0x7C\n\n#define DPI_ESAV_VTIMING_LODD\t0x80\n#define ESAV_VOFST_LODD\t\t\t(0xFFF << 0)\n#define ESAV_VWID_LODD\t\t\t(0xFFF << 16)\n\n#define DPI_ESAV_VTIMING_LEVEN\t0x84\n#define ESAV_VOFST_LEVEN\t\t(0xFFF << 0)\n#define ESAV_VWID_LEVEN\t\t\t(0xFFF << 16)\n\n#define DPI_ESAV_VTIMING_RODD\t0x88\n#define ESAV_VOFST_RODD\t\t\t(0xFFF << 0)\n#define ESAV_VWID_RODD\t\t\t(0xFFF << 16)\n\n#define DPI_ESAV_VTIMING_REVEN\t0x8C\n#define ESAV_VOFST_REVEN\t\t(0xFFF << 0)\n#define ESAV_VWID_REVEN\t\t\t(0xFFF << 16)\n\n#define DPI_ESAV_FTIMING\t0x90\n#define ESAV_FOFST_ODD\t\t\t(0xFFF << 0)\n#define ESAV_FOFST_EVEN\t\t\t(0xFFF << 16)\n\n#define DPI_CLPF_SETTING\t0x94\n#define CLPF_TYPE\t\t\t(0x3 << 0)\n#define ROUND_EN\t\t\tBIT(4)\n\n#define DPI_Y_LIMIT\t\t0x98\n#define Y_LIMINT_BOT\t\t\t0\n#define Y_LIMINT_BOT_MASK\t\t(0xFFF << 0)\n#define Y_LIMINT_TOP\t\t\t16\n#define Y_LIMINT_TOP_MASK\t\t(0xFFF << 16)\n\n#define DPI_C_LIMIT\t\t0x9C\n#define C_LIMIT_BOT\t\t\t0\n#define C_LIMIT_BOT_MASK\t\t(0xFFF << 0)\n#define C_LIMIT_TOP\t\t\t16\n#define C_LIMIT_TOP_MASK\t\t(0xFFF << 16)\n\n#define DPI_YUV422_SETTING\t0xA0\n#define UV_SWAP\t\t\t\tBIT(0)\n#define CR_DELSEL\t\t\tBIT(4)\n#define CB_DELSEL\t\t\tBIT(5)\n#define Y_DELSEL\t\t\tBIT(6)\n#define DE_DELSEL\t\t\tBIT(7)\n\n#define DPI_EMBSYNC_SETTING\t0xA4\n#define EMBSYNC_R_CR_EN\t\t\tBIT(0)\n#define EMPSYNC_G_Y_EN\t\t\tBIT(1)\n#define EMPSYNC_B_CB_EN\t\t\tBIT(2)\n#define ESAV_F_INV\t\t\tBIT(4)\n#define ESAV_V_INV\t\t\tBIT(5)\n#define ESAV_H_INV\t\t\tBIT(6)\n#define ESAV_CODE_MAN\t\t\tBIT(8)\n#define VS_OUT_SEL\t\t\t(0x7 << 12)\n\n#define DPI_ESAV_CODE_SET0\t0xA8\n#define ESAV_CODE0\t\t\t(0xFFF << 0)\n#define ESAV_CODE1\t\t\t(0xFFF << 16)\n\n#define DPI_ESAV_CODE_SET1\t0xAC\n#define ESAV_CODE2\t\t\t(0xFFF << 0)\n#define ESAV_CODE3_MSB\t\t\tBIT(16)\n\n#define EDGE_SEL_EN\t\t\tBIT(5)\n#define H_FRE_2N\t\t\tBIT(25)\n\n#define DPI_MATRIX_SET\t\t0xB4\n#define INT_MATRIX_SEL_MASK\t\tGENMASK(4, 0)\n#define MATRIX_SEL_RGB_TO_JPEG\t\t0\n#define MATRIX_SEL_RGB_TO_BT601\t\t2\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}