

================================================================
== Vivado HLS Report for 'conv1_p'
================================================================
* Date:           Thu Dec 13 17:50:46 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        acceleartor_hls_padding
* Solution:       naive
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.53|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+---------+---------+---------+---------+
    |      Latency      |      Interval     | Pipeline|
    |   min   |   max   |   min   |   max   |   Type  |
    +---------+---------+---------+---------+---------+
    |  9020977|  9020977|  9020977|  9020977|   none  |
    +---------+---------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                             |      Latency      | Iteration|  Initiation Interval  | Trip |          |
        |          Loop Name          |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1                     |  9020976|  9020976|    375874|          -|          -|    24|    no    |
        | + Loop 1.1                  |   375872|   375872|     11746|          -|          -|    32|    no    |
        |  ++ Loop 1.1.1              |    11744|    11744|       367|          -|          -|    32|    no    |
        |   +++ Loop 1.1.1.1          |      357|      357|       119|          -|          -|     3|    no    |
        |    ++++ Loop 1.1.1.1.1      |      117|      117|        39|          -|          -|     3|    no    |
        |     +++++ Loop 1.1.1.1.1.1  |       36|       36|        12|          -|          -|     3|    no    |
        +-----------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|    1026|    491|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      5|     414|    950|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    240|
|Register         |        -|      -|     505|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      5|    1945|   1681|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      2|       1|      3|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |ShuffleNetV2_faddbkb_U1  |ShuffleNetV2_faddbkb  |        0|      2|  205|  390|
    |ShuffleNetV2_fcmpdEe_U3  |ShuffleNetV2_fcmpdEe  |        0|      0|   66|  239|
    |ShuffleNetV2_fmulcud_U2  |ShuffleNetV2_fmulcud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  414|  950|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name    | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+-----+----+------------+------------+
    |ci_8_fu_366_p2       |     +    |      0|   11|   8|           2|           1|
    |co_23_fu_240_p2      |     +    |      0|   20|  10|           5|           1|
    |h_23_fu_354_p2       |     +    |      0|   23|  11|           6|           1|
    |m_7_fu_439_p2        |     +    |      0|   11|   8|           2|           1|
    |n_7_fu_531_p2        |     +    |      0|   11|   8|           2|           1|
    |tmp1_fu_476_p2       |     +    |      0|   11|   8|           2|           2|
    |tmp2_fu_546_p2       |     +    |      0|   11|   8|           2|           2|
    |tmp_296_fu_301_p2    |     +    |      0|   38|  16|          11|          11|
    |tmp_297_fu_317_p2    |     +    |      0|   38|  16|          11|          11|
    |tmp_298_fu_342_p2    |     +    |      0|   53|  21|          16|          16|
    |tmp_299_fu_583_p2    |     +    |      0|   53|  21|          16|          16|
    |tmp_302_fu_400_p2    |     +    |      0|   29|  13|           8|           8|
    |tmp_303_fu_406_p2    |     +    |      0|   32|  14|           9|           9|
    |tmp_305_fu_449_p2    |     +    |      0|  197|  69|          64|          64|
    |tmp_307_fu_496_p2    |     +    |      0|   29|  13|           8|           8|
    |tmp_308_fu_519_p2    |     +    |      0|   44|  18|          13|          13|
    |tmp_309_fu_541_p2    |     +    |      0|   38|  16|          11|          11|
    |tmp_310_fu_566_p2    |     +    |      0|   44|  18|          13|          13|
    |tmp_88_fu_486_p2     |     +    |      0|   23|  11|           6|           6|
    |tmp_91_fu_556_p2     |     +    |      0|   23|  11|           6|           6|
    |w_23_fu_588_p2       |     +    |      0|   23|  11|           1|           6|
    |tmp_293_fu_267_p2    |     -    |      0|   29|  13|           8|           8|
    |tmp_304_fu_427_p2    |     -    |      0|  197|  69|          64|          64|
    |tmp_306_fu_470_p2    |     -    |      0|   38|  16|          11|          11|
    |tmp_40_fu_629_p2     |    and   |      0|    0|   2|           1|           1|
    |exitcond1_fu_433_p2  |   icmp   |      0|    0|   1|           2|           2|
    |exitcond2_fu_360_p2  |   icmp   |      0|    0|   1|           2|           2|
    |exitcond3_fu_348_p2  |   icmp   |      0|    0|   3|           6|           6|
    |exitcond4_fu_307_p2  |   icmp   |      0|    0|   3|           6|           6|
    |exitcond5_fu_234_p2  |   icmp   |      0|    0|   2|           5|           5|
    |exitcond_fu_525_p2   |   icmp   |      0|    0|   1|           2|           2|
    |notlhs_fu_611_p2     |   icmp   |      0|    0|   4|           8|           2|
    |notrhs_fu_617_p2     |   icmp   |      0|    0|  13|          23|           1|
    |tmp_38_fu_623_p2     |    or    |      0|    0|   2|           1|           1|
    |output_r_d0          |  select  |      0|    0|  32|           1|          32|
    +---------------------+----------+-------+-----+----+------------+------------+
    |Total                |          |      0| 1026| 491|         354|         350|
    +---------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +---------------+-----+-----------+-----+-----------+
    |      Name     | LUT | Input Size| Bits| Total Bits|
    +---------------+-----+-----------+-----+-----------+
    |ap_NS_fsm      |  129|         28|    1|         28|
    |ci_reg_162     |    9|          2|    2|          4|
    |co_reg_115     |    9|          2|    5|         10|
    |grp_fu_219_p0  |   15|          3|   32|         96|
    |grp_fu_219_p1  |   15|          3|   32|         96|
    |h_reg_126      |    9|          2|    6|         12|
    |m_reg_185      |    9|          2|    2|          4|
    |n_reg_208      |    9|          2|    2|          4|
    |sum_1_reg_173  |    9|          2|   32|         64|
    |sum_2_reg_196  |    9|          2|   32|         64|
    |sum_reg_150    |    9|          2|   32|         64|
    |w_reg_138      |    9|          2|    6|         12|
    +---------------+-----+-----------+-----+-----------+
    |Total          |  240|         52|  184|        458|
    +---------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  27|   0|   27|          0|
    |bias_addr_reg_664     |   5|   0|    5|          0|
    |bias_load_reg_775     |  32|   0|   32|          0|
    |ci_8_reg_688          |   2|   0|    2|          0|
    |ci_reg_162            |   2|   0|    2|          0|
    |co_23_reg_649         |   5|   0|    5|          0|
    |co_reg_115            |   5|   0|    5|          0|
    |h_reg_126             |   6|   0|    6|          0|
    |input_load_reg_760    |  32|   0|   32|          0|
    |m_7_reg_706           |   2|   0|    2|          0|
    |m_reg_185             |   2|   0|    2|          0|
    |n_7_reg_730           |   2|   0|    2|          0|
    |n_reg_208             |   2|   0|    2|          0|
    |result_reg_790        |  32|   0|   32|          0|
    |sum_1_reg_173         |  32|   0|   32|          0|
    |sum_2_reg_196         |  32|   0|   32|          0|
    |sum_reg_150           |  32|   0|   32|          0|
    |tmp_296_reg_659       |  10|   0|   11|          1|
    |tmp_298_reg_672       |  15|   0|   16|          1|
    |tmp_299_reg_780       |  16|   0|   16|          0|
    |tmp_302_reg_693       |   7|   0|    8|          1|
    |tmp_304_reg_698       |  64|   0|   64|          0|
    |tmp_306_reg_711       |  11|   0|   11|          0|
    |tmp_307_reg_716       |   8|   0|    8|          0|
    |tmp_308_reg_722       |  12|   0|   13|          1|
    |tmp_309_reg_735       |  11|   0|   11|          0|
    |tmp_310_reg_740       |  13|   0|   13|          0|
    |tmp_39_reg_797        |   1|   0|    1|          0|
    |tmp_424_cast_reg_654  |   9|   0|    9|          0|
    |tmp_93_reg_765        |  32|   0|   32|          0|
    |w_23_reg_785          |   6|   0|    6|          0|
    |w_reg_138             |   6|   0|    6|          0|
    |weight_load_reg_755   |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 505|   0|  509|          4|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_done            | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |    conv1_p   | return value |
|input_r_address0   | out |   12|  ap_memory |    input_r   |     array    |
|input_r_ce0        | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0         |  in |   32|  ap_memory |    input_r   |     array    |
|weight_address0    | out |   10|  ap_memory |    weight    |     array    |
|weight_ce0         | out |    1|  ap_memory |    weight    |     array    |
|weight_q0          |  in |   32|  ap_memory |    weight    |     array    |
|bias_address0      | out |    5|  ap_memory |     bias     |     array    |
|bias_ce0           | out |    1|  ap_memory |     bias     |     array    |
|bias_q0            |  in |   32|  ap_memory |     bias     |     array    |
|output_r_address0  | out |   15|  ap_memory |   output_r   |     array    |
|output_r_ce0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0       | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0        | out |   32|  ap_memory |   output_r   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 27
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	20  / (exitcond2)
	6  / (!exitcond2)
6 --> 
	7  / (!exitcond1)
	5  / (exitcond1)
7 --> 
	8  / true
8 --> 
	9  / (!exitcond)
	6  / (exitcond)
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	8  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	4  / true
* FSM state operations: 

 <State 1>: 1.59ns
ST_1: StgValue_28 (5)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:33
:0  br label %.loopexit


 <State 2>: 3.31ns
ST_2: co (7)  [1/1] 0.00ns
.loopexit:0  %co = phi i5 [ 0, %0 ], [ %co_23, %.loopexit.loopexit ]

ST_2: exitcond5 (8)  [1/1] 3.31ns  loc: acceleartor_hls_padding/components.cpp:33
.loopexit:1  %exitcond5 = icmp eq i5 %co, -8

ST_2: empty (9)  [1/1] 0.00ns
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24)

ST_2: co_23 (10)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:33
.loopexit:3  %co_23 = add i5 %co, 1

ST_2: StgValue_33 (11)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.loopexit:4  br i1 %exitcond5, label %4, label %.preheader9.preheader

ST_2: tmp (13)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader9.preheader:0  %tmp = zext i5 %co to i64

ST_2: tmp_cast (14)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.preheader9.preheader:1  %tmp_cast = zext i5 %co to i8

ST_2: tmp_s (15)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.preheader9.preheader:2  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %co, i2 0)

ST_2: p_shl2_cast (16)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader9.preheader:3  %p_shl2_cast = zext i7 %tmp_s to i8

ST_2: tmp_293 (17)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader9.preheader:4  %tmp_293 = sub i8 %p_shl2_cast, %tmp_cast

ST_2: tmp_424_cast (18)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader9.preheader:5  %tmp_424_cast = sext i8 %tmp_293 to i9

ST_2: tmp_294 (19)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.preheader9.preheader:6  %tmp_294 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %co, i5 0)

ST_2: p_shl_cast (20)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.preheader9.preheader:7  %p_shl_cast = zext i10 %tmp_294 to i11

ST_2: tmp_295 (21)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:33
.preheader9.preheader:8  %tmp_295 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %co, i1 false)

ST_2: p_shl1_cast (22)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader9.preheader:9  %p_shl1_cast = zext i6 %tmp_295 to i11

ST_2: tmp_296 (23)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader9.preheader:10  %tmp_296 = add i11 %p_shl1_cast, %p_shl_cast

ST_2: bias_addr (24)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
.preheader9.preheader:11  %bias_addr = getelementptr [24 x float]* %bias, i64 0, i64 %tmp

ST_2: StgValue_46 (25)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:34
.preheader9.preheader:12  br label %.preheader9

ST_2: StgValue_47 (143)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:50
:0  ret void


 <State 3>: 4.72ns
ST_3: h (27)  [1/1] 0.00ns
.preheader9:0  %h = phi i6 [ %h_23, %3 ], [ 1, %.preheader9.preheader ]

ST_3: exitcond4 (28)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:34
.preheader9:1  %exitcond4 = icmp eq i6 %h, -31

ST_3: empty_78 (29)  [1/1] 0.00ns
.preheader9:2  %empty_78 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_3: StgValue_51 (30)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:34
.preheader9:3  br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader

ST_3: tmp_cast_79 (32)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:0  %tmp_cast_79 = zext i6 %h to i11

ST_3: tmp_297 (33)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:1  %tmp_297 = add i11 %tmp_cast_79, %tmp_296

ST_3: p_shl3_cast (34)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:2  %p_shl3_cast = call i16 @_ssdm_op_BitConcatenate.i16.i11.i5(i11 %tmp_297, i5 0)

ST_3: tmp_110 (35)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:3  %tmp_110 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %tmp_297, i1 false)

ST_3: p_shl4_cast (36)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:4  %p_shl4_cast = zext i12 %tmp_110 to i16

ST_3: tmp_298 (37)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:45
.preheader8.preheader:5  %tmp_298 = add i16 %p_shl3_cast, %p_shl4_cast

ST_3: StgValue_58 (38)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader8.preheader:6  br label %.preheader8

ST_3: StgValue_59 (141)  [1/1] 0.00ns
.loopexit.loopexit:0  br label %.loopexit


 <State 4>: 3.88ns
ST_4: w (40)  [1/1] 0.00ns
.preheader8:0  %w = phi i6 [ %w_23, %2 ], [ 1, %.preheader8.preheader ]

ST_4: exitcond3 (41)  [1/1] 3.88ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader8:1  %exitcond3 = icmp eq i6 %w, -31

ST_4: empty_80 (42)  [1/1] 0.00ns
.preheader8:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)

ST_4: StgValue_63 (43)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
.preheader8:3  br i1 %exitcond3, label %3, label %.preheader7.preheader

ST_4: StgValue_64 (45)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader7.preheader:0  br label %.preheader7

ST_4: h_23 (138)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:34
:0  %h_23 = add i6 %h, 1

ST_4: StgValue_66 (139)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:34
:1  br label %.preheader9


 <State 5>: 4.64ns
ST_5: sum (47)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader7:0  %sum = phi float [ %sum_1, %.preheader7.loopexit ], [ 0.000000e+00, %.preheader7.preheader ]

ST_5: ci (48)  [1/1] 0.00ns
.preheader7:1  %ci = phi i2 [ %ci_8, %.preheader7.loopexit ], [ 0, %.preheader7.preheader ]

ST_5: exitcond2 (49)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader7:2  %exitcond2 = icmp eq i2 %ci, -1

ST_5: empty_81 (50)  [1/1] 0.00ns
.preheader7:3  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_5: ci_8 (51)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader7:4  %ci_8 = add i2 %ci, 1

ST_5: StgValue_72 (52)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader7:5  br i1 %exitcond2, label %2, label %.preheader6.preheader

ST_5: tmp_86_cast (54)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader6.preheader:0  %tmp_86_cast = zext i2 %ci to i9

ST_5: tmp_300 (55)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader6.preheader:1  %tmp_300 = call i7 @_ssdm_op_BitConcatenate.i7.i2.i5(i2 %ci, i5 0)

ST_5: p_shl6_cast (56)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader6.preheader:2  %p_shl6_cast = zext i7 %tmp_300 to i8

ST_5: tmp_301 (57)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:37
.preheader6.preheader:3  %tmp_301 = call i3 @_ssdm_op_BitConcatenate.i3.i2.i1(i2 %ci, i1 false)

ST_5: p_shl7_cast (58)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:4  %p_shl7_cast = zext i3 %tmp_301 to i8

ST_5: tmp_302 (59)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:5  %tmp_302 = add i8 %p_shl7_cast, %p_shl6_cast

ST_5: tmp_303 (60)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:6  %tmp_303 = add i9 %tmp_424_cast, %tmp_86_cast

ST_5: tmp_436_cast (61)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:7  %tmp_436_cast = sext i9 %tmp_303 to i64

ST_5: tmp_112 (62)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:8  %tmp_112 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_303, i2 0)

ST_5: p_shl5 (63)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:9  %p_shl5 = sext i11 %tmp_112 to i64

ST_5: tmp_304 (64)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6.preheader:10  %tmp_304 = sub i64 %p_shl5, %tmp_436_cast

ST_5: StgValue_84 (65)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:38
.preheader6.preheader:11  br label %.preheader6

ST_5: bias_load (119)  [2/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:44
:0  %bias_load = load float* %bias_addr, align 4


 <State 6>: 6.81ns
ST_6: sum_1 (67)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader6:0  %sum_1 = phi float [ %sum, %.preheader6.preheader ], [ %sum_2, %.preheader6.loopexit ]

ST_6: m (68)  [1/1] 0.00ns
.preheader6:1  %m = phi i2 [ 0, %.preheader6.preheader ], [ %m_7, %.preheader6.loopexit ]

ST_6: exitcond1 (69)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:38
.preheader6:2  %exitcond1 = icmp eq i2 %m, -1

ST_6: empty_82 (70)  [1/1] 0.00ns
.preheader6:3  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_6: m_7 (71)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:38
.preheader6:4  %m_7 = add i2 %m, 1

ST_6: StgValue_91 (72)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:38
.preheader6:5  br i1 %exitcond1, label %.preheader7.loopexit, label %.preheader.preheader

ST_6: tmp_87 (74)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:0  %tmp_87 = zext i2 %m to i64

ST_6: tmp_305 (75)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:1  %tmp_305 = add i64 %tmp_304, %tmp_87

ST_6: tmp_113 (76)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:2  %tmp_113 = trunc i64 %tmp_305 to i11

ST_6: tmp_114 (77)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:3  %tmp_114 = trunc i64 %tmp_305 to i9

ST_6: p_shl10_cast (78)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:4  %p_shl10_cast = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %tmp_114, i2 0)

ST_6: tmp_306 (79)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:5  %tmp_306 = sub i11 %p_shl10_cast, %tmp_113

ST_6: tmp1 (80)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:6  %tmp1 = add i2 -1, %m

ST_6: tmp1_cast (81)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:7  %tmp1_cast = sext i2 %tmp1 to i6

ST_6: tmp_88 (82)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:8  %tmp_88 = add i6 %h, %tmp1_cast

ST_6: tmp_89_cast (83)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:9  %tmp_89_cast = zext i6 %tmp_88 to i8

ST_6: tmp_307 (84)  [1/1] 2.32ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:10  %tmp_307 = add i8 %tmp_302, %tmp_89_cast

ST_6: StgValue_103 (117)  [1/1] 0.00ns
.preheader7.loopexit:0  br label %.preheader7


 <State 7>: 2.34ns
ST_7: p_shl8_cast (85)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:11  %p_shl8_cast = call i13 @_ssdm_op_BitConcatenate.i13.i8.i5(i8 %tmp_307, i5 0)

ST_7: tmp_115 (86)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:12  %tmp_115 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %tmp_307, i1 false)

ST_7: p_shl9_cast (87)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:13  %p_shl9_cast = zext i9 %tmp_115 to i13

ST_7: tmp_308 (88)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:40
.preheader.preheader:14  %tmp_308 = add i13 %p_shl9_cast, %p_shl8_cast

ST_7: StgValue_108 (89)  [1/1] 1.59ns  loc: acceleartor_hls_padding/components.cpp:39
.preheader.preheader:15  br label %.preheader


 <State 8>: 6.82ns
ST_8: sum_2 (91)  [1/1] 0.00ns
.preheader:0  %sum_2 = phi float [ %sum_15, %1 ], [ %sum_1, %.preheader.preheader ]

ST_8: n (92)  [1/1] 0.00ns
.preheader:1  %n = phi i2 [ %n_7, %1 ], [ 0, %.preheader.preheader ]

ST_8: exitcond (93)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:39
.preheader:2  %exitcond = icmp eq i2 %n, -1

ST_8: empty_83 (94)  [1/1] 0.00ns
.preheader:3  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

ST_8: n_7 (95)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:39
.preheader:4  %n_7 = add i2 %n, 1

ST_8: StgValue_114 (96)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
.preheader:5  br i1 %exitcond, label %.preheader6.loopexit, label %1

ST_8: tmp_90_cast (98)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:0  %tmp_90_cast = zext i2 %n to i11

ST_8: tmp_309 (99)  [1/1] 2.33ns  loc: acceleartor_hls_padding/components.cpp:40
:1  %tmp_309 = add i11 %tmp_306, %tmp_90_cast

ST_8: tmp2 (103)  [1/1] 2.17ns  loc: acceleartor_hls_padding/components.cpp:40
:5  %tmp2 = add i2 %n, -1

ST_8: tmp2_cast (104)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:6  %tmp2_cast = sext i2 %tmp2 to i6

ST_8: tmp_91 (105)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:40
:7  %tmp_91 = add i6 %w, %tmp2_cast

ST_8: tmp_92_cast (106)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:8  %tmp_92_cast = zext i6 %tmp_91 to i13

ST_8: tmp_310 (107)  [1/1] 2.34ns  loc: acceleartor_hls_padding/components.cpp:40
:9  %tmp_310 = add i13 %tmp_308, %tmp_92_cast

ST_8: StgValue_122 (115)  [1/1] 0.00ns
.preheader6.loopexit:0  br label %.preheader6


 <State 9>: 3.25ns
ST_9: tmp_446_cast (100)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:2  %tmp_446_cast = zext i11 %tmp_309 to i64

ST_9: weight_addr (101)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:3  %weight_addr = getelementptr [648 x float]* %weight, i64 0, i64 %tmp_446_cast

ST_9: weight_load (102)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
:4  %weight_load = load float* %weight_addr, align 4

ST_9: tmp_447_cast (108)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:10  %tmp_447_cast = zext i13 %tmp_310 to i64

ST_9: input_addr (109)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:40
:11  %input_addr = getelementptr [3468 x float]* %input_r, i64 0, i64 %tmp_447_cast

ST_9: input_load (110)  [2/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
:12  %input_load = load float* %input_addr, align 4


 <State 10>: 3.25ns
ST_10: weight_load (102)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
:4  %weight_load = load float* %weight_addr, align 4

ST_10: input_load (110)  [1/2] 3.25ns  loc: acceleartor_hls_padding/components.cpp:40
:12  %input_load = load float* %input_addr, align 4


 <State 11>: 5.70ns
ST_11: tmp_93 (111)  [4/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:40
:13  %tmp_93 = fmul float %weight_load, %input_load


 <State 12>: 5.70ns
ST_12: tmp_93 (111)  [3/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:40
:13  %tmp_93 = fmul float %weight_load, %input_load


 <State 13>: 5.70ns
ST_13: tmp_93 (111)  [2/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:40
:13  %tmp_93 = fmul float %weight_load, %input_load


 <State 14>: 5.70ns
ST_14: tmp_93 (111)  [1/4] 5.70ns  loc: acceleartor_hls_padding/components.cpp:40
:13  %tmp_93 = fmul float %weight_load, %input_load


 <State 15>: 7.26ns
ST_15: sum_15 (112)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:40
:14  %sum_15 = fadd float %sum_2, %tmp_93


 <State 16>: 7.26ns
ST_16: sum_15 (112)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:40
:14  %sum_15 = fadd float %sum_2, %tmp_93


 <State 17>: 7.26ns
ST_17: sum_15 (112)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:40
:14  %sum_15 = fadd float %sum_2, %tmp_93


 <State 18>: 7.26ns
ST_18: sum_15 (112)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:40
:14  %sum_15 = fadd float %sum_2, %tmp_93


 <State 19>: 7.26ns
ST_19: sum_15 (112)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:40
:14  %sum_15 = fadd float %sum_2, %tmp_93

ST_19: StgValue_140 (113)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:39
:15  br label %.preheader


 <State 20>: 2.32ns
ST_20: bias_load (119)  [1/2] 2.32ns  loc: acceleartor_hls_padding/components.cpp:44
:0  %bias_load = load float* %bias_addr, align 4


 <State 21>: 7.26ns
ST_21: result (120)  [5/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:44
:1  %result = fadd float %sum, %bias_load


 <State 22>: 7.26ns
ST_22: result (120)  [4/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:44
:1  %result = fadd float %sum, %bias_load

ST_22: tmp_85_cast (130)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
:11  %tmp_85_cast = zext i6 %w to i16

ST_22: tmp_299 (131)  [1/1] 2.39ns  loc: acceleartor_hls_padding/components.cpp:45
:12  %tmp_299 = add i16 %tmp_298, %tmp_85_cast

ST_22: w_23 (135)  [1/1] 2.31ns  loc: acceleartor_hls_padding/components.cpp:35
:16  %w_23 = add i6 1, %w


 <State 23>: 7.26ns
ST_23: result (120)  [3/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:44
:1  %result = fadd float %sum, %bias_load


 <State 24>: 7.26ns
ST_24: result (120)  [2/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:44
:1  %result = fadd float %sum, %bias_load


 <State 25>: 7.26ns
ST_25: result (120)  [1/5] 7.26ns  loc: acceleartor_hls_padding/components.cpp:44
:1  %result = fadd float %sum, %bias_load


 <State 26>: 6.79ns
ST_26: tmp_39 (127)  [1/1] 6.79ns  loc: acceleartor_hls_padding/components.cpp:45
:8  %tmp_39 = fcmp ogt float %result, 0.000000e+00


 <State 27>: 8.53ns
ST_27: result_to_int (121)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
:2  %result_to_int = bitcast float %result to i32

ST_27: tmp_36 (122)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
:3  %tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %result_to_int, i32 23, i32 30)

ST_27: tmp_111 (123)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44
:4  %tmp_111 = trunc i32 %result_to_int to i23

ST_27: notlhs (124)  [1/1] 2.91ns  loc: acceleartor_hls_padding/components.cpp:44
:5  %notlhs = icmp ne i8 %tmp_36, -1

ST_27: notrhs (125)  [1/1] 3.20ns  loc: acceleartor_hls_padding/components.cpp:44
:6  %notrhs = icmp eq i23 %tmp_111, 0

ST_27: tmp_38 (126)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:44 (grouped into LUT with out node result_8)
:7  %tmp_38 = or i1 %notrhs, %notlhs

ST_27: tmp_40 (128)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45 (grouped into LUT with out node result_8)
:9  %tmp_40 = and i1 %tmp_38, %tmp_39

ST_27: result_8 (129)  [1/1] 2.07ns  loc: acceleartor_hls_padding/components.cpp:45 (out node of the LUT)
:10  %result_8 = select i1 %tmp_40, float %result, float 0.000000e+00

ST_27: tmp_432_cast (132)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
:13  %tmp_432_cast = zext i16 %tmp_299 to i64

ST_27: output_addr (133)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:45
:14  %output_addr = getelementptr [27744 x float]* %output_r, i64 0, i64 %tmp_432_cast

ST_27: StgValue_161 (134)  [1/1] 3.25ns  loc: acceleartor_hls_padding/components.cpp:45
:15  store float %result_8, float* %output_addr, align 4

ST_27: StgValue_162 (136)  [1/1] 0.00ns  loc: acceleartor_hls_padding/components.cpp:35
:17  br label %.preheader8



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ weight]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ bias]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_28   (br               ) [ 0111111111111111111111111111]
co            (phi              ) [ 0010000000000000000000000000]
exitcond5     (icmp             ) [ 0011111111111111111111111111]
empty         (speclooptripcount) [ 0000000000000000000000000000]
co_23         (add              ) [ 0111111111111111111111111111]
StgValue_33   (br               ) [ 0000000000000000000000000000]
tmp           (zext             ) [ 0000000000000000000000000000]
tmp_cast      (zext             ) [ 0000000000000000000000000000]
tmp_s         (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl2_cast   (zext             ) [ 0000000000000000000000000000]
tmp_293       (sub              ) [ 0000000000000000000000000000]
tmp_424_cast  (sext             ) [ 0001111111111111111111111111]
tmp_294       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl_cast    (zext             ) [ 0000000000000000000000000000]
tmp_295       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl1_cast   (zext             ) [ 0000000000000000000000000000]
tmp_296       (add              ) [ 0001111111111111111111111111]
bias_addr     (getelementptr    ) [ 0001111111111111111111111111]
StgValue_46   (br               ) [ 0011111111111111111111111111]
StgValue_47   (ret              ) [ 0000000000000000000000000000]
h             (phi              ) [ 0001111111111111111111111111]
exitcond4     (icmp             ) [ 0011111111111111111111111111]
empty_78      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_51   (br               ) [ 0000000000000000000000000000]
tmp_cast_79   (zext             ) [ 0000000000000000000000000000]
tmp_297       (add              ) [ 0000000000000000000000000000]
p_shl3_cast   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_110       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl4_cast   (zext             ) [ 0000000000000000000000000000]
tmp_298       (add              ) [ 0000111111111111111111111111]
StgValue_58   (br               ) [ 0011111111111111111111111111]
StgValue_59   (br               ) [ 0111111111111111111111111111]
w             (phi              ) [ 0000111111111111111111100000]
exitcond3     (icmp             ) [ 0011111111111111111111111111]
empty_80      (speclooptripcount) [ 0000000000000000000000000000]
StgValue_63   (br               ) [ 0000000000000000000000000000]
StgValue_64   (br               ) [ 0011111111111111111111111111]
h_23          (add              ) [ 0011111111111111111111111111]
StgValue_66   (br               ) [ 0011111111111111111111111111]
sum           (phi              ) [ 0000011111111111111111111100]
ci            (phi              ) [ 0000010000000000000000000000]
exitcond2     (icmp             ) [ 0011111111111111111111111111]
empty_81      (speclooptripcount) [ 0000000000000000000000000000]
ci_8          (add              ) [ 0011111111111111111111111111]
StgValue_72   (br               ) [ 0000000000000000000000000000]
tmp_86_cast   (zext             ) [ 0000000000000000000000000000]
tmp_300       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl6_cast   (zext             ) [ 0000000000000000000000000000]
tmp_301       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl7_cast   (zext             ) [ 0000000000000000000000000000]
tmp_302       (add              ) [ 0000001111111111111100000000]
tmp_303       (add              ) [ 0000000000000000000000000000]
tmp_436_cast  (sext             ) [ 0000000000000000000000000000]
tmp_112       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl5        (sext             ) [ 0000000000000000000000000000]
tmp_304       (sub              ) [ 0000001111111111111100000000]
StgValue_84   (br               ) [ 0011111111111111111111111111]
sum_1         (phi              ) [ 0011111111111111111111111111]
m             (phi              ) [ 0000001000000000000000000000]
exitcond1     (icmp             ) [ 0011111111111111111111111111]
empty_82      (speclooptripcount) [ 0000000000000000000000000000]
m_7           (add              ) [ 0011111111111111111111111111]
StgValue_91   (br               ) [ 0000000000000000000000000000]
tmp_87        (zext             ) [ 0000000000000000000000000000]
tmp_305       (add              ) [ 0000000000000000000000000000]
tmp_113       (trunc            ) [ 0000000000000000000000000000]
tmp_114       (trunc            ) [ 0000000000000000000000000000]
p_shl10_cast  (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_306       (sub              ) [ 0000000111111111111100000000]
tmp1          (add              ) [ 0000000000000000000000000000]
tmp1_cast     (sext             ) [ 0000000000000000000000000000]
tmp_88        (add              ) [ 0000000000000000000000000000]
tmp_89_cast   (zext             ) [ 0000000000000000000000000000]
tmp_307       (add              ) [ 0000000100000000000000000000]
StgValue_103  (br               ) [ 0011111111111111111111111111]
p_shl8_cast   (bitconcatenate   ) [ 0000000000000000000000000000]
tmp_115       (bitconcatenate   ) [ 0000000000000000000000000000]
p_shl9_cast   (zext             ) [ 0000000000000000000000000000]
tmp_308       (add              ) [ 0000000011111111111100000000]
StgValue_108  (br               ) [ 0011111111111111111111111111]
sum_2         (phi              ) [ 0011111011111111111111111111]
n             (phi              ) [ 0000000010000000000000000000]
exitcond      (icmp             ) [ 0011111111111111111111111111]
empty_83      (speclooptripcount) [ 0000000000000000000000000000]
n_7           (add              ) [ 0011111111111111111111111111]
StgValue_114  (br               ) [ 0000000000000000000000000000]
tmp_90_cast   (zext             ) [ 0000000000000000000000000000]
tmp_309       (add              ) [ 0000000001000000000000000000]
tmp2          (add              ) [ 0000000000000000000000000000]
tmp2_cast     (sext             ) [ 0000000000000000000000000000]
tmp_91        (add              ) [ 0000000000000000000000000000]
tmp_92_cast   (zext             ) [ 0000000000000000000000000000]
tmp_310       (add              ) [ 0000000001000000000000000000]
StgValue_122  (br               ) [ 0011111111111111111111111111]
tmp_446_cast  (zext             ) [ 0000000000000000000000000000]
weight_addr   (getelementptr    ) [ 0000000000100000000000000000]
tmp_447_cast  (zext             ) [ 0000000000000000000000000000]
input_addr    (getelementptr    ) [ 0000000000100000000000000000]
weight_load   (load             ) [ 0000000000011110000000000000]
input_load    (load             ) [ 0000000000011110000000000000]
tmp_93        (fmul             ) [ 0000000000000001111100000000]
sum_15        (fadd             ) [ 0011111111111111111111111111]
StgValue_140  (br               ) [ 0011111111111111111111111111]
bias_load     (load             ) [ 0000000000000000000001111100]
tmp_85_cast   (zext             ) [ 0000000000000000000000000000]
tmp_299       (add              ) [ 0000000000000000000000011111]
w_23          (add              ) [ 0011100000000000000000011111]
result        (fadd             ) [ 0000000000000000000000000011]
tmp_39        (fcmp             ) [ 0000000000000000000000000001]
result_to_int (bitcast          ) [ 0000000000000000000000000000]
tmp_36        (partselect       ) [ 0000000000000000000000000000]
tmp_111       (trunc            ) [ 0000000000000000000000000000]
notlhs        (icmp             ) [ 0000000000000000000000000000]
notrhs        (icmp             ) [ 0000000000000000000000000000]
tmp_38        (or               ) [ 0000000000000000000000000000]
tmp_40        (and              ) [ 0000000000000000000000000000]
result_8      (select           ) [ 0000000000000000000000000000]
tmp_432_cast  (zext             ) [ 0000000000000000000000000000]
output_addr   (getelementptr    ) [ 0000000000000000000000000000]
StgValue_161  (store            ) [ 0000000000000000000000000000]
StgValue_162  (br               ) [ 0011111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="weight">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="weight"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="bias">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bias"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_r">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i11.i5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i2.i5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i3.i2.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="bias_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="5" slack="0"/>
<pin id="72" dir="1" index="3" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bias_addr/2 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="5" slack="3"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bias_load/5 "/>
</bind>
</comp>

<comp id="79" class="1004" name="weight_addr_gep_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="32" slack="0"/>
<pin id="81" dir="0" index="1" bw="1" slack="0"/>
<pin id="82" dir="0" index="2" bw="11" slack="0"/>
<pin id="83" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="weight_addr/9 "/>
</bind>
</comp>

<comp id="86" class="1004" name="grp_access_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="10" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="89" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="weight_load/9 "/>
</bind>
</comp>

<comp id="91" class="1004" name="input_addr_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="32" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="13" slack="0"/>
<pin id="95" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/9 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_access_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="101" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/9 "/>
</bind>
</comp>

<comp id="103" class="1004" name="output_addr_gep_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="1" slack="0"/>
<pin id="106" dir="0" index="2" bw="16" slack="0"/>
<pin id="107" dir="1" index="3" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/27 "/>
</bind>
</comp>

<comp id="110" class="1004" name="StgValue_161_access_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="15" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_161/27 "/>
</bind>
</comp>

<comp id="115" class="1005" name="co_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="1"/>
<pin id="117" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="co (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="co_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="5" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="co/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="h_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="6" slack="1"/>
<pin id="128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="h_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="6" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="1" slack="1"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="h/3 "/>
</bind>
</comp>

<comp id="138" class="1005" name="w_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="6" slack="1"/>
<pin id="140" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w (phireg) "/>
</bind>
</comp>

<comp id="142" class="1004" name="w_phi_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="6" slack="1"/>
<pin id="144" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="145" dir="0" index="2" bw="1" slack="1"/>
<pin id="146" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w/4 "/>
</bind>
</comp>

<comp id="150" class="1005" name="sum_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="1"/>
<pin id="152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="sum_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="32" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum/5 "/>
</bind>
</comp>

<comp id="162" class="1005" name="ci_reg_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="2" slack="1"/>
<pin id="164" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="ci (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="ci_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="2" slack="0"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="1" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ci/5 "/>
</bind>
</comp>

<comp id="173" class="1005" name="sum_1_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="1"/>
<pin id="175" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 (phireg) "/>
</bind>
</comp>

<comp id="177" class="1004" name="sum_1_phi_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="1"/>
<pin id="179" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="180" dir="0" index="2" bw="32" slack="1"/>
<pin id="181" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="182" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_1/6 "/>
</bind>
</comp>

<comp id="185" class="1005" name="m_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="1"/>
<pin id="187" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="m (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="m_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="1" slack="1"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="2" slack="0"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="m/6 "/>
</bind>
</comp>

<comp id="196" class="1005" name="sum_2_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="1"/>
<pin id="198" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_2 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="sum_2_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="32" slack="2"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_2/8 "/>
</bind>
</comp>

<comp id="208" class="1005" name="n_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="2" slack="1"/>
<pin id="210" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="n_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="2" slack="0"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="1" slack="1"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/8 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="2"/>
<pin id="221" dir="0" index="1" bw="32" slack="1"/>
<pin id="222" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_15/15 result/21 "/>
</bind>
</comp>

<comp id="225" class="1004" name="grp_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="1"/>
<pin id="227" dir="0" index="1" bw="32" slack="1"/>
<pin id="228" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_93/11 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_39_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="32" slack="1"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_39/26 "/>
</bind>
</comp>

<comp id="234" class="1004" name="exitcond5_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="5" slack="0"/>
<pin id="237" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="240" class="1004" name="co_23_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="5" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="co_23/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="tmp_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="0"/>
<pin id="248" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="tmp_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="tmp_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="7" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="0" index="2" bw="1" slack="0"/>
<pin id="259" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="p_shl2_cast_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="0"/>
<pin id="265" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl2_cast/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_293_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="5" slack="0"/>
<pin id="270" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_293/2 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_424_cast_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_424_cast/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_294_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="10" slack="0"/>
<pin id="279" dir="0" index="1" bw="5" slack="0"/>
<pin id="280" dir="0" index="2" bw="1" slack="0"/>
<pin id="281" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_294/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_shl_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="10" slack="0"/>
<pin id="287" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp_295_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="5" slack="0"/>
<pin id="292" dir="0" index="2" bw="1" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_295/2 "/>
</bind>
</comp>

<comp id="297" class="1004" name="p_shl1_cast_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="6" slack="0"/>
<pin id="299" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_296_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="10" slack="0"/>
<pin id="304" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_296/2 "/>
</bind>
</comp>

<comp id="307" class="1004" name="exitcond4_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="6" slack="0"/>
<pin id="310" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="tmp_cast_79_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_79/3 "/>
</bind>
</comp>

<comp id="317" class="1004" name="tmp_297_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="6" slack="0"/>
<pin id="319" dir="0" index="1" bw="11" slack="1"/>
<pin id="320" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_297/3 "/>
</bind>
</comp>

<comp id="322" class="1004" name="p_shl3_cast_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="0" index="1" bw="11" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_110_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="12" slack="0"/>
<pin id="332" dir="0" index="1" bw="11" slack="0"/>
<pin id="333" dir="0" index="2" bw="1" slack="0"/>
<pin id="334" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_110/3 "/>
</bind>
</comp>

<comp id="338" class="1004" name="p_shl4_cast_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="12" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl4_cast/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_298_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="12" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_298/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="exitcond3_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="6" slack="0"/>
<pin id="350" dir="0" index="1" bw="6" slack="0"/>
<pin id="351" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="354" class="1004" name="h_23_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="6" slack="1"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="h_23/4 "/>
</bind>
</comp>

<comp id="360" class="1004" name="exitcond2_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="2" slack="0"/>
<pin id="362" dir="0" index="1" bw="2" slack="0"/>
<pin id="363" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="366" class="1004" name="ci_8_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="2" slack="0"/>
<pin id="368" dir="0" index="1" bw="1" slack="0"/>
<pin id="369" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ci_8/5 "/>
</bind>
</comp>

<comp id="372" class="1004" name="tmp_86_cast_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="2" slack="0"/>
<pin id="374" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_86_cast/5 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_300_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="7" slack="0"/>
<pin id="378" dir="0" index="1" bw="2" slack="0"/>
<pin id="379" dir="0" index="2" bw="1" slack="0"/>
<pin id="380" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_300/5 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_shl6_cast_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="7" slack="0"/>
<pin id="386" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl6_cast/5 "/>
</bind>
</comp>

<comp id="388" class="1004" name="tmp_301_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="3" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="0" index="2" bw="1" slack="0"/>
<pin id="392" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_301/5 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_shl7_cast_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="3" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl7_cast/5 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_302_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="3" slack="0"/>
<pin id="402" dir="0" index="1" bw="7" slack="0"/>
<pin id="403" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_302/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_303_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="3"/>
<pin id="408" dir="0" index="1" bw="2" slack="0"/>
<pin id="409" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_303/5 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_436_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="9" slack="0"/>
<pin id="413" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_436_cast/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp_112_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="11" slack="0"/>
<pin id="417" dir="0" index="1" bw="9" slack="0"/>
<pin id="418" dir="0" index="2" bw="1" slack="0"/>
<pin id="419" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_112/5 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_shl5_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="11" slack="0"/>
<pin id="425" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl5/5 "/>
</bind>
</comp>

<comp id="427" class="1004" name="tmp_304_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="11" slack="0"/>
<pin id="429" dir="0" index="1" bw="9" slack="0"/>
<pin id="430" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_304/5 "/>
</bind>
</comp>

<comp id="433" class="1004" name="exitcond1_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="2" slack="0"/>
<pin id="435" dir="0" index="1" bw="2" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="m_7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="2" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="m_7/6 "/>
</bind>
</comp>

<comp id="445" class="1004" name="tmp_87_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="2" slack="0"/>
<pin id="447" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_87/6 "/>
</bind>
</comp>

<comp id="449" class="1004" name="tmp_305_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="12" slack="1"/>
<pin id="451" dir="0" index="1" bw="2" slack="0"/>
<pin id="452" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_305/6 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_113_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="14" slack="0"/>
<pin id="456" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_113/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_114_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="14" slack="0"/>
<pin id="460" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_114/6 "/>
</bind>
</comp>

<comp id="462" class="1004" name="p_shl10_cast_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="11" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="0" index="2" bw="1" slack="0"/>
<pin id="466" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl10_cast/6 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_306_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="11" slack="0"/>
<pin id="472" dir="0" index="1" bw="11" slack="0"/>
<pin id="473" dir="1" index="2" bw="11" slack="2"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_306/6 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp1_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="2" slack="0"/>
<pin id="479" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="482" class="1004" name="tmp1_cast_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="2" slack="0"/>
<pin id="484" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="tmp_88_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="6" slack="3"/>
<pin id="488" dir="0" index="1" bw="2" slack="0"/>
<pin id="489" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_88/6 "/>
</bind>
</comp>

<comp id="492" class="1004" name="tmp_89_cast_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="6" slack="0"/>
<pin id="494" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_89_cast/6 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_307_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="1"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_307/6 "/>
</bind>
</comp>

<comp id="501" class="1004" name="p_shl8_cast_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="13" slack="0"/>
<pin id="503" dir="0" index="1" bw="8" slack="1"/>
<pin id="504" dir="0" index="2" bw="1" slack="0"/>
<pin id="505" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl8_cast/7 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_115_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="0"/>
<pin id="510" dir="0" index="1" bw="8" slack="1"/>
<pin id="511" dir="0" index="2" bw="1" slack="0"/>
<pin id="512" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_115/7 "/>
</bind>
</comp>

<comp id="515" class="1004" name="p_shl9_cast_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="9" slack="0"/>
<pin id="517" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl9_cast/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="tmp_308_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="9" slack="0"/>
<pin id="521" dir="0" index="1" bw="13" slack="0"/>
<pin id="522" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_308/7 "/>
</bind>
</comp>

<comp id="525" class="1004" name="exitcond_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="2" slack="0"/>
<pin id="527" dir="0" index="1" bw="2" slack="0"/>
<pin id="528" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="531" class="1004" name="n_7_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="2" slack="0"/>
<pin id="533" dir="0" index="1" bw="1" slack="0"/>
<pin id="534" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n_7/8 "/>
</bind>
</comp>

<comp id="537" class="1004" name="tmp_90_cast_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="2" slack="0"/>
<pin id="539" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_90_cast/8 "/>
</bind>
</comp>

<comp id="541" class="1004" name="tmp_309_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="11" slack="2"/>
<pin id="543" dir="0" index="1" bw="2" slack="0"/>
<pin id="544" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_309/8 "/>
</bind>
</comp>

<comp id="546" class="1004" name="tmp2_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="2" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/8 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp2_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp2_cast/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_91_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="6" slack="4"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_91/8 "/>
</bind>
</comp>

<comp id="562" class="1004" name="tmp_92_cast_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="6" slack="0"/>
<pin id="564" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_92_cast/8 "/>
</bind>
</comp>

<comp id="566" class="1004" name="tmp_310_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="13" slack="1"/>
<pin id="568" dir="0" index="1" bw="6" slack="0"/>
<pin id="569" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_310/8 "/>
</bind>
</comp>

<comp id="571" class="1004" name="tmp_446_cast_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="11" slack="1"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_446_cast/9 "/>
</bind>
</comp>

<comp id="575" class="1004" name="tmp_447_cast_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="13" slack="1"/>
<pin id="577" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_447_cast/9 "/>
</bind>
</comp>

<comp id="579" class="1004" name="tmp_85_cast_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="6" slack="4"/>
<pin id="581" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_85_cast/22 "/>
</bind>
</comp>

<comp id="583" class="1004" name="tmp_299_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="16" slack="5"/>
<pin id="585" dir="0" index="1" bw="6" slack="0"/>
<pin id="586" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_299/22 "/>
</bind>
</comp>

<comp id="588" class="1004" name="w_23_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="0"/>
<pin id="590" dir="0" index="1" bw="6" slack="4"/>
<pin id="591" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="w_23/22 "/>
</bind>
</comp>

<comp id="594" class="1004" name="result_to_int_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="2"/>
<pin id="596" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="result_to_int/27 "/>
</bind>
</comp>

<comp id="597" class="1004" name="tmp_36_fu_597">
<pin_list>
<pin id="598" dir="0" index="0" bw="8" slack="0"/>
<pin id="599" dir="0" index="1" bw="32" slack="0"/>
<pin id="600" dir="0" index="2" bw="6" slack="0"/>
<pin id="601" dir="0" index="3" bw="6" slack="0"/>
<pin id="602" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_36/27 "/>
</bind>
</comp>

<comp id="607" class="1004" name="tmp_111_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="32" slack="0"/>
<pin id="609" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_111/27 "/>
</bind>
</comp>

<comp id="611" class="1004" name="notlhs_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="8" slack="0"/>
<pin id="613" dir="0" index="1" bw="8" slack="0"/>
<pin id="614" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notlhs/27 "/>
</bind>
</comp>

<comp id="617" class="1004" name="notrhs_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="23" slack="0"/>
<pin id="619" dir="0" index="1" bw="23" slack="0"/>
<pin id="620" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="notrhs/27 "/>
</bind>
</comp>

<comp id="623" class="1004" name="tmp_38_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="1" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_38/27 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_40_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="1" slack="0"/>
<pin id="631" dir="0" index="1" bw="1" slack="1"/>
<pin id="632" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_40/27 "/>
</bind>
</comp>

<comp id="634" class="1004" name="result_8_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="1" slack="0"/>
<pin id="636" dir="0" index="1" bw="32" slack="2"/>
<pin id="637" dir="0" index="2" bw="32" slack="0"/>
<pin id="638" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="result_8/27 "/>
</bind>
</comp>

<comp id="642" class="1004" name="tmp_432_cast_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="5"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_432_cast/27 "/>
</bind>
</comp>

<comp id="649" class="1005" name="co_23_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="5" slack="0"/>
<pin id="651" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="co_23 "/>
</bind>
</comp>

<comp id="654" class="1005" name="tmp_424_cast_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="9" slack="3"/>
<pin id="656" dir="1" index="1" bw="9" slack="3"/>
</pin_list>
<bind>
<opset="tmp_424_cast "/>
</bind>
</comp>

<comp id="659" class="1005" name="tmp_296_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="11" slack="1"/>
<pin id="661" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_296 "/>
</bind>
</comp>

<comp id="664" class="1005" name="bias_addr_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="5" slack="3"/>
<pin id="666" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="bias_addr "/>
</bind>
</comp>

<comp id="672" class="1005" name="tmp_298_reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="16" slack="5"/>
<pin id="674" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_298 "/>
</bind>
</comp>

<comp id="680" class="1005" name="h_23_reg_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="6" slack="1"/>
<pin id="682" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="h_23 "/>
</bind>
</comp>

<comp id="688" class="1005" name="ci_8_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="2" slack="0"/>
<pin id="690" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="ci_8 "/>
</bind>
</comp>

<comp id="693" class="1005" name="tmp_302_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="8" slack="1"/>
<pin id="695" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_302 "/>
</bind>
</comp>

<comp id="698" class="1005" name="tmp_304_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="64" slack="1"/>
<pin id="700" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_304 "/>
</bind>
</comp>

<comp id="706" class="1005" name="m_7_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="2" slack="0"/>
<pin id="708" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="m_7 "/>
</bind>
</comp>

<comp id="711" class="1005" name="tmp_306_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="11" slack="2"/>
<pin id="713" dir="1" index="1" bw="11" slack="2"/>
</pin_list>
<bind>
<opset="tmp_306 "/>
</bind>
</comp>

<comp id="716" class="1005" name="tmp_307_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="8" slack="1"/>
<pin id="718" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_307 "/>
</bind>
</comp>

<comp id="722" class="1005" name="tmp_308_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="13" slack="1"/>
<pin id="724" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_308 "/>
</bind>
</comp>

<comp id="730" class="1005" name="n_7_reg_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="2" slack="0"/>
<pin id="732" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="n_7 "/>
</bind>
</comp>

<comp id="735" class="1005" name="tmp_309_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="11" slack="1"/>
<pin id="737" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_309 "/>
</bind>
</comp>

<comp id="740" class="1005" name="tmp_310_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="13" slack="1"/>
<pin id="742" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp_310 "/>
</bind>
</comp>

<comp id="745" class="1005" name="weight_addr_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="10" slack="1"/>
<pin id="747" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="weight_addr "/>
</bind>
</comp>

<comp id="750" class="1005" name="input_addr_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="1"/>
<pin id="752" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="755" class="1005" name="weight_load_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="32" slack="1"/>
<pin id="757" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="weight_load "/>
</bind>
</comp>

<comp id="760" class="1005" name="input_load_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="765" class="1005" name="tmp_93_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="1"/>
<pin id="767" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_93 "/>
</bind>
</comp>

<comp id="770" class="1005" name="sum_15_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_15 "/>
</bind>
</comp>

<comp id="775" class="1005" name="bias_load_reg_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bias_load "/>
</bind>
</comp>

<comp id="780" class="1005" name="tmp_299_reg_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="16" slack="5"/>
<pin id="782" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tmp_299 "/>
</bind>
</comp>

<comp id="785" class="1005" name="w_23_reg_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="6" slack="1"/>
<pin id="787" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="w_23 "/>
</bind>
</comp>

<comp id="790" class="1005" name="result_reg_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="result "/>
</bind>
</comp>

<comp id="797" class="1005" name="tmp_39_reg_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="1" slack="1"/>
<pin id="799" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="79" pin=0"/></net>

<net id="85"><net_src comp="28" pin="0"/><net_sink comp="79" pin=1"/></net>

<net id="90"><net_src comp="79" pin="3"/><net_sink comp="86" pin=0"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="102"><net_src comp="91" pin="3"/><net_sink comp="98" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="28" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="114"><net_src comp="103" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="8" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="30" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="137"><net_src comp="130" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="138" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="149"><net_src comp="142" pin="4"/><net_sink comp="138" pin=0"/></net>

<net id="153"><net_src comp="40" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="161"><net_src comp="154" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="165"><net_src comp="20" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="172"><net_src comp="162" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="176"><net_src comp="173" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="183"><net_src comp="150" pin="1"/><net_sink comp="177" pin=0"/></net>

<net id="184"><net_src comp="177" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="188"><net_src comp="20" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="199"><net_src comp="196" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="206"><net_src comp="173" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="20" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="223"><net_src comp="196" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="150" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="233"><net_src comp="40" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="119" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="10" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="119" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="16" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="119" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="254"><net_src comp="119" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="260"><net_src comp="18" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="119" pin="4"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="20" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="266"><net_src comp="255" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="251" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="267" pin="2"/><net_sink comp="273" pin=0"/></net>

<net id="282"><net_src comp="22" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="119" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="8" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="277" pin="3"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="24" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="119" pin="4"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="26" pin="0"/><net_sink comp="289" pin=2"/></net>

<net id="300"><net_src comp="289" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="305"><net_src comp="297" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="306"><net_src comp="285" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="130" pin="4"/><net_sink comp="307" pin=0"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="316"><net_src comp="130" pin="4"/><net_sink comp="313" pin=0"/></net>

<net id="321"><net_src comp="313" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="327"><net_src comp="36" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="317" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="8" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="335"><net_src comp="38" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="317" pin="2"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="26" pin="0"/><net_sink comp="330" pin=2"/></net>

<net id="341"><net_src comp="330" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="322" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="338" pin="1"/><net_sink comp="342" pin=1"/></net>

<net id="352"><net_src comp="142" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="353"><net_src comp="32" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="358"><net_src comp="126" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="359"><net_src comp="30" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="364"><net_src comp="166" pin="4"/><net_sink comp="360" pin=0"/></net>

<net id="365"><net_src comp="42" pin="0"/><net_sink comp="360" pin=1"/></net>

<net id="370"><net_src comp="166" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="46" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="166" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="381"><net_src comp="48" pin="0"/><net_sink comp="376" pin=0"/></net>

<net id="382"><net_src comp="166" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="383"><net_src comp="8" pin="0"/><net_sink comp="376" pin=2"/></net>

<net id="387"><net_src comp="376" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="393"><net_src comp="50" pin="0"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="166" pin="4"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="26" pin="0"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="396" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="405"><net_src comp="384" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="410"><net_src comp="372" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="414"><net_src comp="406" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="52" pin="0"/><net_sink comp="415" pin=0"/></net>

<net id="421"><net_src comp="406" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="422"><net_src comp="20" pin="0"/><net_sink comp="415" pin=2"/></net>

<net id="426"><net_src comp="415" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="431"><net_src comp="423" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="411" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="189" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="42" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="443"><net_src comp="189" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="46" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="448"><net_src comp="189" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="453"><net_src comp="445" pin="1"/><net_sink comp="449" pin=1"/></net>

<net id="457"><net_src comp="449" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="461"><net_src comp="449" pin="2"/><net_sink comp="458" pin=0"/></net>

<net id="467"><net_src comp="52" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="458" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="20" pin="0"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="462" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="454" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="42" pin="0"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="189" pin="4"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="126" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="482" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="506"><net_src comp="54" pin="0"/><net_sink comp="501" pin=0"/></net>

<net id="507"><net_src comp="8" pin="0"/><net_sink comp="501" pin=2"/></net>

<net id="513"><net_src comp="56" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="514"><net_src comp="26" pin="0"/><net_sink comp="508" pin=2"/></net>

<net id="518"><net_src comp="508" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="523"><net_src comp="515" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="524"><net_src comp="501" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="529"><net_src comp="212" pin="4"/><net_sink comp="525" pin=0"/></net>

<net id="530"><net_src comp="42" pin="0"/><net_sink comp="525" pin=1"/></net>

<net id="535"><net_src comp="212" pin="4"/><net_sink comp="531" pin=0"/></net>

<net id="536"><net_src comp="46" pin="0"/><net_sink comp="531" pin=1"/></net>

<net id="540"><net_src comp="212" pin="4"/><net_sink comp="537" pin=0"/></net>

<net id="545"><net_src comp="537" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="550"><net_src comp="212" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="42" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="555"><net_src comp="546" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="560"><net_src comp="138" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="552" pin="1"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="556" pin="2"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="562" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="571" pin="1"/><net_sink comp="79" pin=2"/></net>

<net id="578"><net_src comp="575" pin="1"/><net_sink comp="91" pin=2"/></net>

<net id="582"><net_src comp="138" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="587"><net_src comp="579" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="592"><net_src comp="30" pin="0"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="138" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="603"><net_src comp="58" pin="0"/><net_sink comp="597" pin=0"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="597" pin=1"/></net>

<net id="605"><net_src comp="60" pin="0"/><net_sink comp="597" pin=2"/></net>

<net id="606"><net_src comp="62" pin="0"/><net_sink comp="597" pin=3"/></net>

<net id="610"><net_src comp="594" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="615"><net_src comp="597" pin="4"/><net_sink comp="611" pin=0"/></net>

<net id="616"><net_src comp="64" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="621"><net_src comp="607" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="622"><net_src comp="66" pin="0"/><net_sink comp="617" pin=1"/></net>

<net id="627"><net_src comp="617" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="611" pin="2"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="634" pin=0"/></net>

<net id="640"><net_src comp="40" pin="0"/><net_sink comp="634" pin=2"/></net>

<net id="641"><net_src comp="634" pin="3"/><net_sink comp="110" pin=1"/></net>

<net id="645"><net_src comp="642" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="652"><net_src comp="240" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="657"><net_src comp="273" pin="1"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="662"><net_src comp="301" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="667"><net_src comp="68" pin="3"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="675"><net_src comp="342" pin="2"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="683"><net_src comp="354" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="684"><net_src comp="680" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="691"><net_src comp="366" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="166" pin=0"/></net>

<net id="696"><net_src comp="400" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="701"><net_src comp="427" pin="2"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="709"><net_src comp="439" pin="2"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="714"><net_src comp="470" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="541" pin=0"/></net>

<net id="719"><net_src comp="496" pin="2"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="721"><net_src comp="716" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="725"><net_src comp="519" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="733"><net_src comp="531" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="734"><net_src comp="730" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="738"><net_src comp="541" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="743"><net_src comp="566" pin="2"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="748"><net_src comp="79" pin="3"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="753"><net_src comp="91" pin="3"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="758"><net_src comp="86" pin="2"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="763"><net_src comp="98" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="225" pin=1"/></net>

<net id="768"><net_src comp="225" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="773"><net_src comp="219" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="778"><net_src comp="75" pin="2"/><net_sink comp="775" pin=0"/></net>

<net id="779"><net_src comp="775" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="783"><net_src comp="583" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="788"><net_src comp="588" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="789"><net_src comp="785" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="793"><net_src comp="219" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="794"><net_src comp="790" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="795"><net_src comp="790" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="796"><net_src comp="790" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="800"><net_src comp="229" pin="2"/><net_sink comp="797" pin=0"/></net>

<net id="801"><net_src comp="797" pin="1"/><net_sink comp="629" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: input_r | {}
	Port: weight | {}
	Port: bias | {}
	Port: output_r | {27 }
 - Input state : 
	Port: conv1_p : input_r | {9 10 }
	Port: conv1_p : weight | {9 10 }
	Port: conv1_p : bias | {5 20 }
	Port: conv1_p : output_r | {}
  - Chain level:
	State 1
	State 2
		exitcond5 : 1
		co_23 : 1
		StgValue_33 : 2
		tmp : 1
		tmp_cast : 1
		tmp_s : 1
		p_shl2_cast : 2
		tmp_293 : 3
		tmp_424_cast : 4
		tmp_294 : 1
		p_shl_cast : 2
		tmp_295 : 1
		p_shl1_cast : 2
		tmp_296 : 3
		bias_addr : 2
	State 3
		exitcond4 : 1
		StgValue_51 : 2
		tmp_cast_79 : 1
		tmp_297 : 2
		p_shl3_cast : 3
		tmp_110 : 3
		p_shl4_cast : 4
		tmp_298 : 5
	State 4
		exitcond3 : 1
		StgValue_63 : 2
	State 5
		exitcond2 : 1
		ci_8 : 1
		StgValue_72 : 2
		tmp_86_cast : 1
		tmp_300 : 1
		p_shl6_cast : 2
		tmp_301 : 1
		p_shl7_cast : 2
		tmp_302 : 3
		tmp_303 : 2
		tmp_436_cast : 3
		tmp_112 : 3
		p_shl5 : 4
		tmp_304 : 5
	State 6
		exitcond1 : 1
		m_7 : 1
		StgValue_91 : 2
		tmp_87 : 1
		tmp_305 : 2
		tmp_113 : 3
		tmp_114 : 3
		p_shl10_cast : 4
		tmp_306 : 5
		tmp1 : 1
		tmp1_cast : 2
		tmp_88 : 3
		tmp_89_cast : 4
		tmp_307 : 5
	State 7
		p_shl9_cast : 1
		tmp_308 : 2
	State 8
		exitcond : 1
		n_7 : 1
		StgValue_114 : 2
		tmp_90_cast : 1
		tmp_309 : 2
		tmp2 : 1
		tmp2_cast : 2
		tmp_91 : 3
		tmp_92_cast : 4
		tmp_310 : 5
	State 9
		weight_addr : 1
		weight_load : 2
		input_addr : 1
		input_load : 2
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
		tmp_299 : 1
	State 23
	State 24
	State 25
	State 26
	State 27
		tmp_36 : 1
		tmp_111 : 1
		notlhs : 2
		notrhs : 2
		tmp_38 : 3
		tmp_40 : 3
		result_8 : 3
		output_addr : 1
		StgValue_161 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |     co_23_fu_240    |    0    |    20   |    10   |
|          |    tmp_296_fu_301   |    0    |    35   |    15   |
|          |    tmp_297_fu_317   |    0    |    38   |    16   |
|          |    tmp_298_fu_342   |    0    |    53   |    21   |
|          |     h_23_fu_354     |    0    |    23   |    11   |
|          |     ci_8_fu_366     |    0    |    11   |    8    |
|          |    tmp_302_fu_400   |    0    |    26   |    12   |
|          |    tmp_303_fu_406   |    0    |    29   |    13   |
|          |      m_7_fu_439     |    0    |    11   |    8    |
|          |    tmp_305_fu_449   |    0    |    41   |    17   |
|    add   |     tmp1_fu_476     |    0    |    11   |    8    |
|          |    tmp_88_fu_486    |    0    |    23   |    11   |
|          |    tmp_307_fu_496   |    0    |    29   |    13   |
|          |    tmp_308_fu_519   |    0    |    44   |    18   |
|          |      n_7_fu_531     |    0    |    11   |    8    |
|          |    tmp_309_fu_541   |    0    |    38   |    16   |
|          |     tmp2_fu_546     |    0    |    11   |    8    |
|          |    tmp_91_fu_556    |    0    |    23   |    11   |
|          |    tmp_310_fu_566   |    0    |    44   |    18   |
|          |    tmp_299_fu_583   |    0    |    53   |    21   |
|          |     w_23_fu_588     |    0    |    23   |    11   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_219     |    2    |   205   |   390   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_225     |    3    |   143   |   321   |
|----------|---------------------|---------|---------|---------|
|   fcmp   |    tmp_39_fu_229    |    0    |    66   |   239   |
|----------|---------------------|---------|---------|---------|
|          |    tmp_293_fu_267   |    0    |    26   |    12   |
|    sub   |    tmp_304_fu_427   |    0    |    38   |    16   |
|          |    tmp_306_fu_470   |    0    |    38   |    16   |
|----------|---------------------|---------|---------|---------|
|  select  |   result_8_fu_634   |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |   exitcond5_fu_234  |    0    |    0    |    2    |
|          |   exitcond4_fu_307  |    0    |    0    |    3    |
|          |   exitcond3_fu_348  |    0    |    0    |    3    |
|   icmp   |   exitcond2_fu_360  |    0    |    0    |    1    |
|          |   exitcond1_fu_433  |    0    |    0    |    1    |
|          |   exitcond_fu_525   |    0    |    0    |    1    |
|          |    notlhs_fu_611    |    0    |    0    |    4    |
|          |    notrhs_fu_617    |    0    |    0    |    13   |
|----------|---------------------|---------|---------|---------|
|    or    |    tmp_38_fu_623    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |    tmp_40_fu_629    |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|          |      tmp_fu_246     |    0    |    0    |    0    |
|          |   tmp_cast_fu_251   |    0    |    0    |    0    |
|          |  p_shl2_cast_fu_263 |    0    |    0    |    0    |
|          |  p_shl_cast_fu_285  |    0    |    0    |    0    |
|          |  p_shl1_cast_fu_297 |    0    |    0    |    0    |
|          |  tmp_cast_79_fu_313 |    0    |    0    |    0    |
|          |  p_shl4_cast_fu_338 |    0    |    0    |    0    |
|          |  tmp_86_cast_fu_372 |    0    |    0    |    0    |
|          |  p_shl6_cast_fu_384 |    0    |    0    |    0    |
|   zext   |  p_shl7_cast_fu_396 |    0    |    0    |    0    |
|          |    tmp_87_fu_445    |    0    |    0    |    0    |
|          |  tmp_89_cast_fu_492 |    0    |    0    |    0    |
|          |  p_shl9_cast_fu_515 |    0    |    0    |    0    |
|          |  tmp_90_cast_fu_537 |    0    |    0    |    0    |
|          |  tmp_92_cast_fu_562 |    0    |    0    |    0    |
|          | tmp_446_cast_fu_571 |    0    |    0    |    0    |
|          | tmp_447_cast_fu_575 |    0    |    0    |    0    |
|          |  tmp_85_cast_fu_579 |    0    |    0    |    0    |
|          | tmp_432_cast_fu_642 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_s_fu_255    |    0    |    0    |    0    |
|          |    tmp_294_fu_277   |    0    |    0    |    0    |
|          |    tmp_295_fu_289   |    0    |    0    |    0    |
|          |  p_shl3_cast_fu_322 |    0    |    0    |    0    |
|          |    tmp_110_fu_330   |    0    |    0    |    0    |
|bitconcatenate|    tmp_300_fu_376   |    0    |    0    |    0    |
|          |    tmp_301_fu_388   |    0    |    0    |    0    |
|          |    tmp_112_fu_415   |    0    |    0    |    0    |
|          | p_shl10_cast_fu_462 |    0    |    0    |    0    |
|          |  p_shl8_cast_fu_501 |    0    |    0    |    0    |
|          |    tmp_115_fu_508   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          | tmp_424_cast_fu_273 |    0    |    0    |    0    |
|          | tmp_436_cast_fu_411 |    0    |    0    |    0    |
|   sext   |    p_shl5_fu_423    |    0    |    0    |    0    |
|          |   tmp1_cast_fu_482  |    0    |    0    |    0    |
|          |   tmp2_cast_fu_552  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |    tmp_113_fu_454   |    0    |    0    |    0    |
|   trunc  |    tmp_114_fu_458   |    0    |    0    |    0    |
|          |    tmp_111_fu_607   |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_36_fu_597    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   1113  |   1332  |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  bias_addr_reg_664 |    5   |
|  bias_load_reg_775 |   32   |
|    ci_8_reg_688    |    2   |
|     ci_reg_162     |    2   |
|    co_23_reg_649   |    5   |
|     co_reg_115     |    5   |
|    h_23_reg_680    |    6   |
|      h_reg_126     |    6   |
| input_addr_reg_750 |   12   |
| input_load_reg_760 |   32   |
|     m_7_reg_706    |    2   |
|      m_reg_185     |    2   |
|     n_7_reg_730    |    2   |
|      n_reg_208     |    2   |
|   result_reg_790   |   32   |
|   sum_15_reg_770   |   32   |
|    sum_1_reg_173   |   32   |
|    sum_2_reg_196   |   32   |
|     sum_reg_150    |   32   |
|   tmp_296_reg_659  |   11   |
|   tmp_298_reg_672  |   16   |
|   tmp_299_reg_780  |   16   |
|   tmp_302_reg_693  |    8   |
|   tmp_304_reg_698  |   64   |
|   tmp_306_reg_711  |   11   |
|   tmp_307_reg_716  |    8   |
|   tmp_308_reg_722  |   13   |
|   tmp_309_reg_735  |   11   |
|   tmp_310_reg_740  |   13   |
|   tmp_39_reg_797   |    1   |
|tmp_424_cast_reg_654|    9   |
|   tmp_93_reg_765   |   32   |
|    w_23_reg_785    |    6   |
|      w_reg_138     |    6   |
| weight_addr_reg_745|   10   |
| weight_load_reg_755|   32   |
+--------------------+--------+
|        Total       |   542  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_86 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_98 |  p0  |   2  |  12  |   24   ||    9    |
|     h_reg_126    |  p0  |   2  |   6  |   12   ||    9    |
|     w_reg_138    |  p0  |   2  |   6  |   12   ||    9    |
|    sum_reg_150   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_219    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_219    |  p1  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   260  ||  11.116 ||    63   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |  1113  |  1332  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    -   |   63   |
|  Register |    -   |    -   |   542  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   11   |  1655  |  1395  |
+-----------+--------+--------+--------+--------+
