/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C */
.set I2C_bI2C_UDB_Shifter_u0__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set I2C_bI2C_UDB_Shifter_u0__A0_REG, CYREG_B0_UDB15_A0
.set I2C_bI2C_UDB_Shifter_u0__A1_REG, CYREG_B0_UDB15_A1
.set I2C_bI2C_UDB_Shifter_u0__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set I2C_bI2C_UDB_Shifter_u0__D0_REG, CYREG_B0_UDB15_D0
.set I2C_bI2C_UDB_Shifter_u0__D1_REG, CYREG_B0_UDB15_D1
.set I2C_bI2C_UDB_Shifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set I2C_bI2C_UDB_Shifter_u0__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set I2C_bI2C_UDB_Shifter_u0__F0_REG, CYREG_B0_UDB15_F0
.set I2C_bI2C_UDB_Shifter_u0__F1_REG, CYREG_B0_UDB15_F1
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set I2C_bI2C_UDB_Slave_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set I2C_bI2C_UDB_Slave_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_bI2C_UDB_Slave_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set I2C_bI2C_UDB_Slave_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set I2C_bI2C_UDB_Slave_BitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set I2C_bI2C_UDB_StsReg__0__MASK, 0x01
.set I2C_bI2C_UDB_StsReg__0__POS, 0
.set I2C_bI2C_UDB_StsReg__1__MASK, 0x02
.set I2C_bI2C_UDB_StsReg__1__POS, 1
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set I2C_bI2C_UDB_StsReg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set I2C_bI2C_UDB_StsReg__3__MASK, 0x08
.set I2C_bI2C_UDB_StsReg__3__POS, 3
.set I2C_bI2C_UDB_StsReg__5__MASK, 0x20
.set I2C_bI2C_UDB_StsReg__5__POS, 5
.set I2C_bI2C_UDB_StsReg__MASK, 0x2B
.set I2C_bI2C_UDB_StsReg__MASK_REG, CYREG_B0_UDB11_MSK
.set I2C_bI2C_UDB_StsReg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_bI2C_UDB_StsReg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set I2C_bI2C_UDB_StsReg__STATUS_CNT_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_bI2C_UDB_StsReg__STATUS_CONTROL_REG, CYREG_B0_UDB11_ST_CTL
.set I2C_bI2C_UDB_StsReg__STATUS_REG, CYREG_B0_UDB11_ST
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__0__MASK, 0x01
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__0__POS, 0
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB14_15_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB14_15_MSK
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__MASK, 0x04
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__2__POS, 2
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__3__MASK, 0x08
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__3__POS, 3
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__MASK, 0x10
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__4__POS, 4
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_REG, CYREG_B0_UDB14_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__CONTROL_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_REG, CYREG_B0_UDB14_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__COUNT_ST_REG, CYREG_B0_UDB14_ST_CTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK, 0x1D
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB14_MSK_ACTL
.set I2C_bI2C_UDB_SyncCtl_CtrlReg__PERIOD_REG, CYREG_B0_UDB14_MSK
.set I2C_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_I2C_IRQ__INTC_MASK, 0x02
.set I2C_I2C_IRQ__INTC_NUMBER, 1
.set I2C_I2C_IRQ__INTC_PRIOR_NUM, 1
.set I2C_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set I2C_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART */
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_BUART_sRX_RxSts__3__POS, 3
.set UART_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_BUART_sRX_RxSts__4__POS, 4
.set UART_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_BUART_sRX_RxSts__5__POS, 5
.set UART_BUART_sRX_RxSts__MASK, 0x38
.set UART_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB08_A0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB08_A1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB08_D0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB08_D1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB08_F0
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB08_F1
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB08_09_A0
.set UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB08_09_A1
.set UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB08_09_D0
.set UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB08_09_D1
.set UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB08_09_F0
.set UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB08_09_F1
.set UART_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB08_A0_A1
.set UART_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB08_A0
.set UART_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB08_A1
.set UART_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB08_D0_D1
.set UART_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB08_D0
.set UART_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB08_D1
.set UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB08_F0_F1
.set UART_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB08_F0
.set UART_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB08_F1
.set UART_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_BUART_sTX_TxSts__0__POS, 0
.set UART_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_BUART_sTX_TxSts__1__POS, 1
.set UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB08_09_ACTL
.set UART_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB08_09_ST
.set UART_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_BUART_sTX_TxSts__2__POS, 2
.set UART_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_BUART_sTX_TxSts__3__POS, 3
.set UART_BUART_sTX_TxSts__MASK, 0x0F
.set UART_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB08_MSK
.set UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB08_ACTL
.set UART_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB08_ST
.set UART_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set UART_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set UART_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set UART_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_IntClock__INDEX, 0x03
.set UART_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_IntClock__PM_ACT_MSK, 0x08
.set UART_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_IntClock__PM_STBY_MSK, 0x08

/* leds */
.set leds__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set leds__0__MASK, 0x01
.set leds__0__PC, CYREG_PRT12_PC0
.set leds__0__PORT, 12
.set leds__0__SHIFT, 0
.set leds__1__INTTYPE, CYREG_PICU12_INTTYPE1
.set leds__1__MASK, 0x02
.set leds__1__PC, CYREG_PRT12_PC1
.set leds__1__PORT, 12
.set leds__1__SHIFT, 1
.set leds__2__INTTYPE, CYREG_PICU12_INTTYPE2
.set leds__2__MASK, 0x04
.set leds__2__PC, CYREG_PRT12_PC2
.set leds__2__PORT, 12
.set leds__2__SHIFT, 2
.set leds__3__INTTYPE, CYREG_PICU12_INTTYPE3
.set leds__3__MASK, 0x08
.set leds__3__PC, CYREG_PRT12_PC3
.set leds__3__PORT, 12
.set leds__3__SHIFT, 3
.set leds__4__INTTYPE, CYREG_PICU12_INTTYPE4
.set leds__4__MASK, 0x10
.set leds__4__PC, CYREG_PRT12_PC4
.set leds__4__PORT, 12
.set leds__4__SHIFT, 4
.set leds__5__INTTYPE, CYREG_PICU12_INTTYPE5
.set leds__5__MASK, 0x20
.set leds__5__PC, CYREG_PRT12_PC5
.set leds__5__PORT, 12
.set leds__5__SHIFT, 5
.set leds__AG, CYREG_PRT12_AG
.set leds__BIE, CYREG_PRT12_BIE
.set leds__BIT_MASK, CYREG_PRT12_BIT_MASK
.set leds__BYP, CYREG_PRT12_BYP
.set leds__DM0, CYREG_PRT12_DM0
.set leds__DM1, CYREG_PRT12_DM1
.set leds__DM2, CYREG_PRT12_DM2
.set leds__DR, CYREG_PRT12_DR
.set leds__INP_DIS, CYREG_PRT12_INP_DIS
.set leds__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set leds__MASK, 0x3F
.set leds__PORT, 12
.set leds__PRT, CYREG_PRT12_PRT
.set leds__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set leds__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set leds__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set leds__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set leds__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set leds__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set leds__PS, CYREG_PRT12_PS
.set leds__SHIFT, 0
.set leds__SIO_CFG, CYREG_PRT12_SIO_CFG
.set leds__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set leds__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set leds__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set leds__SLW, CYREG_PRT12_SLW

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SCL_1__0__MASK, 0x80
.set SCL_1__0__PC, CYREG_PRT2_PC7
.set SCL_1__0__PORT, 2
.set SCL_1__0__SHIFT, 7
.set SCL_1__AG, CYREG_PRT2_AG
.set SCL_1__AMUX, CYREG_PRT2_AMUX
.set SCL_1__BIE, CYREG_PRT2_BIE
.set SCL_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SCL_1__BYP, CYREG_PRT2_BYP
.set SCL_1__CTL, CYREG_PRT2_CTL
.set SCL_1__DM0, CYREG_PRT2_DM0
.set SCL_1__DM1, CYREG_PRT2_DM1
.set SCL_1__DM2, CYREG_PRT2_DM2
.set SCL_1__DR, CYREG_PRT2_DR
.set SCL_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SCL_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SCL_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SCL_1__MASK, 0x80
.set SCL_1__PORT, 2
.set SCL_1__PRT, CYREG_PRT2_PRT
.set SCL_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SCL_1__PS, CYREG_PRT2_PS
.set SCL_1__SHIFT, 7
.set SCL_1__SLW, CYREG_PRT2_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set SDA_1__0__MASK, 0x40
.set SDA_1__0__PC, CYREG_PRT2_PC6
.set SDA_1__0__PORT, 2
.set SDA_1__0__SHIFT, 6
.set SDA_1__AG, CYREG_PRT2_AG
.set SDA_1__AMUX, CYREG_PRT2_AMUX
.set SDA_1__BIE, CYREG_PRT2_BIE
.set SDA_1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SDA_1__BYP, CYREG_PRT2_BYP
.set SDA_1__CTL, CYREG_PRT2_CTL
.set SDA_1__DM0, CYREG_PRT2_DM0
.set SDA_1__DM1, CYREG_PRT2_DM1
.set SDA_1__DM2, CYREG_PRT2_DM2
.set SDA_1__DR, CYREG_PRT2_DR
.set SDA_1__INP_DIS, CYREG_PRT2_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SDA_1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SDA_1__LCD_EN, CYREG_PRT2_LCD_EN
.set SDA_1__MASK, 0x40
.set SDA_1__PORT, 2
.set SDA_1__PRT, CYREG_PRT2_PRT
.set SDA_1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SDA_1__PS, CYREG_PRT2_PS
.set SDA_1__SHIFT, 6
.set SDA_1__SLW, CYREG_PRT2_SLW

/* dacOut */
.set dacOut__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set dacOut__0__MASK, 0x02
.set dacOut__0__PC, CYREG_PRT3_PC1
.set dacOut__0__PORT, 3
.set dacOut__0__SHIFT, 1
.set dacOut__AG, CYREG_PRT3_AG
.set dacOut__AMUX, CYREG_PRT3_AMUX
.set dacOut__BIE, CYREG_PRT3_BIE
.set dacOut__BIT_MASK, CYREG_PRT3_BIT_MASK
.set dacOut__BYP, CYREG_PRT3_BYP
.set dacOut__CTL, CYREG_PRT3_CTL
.set dacOut__DM0, CYREG_PRT3_DM0
.set dacOut__DM1, CYREG_PRT3_DM1
.set dacOut__DM2, CYREG_PRT3_DM2
.set dacOut__DR, CYREG_PRT3_DR
.set dacOut__INP_DIS, CYREG_PRT3_INP_DIS
.set dacOut__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set dacOut__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set dacOut__LCD_EN, CYREG_PRT3_LCD_EN
.set dacOut__MASK, 0x02
.set dacOut__PORT, 3
.set dacOut__PRT, CYREG_PRT3_PRT
.set dacOut__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set dacOut__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set dacOut__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set dacOut__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set dacOut__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set dacOut__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set dacOut__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set dacOut__PS, CYREG_PRT3_PS
.set dacOut__SHIFT, 1
.set dacOut__SLW, CYREG_PRT3_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x02
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x04
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x04

/* Pin_mosi */
.set Pin_mosi__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Pin_mosi__0__MASK, 0x20
.set Pin_mosi__0__PC, CYREG_PRT2_PC5
.set Pin_mosi__0__PORT, 2
.set Pin_mosi__0__SHIFT, 5
.set Pin_mosi__AG, CYREG_PRT2_AG
.set Pin_mosi__AMUX, CYREG_PRT2_AMUX
.set Pin_mosi__BIE, CYREG_PRT2_BIE
.set Pin_mosi__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_mosi__BYP, CYREG_PRT2_BYP
.set Pin_mosi__CTL, CYREG_PRT2_CTL
.set Pin_mosi__DM0, CYREG_PRT2_DM0
.set Pin_mosi__DM1, CYREG_PRT2_DM1
.set Pin_mosi__DM2, CYREG_PRT2_DM2
.set Pin_mosi__DR, CYREG_PRT2_DR
.set Pin_mosi__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_mosi__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_mosi__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_mosi__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_mosi__MASK, 0x20
.set Pin_mosi__PORT, 2
.set Pin_mosi__PRT, CYREG_PRT2_PRT
.set Pin_mosi__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_mosi__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_mosi__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_mosi__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_mosi__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_mosi__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_mosi__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_mosi__PS, CYREG_PRT2_PS
.set Pin_mosi__SHIFT, 5
.set Pin_mosi__SLW, CYREG_PRT2_SLW

/* Pin_sclk */
.set Pin_sclk__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Pin_sclk__0__MASK, 0x08
.set Pin_sclk__0__PC, CYREG_PRT2_PC3
.set Pin_sclk__0__PORT, 2
.set Pin_sclk__0__SHIFT, 3
.set Pin_sclk__AG, CYREG_PRT2_AG
.set Pin_sclk__AMUX, CYREG_PRT2_AMUX
.set Pin_sclk__BIE, CYREG_PRT2_BIE
.set Pin_sclk__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_sclk__BYP, CYREG_PRT2_BYP
.set Pin_sclk__CTL, CYREG_PRT2_CTL
.set Pin_sclk__DM0, CYREG_PRT2_DM0
.set Pin_sclk__DM1, CYREG_PRT2_DM1
.set Pin_sclk__DM2, CYREG_PRT2_DM2
.set Pin_sclk__DR, CYREG_PRT2_DR
.set Pin_sclk__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_sclk__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_sclk__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_sclk__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_sclk__MASK, 0x08
.set Pin_sclk__PORT, 2
.set Pin_sclk__PRT, CYREG_PRT2_PRT
.set Pin_sclk__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_sclk__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_sclk__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_sclk__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_sclk__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_sclk__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_sclk__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_sclk__PS, CYREG_PRT2_PS
.set Pin_sclk__SHIFT, 3
.set Pin_sclk__SLW, CYREG_PRT2_SLW

/* isr_UART */
.set isr_UART__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_UART__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_UART__INTC_MASK, 0x10
.set isr_UART__INTC_NUMBER, 4
.set isr_UART__INTC_PRIOR_NUM, 7
.set isr_UART__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_UART__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_UART__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* test_LED */
.set test_LED__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set test_LED__0__MASK, 0x02
.set test_LED__0__PC, CYREG_PRT2_PC1
.set test_LED__0__PORT, 2
.set test_LED__0__SHIFT, 1
.set test_LED__AG, CYREG_PRT2_AG
.set test_LED__AMUX, CYREG_PRT2_AMUX
.set test_LED__BIE, CYREG_PRT2_BIE
.set test_LED__BIT_MASK, CYREG_PRT2_BIT_MASK
.set test_LED__BYP, CYREG_PRT2_BYP
.set test_LED__CTL, CYREG_PRT2_CTL
.set test_LED__DM0, CYREG_PRT2_DM0
.set test_LED__DM1, CYREG_PRT2_DM1
.set test_LED__DM2, CYREG_PRT2_DM2
.set test_LED__DR, CYREG_PRT2_DR
.set test_LED__INP_DIS, CYREG_PRT2_INP_DIS
.set test_LED__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set test_LED__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set test_LED__LCD_EN, CYREG_PRT2_LCD_EN
.set test_LED__MASK, 0x02
.set test_LED__PORT, 2
.set test_LED__PRT, CYREG_PRT2_PRT
.set test_LED__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set test_LED__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set test_LED__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set test_LED__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set test_LED__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set test_LED__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set test_LED__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set test_LED__PS, CYREG_PRT2_PS
.set test_LED__SHIFT, 1
.set test_LED__SLW, CYREG_PRT2_SLW

/* Clock_SPI */
.set Clock_SPI__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_SPI__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_SPI__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_SPI__CFG2_SRC_SEL_MASK, 0x07
.set Clock_SPI__INDEX, 0x01
.set Clock_SPI__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_SPI__PM_ACT_MSK, 0x02
.set Clock_SPI__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_SPI__PM_STBY_MSK, 0x02

/* CupSensor */
.set CupSensor_ADC_DelSig_Bypass_P32__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set CupSensor_ADC_DelSig_Bypass_P32__0__MASK, 0x04
.set CupSensor_ADC_DelSig_Bypass_P32__0__PC, CYREG_PRT3_PC2
.set CupSensor_ADC_DelSig_Bypass_P32__0__PORT, 3
.set CupSensor_ADC_DelSig_Bypass_P32__0__SHIFT, 2
.set CupSensor_ADC_DelSig_Bypass_P32__AG, CYREG_PRT3_AG
.set CupSensor_ADC_DelSig_Bypass_P32__AMUX, CYREG_PRT3_AMUX
.set CupSensor_ADC_DelSig_Bypass_P32__BIE, CYREG_PRT3_BIE
.set CupSensor_ADC_DelSig_Bypass_P32__BIT_MASK, CYREG_PRT3_BIT_MASK
.set CupSensor_ADC_DelSig_Bypass_P32__BYP, CYREG_PRT3_BYP
.set CupSensor_ADC_DelSig_Bypass_P32__CTL, CYREG_PRT3_CTL
.set CupSensor_ADC_DelSig_Bypass_P32__DM0, CYREG_PRT3_DM0
.set CupSensor_ADC_DelSig_Bypass_P32__DM1, CYREG_PRT3_DM1
.set CupSensor_ADC_DelSig_Bypass_P32__DM2, CYREG_PRT3_DM2
.set CupSensor_ADC_DelSig_Bypass_P32__DR, CYREG_PRT3_DR
.set CupSensor_ADC_DelSig_Bypass_P32__INP_DIS, CYREG_PRT3_INP_DIS
.set CupSensor_ADC_DelSig_Bypass_P32__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set CupSensor_ADC_DelSig_Bypass_P32__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set CupSensor_ADC_DelSig_Bypass_P32__LCD_EN, CYREG_PRT3_LCD_EN
.set CupSensor_ADC_DelSig_Bypass_P32__MASK, 0x04
.set CupSensor_ADC_DelSig_Bypass_P32__PORT, 3
.set CupSensor_ADC_DelSig_Bypass_P32__PRT, CYREG_PRT3_PRT
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set CupSensor_ADC_DelSig_Bypass_P32__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set CupSensor_ADC_DelSig_Bypass_P32__PS, CYREG_PRT3_PS
.set CupSensor_ADC_DelSig_Bypass_P32__SHIFT, 2
.set CupSensor_ADC_DelSig_Bypass_P32__SLW, CYREG_PRT3_SLW
.set CupSensor_ADC_DelSig_DEC__COHER, CYREG_DEC_COHER
.set CupSensor_ADC_DelSig_DEC__CR, CYREG_DEC_CR
.set CupSensor_ADC_DelSig_DEC__DR1, CYREG_DEC_DR1
.set CupSensor_ADC_DelSig_DEC__DR2, CYREG_DEC_DR2
.set CupSensor_ADC_DelSig_DEC__DR2H, CYREG_DEC_DR2H
.set CupSensor_ADC_DelSig_DEC__GCOR, CYREG_DEC_GCOR
.set CupSensor_ADC_DelSig_DEC__GCORH, CYREG_DEC_GCORH
.set CupSensor_ADC_DelSig_DEC__GVAL, CYREG_DEC_GVAL
.set CupSensor_ADC_DelSig_DEC__OCOR, CYREG_DEC_OCOR
.set CupSensor_ADC_DelSig_DEC__OCORH, CYREG_DEC_OCORH
.set CupSensor_ADC_DelSig_DEC__OCORM, CYREG_DEC_OCORM
.set CupSensor_ADC_DelSig_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set CupSensor_ADC_DelSig_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set CupSensor_ADC_DelSig_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set CupSensor_ADC_DelSig_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set CupSensor_ADC_DelSig_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set CupSensor_ADC_DelSig_DEC__PM_ACT_MSK, 0x01
.set CupSensor_ADC_DelSig_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set CupSensor_ADC_DelSig_DEC__PM_STBY_MSK, 0x01
.set CupSensor_ADC_DelSig_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set CupSensor_ADC_DelSig_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set CupSensor_ADC_DelSig_DEC__SR, CYREG_DEC_SR
.set CupSensor_ADC_DelSig_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set CupSensor_ADC_DelSig_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set CupSensor_ADC_DelSig_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set CupSensor_ADC_DelSig_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set CupSensor_ADC_DelSig_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set CupSensor_ADC_DelSig_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set CupSensor_ADC_DelSig_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set CupSensor_ADC_DelSig_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8
.set CupSensor_ADC_DelSig_DSM__BUF0, CYREG_DSM0_BUF0
.set CupSensor_ADC_DelSig_DSM__BUF1, CYREG_DSM0_BUF1
.set CupSensor_ADC_DelSig_DSM__BUF2, CYREG_DSM0_BUF2
.set CupSensor_ADC_DelSig_DSM__BUF3, CYREG_DSM0_BUF3
.set CupSensor_ADC_DelSig_DSM__CLK, CYREG_DSM0_CLK
.set CupSensor_ADC_DelSig_DSM__CR0, CYREG_DSM0_CR0
.set CupSensor_ADC_DelSig_DSM__CR1, CYREG_DSM0_CR1
.set CupSensor_ADC_DelSig_DSM__CR10, CYREG_DSM0_CR10
.set CupSensor_ADC_DelSig_DSM__CR11, CYREG_DSM0_CR11
.set CupSensor_ADC_DelSig_DSM__CR12, CYREG_DSM0_CR12
.set CupSensor_ADC_DelSig_DSM__CR13, CYREG_DSM0_CR13
.set CupSensor_ADC_DelSig_DSM__CR14, CYREG_DSM0_CR14
.set CupSensor_ADC_DelSig_DSM__CR15, CYREG_DSM0_CR15
.set CupSensor_ADC_DelSig_DSM__CR16, CYREG_DSM0_CR16
.set CupSensor_ADC_DelSig_DSM__CR17, CYREG_DSM0_CR17
.set CupSensor_ADC_DelSig_DSM__CR2, CYREG_DSM0_CR2
.set CupSensor_ADC_DelSig_DSM__CR3, CYREG_DSM0_CR3
.set CupSensor_ADC_DelSig_DSM__CR4, CYREG_DSM0_CR4
.set CupSensor_ADC_DelSig_DSM__CR5, CYREG_DSM0_CR5
.set CupSensor_ADC_DelSig_DSM__CR6, CYREG_DSM0_CR6
.set CupSensor_ADC_DelSig_DSM__CR7, CYREG_DSM0_CR7
.set CupSensor_ADC_DelSig_DSM__CR8, CYREG_DSM0_CR8
.set CupSensor_ADC_DelSig_DSM__CR9, CYREG_DSM0_CR9
.set CupSensor_ADC_DelSig_DSM__DEM0, CYREG_DSM0_DEM0
.set CupSensor_ADC_DelSig_DSM__DEM1, CYREG_DSM0_DEM1
.set CupSensor_ADC_DelSig_DSM__MISC, CYREG_DSM0_MISC
.set CupSensor_ADC_DelSig_DSM__OUT0, CYREG_DSM0_OUT0
.set CupSensor_ADC_DelSig_DSM__OUT1, CYREG_DSM0_OUT1
.set CupSensor_ADC_DelSig_DSM__REF0, CYREG_DSM0_REF0
.set CupSensor_ADC_DelSig_DSM__REF1, CYREG_DSM0_REF1
.set CupSensor_ADC_DelSig_DSM__REF2, CYREG_DSM0_REF2
.set CupSensor_ADC_DelSig_DSM__REF3, CYREG_DSM0_REF3
.set CupSensor_ADC_DelSig_DSM__RSVD1, CYREG_DSM0_RSVD1
.set CupSensor_ADC_DelSig_DSM__SW0, CYREG_DSM0_SW0
.set CupSensor_ADC_DelSig_DSM__SW2, CYREG_DSM0_SW2
.set CupSensor_ADC_DelSig_DSM__SW3, CYREG_DSM0_SW3
.set CupSensor_ADC_DelSig_DSM__SW4, CYREG_DSM0_SW4
.set CupSensor_ADC_DelSig_DSM__SW6, CYREG_DSM0_SW6
.set CupSensor_ADC_DelSig_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set CupSensor_ADC_DelSig_DSM__TST0, CYREG_DSM0_TST0
.set CupSensor_ADC_DelSig_DSM__TST1, CYREG_DSM0_TST1
.set CupSensor_ADC_DelSig_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set CupSensor_ADC_DelSig_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set CupSensor_ADC_DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set CupSensor_ADC_DelSig_Ext_CP_Clk__INDEX, 0x00
.set CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CupSensor_ADC_DelSig_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CupSensor_ADC_DelSig_Ext_CP_Clk__PM_STBY_MSK, 0x01
.set CupSensor_ADC_DelSig_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CupSensor_ADC_DelSig_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CupSensor_ADC_DelSig_IRQ__INTC_MASK, 0x20000000
.set CupSensor_ADC_DelSig_IRQ__INTC_NUMBER, 29
.set CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_NUM, 4
.set CupSensor_ADC_DelSig_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set CupSensor_ADC_DelSig_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CupSensor_ADC_DelSig_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CupSensor_ADC_DelSig_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set CupSensor_ADC_DelSig_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set CupSensor_ADC_DelSig_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set CupSensor_ADC_DelSig_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set CupSensor_ADC_DelSig_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set CupSensor_ADC_DelSig_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set CupSensor_ADC_DelSig_theACLK__INDEX, 0x00
.set CupSensor_ADC_DelSig_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set CupSensor_ADC_DelSig_theACLK__PM_ACT_MSK, 0x01
.set CupSensor_ADC_DelSig_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set CupSensor_ADC_DelSig_theACLK__PM_STBY_MSK, 0x01
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__MASK, 0x01
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__0__POS, 0
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__MASK, 0x02
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__1__POS, 1
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB11_12_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB11_12_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB11_12_MSK
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB11_12_MSK
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__MASK, 0x04
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__2__POS, 2
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB11_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB11_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB11_ST_CTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK, 0x07
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB11_MSK_ACTL
.set CupSensor_Control_Reg_Led_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB11_MSK
.set CupSensor_DMA_ADC__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set CupSensor_DMA_ADC__DRQ_NUMBER, 10
.set CupSensor_DMA_ADC__NUMBEROF_TDS, 0
.set CupSensor_DMA_ADC__PRIORITY, 2
.set CupSensor_DMA_ADC__TERMIN_EN, 0
.set CupSensor_DMA_ADC__TERMIN_SEL, 0
.set CupSensor_DMA_ADC__TERMOUT0_EN, 1
.set CupSensor_DMA_ADC__TERMOUT0_SEL, 10
.set CupSensor_DMA_ADC__TERMOUT1_EN, 0
.set CupSensor_DMA_ADC__TERMOUT1_SEL, 0
.set CupSensor_isr_DMA__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CupSensor_isr_DMA__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CupSensor_isr_DMA__INTC_MASK, 0x01
.set CupSensor_isr_DMA__INTC_NUMBER, 0
.set CupSensor_isr_DMA__INTC_PRIOR_NUM, 3
.set CupSensor_isr_DMA__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set CupSensor_isr_DMA__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CupSensor_isr_DMA__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set CupSensor_LED_clock__CFG0, CYREG_CLKDIST_DCFG4_CFG0
.set CupSensor_LED_clock__CFG1, CYREG_CLKDIST_DCFG4_CFG1
.set CupSensor_LED_clock__CFG2, CYREG_CLKDIST_DCFG4_CFG2
.set CupSensor_LED_clock__CFG2_SRC_SEL_MASK, 0x07
.set CupSensor_LED_clock__INDEX, 0x04
.set CupSensor_LED_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set CupSensor_LED_clock__PM_ACT_MSK, 0x10
.set CupSensor_LED_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set CupSensor_LED_clock__PM_STBY_MSK, 0x10
.set CupSensor_Opamp_1_ABuf__CR, CYREG_OPAMP3_CR
.set CupSensor_Opamp_1_ABuf__MX, CYREG_OPAMP3_MX
.set CupSensor_Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set CupSensor_Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set CupSensor_Opamp_1_ABuf__PM_ACT_MSK, 0x08
.set CupSensor_Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set CupSensor_Opamp_1_ABuf__PM_STBY_MSK, 0x08
.set CupSensor_Opamp_1_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set CupSensor_Opamp_1_ABuf__SW, CYREG_OPAMP3_SW
.set CupSensor_Opamp_1_ABuf__TR0, CYREG_OPAMP3_TR0
.set CupSensor_Opamp_1_ABuf__TR1, CYREG_OPAMP3_TR1
.set CupSensor_TIA_SC__BST, CYREG_SC3_BST
.set CupSensor_TIA_SC__CLK, CYREG_SC3_CLK
.set CupSensor_TIA_SC__CMPINV, CYREG_SC_CMPINV
.set CupSensor_TIA_SC__CMPINV_MASK, 0x08
.set CupSensor_TIA_SC__CPTR, CYREG_SC_CPTR
.set CupSensor_TIA_SC__CPTR_MASK, 0x08
.set CupSensor_TIA_SC__CR0, CYREG_SC3_CR0
.set CupSensor_TIA_SC__CR1, CYREG_SC3_CR1
.set CupSensor_TIA_SC__CR2, CYREG_SC3_CR2
.set CupSensor_TIA_SC__MSK, CYREG_SC_MSK
.set CupSensor_TIA_SC__MSK_MASK, 0x08
.set CupSensor_TIA_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set CupSensor_TIA_SC__PM_ACT_MSK, 0x08
.set CupSensor_TIA_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set CupSensor_TIA_SC__PM_STBY_MSK, 0x08
.set CupSensor_TIA_SC__SR, CYREG_SC_SR
.set CupSensor_TIA_SC__SR_MASK, 0x08
.set CupSensor_TIA_SC__SW0, CYREG_SC3_SW0
.set CupSensor_TIA_SC__SW10, CYREG_SC3_SW10
.set CupSensor_TIA_SC__SW2, CYREG_SC3_SW2
.set CupSensor_TIA_SC__SW3, CYREG_SC3_SW3
.set CupSensor_TIA_SC__SW4, CYREG_SC3_SW4
.set CupSensor_TIA_SC__SW6, CYREG_SC3_SW6
.set CupSensor_TIA_SC__SW7, CYREG_SC3_SW7
.set CupSensor_TIA_SC__SW8, CYREG_SC3_SW8
.set CupSensor_TIA_SC__WRK1, CYREG_SC_WRK1
.set CupSensor_TIA_SC__WRK1_MASK, 0x08
.set CupSensor_VDAC8_viDAC8__CR0, CYREG_DAC3_CR0
.set CupSensor_VDAC8_viDAC8__CR1, CYREG_DAC3_CR1
.set CupSensor_VDAC8_viDAC8__D, CYREG_DAC3_D
.set CupSensor_VDAC8_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set CupSensor_VDAC8_viDAC8__PM_ACT_MSK, 0x08
.set CupSensor_VDAC8_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set CupSensor_VDAC8_viDAC8__PM_STBY_MSK, 0x08
.set CupSensor_VDAC8_viDAC8__STROBE, CYREG_DAC3_STROBE
.set CupSensor_VDAC8_viDAC8__SW0, CYREG_DAC3_SW0
.set CupSensor_VDAC8_viDAC8__SW2, CYREG_DAC3_SW2
.set CupSensor_VDAC8_viDAC8__SW3, CYREG_DAC3_SW3
.set CupSensor_VDAC8_viDAC8__SW4, CYREG_DAC3_SW4
.set CupSensor_VDAC8_viDAC8__TR, CYREG_DAC3_TR
.set CupSensor_VDAC8_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set CupSensor_VDAC8_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set CupSensor_VDAC8_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set CupSensor_VDAC8_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set CupSensor_VDAC8_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set CupSensor_VDAC8_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set CupSensor_VDAC8_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set CupSensor_VDAC8_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set CupSensor_VDAC8_viDAC8__TST, CYREG_DAC3_TST

/* Interrupt */
.set Interrupt__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Interrupt__0__MASK, 0x04
.set Interrupt__0__PC, CYREG_PRT2_PC2
.set Interrupt__0__PORT, 2
.set Interrupt__0__SHIFT, 2
.set Interrupt__AG, CYREG_PRT2_AG
.set Interrupt__AMUX, CYREG_PRT2_AMUX
.set Interrupt__BIE, CYREG_PRT2_BIE
.set Interrupt__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Interrupt__BYP, CYREG_PRT2_BYP
.set Interrupt__CTL, CYREG_PRT2_CTL
.set Interrupt__DM0, CYREG_PRT2_DM0
.set Interrupt__DM1, CYREG_PRT2_DM1
.set Interrupt__DM2, CYREG_PRT2_DM2
.set Interrupt__DR, CYREG_PRT2_DR
.set Interrupt__INP_DIS, CYREG_PRT2_INP_DIS
.set Interrupt__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Interrupt__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Interrupt__LCD_EN, CYREG_PRT2_LCD_EN
.set Interrupt__MASK, 0x04
.set Interrupt__PORT, 2
.set Interrupt__PRT, CYREG_PRT2_PRT
.set Interrupt__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Interrupt__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Interrupt__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Interrupt__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Interrupt__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Interrupt__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Interrupt__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Interrupt__PS, CYREG_PRT2_PS
.set Interrupt__SHIFT, 2
.set Interrupt__SLW, CYREG_PRT2_SLW

/* Pin_latch */
.set Pin_latch__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set Pin_latch__0__MASK, 0x10
.set Pin_latch__0__PC, CYREG_PRT2_PC4
.set Pin_latch__0__PORT, 2
.set Pin_latch__0__SHIFT, 4
.set Pin_latch__AG, CYREG_PRT2_AG
.set Pin_latch__AMUX, CYREG_PRT2_AMUX
.set Pin_latch__BIE, CYREG_PRT2_BIE
.set Pin_latch__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_latch__BYP, CYREG_PRT2_BYP
.set Pin_latch__CTL, CYREG_PRT2_CTL
.set Pin_latch__DM0, CYREG_PRT2_DM0
.set Pin_latch__DM1, CYREG_PRT2_DM1
.set Pin_latch__DM2, CYREG_PRT2_DM2
.set Pin_latch__DR, CYREG_PRT2_DR
.set Pin_latch__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_latch__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_latch__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_latch__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_latch__MASK, 0x10
.set Pin_latch__PORT, 2
.set Pin_latch__PRT, CYREG_PRT2_PRT
.set Pin_latch__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_latch__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_latch__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_latch__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_latch__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_latch__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_latch__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_latch__PS, CYREG_PRT2_PS
.set Pin_latch__SHIFT, 4
.set Pin_latch__SLW, CYREG_PRT2_SLW

/* photodiodes */
.set photodiodes__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set photodiodes__0__MASK, 0x01
.set photodiodes__0__PC, CYREG_PRT3_PC0
.set photodiodes__0__PORT, 3
.set photodiodes__0__SHIFT, 0
.set photodiodes__AG, CYREG_PRT3_AG
.set photodiodes__AMUX, CYREG_PRT3_AMUX
.set photodiodes__BIE, CYREG_PRT3_BIE
.set photodiodes__BIT_MASK, CYREG_PRT3_BIT_MASK
.set photodiodes__BYP, CYREG_PRT3_BYP
.set photodiodes__CTL, CYREG_PRT3_CTL
.set photodiodes__DM0, CYREG_PRT3_DM0
.set photodiodes__DM1, CYREG_PRT3_DM1
.set photodiodes__DM2, CYREG_PRT3_DM2
.set photodiodes__DR, CYREG_PRT3_DR
.set photodiodes__INP_DIS, CYREG_PRT3_INP_DIS
.set photodiodes__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set photodiodes__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set photodiodes__LCD_EN, CYREG_PRT3_LCD_EN
.set photodiodes__MASK, 0x01
.set photodiodes__PORT, 3
.set photodiodes__PRT, CYREG_PRT3_PRT
.set photodiodes__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set photodiodes__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set photodiodes__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set photodiodes__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set photodiodes__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set photodiodes__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set photodiodes__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set photodiodes__PS, CYREG_PRT3_PS
.set photodiodes__SHIFT, 0
.set photodiodes__SLW, CYREG_PRT3_SLW

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG5_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG5_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG5_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x05
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x20
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x20

/* Test_time_pin */
.set Test_time_pin__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Test_time_pin__0__MASK, 0x01
.set Test_time_pin__0__PC, CYREG_PRT2_PC0
.set Test_time_pin__0__PORT, 2
.set Test_time_pin__0__SHIFT, 0
.set Test_time_pin__AG, CYREG_PRT2_AG
.set Test_time_pin__AMUX, CYREG_PRT2_AMUX
.set Test_time_pin__BIE, CYREG_PRT2_BIE
.set Test_time_pin__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Test_time_pin__BYP, CYREG_PRT2_BYP
.set Test_time_pin__CTL, CYREG_PRT2_CTL
.set Test_time_pin__DM0, CYREG_PRT2_DM0
.set Test_time_pin__DM1, CYREG_PRT2_DM1
.set Test_time_pin__DM2, CYREG_PRT2_DM2
.set Test_time_pin__DR, CYREG_PRT2_DR
.set Test_time_pin__INP_DIS, CYREG_PRT2_INP_DIS
.set Test_time_pin__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Test_time_pin__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Test_time_pin__LCD_EN, CYREG_PRT2_LCD_EN
.set Test_time_pin__MASK, 0x01
.set Test_time_pin__PORT, 2
.set Test_time_pin__PRT, CYREG_PRT2_PRT
.set Test_time_pin__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Test_time_pin__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Test_time_pin__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Test_time_pin__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Test_time_pin__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Test_time_pin__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Test_time_pin__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Test_time_pin__PS, CYREG_PRT2_PS
.set Test_time_pin__SHIFT, 0
.set Test_time_pin__SLW, CYREG_PRT2_SLW

/* Timer_TimerUDB */
.set Timer_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set Timer_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set Timer_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B1_UDB04_MSK
.set Timer_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set Timer_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B1_UDB04_ST
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B1_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B1_UDB11_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B1_UDB11_ST_CTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB11_MSK_ACTL
.set Timer_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B1_UDB11_MSK
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_TimerUDB_sT16_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u0__A0_REG, CYREG_B0_UDB06_A0
.set Timer_TimerUDB_sT16_timerdp_u0__A1_REG, CYREG_B0_UDB06_A1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u0__D0_REG, CYREG_B0_UDB06_D0
.set Timer_TimerUDB_sT16_timerdp_u0__D1_REG, CYREG_B0_UDB06_D1
.set Timer_TimerUDB_sT16_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u0__F0_REG, CYREG_B0_UDB06_F0
.set Timer_TimerUDB_sT16_timerdp_u0__F1_REG, CYREG_B0_UDB06_F1
.set Timer_TimerUDB_sT16_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set Timer_TimerUDB_sT16_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set Timer_TimerUDB_sT16_timerdp_u1__A0_REG, CYREG_B0_UDB07_A0
.set Timer_TimerUDB_sT16_timerdp_u1__A1_REG, CYREG_B0_UDB07_A1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set Timer_TimerUDB_sT16_timerdp_u1__D0_REG, CYREG_B0_UDB07_D0
.set Timer_TimerUDB_sT16_timerdp_u1__D1_REG, CYREG_B0_UDB07_D1
.set Timer_TimerUDB_sT16_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set Timer_TimerUDB_sT16_timerdp_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set Timer_TimerUDB_sT16_timerdp_u1__F0_REG, CYREG_B0_UDB07_F0
.set Timer_TimerUDB_sT16_timerdp_u1__F1_REG, CYREG_B0_UDB07_F1

/* isr_BLINK_TIMER */
.set isr_BLINK_TIMER__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_BLINK_TIMER__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_BLINK_TIMER__INTC_MASK, 0x08
.set isr_BLINK_TIMER__INTC_NUMBER, 3
.set isr_BLINK_TIMER__INTC_PRIOR_NUM, 1
.set isr_BLINK_TIMER__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set isr_BLINK_TIMER__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_BLINK_TIMER__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_update_leds */
.set isr_update_leds__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_update_leds__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_update_leds__INTC_MASK, 0x20000
.set isr_update_leds__INTC_NUMBER, 17
.set isr_update_leds__INTC_PRIOR_NUM, 2
.set isr_update_leds__INTC_PRIOR_REG, CYREG_NVIC_PRI_17
.set isr_update_leds__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_update_leds__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SPIM_led_control */
.set SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_led_control_BSPIM_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_led_control_BSPIM_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_led_control_BSPIM_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_led_control_BSPIM_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set SPIM_led_control_BSPIM_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_led_control_BSPIM_BitCounter__CONTROL_REG, CYREG_B0_UDB06_CTL
.set SPIM_led_control_BSPIM_BitCounter__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_led_control_BSPIM_BitCounter__COUNT_REG, CYREG_B0_UDB06_CTL
.set SPIM_led_control_BSPIM_BitCounter__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_led_control_BSPIM_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_led_control_BSPIM_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_led_control_BSPIM_BitCounter__PERIOD_REG, CYREG_B0_UDB06_MSK
.set SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set SPIM_led_control_BSPIM_BitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set SPIM_led_control_BSPIM_BitCounter_ST__MASK_REG, CYREG_B0_UDB06_MSK
.set SPIM_led_control_BSPIM_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_led_control_BSPIM_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set SPIM_led_control_BSPIM_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_led_control_BSPIM_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set SPIM_led_control_BSPIM_BitCounter_ST__STATUS_REG, CYREG_B0_UDB06_ST
.set SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set SPIM_led_control_BSPIM_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB07_08_ST
.set SPIM_led_control_BSPIM_RxStsReg__4__MASK, 0x10
.set SPIM_led_control_BSPIM_RxStsReg__4__POS, 4
.set SPIM_led_control_BSPIM_RxStsReg__5__MASK, 0x20
.set SPIM_led_control_BSPIM_RxStsReg__5__POS, 5
.set SPIM_led_control_BSPIM_RxStsReg__6__MASK, 0x40
.set SPIM_led_control_BSPIM_RxStsReg__6__POS, 6
.set SPIM_led_control_BSPIM_RxStsReg__MASK, 0x70
.set SPIM_led_control_BSPIM_RxStsReg__MASK_REG, CYREG_B0_UDB07_MSK
.set SPIM_led_control_BSPIM_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set SPIM_led_control_BSPIM_RxStsReg__STATUS_REG, CYREG_B0_UDB07_ST
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__A0_REG, CYREG_B1_UDB05_A0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__A1_REG, CYREG_B1_UDB05_A1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__D0_REG, CYREG_B1_UDB05_D0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__D1_REG, CYREG_B1_UDB05_D1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_led_control_BSPIM_sR8_Dp_u0__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set SPIM_led_control_BSPIM_sR8_Dp_u0__F0_REG, CYREG_B1_UDB05_F0
.set SPIM_led_control_BSPIM_sR8_Dp_u0__F1_REG, CYREG_B1_UDB05_F1
.set SPIM_led_control_BSPIM_TxStsReg__0__MASK, 0x01
.set SPIM_led_control_BSPIM_TxStsReg__0__POS, 0
.set SPIM_led_control_BSPIM_TxStsReg__1__MASK, 0x02
.set SPIM_led_control_BSPIM_TxStsReg__1__POS, 1
.set SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set SPIM_led_control_BSPIM_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB05_06_ST
.set SPIM_led_control_BSPIM_TxStsReg__2__MASK, 0x04
.set SPIM_led_control_BSPIM_TxStsReg__2__POS, 2
.set SPIM_led_control_BSPIM_TxStsReg__3__MASK, 0x08
.set SPIM_led_control_BSPIM_TxStsReg__3__POS, 3
.set SPIM_led_control_BSPIM_TxStsReg__4__MASK, 0x10
.set SPIM_led_control_BSPIM_TxStsReg__4__POS, 4
.set SPIM_led_control_BSPIM_TxStsReg__MASK, 0x1F
.set SPIM_led_control_BSPIM_TxStsReg__MASK_REG, CYREG_B1_UDB05_MSK
.set SPIM_led_control_BSPIM_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set SPIM_led_control_BSPIM_TxStsReg__STATUS_REG, CYREG_B1_UDB05_ST
.set SPIM_led_control_TxInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SPIM_led_control_TxInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SPIM_led_control_TxInternalInterrupt__INTC_MASK, 0x04
.set SPIM_led_control_TxInternalInterrupt__INTC_NUMBER, 2
.set SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_NUM, 2
.set SPIM_led_control_TxInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SPIM_led_control_TxInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SPIM_led_control_TxInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Timer_led_updater */
.set Timer_led_updater_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_led_updater_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_led_updater_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_led_updater_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_led_updater_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_led_updater_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_led_updater_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_led_updater_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_led_updater_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_led_updater_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_led_updater_TimerHW__PM_ACT_MSK, 0x01
.set Timer_led_updater_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_led_updater_TimerHW__PM_STBY_MSK, 0x01
.set Timer_led_updater_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_led_updater_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_led_updater_TimerHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_Disallowed
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000001F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU3_INTTYPE7
.set Dedicated_Output__MASK, 0x80
.set Dedicated_Output__PC, CYREG_PRT3_PC7
.set Dedicated_Output__PORT, 3
.set Dedicated_Output__SHIFT, 7
.set DMA_CHANNELS_USED__MASK0, 0x00000400
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
