
*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: synth_design -top top -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3832 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 307.555 ; gain = 76.914
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:60]
INFO: [Synth 8-3491] module 'Decoder' declared at 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd:32' bound to instance 'decode' of component 'Decoder' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Decoder' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-256] done synthesizing module 'Decoder' (1#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/Decoder.vhd:41]
INFO: [Synth 8-3491] module 'registerfile' declared at 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd:37' bound to instance 'registerfi' of component 'registerfile' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:140]
INFO: [Synth 8-638] synthesizing module 'registerfile' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd:52]
WARNING: [Synth 8-6014] Unused sequential element RD2_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd:186]
INFO: [Synth 8-256] done synthesizing module 'registerfile' (2#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/registerfile.vhd:52]
INFO: [Synth 8-3491] module 'IM' declared at 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:36' bound to instance 'instrmemory' of component 'IM' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:142]
INFO: [Synth 8-638] synthesizing module 'IM' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:68]
WARNING: [Synth 8-6014] Unused sequential element PC_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:157]
INFO: [Synth 8-256] done synthesizing module 'IM' (3#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:68]
INFO: [Synth 8-3491] module 'DataMemoryModule' declared at 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd:6' bound to instance 'datamemo' of component 'DataMemoryModule' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:144]
INFO: [Synth 8-638] synthesizing module 'DataMemoryModule' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'DataMemoryModule' (4#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/new/datamem.vhd:16]
INFO: [Synth 8-3491] module 'ALU' declared at 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:25' bound to instance 'alumodule' of component 'ALU' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:146]
INFO: [Synth 8-638] synthesizing module 'ALU' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'top' (6#1) [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/top.vhd:60]
WARNING: [Synth 8-3331] design ALU has unconnected port CLK
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[31]
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[30]
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[29]
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[28]
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[27]
WARNING: [Synth 8-3331] design registerfile has unconnected port Instr[26]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.879 ; gain = 116.238
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 346.879 ; gain = 116.238
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
Finished Parsing XDC File [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/constrs_1/new/top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 648.590 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "MemtoReg" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ALUSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegDst" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "JMP" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "branch" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "data_mem" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element PCbar_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:156]
WARNING: [Synth 8-6014] Unused sequential element PCbar_reg_rep was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:156]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:53]
WARNING: [Synth 8-327] inferring latch for variable 'ALUZero_reg' [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/imports/6463processor-ALU/ALU.vhd:54]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 6     
+---RAMs : 
	               2K Bit         RAMs := 1     
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	  65 Input     32 Bit        Muxes := 1     
	   8 Input     32 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Decoder 
Detailed RTL Component Info : 
+---Muxes : 
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 6     
	   3 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module registerfile 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 3     
+---RAMs : 
	             1024 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
+---Muxes : 
	  65 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
Module DataMemoryModule 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---RAMs : 
	               2K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
+---Muxes : 
	   8 Input     32 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-6014] Unused sequential element instrmemory/PCbar_reg was removed.  [C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.srcs/sources_1/new/IM.vhd:156]
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[5]' (FD) to 'instrmemory/Instr_reg[6]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[6]' (FD) to 'instrmemory/Instr_reg[7]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[7]' (FD) to 'instrmemory/Instr_reg[8]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[8]' (FD) to 'instrmemory/Instr_reg[9]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[9]' (FD) to 'instrmemory/Instr_reg[10]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[10]' (FD) to 'instrmemory/Instr_reg[14]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[14]' (FD) to 'instrmemory/Instr_reg[15]'
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[20]' (FD) to 'instrmemory/Instr_reg[25]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\instrmemory/Instr_reg[25] )
INFO: [Synth 8-3886] merging instance 'instrmemory/Instr_reg[30]' (FD) to 'instrmemory/Instr_reg[31]'
WARNING: [Synth 8-3332] Sequential element (instrmemory/Instr_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[6]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCbar_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[31]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[30]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[29]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[28]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[27]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[26]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[25]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[24]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[23]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[22]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[21]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[20]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[19]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[18]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[17]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[16]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[15]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[14]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[13]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[12]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[11]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[10]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[9]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[8]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[7]) is unused and will be removed from module top.
WARNING: [Synth 8-3332] Sequential element (instrmemory/PCplus_reg[6]) is unused and will be removed from module top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-------------+------------------+---------------+----------------+
|Module Name  | RTL Object       | Depth x Width | Implemented As | 
+-------------+------------------+---------------+----------------+
|registerfile | selA3            | 32x6          | LUT            | 
|registerfile | selA2            | 32x6          | LUT            | 
|registerfile | selA1            | 32x6          | LUT            | 
|top          | registerfi/selA1 | 32x5          | LUT            | 
+-------------+------------------+---------------+----------------+


Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+--------------------------+-----------+----------------------+-----------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | 
+------------+--------------------------+-----------+----------------------+-----------------+
|top         | registerfi/registers_reg | Implied   | 32 x 32              | RAM32M x 12     | 
|top         | datamemo/data_mem_reg    | Implied   | 64 x 32              | RAM64X1S x 32   | 
+------------+--------------------------+-----------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:40 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:39 ; elapsed = 00:00:40 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |    21|
|3     |LUT1     |     7|
|4     |LUT2     |     8|
|5     |LUT3     |   100|
|6     |LUT4     |    34|
|7     |LUT5     |    52|
|8     |LUT6     |    33|
|9     |RAM32M   |    12|
|10    |RAM64X1S |    32|
|11    |FDRE     |   168|
|12    |LD       |    33|
|13    |IBUF     |     1|
|14    |OBUF     |   160|
+------+---------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   663|
|2     |  alumodule   |ALU              |    48|
|3     |  datamemo    |DataMemoryModule |    96|
|4     |  instrmemory |IM               |   171|
|5     |  registerfi  |registerfile     |   185|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:40 ; elapsed = 00:00:41 . Memory (MB): peak = 648.590 ; gain = 417.949
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 58 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:32 . Memory (MB): peak = 648.590 ; gain = 116.238
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 648.590 ; gain = 417.949
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 99 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 77 instances were transformed.
  LD => LDCE: 33 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 12 instances
  RAM64X1S => RAM64X1S (RAMS64E): 32 instances

47 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 648.590 ; gain = 425.715
INFO: [Common 17-1381] The checkpoint 'C:/Users/l/Desktop/6463ADVHDes/code/project_12/project_12.runs/synth_1/top.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 648.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 15:50:49 2017...
