ARM GAS  C:\Temp\cc9sR3DL.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"X-NUCLEO-53L1A1.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/X-NUCLEO-53L1A1.c"
  20              		.section	.text._I2cFailRecover,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	_I2cFailRecover:
  27              	.LFB134:
   1:Core/Src/X-NUCLEO-53L1A1.c **** /**
   2:Core/Src/X-NUCLEO-53L1A1.c ****  * @file X-NUCLEO-53L1A1.c
   3:Core/Src/X-NUCLEO-53L1A1.c ****  *
   4:Core/Src/X-NUCLEO-53L1A1.c ****  * implement X-NUCLEO-53L1A1 Nucleo BSP
   5:Core/Src/X-NUCLEO-53L1A1.c ****  */
   6:Core/Src/X-NUCLEO-53L1A1.c **** 
   7:Core/Src/X-NUCLEO-53L1A1.c **** 
   8:Core/Src/X-NUCLEO-53L1A1.c **** #include <string.h>
   9:Core/Src/X-NUCLEO-53L1A1.c **** #include  "X-NUCLEO-53L1A1.h"
  10:Core/Src/X-NUCLEO-53L1A1.c **** 
  11:Core/Src/X-NUCLEO-53L1A1.c **** 
  12:Core/Src/X-NUCLEO-53L1A1.c **** 
  13:Core/Src/X-NUCLEO-53L1A1.c **** 
  14:Core/Src/X-NUCLEO-53L1A1.c **** #ifndef HAL_I2C_MODULE_ENABLED
  15:Core/Src/X-NUCLEO-53L1A1.c **** #define HAL_I2C_MODULE_ENABLED
  16:Core/Src/X-NUCLEO-53L1A1.c **** #pragma message("hal conf should enable i2c")
  17:Core/Src/X-NUCLEO-53L1A1.c **** #endif
  18:Core/Src/X-NUCLEO-53L1A1.c **** 
  19:Core/Src/X-NUCLEO-53L1A1.c **** /* when not customized by application define dummy one */
  20:Core/Src/X-NUCLEO-53L1A1.c **** #ifndef XNUCLEO53L1A1_GetI2cBus
  21:Core/Src/X-NUCLEO-53L1A1.c **** /**
  22:Core/Src/X-NUCLEO-53L1A1.c ****  * macro that can be overloaded by user to enforce i2c sharing in RTOS context
  23:Core/Src/X-NUCLEO-53L1A1.c ****  */
  24:Core/Src/X-NUCLEO-53L1A1.c **** #define XNUCLEO53L1A1_GetI2cBus(...) (void)0
  25:Core/Src/X-NUCLEO-53L1A1.c **** #endif
  26:Core/Src/X-NUCLEO-53L1A1.c **** 
  27:Core/Src/X-NUCLEO-53L1A1.c **** #ifndef XNUCLEO53L1A1_PutI2cBus
  28:Core/Src/X-NUCLEO-53L1A1.c **** /** macro can be overloaded by user to enforce i2c sharing in RTOS context
  29:Core/Src/X-NUCLEO-53L1A1.c ****  */
  30:Core/Src/X-NUCLEO-53L1A1.c **** #   define XNUCLEO53L1A1_PutI2cBus(...) (void)0
  31:Core/Src/X-NUCLEO-53L1A1.c **** #endif
ARM GAS  C:\Temp\cc9sR3DL.s 			page 2


  32:Core/Src/X-NUCLEO-53L1A1.c **** 
  33:Core/Src/X-NUCLEO-53L1A1.c **** /**
  34:Core/Src/X-NUCLEO-53L1A1.c ****  *@mainpage
  35:Core/Src/X-NUCLEO-53L1A1.c ****  *@image html VL53L1A1_board.jpg "X-NUCLEO-53L1A1 Expansion Board"
  36:Core/Src/X-NUCLEO-53L1A1.c **** 
  37:Core/Src/X-NUCLEO-53L1A1.c ****   @section Quick BSP links
  38:Core/Src/X-NUCLEO-53L1A1.c ****   - @ref XNUCLEO53L1A1_Interface
  39:Core/Src/X-NUCLEO-53L1A1.c ****   - Board information and configuration @ref XNUCLEO53L1A1_Board
  40:Core/Src/X-NUCLEO-53L1A1.c ****   - Go to Modules panes
  41:Core/Src/X-NUCLEO-53L1A1.c **** 
  42:Core/Src/X-NUCLEO-53L1A1.c **** 
  43:Core/Src/X-NUCLEO-53L1A1.c ****   @section XNUCLEO53L1A1_usage How to use X-NUCLEO-53L1A1 BSP ?
  44:Core/Src/X-NUCLEO-53L1A1.c ****   ## Multiple family project ##
  45:Core/Src/X-NUCLEO-53L1A1.c ****    X-NUCLEO-53L1A1 BSP supports multiple STM32 families through unique "stm32xxx_hal.h".
  46:Core/Src/X-NUCLEO-53L1A1.c ****    This file redirects to the targeted stm32 HAL.
  47:Core/Src/X-NUCLEO-53L1A1.c ****    @note This file can also be used to place any customization defines
  48:Core/Src/X-NUCLEO-53L1A1.c **** 
  49:Core/Src/X-NUCLEO-53L1A1.c ****   @section XNUCLEO53L1A1_conf  How to configure X-NUCLEO-53L1A1 BSP ?
  50:Core/Src/X-NUCLEO-53L1A1.c ****   ## configuration ##
  51:Core/Src/X-NUCLEO-53L1A1.c ****     see @ref VL53L1A1_config
  52:Core/Src/X-NUCLEO-53L1A1.c **** 
  53:Core/Src/X-NUCLEO-53L1A1.c ****   ### MSP implementation ###
  54:Core/Src/X-NUCLEO-53L1A1.c ****    @li @ref MSP_implement
  55:Core/Src/X-NUCLEO-53L1A1.c ****      @li @ref MSP_implement_common
  56:Core/Src/X-NUCLEO-53L1A1.c ****      @li @ref MSP_implement_STM32x4
  57:Core/Src/X-NUCLEO-53L1A1.c **** 
  58:Core/Src/X-NUCLEO-53L1A1.c **** */
  59:Core/Src/X-NUCLEO-53L1A1.c **** 
  60:Core/Src/X-NUCLEO-53L1A1.c **** 
  61:Core/Src/X-NUCLEO-53L1A1.c **** /**
  62:Core/Src/X-NUCLEO-53L1A1.c ****  * @defgroup XNUCLEO53L1A1_Board X-NUCLEO-53L1A1 Expansion Board
  63:Core/Src/X-NUCLEO-53L1A1.c ****  * @{
  64:Core/Src/X-NUCLEO-53L1A1.c ****  */
  65:Core/Src/X-NUCLEO-53L1A1.c **** 
  66:Core/Src/X-NUCLEO-53L1A1.c **** /**
  67:Core/Src/X-NUCLEO-53L1A1.c ****  * @defgroup VL53L1A1_GPIO1_MAP    VL53L1A1 Sensor to MCU interrupt mapping
  68:Core/Src/X-NUCLEO-53L1A1.c ****  *
  69:Core/Src/X-NUCLEO-53L1A1.c ****  * # GPIO mapping ##
  70:Core/Src/X-NUCLEO-53L1A1.c ****  * Various options can be used to map the 3 VL53L0X interrupt lines to MCU. By default, the expansi
  71:Core/Src/X-NUCLEO-53L1A1.c ****  * Center on-board vl53l0x mode which means only the center device can be used in interrupt mode. T
  72:Core/Src/X-NUCLEO-53L1A1.c ****  * in interrupt mode, it is necessary to adapt the board configuration as described below.
  73:Core/Src/X-NUCLEO-53L1A1.c ****  * ## One interrupt line shared by all sensors ##
  74:Core/Src/X-NUCLEO-53L1A1.c ****  * All VL53L0x GPIO1 pins (open collector outputs) are connected together on the expansion board
  75:Core/Src/X-NUCLEO-53L1A1.c ****  * and level shifter input drives single shared interrupt line to MCU.\n
  76:Core/Src/X-NUCLEO-53L1A1.c ****  * Solder options to operate in this mode:
  77:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U7 and U8 are fitted  (connect GPIO all together before level shifter)
  78:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U10, U11, U15 and U18 are not soldered. (disconnect all level shifted option to arduino conn
  79:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U14/U17 to select  PA4/PC1  => EXTI4_15_IRQn / EXTI0_1_IRQn (final selection option)
  80:Core/Src/X-NUCLEO-53L1A1.c ****  *
  81:Core/Src/X-NUCLEO-53L1A1.c ****  * see @a #VL53L1A1_GPIO1_C_OPTION for interrupt line selection
  82:Core/Src/X-NUCLEO-53L1A1.c ****  *
  83:Core/Src/X-NUCLEO-53L1A1.c ****  * @note requires @a #VL53L1A1_GPIO1_SHARED to be set (to 1)
  84:Core/Src/X-NUCLEO-53L1A1.c ****  *
  85:Core/Src/X-NUCLEO-53L1A1.c ****  * ##  One interrupt per sensor  ##
  86:Core/Src/X-NUCLEO-53L1A1.c ****  * To use one interrupt per device :\n
  87:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Do not define @a #VL53L1A1_GPIO1_SHARED  or set to 0
  88:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U7 and U8 must not be soldered (disconnect L and R GPIO from C before level shifter)
ARM GAS  C:\Temp\cc9sR3DL.s 			page 3


  89:Core/Src/X-NUCLEO-53L1A1.c ****  *
  90:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Center on-board vl53l0x  ###
  91:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U14 (fitted by default)  CN8#3    PA4
  92:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U17 (*option)         	CN8#5    PC1
  93:Core/Src/X-NUCLEO-53L1A1.c ****  *
  94:Core/Src/X-NUCLEO-53L1A1.c ****  * see @ref VL53L1A1_GPIO1_C_OPTION
  95:Core/Src/X-NUCLEO-53L1A1.c ****  *
  96:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Left satellite ###
  97:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U10 (not fitted by default)  CN5#2    PC7
  98:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U11 (*option)         		CN5#1    PA9
  99:Core/Src/X-NUCLEO-53L1A1.c ****  *
 100:Core/Src/X-NUCLEO-53L1A1.c ****  * see @a #VL53L1A1_GPIO1_L_OPTION
 101:Core/Src/X-NUCLEO-53L1A1.c ****  *
 102:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Right satellite ###
 103:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U18 (not fitted by default)  CN9#3    PA10
 104:Core/Src/X-NUCLEO-53L1A1.c ****  * @li U15 (*option)       			CN9#5    PB5
 105:Core/Src/X-NUCLEO-53L1A1.c **** 
 106:Core/Src/X-NUCLEO-53L1A1.c ****  *
 107:Core/Src/X-NUCLEO-53L1A1.c ****  * see @a #VL53L1A1_GPIO1_R_OPTION
 108:Core/Src/X-NUCLEO-53L1A1.c ****  *
 109:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Interrupt vectors F401 and L476 ###
 110:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Center PA4 / PC1  => Extit4 / Exti 1
 111:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Left PC7 / PA9 => Extit9_5 / Extit9_5
 112:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Right PA10 / PB5 => Extit15_10 / Extit9_5
 113:Core/Src/X-NUCLEO-53L1A1.c ****  *
 114:Core/Src/X-NUCLEO-53L1A1.c ****  * @warning When selecting alternate option for both sensor L/R interrupt line will shared same vec
 115:Core/Src/X-NUCLEO-53L1A1.c ****  *
 116:Core/Src/X-NUCLEO-53L1A1.c ****  * ### L053 ###
 117:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Center PA4 / PC1  => EXTI4_15_IRQn / EXTI0_1_IRQn
 118:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Left PC7 / PA9  => EXTI4_15_IRQn / EXTI4_15_IRQn
 119:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Right PA10 /  PB5 => EXTI4_15_IRQn / EXTI4_15_IRQn
 120:Core/Src/X-NUCLEO-53L1A1.c ****  *
 121:Core/Src/X-NUCLEO-53L1A1.c ****  * @warning R and L have shared vector use, and will also share C vector if alternate option is sel
 122:Core/Src/X-NUCLEO-53L1A1.c ****  */
 123:Core/Src/X-NUCLEO-53L1A1.c **** 
 124:Core/Src/X-NUCLEO-53L1A1.c **** /**
 125:Core/Src/X-NUCLEO-53L1A1.c ****  * @defgroup  XNUCLEO53L1A1_I2CExpanders I2C expender mapping
 126:Core/Src/X-NUCLEO-53L1A1.c ****  * ## I2C Expanders address and i/o ##
 127:Core/Src/X-NUCLEO-53L1A1.c ****  * Digit 1 2 3 and 4 below are numbered left to right "1234" on see on display
 128:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Expander 0 ###
 129:Core/Src/X-NUCLEO-53L1A1.c ****  * U21 A[2-0]= 001 => i2c address[7..1] 0x43 ([7..0] 0x86 )
 130:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Digit#1  gpio 0 to 6
 131:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Digit#2  gpio 7 to 13
 132:Core/Src/X-NUCLEO-53L1A1.c ****  * @li xshut_l  gpio 14
 133:Core/Src/X-NUCLEO-53L1A1.c ****  * @li xshut_r  gpio 15
 134:Core/Src/X-NUCLEO-53L1A1.c ****  *
 135:Core/Src/X-NUCLEO-53L1A1.c ****  * ### Expander 1 ###
 136:Core/Src/X-NUCLEO-53L1A1.c ****  * U19 A[2-0]= 000 => i2c address[7..1] 0x42 ([7..0] 0x84 )
 137:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Digit#3  gpio 0 to 6
 138:Core/Src/X-NUCLEO-53L1A1.c ****  * @li Digit#4  gpio 7 to 13
 139:Core/Src/X-NUCLEO-53L1A1.c ****  * @li PB1      gpio 14
 140:Core/Src/X-NUCLEO-53L1A1.c ****  * @li xshut    gpio 15
 141:Core/Src/X-NUCLEO-53L1A1.c ****  *
 142:Core/Src/X-NUCLEO-53L1A1.c ****  * @note The 0/1  assignment is "digit" order logical don't look for any sense as  per device addre
 143:Core/Src/X-NUCLEO-53L1A1.c ****  * @{
 144:Core/Src/X-NUCLEO-53L1A1.c ****  */
 145:Core/Src/X-NUCLEO-53L1A1.c **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 4


 146:Core/Src/X-NUCLEO-53L1A1.c **** /**
 147:Core/Src/X-NUCLEO-53L1A1.c ****  * Expander 0 i2c address[7..0] format
 148:Core/Src/X-NUCLEO-53L1A1.c ****  */
 149:Core/Src/X-NUCLEO-53L1A1.c **** #define I2cExpAddr0 ((int)(0x43*2))
 150:Core/Src/X-NUCLEO-53L1A1.c **** /**
 151:Core/Src/X-NUCLEO-53L1A1.c ****  * Expander 1 i2c address[7..0] format
 152:Core/Src/X-NUCLEO-53L1A1.c ****  */
 153:Core/Src/X-NUCLEO-53L1A1.c **** #define I2cExpAddr1 ((int)(0x42*2))
 154:Core/Src/X-NUCLEO-53L1A1.c **** /** @} XNUCLEO53L1A1_I2CExpanders*/
 155:Core/Src/X-NUCLEO-53L1A1.c **** 
 156:Core/Src/X-NUCLEO-53L1A1.c **** 
 157:Core/Src/X-NUCLEO-53L1A1.c **** /**
 158:Core/Src/X-NUCLEO-53L1A1.c ****  * GPIO monitor pin state register
 159:Core/Src/X-NUCLEO-53L1A1.c ****  * 16 bit register LSB at lowest offset (little endian)
 160:Core/Src/X-NUCLEO-53L1A1.c ****  */
 161:Core/Src/X-NUCLEO-53L1A1.c **** #define GPMR    0x10
 162:Core/Src/X-NUCLEO-53L1A1.c **** /**
 163:Core/Src/X-NUCLEO-53L1A1.c ****  * STMPE1600 GPIO set pin state register
 164:Core/Src/X-NUCLEO-53L1A1.c ****  * 16 bit register LSB at lowest offset (little endian)
 165:Core/Src/X-NUCLEO-53L1A1.c ****  */
 166:Core/Src/X-NUCLEO-53L1A1.c **** #define GPSR    0x12
 167:Core/Src/X-NUCLEO-53L1A1.c **** /**
 168:Core/Src/X-NUCLEO-53L1A1.c ****  * STMPE1600 GPIO set pin direction register
 169:Core/Src/X-NUCLEO-53L1A1.c ****  * 16 bit register LSB at lowest offset
 170:Core/Src/X-NUCLEO-53L1A1.c ****  */
 171:Core/Src/X-NUCLEO-53L1A1.c **** #define GPDR    0x14
 172:Core/Src/X-NUCLEO-53L1A1.c **** 
 173:Core/Src/X-NUCLEO-53L1A1.c **** 
 174:Core/Src/X-NUCLEO-53L1A1.c **** /** @} */ /* defgroup  XNUCLEO53L1A1_Board */
 175:Core/Src/X-NUCLEO-53L1A1.c **** 
 176:Core/Src/X-NUCLEO-53L1A1.c **** 
 177:Core/Src/X-NUCLEO-53L1A1.c **** /****************************************************
 178:Core/Src/X-NUCLEO-53L1A1.c ****  *@defgroup  XNUCLEO53L1A1_globals
 179:Core/Src/X-NUCLEO-53L1A1.c ****  *@{
 180:Core/Src/X-NUCLEO-53L1A1.c ****  */
 181:Core/Src/X-NUCLEO-53L1A1.c **** 
 182:Core/Src/X-NUCLEO-53L1A1.c **** /**
 183:Core/Src/X-NUCLEO-53L1A1.c ****  *  i2c handle to be  use of all i2c access
 184:Core/Src/X-NUCLEO-53L1A1.c ****  * end user shall provide it to
 185:Core/Src/X-NUCLEO-53L1A1.c ****  * can be @a XNUCLEO53L1A1_I2C1Configure() @sa XNUCLEO53L1A1_usage
 186:Core/Src/X-NUCLEO-53L1A1.c ****  * @warning do not use any XNUCLEO53L1A1_xxx prior to a first init with valid i2c handle
 187:Core/Src/X-NUCLEO-53L1A1.c ****  */
 188:Core/Src/X-NUCLEO-53L1A1.c **** I2C_HandleTypeDef  XNUCLEO53L1A1_hi2c;
 189:Core/Src/X-NUCLEO-53L1A1.c **** 
 190:Core/Src/X-NUCLEO-53L1A1.c **** 
 191:Core/Src/X-NUCLEO-53L1A1.c **** /**
 192:Core/Src/X-NUCLEO-53L1A1.c ****  * cache the full set of expanded GPIO values to avoid i2c reading
 193:Core/Src/X-NUCLEO-53L1A1.c ****  */
 194:Core/Src/X-NUCLEO-53L1A1.c **** static union CurIOVal_u {
 195:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t bytes[4];   /*!<  4 bytes array i/o view */
 196:Core/Src/X-NUCLEO-53L1A1.c ****     uint32_t u32;       /*!<  single dword i/o view */
 197:Core/Src/X-NUCLEO-53L1A1.c **** }
 198:Core/Src/X-NUCLEO-53L1A1.c **** /** cache the extended IO values */
 199:Core/Src/X-NUCLEO-53L1A1.c **** CurIOVal;
 200:Core/Src/X-NUCLEO-53L1A1.c **** 
 201:Core/Src/X-NUCLEO-53L1A1.c **** /**
 202:Core/Src/X-NUCLEO-53L1A1.c ****  * lookup table for for digit  to bit position in @a CurIOVal u32
ARM GAS  C:\Temp\cc9sR3DL.s 			page 5


 203:Core/Src/X-NUCLEO-53L1A1.c ****  */
 204:Core/Src/X-NUCLEO-53L1A1.c **** static int  DisplayBitPos[4]={0, 7, 16, 16+7};
 205:Core/Src/X-NUCLEO-53L1A1.c **** 
 206:Core/Src/X-NUCLEO-53L1A1.c **** /** @} XNUCLEO53L1A1_globals*/
 207:Core/Src/X-NUCLEO-53L1A1.c **** 
 208:Core/Src/X-NUCLEO-53L1A1.c **** /* Forward definition of private function */
 209:Core/Src/X-NUCLEO-53L1A1.c **** 
 210:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpanderRd(int I2cExpAddr, int index, uint8_t *data, int n_data);
 211:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpanderWR(int I2cExpAddr, int index, uint8_t *data, int n_data);
 212:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpandersSetAllIO(void);
 213:Core/Src/X-NUCLEO-53L1A1.c **** 
 214:Core/Src/X-NUCLEO-53L1A1.c **** /**
 215:Core/Src/X-NUCLEO-53L1A1.c ****  * Expansion board i2c bus recovery
 216:Core/Src/X-NUCLEO-53L1A1.c ****  *
 217:Core/Src/X-NUCLEO-53L1A1.c ****  * We may get reset in middle of an i2c access (h/w reset button, debug or f/w load)
 218:Core/Src/X-NUCLEO-53L1A1.c ****  * hence some agent on bus may be in middle of a transaction and can create issue or even prevent s
 219:Core/Src/X-NUCLEO-53L1A1.c ****  * this routine does use gpio to manipulate and recover i2c bus line in all cases.
 220:Core/Src/X-NUCLEO-53L1A1.c ****  */
 221:Core/Src/X-NUCLEO-53L1A1.c **** static void _I2cFailRecover(){
  28              		.loc 1 221 30 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 32
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 70B5     		push	{r4, r5, r6, lr}
  33              		.cfi_def_cfa_offset 16
  34              		.cfi_offset 4, -16
  35              		.cfi_offset 5, -12
  36              		.cfi_offset 6, -8
  37              		.cfi_offset 14, -4
  38 0002 88B0     		sub	sp, sp, #32
  39              		.cfi_def_cfa_offset 48
 222:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
  40              		.loc 1 222 5 view .LVU1
 223:Core/Src/X-NUCLEO-53L1A1.c ****     int i, nRetry=0;
  41              		.loc 1 223 5 view .LVU2
  42              	.LVL0:
 224:Core/Src/X-NUCLEO-53L1A1.c **** 
 225:Core/Src/X-NUCLEO-53L1A1.c **** 
 226:Core/Src/X-NUCLEO-53L1A1.c ****     // We can't assume bus state based on SDA and SCL state (we may be in a data or NAK bit so SCL=
 227:Core/Src/X-NUCLEO-53L1A1.c ****     // by setting SDA high and toggling SCL at least 10 time we ensure whatever agent and state
 228:Core/Src/X-NUCLEO-53L1A1.c ****     // all agent should end up seeing a "stop" and bus get back to an known idle i2c  bus state
 229:Core/Src/X-NUCLEO-53L1A1.c **** 
 230:Core/Src/X-NUCLEO-53L1A1.c ****     // Enable I/O
 231:Core/Src/X-NUCLEO-53L1A1.c ****     __GPIOB_CLK_ENABLE();
  43              		.loc 1 231 5 view .LVU3
  44              	.LBB6:
  45              		.loc 1 231 5 view .LVU4
  46 0004 0026     		movs	r6, #0
  47 0006 0196     		str	r6, [sp, #4]
  48              		.loc 1 231 5 view .LVU5
  49 0008 424B     		ldr	r3, .L11
  50 000a 1A6B     		ldr	r2, [r3, #48]
  51 000c 42F00202 		orr	r2, r2, #2
  52 0010 1A63     		str	r2, [r3, #48]
  53              		.loc 1 231 5 view .LVU6
  54 0012 1B6B     		ldr	r3, [r3, #48]
  55 0014 03F00203 		and	r3, r3, #2
ARM GAS  C:\Temp\cc9sR3DL.s 			page 6


  56 0018 0193     		str	r3, [sp, #4]
  57              		.loc 1 231 5 view .LVU7
  58 001a 019B     		ldr	r3, [sp, #4]
  59              	.LBE6:
  60              		.loc 1 231 5 view .LVU8
 232:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
  61              		.loc 1 232 5 view .LVU9
  62 001c 3E4C     		ldr	r4, .L11+4
  63 001e 0122     		movs	r2, #1
  64 0020 4FF48071 		mov	r1, #256
  65 0024 2046     		mov	r0, r4
  66 0026 FFF7FEFF 		bl	HAL_GPIO_WritePin
  67              	.LVL1:
 233:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
  68              		.loc 1 233 5 view .LVU10
  69 002a 0122     		movs	r2, #1
  70 002c 4FF40071 		mov	r1, #512
  71 0030 2046     		mov	r0, r4
  72 0032 FFF7FEFF 		bl	HAL_GPIO_WritePin
  73              	.LVL2:
 234:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9 ;
  74              		.loc 1 234 5 view .LVU11
  75              		.loc 1 234 25 is_stmt 0 view .LVU12
  76 0036 4FF44073 		mov	r3, #768
  77 003a 0393     		str	r3, [sp, #12]
 235:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  78              		.loc 1 235 5 is_stmt 1 view .LVU13
  79              		.loc 1 235 26 is_stmt 0 view .LVU14
  80 003c 1123     		movs	r3, #17
  81 003e 0493     		str	r3, [sp, #16]
 236:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  82              		.loc 1 236 5 is_stmt 1 view .LVU15
  83              		.loc 1 236 26 is_stmt 0 view .LVU16
  84 0040 0123     		movs	r3, #1
  85 0042 0593     		str	r3, [sp, #20]
 237:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  86              		.loc 1 237 5 is_stmt 1 view .LVU17
  87 0044 03A9     		add	r1, sp, #12
  88 0046 2046     		mov	r0, r4
  89 0048 FFF7FEFF 		bl	HAL_GPIO_Init
  90              	.LVL3:
  91 004c 1FE0     		b	.L5
  92              	.LVL4:
  93              	.L3:
 238:Core/Src/X-NUCLEO-53L1A1.c ****     //TODO we could do this faster by not using HAL delay 1ms for clk timing
 239:Core/Src/X-NUCLEO-53L1A1.c ****     do{
 240:Core/Src/X-NUCLEO-53L1A1.c ****         for( i=0; i<10; i++){
 241:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
  94              		.loc 1 241 13 discriminator 3 view .LVU18
  95 004e 324D     		ldr	r5, .L11+4
  96 0050 0022     		movs	r2, #0
  97 0052 4FF48071 		mov	r1, #256
  98 0056 2846     		mov	r0, r5
  99 0058 FFF7FEFF 		bl	HAL_GPIO_WritePin
 100              	.LVL5:
 242:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(1);
 101              		.loc 1 242 13 discriminator 3 view .LVU19
ARM GAS  C:\Temp\cc9sR3DL.s 			page 7


 102 005c 0120     		movs	r0, #1
 103 005e FFF7FEFF 		bl	HAL_Delay
 104              	.LVL6:
 243:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 105              		.loc 1 243 13 discriminator 3 view .LVU20
 106 0062 0122     		movs	r2, #1
 107 0064 4FF48071 		mov	r1, #256
 108 0068 2846     		mov	r0, r5
 109 006a FFF7FEFF 		bl	HAL_GPIO_WritePin
 110              	.LVL7:
 244:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(1);
 111              		.loc 1 244 13 discriminator 3 view .LVU21
 112 006e 0120     		movs	r0, #1
 113 0070 FFF7FEFF 		bl	HAL_Delay
 114              	.LVL8:
 240:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 115              		.loc 1 240 26 discriminator 3 view .LVU22
 116 0074 0134     		adds	r4, r4, #1
 117              	.LVL9:
 118              	.L2:
 240:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 119              		.loc 1 240 20 discriminator 1 view .LVU23
 120 0076 092C     		cmp	r4, #9
 121 0078 E9DD     		ble	.L3
 245:Core/Src/X-NUCLEO-53L1A1.c ****         }
 246:Core/Src/X-NUCLEO-53L1A1.c **** //        if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 247:Core/Src/X-NUCLEO-53L1A1.c **** //            static int RetryRecover;
 248:Core/Src/X-NUCLEO-53L1A1.c **** //            RetryRecover++;
 249:Core/Src/X-NUCLEO-53L1A1.c **** //        }
 250:Core/Src/X-NUCLEO-53L1A1.c ****     }while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 && nRetry++<7);
 122              		.loc 1 250 53 view .LVU24
 123              		.loc 1 250 12 is_stmt 0 view .LVU25
 124 007a 4FF40071 		mov	r1, #512
 125 007e 2648     		ldr	r0, .L11+4
 126 0080 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 127              	.LVL10:
 128              		.loc 1 250 53 view .LVU26
 129 0084 28B9     		cbnz	r0, .L4
 130              		.loc 1 250 62 discriminator 1 view .LVU27
 131 0086 731C     		adds	r3, r6, #1
 132              	.LVL11:
 133              		.loc 1 250 53 discriminator 1 view .LVU28
 134 0088 062E     		cmp	r6, #6
 135 008a 02DC     		bgt	.L4
 136              		.loc 1 250 62 view .LVU29
 137 008c 1E46     		mov	r6, r3
 138              	.LVL12:
 139              	.L5:
 239:Core/Src/X-NUCLEO-53L1A1.c ****         for( i=0; i<10; i++){
 140              		.loc 1 239 5 is_stmt 1 view .LVU30
 240:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 141              		.loc 1 240 9 view .LVU31
 240:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 142              		.loc 1 240 15 is_stmt 0 view .LVU32
 143 008e 0024     		movs	r4, #0
 240:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 144              		.loc 1 240 9 view .LVU33
ARM GAS  C:\Temp\cc9sR3DL.s 			page 8


 145 0090 F1E7     		b	.L2
 146              	.LVL13:
 147              	.L4:
 251:Core/Src/X-NUCLEO-53L1A1.c **** 
 252:Core/Src/X-NUCLEO-53L1A1.c ****     if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 148              		.loc 1 252 5 is_stmt 1 view .LVU34
 149              		.loc 1 252 9 is_stmt 0 view .LVU35
 150 0092 4FF40071 		mov	r1, #512
 151 0096 2048     		ldr	r0, .L11+4
 152 0098 FFF7FEFF 		bl	HAL_GPIO_ReadPin
 153              	.LVL14:
 154              		.loc 1 252 7 view .LVU36
 155 009c 08B1     		cbz	r0, .L10
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 254:Core/Src/X-NUCLEO-53L1A1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 255:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = GPIO_PIN_5 ;
 256:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 257:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 258:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 259:Core/Src/X-NUCLEO-53L1A1.c ****         do{
 260:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 261:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 262:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 263:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 264:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 265:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 266:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 267:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33*20);
 268:Core/Src/X-NUCLEO-53L1A1.c ****         }while(1);
 269:Core/Src/X-NUCLEO-53L1A1.c ****     }
 270:Core/Src/X-NUCLEO-53L1A1.c **** }
 156              		.loc 1 270 1 view .LVU37
 157 009e 08B0     		add	sp, sp, #32
 158              		.cfi_remember_state
 159              		.cfi_def_cfa_offset 16
 160              		@ sp needed
 161 00a0 70BD     		pop	{r4, r5, r6, pc}
 162              	.LVL15:
 163              	.L10:
 164              		.cfi_restore_state
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 165              		.loc 1 253 9 is_stmt 1 view .LVU38
 166              	.LBB7:
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 167              		.loc 1 253 9 view .LVU39
 168 00a2 0021     		movs	r1, #0
 169 00a4 0291     		str	r1, [sp, #8]
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 170              		.loc 1 253 9 view .LVU40
 171 00a6 1B4B     		ldr	r3, .L11
 172 00a8 1A6B     		ldr	r2, [r3, #48]
 173 00aa 42F00102 		orr	r2, r2, #1
 174 00ae 1A63     		str	r2, [r3, #48]
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 175              		.loc 1 253 9 view .LVU41
 176 00b0 1B6B     		ldr	r3, [r3, #48]
 177 00b2 03F00103 		and	r3, r3, #1
ARM GAS  C:\Temp\cc9sR3DL.s 			page 9


 178 00b6 0293     		str	r3, [sp, #8]
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 179              		.loc 1 253 9 view .LVU42
 180 00b8 029B     		ldr	r3, [sp, #8]
 181              	.LBE7:
 253:Core/Src/X-NUCLEO-53L1A1.c ****         __GPIOA_CLK_ENABLE();
 182              		.loc 1 253 9 view .LVU43
 255:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 183              		.loc 1 255 9 view .LVU44
 255:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 184              		.loc 1 255 29 is_stmt 0 view .LVU45
 185 00ba 2023     		movs	r3, #32
 186 00bc 0393     		str	r3, [sp, #12]
 256:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 187              		.loc 1 256 9 is_stmt 1 view .LVU46
 256:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 188              		.loc 1 256 30 is_stmt 0 view .LVU47
 189 00be 0123     		movs	r3, #1
 190 00c0 0493     		str	r3, [sp, #16]
 257:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 191              		.loc 1 257 9 is_stmt 1 view .LVU48
 257:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 192              		.loc 1 257 30 is_stmt 0 view .LVU49
 193 00c2 0591     		str	r1, [sp, #20]
 258:Core/Src/X-NUCLEO-53L1A1.c ****         do{
 194              		.loc 1 258 9 is_stmt 1 view .LVU50
 195 00c4 03A9     		add	r1, sp, #12
 196 00c6 1548     		ldr	r0, .L11+8
 197 00c8 FFF7FEFF 		bl	HAL_GPIO_Init
 198              	.LVL16:
 199              	.L7:
 259:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 200              		.loc 1 259 9 discriminator 1 view .LVU51
 260:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 201              		.loc 1 260 13 discriminator 1 view .LVU52
 202 00cc 134C     		ldr	r4, .L11+8
 203 00ce 0122     		movs	r2, #1
 204 00d0 2021     		movs	r1, #32
 205 00d2 2046     		mov	r0, r4
 206 00d4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 207              	.LVL17:
 261:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 208              		.loc 1 261 13 discriminator 1 view .LVU53
 209 00d8 2120     		movs	r0, #33
 210 00da FFF7FEFF 		bl	HAL_Delay
 211              	.LVL18:
 262:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 212              		.loc 1 262 13 discriminator 1 view .LVU54
 213 00de 0022     		movs	r2, #0
 214 00e0 2021     		movs	r1, #32
 215 00e2 2046     		mov	r0, r4
 216 00e4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 217              	.LVL19:
 263:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 218              		.loc 1 263 13 discriminator 1 view .LVU55
 219 00e8 2120     		movs	r0, #33
 220 00ea FFF7FEFF 		bl	HAL_Delay
ARM GAS  C:\Temp\cc9sR3DL.s 			page 10


 221              	.LVL20:
 264:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33);
 222              		.loc 1 264 13 discriminator 1 view .LVU56
 223 00ee 0122     		movs	r2, #1
 224 00f0 2021     		movs	r1, #32
 225 00f2 2046     		mov	r0, r4
 226 00f4 FFF7FEFF 		bl	HAL_GPIO_WritePin
 227              	.LVL21:
 265:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 228              		.loc 1 265 13 discriminator 1 view .LVU57
 229 00f8 2120     		movs	r0, #33
 230 00fa FFF7FEFF 		bl	HAL_Delay
 231              	.LVL22:
 266:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_Delay(33*20);
 232              		.loc 1 266 13 discriminator 1 view .LVU58
 233 00fe 0022     		movs	r2, #0
 234 0100 2021     		movs	r1, #32
 235 0102 2046     		mov	r0, r4
 236 0104 FFF7FEFF 		bl	HAL_GPIO_WritePin
 237              	.LVL23:
 267:Core/Src/X-NUCLEO-53L1A1.c ****         }while(1);
 238              		.loc 1 267 13 discriminator 1 view .LVU59
 239 0108 4FF42570 		mov	r0, #660
 240 010c FFF7FEFF 		bl	HAL_Delay
 241              	.LVL24:
 259:Core/Src/X-NUCLEO-53L1A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 242              		.loc 1 259 11 discriminator 1 view .LVU60
 243 0110 DCE7     		b	.L7
 244              	.L12:
 245 0112 00BF     		.align	2
 246              	.L11:
 247 0114 00380240 		.word	1073887232
 248 0118 00040240 		.word	1073873920
 249 011c 00000240 		.word	1073872896
 250              		.cfi_endproc
 251              	.LFE134:
 253              		.section	.text._ExpanderRd,"ax",%progbits
 254              		.align	1
 255              		.syntax unified
 256              		.thumb
 257              		.thumb_func
 259              	_ExpanderRd:
 260              	.LVL25:
 261              	.LFB143:
 271:Core/Src/X-NUCLEO-53L1A1.c **** 
 272:Core/Src/X-NUCLEO-53L1A1.c **** 
 273:Core/Src/X-NUCLEO-53L1A1.c **** 
 274:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_I2C1Configure() {
 275:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 276:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 277:Core/Src/X-NUCLEO-53L1A1.c **** 
 278:Core/Src/X-NUCLEO-53L1A1.c ****     _I2cFailRecover();
 279:Core/Src/X-NUCLEO-53L1A1.c **** 
 280:Core/Src/X-NUCLEO-53L1A1.c ****     /* Peripheral clock enable */
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __GPIOB_CLK_ENABLE();
 282:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 283:Core/Src/X-NUCLEO-53L1A1.c **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 11


 284:Core/Src/X-NUCLEO-53L1A1.c ****     /**I2C1 GPIO Configuration\n
 285:Core/Src/X-NUCLEO-53L1A1.c ****      PB8     ------> I2C1_SCL\n
 286:Core/Src/X-NUCLEO-53L1A1.c ****      PB9     ------> I2C1_SDA
 287:Core/Src/X-NUCLEO-53L1A1.c ****      */
 288:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 289:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 290:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 291:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 292:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 293:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 294:Core/Src/X-NUCLEO-53L1A1.c **** 
 295:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Instance = I2C1;
 296:Core/Src/X-NUCLEO-53L1A1.c **** #ifdef __STM32F4xx_HAL_H
 297:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.ClockSpeed = 400000;
 298:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 299:Core/Src/X-NUCLEO-53L1A1.c **** #else
 300:Core/Src/X-NUCLEO-53L1A1.c ****     /* STM32L4xx and L053 */
 301:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.Timing = 0x00300F38; /* set 400KHz fast mode i2c*/
 302:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 303:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.OwnAddress1 = 0;
 304:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 305:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 306:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.OwnAddress2 = 0;
 307:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 308:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 309:Core/Src/X-NUCLEO-53L1A1.c ****     status = HAL_I2C_Init(&XNUCLEO53L1A1_hi2c);
 310:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 311:Core/Src/X-NUCLEO-53L1A1.c **** }
 312:Core/Src/X-NUCLEO-53L1A1.c **** 
 313:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_SetIntrStateId(int EnableIntr, int DevNo){
 314:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 315:Core/Src/X-NUCLEO-53L1A1.c ****     IRQn_Type IntrNo;
 316:Core/Src/X-NUCLEO-53L1A1.c ****     int IntrPin;
 317:Core/Src/X-NUCLEO-53L1A1.c **** 
 318:Core/Src/X-NUCLEO-53L1A1.c **** 
 319:Core/Src/X-NUCLEO-53L1A1.c ****     switch( DevNo ){
 320:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 321:Core/Src/X-NUCLEO-53L1A1.c ****     case 'c' :
 322:Core/Src/X-NUCLEO-53L1A1.c ****         IntrNo = VL53L1A1_GPIO1_C_INTx;
 323:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_C_GPIO_PIN;
 324:Core/Src/X-NUCLEO-53L1A1.c ****         status = 0;
 325:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 326:Core/Src/X-NUCLEO-53L1A1.c **** #if ! VL53L1A1_GPIO1_SHARED
 327:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_LEFT :
 328:Core/Src/X-NUCLEO-53L1A1.c ****     case 'l' :
 329:Core/Src/X-NUCLEO-53L1A1.c ****         IntrNo = VL53L1A1_GPIO1_L_INTx;
 330:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_L_GPIO_PIN;
 331:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPI
 332:Core/Src/X-NUCLEO-53L1A1.c ****             XNUCLEO53L1A1_ErrLog("Conflicting Exti for %d",DevNo);
 333:Core/Src/X-NUCLEO-53L1A1.c ****             status = 1;
 334:Core/Src/X-NUCLEO-53L1A1.c ****             // for treating as error un-comment
 335:Core/Src/X-NUCLEO-53L1A1.c ****             //goto done;
 336:Core/Src/X-NUCLEO-53L1A1.c ****         }
 337:Core/Src/X-NUCLEO-53L1A1.c ****         else{
 338:Core/Src/X-NUCLEO-53L1A1.c ****             status =0;
 339:Core/Src/X-NUCLEO-53L1A1.c ****         }
 340:Core/Src/X-NUCLEO-53L1A1.c ****         break;
ARM GAS  C:\Temp\cc9sR3DL.s 			page 12


 341:Core/Src/X-NUCLEO-53L1A1.c ****     case 'r' :
 342:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_RIGHT :
 343:Core/Src/X-NUCLEO-53L1A1.c ****         IntrNo = VL53L1A1_GPIO1_R_INTx;
 344:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_R_GPIO_PIN;
 345:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_R_INTx == VL53L1A1_GPI
 346:Core/Src/X-NUCLEO-53L1A1.c ****             XNUCLEO53L1A1_ErrLog("Conflicting Exti for %d",DevNo);
 347:Core/Src/X-NUCLEO-53L1A1.c ****             status = 1;
 348:Core/Src/X-NUCLEO-53L1A1.c ****             // for treating as error un-comment
 349:Core/Src/X-NUCLEO-53L1A1.c ****             //goto done;
 350:Core/Src/X-NUCLEO-53L1A1.c ****         }
 351:Core/Src/X-NUCLEO-53L1A1.c ****         else{
 352:Core/Src/X-NUCLEO-53L1A1.c ****             status =0;
 353:Core/Src/X-NUCLEO-53L1A1.c ****         }
 354:Core/Src/X-NUCLEO-53L1A1.c **** 
 355:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 356:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 357:Core/Src/X-NUCLEO-53L1A1.c ****     default:
 358:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Invalid DevNo %d",DevNo);
 359:Core/Src/X-NUCLEO-53L1A1.c ****         status = -1;
 360:Core/Src/X-NUCLEO-53L1A1.c ****         goto done;
 361:Core/Src/X-NUCLEO-53L1A1.c ****     }
 362:Core/Src/X-NUCLEO-53L1A1.c **** 
 363:Core/Src/X-NUCLEO-53L1A1.c ****     if( EnableIntr ){
 364:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 365:Core/Src/X-NUCLEO-53L1A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 366:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_EnableIRQ(IntrNo);
 367:Core/Src/X-NUCLEO-53L1A1.c ****         /**
 368:Core/Src/X-NUCLEO-53L1A1.c ****          * @note  When enabling interrupt end user shall check actual state of the line and soft tr
 369:Core/Src/X-NUCLEO-53L1A1.c ****          * Alternatively user can use API and device feature to clear device Interrupt status to po
 370:Core/Src/X-NUCLEO-53L1A1.c ****          * on shared pin configuration this must be repeated for all device.
 371:Core/Src/X-NUCLEO-53L1A1.c ****          * The same shall be done after clearing a condition in device and interrupt remain active.
 372:Core/Src/X-NUCLEO-53L1A1.c ****          */
 373:Core/Src/X-NUCLEO-53L1A1.c ****     }
 374:Core/Src/X-NUCLEO-53L1A1.c ****     else{
 375:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_DisableIRQ(IntrNo);
 376:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 377:Core/Src/X-NUCLEO-53L1A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 378:Core/Src/X-NUCLEO-53L1A1.c ****     }
 379:Core/Src/X-NUCLEO-53L1A1.c **** 
 380:Core/Src/X-NUCLEO-53L1A1.c **** done:
 381:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 382:Core/Src/X-NUCLEO-53L1A1.c **** }
 383:Core/Src/X-NUCLEO-53L1A1.c **** 
 384:Core/Src/X-NUCLEO-53L1A1.c **** 
 385:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_Init(void) {
 386:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 387:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t ExpanderData[2];
 388:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_USART2_UART_Init();
 389:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_I2C1Configure();
 390:Core/Src/X-NUCLEO-53L1A1.c **** 
 391:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderRd( I2cExpAddr0, 0, ExpanderData, 2);
 392:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 393:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 394:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 395:Core/Src/X-NUCLEO-53L1A1.c **** 
 396:Core/Src/X-NUCLEO-53L1A1.c ****     }
 397:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderRd( I2cExpAddr1, 0, ExpanderData, 2);
ARM GAS  C:\Temp\cc9sR3DL.s 			page 13


 398:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 399:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 400:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 401:Core/Src/X-NUCLEO-53L1A1.c ****     }
 402:Core/Src/X-NUCLEO-53L1A1.c **** 
 403:Core/Src/X-NUCLEO-53L1A1.c ****     CurIOVal.u32=0x0;
 404:Core/Src/X-NUCLEO-53L1A1.c ****     /* setup expender   i/o direction  all output but exp1 bit 14*/
 405:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[0] = 0xFF;
 406:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xFF;
 407:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 408:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 409:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr0);
 410:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 411:Core/Src/X-NUCLEO-53L1A1.c ****     }
 412:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[0] = 0xFF;
 413:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
 414:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 415:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 416:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr1);
 417:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 418:Core/Src/X-NUCLEO-53L1A1.c ****     }
 419:Core/Src/X-NUCLEO-53L1A1.c ****     /* shut down all segment and all device */
 420:Core/Src/X-NUCLEO-53L1A1.c ****     CurIOVal.u32=0x7F + (0x7F<<7) + (0x7F<<16)+(0x7F<<(16+7));
 421:Core/Src/X-NUCLEO-53L1A1.c ****     status= _ExpandersSetAllIO();
 422:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 423:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set initial i/o ");
 424:Core/Src/X-NUCLEO-53L1A1.c ****     }
 425:Core/Src/X-NUCLEO-53L1A1.c **** 
 426:Core/Src/X-NUCLEO-53L1A1.c **** done_err:
 427:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 428:Core/Src/X-NUCLEO-53L1A1.c **** }
 429:Core/Src/X-NUCLEO-53L1A1.c **** 
 430:Core/Src/X-NUCLEO-53L1A1.c **** 
 431:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_GetPB1(int *state) {
 432:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 433:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t  PortValue;
 434:Core/Src/X-NUCLEO-53L1A1.c ****     status= _ExpanderRd(I2cExpAddr1, GPMR+1, &PortValue,1);
 435:Core/Src/X-NUCLEO-53L1A1.c ****     if( status == 0){
 436:Core/Src/X-NUCLEO-53L1A1.c ****         if( PortValue&=0x40 )
 437:Core/Src/X-NUCLEO-53L1A1.c ****             PortValue=1;
 438:Core/Src/X-NUCLEO-53L1A1.c ****         else
 439:Core/Src/X-NUCLEO-53L1A1.c ****             PortValue=0;
 440:Core/Src/X-NUCLEO-53L1A1.c ****     }
 441:Core/Src/X-NUCLEO-53L1A1.c ****     else{
 442:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("i/o error");
 443:Core/Src/X-NUCLEO-53L1A1.c ****     }
 444:Core/Src/X-NUCLEO-53L1A1.c ****     *state = PortValue;
 445:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 446:Core/Src/X-NUCLEO-53L1A1.c **** }
 447:Core/Src/X-NUCLEO-53L1A1.c **** 
 448:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_ResetId(int DevNo, int state) {
 449:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 450:Core/Src/X-NUCLEO-53L1A1.c ****     switch( DevNo ){
 451:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 452:Core/Src/X-NUCLEO-53L1A1.c ****     case 'c' :
 453:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.bytes[3]&=~0x80; /* bit 15 expender 1  => byte #3 */
 454:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
ARM GAS  C:\Temp\cc9sR3DL.s 			page 14


 455:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[3]|=0x80; /* bit 15 expender 1  => byte #3 */
 456:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr1, GPSR+1, &CurIOVal.bytes[3], 1);
 457:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 458:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_LEFT :
 459:Core/Src/X-NUCLEO-53L1A1.c ****     case 'l' :
 460:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.bytes[1]&=~0x40; /* bit 14 expender 0 => byte #1*/
 461:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 462:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x40; /* bit 14 expender 0 => byte #1*/
 463:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 464:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 465:Core/Src/X-NUCLEO-53L1A1.c ****     case 'r' :
 466:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_RIGHT :
 467:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.bytes[1]&=~0x80; /* bit 15 expender 0  => byte #1 */
 468:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 469:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x80; /* bit 15 expender 0 => byte #1*/
 470:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 471:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 472:Core/Src/X-NUCLEO-53L1A1.c ****     default:
 473:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Invalid DevNo %d",DevNo);
 474:Core/Src/X-NUCLEO-53L1A1.c ****         status = -1;
 475:Core/Src/X-NUCLEO-53L1A1.c ****         goto done;
 476:Core/Src/X-NUCLEO-53L1A1.c ****     }
 477:Core/Src/X-NUCLEO-53L1A1.c **** //error with valid id
 478:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 479:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("expander i/o error for DevNo %d state %d ",DevNo, state);
 480:Core/Src/X-NUCLEO-53L1A1.c ****     }
 481:Core/Src/X-NUCLEO-53L1A1.c **** done:
 482:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 483:Core/Src/X-NUCLEO-53L1A1.c **** }
 484:Core/Src/X-NUCLEO-53L1A1.c **** 
 485:Core/Src/X-NUCLEO-53L1A1.c **** 
 486:Core/Src/X-NUCLEO-53L1A1.c **** void VL53L1A1_EXTI_IOConfigure(int DevNo, int  IntPriority, int SubPriority){
 487:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 488:Core/Src/X-NUCLEO-53L1A1.c **** 
 489:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 490:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = VL53L1A1_INTR_PIN_PUPD;
 491:Core/Src/X-NUCLEO-53L1A1.c **** 
 492:Core/Src/X-NUCLEO-53L1A1.c ****     switch (DevNo ) {
 493:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 494:Core/Src/X-NUCLEO-53L1A1.c ****     case 'c':
 495:Core/Src/X-NUCLEO-53L1A1.c ****         VL53L1A1_GPIO1_C_CLK_ENABLE();
 496:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 497:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_C_GPIO_PIN;
 498:Core/Src/X-NUCLEO-53L1A1.c **** 
 499:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_CENTER);
 500:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_C_GPIO_PORT, &GPIO_InitStruct);
 501:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_SetPriority((IRQn_Type)VL53L1A1_GPIO1_C_GPIO_PIN, IntPriority, SubPriority);
 502:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 503:Core/Src/X-NUCLEO-53L1A1.c **** 
 504:Core/Src/X-NUCLEO-53L1A1.c **** #if VL53L1A1_GPIO1_SHARED == 0
 505:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_LEFT:
 506:Core/Src/X-NUCLEO-53L1A1.c ****     case 'l':
 507:Core/Src/X-NUCLEO-53L1A1.c ****         VL53L1A1_GPIO1_L_CLK_ENABLE();
 508:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 509:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_L_GPIO_PIN;
 510:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_L_GPIO_PORT, &GPIO_InitStruct);
 511:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_SetPriority(VL53L1A1_GPIO1_L_INTx, IntPriority, SubPriority);
ARM GAS  C:\Temp\cc9sR3DL.s 			page 15


 512:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 513:Core/Src/X-NUCLEO-53L1A1.c **** 
 514:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_RIGHT:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         VL53L1A1_GPIO1_R_CLK_ENABLE();
 516:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 517:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_R_GPIO_PIN;
 518:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_R_GPIO_PORT, &GPIO_InitStruct);
 519:Core/Src/X-NUCLEO-53L1A1.c **** 
 520:Core/Src/X-NUCLEO-53L1A1.c ****         /* note that L and R are shared group on l053 i/o as interrupt*/
 521:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_SetPriority(VL53L1A1_GPIO1_R_INTx, IntPriority, SubPriority);
 522:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 523:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 524:Core/Src/X-NUCLEO-53L1A1.c ****     }
 525:Core/Src/X-NUCLEO-53L1A1.c **** }
 526:Core/Src/X-NUCLEO-53L1A1.c **** 
 527:Core/Src/X-NUCLEO-53L1A1.c **** void VL53L1A1_EXTI_IOUnconfigure(int DevNo){
 528:Core/Src/X-NUCLEO-53L1A1.c ****     switch (DevNo ) {
 529:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 530:Core/Src/X-NUCLEO-53L1A1.c ****     case 'c':
 531:Core/Src/X-NUCLEO-53L1A1.c ****         //XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_TOP);
 532:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_DeInit(VL53L1A1_GPIO1_C_GPIO_PORT, VL53L1A1_GPIO1_C_GPIO_PIN);
 533:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_C_GPIO_PIN);
 534:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 535:Core/Src/X-NUCLEO-53L1A1.c **** 
 536:Core/Src/X-NUCLEO-53L1A1.c **** #if VL53L1A1_GPIO1_SHARED == 0
 537:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_LEFT:
 538:Core/Src/X-NUCLEO-53L1A1.c ****     case 'l':
 539:Core/Src/X-NUCLEO-53L1A1.c ****        // XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 540:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_DeInit(VL53L1A1_GPIO1_L_GPIO_PORT, VL53L1A1_GPIO1_L_GPIO_PIN);
 541:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_L_GPIO_PIN);
 542:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 543:Core/Src/X-NUCLEO-53L1A1.c **** 
 544:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_RIGHT:
 545:Core/Src/X-NUCLEO-53L1A1.c ****     case 'r':
 546:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_DeInit(VL53L1A1_GPIO1_R_GPIO_PORT, VL53L1A1_GPIO1_R_GPIO_PIN);
 547:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_R_GPIO_PIN);
 548:Core/Src/X-NUCLEO-53L1A1.c ****         //XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 549:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 550:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 551:Core/Src/X-NUCLEO-53L1A1.c ****     }
 552:Core/Src/X-NUCLEO-53L1A1.c **** }
 553:Core/Src/X-NUCLEO-53L1A1.c **** /**
 554:Core/Src/X-NUCLEO-53L1A1.c ****  * Set all i2c expended gpio in one go
 555:Core/Src/X-NUCLEO-53L1A1.c ****  * @return i/o operation status
 556:Core/Src/X-NUCLEO-53L1A1.c ****  */
 557:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpandersSetAllIO(void){
 558:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 559:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPSR, &CurIOVal.bytes[0], 2);
 560:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 561:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 562:Core/Src/X-NUCLEO-53L1A1.c ****     }
 563:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPSR, &CurIOVal.bytes[2], 2);
 564:Core/Src/X-NUCLEO-53L1A1.c **** done_err:
 565:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 566:Core/Src/X-NUCLEO-53L1A1.c **** }
 567:Core/Src/X-NUCLEO-53L1A1.c **** 
 568:Core/Src/X-NUCLEO-53L1A1.c **** /**
ARM GAS  C:\Temp\cc9sR3DL.s 			page 16


 569:Core/Src/X-NUCLEO-53L1A1.c ****  * STMPE1600  i2c Expender register read
 570:Core/Src/X-NUCLEO-53L1A1.c ****  * @param I2cExpAddr Expender address
 571:Core/Src/X-NUCLEO-53L1A1.c ****  * @param index      register index
 572:Core/Src/X-NUCLEO-53L1A1.c ****  * @param data       read data buffer
 573:Core/Src/X-NUCLEO-53L1A1.c ****  * @param n_data     number of byte to read
 574:Core/Src/X-NUCLEO-53L1A1.c ****  * @return           of if ok else i2c I/O operation status
 575:Core/Src/X-NUCLEO-53L1A1.c ****  */
 576:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpanderRd(int I2cExpAddr, int index, uint8_t *data, int n_data) {
 262              		.loc 1 576 78 view -0
 263              		.cfi_startproc
 264              		@ args = 0, pretend = 0, frame = 8
 265              		@ frame_needed = 0, uses_anonymous_args = 0
 266              		.loc 1 576 78 is_stmt 0 view .LVU62
 267 0000 70B5     		push	{r4, r5, r6, lr}
 268              		.cfi_def_cfa_offset 16
 269              		.cfi_offset 4, -16
 270              		.cfi_offset 5, -12
 271              		.cfi_offset 6, -8
 272              		.cfi_offset 14, -4
 273 0002 84B0     		sub	sp, sp, #16
 274              		.cfi_def_cfa_offset 32
 275 0004 1646     		mov	r6, r2
 276 0006 1D46     		mov	r5, r3
 577:Core/Src/X-NUCLEO-53L1A1.c **** 
 578:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 277              		.loc 1 578 5 is_stmt 1 view .LVU63
 579:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t RegAddr;
 278              		.loc 1 579 5 view .LVU64
 580:Core/Src/X-NUCLEO-53L1A1.c ****     RegAddr = index;
 279              		.loc 1 580 5 view .LVU65
 280              		.loc 1 580 13 is_stmt 0 view .LVU66
 281 0008 8DF80F10 		strb	r1, [sp, #15]
 581:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_GetI2cBus();
 282              		.loc 1 581 5 is_stmt 1 view .LVU67
 582:Core/Src/X-NUCLEO-53L1A1.c ****     do {
 283              		.loc 1 582 5 view .LVU68
 583:Core/Src/X-NUCLEO-53L1A1.c ****         status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 284              		.loc 1 583 9 view .LVU69
 285              		.loc 1 583 18 is_stmt 0 view .LVU70
 286 000c 84B2     		uxth	r4, r0
 287 000e 6421     		movs	r1, #100
 288              	.LVL26:
 289              		.loc 1 583 18 view .LVU71
 290 0010 0091     		str	r1, [sp]
 291 0012 0123     		movs	r3, #1
 292              	.LVL27:
 293              		.loc 1 583 18 view .LVU72
 294 0014 0DF10F02 		add	r2, sp, #15
 295              	.LVL28:
 296              		.loc 1 583 18 view .LVU73
 297 0018 2146     		mov	r1, r4
 298 001a 0848     		ldr	r0, .L17
 299              	.LVL29:
 300              		.loc 1 583 18 view .LVU74
 301 001c FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 302              	.LVL30:
 584:Core/Src/X-NUCLEO-53L1A1.c ****         if (status)
ARM GAS  C:\Temp\cc9sR3DL.s 			page 17


 303              		.loc 1 584 9 is_stmt 1 view .LVU75
 304              		.loc 1 584 12 is_stmt 0 view .LVU76
 305 0020 08B1     		cbz	r0, .L16
 306              	.LVL31:
 307              	.L13:
 585:Core/Src/X-NUCLEO-53L1A1.c ****             break;
 586:Core/Src/X-NUCLEO-53L1A1.c ****         status = HAL_I2C_Master_Receive(&XNUCLEO53L1A1_hi2c, I2cExpAddr, data, n_data, n_data * 100
 587:Core/Src/X-NUCLEO-53L1A1.c ****     } while (0);
 588:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_PutI2cBus();
 589:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 590:Core/Src/X-NUCLEO-53L1A1.c **** }
 308              		.loc 1 590 1 view .LVU77
 309 0022 04B0     		add	sp, sp, #16
 310              		.cfi_remember_state
 311              		.cfi_def_cfa_offset 16
 312              		@ sp needed
 313 0024 70BD     		pop	{r4, r5, r6, pc}
 314              	.LVL32:
 315              	.L16:
 316              		.cfi_restore_state
 586:Core/Src/X-NUCLEO-53L1A1.c ****     } while (0);
 317              		.loc 1 586 9 is_stmt 1 view .LVU78
 586:Core/Src/X-NUCLEO-53L1A1.c ****     } while (0);
 318              		.loc 1 586 95 is_stmt 0 view .LVU79
 319 0026 6423     		movs	r3, #100
 320 0028 05FB03F3 		mul	r3, r5, r3
 586:Core/Src/X-NUCLEO-53L1A1.c ****     } while (0);
 321              		.loc 1 586 18 view .LVU80
 322 002c 0093     		str	r3, [sp]
 323 002e ABB2     		uxth	r3, r5
 324 0030 3246     		mov	r2, r6
 325 0032 2146     		mov	r1, r4
 326 0034 0148     		ldr	r0, .L17
 327 0036 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 328              	.LVL33:
 582:Core/Src/X-NUCLEO-53L1A1.c ****         status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 329              		.loc 1 582 8 is_stmt 1 view .LVU81
 588:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 330              		.loc 1 588 5 view .LVU82
 589:Core/Src/X-NUCLEO-53L1A1.c **** }
 331              		.loc 1 589 5 view .LVU83
 589:Core/Src/X-NUCLEO-53L1A1.c **** }
 332              		.loc 1 589 12 is_stmt 0 view .LVU84
 333 003a F2E7     		b	.L13
 334              	.L18:
 335              		.align	2
 336              	.L17:
 337 003c 00000000 		.word	XNUCLEO53L1A1_hi2c
 338              		.cfi_endproc
 339              	.LFE143:
 341              		.section	.text._ExpanderWR,"ax",%progbits
 342              		.align	1
 343              		.syntax unified
 344              		.thumb
 345              		.thumb_func
 347              	_ExpanderWR:
 348              	.LVL34:
ARM GAS  C:\Temp\cc9sR3DL.s 			page 18


 349              	.LFB144:
 591:Core/Src/X-NUCLEO-53L1A1.c **** 
 592:Core/Src/X-NUCLEO-53L1A1.c **** /**
 593:Core/Src/X-NUCLEO-53L1A1.c ****  * STMPE1600 i2c Expender register write
 594:Core/Src/X-NUCLEO-53L1A1.c ****  * @param I2cExpAddr Expender address
 595:Core/Src/X-NUCLEO-53L1A1.c ****  * @param index      register index
 596:Core/Src/X-NUCLEO-53L1A1.c ****  * @param data       data buffer
 597:Core/Src/X-NUCLEO-53L1A1.c ****  * @param n_data     number of byte to write
 598:Core/Src/X-NUCLEO-53L1A1.c ****  * @return           of if ok else i2c I/O operation status
 599:Core/Src/X-NUCLEO-53L1A1.c ****  */
 600:Core/Src/X-NUCLEO-53L1A1.c **** static int _ExpanderWR(int I2cExpAddr, int index, uint8_t *data, int n_data) {
 350              		.loc 1 600 78 is_stmt 1 view -0
 351              		.cfi_startproc
 352              		@ args = 0, pretend = 0, frame = 16
 353              		@ frame_needed = 0, uses_anonymous_args = 0
 354              		.loc 1 600 78 is_stmt 0 view .LVU86
 355 0000 30B5     		push	{r4, r5, lr}
 356              		.cfi_def_cfa_offset 12
 357              		.cfi_offset 4, -12
 358              		.cfi_offset 5, -8
 359              		.cfi_offset 14, -4
 360 0002 87B0     		sub	sp, sp, #28
 361              		.cfi_def_cfa_offset 40
 362 0004 0546     		mov	r5, r0
 363 0006 0846     		mov	r0, r1
 364              	.LVL35:
 365              		.loc 1 600 78 view .LVU87
 366 0008 1146     		mov	r1, r2
 367              	.LVL36:
 368              		.loc 1 600 78 view .LVU88
 369 000a 1C46     		mov	r4, r3
 601:Core/Src/X-NUCLEO-53L1A1.c **** 
 602:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 370              		.loc 1 602 5 is_stmt 1 view .LVU89
 603:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t RegAddr[0x10];
 371              		.loc 1 603 5 view .LVU90
 604:Core/Src/X-NUCLEO-53L1A1.c ****     RegAddr[0] = index;
 372              		.loc 1 604 5 view .LVU91
 373              		.loc 1 604 16 is_stmt 0 view .LVU92
 374 000c 8DF80800 		strb	r0, [sp, #8]
 605:Core/Src/X-NUCLEO-53L1A1.c ****     memcpy(RegAddr + 1, data, n_data);
 375              		.loc 1 605 5 is_stmt 1 view .LVU93
 376 0010 1A46     		mov	r2, r3
 377              	.LVL37:
 378              		.loc 1 605 5 is_stmt 0 view .LVU94
 379 0012 0DF10900 		add	r0, sp, #9
 380              	.LVL38:
 381              		.loc 1 605 5 view .LVU95
 382 0016 FFF7FEFF 		bl	memcpy
 383              	.LVL39:
 606:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_GetI2cBus();
 384              		.loc 1 606 5 is_stmt 1 view .LVU96
 607:Core/Src/X-NUCLEO-53L1A1.c ****     status = HAL_I2C_Master_Transmit(&XNUCLEO53L1A1_hi2c, I2cExpAddr, RegAddr, n_data + 1, 100);
 385              		.loc 1 607 5 view .LVU97
 386              		.loc 1 607 14 is_stmt 0 view .LVU98
 387 001a 631C     		adds	r3, r4, #1
 388 001c 6422     		movs	r2, #100
ARM GAS  C:\Temp\cc9sR3DL.s 			page 19


 389 001e 0092     		str	r2, [sp]
 390 0020 9BB2     		uxth	r3, r3
 391 0022 02AA     		add	r2, sp, #8
 392 0024 A9B2     		uxth	r1, r5
 393 0026 0248     		ldr	r0, .L21
 394 0028 FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 395              	.LVL40:
 608:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_PutI2cBus();
 396              		.loc 1 608 5 is_stmt 1 view .LVU99
 609:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 397              		.loc 1 609 5 view .LVU100
 610:Core/Src/X-NUCLEO-53L1A1.c **** }
 398              		.loc 1 610 1 is_stmt 0 view .LVU101
 399 002c 07B0     		add	sp, sp, #28
 400              		.cfi_def_cfa_offset 12
 401              		@ sp needed
 402 002e 30BD     		pop	{r4, r5, pc}
 403              	.LVL41:
 404              	.L22:
 405              		.loc 1 610 1 view .LVU102
 406              		.align	2
 407              	.L21:
 408 0030 00000000 		.word	XNUCLEO53L1A1_hi2c
 409              		.cfi_endproc
 410              	.LFE144:
 412              		.section	.text._ExpandersSetAllIO,"ax",%progbits
 413              		.align	1
 414              		.syntax unified
 415              		.thumb
 416              		.thumb_func
 418              	_ExpandersSetAllIO:
 419              	.LFB142:
 557:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 420              		.loc 1 557 36 is_stmt 1 view -0
 421              		.cfi_startproc
 422              		@ args = 0, pretend = 0, frame = 0
 423              		@ frame_needed = 0, uses_anonymous_args = 0
 424 0000 08B5     		push	{r3, lr}
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 3, -8
 427              		.cfi_offset 14, -4
 558:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPSR, &CurIOVal.bytes[0], 2);
 428              		.loc 1 558 5 view .LVU104
 559:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 429              		.loc 1 559 5 view .LVU105
 559:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 430              		.loc 1 559 14 is_stmt 0 view .LVU106
 431 0002 0223     		movs	r3, #2
 432 0004 064A     		ldr	r2, .L27
 433 0006 1221     		movs	r1, #18
 434 0008 8620     		movs	r0, #134
 435 000a FFF7FEFF 		bl	_ExpanderWR
 436              	.LVL42:
 560:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 437              		.loc 1 560 5 is_stmt 1 view .LVU107
 560:Core/Src/X-NUCLEO-53L1A1.c ****         goto done_err;
 438              		.loc 1 560 7 is_stmt 0 view .LVU108
ARM GAS  C:\Temp\cc9sR3DL.s 			page 20


 439 000e 00B1     		cbz	r0, .L26
 440              	.LVL43:
 441              	.L23:
 566:Core/Src/X-NUCLEO-53L1A1.c **** 
 442              		.loc 1 566 1 view .LVU109
 443 0010 08BD     		pop	{r3, pc}
 444              	.LVL44:
 445              	.L26:
 563:Core/Src/X-NUCLEO-53L1A1.c **** done_err:
 446              		.loc 1 563 5 is_stmt 1 view .LVU110
 563:Core/Src/X-NUCLEO-53L1A1.c **** done_err:
 447              		.loc 1 563 14 is_stmt 0 view .LVU111
 448 0012 0223     		movs	r3, #2
 449              	.LVL45:
 563:Core/Src/X-NUCLEO-53L1A1.c **** done_err:
 450              		.loc 1 563 14 view .LVU112
 451 0014 034A     		ldr	r2, .L27+4
 452 0016 1221     		movs	r1, #18
 453 0018 8420     		movs	r0, #132
 454 001a FFF7FEFF 		bl	_ExpanderWR
 455              	.LVL46:
 456              	.L24:
 565:Core/Src/X-NUCLEO-53L1A1.c **** }
 457              		.loc 1 565 5 is_stmt 1 view .LVU113
 565:Core/Src/X-NUCLEO-53L1A1.c **** }
 458              		.loc 1 565 12 is_stmt 0 view .LVU114
 459 001e F7E7     		b	.L23
 460              	.L28:
 461              		.align	2
 462              	.L27:
 463 0020 00000000 		.word	CurIOVal
 464 0024 02000000 		.word	CurIOVal+2
 465              		.cfi_endproc
 466              	.LFE142:
 468              		.section	.text.XNUCLEO53L1A1_I2C1Configure,"ax",%progbits
 469              		.align	1
 470              		.global	XNUCLEO53L1A1_I2C1Configure
 471              		.syntax unified
 472              		.thumb
 473              		.thumb_func
 475              	XNUCLEO53L1A1_I2C1Configure:
 476              	.LFB135:
 274:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 477              		.loc 1 274 35 is_stmt 1 view -0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 32
 480              		@ frame_needed = 0, uses_anonymous_args = 0
 481 0000 10B5     		push	{r4, lr}
 482              		.cfi_def_cfa_offset 8
 483              		.cfi_offset 4, -8
 484              		.cfi_offset 14, -4
 485 0002 88B0     		sub	sp, sp, #32
 486              		.cfi_def_cfa_offset 40
 275:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 487              		.loc 1 275 5 view .LVU116
 276:Core/Src/X-NUCLEO-53L1A1.c **** 
 488              		.loc 1 276 5 view .LVU117
ARM GAS  C:\Temp\cc9sR3DL.s 			page 21


 278:Core/Src/X-NUCLEO-53L1A1.c **** 
 489              		.loc 1 278 5 view .LVU118
 490 0004 FFF7FEFF 		bl	_I2cFailRecover
 491              	.LVL47:
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 492              		.loc 1 281 5 view .LVU119
 493              	.LBB8:
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 494              		.loc 1 281 5 view .LVU120
 495 0008 0024     		movs	r4, #0
 496 000a 0194     		str	r4, [sp, #4]
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 497              		.loc 1 281 5 view .LVU121
 498 000c 194B     		ldr	r3, .L31
 499 000e 1A6B     		ldr	r2, [r3, #48]
 500 0010 42F00202 		orr	r2, r2, #2
 501 0014 1A63     		str	r2, [r3, #48]
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 502              		.loc 1 281 5 view .LVU122
 503 0016 1A6B     		ldr	r2, [r3, #48]
 504 0018 02F00202 		and	r2, r2, #2
 505 001c 0192     		str	r2, [sp, #4]
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 506              		.loc 1 281 5 view .LVU123
 507 001e 019A     		ldr	r2, [sp, #4]
 508              	.LBE8:
 281:Core/Src/X-NUCLEO-53L1A1.c ****     __I2C1_CLK_ENABLE();
 509              		.loc 1 281 5 view .LVU124
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 510              		.loc 1 282 5 view .LVU125
 511              	.LBB9:
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 512              		.loc 1 282 5 view .LVU126
 513 0020 0294     		str	r4, [sp, #8]
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 514              		.loc 1 282 5 view .LVU127
 515 0022 1A6C     		ldr	r2, [r3, #64]
 516 0024 42F40012 		orr	r2, r2, #2097152
 517 0028 1A64     		str	r2, [r3, #64]
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 518              		.loc 1 282 5 view .LVU128
 519 002a 1B6C     		ldr	r3, [r3, #64]
 520 002c 03F40013 		and	r3, r3, #2097152
 521 0030 0293     		str	r3, [sp, #8]
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 522              		.loc 1 282 5 view .LVU129
 523 0032 029B     		ldr	r3, [sp, #8]
 524              	.LBE9:
 282:Core/Src/X-NUCLEO-53L1A1.c **** 
 525              		.loc 1 282 5 view .LVU130
 288:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 526              		.loc 1 288 5 view .LVU131
 288:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 527              		.loc 1 288 25 is_stmt 0 view .LVU132
 528 0034 4FF44073 		mov	r3, #768
 529 0038 0393     		str	r3, [sp, #12]
 289:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  C:\Temp\cc9sR3DL.s 			page 22


 530              		.loc 1 289 5 is_stmt 1 view .LVU133
 289:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 531              		.loc 1 289 26 is_stmt 0 view .LVU134
 532 003a 1223     		movs	r3, #18
 533 003c 0493     		str	r3, [sp, #16]
 290:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 534              		.loc 1 290 5 is_stmt 1 view .LVU135
 290:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 535              		.loc 1 290 26 is_stmt 0 view .LVU136
 536 003e 0594     		str	r4, [sp, #20]
 291:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 537              		.loc 1 291 5 is_stmt 1 view .LVU137
 291:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 538              		.loc 1 291 27 is_stmt 0 view .LVU138
 539 0040 0694     		str	r4, [sp, #24]
 292:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 540              		.loc 1 292 5 is_stmt 1 view .LVU139
 292:Core/Src/X-NUCLEO-53L1A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 541              		.loc 1 292 31 is_stmt 0 view .LVU140
 542 0042 0423     		movs	r3, #4
 543 0044 0793     		str	r3, [sp, #28]
 293:Core/Src/X-NUCLEO-53L1A1.c **** 
 544              		.loc 1 293 5 is_stmt 1 view .LVU141
 545 0046 03A9     		add	r1, sp, #12
 546 0048 0B48     		ldr	r0, .L31+4
 547 004a FFF7FEFF 		bl	HAL_GPIO_Init
 548              	.LVL48:
 295:Core/Src/X-NUCLEO-53L1A1.c **** #ifdef __STM32F4xx_HAL_H
 549              		.loc 1 295 5 view .LVU142
 295:Core/Src/X-NUCLEO-53L1A1.c **** #ifdef __STM32F4xx_HAL_H
 550              		.loc 1 295 33 is_stmt 0 view .LVU143
 551 004e 0B48     		ldr	r0, .L31+8
 552 0050 0B4B     		ldr	r3, .L31+12
 553 0052 0360     		str	r3, [r0]
 297:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 554              		.loc 1 297 5 is_stmt 1 view .LVU144
 297:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 555              		.loc 1 297 40 is_stmt 0 view .LVU145
 556 0054 0B4B     		ldr	r3, .L31+16
 557 0056 4360     		str	r3, [r0, #4]
 298:Core/Src/X-NUCLEO-53L1A1.c **** #else
 558              		.loc 1 298 5 is_stmt 1 view .LVU146
 298:Core/Src/X-NUCLEO-53L1A1.c **** #else
 559              		.loc 1 298 39 is_stmt 0 view .LVU147
 560 0058 8460     		str	r4, [r0, #8]
 303:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 561              		.loc 1 303 5 is_stmt 1 view .LVU148
 303:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 562              		.loc 1 303 41 is_stmt 0 view .LVU149
 563 005a C460     		str	r4, [r0, #12]
 304:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 564              		.loc 1 304 5 is_stmt 1 view .LVU150
 304:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 565              		.loc 1 304 44 is_stmt 0 view .LVU151
 566 005c 4FF48043 		mov	r3, #16384
 567 0060 0361     		str	r3, [r0, #16]
 305:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.OwnAddress2 = 0;
ARM GAS  C:\Temp\cc9sR3DL.s 			page 23


 568              		.loc 1 305 5 is_stmt 1 view .LVU152
 305:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.OwnAddress2 = 0;
 569              		.loc 1 305 45 is_stmt 0 view .LVU153
 570 0062 4461     		str	r4, [r0, #20]
 306:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 571              		.loc 1 306 5 is_stmt 1 view .LVU154
 306:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 572              		.loc 1 306 41 is_stmt 0 view .LVU155
 573 0064 8461     		str	r4, [r0, #24]
 307:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 574              		.loc 1 307 5 is_stmt 1 view .LVU156
 307:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 575              		.loc 1 307 45 is_stmt 0 view .LVU157
 576 0066 C461     		str	r4, [r0, #28]
 308:Core/Src/X-NUCLEO-53L1A1.c ****     status = HAL_I2C_Init(&XNUCLEO53L1A1_hi2c);
 577              		.loc 1 308 5 is_stmt 1 view .LVU158
 308:Core/Src/X-NUCLEO-53L1A1.c ****     status = HAL_I2C_Init(&XNUCLEO53L1A1_hi2c);
 578              		.loc 1 308 43 is_stmt 0 view .LVU159
 579 0068 0462     		str	r4, [r0, #32]
 309:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 580              		.loc 1 309 5 is_stmt 1 view .LVU160
 309:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 581              		.loc 1 309 14 is_stmt 0 view .LVU161
 582 006a FFF7FEFF 		bl	HAL_I2C_Init
 583              	.LVL49:
 310:Core/Src/X-NUCLEO-53L1A1.c **** }
 584              		.loc 1 310 5 is_stmt 1 view .LVU162
 311:Core/Src/X-NUCLEO-53L1A1.c **** 
 585              		.loc 1 311 1 is_stmt 0 view .LVU163
 586 006e 08B0     		add	sp, sp, #32
 587              		.cfi_def_cfa_offset 8
 588              		@ sp needed
 589 0070 10BD     		pop	{r4, pc}
 590              	.L32:
 591 0072 00BF     		.align	2
 592              	.L31:
 593 0074 00380240 		.word	1073887232
 594 0078 00040240 		.word	1073873920
 595 007c 00000000 		.word	XNUCLEO53L1A1_hi2c
 596 0080 00540040 		.word	1073763328
 597 0084 801A0600 		.word	400000
 598              		.cfi_endproc
 599              	.LFE135:
 601              		.section	.text.XNUCLEO53L1A1_SetIntrStateId,"ax",%progbits
 602              		.align	1
 603              		.global	XNUCLEO53L1A1_SetIntrStateId
 604              		.syntax unified
 605              		.thumb
 606              		.thumb_func
 608              	XNUCLEO53L1A1_SetIntrStateId:
 609              	.LVL50:
 610              	.LFB136:
 313:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 611              		.loc 1 313 60 is_stmt 1 view -0
 612              		.cfi_startproc
 613              		@ args = 0, pretend = 0, frame = 0
 614              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  C:\Temp\cc9sR3DL.s 			page 24


 313:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 615              		.loc 1 313 60 is_stmt 0 view .LVU165
 616 0000 70B5     		push	{r4, r5, r6, lr}
 617              		.cfi_def_cfa_offset 16
 618              		.cfi_offset 4, -16
 619              		.cfi_offset 5, -12
 620              		.cfi_offset 6, -8
 621              		.cfi_offset 14, -4
 622 0002 0546     		mov	r5, r0
 314:Core/Src/X-NUCLEO-53L1A1.c ****     IRQn_Type IntrNo;
 623              		.loc 1 314 5 is_stmt 1 view .LVU166
 315:Core/Src/X-NUCLEO-53L1A1.c ****     int IntrPin;
 624              		.loc 1 315 5 view .LVU167
 316:Core/Src/X-NUCLEO-53L1A1.c **** 
 625              		.loc 1 316 5 view .LVU168
 319:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 626              		.loc 1 319 5 view .LVU169
 627 0004 6329     		cmp	r1, #99
 628 0006 20D0     		beq	.L38
 629 0008 07DC     		bgt	.L35
 630 000a 0129     		cmp	r1, #1
 631 000c 20D0     		beq	.L39
 632 000e 0229     		cmp	r1, #2
 633 0010 21D0     		beq	.L40
 634 0012 21B3     		cbz	r1, .L41
 635 0014 4FF0FF30 		mov	r0, #-1
 636              	.LVL51:
 637              	.L33:
 382:Core/Src/X-NUCLEO-53L1A1.c **** 
 638              		.loc 1 382 1 is_stmt 0 view .LVU170
 639 0018 70BD     		pop	{r4, r5, r6, pc}
 640              	.LVL52:
 641              	.L35:
 319:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 642              		.loc 1 319 5 view .LVU171
 643 001a 6C29     		cmp	r1, #108
 644 001c 22D0     		beq	.L42
 645 001e 7229     		cmp	r1, #114
 646 0020 33D1     		bne	.L43
 344:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_R_INTx == VL53L1A1_GPI
 647              		.loc 1 344 16 view .LVU172
 648 0022 4FF48066 		mov	r6, #1024
 343:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_R_GPIO_PIN;
 649              		.loc 1 343 16 view .LVU173
 650 0026 2824     		movs	r4, #40
 651              	.L34:
 652              	.LVL53:
 363:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 653              		.loc 1 363 5 is_stmt 1 view .LVU174
 363:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 654              		.loc 1 363 7 is_stmt 0 view .LVU175
 655 0028 FDB1     		cbz	r5, .L37
 364:Core/Src/X-NUCLEO-53L1A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 656              		.loc 1 364 9 is_stmt 1 view .LVU176
 657 002a 194B     		ldr	r3, .L45
 658 002c 5E61     		str	r6, [r3, #20]
 365:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_EnableIRQ(IntrNo);
ARM GAS  C:\Temp\cc9sR3DL.s 			page 25


 659              		.loc 1 365 9 view .LVU177
 660              	.LVL54:
 661              	.LBB10:
 662              	.LBI10:
 663              		.file 2 "Drivers/CMSIS/Include/core_cm4.h"
   1:Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:Drivers/CMSIS/Include/core_cm4.h ****  * @version  V5.1.2
   5:Drivers/CMSIS/Include/core_cm4.h ****  * @date     04. June 2021
   6:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/core_cm4.h **** /*
   8:Drivers/CMSIS/Include/core_cm4.h ****  * Copyright (c) 2009-2020 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/core_cm4.h ****  *
  10:Drivers/CMSIS/Include/core_cm4.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/core_cm4.h ****  *
  12:Drivers/CMSIS/Include/core_cm4.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/core_cm4.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/core_cm4.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/core_cm4.h ****  *
  16:Drivers/CMSIS/Include/core_cm4.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/core_cm4.h ****  *
  18:Drivers/CMSIS/Include/core_cm4.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/core_cm4.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/core_cm4.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/core_cm4.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/core_cm4.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/core_cm4.h ****  */
  24:Drivers/CMSIS/Include/core_cm4.h **** 
  25:Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __ICCARM__ )
  26:Drivers/CMSIS/Include/core_cm4.h ****   #pragma system_include         /* treat file as system include file for MISRA check */
  27:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__clang__)
  28:Drivers/CMSIS/Include/core_cm4.h ****   #pragma clang system_header   /* treat file as system include file */
  29:Drivers/CMSIS/Include/core_cm4.h **** #endif
  30:Drivers/CMSIS/Include/core_cm4.h **** 
  31:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:Drivers/CMSIS/Include/core_cm4.h **** 
  34:Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>
  35:Drivers/CMSIS/Include/core_cm4.h **** 
  36:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  37:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  38:Drivers/CMSIS/Include/core_cm4.h **** #endif
  39:Drivers/CMSIS/Include/core_cm4.h **** 
  40:Drivers/CMSIS/Include/core_cm4.h **** /**
  41:Drivers/CMSIS/Include/core_cm4.h ****   \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  42:Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  43:Drivers/CMSIS/Include/core_cm4.h **** 
  44:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  45:Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  46:Drivers/CMSIS/Include/core_cm4.h **** 
  47:Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  48:Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  49:Drivers/CMSIS/Include/core_cm4.h **** 
  50:Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  51:Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  52:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 26


  53:Drivers/CMSIS/Include/core_cm4.h **** 
  54:Drivers/CMSIS/Include/core_cm4.h **** 
  55:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  56:Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  57:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  58:Drivers/CMSIS/Include/core_cm4.h **** /**
  59:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup Cortex_M4
  60:Drivers/CMSIS/Include/core_cm4.h ****   @{
  61:Drivers/CMSIS/Include/core_cm4.h ****  */
  62:Drivers/CMSIS/Include/core_cm4.h **** 
  63:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_version.h"
  64:Drivers/CMSIS/Include/core_cm4.h **** 
  65:Drivers/CMSIS/Include/core_cm4.h **** /* CMSIS CM4 definitions */
  66:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (__CM_CMSIS_VERSION_MAIN)              /*!< \deprecated [31:16] C
  67:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (__CM_CMSIS_VERSION_SUB)               /*!< \deprecated [15:0]  C
  68:Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16U) | \
  69:Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB           )  /*!< \deprecated CMSIS HAL
  70:Drivers/CMSIS/Include/core_cm4.h **** 
  71:Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (4U)                                   /*!< Cortex-M Core */
  72:Drivers/CMSIS/Include/core_cm4.h **** 
  73:Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not.
  74:Drivers/CMSIS/Include/core_cm4.h ****     For this, __FPU_PRESENT has to be checked prior to making use of FPU specific registers and fun
  75:Drivers/CMSIS/Include/core_cm4.h **** */
  76:Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
  77:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
  78:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  79:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  80:Drivers/CMSIS/Include/core_cm4.h ****     #else
  81:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
  82:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  83:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  84:Drivers/CMSIS/Include/core_cm4.h ****   #else
  85:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  86:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  87:Drivers/CMSIS/Include/core_cm4.h **** 
  88:Drivers/CMSIS/Include/core_cm4.h **** #elif defined (__ARMCC_VERSION) && (__ARMCC_VERSION >= 6010050)
  89:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARM_FP
  90:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
  91:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
  92:Drivers/CMSIS/Include/core_cm4.h ****     #else
  93:Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
  94:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
  95:Drivers/CMSIS/Include/core_cm4.h ****     #endif
  96:Drivers/CMSIS/Include/core_cm4.h ****   #else
  97:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
  98:Drivers/CMSIS/Include/core_cm4.h ****   #endif
  99:Drivers/CMSIS/Include/core_cm4.h **** 
 100:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 101:Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 102:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 103:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 104:Drivers/CMSIS/Include/core_cm4.h ****     #else
 105:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 106:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 107:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 108:Drivers/CMSIS/Include/core_cm4.h ****   #else
 109:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
ARM GAS  C:\Temp\cc9sR3DL.s 			page 27


 110:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 111:Drivers/CMSIS/Include/core_cm4.h **** 
 112:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 113:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 114:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 115:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 116:Drivers/CMSIS/Include/core_cm4.h ****     #else
 117:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 118:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 119:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 120:Drivers/CMSIS/Include/core_cm4.h ****   #else
 121:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 122:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 123:Drivers/CMSIS/Include/core_cm4.h **** 
 124:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TI_ARM__ )
 125:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 126:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 127:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 128:Drivers/CMSIS/Include/core_cm4.h ****     #else
 129:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 130:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 131:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 132:Drivers/CMSIS/Include/core_cm4.h ****   #else
 133:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 134:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 135:Drivers/CMSIS/Include/core_cm4.h **** 
 136:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 137:Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 138:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 139:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 140:Drivers/CMSIS/Include/core_cm4.h ****     #else
 141:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 142:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 143:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 144:Drivers/CMSIS/Include/core_cm4.h ****   #else
 145:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 146:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 147:Drivers/CMSIS/Include/core_cm4.h **** 
 148:Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __CSMC__ )
 149:Drivers/CMSIS/Include/core_cm4.h ****   #if ( __CSMC__ & 0x400U)
 150:Drivers/CMSIS/Include/core_cm4.h ****     #if defined (__FPU_PRESENT) && (__FPU_PRESENT == 1U)
 151:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1U
 152:Drivers/CMSIS/Include/core_cm4.h ****     #else
 153:Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 154:Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0U
 155:Drivers/CMSIS/Include/core_cm4.h ****     #endif
 156:Drivers/CMSIS/Include/core_cm4.h ****   #else
 157:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0U
 158:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 159:Drivers/CMSIS/Include/core_cm4.h **** 
 160:Drivers/CMSIS/Include/core_cm4.h **** #endif
 161:Drivers/CMSIS/Include/core_cm4.h **** 
 162:Drivers/CMSIS/Include/core_cm4.h **** #include "cmsis_compiler.h"               /* CMSIS compiler specific defines */
 163:Drivers/CMSIS/Include/core_cm4.h **** 
 164:Drivers/CMSIS/Include/core_cm4.h **** 
 165:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 166:Drivers/CMSIS/Include/core_cm4.h **** }
ARM GAS  C:\Temp\cc9sR3DL.s 			page 28


 167:Drivers/CMSIS/Include/core_cm4.h **** #endif
 168:Drivers/CMSIS/Include/core_cm4.h **** 
 169:Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 170:Drivers/CMSIS/Include/core_cm4.h **** 
 171:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 172:Drivers/CMSIS/Include/core_cm4.h **** 
 173:Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 174:Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 175:Drivers/CMSIS/Include/core_cm4.h **** 
 176:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 177:Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
 178:Drivers/CMSIS/Include/core_cm4.h **** #endif
 179:Drivers/CMSIS/Include/core_cm4.h **** 
 180:Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000U
 184:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:Drivers/CMSIS/Include/core_cm4.h **** 
 187:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0U
 189:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:Drivers/CMSIS/Include/core_cm4.h **** 
 192:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0U
 194:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:Drivers/CMSIS/Include/core_cm4.h **** 
 197:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __VTOR_PRESENT
 198:Drivers/CMSIS/Include/core_cm4.h ****     #define __VTOR_PRESENT             1U
 199:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__VTOR_PRESENT not defined in device header file; using default!"
 200:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:Drivers/CMSIS/Include/core_cm4.h **** 
 202:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 203:Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          3U
 204:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 205:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:Drivers/CMSIS/Include/core_cm4.h **** 
 207:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 208:Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0U
 209:Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 210:Drivers/CMSIS/Include/core_cm4.h ****   #endif
 211:Drivers/CMSIS/Include/core_cm4.h **** #endif
 212:Drivers/CMSIS/Include/core_cm4.h **** 
 213:Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 214:Drivers/CMSIS/Include/core_cm4.h **** /**
 215:Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 216:Drivers/CMSIS/Include/core_cm4.h **** 
 217:Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 218:Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 219:Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 220:Drivers/CMSIS/Include/core_cm4.h **** */
 221:Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 222:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions */
 223:Drivers/CMSIS/Include/core_cm4.h **** #else
ARM GAS  C:\Temp\cc9sR3DL.s 			page 29


 224:Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions */
 225:Drivers/CMSIS/Include/core_cm4.h **** #endif
 226:Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions */
 227:Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions */
 228:Drivers/CMSIS/Include/core_cm4.h **** 
 229:Drivers/CMSIS/Include/core_cm4.h **** /* following defines should be used for structure members */
 230:Drivers/CMSIS/Include/core_cm4.h **** #define     __IM     volatile const      /*! Defines 'read only' structure member permissions */
 231:Drivers/CMSIS/Include/core_cm4.h **** #define     __OM     volatile            /*! Defines 'write only' structure member permissions */
 232:Drivers/CMSIS/Include/core_cm4.h **** #define     __IOM    volatile            /*! Defines 'read / write' structure member permissions */
 233:Drivers/CMSIS/Include/core_cm4.h **** 
 234:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 235:Drivers/CMSIS/Include/core_cm4.h **** 
 236:Drivers/CMSIS/Include/core_cm4.h **** 
 237:Drivers/CMSIS/Include/core_cm4.h **** 
 238:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 239:Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 240:Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 241:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
 242:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 243:Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 244:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 245:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 246:Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 247:Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 248:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 249:Drivers/CMSIS/Include/core_cm4.h **** /**
 250:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_core_register Defines and Type Definitions
 251:Drivers/CMSIS/Include/core_cm4.h ****   \brief Type definitions and defines for Cortex-M processor based devices.
 252:Drivers/CMSIS/Include/core_cm4.h **** */
 253:Drivers/CMSIS/Include/core_cm4.h **** 
 254:Drivers/CMSIS/Include/core_cm4.h **** /**
 255:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 256:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_CORE  Status and Control Registers
 257:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Core Register type definitions.
 258:Drivers/CMSIS/Include/core_cm4.h ****   @{
 259:Drivers/CMSIS/Include/core_cm4.h ****  */
 260:Drivers/CMSIS/Include/core_cm4.h **** 
 261:Drivers/CMSIS/Include/core_cm4.h **** /**
 262:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Application Program Status Register (APSR).
 263:Drivers/CMSIS/Include/core_cm4.h ****  */
 264:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 265:Drivers/CMSIS/Include/core_cm4.h **** {
 266:Drivers/CMSIS/Include/core_cm4.h ****   struct
 267:Drivers/CMSIS/Include/core_cm4.h ****   {
 268:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved */
 269:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 270:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved */
 271:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 272:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 273:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 274:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 275:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 276:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 277:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 278:Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 279:Drivers/CMSIS/Include/core_cm4.h **** 
 280:Drivers/CMSIS/Include/core_cm4.h **** /* APSR Register Definitions */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 30


 281:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Pos                         31U                                            /*!< APSR
 282:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_N_Msk                         (1UL << APSR_N_Pos)                            /*!< APSR
 283:Drivers/CMSIS/Include/core_cm4.h **** 
 284:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Pos                         30U                                            /*!< APSR
 285:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Z_Msk                         (1UL << APSR_Z_Pos)                            /*!< APSR
 286:Drivers/CMSIS/Include/core_cm4.h **** 
 287:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Pos                         29U                                            /*!< APSR
 288:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_C_Msk                         (1UL << APSR_C_Pos)                            /*!< APSR
 289:Drivers/CMSIS/Include/core_cm4.h **** 
 290:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Pos                         28U                                            /*!< APSR
 291:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_V_Msk                         (1UL << APSR_V_Pos)                            /*!< APSR
 292:Drivers/CMSIS/Include/core_cm4.h **** 
 293:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Pos                         27U                                            /*!< APSR
 294:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_Q_Msk                         (1UL << APSR_Q_Pos)                            /*!< APSR
 295:Drivers/CMSIS/Include/core_cm4.h **** 
 296:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Pos                        16U                                            /*!< APSR
 297:Drivers/CMSIS/Include/core_cm4.h **** #define APSR_GE_Msk                        (0xFUL << APSR_GE_Pos)                         /*!< APSR
 298:Drivers/CMSIS/Include/core_cm4.h **** 
 299:Drivers/CMSIS/Include/core_cm4.h **** 
 300:Drivers/CMSIS/Include/core_cm4.h **** /**
 301:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Interrupt Program Status Register (IPSR).
 302:Drivers/CMSIS/Include/core_cm4.h ****  */
 303:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 304:Drivers/CMSIS/Include/core_cm4.h **** {
 305:Drivers/CMSIS/Include/core_cm4.h ****   struct
 306:Drivers/CMSIS/Include/core_cm4.h ****   {
 307:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 308:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved */
 309:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 310:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 311:Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 312:Drivers/CMSIS/Include/core_cm4.h **** 
 313:Drivers/CMSIS/Include/core_cm4.h **** /* IPSR Register Definitions */
 314:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Pos                        0U                                            /*!< IPSR
 315:Drivers/CMSIS/Include/core_cm4.h **** #define IPSR_ISR_Msk                       (0x1FFUL /*<< IPSR_ISR_Pos*/)                  /*!< IPSR
 316:Drivers/CMSIS/Include/core_cm4.h **** 
 317:Drivers/CMSIS/Include/core_cm4.h **** 
 318:Drivers/CMSIS/Include/core_cm4.h **** /**
 319:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 320:Drivers/CMSIS/Include/core_cm4.h ****  */
 321:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 322:Drivers/CMSIS/Include/core_cm4.h **** {
 323:Drivers/CMSIS/Include/core_cm4.h ****   struct
 324:Drivers/CMSIS/Include/core_cm4.h ****   {
 325:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number */
 326:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:1;               /*!< bit:      9  Reserved */
 327:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_1:6;                 /*!< bit: 10..15  ICI/IT part 1 */
 328:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags */
 329:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved */
 330:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit */
 331:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ICI_IT_2:2;                 /*!< bit: 25..26  ICI/IT part 2 */
 332:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag */
 333:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag */
 334:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag */
 335:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag */
 336:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag */
 337:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 31


 338:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 339:Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 340:Drivers/CMSIS/Include/core_cm4.h **** 
 341:Drivers/CMSIS/Include/core_cm4.h **** /* xPSR Register Definitions */
 342:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Pos                         31U                                            /*!< xPSR
 343:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_N_Msk                         (1UL << xPSR_N_Pos)                            /*!< xPSR
 344:Drivers/CMSIS/Include/core_cm4.h **** 
 345:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Pos                         30U                                            /*!< xPSR
 346:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Z_Msk                         (1UL << xPSR_Z_Pos)                            /*!< xPSR
 347:Drivers/CMSIS/Include/core_cm4.h **** 
 348:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Pos                         29U                                            /*!< xPSR
 349:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_C_Msk                         (1UL << xPSR_C_Pos)                            /*!< xPSR
 350:Drivers/CMSIS/Include/core_cm4.h **** 
 351:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Pos                         28U                                            /*!< xPSR
 352:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_V_Msk                         (1UL << xPSR_V_Pos)                            /*!< xPSR
 353:Drivers/CMSIS/Include/core_cm4.h **** 
 354:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Pos                         27U                                            /*!< xPSR
 355:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_Q_Msk                         (1UL << xPSR_Q_Pos)                            /*!< xPSR
 356:Drivers/CMSIS/Include/core_cm4.h **** 
 357:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Pos                  25U                                            /*!< xPSR
 358:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_2_Msk                  (3UL << xPSR_ICI_IT_2_Pos)                     /*!< xPSR
 359:Drivers/CMSIS/Include/core_cm4.h **** 
 360:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Pos                         24U                                            /*!< xPSR
 361:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_T_Msk                         (1UL << xPSR_T_Pos)                            /*!< xPSR
 362:Drivers/CMSIS/Include/core_cm4.h **** 
 363:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Pos                        16U                                            /*!< xPSR
 364:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_GE_Msk                        (0xFUL << xPSR_GE_Pos)                         /*!< xPSR
 365:Drivers/CMSIS/Include/core_cm4.h **** 
 366:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Pos                  10U                                            /*!< xPSR
 367:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ICI_IT_1_Msk                  (0x3FUL << xPSR_ICI_IT_1_Pos)                  /*!< xPSR
 368:Drivers/CMSIS/Include/core_cm4.h **** 
 369:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Pos                        0U                                            /*!< xPSR
 370:Drivers/CMSIS/Include/core_cm4.h **** #define xPSR_ISR_Msk                       (0x1FFUL /*<< xPSR_ISR_Pos*/)                  /*!< xPSR
 371:Drivers/CMSIS/Include/core_cm4.h **** 
 372:Drivers/CMSIS/Include/core_cm4.h **** 
 373:Drivers/CMSIS/Include/core_cm4.h **** /**
 374:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Union type to access the Control Registers (CONTROL).
 375:Drivers/CMSIS/Include/core_cm4.h ****  */
 376:Drivers/CMSIS/Include/core_cm4.h **** typedef union
 377:Drivers/CMSIS/Include/core_cm4.h **** {
 378:Drivers/CMSIS/Include/core_cm4.h ****   struct
 379:Drivers/CMSIS/Include/core_cm4.h ****   {
 380:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 381:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used */
 382:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag */
 383:Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved */
 384:Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access */
 385:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access */
 386:Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 387:Drivers/CMSIS/Include/core_cm4.h **** 
 388:Drivers/CMSIS/Include/core_cm4.h **** /* CONTROL Register Definitions */
 389:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Pos                    2U                                            /*!< CONT
 390:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_FPCA_Msk                   (1UL << CONTROL_FPCA_Pos)                      /*!< CONT
 391:Drivers/CMSIS/Include/core_cm4.h **** 
 392:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Pos                   1U                                            /*!< CONT
 393:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_SPSEL_Msk                  (1UL << CONTROL_SPSEL_Pos)                     /*!< CONT
 394:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 32


 395:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Pos                   0U                                            /*!< CONT
 396:Drivers/CMSIS/Include/core_cm4.h **** #define CONTROL_nPRIV_Msk                  (1UL /*<< CONTROL_nPRIV_Pos*/)                 /*!< CONT
 397:Drivers/CMSIS/Include/core_cm4.h **** 
 398:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 399:Drivers/CMSIS/Include/core_cm4.h **** 
 400:Drivers/CMSIS/Include/core_cm4.h **** 
 401:Drivers/CMSIS/Include/core_cm4.h **** /**
 402:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
 403:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 404:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Type definitions for the NVIC Registers
 405:Drivers/CMSIS/Include/core_cm4.h ****   @{
 406:Drivers/CMSIS/Include/core_cm4.h ****  */
 407:Drivers/CMSIS/Include/core_cm4.h **** 
 408:Drivers/CMSIS/Include/core_cm4.h **** /**
 409:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 410:Drivers/CMSIS/Include/core_cm4.h ****  */
 411:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 412:Drivers/CMSIS/Include/core_cm4.h **** {
 413:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISER[8U];               /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register */
 414:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[24U];
 415:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICER[8U];               /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 416:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[24U];
 417:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ISPR[8U];               /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register *
 418:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[24U];
 419:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICPR[8U];               /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 420:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[24U];
 421:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t IABR[8U];               /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register */
 422:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[56U];
 423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  IP[240U];               /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 424:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[644U];
 425:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t STIR;                   /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 426:Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 427:Drivers/CMSIS/Include/core_cm4.h **** 
 428:Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 429:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0U                                         /*!< STIR: I
 430:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL /*<< NVIC_STIR_INTID_Pos*/)        /*!< STIR: I
 431:Drivers/CMSIS/Include/core_cm4.h **** 
 432:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 433:Drivers/CMSIS/Include/core_cm4.h **** 
 434:Drivers/CMSIS/Include/core_cm4.h **** 
 435:Drivers/CMSIS/Include/core_cm4.h **** /**
 436:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 437:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCB     System Control Block (SCB)
 438:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control Block Registers
 439:Drivers/CMSIS/Include/core_cm4.h ****   @{
 440:Drivers/CMSIS/Include/core_cm4.h ****  */
 441:Drivers/CMSIS/Include/core_cm4.h **** 
 442:Drivers/CMSIS/Include/core_cm4.h **** /**
 443:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control Block (SCB).
 444:Drivers/CMSIS/Include/core_cm4.h ****  */
 445:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 446:Drivers/CMSIS/Include/core_cm4.h **** {
 447:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CPUID;                  /*!< Offset: 0x000 (R/ )  CPUID Base Register */
 448:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ICSR;                   /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 449:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VTOR;                   /*!< Offset: 0x008 (R/W)  Vector Table Offset Register */
 450:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AIRCR;                  /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 451:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SCR;                    /*!< Offset: 0x010 (R/W)  System Control Register */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 33


 452:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CCR;                    /*!< Offset: 0x014 (R/W)  Configuration Control Register *
 453:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint8_t  SHP[12U];               /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 454:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SHCSR;                  /*!< Offset: 0x024 (R/W)  System Handler Control and State
 455:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CFSR;                   /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 456:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t HFSR;                   /*!< Offset: 0x02C (R/W)  HardFault Status Register */
 457:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DFSR;                   /*!< Offset: 0x030 (R/W)  Debug Fault Status Register */
 458:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MMFAR;                  /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 459:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t BFAR;                   /*!< Offset: 0x038 (R/W)  BusFault Address Register */
 460:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t AFSR;                   /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 461:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PFR[2U];                /*!< Offset: 0x040 (R/ )  Processor Feature Register */
 462:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DFR;                    /*!< Offset: 0x048 (R/ )  Debug Feature Register */
 463:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ADR;                    /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register */
 464:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MMFR[4U];               /*!< Offset: 0x050 (R/ )  Memory Model Feature Register */
 465:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ISAR[5U];               /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 466:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[5U];
 467:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPACR;                  /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 468:Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 469:Drivers/CMSIS/Include/core_cm4.h **** 
 470:Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 471:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24U                                            /*!< SCB 
 472:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 473:Drivers/CMSIS/Include/core_cm4.h **** 
 474:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20U                                            /*!< SCB 
 475:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 476:Drivers/CMSIS/Include/core_cm4.h **** 
 477:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16U                                            /*!< SCB 
 478:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 479:Drivers/CMSIS/Include/core_cm4.h **** 
 480:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4U                                            /*!< SCB 
 481:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 482:Drivers/CMSIS/Include/core_cm4.h **** 
 483:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0U                                            /*!< SCB 
 484:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL /*<< SCB_CPUID_REVISION_Pos*/)          /*!< SCB 
 485:Drivers/CMSIS/Include/core_cm4.h **** 
 486:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 487:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31U                                            /*!< SCB 
 488:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 489:Drivers/CMSIS/Include/core_cm4.h **** 
 490:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28U                                            /*!< SCB 
 491:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 492:Drivers/CMSIS/Include/core_cm4.h **** 
 493:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27U                                            /*!< SCB 
 494:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 495:Drivers/CMSIS/Include/core_cm4.h **** 
 496:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26U                                            /*!< SCB 
 497:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 498:Drivers/CMSIS/Include/core_cm4.h **** 
 499:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25U                                            /*!< SCB 
 500:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 501:Drivers/CMSIS/Include/core_cm4.h **** 
 502:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23U                                            /*!< SCB 
 503:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 504:Drivers/CMSIS/Include/core_cm4.h **** 
 505:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22U                                            /*!< SCB 
 506:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 507:Drivers/CMSIS/Include/core_cm4.h **** 
 508:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12U                                            /*!< SCB 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 34


 509:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 510:Drivers/CMSIS/Include/core_cm4.h **** 
 511:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11U                                            /*!< SCB 
 512:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 513:Drivers/CMSIS/Include/core_cm4.h **** 
 514:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0U                                            /*!< SCB 
 515:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL /*<< SCB_ICSR_VECTACTIVE_Pos*/)       /*!< SCB 
 516:Drivers/CMSIS/Include/core_cm4.h **** 
 517:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 518:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7U                                            /*!< SCB 
 519:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 520:Drivers/CMSIS/Include/core_cm4.h **** 
 521:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 522:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16U                                            /*!< SCB 
 523:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 524:Drivers/CMSIS/Include/core_cm4.h **** 
 525:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16U                                            /*!< SCB 
 526:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 527:Drivers/CMSIS/Include/core_cm4.h **** 
 528:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15U                                            /*!< SCB 
 529:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 530:Drivers/CMSIS/Include/core_cm4.h **** 
 531:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8U                                            /*!< SCB 
 532:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 533:Drivers/CMSIS/Include/core_cm4.h **** 
 534:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2U                                            /*!< SCB 
 535:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 536:Drivers/CMSIS/Include/core_cm4.h **** 
 537:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1U                                            /*!< SCB 
 538:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 539:Drivers/CMSIS/Include/core_cm4.h **** 
 540:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0U                                            /*!< SCB 
 541:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL /*<< SCB_AIRCR_VECTRESET_Pos*/)           /*!< SCB 
 542:Drivers/CMSIS/Include/core_cm4.h **** 
 543:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 544:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4U                                            /*!< SCB 
 545:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 546:Drivers/CMSIS/Include/core_cm4.h **** 
 547:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2U                                            /*!< SCB 
 548:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 549:Drivers/CMSIS/Include/core_cm4.h **** 
 550:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1U                                            /*!< SCB 
 551:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 552:Drivers/CMSIS/Include/core_cm4.h **** 
 553:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 554:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9U                                            /*!< SCB 
 555:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 556:Drivers/CMSIS/Include/core_cm4.h **** 
 557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8U                                            /*!< SCB 
 558:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 559:Drivers/CMSIS/Include/core_cm4.h **** 
 560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4U                                            /*!< SCB 
 561:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 562:Drivers/CMSIS/Include/core_cm4.h **** 
 563:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3U                                            /*!< SCB 
 564:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 565:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 35


 566:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1U                                            /*!< SCB 
 567:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 568:Drivers/CMSIS/Include/core_cm4.h **** 
 569:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0U                                            /*!< SCB 
 570:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL /*<< SCB_CCR_NONBASETHRDENA_Pos*/)        /*!< SCB 
 571:Drivers/CMSIS/Include/core_cm4.h **** 
 572:Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 573:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18U                                            /*!< SCB 
 574:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 575:Drivers/CMSIS/Include/core_cm4.h **** 
 576:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17U                                            /*!< SCB 
 577:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 578:Drivers/CMSIS/Include/core_cm4.h **** 
 579:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16U                                            /*!< SCB 
 580:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 581:Drivers/CMSIS/Include/core_cm4.h **** 
 582:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15U                                            /*!< SCB 
 583:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 584:Drivers/CMSIS/Include/core_cm4.h **** 
 585:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14U                                            /*!< SCB 
 586:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 587:Drivers/CMSIS/Include/core_cm4.h **** 
 588:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13U                                            /*!< SCB 
 589:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 590:Drivers/CMSIS/Include/core_cm4.h **** 
 591:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12U                                            /*!< SCB 
 592:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 593:Drivers/CMSIS/Include/core_cm4.h **** 
 594:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11U                                            /*!< SCB 
 595:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 596:Drivers/CMSIS/Include/core_cm4.h **** 
 597:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10U                                            /*!< SCB 
 598:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 599:Drivers/CMSIS/Include/core_cm4.h **** 
 600:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8U                                            /*!< SCB 
 601:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 602:Drivers/CMSIS/Include/core_cm4.h **** 
 603:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7U                                            /*!< SCB 
 604:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 605:Drivers/CMSIS/Include/core_cm4.h **** 
 606:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3U                                            /*!< SCB 
 607:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 608:Drivers/CMSIS/Include/core_cm4.h **** 
 609:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1U                                            /*!< SCB 
 610:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 611:Drivers/CMSIS/Include/core_cm4.h **** 
 612:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0U                                            /*!< SCB 
 613:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL /*<< SCB_SHCSR_MEMFAULTACT_Pos*/)         /*!< SCB 
 614:Drivers/CMSIS/Include/core_cm4.h **** 
 615:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Register Definitions */
 616:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16U                                            /*!< SCB 
 617:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 618:Drivers/CMSIS/Include/core_cm4.h **** 
 619:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8U                                            /*!< SCB 
 620:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 621:Drivers/CMSIS/Include/core_cm4.h **** 
 622:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0U                                            /*!< SCB 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 36


 623:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL /*<< SCB_CFSR_MEMFAULTSR_Pos*/)        /*!< SCB 
 624:Drivers/CMSIS/Include/core_cm4.h **** 
 625:Drivers/CMSIS/Include/core_cm4.h **** /* MemManage Fault Status Register (part of SCB Configurable Fault Status Register) */
 626:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 7U)                 /*!< SCB 
 627:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MMARVALID_Msk             (1UL << SCB_CFSR_MMARVALID_Pos)                /*!< SCB 
 628:Drivers/CMSIS/Include/core_cm4.h **** 
 629:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 5U)                 /*!< SCB 
 630:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MLSPERR_Msk               (1UL << SCB_CFSR_MLSPERR_Pos)                  /*!< SCB 
 631:Drivers/CMSIS/Include/core_cm4.h **** 
 632:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Pos               (SCB_CFSR_MEMFAULTSR_Pos + 4U)                 /*!< SCB 
 633:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MSTKERR_Msk               (1UL << SCB_CFSR_MSTKERR_Pos)                  /*!< SCB 
 634:Drivers/CMSIS/Include/core_cm4.h **** 
 635:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Pos             (SCB_CFSR_MEMFAULTSR_Pos + 3U)                 /*!< SCB 
 636:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MUNSTKERR_Msk             (1UL << SCB_CFSR_MUNSTKERR_Pos)                /*!< SCB 
 637:Drivers/CMSIS/Include/core_cm4.h **** 
 638:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 1U)                 /*!< SCB 
 639:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DACCVIOL_Msk              (1UL << SCB_CFSR_DACCVIOL_Pos)                 /*!< SCB 
 640:Drivers/CMSIS/Include/core_cm4.h **** 
 641:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Pos              (SCB_CFSR_MEMFAULTSR_Pos + 0U)                 /*!< SCB 
 642:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IACCVIOL_Msk              (1UL /*<< SCB_CFSR_IACCVIOL_Pos*/)             /*!< SCB 
 643:Drivers/CMSIS/Include/core_cm4.h **** 
 644:Drivers/CMSIS/Include/core_cm4.h **** /* BusFault Status Register (part of SCB Configurable Fault Status Register) */
 645:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 7U)                  /*!< SCB 
 646:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BFARVALID_Msk            (1UL << SCB_CFSR_BFARVALID_Pos)                 /*!< SCB 
 647:Drivers/CMSIS/Include/core_cm4.h **** 
 648:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 5U)                  /*!< SCB 
 649:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_LSPERR_Msk               (1UL << SCB_CFSR_LSPERR_Pos)                    /*!< SCB 
 650:Drivers/CMSIS/Include/core_cm4.h **** 
 651:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Pos               (SCB_CFSR_BUSFAULTSR_Pos + 4U)                  /*!< SCB 
 652:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_STKERR_Msk               (1UL << SCB_CFSR_STKERR_Pos)                    /*!< SCB 
 653:Drivers/CMSIS/Include/core_cm4.h **** 
 654:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Pos             (SCB_CFSR_BUSFAULTSR_Pos + 3U)                  /*!< SCB 
 655:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNSTKERR_Msk             (1UL << SCB_CFSR_UNSTKERR_Pos)                  /*!< SCB 
 656:Drivers/CMSIS/Include/core_cm4.h **** 
 657:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Pos          (SCB_CFSR_BUSFAULTSR_Pos + 2U)                  /*!< SCB 
 658:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IMPRECISERR_Msk          (1UL << SCB_CFSR_IMPRECISERR_Pos)               /*!< SCB 
 659:Drivers/CMSIS/Include/core_cm4.h **** 
 660:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Pos            (SCB_CFSR_BUSFAULTSR_Pos + 1U)                  /*!< SCB 
 661:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_PRECISERR_Msk            (1UL << SCB_CFSR_PRECISERR_Pos)                 /*!< SCB 
 662:Drivers/CMSIS/Include/core_cm4.h **** 
 663:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Pos              (SCB_CFSR_BUSFAULTSR_Pos + 0U)                  /*!< SCB 
 664:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_IBUSERR_Msk              (1UL << SCB_CFSR_IBUSERR_Pos)                   /*!< SCB 
 665:Drivers/CMSIS/Include/core_cm4.h **** 
 666:Drivers/CMSIS/Include/core_cm4.h **** /* UsageFault Status Register (part of SCB Configurable Fault Status Register) */
 667:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Pos            (SCB_CFSR_USGFAULTSR_Pos + 9U)                  /*!< SCB 
 668:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_DIVBYZERO_Msk            (1UL << SCB_CFSR_DIVBYZERO_Pos)                 /*!< SCB 
 669:Drivers/CMSIS/Include/core_cm4.h **** 
 670:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Pos            (SCB_CFSR_USGFAULTSR_Pos + 8U)                  /*!< SCB 
 671:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNALIGNED_Msk            (1UL << SCB_CFSR_UNALIGNED_Pos)                 /*!< SCB 
 672:Drivers/CMSIS/Include/core_cm4.h **** 
 673:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Pos                 (SCB_CFSR_USGFAULTSR_Pos + 3U)                  /*!< SCB 
 674:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_NOCP_Msk                 (1UL << SCB_CFSR_NOCP_Pos)                      /*!< SCB 
 675:Drivers/CMSIS/Include/core_cm4.h **** 
 676:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Pos                (SCB_CFSR_USGFAULTSR_Pos + 2U)                  /*!< SCB 
 677:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVPC_Msk                (1UL << SCB_CFSR_INVPC_Pos)                     /*!< SCB 
 678:Drivers/CMSIS/Include/core_cm4.h **** 
 679:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Pos             (SCB_CFSR_USGFAULTSR_Pos + 1U)                  /*!< SCB 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 37


 680:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_INVSTATE_Msk             (1UL << SCB_CFSR_INVSTATE_Pos)                  /*!< SCB 
 681:Drivers/CMSIS/Include/core_cm4.h **** 
 682:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Pos           (SCB_CFSR_USGFAULTSR_Pos + 0U)                  /*!< SCB 
 683:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_UNDEFINSTR_Msk           (1UL << SCB_CFSR_UNDEFINSTR_Pos)                /*!< SCB 
 684:Drivers/CMSIS/Include/core_cm4.h **** 
 685:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Register Definitions */
 686:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31U                                            /*!< SCB 
 687:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 688:Drivers/CMSIS/Include/core_cm4.h **** 
 689:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30U                                            /*!< SCB 
 690:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 691:Drivers/CMSIS/Include/core_cm4.h **** 
 692:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1U                                            /*!< SCB 
 693:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 694:Drivers/CMSIS/Include/core_cm4.h **** 
 695:Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 696:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4U                                            /*!< SCB 
 697:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 698:Drivers/CMSIS/Include/core_cm4.h **** 
 699:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3U                                            /*!< SCB 
 700:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 701:Drivers/CMSIS/Include/core_cm4.h **** 
 702:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2U                                            /*!< SCB 
 703:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 704:Drivers/CMSIS/Include/core_cm4.h **** 
 705:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1U                                            /*!< SCB 
 706:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 707:Drivers/CMSIS/Include/core_cm4.h **** 
 708:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0U                                            /*!< SCB 
 709:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL /*<< SCB_DFSR_HALTED_Pos*/)               /*!< SCB 
 710:Drivers/CMSIS/Include/core_cm4.h **** 
 711:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 712:Drivers/CMSIS/Include/core_cm4.h **** 
 713:Drivers/CMSIS/Include/core_cm4.h **** 
 714:Drivers/CMSIS/Include/core_cm4.h **** /**
 715:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 716:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 717:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Control and ID Register not in the SCB
 718:Drivers/CMSIS/Include/core_cm4.h ****   @{
 719:Drivers/CMSIS/Include/core_cm4.h ****  */
 720:Drivers/CMSIS/Include/core_cm4.h **** 
 721:Drivers/CMSIS/Include/core_cm4.h **** /**
 722:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Control and ID Register not in the SCB.
 723:Drivers/CMSIS/Include/core_cm4.h ****  */
 724:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 725:Drivers/CMSIS/Include/core_cm4.h **** {
 726:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 727:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ICTR;                   /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 728:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACTLR;                  /*!< Offset: 0x008 (R/W)  Auxiliary Control Register */
 729:Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 730:Drivers/CMSIS/Include/core_cm4.h **** 
 731:Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 732:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0U                                         /*!< ICTR: I
 733:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL /*<< SCnSCB_ICTR_INTLINESNUM_Pos*/)  /*!< ICTR: I
 734:Drivers/CMSIS/Include/core_cm4.h **** 
 735:Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 736:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9U                                         /*!< ACTLR: 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 38


 737:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 738:Drivers/CMSIS/Include/core_cm4.h **** 
 739:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8U                                         /*!< ACTLR: 
 740:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 741:Drivers/CMSIS/Include/core_cm4.h **** 
 742:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2U                                         /*!< ACTLR: 
 743:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 744:Drivers/CMSIS/Include/core_cm4.h **** 
 745:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1U                                         /*!< ACTLR: 
 746:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 747:Drivers/CMSIS/Include/core_cm4.h **** 
 748:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0U                                         /*!< ACTLR: 
 749:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL /*<< SCnSCB_ACTLR_DISMCYCINT_Pos*/)    /*!< ACTLR: 
 750:Drivers/CMSIS/Include/core_cm4.h **** 
 751:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 752:Drivers/CMSIS/Include/core_cm4.h **** 
 753:Drivers/CMSIS/Include/core_cm4.h **** 
 754:Drivers/CMSIS/Include/core_cm4.h **** /**
 755:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 756:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 757:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the System Timer Registers.
 758:Drivers/CMSIS/Include/core_cm4.h ****   @{
 759:Drivers/CMSIS/Include/core_cm4.h ****  */
 760:Drivers/CMSIS/Include/core_cm4.h **** 
 761:Drivers/CMSIS/Include/core_cm4.h **** /**
 762:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the System Timer (SysTick).
 763:Drivers/CMSIS/Include/core_cm4.h ****  */
 764:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 765:Drivers/CMSIS/Include/core_cm4.h **** {
 766:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 767:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LOAD;                   /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register */
 768:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t VAL;                    /*!< Offset: 0x008 (R/W)  SysTick Current Value Register *
 769:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CALIB;                  /*!< Offset: 0x00C (R/ )  SysTick Calibration Register */
 770:Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 771:Drivers/CMSIS/Include/core_cm4.h **** 
 772:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 773:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16U                                            /*!< SysT
 774:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 775:Drivers/CMSIS/Include/core_cm4.h **** 
 776:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2U                                            /*!< SysT
 777:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 778:Drivers/CMSIS/Include/core_cm4.h **** 
 779:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1U                                            /*!< SysT
 780:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 781:Drivers/CMSIS/Include/core_cm4.h **** 
 782:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0U                                            /*!< SysT
 783:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL /*<< SysTick_CTRL_ENABLE_Pos*/)           /*!< SysT
 784:Drivers/CMSIS/Include/core_cm4.h **** 
 785:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 786:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0U                                            /*!< SysT
 787:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL /*<< SysTick_LOAD_RELOAD_Pos*/)    /*!< SysT
 788:Drivers/CMSIS/Include/core_cm4.h **** 
 789:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 790:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0U                                            /*!< SysT
 791:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL /*<< SysTick_VAL_CURRENT_Pos*/)    /*!< SysT
 792:Drivers/CMSIS/Include/core_cm4.h **** 
 793:Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 39


 794:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31U                                            /*!< SysT
 795:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 796:Drivers/CMSIS/Include/core_cm4.h **** 
 797:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30U                                            /*!< SysT
 798:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 799:Drivers/CMSIS/Include/core_cm4.h **** 
 800:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0U                                            /*!< SysT
 801:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL /*<< SysTick_CALIB_TENMS_Pos*/)    /*!< SysT
 802:Drivers/CMSIS/Include/core_cm4.h **** 
 803:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 804:Drivers/CMSIS/Include/core_cm4.h **** 
 805:Drivers/CMSIS/Include/core_cm4.h **** 
 806:Drivers/CMSIS/Include/core_cm4.h **** /**
 807:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 808:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 809:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Instrumentation Trace Macrocell (ITM)
 810:Drivers/CMSIS/Include/core_cm4.h ****   @{
 811:Drivers/CMSIS/Include/core_cm4.h ****  */
 812:Drivers/CMSIS/Include/core_cm4.h **** 
 813:Drivers/CMSIS/Include/core_cm4.h **** /**
 814:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 815:Drivers/CMSIS/Include/core_cm4.h ****  */
 816:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 817:Drivers/CMSIS/Include/core_cm4.h **** {
 818:Drivers/CMSIS/Include/core_cm4.h ****   __OM  union
 819:Drivers/CMSIS/Include/core_cm4.h ****   {
 820:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint8_t    u8;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit */
 821:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint16_t   u16;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit */
 822:Drivers/CMSIS/Include/core_cm4.h ****     __OM  uint32_t   u32;                /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit */
 823:Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32U];                         /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers */
 824:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[864U];
 825:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TER;                    /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register */
 826:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[15U];
 827:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TPR;                    /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register */
 828:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[15U];
 829:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t TCR;                    /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register */
 830:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[32U];
 831:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[43U];
 832:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t LAR;                    /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register */
 833:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t LSR;                    /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register */
 834:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[6U];
 835:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID4;                   /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 836:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID5;                   /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 837:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID6;                   /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 838:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID7;                   /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 839:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID0;                   /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 840:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID1;                   /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 841:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID2;                   /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 842:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PID3;                   /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 843:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID0;                   /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 844:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID1;                   /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 845:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID2;                   /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 846:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t CID3;                   /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 847:Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 848:Drivers/CMSIS/Include/core_cm4.h **** 
 849:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 850:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0U                                            /*!< ITM 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 40


 851:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFFFFFFFFUL /*<< ITM_TPR_PRIVMASK_Pos*/)     /*!< ITM 
 852:Drivers/CMSIS/Include/core_cm4.h **** 
 853:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 854:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23U                                            /*!< ITM 
 855:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 856:Drivers/CMSIS/Include/core_cm4.h **** 
 857:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16U                                            /*!< ITM 
 858:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 859:Drivers/CMSIS/Include/core_cm4.h **** 
 860:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10U                                            /*!< ITM 
 861:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 862:Drivers/CMSIS/Include/core_cm4.h **** 
 863:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8U                                            /*!< ITM 
 864:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 865:Drivers/CMSIS/Include/core_cm4.h **** 
 866:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4U                                            /*!< ITM 
 867:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 868:Drivers/CMSIS/Include/core_cm4.h **** 
 869:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3U                                            /*!< ITM 
 870:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 871:Drivers/CMSIS/Include/core_cm4.h **** 
 872:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2U                                            /*!< ITM 
 873:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 874:Drivers/CMSIS/Include/core_cm4.h **** 
 875:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1U                                            /*!< ITM 
 876:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 877:Drivers/CMSIS/Include/core_cm4.h **** 
 878:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0U                                            /*!< ITM 
 879:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL /*<< ITM_TCR_ITMENA_Pos*/)                /*!< ITM 
 880:Drivers/CMSIS/Include/core_cm4.h **** 
 881:Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 882:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2U                                            /*!< ITM 
 883:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 884:Drivers/CMSIS/Include/core_cm4.h **** 
 885:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1U                                            /*!< ITM 
 886:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 887:Drivers/CMSIS/Include/core_cm4.h **** 
 888:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0U                                            /*!< ITM 
 889:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL /*<< ITM_LSR_Present_Pos*/)               /*!< ITM 
 890:Drivers/CMSIS/Include/core_cm4.h **** 
 891:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 892:Drivers/CMSIS/Include/core_cm4.h **** 
 893:Drivers/CMSIS/Include/core_cm4.h **** 
 894:Drivers/CMSIS/Include/core_cm4.h **** /**
 895:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
 896:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 897:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Data Watchpoint and Trace (DWT)
 898:Drivers/CMSIS/Include/core_cm4.h ****   @{
 899:Drivers/CMSIS/Include/core_cm4.h ****  */
 900:Drivers/CMSIS/Include/core_cm4.h **** 
 901:Drivers/CMSIS/Include/core_cm4.h **** /**
 902:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 903:Drivers/CMSIS/Include/core_cm4.h ****  */
 904:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 905:Drivers/CMSIS/Include/core_cm4.h **** {
 906:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x000 (R/W)  Control Register */
 907:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CYCCNT;                 /*!< Offset: 0x004 (R/W)  Cycle Count Register */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 41


 908:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CPICNT;                 /*!< Offset: 0x008 (R/W)  CPI Count Register */
 909:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t EXCCNT;                 /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 910:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SLEEPCNT;               /*!< Offset: 0x010 (R/W)  Sleep Count Register */
 911:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t LSUCNT;                 /*!< Offset: 0x014 (R/W)  LSU Count Register */
 912:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FOLDCNT;                /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 913:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t PCSR;                   /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 914:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP0;                  /*!< Offset: 0x020 (R/W)  Comparator Register 0 */
 915:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK0;                  /*!< Offset: 0x024 (R/W)  Mask Register 0 */
 916:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION0;              /*!< Offset: 0x028 (R/W)  Function Register 0 */
 917:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
 918:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP1;                  /*!< Offset: 0x030 (R/W)  Comparator Register 1 */
 919:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK1;                  /*!< Offset: 0x034 (R/W)  Mask Register 1 */
 920:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION1;              /*!< Offset: 0x038 (R/W)  Function Register 1 */
 921:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[1U];
 922:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP2;                  /*!< Offset: 0x040 (R/W)  Comparator Register 2 */
 923:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK2;                  /*!< Offset: 0x044 (R/W)  Mask Register 2 */
 924:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION2;              /*!< Offset: 0x048 (R/W)  Function Register 2 */
 925:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[1U];
 926:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t COMP3;                  /*!< Offset: 0x050 (R/W)  Comparator Register 3 */
 927:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t MASK3;                  /*!< Offset: 0x054 (R/W)  Mask Register 3 */
 928:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FUNCTION3;              /*!< Offset: 0x058 (R/W)  Function Register 3 */
 929:Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 930:Drivers/CMSIS/Include/core_cm4.h **** 
 931:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
 932:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28U                                         /*!< DWT CTR
 933:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 934:Drivers/CMSIS/Include/core_cm4.h **** 
 935:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27U                                         /*!< DWT CTR
 936:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 937:Drivers/CMSIS/Include/core_cm4.h **** 
 938:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26U                                         /*!< DWT CTR
 939:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 940:Drivers/CMSIS/Include/core_cm4.h **** 
 941:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25U                                         /*!< DWT CTR
 942:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 943:Drivers/CMSIS/Include/core_cm4.h **** 
 944:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24U                                         /*!< DWT CTR
 945:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 946:Drivers/CMSIS/Include/core_cm4.h **** 
 947:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22U                                         /*!< DWT CTR
 948:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 949:Drivers/CMSIS/Include/core_cm4.h **** 
 950:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21U                                         /*!< DWT CTR
 951:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 952:Drivers/CMSIS/Include/core_cm4.h **** 
 953:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20U                                         /*!< DWT CTR
 954:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 955:Drivers/CMSIS/Include/core_cm4.h **** 
 956:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19U                                         /*!< DWT CTR
 957:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 958:Drivers/CMSIS/Include/core_cm4.h **** 
 959:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18U                                         /*!< DWT CTR
 960:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 961:Drivers/CMSIS/Include/core_cm4.h **** 
 962:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17U                                         /*!< DWT CTR
 963:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 964:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 42


 965:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16U                                         /*!< DWT CTR
 966:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 967:Drivers/CMSIS/Include/core_cm4.h **** 
 968:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12U                                         /*!< DWT CTR
 969:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 970:Drivers/CMSIS/Include/core_cm4.h **** 
 971:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10U                                         /*!< DWT CTR
 972:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 973:Drivers/CMSIS/Include/core_cm4.h **** 
 974:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9U                                         /*!< DWT CTR
 975:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 976:Drivers/CMSIS/Include/core_cm4.h **** 
 977:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5U                                         /*!< DWT CTR
 978:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 979:Drivers/CMSIS/Include/core_cm4.h **** 
 980:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1U                                         /*!< DWT CTR
 981:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 982:Drivers/CMSIS/Include/core_cm4.h **** 
 983:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0U                                         /*!< DWT CTR
 984:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL /*<< DWT_CTRL_CYCCNTENA_Pos*/)       /*!< DWT CTR
 985:Drivers/CMSIS/Include/core_cm4.h **** 
 986:Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 987:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0U                                         /*!< DWT CPI
 988:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL /*<< DWT_CPICNT_CPICNT_Pos*/)       /*!< DWT CPI
 989:Drivers/CMSIS/Include/core_cm4.h **** 
 990:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 991:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0U                                         /*!< DWT EXC
 992:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL /*<< DWT_EXCCNT_EXCCNT_Pos*/)       /*!< DWT EXC
 993:Drivers/CMSIS/Include/core_cm4.h **** 
 994:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 995:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0U                                         /*!< DWT SLE
 996:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL /*<< DWT_SLEEPCNT_SLEEPCNT_Pos*/)   /*!< DWT SLE
 997:Drivers/CMSIS/Include/core_cm4.h **** 
 998:Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 999:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0U                                         /*!< DWT LSU
1000:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL /*<< DWT_LSUCNT_LSUCNT_Pos*/)       /*!< DWT LSU
1001:Drivers/CMSIS/Include/core_cm4.h **** 
1002:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
1003:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0U                                         /*!< DWT FOL
1004:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL /*<< DWT_FOLDCNT_FOLDCNT_Pos*/)     /*!< DWT FOL
1005:Drivers/CMSIS/Include/core_cm4.h **** 
1006:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
1007:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0U                                         /*!< DWT MAS
1008:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL /*<< DWT_MASK_MASK_Pos*/)           /*!< DWT MAS
1009:Drivers/CMSIS/Include/core_cm4.h **** 
1010:Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
1011:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24U                                         /*!< DWT FUN
1012:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
1013:Drivers/CMSIS/Include/core_cm4.h **** 
1014:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16U                                         /*!< DWT FUN
1015:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
1016:Drivers/CMSIS/Include/core_cm4.h **** 
1017:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12U                                         /*!< DWT FUN
1018:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
1019:Drivers/CMSIS/Include/core_cm4.h **** 
1020:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10U                                         /*!< DWT FUN
1021:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
ARM GAS  C:\Temp\cc9sR3DL.s 			page 43


1022:Drivers/CMSIS/Include/core_cm4.h **** 
1023:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9U                                         /*!< DWT FUN
1024:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
1025:Drivers/CMSIS/Include/core_cm4.h **** 
1026:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8U                                         /*!< DWT FUN
1027:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
1028:Drivers/CMSIS/Include/core_cm4.h **** 
1029:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7U                                         /*!< DWT FUN
1030:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
1031:Drivers/CMSIS/Include/core_cm4.h **** 
1032:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5U                                         /*!< DWT FUN
1033:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
1034:Drivers/CMSIS/Include/core_cm4.h **** 
1035:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0U                                         /*!< DWT FUN
1036:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL /*<< DWT_FUNCTION_FUNCTION_Pos*/)    /*!< DWT FUN
1037:Drivers/CMSIS/Include/core_cm4.h **** 
1038:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
1039:Drivers/CMSIS/Include/core_cm4.h **** 
1040:Drivers/CMSIS/Include/core_cm4.h **** 
1041:Drivers/CMSIS/Include/core_cm4.h **** /**
1042:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1043:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_TPI     Trace Port Interface (TPI)
1044:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Trace Port Interface (TPI)
1045:Drivers/CMSIS/Include/core_cm4.h ****   @{
1046:Drivers/CMSIS/Include/core_cm4.h ****  */
1047:Drivers/CMSIS/Include/core_cm4.h **** 
1048:Drivers/CMSIS/Include/core_cm4.h **** /**
1049:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Trace Port Interface Register (TPI).
1050:Drivers/CMSIS/Include/core_cm4.h ****  */
1051:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1052:Drivers/CMSIS/Include/core_cm4.h **** {
1053:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t SSPSR;                  /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
1054:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CSPSR;                  /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
1055:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[2U];
1056:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ACPR;                   /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
1057:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED1[55U];
1058:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t SPPR;                   /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
1059:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED2[131U];
1060:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FFSR;                   /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
1061:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FFCR;                   /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
1062:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FSCR;                   /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
1063:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED3[759U];
1064:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TRIGGER;                /*!< Offset: 0xEE8 (R/ )  TRIGGER Register */
1065:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO0;                  /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
1066:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR2;              /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
1067:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED4[1U];
1068:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t ITATBCTR0;              /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
1069:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t FIFO1;                  /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
1070:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t ITCTRL;                 /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
1071:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED5[39U];
1072:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMSET;               /*!< Offset: 0xFA0 (R/W)  Claim tag set */
1073:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CLAIMCLR;               /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
1074:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED7[8U];
1075:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVID;                  /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
1076:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t DEVTYPE;                /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
1077:Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
1078:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 44


1079:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
1080:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0U                                         /*!< TPI ACP
1081:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL /*<< TPI_ACPR_PRESCALER_Pos*/)    /*!< TPI ACP
1082:Drivers/CMSIS/Include/core_cm4.h **** 
1083:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
1084:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0U                                         /*!< TPI SPP
1085:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL /*<< TPI_SPPR_TXMODE_Pos*/)          /*!< TPI SPP
1086:Drivers/CMSIS/Include/core_cm4.h **** 
1087:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
1088:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3U                                         /*!< TPI FFS
1089:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
1090:Drivers/CMSIS/Include/core_cm4.h **** 
1091:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2U                                         /*!< TPI FFS
1092:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
1093:Drivers/CMSIS/Include/core_cm4.h **** 
1094:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1U                                         /*!< TPI FFS
1095:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
1096:Drivers/CMSIS/Include/core_cm4.h **** 
1097:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0U                                         /*!< TPI FFS
1098:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL /*<< TPI_FFSR_FlInProg_Pos*/)        /*!< TPI FFS
1099:Drivers/CMSIS/Include/core_cm4.h **** 
1100:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
1101:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8U                                         /*!< TPI FFC
1102:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
1103:Drivers/CMSIS/Include/core_cm4.h **** 
1104:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1U                                         /*!< TPI FFC
1105:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
1106:Drivers/CMSIS/Include/core_cm4.h **** 
1107:Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
1108:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0U                                         /*!< TPI TRI
1109:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL /*<< TPI_TRIGGER_TRIGGER_Pos*/)      /*!< TPI TRI
1110:Drivers/CMSIS/Include/core_cm4.h **** 
1111:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
1112:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1113:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
1114:Drivers/CMSIS/Include/core_cm4.h **** 
1115:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1116:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
1117:Drivers/CMSIS/Include/core_cm4.h **** 
1118:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1119:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
1120:Drivers/CMSIS/Include/core_cm4.h **** 
1121:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1122:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
1123:Drivers/CMSIS/Include/core_cm4.h **** 
1124:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16U                                         /*!< TPI FIF
1125:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
1126:Drivers/CMSIS/Include/core_cm4.h **** 
1127:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8U                                         /*!< TPI FIF
1128:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
1129:Drivers/CMSIS/Include/core_cm4.h **** 
1130:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0U                                         /*!< TPI FIF
1131:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL /*<< TPI_FIFO0_ETM0_Pos*/)          /*!< TPI FIF
1132:Drivers/CMSIS/Include/core_cm4.h **** 
1133:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1134:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Pos          0U                                         /*!< TPI ITA
1135:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY2_Pos*/)   /*!< TPI ITA
ARM GAS  C:\Temp\cc9sR3DL.s 			page 45


1136:Drivers/CMSIS/Include/core_cm4.h **** 
1137:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Pos          0U                                         /*!< TPI ITA
1138:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR2_ATREADY1_Pos*/)   /*!< TPI ITA
1139:Drivers/CMSIS/Include/core_cm4.h **** 
1140:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1141:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29U                                         /*!< TPI FIF
1142:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1143:Drivers/CMSIS/Include/core_cm4.h **** 
1144:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27U                                         /*!< TPI FIF
1145:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1146:Drivers/CMSIS/Include/core_cm4.h **** 
1147:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26U                                         /*!< TPI FIF
1148:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x1UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1149:Drivers/CMSIS/Include/core_cm4.h **** 
1150:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24U                                         /*!< TPI FIF
1151:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1152:Drivers/CMSIS/Include/core_cm4.h **** 
1153:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16U                                         /*!< TPI FIF
1154:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1155:Drivers/CMSIS/Include/core_cm4.h **** 
1156:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8U                                         /*!< TPI FIF
1157:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1158:Drivers/CMSIS/Include/core_cm4.h **** 
1159:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0U                                         /*!< TPI FIF
1160:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL /*<< TPI_FIFO1_ITM0_Pos*/)          /*!< TPI FIF
1161:Drivers/CMSIS/Include/core_cm4.h **** 
1162:Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1163:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Pos          0U                                         /*!< TPI ITA
1164:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY2_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY2_Pos*/)   /*!< TPI ITA
1165:Drivers/CMSIS/Include/core_cm4.h **** 
1166:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Pos          0U                                         /*!< TPI ITA
1167:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY1_Msk         (0x1UL /*<< TPI_ITATBCTR0_ATREADY1_Pos*/)   /*!< TPI ITA
1168:Drivers/CMSIS/Include/core_cm4.h **** 
1169:Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1170:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0U                                         /*!< TPI ITC
1171:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x3UL /*<< TPI_ITCTRL_Mode_Pos*/)          /*!< TPI ITC
1172:Drivers/CMSIS/Include/core_cm4.h **** 
1173:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1174:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11U                                         /*!< TPI DEV
1175:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1176:Drivers/CMSIS/Include/core_cm4.h **** 
1177:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10U                                         /*!< TPI DEV
1178:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1179:Drivers/CMSIS/Include/core_cm4.h **** 
1180:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9U                                         /*!< TPI DEV
1181:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1182:Drivers/CMSIS/Include/core_cm4.h **** 
1183:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6U                                         /*!< TPI DEV
1184:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1185:Drivers/CMSIS/Include/core_cm4.h **** 
1186:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5U                                         /*!< TPI DEV
1187:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1188:Drivers/CMSIS/Include/core_cm4.h **** 
1189:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0U                                         /*!< TPI DEV
1190:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL /*<< TPI_DEVID_NrTraceInput_Pos*/)  /*!< TPI DEV
1191:Drivers/CMSIS/Include/core_cm4.h **** 
1192:Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 46


1193:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             4U                                         /*!< TPI DEV
1194:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL /*<< TPI_DEVTYPE_SubType_Pos*/)      /*!< TPI DEV
1195:Drivers/CMSIS/Include/core_cm4.h **** 
1196:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           0U                                         /*!< TPI DEV
1197:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1198:Drivers/CMSIS/Include/core_cm4.h **** 
1199:Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1200:Drivers/CMSIS/Include/core_cm4.h **** 
1201:Drivers/CMSIS/Include/core_cm4.h **** 
1202:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1203:Drivers/CMSIS/Include/core_cm4.h **** /**
1204:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1205:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1206:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Memory Protection Unit (MPU)
1207:Drivers/CMSIS/Include/core_cm4.h ****   @{
1208:Drivers/CMSIS/Include/core_cm4.h ****  */
1209:Drivers/CMSIS/Include/core_cm4.h **** 
1210:Drivers/CMSIS/Include/core_cm4.h **** /**
1211:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Memory Protection Unit (MPU).
1212:Drivers/CMSIS/Include/core_cm4.h ****  */
1213:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1214:Drivers/CMSIS/Include/core_cm4.h **** {
1215:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t TYPE;                   /*!< Offset: 0x000 (R/ )  MPU Type Register */
1216:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t CTRL;                   /*!< Offset: 0x004 (R/W)  MPU Control Register */
1217:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RNR;                    /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register */
1218:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR;                   /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1219:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR;                   /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1220:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A1;                /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1221:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A1;                /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1222:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A2;                /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1223:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A2;                /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1224:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RBAR_A3;                /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1225:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t RASR_A3;                /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1226:Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
1227:Drivers/CMSIS/Include/core_cm4.h **** 
1228:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_RALIASES                  4U
1229:Drivers/CMSIS/Include/core_cm4.h **** 
1230:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register Definitions */
1231:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16U                                            /*!< MPU 
1232:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1233:Drivers/CMSIS/Include/core_cm4.h **** 
1234:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8U                                            /*!< MPU 
1235:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1236:Drivers/CMSIS/Include/core_cm4.h **** 
1237:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0U                                            /*!< MPU 
1238:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL /*<< MPU_TYPE_SEPARATE_Pos*/)             /*!< MPU 
1239:Drivers/CMSIS/Include/core_cm4.h **** 
1240:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register Definitions */
1241:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2U                                            /*!< MPU 
1242:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1243:Drivers/CMSIS/Include/core_cm4.h **** 
1244:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1U                                            /*!< MPU 
1245:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1246:Drivers/CMSIS/Include/core_cm4.h **** 
1247:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0U                                            /*!< MPU 
1248:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL /*<< MPU_CTRL_ENABLE_Pos*/)               /*!< MPU 
1249:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 47


1250:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register Definitions */
1251:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0U                                            /*!< MPU 
1252:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL /*<< MPU_RNR_REGION_Pos*/)             /*!< MPU 
1253:Drivers/CMSIS/Include/core_cm4.h **** 
1254:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register Definitions */
1255:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5U                                            /*!< MPU 
1256:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1257:Drivers/CMSIS/Include/core_cm4.h **** 
1258:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4U                                            /*!< MPU 
1259:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1260:Drivers/CMSIS/Include/core_cm4.h **** 
1261:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0U                                            /*!< MPU 
1262:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL /*<< MPU_RBAR_REGION_Pos*/)             /*!< MPU 
1263:Drivers/CMSIS/Include/core_cm4.h **** 
1264:Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register Definitions */
1265:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16U                                            /*!< MPU 
1266:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1267:Drivers/CMSIS/Include/core_cm4.h **** 
1268:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28U                                            /*!< MPU 
1269:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1270:Drivers/CMSIS/Include/core_cm4.h **** 
1271:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24U                                            /*!< MPU 
1272:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1273:Drivers/CMSIS/Include/core_cm4.h **** 
1274:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19U                                            /*!< MPU 
1275:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1276:Drivers/CMSIS/Include/core_cm4.h **** 
1277:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18U                                            /*!< MPU 
1278:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1279:Drivers/CMSIS/Include/core_cm4.h **** 
1280:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17U                                            /*!< MPU 
1281:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1282:Drivers/CMSIS/Include/core_cm4.h **** 
1283:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16U                                            /*!< MPU 
1284:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1285:Drivers/CMSIS/Include/core_cm4.h **** 
1286:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8U                                            /*!< MPU 
1287:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1288:Drivers/CMSIS/Include/core_cm4.h **** 
1289:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1U                                            /*!< MPU 
1290:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1291:Drivers/CMSIS/Include/core_cm4.h **** 
1292:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0U                                            /*!< MPU 
1293:Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL /*<< MPU_RASR_ENABLE_Pos*/)               /*!< MPU 
1294:Drivers/CMSIS/Include/core_cm4.h **** 
1295:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1296:Drivers/CMSIS/Include/core_cm4.h **** #endif /* defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U) */
1297:Drivers/CMSIS/Include/core_cm4.h **** 
1298:Drivers/CMSIS/Include/core_cm4.h **** 
1299:Drivers/CMSIS/Include/core_cm4.h **** /**
1300:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1301:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1302:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Floating Point Unit (FPU)
1303:Drivers/CMSIS/Include/core_cm4.h ****   @{
1304:Drivers/CMSIS/Include/core_cm4.h ****  */
1305:Drivers/CMSIS/Include/core_cm4.h **** 
1306:Drivers/CMSIS/Include/core_cm4.h **** /**
ARM GAS  C:\Temp\cc9sR3DL.s 			page 48


1307:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Floating Point Unit (FPU).
1308:Drivers/CMSIS/Include/core_cm4.h ****  */
1309:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1310:Drivers/CMSIS/Include/core_cm4.h **** {
1311:Drivers/CMSIS/Include/core_cm4.h ****         uint32_t RESERVED0[1U];
1312:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCCR;                  /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1313:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPCAR;                  /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1314:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t FPDSCR;                 /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1315:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR0;                  /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1316:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR1;                  /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1317:Drivers/CMSIS/Include/core_cm4.h ****   __IM  uint32_t MVFR2;                  /*!< Offset: 0x018 (R/ )  Media and FP Feature Register 2 
1318:Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1319:Drivers/CMSIS/Include/core_cm4.h **** 
1320:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register Definitions */
1321:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31U                                            /*!< FPCC
1322:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1323:Drivers/CMSIS/Include/core_cm4.h **** 
1324:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30U                                            /*!< FPCC
1325:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1326:Drivers/CMSIS/Include/core_cm4.h **** 
1327:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8U                                            /*!< FPCC
1328:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1329:Drivers/CMSIS/Include/core_cm4.h **** 
1330:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6U                                            /*!< FPCC
1331:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1332:Drivers/CMSIS/Include/core_cm4.h **** 
1333:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5U                                            /*!< FPCC
1334:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1335:Drivers/CMSIS/Include/core_cm4.h **** 
1336:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4U                                            /*!< FPCC
1337:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1338:Drivers/CMSIS/Include/core_cm4.h **** 
1339:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3U                                            /*!< FPCC
1340:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1341:Drivers/CMSIS/Include/core_cm4.h **** 
1342:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1U                                            /*!< FPCC
1343:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1344:Drivers/CMSIS/Include/core_cm4.h **** 
1345:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0U                                            /*!< FPCC
1346:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL /*<< FPU_FPCCR_LSPACT_Pos*/)              /*!< FPCC
1347:Drivers/CMSIS/Include/core_cm4.h **** 
1348:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register Definitions */
1349:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3U                                            /*!< FPCA
1350:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1351:Drivers/CMSIS/Include/core_cm4.h **** 
1352:Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register Definitions */
1353:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26U                                            /*!< FPDS
1354:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1355:Drivers/CMSIS/Include/core_cm4.h **** 
1356:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25U                                            /*!< FPDS
1357:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1358:Drivers/CMSIS/Include/core_cm4.h **** 
1359:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24U                                            /*!< FPDS
1360:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1361:Drivers/CMSIS/Include/core_cm4.h **** 
1362:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22U                                            /*!< FPDS
1363:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
ARM GAS  C:\Temp\cc9sR3DL.s 			page 49


1364:Drivers/CMSIS/Include/core_cm4.h **** 
1365:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 Definitions */
1366:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28U                                            /*!< MVFR
1367:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1368:Drivers/CMSIS/Include/core_cm4.h **** 
1369:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24U                                            /*!< MVFR
1370:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1371:Drivers/CMSIS/Include/core_cm4.h **** 
1372:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20U                                            /*!< MVFR
1373:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1374:Drivers/CMSIS/Include/core_cm4.h **** 
1375:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16U                                            /*!< MVFR
1376:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1377:Drivers/CMSIS/Include/core_cm4.h **** 
1378:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12U                                            /*!< MVFR
1379:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1380:Drivers/CMSIS/Include/core_cm4.h **** 
1381:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8U                                            /*!< MVFR
1382:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1383:Drivers/CMSIS/Include/core_cm4.h **** 
1384:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4U                                            /*!< MVFR
1385:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1386:Drivers/CMSIS/Include/core_cm4.h **** 
1387:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0U                                            /*!< MVFR
1388:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL /*<< FPU_MVFR0_A_SIMD_registers_Pos*/)  /*!< MVFR
1389:Drivers/CMSIS/Include/core_cm4.h **** 
1390:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 Definitions */
1391:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28U                                            /*!< MVFR
1392:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1393:Drivers/CMSIS/Include/core_cm4.h **** 
1394:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24U                                            /*!< MVFR
1395:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1396:Drivers/CMSIS/Include/core_cm4.h **** 
1397:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4U                                            /*!< MVFR
1398:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1399:Drivers/CMSIS/Include/core_cm4.h **** 
1400:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0U                                            /*!< MVFR
1401:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL /*<< FPU_MVFR1_FtZ_mode_Pos*/)          /*!< MVFR
1402:Drivers/CMSIS/Include/core_cm4.h **** 
1403:Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 2 Definitions */
1404:Drivers/CMSIS/Include/core_cm4.h **** 
1405:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Pos              4U                                            /*!< MVFR
1406:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR2_VFP_Misc_Msk             (0xFUL << FPU_MVFR2_VFP_Misc_Pos)              /*!< MVFR
1407:Drivers/CMSIS/Include/core_cm4.h **** 
1408:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1409:Drivers/CMSIS/Include/core_cm4.h **** 
1410:Drivers/CMSIS/Include/core_cm4.h **** 
1411:Drivers/CMSIS/Include/core_cm4.h **** /**
1412:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_core_register
1413:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1414:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Type definitions for the Core Debug Registers
1415:Drivers/CMSIS/Include/core_cm4.h ****   @{
1416:Drivers/CMSIS/Include/core_cm4.h ****  */
1417:Drivers/CMSIS/Include/core_cm4.h **** 
1418:Drivers/CMSIS/Include/core_cm4.h **** /**
1419:Drivers/CMSIS/Include/core_cm4.h ****   \brief  Structure type to access the Core Debug Register (CoreDebug).
1420:Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 50


1421:Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1422:Drivers/CMSIS/Include/core_cm4.h **** {
1423:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DHCSR;                  /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1424:Drivers/CMSIS/Include/core_cm4.h ****   __OM  uint32_t DCRSR;                  /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1425:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DCRDR;                  /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1426:Drivers/CMSIS/Include/core_cm4.h ****   __IOM uint32_t DEMCR;                  /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1427:Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1428:Drivers/CMSIS/Include/core_cm4.h **** 
1429:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register Definitions */
1430:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16U                                            /*!< Core
1431:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1432:Drivers/CMSIS/Include/core_cm4.h **** 
1433:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25U                                            /*!< Core
1434:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1435:Drivers/CMSIS/Include/core_cm4.h **** 
1436:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24U                                            /*!< Core
1437:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1438:Drivers/CMSIS/Include/core_cm4.h **** 
1439:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19U                                            /*!< Core
1440:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1441:Drivers/CMSIS/Include/core_cm4.h **** 
1442:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18U                                            /*!< Core
1443:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1444:Drivers/CMSIS/Include/core_cm4.h **** 
1445:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17U                                            /*!< Core
1446:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1447:Drivers/CMSIS/Include/core_cm4.h **** 
1448:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16U                                            /*!< Core
1449:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1450:Drivers/CMSIS/Include/core_cm4.h **** 
1451:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5U                                            /*!< Core
1452:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1453:Drivers/CMSIS/Include/core_cm4.h **** 
1454:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3U                                            /*!< Core
1455:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1456:Drivers/CMSIS/Include/core_cm4.h **** 
1457:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2U                                            /*!< Core
1458:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1459:Drivers/CMSIS/Include/core_cm4.h **** 
1460:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1U                                            /*!< Core
1461:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1462:Drivers/CMSIS/Include/core_cm4.h **** 
1463:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0U                                            /*!< Core
1464:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL /*<< CoreDebug_DHCSR_C_DEBUGEN_Pos*/)     /*!< Core
1465:Drivers/CMSIS/Include/core_cm4.h **** 
1466:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register Definitions */
1467:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16U                                            /*!< Core
1468:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1469:Drivers/CMSIS/Include/core_cm4.h **** 
1470:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0U                                            /*!< Core
1471:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL /*<< CoreDebug_DCRSR_REGSEL_Pos*/)     /*!< Core
1472:Drivers/CMSIS/Include/core_cm4.h **** 
1473:Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register Definitions */
1474:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24U                                            /*!< Core
1475:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1476:Drivers/CMSIS/Include/core_cm4.h **** 
1477:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19U                                            /*!< Core
ARM GAS  C:\Temp\cc9sR3DL.s 			page 51


1478:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1479:Drivers/CMSIS/Include/core_cm4.h **** 
1480:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18U                                            /*!< Core
1481:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1482:Drivers/CMSIS/Include/core_cm4.h **** 
1483:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17U                                            /*!< Core
1484:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1485:Drivers/CMSIS/Include/core_cm4.h **** 
1486:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16U                                            /*!< Core
1487:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1488:Drivers/CMSIS/Include/core_cm4.h **** 
1489:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10U                                            /*!< Core
1490:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1491:Drivers/CMSIS/Include/core_cm4.h **** 
1492:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9U                                            /*!< Core
1493:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1494:Drivers/CMSIS/Include/core_cm4.h **** 
1495:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8U                                            /*!< Core
1496:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1497:Drivers/CMSIS/Include/core_cm4.h **** 
1498:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7U                                            /*!< Core
1499:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1500:Drivers/CMSIS/Include/core_cm4.h **** 
1501:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6U                                            /*!< Core
1502:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1503:Drivers/CMSIS/Include/core_cm4.h **** 
1504:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5U                                            /*!< Core
1505:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1506:Drivers/CMSIS/Include/core_cm4.h **** 
1507:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4U                                            /*!< Core
1508:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1509:Drivers/CMSIS/Include/core_cm4.h **** 
1510:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0U                                            /*!< Core
1511:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL /*<< CoreDebug_DEMCR_VC_CORERESET_Pos*/)  /*!< Core
1512:Drivers/CMSIS/Include/core_cm4.h **** 
1513:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1514:Drivers/CMSIS/Include/core_cm4.h **** 
1515:Drivers/CMSIS/Include/core_cm4.h **** 
1516:Drivers/CMSIS/Include/core_cm4.h **** /**
1517:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1518:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_bitfield     Core register bit field macros
1519:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Macros for use with bit field definitions (xxx_Pos, xxx_Msk).
1520:Drivers/CMSIS/Include/core_cm4.h ****   @{
1521:Drivers/CMSIS/Include/core_cm4.h ****  */
1522:Drivers/CMSIS/Include/core_cm4.h **** 
1523:Drivers/CMSIS/Include/core_cm4.h **** /**
1524:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Mask and shift a bit field value for use in a register bit range.
1525:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1526:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of the bit field. This parameter is interpreted as an uint32_t type.
1527:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted value.
1528:Drivers/CMSIS/Include/core_cm4.h **** */
1529:Drivers/CMSIS/Include/core_cm4.h **** #define _VAL2FLD(field, value)    (((uint32_t)(value) << field ## _Pos) & field ## _Msk)
1530:Drivers/CMSIS/Include/core_cm4.h **** 
1531:Drivers/CMSIS/Include/core_cm4.h **** /**
1532:Drivers/CMSIS/Include/core_cm4.h ****   \brief     Mask and shift a register value to extract a bit filed value.
1533:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] field  Name of the register bit field.
1534:Drivers/CMSIS/Include/core_cm4.h ****   \param[in] value  Value of register. This parameter is interpreted as an uint32_t type.
ARM GAS  C:\Temp\cc9sR3DL.s 			page 52


1535:Drivers/CMSIS/Include/core_cm4.h ****   \return           Masked and shifted bit field value.
1536:Drivers/CMSIS/Include/core_cm4.h **** */
1537:Drivers/CMSIS/Include/core_cm4.h **** #define _FLD2VAL(field, value)    (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)
1538:Drivers/CMSIS/Include/core_cm4.h **** 
1539:Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_bitfield */
1540:Drivers/CMSIS/Include/core_cm4.h **** 
1541:Drivers/CMSIS/Include/core_cm4.h **** 
1542:Drivers/CMSIS/Include/core_cm4.h **** /**
1543:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup    CMSIS_core_register
1544:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup   CMSIS_core_base     Core Definitions
1545:Drivers/CMSIS/Include/core_cm4.h ****   \brief      Definitions for base addresses, unions, and structures.
1546:Drivers/CMSIS/Include/core_cm4.h ****   @{
1547:Drivers/CMSIS/Include/core_cm4.h ****  */
1548:Drivers/CMSIS/Include/core_cm4.h **** 
1549:Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Core Hardware */
1550:Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1551:Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address */
1552:Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address */
1553:Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address */
1554:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1555:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address */
1556:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address */
1557:Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1558:Drivers/CMSIS/Include/core_cm4.h **** 
1559:Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1560:Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1561:Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1562:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1563:Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1564:Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1565:Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1566:Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1567:Drivers/CMSIS/Include/core_cm4.h **** 
1568:Drivers/CMSIS/Include/core_cm4.h **** #if defined (__MPU_PRESENT) && (__MPU_PRESENT == 1U)
1569:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit *
1570:Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit *
1571:Drivers/CMSIS/Include/core_cm4.h **** #endif
1572:Drivers/CMSIS/Include/core_cm4.h **** 
1573:Drivers/CMSIS/Include/core_cm4.h **** #define FPU_BASE            (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit */
1574:Drivers/CMSIS/Include/core_cm4.h **** #define FPU                 ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit */
1575:Drivers/CMSIS/Include/core_cm4.h **** 
1576:Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1577:Drivers/CMSIS/Include/core_cm4.h **** 
1578:Drivers/CMSIS/Include/core_cm4.h **** 
1579:Drivers/CMSIS/Include/core_cm4.h **** 
1580:Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1581:Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1582:Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1583:Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1584:Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1585:Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1586:Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1587:Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1588:Drivers/CMSIS/Include/core_cm4.h **** /**
1589:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1590:Drivers/CMSIS/Include/core_cm4.h **** */
1591:Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 53


1592:Drivers/CMSIS/Include/core_cm4.h **** 
1593:Drivers/CMSIS/Include/core_cm4.h **** 
1594:Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1595:Drivers/CMSIS/Include/core_cm4.h **** /**
1596:Drivers/CMSIS/Include/core_cm4.h ****   \ingroup  CMSIS_Core_FunctionInterface
1597:Drivers/CMSIS/Include/core_cm4.h ****   \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1598:Drivers/CMSIS/Include/core_cm4.h ****   \brief    Functions that manage interrupts and exceptions via the NVIC.
1599:Drivers/CMSIS/Include/core_cm4.h ****   @{
1600:Drivers/CMSIS/Include/core_cm4.h ****  */
1601:Drivers/CMSIS/Include/core_cm4.h **** 
1602:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_NVIC_VIRTUAL
1603:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_NVIC_VIRTUAL_HEADER_FILE
1604:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_NVIC_VIRTUAL_HEADER_FILE "cmsis_nvic_virtual.h"
1605:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1606:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_NVIC_VIRTUAL_HEADER_FILE
1607:Drivers/CMSIS/Include/core_cm4.h **** #else
1608:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriorityGrouping    __NVIC_SetPriorityGrouping
1609:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriorityGrouping    __NVIC_GetPriorityGrouping
1610:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_EnableIRQ              __NVIC_EnableIRQ
1611:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetEnableIRQ           __NVIC_GetEnableIRQ
1612:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_DisableIRQ             __NVIC_DisableIRQ
1613:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPendingIRQ          __NVIC_GetPendingIRQ
1614:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPendingIRQ          __NVIC_SetPendingIRQ
1615:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_ClearPendingIRQ        __NVIC_ClearPendingIRQ
1616:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetActive              __NVIC_GetActive
1617:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetPriority            __NVIC_SetPriority
1618:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetPriority            __NVIC_GetPriority
1619:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SystemReset            __NVIC_SystemReset
1620:Drivers/CMSIS/Include/core_cm4.h **** #endif /* CMSIS_NVIC_VIRTUAL */
1621:Drivers/CMSIS/Include/core_cm4.h **** 
1622:Drivers/CMSIS/Include/core_cm4.h **** #ifdef CMSIS_VECTAB_VIRTUAL
1623:Drivers/CMSIS/Include/core_cm4.h ****   #ifndef CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1624:Drivers/CMSIS/Include/core_cm4.h ****     #define CMSIS_VECTAB_VIRTUAL_HEADER_FILE "cmsis_vectab_virtual.h"
1625:Drivers/CMSIS/Include/core_cm4.h ****   #endif
1626:Drivers/CMSIS/Include/core_cm4.h ****   #include CMSIS_VECTAB_VIRTUAL_HEADER_FILE
1627:Drivers/CMSIS/Include/core_cm4.h **** #else
1628:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_SetVector              __NVIC_SetVector
1629:Drivers/CMSIS/Include/core_cm4.h ****   #define NVIC_GetVector              __NVIC_GetVector
1630:Drivers/CMSIS/Include/core_cm4.h **** #endif  /* (CMSIS_VECTAB_VIRTUAL) */
1631:Drivers/CMSIS/Include/core_cm4.h **** 
1632:Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_USER_IRQ_OFFSET          16
1633:Drivers/CMSIS/Include/core_cm4.h **** 
1634:Drivers/CMSIS/Include/core_cm4.h **** 
1635:Drivers/CMSIS/Include/core_cm4.h **** /* The following EXC_RETURN values are saved the LR on exception entry */
1636:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER         (0xFFFFFFF1UL)     /* return to Handler mode, uses MSP after ret
1637:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP      (0xFFFFFFF9UL)     /* return to Thread mode, uses MSP after retu
1638:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP      (0xFFFFFFFDUL)     /* return to Thread mode, uses PSP after retu
1639:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_HANDLER_FPU     (0xFFFFFFE1UL)     /* return to Handler mode, uses MSP after ret
1640:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_MSP_FPU  (0xFFFFFFE9UL)     /* return to Thread mode, uses MSP after retu
1641:Drivers/CMSIS/Include/core_cm4.h **** #define EXC_RETURN_THREAD_PSP_FPU  (0xFFFFFFEDUL)     /* return to Thread mode, uses PSP after retu
1642:Drivers/CMSIS/Include/core_cm4.h **** 
1643:Drivers/CMSIS/Include/core_cm4.h **** 
1644:Drivers/CMSIS/Include/core_cm4.h **** /**
1645:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Priority Grouping
1646:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the priority grouping field using the required unlock sequence.
1647:Drivers/CMSIS/Include/core_cm4.h ****            The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1648:Drivers/CMSIS/Include/core_cm4.h ****            Only values from 0..7 are used.
ARM GAS  C:\Temp\cc9sR3DL.s 			page 54


1649:Drivers/CMSIS/Include/core_cm4.h ****            In case of a conflict between priority grouping and available
1650:Drivers/CMSIS/Include/core_cm4.h ****            priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1651:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      PriorityGroup  Priority grouping field.
1652:Drivers/CMSIS/Include/core_cm4.h ****  */
1653:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1654:Drivers/CMSIS/Include/core_cm4.h **** {
1655:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1656:Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 a
1657:Drivers/CMSIS/Include/core_cm4.h **** 
1658:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1659:Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to chan
1660:Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                   |
1661:Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
1662:Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key a
1663:Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1664:Drivers/CMSIS/Include/core_cm4.h **** }
1665:Drivers/CMSIS/Include/core_cm4.h **** 
1666:Drivers/CMSIS/Include/core_cm4.h **** 
1667:Drivers/CMSIS/Include/core_cm4.h **** /**
1668:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Priority Grouping
1669:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the priority grouping field from the NVIC Interrupt Controller.
1670:Drivers/CMSIS/Include/core_cm4.h ****   \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1671:Drivers/CMSIS/Include/core_cm4.h ****  */
1672:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
1673:Drivers/CMSIS/Include/core_cm4.h **** {
1674:Drivers/CMSIS/Include/core_cm4.h ****   return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
1675:Drivers/CMSIS/Include/core_cm4.h **** }
1676:Drivers/CMSIS/Include/core_cm4.h **** 
1677:Drivers/CMSIS/Include/core_cm4.h **** 
1678:Drivers/CMSIS/Include/core_cm4.h **** /**
1679:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Enable Interrupt
1680:Drivers/CMSIS/Include/core_cm4.h ****   \details Enables a device specific interrupt in the NVIC interrupt controller.
1681:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1682:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1683:Drivers/CMSIS/Include/core_cm4.h ****  */
1684:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
1685:Drivers/CMSIS/Include/core_cm4.h **** {
1686:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1687:Drivers/CMSIS/Include/core_cm4.h ****   {
1688:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1689:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1690:Drivers/CMSIS/Include/core_cm4.h ****     __COMPILER_BARRIER();
1691:Drivers/CMSIS/Include/core_cm4.h ****   }
1692:Drivers/CMSIS/Include/core_cm4.h **** }
1693:Drivers/CMSIS/Include/core_cm4.h **** 
1694:Drivers/CMSIS/Include/core_cm4.h **** 
1695:Drivers/CMSIS/Include/core_cm4.h **** /**
1696:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Interrupt Enable status
1697:Drivers/CMSIS/Include/core_cm4.h ****   \details Returns a device specific interrupt enable status from the NVIC interrupt controller.
1698:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1699:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt is not enabled.
1700:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt is enabled.
1701:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1702:Drivers/CMSIS/Include/core_cm4.h ****  */
1703:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetEnableIRQ(IRQn_Type IRQn)
1704:Drivers/CMSIS/Include/core_cm4.h **** {
1705:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Temp\cc9sR3DL.s 			page 55


1706:Drivers/CMSIS/Include/core_cm4.h ****   {
1707:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1708:Drivers/CMSIS/Include/core_cm4.h ****   }
1709:Drivers/CMSIS/Include/core_cm4.h ****   else
1710:Drivers/CMSIS/Include/core_cm4.h ****   {
1711:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1712:Drivers/CMSIS/Include/core_cm4.h ****   }
1713:Drivers/CMSIS/Include/core_cm4.h **** }
1714:Drivers/CMSIS/Include/core_cm4.h **** 
1715:Drivers/CMSIS/Include/core_cm4.h **** 
1716:Drivers/CMSIS/Include/core_cm4.h **** /**
1717:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Disable Interrupt
1718:Drivers/CMSIS/Include/core_cm4.h ****   \details Disables a device specific interrupt in the NVIC interrupt controller.
1719:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1720:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1721:Drivers/CMSIS/Include/core_cm4.h ****  */
1722:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
1723:Drivers/CMSIS/Include/core_cm4.h **** {
1724:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1725:Drivers/CMSIS/Include/core_cm4.h ****   {
1726:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1727:Drivers/CMSIS/Include/core_cm4.h ****     __DSB();
1728:Drivers/CMSIS/Include/core_cm4.h ****     __ISB();
1729:Drivers/CMSIS/Include/core_cm4.h ****   }
1730:Drivers/CMSIS/Include/core_cm4.h **** }
1731:Drivers/CMSIS/Include/core_cm4.h **** 
1732:Drivers/CMSIS/Include/core_cm4.h **** 
1733:Drivers/CMSIS/Include/core_cm4.h **** /**
1734:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Get Pending Interrupt
1735:Drivers/CMSIS/Include/core_cm4.h ****   \details Reads the NVIC pending register and returns the pending bit for the specified device spe
1736:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1737:Drivers/CMSIS/Include/core_cm4.h ****   \return             0  Interrupt status is not pending.
1738:Drivers/CMSIS/Include/core_cm4.h ****   \return             1  Interrupt status is pending.
1739:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1740:Drivers/CMSIS/Include/core_cm4.h ****  */
1741:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t __NVIC_GetPendingIRQ(IRQn_Type IRQn)
1742:Drivers/CMSIS/Include/core_cm4.h **** {
1743:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
1744:Drivers/CMSIS/Include/core_cm4.h ****   {
1745:Drivers/CMSIS/Include/core_cm4.h ****     return((uint32_t)(((NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] & (1UL << (((uint32_t)IRQn) & 0x1FUL)
1746:Drivers/CMSIS/Include/core_cm4.h ****   }
1747:Drivers/CMSIS/Include/core_cm4.h ****   else
1748:Drivers/CMSIS/Include/core_cm4.h ****   {
1749:Drivers/CMSIS/Include/core_cm4.h ****     return(0U);
1750:Drivers/CMSIS/Include/core_cm4.h ****   }
1751:Drivers/CMSIS/Include/core_cm4.h **** }
1752:Drivers/CMSIS/Include/core_cm4.h **** 
1753:Drivers/CMSIS/Include/core_cm4.h **** 
1754:Drivers/CMSIS/Include/core_cm4.h **** /**
1755:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Set Pending Interrupt
1756:Drivers/CMSIS/Include/core_cm4.h ****   \details Sets the pending bit of a device specific interrupt in the NVIC pending register.
1757:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1758:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1759:Drivers/CMSIS/Include/core_cm4.h ****  */
1760:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_SetPendingIRQ(IRQn_Type IRQn)
1761:Drivers/CMSIS/Include/core_cm4.h **** {
1762:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
ARM GAS  C:\Temp\cc9sR3DL.s 			page 56


1763:Drivers/CMSIS/Include/core_cm4.h ****   {
1764:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1765:Drivers/CMSIS/Include/core_cm4.h ****   }
1766:Drivers/CMSIS/Include/core_cm4.h **** }
1767:Drivers/CMSIS/Include/core_cm4.h **** 
1768:Drivers/CMSIS/Include/core_cm4.h **** 
1769:Drivers/CMSIS/Include/core_cm4.h **** /**
1770:Drivers/CMSIS/Include/core_cm4.h ****   \brief   Clear Pending Interrupt
1771:Drivers/CMSIS/Include/core_cm4.h ****   \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
1772:Drivers/CMSIS/Include/core_cm4.h ****   \param [in]      IRQn  Device specific interrupt number.
1773:Drivers/CMSIS/Include/core_cm4.h ****   \note    IRQn must not be negative.
1774:Drivers/CMSIS/Include/core_cm4.h ****  */
1775:Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
 664              		.loc 2 1775 22 view .LVU178
 665              	.LBB11:
1776:Drivers/CMSIS/Include/core_cm4.h **** {
1777:Drivers/CMSIS/Include/core_cm4.h ****   if ((int32_t)(IRQn) >= 0)
 666              		.loc 2 1777 3 view .LVU179
1778:Drivers/CMSIS/Include/core_cm4.h ****   {
1779:Drivers/CMSIS/Include/core_cm4.h ****     NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 667              		.loc 2 1779 5 view .LVU180
 668              		.loc 2 1779 81 is_stmt 0 view .LVU181
 669 002e 04F01F01 		and	r1, r4, #31
 670              	.LVL55:
 671              		.loc 2 1779 34 view .LVU182
 672 0032 6309     		lsrs	r3, r4, #5
 673              		.loc 2 1779 45 view .LVU183
 674 0034 0122     		movs	r2, #1
 675 0036 8A40     		lsls	r2, r2, r1
 676              		.loc 2 1779 43 view .LVU184
 677 0038 6033     		adds	r3, r3, #96
 678 003a 1649     		ldr	r1, .L45+4
 679 003c 41F82320 		str	r2, [r1, r3, lsl #2]
 680              	.LVL56:
 681              		.loc 2 1779 43 view .LVU185
 682              	.LBE11:
 683              	.LBE10:
 366:Core/Src/X-NUCLEO-53L1A1.c ****         /**
 684              		.loc 1 366 9 is_stmt 1 view .LVU186
 685 0040 2046     		mov	r0, r4
 686              	.LVL57:
 366:Core/Src/X-NUCLEO-53L1A1.c ****         /**
 687              		.loc 1 366 9 is_stmt 0 view .LVU187
 688 0042 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 689              	.LVL58:
 690 0046 0020     		movs	r0, #0
 691 0048 E6E7     		b	.L33
 692              	.LVL59:
 693              	.L38:
 319:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 694              		.loc 1 319 5 view .LVU188
 695 004a 1026     		movs	r6, #16
 696 004c 0A24     		movs	r4, #10
 697 004e EBE7     		b	.L34
 698              	.L39:
 699 0050 1026     		movs	r6, #16
 700 0052 0A24     		movs	r4, #10
ARM GAS  C:\Temp\cc9sR3DL.s 			page 57


 701 0054 E8E7     		b	.L34
 702              	.L40:
 344:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_R_INTx == VL53L1A1_GPI
 703              		.loc 1 344 16 view .LVU189
 704 0056 4FF48066 		mov	r6, #1024
 343:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_R_GPIO_PIN;
 705              		.loc 1 343 16 view .LVU190
 706 005a 2824     		movs	r4, #40
 707 005c E4E7     		b	.L34
 708              	.L41:
 330:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPI
 709              		.loc 1 330 16 view .LVU191
 710 005e 8026     		movs	r6, #128
 329:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_L_GPIO_PIN;
 711              		.loc 1 329 16 view .LVU192
 712 0060 1724     		movs	r4, #23
 713 0062 E1E7     		b	.L34
 714              	.L42:
 330:Core/Src/X-NUCLEO-53L1A1.c ****         if( VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPIO1_R_INTx || VL53L1A1_GPIO1_L_INTx == VL53L1A1_GPI
 715              		.loc 1 330 16 view .LVU193
 716 0064 8026     		movs	r6, #128
 329:Core/Src/X-NUCLEO-53L1A1.c ****         IntrPin= VL53L1A1_GPIO1_L_GPIO_PIN;
 717              		.loc 1 329 16 view .LVU194
 718 0066 1724     		movs	r4, #23
 719 0068 DEE7     		b	.L34
 720              	.LVL60:
 721              	.L37:
 375:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 722              		.loc 1 375 9 is_stmt 1 view .LVU195
 723 006a 2046     		mov	r0, r4
 724              	.LVL61:
 375:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 725              		.loc 1 375 9 is_stmt 0 view .LVU196
 726 006c FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 727              	.LVL62:
 376:Core/Src/X-NUCLEO-53L1A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 728              		.loc 1 376 9 is_stmt 1 view .LVU197
 729 0070 074B     		ldr	r3, .L45
 730 0072 5E61     		str	r6, [r3, #20]
 377:Core/Src/X-NUCLEO-53L1A1.c ****     }
 731              		.loc 1 377 9 view .LVU198
 732              	.LVL63:
 733              	.LBB12:
 734              	.LBI12:
1775:Drivers/CMSIS/Include/core_cm4.h **** {
 735              		.loc 2 1775 22 view .LVU199
 736              	.LBB13:
1777:Drivers/CMSIS/Include/core_cm4.h ****   {
 737              		.loc 2 1777 3 view .LVU200
 738              		.loc 2 1779 5 view .LVU201
 739              		.loc 2 1779 81 is_stmt 0 view .LVU202
 740 0074 04F01F02 		and	r2, r4, #31
 741              		.loc 2 1779 34 view .LVU203
 742 0078 6409     		lsrs	r4, r4, #5
 743              	.LVL64:
 744              		.loc 2 1779 45 view .LVU204
 745 007a 0123     		movs	r3, #1
ARM GAS  C:\Temp\cc9sR3DL.s 			page 58


 746 007c 9340     		lsls	r3, r3, r2
 747              		.loc 2 1779 43 view .LVU205
 748 007e 6034     		adds	r4, r4, #96
 749 0080 044A     		ldr	r2, .L45+4
 750 0082 42F82430 		str	r3, [r2, r4, lsl #2]
1780:Drivers/CMSIS/Include/core_cm4.h ****   }
1781:Drivers/CMSIS/Include/core_cm4.h **** }
 751              		.loc 2 1781 1 view .LVU206
 752 0086 2846     		mov	r0, r5
 753 0088 C6E7     		b	.L33
 754              	.LVL65:
 755              	.L43:
 756              		.loc 2 1781 1 view .LVU207
 757              	.LBE13:
 758              	.LBE12:
 319:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 759              		.loc 1 319 5 view .LVU208
 760 008a 4FF0FF30 		mov	r0, #-1
 761              	.LVL66:
 762              	.L36:
 381:Core/Src/X-NUCLEO-53L1A1.c **** }
 763              		.loc 1 381 5 is_stmt 1 view .LVU209
 381:Core/Src/X-NUCLEO-53L1A1.c **** }
 764              		.loc 1 381 12 is_stmt 0 view .LVU210
 765 008e C3E7     		b	.L33
 766              	.L46:
 767              		.align	2
 768              	.L45:
 769 0090 003C0140 		.word	1073822720
 770 0094 00E100E0 		.word	-536813312
 771              		.cfi_endproc
 772              	.LFE136:
 774              		.section	.text.XNUCLEO53L1A1_Init,"ax",%progbits
 775              		.align	1
 776              		.global	XNUCLEO53L1A1_Init
 777              		.syntax unified
 778              		.thumb
 779              		.thumb_func
 781              	XNUCLEO53L1A1_Init:
 782              	.LFB137:
 385:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 783              		.loc 1 385 30 is_stmt 1 view -0
 784              		.cfi_startproc
 785              		@ args = 0, pretend = 0, frame = 8
 786              		@ frame_needed = 0, uses_anonymous_args = 0
 787 0000 00B5     		push	{lr}
 788              		.cfi_def_cfa_offset 4
 789              		.cfi_offset 14, -4
 790 0002 83B0     		sub	sp, sp, #12
 791              		.cfi_def_cfa_offset 16
 386:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t ExpanderData[2];
 792              		.loc 1 386 5 view .LVU212
 387:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_USART2_UART_Init();
 793              		.loc 1 387 5 view .LVU213
 388:Core/Src/X-NUCLEO-53L1A1.c ****     XNUCLEO53L1A1_I2C1Configure();
 794              		.loc 1 388 5 view .LVU214
 389:Core/Src/X-NUCLEO-53L1A1.c **** 
ARM GAS  C:\Temp\cc9sR3DL.s 			page 59


 795              		.loc 1 389 5 view .LVU215
 796 0004 FFF7FEFF 		bl	XNUCLEO53L1A1_I2C1Configure
 797              	.LVL67:
 391:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 798              		.loc 1 391 5 view .LVU216
 391:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 799              		.loc 1 391 14 is_stmt 0 view .LVU217
 800 0008 0223     		movs	r3, #2
 801 000a 01AA     		add	r2, sp, #4
 802 000c 0021     		movs	r1, #0
 803 000e 8620     		movs	r0, #134
 804 0010 FFF7FEFF 		bl	_ExpanderRd
 805              	.LVL68:
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 806              		.loc 1 392 5 is_stmt 1 view .LVU218
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 807              		.loc 1 392 8 is_stmt 0 view .LVU219
 808 0014 30B9     		cbnz	r0, .L47
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 809              		.loc 1 392 36 discriminator 1 view .LVU220
 810 0016 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 811              		.loc 1 392 21 discriminator 1 view .LVU221
 812 001a 1BB9     		cbnz	r3, .L47
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 813              		.loc 1 392 63 discriminator 2 view .LVU222
 814 001c 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 392:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 815              		.loc 1 392 48 discriminator 2 view .LVU223
 816 0020 162B     		cmp	r3, #22
 817 0022 02D0     		beq	.L50
 818              	.LVL69:
 819              	.L47:
 428:Core/Src/X-NUCLEO-53L1A1.c **** 
 820              		.loc 1 428 1 view .LVU224
 821 0024 03B0     		add	sp, sp, #12
 822              		.cfi_remember_state
 823              		.cfi_def_cfa_offset 4
 824              		@ sp needed
 825 0026 5DF804FB 		ldr	pc, [sp], #4
 826              	.LVL70:
 827              	.L50:
 828              		.cfi_restore_state
 397:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 829              		.loc 1 397 5 is_stmt 1 view .LVU225
 397:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 830              		.loc 1 397 14 is_stmt 0 view .LVU226
 831 002a 0223     		movs	r3, #2
 832              	.LVL71:
 397:Core/Src/X-NUCLEO-53L1A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 833              		.loc 1 397 14 view .LVU227
 834 002c 01AA     		add	r2, sp, #4
 835 002e 0021     		movs	r1, #0
 836 0030 8420     		movs	r0, #132
 837 0032 FFF7FEFF 		bl	_ExpanderRd
 838              	.LVL72:
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
ARM GAS  C:\Temp\cc9sR3DL.s 			page 60


 839              		.loc 1 398 5 is_stmt 1 view .LVU228
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 840              		.loc 1 398 8 is_stmt 0 view .LVU229
 841 0036 0028     		cmp	r0, #0
 842 0038 F4D1     		bne	.L47
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 843              		.loc 1 398 36 discriminator 1 view .LVU230
 844 003a 9DF80430 		ldrb	r3, [sp, #4]	@ zero_extendqisi2
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 845              		.loc 1 398 21 discriminator 1 view .LVU231
 846 003e 002B     		cmp	r3, #0
 847 0040 F0D1     		bne	.L47
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 848              		.loc 1 398 63 discriminator 2 view .LVU232
 849 0042 9DF80530 		ldrb	r3, [sp, #5]	@ zero_extendqisi2
 398:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 850              		.loc 1 398 48 discriminator 2 view .LVU233
 851 0046 162B     		cmp	r3, #22
 852 0048 ECD1     		bne	.L47
 403:Core/Src/X-NUCLEO-53L1A1.c ****     /* setup expender   i/o direction  all output but exp1 bit 14*/
 853              		.loc 1 403 5 is_stmt 1 view .LVU234
 403:Core/Src/X-NUCLEO-53L1A1.c ****     /* setup expender   i/o direction  all output but exp1 bit 14*/
 854              		.loc 1 403 17 is_stmt 0 view .LVU235
 855 004a 124B     		ldr	r3, .L51
 856 004c 0022     		movs	r2, #0
 857 004e 1A60     		str	r2, [r3]
 405:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xFF;
 858              		.loc 1 405 5 is_stmt 1 view .LVU236
 405:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xFF;
 859              		.loc 1 405 21 is_stmt 0 view .LVU237
 860 0050 FF23     		movs	r3, #255
 861 0052 8DF80430 		strb	r3, [sp, #4]
 406:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 862              		.loc 1 406 5 is_stmt 1 view .LVU238
 406:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 863              		.loc 1 406 21 is_stmt 0 view .LVU239
 864 0056 8DF80530 		strb	r3, [sp, #5]
 407:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 865              		.loc 1 407 5 is_stmt 1 view .LVU240
 407:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 866              		.loc 1 407 14 is_stmt 0 view .LVU241
 867 005a 0223     		movs	r3, #2
 868 005c 01AA     		add	r2, sp, #4
 869 005e 1421     		movs	r1, #20
 870 0060 8620     		movs	r0, #134
 871              	.LVL73:
 407:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 872              		.loc 1 407 14 view .LVU242
 873 0062 FFF7FEFF 		bl	_ExpanderWR
 874              	.LVL74:
 408:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr0);
 875              		.loc 1 408 5 is_stmt 1 view .LVU243
 408:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr0);
 876              		.loc 1 408 8 is_stmt 0 view .LVU244
 877 0066 0028     		cmp	r0, #0
 878 0068 DCD1     		bne	.L47
 412:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
ARM GAS  C:\Temp\cc9sR3DL.s 			page 61


 879              		.loc 1 412 5 is_stmt 1 view .LVU245
 412:Core/Src/X-NUCLEO-53L1A1.c ****     ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
 880              		.loc 1 412 21 is_stmt 0 view .LVU246
 881 006a FF23     		movs	r3, #255
 882 006c 8DF80430 		strb	r3, [sp, #4]
 413:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 883              		.loc 1 413 5 is_stmt 1 view .LVU247
 413:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 884              		.loc 1 413 21 is_stmt 0 view .LVU248
 885 0070 BF23     		movs	r3, #191
 886 0072 8DF80530 		strb	r3, [sp, #5]
 414:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 887              		.loc 1 414 5 is_stmt 1 view .LVU249
 414:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 888              		.loc 1 414 14 is_stmt 0 view .LVU250
 889 0076 0223     		movs	r3, #2
 890 0078 01AA     		add	r2, sp, #4
 891 007a 1421     		movs	r1, #20
 892 007c 8420     		movs	r0, #132
 893              	.LVL75:
 414:Core/Src/X-NUCLEO-53L1A1.c ****     if (status) {
 894              		.loc 1 414 14 view .LVU251
 895 007e FFF7FEFF 		bl	_ExpanderWR
 896              	.LVL76:
 415:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr1);
 897              		.loc 1 415 5 is_stmt 1 view .LVU252
 415:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr1);
 898              		.loc 1 415 8 is_stmt 0 view .LVU253
 899 0082 0028     		cmp	r0, #0
 900 0084 CED1     		bne	.L47
 420:Core/Src/X-NUCLEO-53L1A1.c ****     status= _ExpandersSetAllIO();
 901              		.loc 1 420 5 is_stmt 1 view .LVU254
 420:Core/Src/X-NUCLEO-53L1A1.c ****     status= _ExpandersSetAllIO();
 902              		.loc 1 420 17 is_stmt 0 view .LVU255
 903 0086 034B     		ldr	r3, .L51
 904 0088 6FF0C022 		mvn	r2, #-1073692672
 905 008c 1A60     		str	r2, [r3]
 421:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 906              		.loc 1 421 5 is_stmt 1 view .LVU256
 421:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 907              		.loc 1 421 13 is_stmt 0 view .LVU257
 908 008e FFF7FEFF 		bl	_ExpandersSetAllIO
 909              	.LVL77:
 422:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set initial i/o ");
 910              		.loc 1 422 5 is_stmt 1 view .LVU258
 911              	.L48:
 423:Core/Src/X-NUCLEO-53L1A1.c ****     }
 912              		.loc 1 423 9 view .LVU259
 427:Core/Src/X-NUCLEO-53L1A1.c **** }
 913              		.loc 1 427 5 view .LVU260
 427:Core/Src/X-NUCLEO-53L1A1.c **** }
 914              		.loc 1 427 12 is_stmt 0 view .LVU261
 915 0092 C7E7     		b	.L47
 916              	.L52:
 917              		.align	2
 918              	.L51:
 919 0094 00000000 		.word	CurIOVal
ARM GAS  C:\Temp\cc9sR3DL.s 			page 62


 920              		.cfi_endproc
 921              	.LFE137:
 923              		.section	.text.XNUCLEO53L1A1_GetPB1,"ax",%progbits
 924              		.align	1
 925              		.global	XNUCLEO53L1A1_GetPB1
 926              		.syntax unified
 927              		.thumb
 928              		.thumb_func
 930              	XNUCLEO53L1A1_GetPB1:
 931              	.LVL78:
 932              	.LFB138:
 431:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 933              		.loc 1 431 38 is_stmt 1 view -0
 934              		.cfi_startproc
 935              		@ args = 0, pretend = 0, frame = 8
 936              		@ frame_needed = 0, uses_anonymous_args = 0
 431:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 937              		.loc 1 431 38 is_stmt 0 view .LVU263
 938 0000 10B5     		push	{r4, lr}
 939              		.cfi_def_cfa_offset 8
 940              		.cfi_offset 4, -8
 941              		.cfi_offset 14, -4
 942 0002 82B0     		sub	sp, sp, #8
 943              		.cfi_def_cfa_offset 16
 944 0004 0446     		mov	r4, r0
 432:Core/Src/X-NUCLEO-53L1A1.c ****     uint8_t  PortValue;
 945              		.loc 1 432 5 is_stmt 1 view .LVU264
 433:Core/Src/X-NUCLEO-53L1A1.c ****     status= _ExpanderRd(I2cExpAddr1, GPMR+1, &PortValue,1);
 946              		.loc 1 433 5 view .LVU265
 434:Core/Src/X-NUCLEO-53L1A1.c ****     if( status == 0){
 947              		.loc 1 434 5 view .LVU266
 434:Core/Src/X-NUCLEO-53L1A1.c ****     if( status == 0){
 948              		.loc 1 434 13 is_stmt 0 view .LVU267
 949 0006 0123     		movs	r3, #1
 950 0008 0DF10702 		add	r2, sp, #7
 951 000c 1121     		movs	r1, #17
 952 000e 8420     		movs	r0, #132
 953              	.LVL79:
 434:Core/Src/X-NUCLEO-53L1A1.c ****     if( status == 0){
 954              		.loc 1 434 13 view .LVU268
 955 0010 FFF7FEFF 		bl	_ExpanderRd
 956              	.LVL80:
 435:Core/Src/X-NUCLEO-53L1A1.c ****         if( PortValue&=0x40 )
 957              		.loc 1 435 5 is_stmt 1 view .LVU269
 435:Core/Src/X-NUCLEO-53L1A1.c ****         if( PortValue&=0x40 )
 958              		.loc 1 435 7 is_stmt 0 view .LVU270
 959 0014 48B9     		cbnz	r0, .L54
 436:Core/Src/X-NUCLEO-53L1A1.c ****             PortValue=1;
 960              		.loc 1 436 9 is_stmt 1 view .LVU271
 436:Core/Src/X-NUCLEO-53L1A1.c ****             PortValue=1;
 961              		.loc 1 436 22 is_stmt 0 view .LVU272
 962 0016 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 963 001a 03F04003 		and	r3, r3, #64
 964 001e 8DF80730 		strb	r3, [sp, #7]
 436:Core/Src/X-NUCLEO-53L1A1.c ****             PortValue=1;
 965              		.loc 1 436 11 view .LVU273
 966 0022 3BB1     		cbz	r3, .L55
ARM GAS  C:\Temp\cc9sR3DL.s 			page 63


 437:Core/Src/X-NUCLEO-53L1A1.c ****         else
 967              		.loc 1 437 13 is_stmt 1 view .LVU274
 437:Core/Src/X-NUCLEO-53L1A1.c ****         else
 968              		.loc 1 437 22 is_stmt 0 view .LVU275
 969 0024 0123     		movs	r3, #1
 970              	.LVL81:
 437:Core/Src/X-NUCLEO-53L1A1.c ****         else
 971              		.loc 1 437 22 view .LVU276
 972 0026 8DF80730 		strb	r3, [sp, #7]
 973              	.LVL82:
 974              	.L54:
 442:Core/Src/X-NUCLEO-53L1A1.c ****     }
 975              		.loc 1 442 9 is_stmt 1 view .LVU277
 444:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 976              		.loc 1 444 5 view .LVU278
 444:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 977              		.loc 1 444 12 is_stmt 0 view .LVU279
 978 002a 9DF80730 		ldrb	r3, [sp, #7]	@ zero_extendqisi2
 979 002e 2360     		str	r3, [r4]
 445:Core/Src/X-NUCLEO-53L1A1.c **** }
 980              		.loc 1 445 5 is_stmt 1 view .LVU280
 446:Core/Src/X-NUCLEO-53L1A1.c **** 
 981              		.loc 1 446 1 is_stmt 0 view .LVU281
 982 0030 02B0     		add	sp, sp, #8
 983              		.cfi_remember_state
 984              		.cfi_def_cfa_offset 8
 985              		@ sp needed
 986 0032 10BD     		pop	{r4, pc}
 987              	.LVL83:
 988              	.L55:
 989              		.cfi_restore_state
 439:Core/Src/X-NUCLEO-53L1A1.c ****     }
 990              		.loc 1 439 13 is_stmt 1 view .LVU282
 439:Core/Src/X-NUCLEO-53L1A1.c ****     }
 991              		.loc 1 439 22 is_stmt 0 view .LVU283
 992 0034 0023     		movs	r3, #0
 993 0036 8DF80730 		strb	r3, [sp, #7]
 994 003a F6E7     		b	.L54
 995              		.cfi_endproc
 996              	.LFE138:
 998              		.section	.text.XNUCLEO53L1A1_ResetId,"ax",%progbits
 999              		.align	1
 1000              		.global	XNUCLEO53L1A1_ResetId
 1001              		.syntax unified
 1002              		.thumb
 1003              		.thumb_func
 1005              	XNUCLEO53L1A1_ResetId:
 1006              	.LVL84:
 1007              	.LFB139:
 448:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 1008              		.loc 1 448 49 is_stmt 1 view -0
 1009              		.cfi_startproc
 1010              		@ args = 0, pretend = 0, frame = 0
 1011              		@ frame_needed = 0, uses_anonymous_args = 0
 448:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 1012              		.loc 1 448 49 is_stmt 0 view .LVU285
 1013 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Temp\cc9sR3DL.s 			page 64


 1014              		.cfi_def_cfa_offset 8
 1015              		.cfi_offset 3, -8
 1016              		.cfi_offset 14, -4
 449:Core/Src/X-NUCLEO-53L1A1.c ****     switch( DevNo ){
 1017              		.loc 1 449 5 is_stmt 1 view .LVU286
 450:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 1018              		.loc 1 450 5 view .LVU287
 1019 0002 6328     		cmp	r0, #99
 1020 0004 1FD0     		beq	.L58
 1021 0006 07DC     		bgt	.L59
 1022 0008 0128     		cmp	r0, #1
 1023 000a 1CD0     		beq	.L58
 1024 000c 0228     		cmp	r0, #2
 1025 000e 07D0     		beq	.L60
 1026 0010 48B3     		cbz	r0, .L61
 1027 0012 4FF0FF30 		mov	r0, #-1
 1028              	.LVL85:
 1029              	.L57:
 483:Core/Src/X-NUCLEO-53L1A1.c **** 
 1030              		.loc 1 483 1 is_stmt 0 view .LVU288
 1031 0016 08BD     		pop	{r3, pc}
 1032              	.LVL86:
 1033              	.L59:
 450:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 1034              		.loc 1 450 5 view .LVU289
 1035 0018 6C28     		cmp	r0, #108
 1036 001a 24D0     		beq	.L61
 1037 001c 7228     		cmp	r0, #114
 1038 001e 0FD1     		bne	.L67
 1039              	.L60:
 467:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1040              		.loc 1 467 9 is_stmt 1 view .LVU290
 467:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1041              		.loc 1 467 23 is_stmt 0 view .LVU291
 1042 0020 194A     		ldr	r2, .L68
 1043 0022 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 467:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1044              		.loc 1 467 26 view .LVU292
 1045 0024 03F07F03 		and	r3, r3, #127
 1046 0028 5370     		strb	r3, [r2, #1]
 468:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x80; /* bit 15 expender 0 => byte #1*/
 1047              		.loc 1 468 9 is_stmt 1 view .LVU293
 468:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x80; /* bit 15 expender 0 => byte #1*/
 1048              		.loc 1 468 11 is_stmt 0 view .LVU294
 1049 002a 11B1     		cbz	r1, .L65
 469:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 1050              		.loc 1 469 13 is_stmt 1 view .LVU295
 469:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 1051              		.loc 1 469 30 is_stmt 0 view .LVU296
 1052 002c 63F07F03 		orn	r3, r3, #127
 1053 0030 5370     		strb	r3, [r2, #1]
 1054              	.L65:
 470:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1055              		.loc 1 470 9 is_stmt 1 view .LVU297
 470:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1056              		.loc 1 470 17 is_stmt 0 view .LVU298
 1057 0032 0123     		movs	r3, #1
ARM GAS  C:\Temp\cc9sR3DL.s 			page 65


 1058 0034 154A     		ldr	r2, .L68+4
 1059 0036 1321     		movs	r1, #19
 1060              	.LVL87:
 470:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1061              		.loc 1 470 17 view .LVU299
 1062 0038 8620     		movs	r0, #134
 1063              	.LVL88:
 470:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1064              		.loc 1 470 17 view .LVU300
 1065 003a FFF7FEFF 		bl	_ExpanderWR
 1066              	.LVL89:
 471:Core/Src/X-NUCLEO-53L1A1.c ****     default:
 1067              		.loc 1 471 9 is_stmt 1 view .LVU301
 1068              	.L62:
 479:Core/Src/X-NUCLEO-53L1A1.c ****     }
 1069              		.loc 1 479 9 view .LVU302
 482:Core/Src/X-NUCLEO-53L1A1.c **** }
 1070              		.loc 1 482 5 view .LVU303
 482:Core/Src/X-NUCLEO-53L1A1.c **** }
 1071              		.loc 1 482 12 is_stmt 0 view .LVU304
 1072 003e EAE7     		b	.L57
 1073              	.LVL90:
 1074              	.L67:
 450:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 1075              		.loc 1 450 5 view .LVU305
 1076 0040 4FF0FF30 		mov	r0, #-1
 1077              	.LVL91:
 450:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER :
 1078              		.loc 1 450 5 view .LVU306
 1079 0044 E7E7     		b	.L57
 1080              	.LVL92:
 1081              	.L58:
 453:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1082              		.loc 1 453 9 is_stmt 1 view .LVU307
 453:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1083              		.loc 1 453 23 is_stmt 0 view .LVU308
 1084 0046 104A     		ldr	r2, .L68
 1085 0048 D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
 453:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1086              		.loc 1 453 26 view .LVU309
 1087 004a 03F07F03 		and	r3, r3, #127
 1088 004e D370     		strb	r3, [r2, #3]
 454:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[3]|=0x80; /* bit 15 expender 1  => byte #3 */
 1089              		.loc 1 454 9 is_stmt 1 view .LVU310
 454:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[3]|=0x80; /* bit 15 expender 1  => byte #3 */
 1090              		.loc 1 454 11 is_stmt 0 view .LVU311
 1091 0050 11B1     		cbz	r1, .L63
 455:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr1, GPSR+1, &CurIOVal.bytes[3], 1);
 1092              		.loc 1 455 13 is_stmt 1 view .LVU312
 455:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr1, GPSR+1, &CurIOVal.bytes[3], 1);
 1093              		.loc 1 455 30 is_stmt 0 view .LVU313
 1094 0052 63F07F03 		orn	r3, r3, #127
 1095 0056 D370     		strb	r3, [r2, #3]
 1096              	.L63:
 456:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1097              		.loc 1 456 9 is_stmt 1 view .LVU314
 456:Core/Src/X-NUCLEO-53L1A1.c ****         break;
ARM GAS  C:\Temp\cc9sR3DL.s 			page 66


 1098              		.loc 1 456 17 is_stmt 0 view .LVU315
 1099 0058 0123     		movs	r3, #1
 1100 005a 0D4A     		ldr	r2, .L68+8
 1101 005c 1321     		movs	r1, #19
 1102              	.LVL93:
 456:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1103              		.loc 1 456 17 view .LVU316
 1104 005e 8420     		movs	r0, #132
 1105              	.LVL94:
 456:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1106              		.loc 1 456 17 view .LVU317
 1107 0060 FFF7FEFF 		bl	_ExpanderWR
 1108              	.LVL95:
 457:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_LEFT :
 1109              		.loc 1 457 9 is_stmt 1 view .LVU318
 1110 0064 D7E7     		b	.L57
 1111              	.LVL96:
 1112              	.L61:
 460:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1113              		.loc 1 460 9 view .LVU319
 460:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1114              		.loc 1 460 23 is_stmt 0 view .LVU320
 1115 0066 084A     		ldr	r2, .L68
 1116 0068 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 460:Core/Src/X-NUCLEO-53L1A1.c ****         if( state )
 1117              		.loc 1 460 26 view .LVU321
 1118 006a 03F0BF03 		and	r3, r3, #191
 1119 006e 5370     		strb	r3, [r2, #1]
 461:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x40; /* bit 14 expender 0 => byte #1*/
 1120              		.loc 1 461 9 is_stmt 1 view .LVU322
 461:Core/Src/X-NUCLEO-53L1A1.c ****             CurIOVal.bytes[1]|=0x40; /* bit 14 expender 0 => byte #1*/
 1121              		.loc 1 461 11 is_stmt 0 view .LVU323
 1122 0070 11B1     		cbz	r1, .L64
 462:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 1123              		.loc 1 462 13 is_stmt 1 view .LVU324
 462:Core/Src/X-NUCLEO-53L1A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 1124              		.loc 1 462 30 is_stmt 0 view .LVU325
 1125 0072 43F04003 		orr	r3, r3, #64
 1126 0076 5370     		strb	r3, [r2, #1]
 1127              	.L64:
 463:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1128              		.loc 1 463 9 is_stmt 1 view .LVU326
 463:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1129              		.loc 1 463 17 is_stmt 0 view .LVU327
 1130 0078 0123     		movs	r3, #1
 1131 007a 044A     		ldr	r2, .L68+4
 1132 007c 1321     		movs	r1, #19
 1133              	.LVL97:
 463:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1134              		.loc 1 463 17 view .LVU328
 1135 007e 8620     		movs	r0, #134
 1136              	.LVL98:
 463:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1137              		.loc 1 463 17 view .LVU329
 1138 0080 FFF7FEFF 		bl	_ExpanderWR
 1139              	.LVL99:
 464:Core/Src/X-NUCLEO-53L1A1.c ****     case 'r' :
ARM GAS  C:\Temp\cc9sR3DL.s 			page 67


 1140              		.loc 1 464 9 is_stmt 1 view .LVU330
 1141 0084 C7E7     		b	.L57
 1142              	.L69:
 1143 0086 00BF     		.align	2
 1144              	.L68:
 1145 0088 00000000 		.word	CurIOVal
 1146 008c 01000000 		.word	CurIOVal+1
 1147 0090 03000000 		.word	CurIOVal+3
 1148              		.cfi_endproc
 1149              	.LFE139:
 1151              		.section	.text.VL53L1A1_EXTI_IOConfigure,"ax",%progbits
 1152              		.align	1
 1153              		.global	VL53L1A1_EXTI_IOConfigure
 1154              		.syntax unified
 1155              		.thumb
 1156              		.thumb_func
 1158              	VL53L1A1_EXTI_IOConfigure:
 1159              	.LVL100:
 1160              	.LFB140:
 486:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 1161              		.loc 1 486 77 view -0
 1162              		.cfi_startproc
 1163              		@ args = 0, pretend = 0, frame = 32
 1164              		@ frame_needed = 0, uses_anonymous_args = 0
 486:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 1165              		.loc 1 486 77 is_stmt 0 view .LVU332
 1166 0000 70B5     		push	{r4, r5, r6, lr}
 1167              		.cfi_def_cfa_offset 16
 1168              		.cfi_offset 4, -16
 1169              		.cfi_offset 5, -12
 1170              		.cfi_offset 6, -8
 1171              		.cfi_offset 14, -4
 1172 0002 88B0     		sub	sp, sp, #32
 1173              		.cfi_def_cfa_offset 48
 1174 0004 0D46     		mov	r5, r1
 1175 0006 1446     		mov	r4, r2
 487:Core/Src/X-NUCLEO-53L1A1.c **** 
 1176              		.loc 1 487 5 is_stmt 1 view .LVU333
 489:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = VL53L1A1_INTR_PIN_PUPD;
 1177              		.loc 1 489 5 view .LVU334
 489:Core/Src/X-NUCLEO-53L1A1.c ****     GPIO_InitStruct.Pull = VL53L1A1_INTR_PIN_PUPD;
 1178              		.loc 1 489 26 is_stmt 0 view .LVU335
 1179 0008 4FF48813 		mov	r3, #1114112
 1180 000c 0493     		str	r3, [sp, #16]
 490:Core/Src/X-NUCLEO-53L1A1.c **** 
 1181              		.loc 1 490 5 is_stmt 1 view .LVU336
 490:Core/Src/X-NUCLEO-53L1A1.c **** 
 1182              		.loc 1 490 26 is_stmt 0 view .LVU337
 1183 000e 0123     		movs	r3, #1
 1184 0010 0593     		str	r3, [sp, #20]
 492:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 1185              		.loc 1 492 5 is_stmt 1 view .LVU338
 1186 0012 0228     		cmp	r0, #2
 1187 0014 3ED0     		beq	.L71
 1188 0016 1EDC     		bgt	.L72
 1189 0018 08B3     		cbz	r0, .L73
 1190 001a 9842     		cmp	r0, r3
ARM GAS  C:\Temp\cc9sR3DL.s 			page 68


 1191 001c 19D1     		bne	.L70
 1192              	.L74:
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1193              		.loc 1 495 9 view .LVU339
 1194              	.LBB14:
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1195              		.loc 1 495 9 view .LVU340
 1196 001e 0020     		movs	r0, #0
 1197              	.LVL101:
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1198              		.loc 1 495 9 is_stmt 0 view .LVU341
 1199 0020 0090     		str	r0, [sp]
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1200              		.loc 1 495 9 is_stmt 1 view .LVU342
 1201 0022 2A4B     		ldr	r3, .L77
 1202 0024 1A6B     		ldr	r2, [r3, #48]
 1203              	.LVL102:
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1204              		.loc 1 495 9 is_stmt 0 view .LVU343
 1205 0026 42F00102 		orr	r2, r2, #1
 1206 002a 1A63     		str	r2, [r3, #48]
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1207              		.loc 1 495 9 is_stmt 1 view .LVU344
 1208 002c 1B6B     		ldr	r3, [r3, #48]
 1209 002e 03F00103 		and	r3, r3, #1
 1210 0032 0093     		str	r3, [sp]
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1211              		.loc 1 495 9 view .LVU345
 1212 0034 009B     		ldr	r3, [sp]
 1213              	.LBE14:
 495:Core/Src/X-NUCLEO-53L1A1.c ****         /*Configure GPIO pin : PA4 */
 1214              		.loc 1 495 9 view .LVU346
 497:Core/Src/X-NUCLEO-53L1A1.c **** 
 1215              		.loc 1 497 9 view .LVU347
 497:Core/Src/X-NUCLEO-53L1A1.c **** 
 1216              		.loc 1 497 29 is_stmt 0 view .LVU348
 1217 0036 1026     		movs	r6, #16
 1218 0038 0396     		str	r6, [sp, #12]
 499:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_C_GPIO_PORT, &GPIO_InitStruct);
 1219              		.loc 1 499 9 is_stmt 1 view .LVU349
 1220 003a 0121     		movs	r1, #1
 1221              	.LVL103:
 499:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_C_GPIO_PORT, &GPIO_InitStruct);
 1222              		.loc 1 499 9 is_stmt 0 view .LVU350
 1223 003c FFF7FEFF 		bl	XNUCLEO53L1A1_SetIntrStateId
 1224              	.LVL104:
 500:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_SetPriority((IRQn_Type)VL53L1A1_GPIO1_C_GPIO_PIN, IntPriority, SubPriority);
 1225              		.loc 1 500 9 is_stmt 1 view .LVU351
 1226 0040 03A9     		add	r1, sp, #12
 1227 0042 2348     		ldr	r0, .L77+4
 1228 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 1229              	.LVL105:
 501:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1230              		.loc 1 501 9 view .LVU352
 1231 0048 2246     		mov	r2, r4
 1232 004a 2946     		mov	r1, r5
 1233 004c 3046     		mov	r0, r6
ARM GAS  C:\Temp\cc9sR3DL.s 			page 69


 1234 004e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1235              	.LVL106:
 502:Core/Src/X-NUCLEO-53L1A1.c **** 
 1236              		.loc 1 502 9 view .LVU353
 1237              	.L70:
 525:Core/Src/X-NUCLEO-53L1A1.c **** 
 1238              		.loc 1 525 1 is_stmt 0 view .LVU354
 1239 0052 08B0     		add	sp, sp, #32
 1240              		.cfi_remember_state
 1241              		.cfi_def_cfa_offset 16
 1242              		@ sp needed
 1243 0054 70BD     		pop	{r4, r5, r6, pc}
 1244              	.LVL107:
 1245              	.L72:
 1246              		.cfi_restore_state
 492:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 1247              		.loc 1 492 5 view .LVU355
 1248 0056 6328     		cmp	r0, #99
 1249 0058 E1D0     		beq	.L74
 1250 005a 6C28     		cmp	r0, #108
 1251 005c F9D1     		bne	.L70
 1252              	.L73:
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1253              		.loc 1 507 9 is_stmt 1 view .LVU356
 1254              	.LBB15:
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1255              		.loc 1 507 9 view .LVU357
 1256 005e 0020     		movs	r0, #0
 1257              	.LVL108:
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1258              		.loc 1 507 9 is_stmt 0 view .LVU358
 1259 0060 0190     		str	r0, [sp, #4]
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1260              		.loc 1 507 9 is_stmt 1 view .LVU359
 1261 0062 1A4B     		ldr	r3, .L77
 1262 0064 1A6B     		ldr	r2, [r3, #48]
 1263              	.LVL109:
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1264              		.loc 1 507 9 is_stmt 0 view .LVU360
 1265 0066 42F00402 		orr	r2, r2, #4
 1266 006a 1A63     		str	r2, [r3, #48]
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1267              		.loc 1 507 9 is_stmt 1 view .LVU361
 1268 006c 1B6B     		ldr	r3, [r3, #48]
 1269 006e 03F00403 		and	r3, r3, #4
 1270 0072 0193     		str	r3, [sp, #4]
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1271              		.loc 1 507 9 view .LVU362
 1272 0074 019B     		ldr	r3, [sp, #4]
 1273              	.LBE15:
 507:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_LEFT);
 1274              		.loc 1 507 9 view .LVU363
 508:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_L_GPIO_PIN;
 1275              		.loc 1 508 9 view .LVU364
 1276 0076 0146     		mov	r1, r0
 1277              	.LVL110:
 508:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_L_GPIO_PIN;
ARM GAS  C:\Temp\cc9sR3DL.s 			page 70


 1278              		.loc 1 508 9 is_stmt 0 view .LVU365
 1279 0078 FFF7FEFF 		bl	XNUCLEO53L1A1_SetIntrStateId
 1280              	.LVL111:
 509:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_L_GPIO_PORT, &GPIO_InitStruct);
 1281              		.loc 1 509 9 is_stmt 1 view .LVU366
 509:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_L_GPIO_PORT, &GPIO_InitStruct);
 1282              		.loc 1 509 29 is_stmt 0 view .LVU367
 1283 007c 8023     		movs	r3, #128
 1284 007e 0393     		str	r3, [sp, #12]
 510:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_NVIC_SetPriority(VL53L1A1_GPIO1_L_INTx, IntPriority, SubPriority);
 1285              		.loc 1 510 9 is_stmt 1 view .LVU368
 1286 0080 03A9     		add	r1, sp, #12
 1287 0082 1448     		ldr	r0, .L77+8
 1288 0084 FFF7FEFF 		bl	HAL_GPIO_Init
 1289              	.LVL112:
 511:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1290              		.loc 1 511 9 view .LVU369
 1291 0088 2246     		mov	r2, r4
 1292 008a 2946     		mov	r1, r5
 1293 008c 1720     		movs	r0, #23
 1294 008e FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1295              	.LVL113:
 512:Core/Src/X-NUCLEO-53L1A1.c **** 
 1296              		.loc 1 512 9 view .LVU370
 1297 0092 DEE7     		b	.L70
 1298              	.LVL114:
 1299              	.L71:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1300              		.loc 1 515 9 view .LVU371
 1301              	.LBB16:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1302              		.loc 1 515 9 view .LVU372
 1303 0094 0020     		movs	r0, #0
 1304              	.LVL115:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1305              		.loc 1 515 9 is_stmt 0 view .LVU373
 1306 0096 0290     		str	r0, [sp, #8]
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1307              		.loc 1 515 9 is_stmt 1 view .LVU374
 1308 0098 0C4B     		ldr	r3, .L77
 1309 009a 1A6B     		ldr	r2, [r3, #48]
 1310              	.LVL116:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1311              		.loc 1 515 9 is_stmt 0 view .LVU375
 1312 009c 42F00102 		orr	r2, r2, #1
 1313 00a0 1A63     		str	r2, [r3, #48]
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1314              		.loc 1 515 9 is_stmt 1 view .LVU376
 1315 00a2 1B6B     		ldr	r3, [r3, #48]
 1316 00a4 03F00103 		and	r3, r3, #1
 1317 00a8 0293     		str	r3, [sp, #8]
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1318              		.loc 1 515 9 view .LVU377
 1319 00aa 029B     		ldr	r3, [sp, #8]
 1320              	.LBE16:
 515:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1321              		.loc 1 515 9 view .LVU378
ARM GAS  C:\Temp\cc9sR3DL.s 			page 71


 516:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_R_GPIO_PIN;
 1322              		.loc 1 516 9 view .LVU379
 1323 00ac 0221     		movs	r1, #2
 1324              	.LVL117:
 516:Core/Src/X-NUCLEO-53L1A1.c ****         GPIO_InitStruct.Pin = VL53L1A1_GPIO1_R_GPIO_PIN;
 1325              		.loc 1 516 9 is_stmt 0 view .LVU380
 1326 00ae FFF7FEFF 		bl	XNUCLEO53L1A1_SetIntrStateId
 1327              	.LVL118:
 517:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_R_GPIO_PORT, &GPIO_InitStruct);
 1328              		.loc 1 517 9 is_stmt 1 view .LVU381
 517:Core/Src/X-NUCLEO-53L1A1.c ****         HAL_GPIO_Init(VL53L1A1_GPIO1_R_GPIO_PORT, &GPIO_InitStruct);
 1329              		.loc 1 517 29 is_stmt 0 view .LVU382
 1330 00b2 4FF48063 		mov	r3, #1024
 1331 00b6 0393     		str	r3, [sp, #12]
 518:Core/Src/X-NUCLEO-53L1A1.c **** 
 1332              		.loc 1 518 9 is_stmt 1 view .LVU383
 1333 00b8 03A9     		add	r1, sp, #12
 1334 00ba 0548     		ldr	r0, .L77+4
 1335 00bc FFF7FEFF 		bl	HAL_GPIO_Init
 1336              	.LVL119:
 521:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1337              		.loc 1 521 9 view .LVU384
 1338 00c0 2246     		mov	r2, r4
 1339 00c2 2946     		mov	r1, r5
 1340 00c4 2820     		movs	r0, #40
 1341 00c6 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1342              	.LVL120:
 522:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 1343              		.loc 1 522 9 view .LVU385
 525:Core/Src/X-NUCLEO-53L1A1.c **** 
 1344              		.loc 1 525 1 is_stmt 0 view .LVU386
 1345 00ca C2E7     		b	.L70
 1346              	.L78:
 1347              		.align	2
 1348              	.L77:
 1349 00cc 00380240 		.word	1073887232
 1350 00d0 00000240 		.word	1073872896
 1351 00d4 00080240 		.word	1073874944
 1352              		.cfi_endproc
 1353              	.LFE140:
 1355              		.section	.text.VL53L1A1_EXTI_IOUnconfigure,"ax",%progbits
 1356              		.align	1
 1357              		.global	VL53L1A1_EXTI_IOUnconfigure
 1358              		.syntax unified
 1359              		.thumb
 1360              		.thumb_func
 1362              	VL53L1A1_EXTI_IOUnconfigure:
 1363              	.LVL121:
 1364              	.LFB141:
 527:Core/Src/X-NUCLEO-53L1A1.c ****     switch (DevNo ) {
 1365              		.loc 1 527 44 is_stmt 1 view -0
 1366              		.cfi_startproc
 1367              		@ args = 0, pretend = 0, frame = 0
 1368              		@ frame_needed = 0, uses_anonymous_args = 0
 527:Core/Src/X-NUCLEO-53L1A1.c ****     switch (DevNo ) {
 1369              		.loc 1 527 44 is_stmt 0 view .LVU388
 1370 0000 08B5     		push	{r3, lr}
ARM GAS  C:\Temp\cc9sR3DL.s 			page 72


 1371              		.cfi_def_cfa_offset 8
 1372              		.cfi_offset 3, -8
 1373              		.cfi_offset 14, -4
 528:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 1374              		.loc 1 528 5 is_stmt 1 view .LVU389
 1375 0002 6328     		cmp	r0, #99
 1376 0004 14D0     		beq	.L80
 1377 0006 05DC     		bgt	.L81
 1378 0008 0128     		cmp	r0, #1
 1379 000a 11D0     		beq	.L80
 1380 000c 0228     		cmp	r0, #2
 1381 000e 05D0     		beq	.L82
 1382 0010 B0B1     		cbz	r0, .L83
 1383              	.LVL122:
 1384              	.L79:
 552:Core/Src/X-NUCLEO-53L1A1.c **** /**
 1385              		.loc 1 552 1 is_stmt 0 view .LVU390
 1386 0012 08BD     		pop	{r3, pc}
 1387              	.LVL123:
 1388              	.L81:
 528:Core/Src/X-NUCLEO-53L1A1.c ****     case XNUCLEO53L1A1_DEV_CENTER:
 1389              		.loc 1 528 5 view .LVU391
 1390 0014 6C28     		cmp	r0, #108
 1391 0016 13D0     		beq	.L83
 1392 0018 7228     		cmp	r0, #114
 1393 001a FAD1     		bne	.L79
 1394              	.L82:
 546:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_R_GPIO_PIN);
 1395              		.loc 1 546 9 is_stmt 1 view .LVU392
 1396 001c 4FF48061 		mov	r1, #1024
 1397 0020 0B48     		ldr	r0, .L86
 1398              	.LVL124:
 546:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_R_GPIO_PIN);
 1399              		.loc 1 546 9 is_stmt 0 view .LVU393
 1400 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1401              	.LVL125:
 547:Core/Src/X-NUCLEO-53L1A1.c ****         //XNUCLEO53L1A1_SetIntrStateId(0,XNUCLEO53L1A1_DEV_RIGHT);
 1402              		.loc 1 547 9 is_stmt 1 view .LVU394
 1403 0026 0B4B     		ldr	r3, .L86+4
 1404 0028 4FF48062 		mov	r2, #1024
 1405 002c 5A61     		str	r2, [r3, #20]
 549:Core/Src/X-NUCLEO-53L1A1.c **** #endif
 1406              		.loc 1 549 9 view .LVU395
 552:Core/Src/X-NUCLEO-53L1A1.c **** /**
 1407              		.loc 1 552 1 is_stmt 0 view .LVU396
 1408 002e F0E7     		b	.L79
 1409              	.LVL126:
 1410              	.L80:
 532:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_C_GPIO_PIN);
 1411              		.loc 1 532 9 is_stmt 1 view .LVU397
 1412 0030 1021     		movs	r1, #16
 1413 0032 0748     		ldr	r0, .L86
 1414              	.LVL127:
 532:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_C_GPIO_PIN);
 1415              		.loc 1 532 9 is_stmt 0 view .LVU398
 1416 0034 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1417              	.LVL128:
ARM GAS  C:\Temp\cc9sR3DL.s 			page 73


 533:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1418              		.loc 1 533 9 is_stmt 1 view .LVU399
 1419 0038 064B     		ldr	r3, .L86+4
 1420 003a 1022     		movs	r2, #16
 1421 003c 5A61     		str	r2, [r3, #20]
 534:Core/Src/X-NUCLEO-53L1A1.c **** 
 1422              		.loc 1 534 9 view .LVU400
 1423 003e E8E7     		b	.L79
 1424              	.LVL129:
 1425              	.L83:
 540:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_L_GPIO_PIN);
 1426              		.loc 1 540 9 view .LVU401
 1427 0040 8021     		movs	r1, #128
 1428 0042 0548     		ldr	r0, .L86+8
 1429              	.LVL130:
 540:Core/Src/X-NUCLEO-53L1A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L1A1_GPIO1_L_GPIO_PIN);
 1430              		.loc 1 540 9 is_stmt 0 view .LVU402
 1431 0044 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1432              	.LVL131:
 541:Core/Src/X-NUCLEO-53L1A1.c ****         break;
 1433              		.loc 1 541 9 is_stmt 1 view .LVU403
 1434 0048 024B     		ldr	r3, .L86+4
 1435 004a 8022     		movs	r2, #128
 1436 004c 5A61     		str	r2, [r3, #20]
 542:Core/Src/X-NUCLEO-53L1A1.c **** 
 1437              		.loc 1 542 9 view .LVU404
 1438 004e E0E7     		b	.L79
 1439              	.L87:
 1440              		.align	2
 1441              	.L86:
 1442 0050 00000240 		.word	1073872896
 1443 0054 003C0140 		.word	1073822720
 1444 0058 00080240 		.word	1073874944
 1445              		.cfi_endproc
 1446              	.LFE141:
 1448              		.section	.text.XNUCLEO53L1A1_SetDisplayString,"ax",%progbits
 1449              		.align	1
 1450              		.global	XNUCLEO53L1A1_SetDisplayString
 1451              		.syntax unified
 1452              		.thumb
 1453              		.thumb_func
 1455              	XNUCLEO53L1A1_SetDisplayString:
 1456              	.LVL132:
 1457              	.LFB145:
 611:Core/Src/X-NUCLEO-53L1A1.c **** 
 612:Core/Src/X-NUCLEO-53L1A1.c **** 
 613:Core/Src/X-NUCLEO-53L1A1.c **** /**
 614:Core/Src/X-NUCLEO-53L1A1.c ****  * @defgroup XNUCLEO53L1A1_7Segment 7 segment display
 615:Core/Src/X-NUCLEO-53L1A1.c ****  *
 616:Core/Src/X-NUCLEO-53L1A1.c ****  * macro use for human readable segment building
 617:Core/Src/X-NUCLEO-53L1A1.c ****  * @code
 618:Core/Src/X-NUCLEO-53L1A1.c ****  *  --s0--
 619:Core/Src/X-NUCLEO-53L1A1.c ****  *  s    s
 620:Core/Src/X-NUCLEO-53L1A1.c ****  *  5    1
 621:Core/Src/X-NUCLEO-53L1A1.c ****  *  --s6--
 622:Core/Src/X-NUCLEO-53L1A1.c ****  *  s    s
 623:Core/Src/X-NUCLEO-53L1A1.c ****  *  4    2
ARM GAS  C:\Temp\cc9sR3DL.s 			page 74


 624:Core/Src/X-NUCLEO-53L1A1.c ****  *  --s3-- . s7 (dp)
 625:Core/Src/X-NUCLEO-53L1A1.c ****  * @endcode
 626:Core/Src/X-NUCLEO-53L1A1.c ****  *
 627:Core/Src/X-NUCLEO-53L1A1.c ****  * @{
 628:Core/Src/X-NUCLEO-53L1A1.c ****  */
 629:Core/Src/X-NUCLEO-53L1A1.c **** /** decimal point bit mapping*  */
 630:Core/Src/X-NUCLEO-53L1A1.c **** #define DP  (1<<7)
 631:Core/Src/X-NUCLEO-53L1A1.c **** 
 632:Core/Src/X-NUCLEO-53L1A1.c **** //VL6180 shield
 633:Core/Src/X-NUCLEO-53L1A1.c **** //#define S0 (1<<0)
 634:Core/Src/X-NUCLEO-53L1A1.c **** //#define S1 (1<<1)
 635:Core/Src/X-NUCLEO-53L1A1.c **** //#define S2 (1<<2)
 636:Core/Src/X-NUCLEO-53L1A1.c **** //#define S3 (1<<3)
 637:Core/Src/X-NUCLEO-53L1A1.c **** //#define S4 (1<<4)
 638:Core/Src/X-NUCLEO-53L1A1.c **** //#define S5 (1<<5)
 639:Core/Src/X-NUCLEO-53L1A1.c **** //#define S6 (1<<6)
 640:Core/Src/X-NUCLEO-53L1A1.c **** 
 641:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s0 bit mapping*/
 642:Core/Src/X-NUCLEO-53L1A1.c **** #define S0 (1<<3)
 643:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s1 bit mapping*/
 644:Core/Src/X-NUCLEO-53L1A1.c **** #define S1 (1<<5)
 645:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s2 bit mapping*/
 646:Core/Src/X-NUCLEO-53L1A1.c **** #define S2 (1<<6)
 647:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s3 bit mapping*/
 648:Core/Src/X-NUCLEO-53L1A1.c **** #define S3 (1<<4)
 649:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s4 bit mapping*/
 650:Core/Src/X-NUCLEO-53L1A1.c **** #define S4 (1<<0)
 651:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s5 bit mapping*/
 652:Core/Src/X-NUCLEO-53L1A1.c **** #define S5 (1<<1)
 653:Core/Src/X-NUCLEO-53L1A1.c **** /** sgement s6 bit mapping*/
 654:Core/Src/X-NUCLEO-53L1A1.c **** #define S6 (1<<2)
 655:Core/Src/X-NUCLEO-53L1A1.c **** 
 656:Core/Src/X-NUCLEO-53L1A1.c **** /**
 657:Core/Src/X-NUCLEO-53L1A1.c ****  * build a character by defining the non lighted segment (not one and no DP)
 658:Core/Src/X-NUCLEO-53L1A1.c ****  *
 659:Core/Src/X-NUCLEO-53L1A1.c ****  * @param  ... literal sum and or combine of any macro to define any segment #S0 .. #S6
 660:Core/Src/X-NUCLEO-53L1A1.c ****  *
 661:Core/Src/X-NUCLEO-53L1A1.c ****  * example '9' is all segment on but S4
 662:Core/Src/X-NUCLEO-53L1A1.c ****  * @code
 663:Core/Src/X-NUCLEO-53L1A1.c ****  *   ['9']=           NOT_7_NO_DP(S4),
 664:Core/Src/X-NUCLEO-53L1A1.c ****  * @endcode
 665:Core/Src/X-NUCLEO-53L1A1.c ****  */
 666:Core/Src/X-NUCLEO-53L1A1.c **** #define NOT_7_NO_DP( ... ) (uint8_t) ~( __VA_ARGS__ + DP )
 667:Core/Src/X-NUCLEO-53L1A1.c **** 
 668:Core/Src/X-NUCLEO-53L1A1.c **** /**
 669:Core/Src/X-NUCLEO-53L1A1.c ****  * Ascii to 7 segment  lookup table
 670:Core/Src/X-NUCLEO-53L1A1.c ****  *
 671:Core/Src/X-NUCLEO-53L1A1.c ****  * Most common character are supported and follow http://www.twyman.org.uk/Fonts/
 672:Core/Src/X-NUCLEO-53L1A1.c ****  * few extra special \@ ^~ ... etc are present for specific demo purpose
 673:Core/Src/X-NUCLEO-53L1A1.c ****  */
 674:Core/Src/X-NUCLEO-53L1A1.c **** static const uint8_t ascii_to_display_lut[256]={
 675:Core/Src/X-NUCLEO-53L1A1.c ****       [' ']=           0,
 676:Core/Src/X-NUCLEO-53L1A1.c ****       ['-']=           S6,
 677:Core/Src/X-NUCLEO-53L1A1.c ****       ['_']=           S3,
 678:Core/Src/X-NUCLEO-53L1A1.c ****       ['=']=           S3+S6,
 679:Core/Src/X-NUCLEO-53L1A1.c ****       ['~']=           S0+S3+S6, /* 3 h bar */
 680:Core/Src/X-NUCLEO-53L1A1.c ****       ['^']=           S0, /* use as top bar */
ARM GAS  C:\Temp\cc9sR3DL.s 			page 75


 681:Core/Src/X-NUCLEO-53L1A1.c **** 
 682:Core/Src/X-NUCLEO-53L1A1.c ****       ['?']=           NOT_7_NO_DP(S5+S3+S2),
 683:Core/Src/X-NUCLEO-53L1A1.c ****       ['*']=           NOT_7_NO_DP(),
 684:Core/Src/X-NUCLEO-53L1A1.c ****       ['[']=           S0+S3+S4+S5,
 685:Core/Src/X-NUCLEO-53L1A1.c ****       [']']=           S0+S3+S2+S1,
 686:Core/Src/X-NUCLEO-53L1A1.c ****       ['@']=           S0+S3,
 687:Core/Src/X-NUCLEO-53L1A1.c **** 
 688:Core/Src/X-NUCLEO-53L1A1.c ****       ['0']=           NOT_7_NO_DP(S6),
 689:Core/Src/X-NUCLEO-53L1A1.c ****       ['1']=           S1+S2,
 690:Core/Src/X-NUCLEO-53L1A1.c ****       ['2']=           S0+S1+S6+S4+S3,
 691:Core/Src/X-NUCLEO-53L1A1.c ****       ['3']=           NOT_7_NO_DP(S4+S5),
 692:Core/Src/X-NUCLEO-53L1A1.c ****       ['4']=           S5+S1+S6+S2,
 693:Core/Src/X-NUCLEO-53L1A1.c ****       ['5']=           NOT_7_NO_DP(S1+S4),
 694:Core/Src/X-NUCLEO-53L1A1.c ****       ['6']=           NOT_7_NO_DP(S1),
 695:Core/Src/X-NUCLEO-53L1A1.c ****       ['7']=           S0+S1+S2,
 696:Core/Src/X-NUCLEO-53L1A1.c ****       ['8']=           NOT_7_NO_DP(0),
 697:Core/Src/X-NUCLEO-53L1A1.c ****       ['9']=           NOT_7_NO_DP(S4),
 698:Core/Src/X-NUCLEO-53L1A1.c **** 
 699:Core/Src/X-NUCLEO-53L1A1.c ****       ['a']=           S2+ S3+ S4+ S6 ,
 700:Core/Src/X-NUCLEO-53L1A1.c ****       ['b']=           NOT_7_NO_DP(S0+S1),
 701:Core/Src/X-NUCLEO-53L1A1.c ****       ['c']=           S6+S4+S3,
 702:Core/Src/X-NUCLEO-53L1A1.c ****       ['d']=           NOT_7_NO_DP(S0+S5),
 703:Core/Src/X-NUCLEO-53L1A1.c ****       ['e']=           NOT_7_NO_DP(S2),
 704:Core/Src/X-NUCLEO-53L1A1.c ****       ['f']=           S6+S5+S4+S0, /* same as F */
 705:Core/Src/X-NUCLEO-53L1A1.c ****       ['g']=           NOT_7_NO_DP(S4), /* same as 9 */
 706:Core/Src/X-NUCLEO-53L1A1.c ****       ['h']=           S6+S5+S4+S2,
 707:Core/Src/X-NUCLEO-53L1A1.c ****       ['i']=           S4,
 708:Core/Src/X-NUCLEO-53L1A1.c ****       ['j']=           S1+S2+S3+S4,
 709:Core/Src/X-NUCLEO-53L1A1.c ****       ['k']=           S6+S5+S4+S2, /* a h */
 710:Core/Src/X-NUCLEO-53L1A1.c ****       ['l']=           S3+S4,
 711:Core/Src/X-NUCLEO-53L1A1.c ****       ['m']=           S0+S4+S2, /* same as  */
 712:Core/Src/X-NUCLEO-53L1A1.c ****       ['n']=           S2+S4+S6,
 713:Core/Src/X-NUCLEO-53L1A1.c ****       ['o']=           S6+S4+S3+S2,
 714:Core/Src/X-NUCLEO-53L1A1.c ****       ['p']=           NOT_7_NO_DP(S3+S2), // same as P
 715:Core/Src/X-NUCLEO-53L1A1.c ****       ['q']=           S0+S1+S2+S5+S6,
 716:Core/Src/X-NUCLEO-53L1A1.c ****       ['r']=           S4+S6,
 717:Core/Src/X-NUCLEO-53L1A1.c ****       ['s']=           NOT_7_NO_DP(S1+S4),
 718:Core/Src/X-NUCLEO-53L1A1.c ****       ['t']=           NOT_7_NO_DP(S0+S1+S2),
 719:Core/Src/X-NUCLEO-53L1A1.c ****       ['u']=           S4+S3+S2+S5+S1, // U
 720:Core/Src/X-NUCLEO-53L1A1.c ****       ['v']=           S4+S3+S2, // is u but u use U
 721:Core/Src/X-NUCLEO-53L1A1.c ****       ['w']=           S1+S3+S5,
 722:Core/Src/X-NUCLEO-53L1A1.c ****       ['x']=           NOT_7_NO_DP(S0+S3), // similar to H
 723:Core/Src/X-NUCLEO-53L1A1.c ****       ['y']=           NOT_7_NO_DP(S0+S4),
 724:Core/Src/X-NUCLEO-53L1A1.c ****       ['z']=           S0+S1+S6+S4+S3, // same as 2
 725:Core/Src/X-NUCLEO-53L1A1.c **** 
 726:Core/Src/X-NUCLEO-53L1A1.c ****       ['A']=           NOT_7_NO_DP(S3),
 727:Core/Src/X-NUCLEO-53L1A1.c ****       ['B']=           NOT_7_NO_DP(S0+S1), /* as b  */
 728:Core/Src/X-NUCLEO-53L1A1.c ****       ['C']=           S0+S3+S4+S5, // same as [
 729:Core/Src/X-NUCLEO-53L1A1.c ****       ['E']=           NOT_7_NO_DP(S1+S2),
 730:Core/Src/X-NUCLEO-53L1A1.c ****       ['F']=           S6+S5+S4+S0,
 731:Core/Src/X-NUCLEO-53L1A1.c ****       ['G']=           NOT_7_NO_DP(S4), /* same as 9 */
 732:Core/Src/X-NUCLEO-53L1A1.c ****       ['H']=           NOT_7_NO_DP(S0+S3),
 733:Core/Src/X-NUCLEO-53L1A1.c ****       ['I']=           S1+S2,
 734:Core/Src/X-NUCLEO-53L1A1.c ****       ['J']=           S1+S2+S3+S4,
 735:Core/Src/X-NUCLEO-53L1A1.c ****       ['K']=           NOT_7_NO_DP(S0+S3), /* same as H */
 736:Core/Src/X-NUCLEO-53L1A1.c ****       ['L']=           S3+S4+S5,
 737:Core/Src/X-NUCLEO-53L1A1.c ****       ['M']=           S0+S4+S2, /* same as  m*/
ARM GAS  C:\Temp\cc9sR3DL.s 			page 76


 738:Core/Src/X-NUCLEO-53L1A1.c ****       ['N']=           S2+S4+S6, /* same as n*/
 739:Core/Src/X-NUCLEO-53L1A1.c ****       ['O']=           NOT_7_NO_DP(S6),
 740:Core/Src/X-NUCLEO-53L1A1.c ****       ['P']=           NOT_7_NO_DP(S3+S2),
 741:Core/Src/X-NUCLEO-53L1A1.c ****       ['Q']=           NOT_7_NO_DP(S3+S2),
 742:Core/Src/X-NUCLEO-53L1A1.c ****       ['R']=           S4+S6,
 743:Core/Src/X-NUCLEO-53L1A1.c ****       ['S']=           NOT_7_NO_DP(S1+S4), /* sasme as 5 */
 744:Core/Src/X-NUCLEO-53L1A1.c ****       ['T']=           NOT_7_NO_DP(S0+S1+S2), /* sasme as t */
 745:Core/Src/X-NUCLEO-53L1A1.c ****       ['U']=           NOT_7_NO_DP(S6+S0),
 746:Core/Src/X-NUCLEO-53L1A1.c ****       ['V']=           S4+S3+S2, // is u but u use U
 747:Core/Src/X-NUCLEO-53L1A1.c ****       ['W']=           S1+S3+S5,
 748:Core/Src/X-NUCLEO-53L1A1.c ****       ['X']=           NOT_7_NO_DP(S0+S3), // similar to H
 749:Core/Src/X-NUCLEO-53L1A1.c ****       ['Y']=           NOT_7_NO_DP(S0+S4),
 750:Core/Src/X-NUCLEO-53L1A1.c ****       ['Z']=           S0+S1+S6+S4+S3, // same as 2
 751:Core/Src/X-NUCLEO-53L1A1.c **** };
 752:Core/Src/X-NUCLEO-53L1A1.c **** 
 753:Core/Src/X-NUCLEO-53L1A1.c **** #undef S0
 754:Core/Src/X-NUCLEO-53L1A1.c **** #undef S1
 755:Core/Src/X-NUCLEO-53L1A1.c **** #undef S2
 756:Core/Src/X-NUCLEO-53L1A1.c **** #undef S3
 757:Core/Src/X-NUCLEO-53L1A1.c **** #undef S4
 758:Core/Src/X-NUCLEO-53L1A1.c **** #undef S5
 759:Core/Src/X-NUCLEO-53L1A1.c **** #undef S6
 760:Core/Src/X-NUCLEO-53L1A1.c **** #undef DP
 761:Core/Src/X-NUCLEO-53L1A1.c **** 
 762:Core/Src/X-NUCLEO-53L1A1.c **** /** @} */
 763:Core/Src/X-NUCLEO-53L1A1.c **** 
 764:Core/Src/X-NUCLEO-53L1A1.c **** int XNUCLEO53L1A1_SetDisplayString(const char *str) {
 1458              		.loc 1 764 53 view -0
 1459              		.cfi_startproc
 1460              		@ args = 0, pretend = 0, frame = 0
 1461              		@ frame_needed = 0, uses_anonymous_args = 0
 1462              		.loc 1 764 53 is_stmt 0 view .LVU406
 1463 0000 38B5     		push	{r3, r4, r5, lr}
 1464              		.cfi_def_cfa_offset 16
 1465              		.cfi_offset 3, -16
 1466              		.cfi_offset 4, -12
 1467              		.cfi_offset 5, -8
 1468              		.cfi_offset 14, -4
 765:Core/Src/X-NUCLEO-53L1A1.c ****     int status;
 1469              		.loc 1 765 5 is_stmt 1 view .LVU407
 766:Core/Src/X-NUCLEO-53L1A1.c ****     uint32_t Segments;
 1470              		.loc 1 766 5 view .LVU408
 767:Core/Src/X-NUCLEO-53L1A1.c ****     int BitPos;
 1471              		.loc 1 767 5 view .LVU409
 768:Core/Src/X-NUCLEO-53L1A1.c ****     int i;
 1472              		.loc 1 768 5 view .LVU410
 769:Core/Src/X-NUCLEO-53L1A1.c **** 
 770:Core/Src/X-NUCLEO-53L1A1.c ****     for( i=0; i<4 && str[i]!=0; i++){
 1473              		.loc 1 770 5 view .LVU411
 1474              	.LVL133:
 1475              		.loc 1 770 11 is_stmt 0 view .LVU412
 1476 0002 0023     		movs	r3, #0
 1477              		.loc 1 770 5 view .LVU413
 1478 0004 14E0     		b	.L89
 1479              	.LVL134:
 1480              	.L91:
 771:Core/Src/X-NUCLEO-53L1A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
ARM GAS  C:\Temp\cc9sR3DL.s 			page 77


 1481              		.loc 1 771 9 is_stmt 1 discriminator 4 view .LVU414
 1482              		.loc 1 771 50 is_stmt 0 discriminator 4 view .LVU415
 1483 0006 1549     		ldr	r1, .L95
 1484 0008 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1485              	.LVL135:
 772:Core/Src/X-NUCLEO-53L1A1.c ****         Segments =(~Segments)&0x7F;
 1486              		.loc 1 772 9 is_stmt 1 discriminator 4 view .LVU416
 1487              		.loc 1 772 20 is_stmt 0 discriminator 4 view .LVU417
 1488 000a D243     		mvns	r2, r2
 1489              	.LVL136:
 1490              		.loc 1 772 18 discriminator 4 view .LVU418
 1491 000c 02F07F02 		and	r2, r2, #127
 1492              	.LVL137:
 773:Core/Src/X-NUCLEO-53L1A1.c ****         BitPos=DisplayBitPos[i];
 1493              		.loc 1 773 9 is_stmt 1 discriminator 4 view .LVU419
 1494              		.loc 1 773 15 is_stmt 0 discriminator 4 view .LVU420
 1495 0010 1349     		ldr	r1, .L95+4
 1496 0012 51F82350 		ldr	r5, [r1, r3, lsl #2]
 1497              	.LVL138:
 774:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.u32 &=~(0x7F<<BitPos);
 1498              		.loc 1 774 9 is_stmt 1 discriminator 4 view .LVU421
 1499              		.loc 1 774 17 is_stmt 0 discriminator 4 view .LVU422
 1500 0016 134C     		ldr	r4, .L95+8
 1501 0018 2168     		ldr	r1, [r4]
 1502              		.loc 1 774 30 discriminator 4 view .LVU423
 1503 001a 4FF07F0C 		mov	ip, #127
 1504 001e 0CFA05FC 		lsl	ip, ip, r5
 1505              		.loc 1 774 22 discriminator 4 view .LVU424
 1506 0022 21EA0C01 		bic	r1, r1, ip
 1507 0026 2160     		str	r1, [r4]
 775:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.u32 |= Segments<<BitPos;
 1508              		.loc 1 775 9 is_stmt 1 discriminator 4 view .LVU425
 1509              		.loc 1 775 33 is_stmt 0 discriminator 4 view .LVU426
 1510 0028 AA40     		lsls	r2, r2, r5
 1511              	.LVL139:
 1512              		.loc 1 775 22 discriminator 4 view .LVU427
 1513 002a 1143     		orrs	r1, r1, r2
 1514 002c 2160     		str	r1, [r4]
 770:Core/Src/X-NUCLEO-53L1A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1515              		.loc 1 770 34 is_stmt 1 discriminator 4 view .LVU428
 1516 002e 0133     		adds	r3, r3, #1
 1517              	.LVL140:
 1518              	.L89:
 770:Core/Src/X-NUCLEO-53L1A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1519              		.loc 1 770 19 discriminator 1 view .LVU429
 1520 0030 032B     		cmp	r3, #3
 1521 0032 0DDC     		bgt	.L92
 770:Core/Src/X-NUCLEO-53L1A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1522              		.loc 1 770 25 is_stmt 0 discriminator 3 view .LVU430
 1523 0034 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
 770:Core/Src/X-NUCLEO-53L1A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1524              		.loc 1 770 19 discriminator 3 view .LVU431
 1525 0036 002A     		cmp	r2, #0
 1526 0038 E5D1     		bne	.L91
 1527 003a 09E0     		b	.L92
 1528              	.LVL141:
 1529              	.L93:
ARM GAS  C:\Temp\cc9sR3DL.s 			page 78


 776:Core/Src/X-NUCLEO-53L1A1.c ****     }
 777:Core/Src/X-NUCLEO-53L1A1.c ****     /* clear unused digit */
 778:Core/Src/X-NUCLEO-53L1A1.c ****     for( ; i<4;i++){
 779:Core/Src/X-NUCLEO-53L1A1.c ****         BitPos=DisplayBitPos[i];
 1530              		.loc 1 779 9 is_stmt 1 discriminator 2 view .LVU432
 1531              		.loc 1 779 15 is_stmt 0 discriminator 2 view .LVU433
 1532 003c 084A     		ldr	r2, .L95+4
 1533 003e 52F82340 		ldr	r4, [r2, r3, lsl #2]
 1534              	.LVL142:
 780:Core/Src/X-NUCLEO-53L1A1.c ****         CurIOVal.u32 |=0x7F<<BitPos;
 1535              		.loc 1 780 9 is_stmt 1 discriminator 2 view .LVU434
 1536              		.loc 1 780 17 is_stmt 0 discriminator 2 view .LVU435
 1537 0042 0848     		ldr	r0, .L95+8
 1538 0044 0268     		ldr	r2, [r0]
 1539              		.loc 1 780 28 discriminator 2 view .LVU436
 1540 0046 7F21     		movs	r1, #127
 1541 0048 A140     		lsls	r1, r1, r4
 1542              		.loc 1 780 22 discriminator 2 view .LVU437
 1543 004a 0A43     		orrs	r2, r2, r1
 1544 004c 0260     		str	r2, [r0]
 778:Core/Src/X-NUCLEO-53L1A1.c ****         BitPos=DisplayBitPos[i];
 1545              		.loc 1 778 17 is_stmt 1 discriminator 2 view .LVU438
 1546 004e 0133     		adds	r3, r3, #1
 1547              	.LVL143:
 1548              	.L92:
 778:Core/Src/X-NUCLEO-53L1A1.c ****         BitPos=DisplayBitPos[i];
 1549              		.loc 1 778 13 discriminator 1 view .LVU439
 1550 0050 032B     		cmp	r3, #3
 1551 0052 F3DD     		ble	.L93
 781:Core/Src/X-NUCLEO-53L1A1.c ****     }
 782:Core/Src/X-NUCLEO-53L1A1.c ****     status = _ExpandersSetAllIO();
 1552              		.loc 1 782 5 view .LVU440
 1553              		.loc 1 782 14 is_stmt 0 view .LVU441
 1554 0054 FFF7FEFF 		bl	_ExpandersSetAllIO
 1555              	.LVL144:
 783:Core/Src/X-NUCLEO-53L1A1.c ****     if( status ){
 1556              		.loc 1 783 5 is_stmt 1 view .LVU442
 784:Core/Src/X-NUCLEO-53L1A1.c ****         XNUCLEO53L1A1_ErrLog("Set i/o");
 1557              		.loc 1 784 9 view .LVU443
 785:Core/Src/X-NUCLEO-53L1A1.c ****     }
 786:Core/Src/X-NUCLEO-53L1A1.c ****     return status;
 1558              		.loc 1 786 5 view .LVU444
 787:Core/Src/X-NUCLEO-53L1A1.c **** }
 1559              		.loc 1 787 1 is_stmt 0 view .LVU445
 1560 0058 38BD     		pop	{r3, r4, r5, pc}
 1561              	.L96:
 1562 005a 00BF     		.align	2
 1563              	.L95:
 1564 005c 00000000 		.word	ascii_to_display_lut
 1565 0060 00000000 		.word	DisplayBitPos
 1566 0064 00000000 		.word	CurIOVal
 1567              		.cfi_endproc
 1568              	.LFE145:
 1570              		.section	.rodata.ascii_to_display_lut,"a"
 1571              		.align	2
 1574              	ascii_to_display_lut:
 1575 0000 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
ARM GAS  C:\Temp\cc9sR3DL.s 			page 79


 1575      00000000 
 1575      00000000 
 1575      00
 1576 000d 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
 1576      00000000 
 1576      00000000 
 1576      00
 1577 001a 00000000 		.ascii	"\000\000\000\000\000\000\000\000\000\000\000\000\000"
 1577      00000000 
 1577      00000000 
 1577      00
 1578 0027 0000007F 		.ascii	"\000\000\000\177\000\000\004\000\000{`=|f^_h\177~\000"
 1578      00000400 
 1578      007B603D 
 1578      7C665E5F 
 1578      687F7E00 
 1579 003b 00001400 		.ascii	"\000\000\024\000-\030oW\033\000\037\017~g`qg\023IE{"
 1579      2D186F57 
 1579      1B001F0F 
 1579      7E676071 
 1579      67134945 
 1580 0050 2F2F055E 		.ascii	"//\005^\027sQ2gv=\033\000x\010\020\000UW\025u?\017~"
 1580      17735132 
 1580      67763D1B 
 1580      00780810 
 1580      00555715 
 1581 0068 47017147 		.ascii	"G\001qG\021IEU/n\005^\027sQ2gv=\000\000\000\034\000"
 1581      11494555 
 1581      2F6E055E 
 1581      17735132 
 1581      67763D00 
 1582 0080 00000000 		.space	128
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1582      00000000 
 1583              		.section	.rodata.DisplayBitPos,"a"
 1584              		.align	2
 1587              	DisplayBitPos:
 1588 0000 00000000 		.word	0
 1589 0004 07000000 		.word	7
 1590 0008 10000000 		.word	16
 1591 000c 17000000 		.word	23
 1592              		.section	.bss.CurIOVal,"aw",%nobits
 1593              		.align	2
 1596              	CurIOVal:
 1597 0000 00000000 		.space	4
 1598              		.global	XNUCLEO53L1A1_hi2c
 1599              		.section	.bss.XNUCLEO53L1A1_hi2c,"aw",%nobits
 1600              		.align	2
 1603              	XNUCLEO53L1A1_hi2c:
 1604 0000 00000000 		.space	84
 1604      00000000 
 1604      00000000 
 1604      00000000 
 1604      00000000 
 1605              		.text
ARM GAS  C:\Temp\cc9sR3DL.s 			page 80


 1606              	.Letext0:
 1607              		.file 3 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 1608              		.file 4 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 1609              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f411xe.h"
 1610              		.file 6 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for-
 1611              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1612              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1613              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1614              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1615              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1616              		.file 12 "c:\\users\\jessejabezarendse\\appdata\\roaming\\code\\user\\globalstorage\\bmd.stm32-for
 1617              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1618              		.file 14 "Core/Inc/X-NUCLEO-53L1A1.h"
 1619              		.file 15 "<built-in>"
ARM GAS  C:\Temp\cc9sR3DL.s 			page 81


DEFINED SYMBOLS
                            *ABS*:00000000 X-NUCLEO-53L1A1.c
  C:\Temp\cc9sR3DL.s:21     .text._I2cFailRecover:00000000 $t
  C:\Temp\cc9sR3DL.s:26     .text._I2cFailRecover:00000000 _I2cFailRecover
  C:\Temp\cc9sR3DL.s:247    .text._I2cFailRecover:00000114 $d
  C:\Temp\cc9sR3DL.s:254    .text._ExpanderRd:00000000 $t
  C:\Temp\cc9sR3DL.s:259    .text._ExpanderRd:00000000 _ExpanderRd
  C:\Temp\cc9sR3DL.s:337    .text._ExpanderRd:0000003c $d
  C:\Temp\cc9sR3DL.s:1603   .bss.XNUCLEO53L1A1_hi2c:00000000 XNUCLEO53L1A1_hi2c
  C:\Temp\cc9sR3DL.s:342    .text._ExpanderWR:00000000 $t
  C:\Temp\cc9sR3DL.s:347    .text._ExpanderWR:00000000 _ExpanderWR
  C:\Temp\cc9sR3DL.s:408    .text._ExpanderWR:00000030 $d
  C:\Temp\cc9sR3DL.s:413    .text._ExpandersSetAllIO:00000000 $t
  C:\Temp\cc9sR3DL.s:418    .text._ExpandersSetAllIO:00000000 _ExpandersSetAllIO
  C:\Temp\cc9sR3DL.s:463    .text._ExpandersSetAllIO:00000020 $d
  C:\Temp\cc9sR3DL.s:1596   .bss.CurIOVal:00000000 CurIOVal
  C:\Temp\cc9sR3DL.s:469    .text.XNUCLEO53L1A1_I2C1Configure:00000000 $t
  C:\Temp\cc9sR3DL.s:475    .text.XNUCLEO53L1A1_I2C1Configure:00000000 XNUCLEO53L1A1_I2C1Configure
  C:\Temp\cc9sR3DL.s:593    .text.XNUCLEO53L1A1_I2C1Configure:00000074 $d
  C:\Temp\cc9sR3DL.s:602    .text.XNUCLEO53L1A1_SetIntrStateId:00000000 $t
  C:\Temp\cc9sR3DL.s:608    .text.XNUCLEO53L1A1_SetIntrStateId:00000000 XNUCLEO53L1A1_SetIntrStateId
  C:\Temp\cc9sR3DL.s:769    .text.XNUCLEO53L1A1_SetIntrStateId:00000090 $d
  C:\Temp\cc9sR3DL.s:775    .text.XNUCLEO53L1A1_Init:00000000 $t
  C:\Temp\cc9sR3DL.s:781    .text.XNUCLEO53L1A1_Init:00000000 XNUCLEO53L1A1_Init
  C:\Temp\cc9sR3DL.s:919    .text.XNUCLEO53L1A1_Init:00000094 $d
  C:\Temp\cc9sR3DL.s:924    .text.XNUCLEO53L1A1_GetPB1:00000000 $t
  C:\Temp\cc9sR3DL.s:930    .text.XNUCLEO53L1A1_GetPB1:00000000 XNUCLEO53L1A1_GetPB1
  C:\Temp\cc9sR3DL.s:999    .text.XNUCLEO53L1A1_ResetId:00000000 $t
  C:\Temp\cc9sR3DL.s:1005   .text.XNUCLEO53L1A1_ResetId:00000000 XNUCLEO53L1A1_ResetId
  C:\Temp\cc9sR3DL.s:1145   .text.XNUCLEO53L1A1_ResetId:00000088 $d
  C:\Temp\cc9sR3DL.s:1152   .text.VL53L1A1_EXTI_IOConfigure:00000000 $t
  C:\Temp\cc9sR3DL.s:1158   .text.VL53L1A1_EXTI_IOConfigure:00000000 VL53L1A1_EXTI_IOConfigure
  C:\Temp\cc9sR3DL.s:1349   .text.VL53L1A1_EXTI_IOConfigure:000000cc $d
  C:\Temp\cc9sR3DL.s:1356   .text.VL53L1A1_EXTI_IOUnconfigure:00000000 $t
  C:\Temp\cc9sR3DL.s:1362   .text.VL53L1A1_EXTI_IOUnconfigure:00000000 VL53L1A1_EXTI_IOUnconfigure
  C:\Temp\cc9sR3DL.s:1442   .text.VL53L1A1_EXTI_IOUnconfigure:00000050 $d
  C:\Temp\cc9sR3DL.s:1449   .text.XNUCLEO53L1A1_SetDisplayString:00000000 $t
  C:\Temp\cc9sR3DL.s:1455   .text.XNUCLEO53L1A1_SetDisplayString:00000000 XNUCLEO53L1A1_SetDisplayString
  C:\Temp\cc9sR3DL.s:1564   .text.XNUCLEO53L1A1_SetDisplayString:0000005c $d
  C:\Temp\cc9sR3DL.s:1574   .rodata.ascii_to_display_lut:00000000 ascii_to_display_lut
  C:\Temp\cc9sR3DL.s:1587   .rodata.DisplayBitPos:00000000 DisplayBitPos
  C:\Temp\cc9sR3DL.s:1571   .rodata.ascii_to_display_lut:00000000 $d
  C:\Temp\cc9sR3DL.s:1584   .rodata.DisplayBitPos:00000000 $d
  C:\Temp\cc9sR3DL.s:1593   .bss.CurIOVal:00000000 $d
  C:\Temp\cc9sR3DL.s:1600   .bss.XNUCLEO53L1A1_hi2c:00000000 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_Delay
HAL_GPIO_ReadPin
HAL_I2C_Master_Transmit
HAL_I2C_Master_Receive
memcpy
HAL_I2C_Init
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
ARM GAS  C:\Temp\cc9sR3DL.s 			page 82


HAL_NVIC_SetPriority
HAL_GPIO_DeInit
