v 20150930 2
C 40000 40000 0 0 0 title-B.sym
C 40400 40100 1 0 0 gnd-1.sym
N 40500 40400 40500 50800 4
N 40500 46800 43800 46800 4
N 40500 48500 43800 48500 4
N 40500 50300 43800 50300 4
N 40900 45400 40900 46700 4
N 40900 46700 43100 46700 4
N 45500 46600 46200 46600 4
N 46200 46600 46200 47100 4
N 46200 47100 40900 47100 4
N 40900 47100 40900 48400 4
N 40900 48400 43100 48400 4
N 45500 48300 46200 48300 4
N 46200 48300 46200 48800 4
N 46200 48800 40900 48800 4
N 40900 48800 40900 50200 4
N 40900 50200 43100 50200 4
N 41100 40200 41100 50100 4
N 41100 46600 43100 46600 4
N 41100 48300 43100 48300 4
N 41100 50100 43100 50100 4
N 41300 40200 41300 50000 4
N 43100 46500 41300 46500 4
N 41300 48200 43100 48200 4
N 43100 50000 41300 50000 4
N 45500 50000 46800 50000 4
N 46800 40100 46800 50000 4
N 45500 48200 46800 48200 4
N 45500 46500 46800 46500 4
N 46500 41700 46500 50600 4
N 44700 46800 46500 46800 4
N 44700 48500 46500 48500 4
N 44700 50300 46500 50300 4
C 46300 50600 1 0 0 vcc-1.sym
C 43100 47200 1 0 0 MAX6969AWG.sym
{
T 45700 47750 5 7 0 0 0 0 1
footprint=21-0042B_24
T 43100 47200 5 10 1 1 0 0 1
refdes=U5
}
C 43100 45500 1 0 0 MAX6969AWG.sym
{
T 43100 45500 5 10 1 1 0 0 1
refdes=U4
}
C 43100 49000 1 0 0 MAX6969AWG.sym
{
T 43100 49000 5 10 1 1 0 0 1
refdes=U6
T 43100 49000 5 10 0 0 0 0 1
device=Driver
}
C 43100 43800 1 0 0 MAX6969AWG.sym
{
T 45700 44350 5 7 0 0 0 0 1
footprint=21-0042B_24
T 43100 43800 5 10 1 1 0 0 1
refdes=U3
}
N 40500 45100 43800 45100 4
N 40900 45400 46200 45400 4
N 46200 45400 46200 44900 4
N 46200 44900 45500 44900 4
N 44700 45100 46500 45100 4
N 45500 44800 46800 44800 4
N 43100 44800 41300 44800 4
N 43100 44900 41100 44900 4
C 43100 42100 1 0 0 MAX6969AWG.sym
{
T 43100 42100 5 10 1 1 0 0 1
refdes=U2
}
C 43100 40400 1 0 0 MAX6969AWG.sym
{
T 45700 40950 5 7 0 0 0 0 1
footprint=21-0042B_24
T 43100 40400 5 10 1 1 0 0 1
refdes=U1
}
N 43100 45000 40900 45000 4
N 40900 45000 40900 43700 4
N 40900 43700 46200 43700 4
N 46200 43700 46200 43200 4
N 46200 43200 45500 43200 4
N 43100 43300 40900 43300 4
N 40900 43300 40900 42000 4
N 40900 42000 46200 42000 4
N 46200 42000 46200 41500 4
N 46200 41500 45500 41500 4
N 43100 41600 40900 41600 4
N 40900 41600 40900 40200 4
N 40500 43400 43800 43400 4
N 40500 41700 43800 41700 4
N 44700 43400 46500 43400 4
N 44700 41700 46500 41700 4
N 45500 43100 46800 43100 4
N 45500 41400 46800 41400 4
N 43100 43100 41300 43100 4
N 43100 43200 41100 43200 4
N 43100 41500 41100 41500 4
N 43100 41400 41300 41400 4
C 43100 41400 1 180 0 out-1.sym
{
T 43100 41100 5 10 0 0 180 0 1
device=OUTPUT
T 43100 41400 5 10 0 0 0 0 1
net=out1-0:1
}
C 43100 41300 1 180 0 out-1.sym
{
T 43100 41000 5 10 0 0 180 0 1
device=OUTPUT
T 43100 41300 5 10 0 0 0 0 1
net=out1-1:1
}
C 43100 41200 1 180 0 out-1.sym
{
T 43100 40900 5 10 0 0 180 0 1
device=OUTPUT
T 43100 41200 5 10 0 0 0 0 1
net=out1-2:1
}
C 43100 40900 1 180 0 out-1.sym
{
T 43100 40600 5 10 0 0 180 0 1
device=OUTPUT
T 43100 40900 5 10 0 0 0 0 1
net=out1-5:1
}
C 43100 41100 1 180 0 out-1.sym
{
T 43100 40800 5 10 0 0 180 0 1
device=OUTPUT
T 43100 41100 5 10 0 0 0 0 1
net=out1-3:1
}
C 43100 41000 1 180 0 out-1.sym
{
T 43100 40700 5 10 0 0 180 0 1
device=OUTPUT
T 43100 41000 5 10 0 0 0 0 1
net=out1-4:1
}
C 43100 40800 1 180 0 out-1.sym
{
T 43100 40500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 40800 5 10 0 0 0 0 1
net=out1-6:1
}
C 43100 40700 1 180 0 out-1.sym
{
T 43100 40400 5 10 0 0 180 0 1
device=OUTPUT
T 43100 40700 5 10 0 0 0 0 1
net=out1-7:1
}
C 45500 41400 1 180 1 out-1.sym
{
T 45500 41100 5 10 0 0 180 6 1
device=OUTPUT
T 45500 41400 5 10 0 0 0 6 1
net=out1-15:1
}
C 45500 41300 1 180 1 out-1.sym
{
T 45500 41000 5 10 0 0 180 6 1
device=OUTPUT
T 45500 41300 5 10 0 0 0 6 1
net=out1-14:1
}
C 45500 41200 1 180 1 out-1.sym
{
T 45500 40900 5 10 0 0 180 6 1
device=OUTPUT
T 45500 41200 5 10 0 0 0 6 1
net=out1-13:1
}
C 45500 40900 1 180 1 out-1.sym
{
T 45500 40600 5 10 0 0 180 6 1
device=OUTPUT
T 45500 40900 5 10 0 0 0 6 1
net=out1-10:1
}
C 45500 41000 1 180 1 out-1.sym
{
T 45500 40700 5 10 0 0 180 6 1
device=OUTPUT
T 45500 41000 5 10 0 0 0 6 1
net=out1-11:1
}
C 45500 41100 1 180 1 out-1.sym
{
T 45500 40800 5 10 0 0 180 6 1
device=OUTPUT
T 45500 41100 5 10 0 0 0 6 1
net=out1-12:1
}
C 45500 40800 1 180 1 out-1.sym
{
T 45500 40500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 40800 5 10 0 0 0 6 1
net=out1-9:1
}
C 45500 40700 1 180 1 out-1.sym
{
T 45500 40400 5 10 0 0 180 6 1
device=OUTPUT
T 45500 40700 5 10 0 0 0 6 1
net=out1-8:1
}
C 43100 43100 1 180 0 out-1.sym
{
T 43100 42800 5 10 0 0 180 0 1
device=OUTPUT
T 43100 43100 5 10 0 0 0 0 1
net=out2-0:1
}
C 43100 43000 1 180 0 out-1.sym
{
T 43100 42700 5 10 0 0 180 0 1
device=OUTPUT
T 43100 43000 5 10 0 0 0 0 1
net=out2-1:1
}
C 43100 42900 1 180 0 out-1.sym
{
T 43100 42600 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42900 5 10 0 0 0 0 1
net=out2-2:1
}
C 43100 42600 1 180 0 out-1.sym
{
T 43100 42300 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42600 5 10 0 0 0 0 1
net=out2-5:1
}
C 43100 42800 1 180 0 out-1.sym
{
T 43100 42500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42800 5 10 0 0 0 0 1
net=out2-3:1
}
C 43100 42700 1 180 0 out-1.sym
{
T 43100 42400 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42700 5 10 0 0 0 0 1
net=out2-4:1
}
C 43100 42500 1 180 0 out-1.sym
{
T 43100 42200 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42500 5 10 0 0 0 0 1
net=out2-6:1
}
C 43100 42400 1 180 0 out-1.sym
{
T 43100 42100 5 10 0 0 180 0 1
device=OUTPUT
T 43100 42400 5 10 0 0 0 0 1
net=out2-7:1
}
C 45500 43100 1 180 1 out-1.sym
{
T 45500 42800 5 10 0 0 180 6 1
device=OUTPUT
T 45500 43100 5 10 0 0 0 6 1
net=out2-15:1
}
C 45500 43000 1 180 1 out-1.sym
{
T 45500 42700 5 10 0 0 180 6 1
device=OUTPUT
T 45500 43000 5 10 0 0 0 6 1
net=out2-14:1
}
C 45500 42900 1 180 1 out-1.sym
{
T 45500 42600 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42900 5 10 0 0 0 6 1
net=out2-13:1
}
C 45500 42800 1 180 1 out-1.sym
{
T 45500 42500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42800 5 10 0 0 0 6 1
net=out2-12:1
}
C 45500 42700 1 180 1 out-1.sym
{
T 45500 42400 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42700 5 10 0 0 0 6 1
net=out2-11:1
}
C 45500 42600 1 180 1 out-1.sym
{
T 45500 42300 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42600 5 10 0 0 0 6 1
net=out2-10:1
}
C 45500 42500 1 180 1 out-1.sym
{
T 45500 42200 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42500 5 10 0 0 0 6 1
net=out2-9:1
}
C 45500 42400 1 180 1 out-1.sym
{
T 45500 42100 5 10 0 0 180 6 1
device=OUTPUT
T 45500 42400 5 10 0 0 0 6 1
net=out2-8:1
}
C 43100 44800 1 180 0 out-1.sym
{
T 43100 44500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44800 5 10 0 0 0 0 1
net=out3-0:1
}
C 43100 44700 1 180 0 out-1.sym
{
T 43100 44400 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44700 5 10 0 0 0 0 1
net=out3-1:1
}
C 43100 44600 1 180 0 out-1.sym
{
T 43100 44300 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44600 5 10 0 0 0 0 1
net=out3-2:1
}
C 43100 44300 1 180 0 out-1.sym
{
T 43100 44000 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44300 5 10 0 0 0 0 1
net=out3-5:1
}
C 43100 44500 1 180 0 out-1.sym
{
T 43100 44200 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44500 5 10 0 0 0 0 1
net=out3-3:1
}
C 43100 44400 1 180 0 out-1.sym
{
T 43100 44100 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44400 5 10 0 0 0 0 1
net=out3-4:1
}
C 43100 44200 1 180 0 out-1.sym
{
T 43100 43900 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44200 5 10 0 0 0 0 1
net=out3-6:1
}
C 43100 44100 1 180 0 out-1.sym
{
T 43100 43800 5 10 0 0 180 0 1
device=OUTPUT
T 43100 44100 5 10 0 0 0 0 1
net=out3-7:1
}
C 45500 44800 1 180 1 out-1.sym
{
T 45500 44500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44800 5 10 0 0 0 6 1
net=out3-15:1
}
C 45500 44700 1 180 1 out-1.sym
{
T 45500 44400 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44700 5 10 0 0 0 6 1
net=out3-14:1
}
C 45500 44600 1 180 1 out-1.sym
{
T 45500 44300 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44600 5 10 0 0 0 6 1
net=out3-13:1
}
C 45500 44500 1 180 1 out-1.sym
{
T 45500 44200 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44500 5 10 0 0 0 6 1
net=out3-12:1
}
C 45500 44400 1 180 1 out-1.sym
{
T 45500 44100 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44400 5 10 0 0 0 6 1
net=out3-11:1
}
C 45500 44300 1 180 1 out-1.sym
{
T 45500 44000 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44300 5 10 0 0 0 6 1
net=out3-10:1
}
C 45500 44200 1 180 1 out-1.sym
{
T 45500 43900 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44200 5 10 0 0 0 6 1
net=out3-9:1
}
C 45500 44100 1 180 1 out-1.sym
{
T 45500 43800 5 10 0 0 180 6 1
device=OUTPUT
T 45500 44100 5 10 0 0 0 6 1
net=out3-8:1
}
C 43100 46500 1 180 0 out-1.sym
{
T 43100 46200 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46500 5 10 0 0 0 0 1
net=out4-0:1
}
C 43100 46400 1 180 0 out-1.sym
{
T 43100 46100 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46400 5 10 0 0 0 0 1
net=out4-1:1
}
C 43100 46300 1 180 0 out-1.sym
{
T 43100 46000 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46300 5 10 0 0 0 0 1
net=out4-2:1
}
C 43100 46000 1 180 0 out-1.sym
{
T 43100 45700 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46000 5 10 0 0 0 0 1
net=out4-5:1
}
C 43100 46200 1 180 0 out-1.sym
{
T 43100 45900 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46200 5 10 0 0 0 0 1
net=out4-3:1
}
C 43100 46100 1 180 0 out-1.sym
{
T 43100 45800 5 10 0 0 180 0 1
device=OUTPUT
T 43100 46100 5 10 0 0 0 0 1
net=out4-4:1
}
C 43100 45900 1 180 0 out-1.sym
{
T 43100 45600 5 10 0 0 180 0 1
device=OUTPUT
T 43100 45900 5 10 0 0 0 0 1
net=out4-6:1
}
C 43100 45800 1 180 0 out-1.sym
{
T 43100 45500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 45800 5 10 0 0 0 0 1
net=out4-7:1
}
C 45500 46500 1 180 1 out-1.sym
{
T 45500 46200 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46500 5 10 0 0 0 6 1
net=out4-15:1
}
C 45500 46400 1 180 1 out-1.sym
{
T 45500 46100 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46400 5 10 0 0 0 6 1
net=out4-14:1
}
C 45500 46300 1 180 1 out-1.sym
{
T 45500 46000 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46300 5 10 0 0 0 6 1
net=out4-13:1
}
C 45500 46200 1 180 1 out-1.sym
{
T 45500 45900 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46200 5 10 0 0 0 6 1
net=out4-12:1
}
C 45500 46100 1 180 1 out-1.sym
{
T 45500 45800 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46100 5 10 0 0 0 6 1
net=out4-11:1
}
C 45500 46000 1 180 1 out-1.sym
{
T 45500 45700 5 10 0 0 180 6 1
device=OUTPUT
T 45500 46000 5 10 0 0 0 6 1
net=out4-10:1
}
C 45500 45900 1 180 1 out-1.sym
{
T 45500 45600 5 10 0 0 180 6 1
device=OUTPUT
T 45500 45900 5 10 0 0 0 6 1
net=out4-9:1
}
C 45500 45800 1 180 1 out-1.sym
{
T 45500 45500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 45800 5 10 0 0 0 6 1
net=out4-8:1
}
C 43100 48200 1 180 0 out-1.sym
{
T 43100 47900 5 10 0 0 180 0 1
device=OUTPUT
T 43100 48200 5 10 0 0 0 0 1
net=out5-0:1
}
C 43100 48100 1 180 0 out-1.sym
{
T 43100 47800 5 10 0 0 180 0 1
device=OUTPUT
T 43100 48100 5 10 0 0 0 0 1
net=out5-1:1
}
C 43100 48000 1 180 0 out-1.sym
{
T 43100 47700 5 10 0 0 180 0 1
device=OUTPUT
T 43100 48000 5 10 0 0 0 0 1
net=out5-2:1
}
C 43100 47700 1 180 0 out-1.sym
{
T 43100 47400 5 10 0 0 180 0 1
device=OUTPUT
T 43100 47700 5 10 0 0 0 0 1
net=out5-5:1
}
C 43100 47900 1 180 0 out-1.sym
{
T 43100 47600 5 10 0 0 180 0 1
device=OUTPUT
T 43100 47900 5 10 0 0 0 0 1
net=out5-3:1
}
C 43100 47800 1 180 0 out-1.sym
{
T 43100 47500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 47800 5 10 0 0 0 0 1
net=out5-4:1
}
C 43100 47600 1 180 0 out-1.sym
{
T 43100 47300 5 10 0 0 180 0 1
device=OUTPUT
T 43100 47600 5 10 0 0 0 0 1
net=out5-6:1
}
C 43100 47500 1 180 0 out-1.sym
{
T 43100 47200 5 10 0 0 180 0 1
device=OUTPUT
T 43100 47500 5 10 0 0 0 0 1
net=out5-7:1
}
C 45500 48200 1 180 1 out-1.sym
{
T 45500 47900 5 10 0 0 180 6 1
device=OUTPUT
T 45500 48200 5 10 0 0 0 6 1
net=out5-15:1
}
C 45500 48100 1 180 1 out-1.sym
{
T 45500 47800 5 10 0 0 180 6 1
device=OUTPUT
T 45500 48100 5 10 0 0 0 6 1
net=out5-14:1
}
C 45500 48000 1 180 1 out-1.sym
{
T 45500 47700 5 10 0 0 180 6 1
device=OUTPUT
T 45500 48000 5 10 0 0 0 6 1
net=out5-13:1
}
C 45500 47900 1 180 1 out-1.sym
{
T 45500 47600 5 10 0 0 180 6 1
device=OUTPUT
T 45500 47900 5 10 0 0 0 6 1
net=out5-12:1
}
C 45500 47800 1 180 1 out-1.sym
{
T 45500 47500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 47800 5 10 0 0 0 6 1
net=out5-11:1
}
C 45500 47700 1 180 1 out-1.sym
{
T 45500 47400 5 10 0 0 180 6 1
device=OUTPUT
T 45500 47700 5 10 0 0 0 6 1
net=out5-10:1
}
C 45500 47600 1 180 1 out-1.sym
{
T 45500 47300 5 10 0 0 180 6 1
device=OUTPUT
T 45500 47600 5 10 0 0 0 6 1
net=out5-9:1
}
C 45500 47500 1 180 1 out-1.sym
{
T 45500 47200 5 10 0 0 180 6 1
device=OUTPUT
T 45500 47500 5 10 0 0 0 6 1
net=out5-8:1
}
C 43100 50000 1 180 0 out-1.sym
{
T 43100 49700 5 10 0 0 180 0 1
device=OUTPUT
T 43100 50000 5 10 0 0 0 0 1
net=out6-0:1
}
C 43100 49900 1 180 0 out-1.sym
{
T 43100 49600 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49900 5 10 0 0 0 0 1
net=out6-1:1
}
C 43100 49800 1 180 0 out-1.sym
{
T 43100 49500 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49800 5 10 0 0 0 0 1
net=out6-2:1
}
C 43100 49500 1 180 0 out-1.sym
{
T 43100 49200 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49500 5 10 0 0 0 0 1
net=out6-5:1
}
C 43100 49700 1 180 0 out-1.sym
{
T 43100 49400 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49700 5 10 0 0 0 0 1
net=out6-3:1
}
C 43100 49600 1 180 0 out-1.sym
{
T 43100 49300 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49600 5 10 0 0 0 0 1
net=out6-4:1
}
C 43100 49400 1 180 0 out-1.sym
{
T 43100 49100 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49400 5 10 0 0 0 0 1
net=out6-6:1
}
C 43100 49300 1 180 0 out-1.sym
{
T 43100 49000 5 10 0 0 180 0 1
device=OUTPUT
T 43100 49300 5 10 0 0 0 0 1
net=out6-7:1
}
C 45500 50000 1 180 1 out-1.sym
{
T 45500 49700 5 10 0 0 180 6 1
device=OUTPUT
T 45500 50000 5 10 0 0 0 6 1
net=out6-15:1
}
C 45500 49900 1 180 1 out-1.sym
{
T 45500 49600 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49900 5 10 0 0 0 6 1
net=out6-14:1
}
C 45500 49800 1 180 1 out-1.sym
{
T 45500 49500 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49800 5 10 0 0 0 6 1
net=out6-13:1
}
C 45500 49700 1 180 1 out-1.sym
{
T 45500 49400 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49700 5 10 0 0 0 6 1
net=out6-12:1
}
C 45500 49600 1 180 1 out-1.sym
{
T 45500 49300 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49600 5 10 0 0 0 6 1
net=out6-11:1
}
C 45500 49500 1 180 1 out-1.sym
{
T 45500 49200 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49500 5 10 0 0 0 6 1
net=out6-10:1
}
C 45500 49400 1 180 1 out-1.sym
{
T 45500 49100 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49400 5 10 0 0 0 6 1
net=out6-9:1
}
C 45500 49300 1 180 1 out-1.sym
{
T 45500 49000 5 10 0 0 180 6 1
device=OUTPUT
T 45500 49300 5 10 0 0 0 6 1
net=out6-8:1
}
C 41000 39600 1 90 0 in-1.sym
{
T 40700 39600 5 10 0 0 90 0 1
device=INPUT
T 40900 39200 5 10 1 1 90 0 1
net=DIN:1
}
C 41200 39600 1 90 0 in-1.sym
{
T 40900 39600 5 10 0 0 90 0 1
device=INPUT
T 41100 39200 5 10 1 1 90 0 1
net=CLK:1
}
C 41400 39600 1 90 0 in-1.sym
{
T 41100 39600 5 10 0 0 90 0 1
device=INPUT
T 41300 39200 5 10 1 1 90 0 1
net=LE:1
}
C 41800 50900 1 180 0 resistor-2.sym
{
T 41400 50550 5 10 0 0 180 0 1
device=RESISTOR
T 41600 50600 5 10 1 1 180 0 1
refdes=R6
T 41800 50900 5 10 0 0 180 0 1
value=360
}
C 41800 48700 1 180 0 resistor-2.sym
{
T 41400 48350 5 10 0 0 180 0 1
device=RESISTOR
T 41600 48400 5 10 1 1 180 0 1
refdes=R5
T 41800 48700 5 10 0 0 180 0 1
value=360
T 41800 48700 5 10 0 0 180 0 1
footprint=1206
}
C 41800 47000 1 180 0 resistor-2.sym
{
T 41400 46650 5 10 0 0 180 0 1
device=RESISTOR
T 41600 46700 5 10 1 1 180 0 1
refdes=R4
T 41800 47000 5 10 0 0 180 0 1
value=360
}
C 41800 45300 1 180 0 resistor-2.sym
{
T 41400 44950 5 10 0 0 180 0 1
device=RESISTOR
T 41600 45000 5 10 1 1 180 0 1
refdes=R3
T 41800 45300 5 10 0 0 180 0 1
value=360
T 41800 45300 5 10 0 0 180 0 1
footprint=1206
}
C 41800 43600 1 180 0 resistor-2.sym
{
T 41400 43250 5 10 0 0 180 0 1
device=RESISTOR
T 41600 43300 5 10 1 1 180 0 1
refdes=R2
T 41800 43600 5 10 0 0 180 0 1
value=360
}
C 41800 41900 1 180 0 resistor-2.sym
{
T 41400 41550 5 10 0 0 180 0 1
device=RESISTOR
T 41600 41600 5 10 1 1 180 0 1
refdes=R1
T 41800 41900 5 10 0 0 180 0 1
value=360
T 41800 41900 5 10 0 0 180 0 1
footprint=1206
}
N 40900 41800 40500 41800 4
N 40900 43500 40500 43500 4
N 45500 43300 45700 43300 4
N 45700 43300 45700 43500 4
N 45700 43500 41800 43500 4
N 45500 41600 45700 41600 4
N 45700 41600 45700 41800 4
N 45700 41800 41800 41800 4
N 40900 45200 40500 45200 4
N 45500 45000 45700 45000 4
N 45700 45000 45700 45200 4
N 45700 45200 41800 45200 4
N 45500 46700 45700 46700 4
N 45700 46700 45700 46900 4
N 45700 46900 41800 46900 4
N 40900 46900 40500 46900 4
N 40900 48600 40500 48600 4
N 45500 48400 45700 48400 4
N 45700 48400 45700 48600 4
N 45700 48600 41800 48600 4
N 45500 50200 45700 50200 4
N 45700 50200 45700 50800 4
N 45700 50800 41800 50800 4
N 40900 50800 40500 50800 4
C 43800 50100 1 0 0 capacitor-1.sym
{
T 44000 50800 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 50600 5 10 1 1 0 0 1
refdes=C6
T 44000 51000 5 10 0 0 0 0 1
symversion=0.1
T 44000 49900 5 10 1 1 0 0 1
value=100uF
}
C 43800 48300 1 0 0 capacitor-1.sym
{
T 44000 49000 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 48800 5 10 1 1 0 0 1
refdes=C5
T 44000 49200 5 10 0 0 0 0 1
symversion=0.1
T 44000 48100 5 10 1 1 0 0 1
value=100uF
T 43800 48300 5 10 0 0 0 0 1
footprint=1206
}
C 43800 46600 1 0 0 capacitor-1.sym
{
T 44000 47300 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 47100 5 10 1 1 0 0 1
refdes=C4
T 44000 47500 5 10 0 0 0 0 1
symversion=0.1
T 44000 46400 5 10 1 1 0 0 1
value=100uF
}
C 43800 44900 1 0 0 capacitor-1.sym
{
T 44000 45600 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 45400 5 10 1 1 0 0 1
refdes=C3
T 44000 45800 5 10 0 0 0 0 1
symversion=0.1
T 44000 44700 5 10 1 1 0 0 1
value=100uF
T 43800 44900 5 10 0 0 0 0 1
footprint=1206
}
C 43800 43200 1 0 0 capacitor-1.sym
{
T 44000 43900 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 43700 5 10 1 1 0 0 1
refdes=C2
T 44000 44100 5 10 0 0 0 0 1
symversion=0.1
T 44000 43000 5 10 1 1 0 0 1
value=100uF
}
C 43800 41500 1 0 0 capacitor-1.sym
{
T 44000 42200 5 10 0 0 0 0 1
device=CAPACITOR
T 44000 42000 5 10 1 1 0 0 1
refdes=C1
T 44000 42400 5 10 0 0 0 0 1
symversion=0.1
T 44000 41300 5 10 1 1 0 0 1
value=100uF
T 43800 41500 5 10 0 0 0 0 1
footprint=1206
}
C 46700 39800 1 0 0 gnd-1.sym
C 54700 42300 1 0 0 con_2x32.sym
{
T 54900 55550 5 10 1 1 0 0 1
refdes=CONN2
T 54900 55200 5 8 1 1 0 0 1
footprint=pin-header-2x32-dil
T 54900 55350 5 10 1 1 0 0 1
value=XXX
}
C 49900 53500 1 180 0 io-1.sym
{
T 49700 52900 5 10 0 0 180 0 1
device=none
T 49000 53500 5 10 1 1 180 0 1
net=out1-7:1
T 48300 53500 5 10 1 1 0 0 1
comment=LED 1
}
C 50900 53300 1 0 0 io-1.sym
{
T 51100 53900 5 10 0 0 0 0 1
device=none
T 51800 53300 5 10 1 1 0 0 1
net=out1-6:1
}
C 49900 53100 1 180 0 io-1.sym
{
T 49700 52500 5 10 0 0 180 0 1
device=none
T 49000 53100 5 10 1 1 180 0 1
net=out1-5:1
}
C 50900 52900 1 0 0 io-1.sym
{
T 51100 53500 5 10 0 0 0 0 1
device=none
T 51800 52900 5 10 1 1 0 0 1
net=out1-4:1
}
C 49900 52700 1 180 0 io-1.sym
{
T 49700 52100 5 10 0 0 180 0 1
device=none
T 49000 52700 5 10 1 1 180 0 1
net=out1-3:1
}
C 50900 52500 1 0 0 io-1.sym
{
T 51100 53100 5 10 0 0 0 0 1
device=none
T 51800 52500 5 10 1 1 0 0 1
net=out1-2:1
}
C 49900 52300 1 180 0 io-1.sym
{
T 49700 51700 5 10 0 0 180 0 1
device=none
T 49000 52300 5 10 1 1 180 0 1
net=out1-1:1
}
C 50900 52100 1 0 0 io-1.sym
{
T 51100 52700 5 10 0 0 0 0 1
device=none
T 51800 52100 5 10 1 1 0 0 1
net=out1-0:1
}
C 49900 51900 1 180 0 io-1.sym
{
T 49700 51300 5 10 0 0 180 0 1
device=none
T 49000 52000 5 10 1 1 180 0 1
net=out1-8:1
}
C 50900 51700 1 0 0 io-1.sym
{
T 51100 52300 5 10 0 0 0 0 1
device=none
T 51800 51600 5 10 1 1 0 0 1
net=out1-9:1
}
C 49900 51500 1 180 0 io-1.sym
{
T 49700 50900 5 10 0 0 180 0 1
device=none
T 49000 51600 5 10 1 1 180 0 1
net=out1-10:1
}
C 50900 51300 1 0 0 io-1.sym
{
T 51100 51900 5 10 0 0 0 0 1
device=none
T 51800 51200 5 10 1 1 0 0 1
net=out1-11:1
}
C 49900 51100 1 180 0 io-1.sym
{
T 49700 50500 5 10 0 0 180 0 1
device=none
T 49000 51200 5 10 1 1 180 0 1
net=out1-12:1
}
C 50900 50900 1 0 0 io-1.sym
{
T 51100 51500 5 10 0 0 0 0 1
device=none
T 51800 50800 5 10 1 1 0 0 1
net=out1-13:1
}
C 49900 50700 1 180 0 io-1.sym
{
T 49700 50100 5 10 0 0 180 0 1
device=none
T 49000 50800 5 10 1 1 180 0 1
net=out1-14:1
}
C 50900 50500 1 0 0 io-1.sym
{
T 51100 51100 5 10 0 0 0 0 1
device=none
T 51800 50400 5 10 1 1 0 0 1
net=out1-15:1
}
C 51200 42500 1 90 0 gnd-1.sym
C 51200 42900 1 90 0 gnd-1.sym
C 54500 43000 1 270 0 gnd-1.sym
C 54500 42600 1 270 0 gnd-1.sym
C 51200 43300 1 90 0 gnd-1.sym
C 51200 43700 1 90 0 gnd-1.sym
C 54500 43400 1 270 0 gnd-1.sym
C 54500 43800 1 270 0 gnd-1.sym
C 49900 50300 1 180 0 io-1.sym
{
T 49700 49700 5 10 0 0 180 0 1
device=none
T 49000 50100 5 10 1 1 180 0 1
net=out3-7:1
T 48300 50200 5 10 1 1 0 0 1
comment=LED 33
}
C 49900 49900 1 180 0 io-1.sym
{
T 49700 49300 5 10 0 0 180 0 1
device=none
T 49000 49700 5 10 1 1 180 0 1
net=out3-5:1
}
C 49900 49500 1 180 0 io-1.sym
{
T 49700 48900 5 10 0 0 180 0 1
device=none
T 49000 49300 5 10 1 1 180 0 1
net=out3-3:1
}
C 49900 49100 1 180 0 io-1.sym
{
T 49700 48500 5 10 0 0 180 0 1
device=none
T 49000 48900 5 10 1 1 180 0 1
net=out3-1:1
}
C 50900 48900 1 0 0 io-1.sym
{
T 51100 49500 5 10 0 0 0 0 1
device=none
T 51800 49100 5 10 1 1 0 0 1
net=out3-0:1
}
C 50900 49300 1 0 0 io-1.sym
{
T 51100 49900 5 10 0 0 0 0 1
device=none
T 51800 49500 5 10 1 1 0 0 1
net=out3-2:1
}
C 50900 49700 1 0 0 io-1.sym
{
T 51100 50300 5 10 0 0 0 0 1
device=none
T 51800 49900 5 10 1 1 0 0 1
net=out3-4:1
}
C 50900 50100 1 0 0 io-1.sym
{
T 51100 50700 5 10 0 0 0 0 1
device=none
T 51800 50300 5 10 1 1 0 0 1
net=out3-6:1
}
C 49900 48700 1 180 0 io-1.sym
{
T 49700 48100 5 10 0 0 180 0 1
device=none
T 49000 48500 5 10 1 1 180 0 1
net=out3-8:1
T 48400 48500 5 10 1 1 0 0 1
comment=LED 41
}
C 49900 48300 1 180 0 io-1.sym
{
T 49700 47700 5 10 0 0 180 0 1
device=none
T 49000 48100 5 10 1 1 180 0 1
net=out3-10:1
}
C 49900 47900 1 180 0 io-1.sym
{
T 49700 47300 5 10 0 0 180 0 1
device=none
T 49000 47700 5 10 1 1 180 0 1
net=out3-12:1
}
C 49900 47500 1 180 0 io-1.sym
{
T 49700 46900 5 10 0 0 180 0 1
device=none
T 49000 47300 5 10 1 1 180 0 1
net=out3-14:1
}
C 50900 47300 1 0 0 io-1.sym
{
T 51100 47900 5 10 0 0 0 0 1
device=none
T 51800 47500 5 10 1 1 0 0 1
net=out3-15:1
}
C 50900 47700 1 0 0 io-1.sym
{
T 51100 48300 5 10 0 0 0 0 1
device=none
T 51800 47900 5 10 1 1 0 0 1
net=out3-13:1
}
C 50900 48100 1 0 0 io-1.sym
{
T 51100 48700 5 10 0 0 0 0 1
device=none
T 51800 48300 5 10 1 1 0 0 1
net=out3-11:1
}
C 50900 48500 1 0 0 io-1.sym
{
T 51100 49100 5 10 0 0 0 0 1
device=none
T 51800 48700 5 10 1 1 0 0 1
net=out3-9:1
}
C 49900 47100 1 180 0 io-1.sym
{
T 49700 46500 5 10 0 0 180 0 1
device=none
T 49000 46900 5 10 1 1 180 0 1
net=out5-7:1
T 48300 46900 5 10 1 1 0 0 1
comment=LED 65
}
C 49900 46700 1 180 0 io-1.sym
{
T 49700 46100 5 10 0 0 180 0 1
device=none
T 49000 46500 5 10 1 1 180 0 1
net=out5-5:1
}
C 49900 46300 1 180 0 io-1.sym
{
T 49700 45700 5 10 0 0 180 0 1
device=none
T 49000 46100 5 10 1 1 180 0 1
net=out5-3:1
}
C 49900 45900 1 180 0 io-1.sym
{
T 49700 45300 5 10 0 0 180 0 1
device=none
T 49000 45700 5 10 1 1 180 0 1
net=out5-1:1
}
C 50900 45700 1 0 0 io-1.sym
{
T 51100 46300 5 10 0 0 0 0 1
device=none
T 51800 45900 5 10 1 1 0 0 1
net=out5-0:1
}
C 50900 46100 1 0 0 io-1.sym
{
T 51100 46700 5 10 0 0 0 0 1
device=none
T 51800 46300 5 10 1 1 0 0 1
net=out5-2:1
}
C 50900 46500 1 0 0 io-1.sym
{
T 51100 47100 5 10 0 0 0 0 1
device=none
T 51800 46700 5 10 1 1 0 0 1
net=out5-4:1
}
C 50900 46900 1 0 0 io-1.sym
{
T 51100 47500 5 10 0 0 0 0 1
device=none
T 51800 47100 5 10 1 1 0 0 1
net=out5-6:1
}
C 49900 45500 1 180 0 io-1.sym
{
T 49700 44900 5 10 0 0 180 0 1
device=none
T 49000 45300 5 10 1 1 180 0 1
net=out5-8:1
T 48300 45300 5 10 1 1 0 0 1
comment=LED 73
}
C 49900 45100 1 180 0 io-1.sym
{
T 49700 44500 5 10 0 0 180 0 1
device=none
T 49000 44900 5 10 1 1 180 0 1
net=out5-10:1
}
C 49900 44700 1 180 0 io-1.sym
{
T 49700 44100 5 10 0 0 180 0 1
device=none
T 49000 44500 5 10 1 1 180 0 1
net=out5-12:1
}
C 49900 44300 1 180 0 io-1.sym
{
T 49700 43700 5 10 0 0 180 0 1
device=none
T 49000 44100 5 10 1 1 180 0 1
net=out5-14:1
}
C 50900 44100 1 0 0 io-1.sym
{
T 51100 44700 5 10 0 0 0 0 1
device=none
T 51800 44300 5 10 1 1 0 0 1
net=out5-15:1
}
C 50900 44500 1 0 0 io-1.sym
{
T 51100 45100 5 10 0 0 0 0 1
device=none
T 51800 44700 5 10 1 1 0 0 1
net=out5-13:1
}
C 50900 44900 1 0 0 io-1.sym
{
T 51100 45500 5 10 0 0 0 0 1
device=none
T 51800 45100 5 10 1 1 0 0 1
net=out5-11:1
}
C 50900 45300 1 0 0 io-1.sym
{
T 51100 45900 5 10 0 0 0 0 1
device=none
T 51800 45500 5 10 1 1 0 0 1
net=out5-9:1
}
C 49800 42400 1 0 0 con_2x32.sym
{
T 50000 55650 5 10 1 1 0 0 1
refdes=CONN1
T 50000 55300 5 8 1 1 0 0 1
footprint=pin-header-2x32-dil
T 50000 55450 5 10 1 1 0 0 1
value=XXX
}
C 50900 55200 1 270 0 vcc-1.sym
C 50900 54800 1 270 0 vcc-1.sym
C 50900 54400 1 270 0 vcc-1.sym
C 50900 54000 1 270 0 vcc-1.sym
C 49900 53600 1 90 0 vcc-1.sym
C 49900 54000 1 90 0 vcc-1.sym
C 49900 54400 1 90 0 vcc-1.sym
C 49900 54800 1 90 0 vcc-1.sym
C 54800 54700 1 90 0 vcc-1.sym
C 54800 53500 1 90 0 vcc-1.sym
C 54800 53900 1 90 0 vcc-1.sym
C 54800 54300 1 90 0 vcc-1.sym
C 55800 55100 1 270 0 vcc-1.sym
C 55800 54700 1 270 0 vcc-1.sym
C 55800 54300 1 270 0 vcc-1.sym
C 55800 53900 1 270 0 vcc-1.sym
C 55800 53200 1 0 0 io-1.sym
{
T 56000 53800 5 10 0 0 0 0 1
device=none
T 56700 53400 5 10 1 1 0 0 1
net=out2-3:1
T 56700 53200 5 10 1 1 0 0 1
comment=LED 20
}
C 55800 52800 1 0 0 io-1.sym
{
T 56000 53400 5 10 0 0 0 0 1
device=none
T 56700 53000 5 10 1 1 0 0 1
net=out2-1:1
T 56700 52800 5 10 1 1 0 0 1
comment=LED 18
}
C 54800 53400 1 180 0 io-1.sym
{
T 54600 52800 5 10 0 0 180 0 1
device=none
T 53900 53200 5 10 1 1 180 0 1
net=out2-2:1
}
C 54800 53000 1 180 0 io-1.sym
{
T 54600 52400 5 10 0 0 180 0 1
device=none
T 53900 52800 5 10 1 1 180 0 1
net=out2-0:1
}
C 55800 52400 1 0 0 io-1.sym
{
T 56000 53000 5 10 0 0 0 0 1
device=none
T 56700 52600 5 10 1 1 0 0 1
net=out2-7:1
T 56700 52400 5 10 1 1 0 0 1
comment=LED 24
}
C 55800 52000 1 0 0 io-1.sym
{
T 56000 52600 5 10 0 0 0 0 1
device=none
T 56700 52200 5 10 1 1 0 0 1
net=out2-5:1
T 56700 52000 5 10 1 1 0 0 1
comment=LED 22
}
C 55800 51600 1 0 0 io-1.sym
{
T 56000 52200 5 10 0 0 0 0 1
device=none
T 56700 51800 5 10 1 1 0 0 1
net=out2-11:1
T 56700 51600 5 10 1 1 0 0 1
comment=LED 28
}
C 55800 51200 1 0 0 io-1.sym
{
T 56000 51800 5 10 0 0 0 0 1
device=none
T 56700 51400 5 10 1 1 0 0 1
net=out2-9:1
T 56700 51200 5 10 1 1 0 0 1
comment=LED 26
}
C 55800 50800 1 0 0 io-1.sym
{
T 56000 51400 5 10 0 0 0 0 1
device=none
T 56700 51000 5 10 1 1 0 0 1
net=out2-15:1
T 56700 50800 5 10 1 1 0 0 1
comment=LED 32
}
C 55800 50400 1 0 0 io-1.sym
{
T 56000 51000 5 10 0 0 0 0 1
device=none
T 56700 50600 5 10 1 1 0 0 1
net=out2-13:1
T 56700 50400 5 10 1 1 0 0 1
comment=LED 30
}
C 55800 50000 1 0 0 io-1.sym
{
T 56000 50600 5 10 0 0 0 0 1
device=none
T 56700 50200 5 10 1 1 0 0 1
net=out4-3:1
T 56700 50000 5 10 1 1 0 0 1
comment=LED 52
}
C 55800 48400 1 0 0 io-1.sym
{
T 56000 49000 5 10 0 0 0 0 1
device=none
T 56800 48600 5 10 1 1 0 0 1
net=out4-11:1
T 56700 48400 5 10 1 1 0 0 1
comment=LED 60
}
C 55800 46800 1 0 0 io-1.sym
{
T 56000 47400 5 10 0 0 0 0 1
device=none
T 56700 47000 5 10 1 1 0 0 1
net=out6-3:1
T 56700 46800 5 10 1 1 0 0 1
comment=LED 84
}
C 55800 45200 1 0 0 io-1.sym
{
T 56000 45800 5 10 0 0 0 0 1
device=none
T 56700 45400 5 10 1 1 0 0 1
net=out6-11:1
T 56700 45200 5 10 1 1 0 0 1
comment=LED 92
}
C 55800 44800 1 0 0 io-1.sym
{
T 56000 45400 5 10 0 0 0 0 1
device=none
T 56700 45000 5 10 1 1 0 0 1
net=out6-9:1
T 56700 44800 5 10 1 1 0 0 1
comment=LED 90
}
C 55800 44400 1 0 0 io-1.sym
{
T 56000 45000 5 10 0 0 0 0 1
device=none
T 56700 44600 5 10 1 1 0 0 1
net=out6-15:1
T 56700 44400 5 10 1 1 0 0 1
comment=LED 96
}
C 55800 44000 1 0 0 io-1.sym
{
T 56000 44600 5 10 0 0 0 0 1
device=none
T 56700 44200 5 10 1 1 0 0 1
net=out6-13:1
T 56700 44000 5 10 1 1 0 0 1
comment=LED 94
}
C 55800 46400 1 0 0 io-1.sym
{
T 56000 47000 5 10 0 0 0 0 1
device=none
T 56700 46600 5 10 1 1 0 0 1
net=out6-1:1
T 56700 46400 5 10 1 1 0 0 1
comment=LED 82
}
C 55800 46000 1 0 0 io-1.sym
{
T 56000 46600 5 10 0 0 0 0 1
device=none
T 56700 46200 5 10 1 1 0 0 1
net=out6-7:1
T 56700 46000 5 10 1 1 0 0 1
comment=LED 88
}
C 55800 45600 1 0 0 io-1.sym
{
T 56000 46200 5 10 0 0 0 0 1
device=none
T 56700 45800 5 10 1 1 0 0 1
net=out6-5:1
T 56700 45600 5 10 1 1 0 0 1
comment=LED 86
}
C 55800 49600 1 0 0 io-1.sym
{
T 56000 50200 5 10 0 0 0 0 1
device=none
T 56700 49800 5 10 1 1 0 0 1
net=out4-1:1
T 56700 49600 5 10 1 1 0 0 1
comment=LED 50
}
C 55800 49200 1 0 0 io-1.sym
{
T 56000 49800 5 10 0 0 0 0 1
device=none
T 56700 49400 5 10 1 1 0 0 1
net=out4-7:1
T 56700 49200 5 10 1 1 0 0 1
comment=LED 56
}
C 55800 48800 1 0 0 io-1.sym
{
T 56000 49400 5 10 0 0 0 0 1
device=none
T 56700 49000 5 10 1 1 0 0 1
net=out4-5:1
T 56700 48800 5 10 1 1 0 0 1
comment=LED 54
}
C 55800 48000 1 0 0 io-1.sym
{
T 56000 48600 5 10 0 0 0 0 1
device=none
T 56800 48200 5 10 1 1 0 0 1
net=out4-9:1
T 56700 48000 5 10 1 1 0 0 1
comment=LED 58
}
C 55800 47600 1 0 0 io-1.sym
{
T 56000 48200 5 10 0 0 0 0 1
device=none
T 56800 47800 5 10 1 1 0 0 1
net=out4-15:1
T 56700 47600 5 10 1 1 0 0 1
comment=LED 64
}
C 55800 47200 1 0 0 io-1.sym
{
T 56000 47800 5 10 0 0 0 0 1
device=none
T 56800 47400 5 10 1 1 0 0 1
net=out4-13:1
T 56700 47200 5 10 1 1 0 0 1
comment=LED 62
}
C 54800 52600 1 180 0 io-1.sym
{
T 54600 52000 5 10 0 0 180 0 1
device=none
T 53900 52400 5 10 1 1 180 0 1
net=out2-6:1
}
C 54800 52200 1 180 0 io-1.sym
{
T 54600 51600 5 10 0 0 180 0 1
device=none
T 53900 52000 5 10 1 1 180 0 1
net=out2-4:1
}
C 54800 51800 1 180 0 io-1.sym
{
T 54600 51200 5 10 0 0 180 0 1
device=none
T 53900 51600 5 10 1 1 180 0 1
net=out2-10:1
}
C 54800 51400 1 180 0 io-1.sym
{
T 54600 50800 5 10 0 0 180 0 1
device=none
T 53900 51200 5 10 1 1 180 0 1
net=out2-8:1
}
C 54800 51000 1 180 0 io-1.sym
{
T 54600 50400 5 10 0 0 180 0 1
device=none
T 53900 50800 5 10 1 1 180 0 1
net=out2-14:1
}
C 54800 50600 1 180 0 io-1.sym
{
T 54600 50000 5 10 0 0 180 0 1
device=none
T 53900 50400 5 10 1 1 180 0 1
net=out2-12:1
}
C 54800 50200 1 180 0 io-1.sym
{
T 54600 49600 5 10 0 0 180 0 1
device=none
T 53900 50000 5 10 1 1 180 0 1
net=out4-2:1
}
C 54800 49800 1 180 0 io-1.sym
{
T 54600 49200 5 10 0 0 180 0 1
device=none
T 53900 49600 5 10 1 1 180 0 1
net=out4-0:1
}
C 54800 49400 1 180 0 io-1.sym
{
T 54600 48800 5 10 0 0 180 0 1
device=none
T 53900 49200 5 10 1 1 180 0 1
net=out4-6:1
}
C 54800 49000 1 180 0 io-1.sym
{
T 54600 48400 5 10 0 0 180 0 1
device=none
T 53900 48800 5 10 1 1 180 0 1
net=out4-4:1
}
C 54800 48600 1 180 0 io-1.sym
{
T 54600 48000 5 10 0 0 180 0 1
device=none
T 53800 48400 5 10 1 1 180 0 1
net=out4-10:1
}
C 54800 48200 1 180 0 io-1.sym
{
T 54600 47600 5 10 0 0 180 0 1
device=none
T 53800 48000 5 10 1 1 180 0 1
net=out4-8:1
}
C 54800 47800 1 180 0 io-1.sym
{
T 54600 47200 5 10 0 0 180 0 1
device=none
T 53800 47600 5 10 1 1 180 0 1
net=out4-14:1
}
C 54800 47400 1 180 0 io-1.sym
{
T 54600 46800 5 10 0 0 180 0 1
device=none
T 53800 47200 5 10 1 1 180 0 1
net=out4-12:1
}
C 54800 47000 1 180 0 io-1.sym
{
T 54600 46400 5 10 0 0 180 0 1
device=none
T 53900 46800 5 10 1 1 180 0 1
net=out6-2:1
}
C 54800 46600 1 180 0 io-1.sym
{
T 54600 46000 5 10 0 0 180 0 1
device=none
T 53900 46400 5 10 1 1 180 0 1
net=out6-0:1
}
C 54800 46200 1 180 0 io-1.sym
{
T 54600 45600 5 10 0 0 180 0 1
device=none
T 53900 46000 5 10 1 1 180 0 1
net=out6-6:1
}
C 54800 45800 1 180 0 io-1.sym
{
T 54600 45200 5 10 0 0 180 0 1
device=none
T 53900 45600 5 10 1 1 180 0 1
net=out6-4:1
}
C 54800 45400 1 180 0 io-1.sym
{
T 54600 44800 5 10 0 0 180 0 1
device=none
T 53900 45200 5 10 1 1 180 0 1
net=out6-10:1
}
C 54800 45000 1 180 0 io-1.sym
{
T 54600 44400 5 10 0 0 180 0 1
device=none
T 53900 44800 5 10 1 1 180 0 1
net=out6-8:1
}
C 54800 44600 1 180 0 io-1.sym
{
T 54600 44000 5 10 0 0 180 0 1
device=none
T 53900 44400 5 10 1 1 180 0 1
net=out6-14:1
}
C 54800 44200 1 180 0 io-1.sym
{
T 54600 43600 5 10 0 0 180 0 1
device=none
T 53900 44000 5 10 1 1 180 0 1
net=out6-12:1
}
C 55800 43900 1 270 0 5V-plus-1.sym
C 55800 43500 1 270 0 5V-plus-1.sym
C 55800 43100 1 270 0 5V-plus-1.sym
C 55800 42700 1 270 0 5V-plus-1.sym
C 49900 43600 1 90 0 5V-plus-1.sym
C 49900 43200 1 90 0 5V-plus-1.sym
C 49900 42400 1 90 0 5V-plus-1.sym
C 49900 42800 1 90 0 5V-plus-1.sym
