=====
SETUP
-8.265
10.009
1.744
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
n308_s2
8.337
8.886
n233_s22
8.888
9.437
n233_s21
9.439
10.009
fsm_next_state_0_s0
10.009
=====
SETUP
-7.574
9.318
1.744
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_0_s1
6.501
6.733
n308_s4
8.253
8.802
n230_s13
8.947
9.318
fsm_next_state_1_s0
9.318
=====
SETUP
-7.319
9.063
1.744
clk_ibuf
0.000
4.230
spi_master_inst/fsm_state_1_s0
6.501
6.733
spi_master_inst/n97_s1
7.260
7.830
spi_master_inst/current_bit_sample_s0
9.063
=====
SETUP
-7.127
8.870
1.744
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_0_s3
6.501
6.733
spi_master_inst/n106_s26
8.083
8.653
spi_master_inst/n106_s23
8.653
8.758
spi_master_inst/n106_s21
8.758
8.863
spi_master_inst/current_bit_sample_s0
8.870
=====
SETUP
-6.184
9.388
3.205
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_2_s1
6.501
6.733
spi_master_inst/n96_s1
7.167
7.737
spi_master_inst/spi_mosi_s1
9.388
=====
SETUP
-5.897
7.641
1.744
clk_ibuf
0.000
4.230
fsm_state_1_s0
6.501
6.733
n227_s5
7.179
7.641
fsm_next_state_2_s0
7.641
=====
SETUP
-4.826
8.438
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_1_s1
6.501
6.733
spi_master_inst/n155_s1
7.145
7.715
spi_master_inst/input_register_7_s0
8.438
=====
SETUP
-4.269
7.881
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_2_s1
6.501
6.733
spi_master_inst/n159_s1
7.167
7.737
spi_master_inst/input_register_5_s0
7.881
=====
SETUP
-4.269
7.881
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_2_s1
6.501
6.733
spi_master_inst/n161_s1
7.167
7.737
spi_master_inst/input_register_4_s0
7.881
=====
SETUP
-4.247
7.859
3.612
clk_ibuf
0.000
4.230
spi_master_inst/current_bit_index_1_s1
6.501
6.733
spi_master_inst/n157_s1
7.145
7.715
spi_master_inst/input_register_6_s0
7.859
=====
SETUP
2.270
9.345
11.615
spi_master_inst/input_register_6_s0
8.496
8.728
spi_master_inst/rx_data_reg_6_s0
9.345
=====
SETUP
2.270
9.345
11.615
spi_master_inst/input_register_4_s0
8.496
8.728
spi_master_inst/rx_data_reg_4_s0
9.345
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_7_s0
8.496
8.728
spi_master_inst/rx_data_reg_7_s0
9.268
=====
SETUP
2.347
9.268
11.615
spi_master_inst/input_register_5_s0
8.496
8.728
spi_master_inst/rx_data_reg_5_s0
9.268
=====
SETUP
3.172
3.628
6.800
spi_master_inst/rx_data_reg_7_s0
3.628
=====
SETUP
3.172
3.628
6.800
spi_master_inst/rx_data_reg_6_s0
3.628
=====
SETUP
3.172
3.628
6.800
spi_master_inst/rx_data_reg_5_s0
3.628
=====
SETUP
3.172
3.628
6.800
spi_master_inst/rx_data_reg_4_s0
3.628
=====
SETUP
4.215
7.400
11.615
fsm_next_state_0_s0
6.628
6.860
fsm_state_0_s0
7.400
=====
SETUP
4.215
7.400
11.615
fsm_next_state_1_s0
6.628
6.860
fsm_state_1_s0
7.400
=====
SETUP
4.215
7.400
11.615
fsm_next_state_2_s0
6.628
6.860
fsm_state_2_s0
7.400
=====
SETUP
5.556
7.647
13.203
spi_master_inst/current_bit_sample_s0
6.628
6.860
spi_master_inst/spi_mosi_s1
7.647
=====
SETUP
32.810
10.694
43.503
clk_ibuf
0.000
4.230
theta_16_s0
6.501
6.733
cordic_inst/theta_i_d[16]_s3
8.141
8.594
cordic_inst/u_cordic/[0].U/n192_1_s
9.660
9.696
cordic_inst/u_cordic/[0].U/n191_1_s
9.696
9.731
cordic_inst/u_cordic/[0].U/n190_1_s
9.731
9.766
cordic_inst/u_cordic/[0].U/n189_1_s
9.766
9.801
cordic_inst/u_cordic/[0].U/n188_1_s
9.801
9.836
cordic_inst/u_cordic/[0].U/n187_1_s
9.836
9.872
cordic_inst/u_cordic/[0].U/n186_1_s
9.872
9.907
cordic_inst/u_cordic/[0].U/n185_1_s
9.907
9.942
cordic_inst/u_cordic/[0].U/n184_1_s
9.942
9.977
cordic_inst/u_cordic/[0].U/n183_1_s
9.977
10.012
cordic_inst/u_cordic/[0].U/n182_1_s
10.012
10.048
cordic_inst/u_cordic/[0].U/n181_1_s
10.048
10.083
cordic_inst/u_cordic/[0].U/n180_1_s
10.083
10.118
cordic_inst/u_cordic/[0].U/n179_1_s
10.118
10.153
cordic_inst/u_cordic/[0].U/n178_1_s
10.153
10.188
cordic_inst/u_cordic/[0].U/n177_1_s
10.188
10.224
cordic_inst/u_cordic/[0].U/n176_1_s
10.224
10.694
cordic_inst/u_cordic/[0].U/x_1_16_s0
10.694
=====
SETUP
32.845
10.658
43.503
clk_ibuf
0.000
4.230
theta_16_s0
6.501
6.733
cordic_inst/theta_i_d[16]_s3
8.141
8.594
cordic_inst/u_cordic/[0].U/n192_1_s
9.660
9.696
cordic_inst/u_cordic/[0].U/n191_1_s
9.696
9.731
cordic_inst/u_cordic/[0].U/n190_1_s
9.731
9.766
cordic_inst/u_cordic/[0].U/n189_1_s
9.766
9.801
cordic_inst/u_cordic/[0].U/n188_1_s
9.801
9.836
cordic_inst/u_cordic/[0].U/n187_1_s
9.836
9.872
cordic_inst/u_cordic/[0].U/n186_1_s
9.872
9.907
cordic_inst/u_cordic/[0].U/n185_1_s
9.907
9.942
cordic_inst/u_cordic/[0].U/n184_1_s
9.942
9.977
cordic_inst/u_cordic/[0].U/n183_1_s
9.977
10.012
cordic_inst/u_cordic/[0].U/n182_1_s
10.012
10.048
cordic_inst/u_cordic/[0].U/n181_1_s
10.048
10.083
cordic_inst/u_cordic/[0].U/n180_1_s
10.083
10.118
cordic_inst/u_cordic/[0].U/n179_1_s
10.118
10.153
cordic_inst/u_cordic/[0].U/n178_1_s
10.153
10.188
cordic_inst/u_cordic/[0].U/n177_1_s
10.188
10.658
cordic_inst/u_cordic/[0].U/x_1_15_s0
10.658
=====
SETUP
32.880
10.623
43.503
clk_ibuf
0.000
4.230
theta_16_s0
6.501
6.733
cordic_inst/theta_i_d[16]_s3
8.141
8.594
cordic_inst/u_cordic/[0].U/n192_1_s
9.660
9.696
cordic_inst/u_cordic/[0].U/n191_1_s
9.696
9.731
cordic_inst/u_cordic/[0].U/n190_1_s
9.731
9.766
cordic_inst/u_cordic/[0].U/n189_1_s
9.766
9.801
cordic_inst/u_cordic/[0].U/n188_1_s
9.801
9.836
cordic_inst/u_cordic/[0].U/n187_1_s
9.836
9.872
cordic_inst/u_cordic/[0].U/n186_1_s
9.872
9.907
cordic_inst/u_cordic/[0].U/n185_1_s
9.907
9.942
cordic_inst/u_cordic/[0].U/n184_1_s
9.942
9.977
cordic_inst/u_cordic/[0].U/n183_1_s
9.977
10.012
cordic_inst/u_cordic/[0].U/n182_1_s
10.012
10.048
cordic_inst/u_cordic/[0].U/n181_1_s
10.048
10.083
cordic_inst/u_cordic/[0].U/n180_1_s
10.083
10.118
cordic_inst/u_cordic/[0].U/n179_1_s
10.118
10.153
cordic_inst/u_cordic/[0].U/n178_1_s
10.153
10.623
cordic_inst/u_cordic/[0].U/x_1_14_s0
10.623
=====
HOLD
-2.817
6.680
9.498
fsm_next_state_0_s0
6.125
6.326
fsm_state_0_s0
6.680
=====
HOLD
-2.817
6.680
9.498
fsm_next_state_1_s0
6.125
6.326
fsm_state_1_s0
6.680
=====
HOLD
-2.817
6.680
9.498
fsm_next_state_2_s0
6.125
6.326
fsm_state_2_s0
6.680
=====
HOLD
-2.205
2.477
4.682
spi_master_inst/rx_data_reg_7_s0
2.477
=====
HOLD
-2.205
2.477
4.682
spi_master_inst/rx_data_reg_6_s0
2.477
=====
HOLD
-2.205
2.477
4.682
spi_master_inst/rx_data_reg_5_s0
2.477
=====
HOLD
-2.205
2.477
4.682
spi_master_inst/rx_data_reg_4_s0
2.477
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_7_s0
7.341
7.542
spi_master_inst/rx_data_reg_7_s0
7.895
=====
HOLD
-1.602
7.895
9.498
spi_master_inst/input_register_5_s0
7.341
7.542
spi_master_inst/rx_data_reg_5_s0
7.895
=====
HOLD
-1.597
7.901
9.498
spi_master_inst/input_register_6_s0
7.341
7.543
spi_master_inst/rx_data_reg_6_s0
7.901
=====
HOLD
-1.597
7.901
9.498
spi_master_inst/input_register_4_s0
7.341
7.543
spi_master_inst/rx_data_reg_4_s0
7.901
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_tx_inst/current_bit_s4
4.638
4.840
uart_tx_inst/n271_s4
4.842
5.074
uart_tx_inst/current_bit_s4
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_tx_inst/cycle_counter_2_s0
4.638
4.840
uart_tx_inst/n234_s
4.842
5.074
uart_tx_inst/cycle_counter_2_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_tx_inst/cycle_counter_6_s0
4.638
4.840
uart_tx_inst/n230_s
4.842
5.074
uart_tx_inst/cycle_counter_6_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_tx_inst/bit_counter_3_s0
4.638
4.840
uart_tx_inst/n186_s0
4.842
5.074
uart_tx_inst/bit_counter_3_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clk_source_s1
4.638
4.840
spi_master_inst/n77_s2
4.842
5.074
spi_master_inst/spi_clk_source_s1
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
spi_master_inst/spi_clock_timer_reg_8_s0
4.638
4.840
spi_master_inst/n16_s
4.842
5.074
spi_master_inst/spi_clock_timer_reg_8_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_buffer_0_s2
4.638
4.840
n552_s10
4.842
5.074
uart_buffer_0_s2
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_buffer_4_s2
4.638
4.840
n536_s4
4.842
5.074
uart_buffer_4_s2
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
uart_buffer_7_s2
4.638
4.840
n538_s3
4.842
5.074
uart_buffer_7_s2
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_0_s0
4.638
4.840
n61_s2
4.842
5.074
ms_timer_reg_0_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_3_s0
4.638
4.840
n58_s
4.842
5.074
ms_timer_reg_3_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_7_s0
4.638
4.840
n54_s
4.842
5.074
ms_timer_reg_7_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_9_s0
4.638
4.840
n52_s
4.842
5.074
ms_timer_reg_9_s0
5.074
=====
HOLD
0.425
5.074
4.649
clk_ibuf
0.000
3.126
ms_timer_reg_13_s0
4.638
4.840
n48_s
4.842
5.074
ms_timer_reg_13_s0
5.074
