#! /home/iverilog/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-518-g94d9d1951)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 3;
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\altera\iverilog\home\iverilog\lib\ivl\v2009.vpi";
S_000001fb41b8dc80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001fb41b8de10 .scope module, "FSMprob_test" "FSMprob_test" 3 5;
 .timescale -3 -3;
v000001fb41a8e4c0_0 .net "Xh", 0 0, L_000001fb41a2b760;  1 drivers
v000001fb41a8ce40_0 .net "Yh", 0 0, L_000001fb41a8e9b0;  1 drivers
v000001fb41a8da20_0 .var "clk", 0 0;
v000001fb41a8c6c0_0 .net/2u "i", 0 0, L_000001fb41a8cee0;  1 drivers
v000001fb41a8c800_0 .net/2u "j", 0 0, L_000001fb41a8cbc0;  1 drivers
v000001fb41a8d480_0 .net "ok_flag", 0 0, v000001fb41a2d8e0_0;  1 drivers
v000001fb41a8d0c0_0 .var "rst_l", 0 0;
v000001fb41a8d160_0 .var "st_prob", 0 0;
v000001fb41a8d700_0 .net "x", 0 0, v000001fb41a2eec0_0;  1 drivers
v000001fb41a8dd40_0 .net "y", 0 0, v000001fb41a2d700_0;  1 drivers
L_000001fb41a8cee0 .cast/2 1, v000001fb41a8dfc0_0;
L_000001fb41a8cbc0 .cast/2 1, v000001fb41a8cd00_0;
S_000001fb41b8dfa0 .scope begin, "TEST" "TEST" 3 17, 3 17 0, S_000001fb41b8de10;
 .timescale -3 -3;
S_000001fb41a1ade0 .scope module, "dut" "FSMprob" 3 10, 4 7 0, S_000001fb41b8de10;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_l";
    .port_info 2 /INPUT 1 "i";
    .port_info 3 /INPUT 1 "j";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
    .port_info 6 /OUTPUT 1 "ok_flag";
enum000001fb41a1f6a0 .enum4 (2)
   "A" 2'b00,
   "B" 2'b01,
   "C" 2'b10,
   "D" 2'b11
 ;
v000001fb41a2db60_0 .net "clk", 0 0, v000001fb41a8da20_0;  1 drivers
v000001fb41a2d660_0 .net/2u "i", 0 0, L_000001fb41a8cee0;  alias, 1 drivers
v000001fb41a2dc00_0 .net/2u "j", 0 0, L_000001fb41a8cbc0;  alias, 1 drivers
v000001fb41a2de80_0 .var "next_state", 1 0;
v000001fb41a2d8e0_0 .var "ok_flag", 0 0;
v000001fb41a2e240_0 .net "rst_l", 0 0, v000001fb41a8d0c0_0;  1 drivers
v000001fb41a2e560_0 .var "state", 1 0;
v000001fb41a2eec0_0 .var "x", 0 0;
v000001fb41a2d700_0 .var "y", 0 0;
E_000001fb41a37a00 .event anyedge, v000001fb41a2e560_0, v000001fb41a2d660_0, v000001fb41a2dc00_0;
E_000001fb41a37780/0 .event negedge, v000001fb41a2e240_0;
E_000001fb41a37780/1 .event posedge, v000001fb41a2db60_0;
E_000001fb41a37780 .event/or E_000001fb41a37780/0, E_000001fb41a37780/1;
S_000001fb41a1b020 .scope module, "dut_h" "FSMprob_hardway" 3 11, 5 6 0, S_000001fb41b8de10;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_l";
    .port_info 2 /INPUT 1 "i";
    .port_info 3 /INPUT 1 "j";
    .port_info 4 /OUTPUT 1 "x";
    .port_info 5 /OUTPUT 1 "y";
L_000001fb41a2c100 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2bfb0 .functor NOT 1, v000001fb41a2f0a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2c250 .functor AND 1, L_000001fb41a2c100, L_000001fb41a2bfb0, C4<1>, C4<1>;
L_000001fb41a2bca0 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2b8b0 .functor NOT 1, L_000001fb41a8cee0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2c480 .functor AND 1, L_000001fb41a2bca0, L_000001fb41a2b8b0, C4<1>, C4<1>;
L_000001fb41a2bf40 .functor NOT 1, L_000001fb41a8cbc0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2b6f0 .functor AND 1, L_000001fb41a2c480, L_000001fb41a2bf40, C4<1>, C4<1>;
L_000001fb41a2c2c0 .functor OR 1, L_000001fb41a2c250, L_000001fb41a2b6f0, C4<0>, C4<0>;
L_000001fb41a2bd10 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2b680 .functor AND 1, L_000001fb41a2bd10, L_000001fb41a8cee0, C4<1>, C4<1>;
L_000001fb41a2c330 .functor NOT 1, L_000001fb41a8cbc0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2ba00 .functor AND 1, L_000001fb41a2b680, L_000001fb41a2c330, C4<1>, C4<1>;
L_000001fb41a2b920 .functor OR 1, L_000001fb41a2c2c0, L_000001fb41a2ba00, C4<0>, C4<0>;
L_000001fb41a2bd80 .functor NOT 1, L_000001fb41a8cee0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2c020 .functor AND 1, v000001fb41a2d2a0_0, L_000001fb41a2bd80, C4<1>, C4<1>;
L_000001fb41a2bdf0 .functor AND 1, L_000001fb41a2c020, L_000001fb41a8cbc0, C4<1>, C4<1>;
L_000001fb41a2b760 .functor OR 1, L_000001fb41a2b920, L_000001fb41a2bdf0, C4<0>, C4<0>;
L_000001fb41a2c3a0 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2c4f0 .functor AND 1, L_000001fb41a8cee0, L_000001fb41a2c3a0, C4<1>, C4<1>;
L_000001fb41a2b990 .functor NOT 1, v000001fb41a2f0a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2ba70 .functor AND 1, L_000001fb41a2c4f0, L_000001fb41a2b990, C4<1>, C4<1>;
L_000001fb41a2bae0 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a2c170 .functor AND 1, L_000001fb41a2bae0, L_000001fb41a8cee0, C4<1>, C4<1>;
L_000001fb41a2bb50 .functor AND 1, L_000001fb41a2c170, L_000001fb41a8cbc0, C4<1>, C4<1>;
L_000001fb41a2bbc0 .functor OR 1, L_000001fb41a2ba70, L_000001fb41a2bb50, C4<0>, C4<0>;
L_000001fb41a2be60 .functor NOT 1, v000001fb41a2d2a0_0, C4<0>, C4<0>, C4<0>;
L_000001fb41a16290 .functor AND 1, L_000001fb41a2be60, v000001fb41a2f0a0_0, C4<1>, C4<1>;
L_000001fb41a16450 .functor NOT 1, L_000001fb41a8cee0, C4<0>, C4<0>, C4<0>;
L_000001fb41a8f120 .functor AND 1, L_000001fb41a16290, L_000001fb41a16450, C4<1>, C4<1>;
L_000001fb41a8e780 .functor AND 1, L_000001fb41a8f120, L_000001fb41a8cbc0, C4<1>, C4<1>;
L_000001fb41a8e9b0 .functor OR 1, L_000001fb41a2bbc0, L_000001fb41a8e780, C4<0>, C4<0>;
v000001fb41a2e600_0 .net *"_ivl_0", 0 0, L_000001fb41a2c100;  1 drivers
v000001fb41a2dd40_0 .net *"_ivl_10", 0 0, L_000001fb41a2c480;  1 drivers
v000001fb41a2e9c0_0 .net/2u *"_ivl_12", 0 0, L_000001fb41a2bf40;  1 drivers
v000001fb41a2ed80_0 .net *"_ivl_14", 0 0, L_000001fb41a2b6f0;  1 drivers
v000001fb41a2e920_0 .net *"_ivl_16", 0 0, L_000001fb41a2c2c0;  1 drivers
v000001fb41a2d980_0 .net *"_ivl_18", 0 0, L_000001fb41a2bd10;  1 drivers
v000001fb41a2ee20_0 .net *"_ivl_2", 0 0, L_000001fb41a2bfb0;  1 drivers
v000001fb41a2dca0_0 .net *"_ivl_20", 0 0, L_000001fb41a2b680;  1 drivers
v000001fb41a2e7e0_0 .net/2u *"_ivl_22", 0 0, L_000001fb41a2c330;  1 drivers
v000001fb41a2d7a0_0 .net *"_ivl_24", 0 0, L_000001fb41a2ba00;  1 drivers
v000001fb41a2dac0_0 .net *"_ivl_26", 0 0, L_000001fb41a2b920;  1 drivers
v000001fb41a2dde0_0 .net/2u *"_ivl_28", 0 0, L_000001fb41a2bd80;  1 drivers
v000001fb41a2e2e0_0 .net *"_ivl_30", 0 0, L_000001fb41a2c020;  1 drivers
v000001fb41a2e380_0 .net *"_ivl_32", 0 0, L_000001fb41a2bdf0;  1 drivers
v000001fb41a2e420_0 .net *"_ivl_36", 0 0, L_000001fb41a2c3a0;  1 drivers
v000001fb41a2ef60_0 .net *"_ivl_38", 0 0, L_000001fb41a2c4f0;  1 drivers
v000001fb41a2df20_0 .net *"_ivl_4", 0 0, L_000001fb41a2c250;  1 drivers
v000001fb41a2dfc0_0 .net *"_ivl_40", 0 0, L_000001fb41a2b990;  1 drivers
v000001fb41a2e1a0_0 .net *"_ivl_42", 0 0, L_000001fb41a2ba70;  1 drivers
v000001fb41a2d340_0 .net *"_ivl_44", 0 0, L_000001fb41a2bae0;  1 drivers
v000001fb41a2e060_0 .net *"_ivl_46", 0 0, L_000001fb41a2c170;  1 drivers
v000001fb41a2e100_0 .net *"_ivl_48", 0 0, L_000001fb41a2bb50;  1 drivers
v000001fb41a2e4c0_0 .net *"_ivl_50", 0 0, L_000001fb41a2bbc0;  1 drivers
v000001fb41a2e6a0_0 .net *"_ivl_52", 0 0, L_000001fb41a2be60;  1 drivers
v000001fb41a2e740_0 .net *"_ivl_54", 0 0, L_000001fb41a16290;  1 drivers
v000001fb41a2d3e0_0 .net/2u *"_ivl_56", 0 0, L_000001fb41a16450;  1 drivers
v000001fb41a2e880_0 .net *"_ivl_58", 0 0, L_000001fb41a8f120;  1 drivers
v000001fb41a2ea60_0 .net *"_ivl_6", 0 0, L_000001fb41a2bca0;  1 drivers
v000001fb41a2eb00_0 .net *"_ivl_60", 0 0, L_000001fb41a8e780;  1 drivers
v000001fb41a2eba0_0 .net/2u *"_ivl_8", 0 0, L_000001fb41a2b8b0;  1 drivers
v000001fb41a2ec40_0 .net "clk", 0 0, v000001fb41a8da20_0;  alias, 1 drivers
v000001fb41a2f000_0 .net/2u "i", 0 0, L_000001fb41a8cee0;  alias, 1 drivers
v000001fb41a2ece0_0 .net/2u "j", 0 0, L_000001fb41a8cbc0;  alias, 1 drivers
v000001fb41a2d2a0_0 .var "q0", 0 0;
v000001fb41a2f0a0_0 .var "q1", 0 0;
v000001fb41a2f140_0 .net "rst_l", 0 0, v000001fb41a8d0c0_0;  alias, 1 drivers
v000001fb41a2d480_0 .net "x", 0 0, L_000001fb41a2b760;  alias, 1 drivers
v000001fb41a2d520_0 .net "y", 0 0, L_000001fb41a8e9b0;  alias, 1 drivers
S_000001fb419d69b0 .scope module, "tb" "FSMprob_tb" 3 12, 3 30 0, S_000001fb41b8de10;
 .timescale -3 -3;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "i";
    .port_info 2 /OUTPUT 1 "j";
v000001fb41a27ae0_0 .net "clk", 0 0, v000001fb41a8da20_0;  alias, 1 drivers
v000001fb41a8dfc0_0 .var "i", 0 0;
v000001fb41a8cd00_0 .var "j", 0 0;
S_000001fb41a34390 .scope begin, "TB" "TB" 3 33, 3 33 0, S_000001fb419d69b0;
 .timescale -3 -3;
E_000001fb41a375c0 .event posedge, v000001fb41a2db60_0;
    .scope S_000001fb41a1ade0;
T_0 ;
    %wait E_000001fb41a37780;
    %load/vec4 v000001fb41a2e240_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001fb41a2e560_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001fb41a2de80_0;
    %assign/vec4 v000001fb41a2e560_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001fb41a1ade0;
T_1 ;
Ewait_0 .event/or E_000001fb41a37a00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001fb41a2e560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
    %jmp T_1.5;
T_1.1 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
    %jmp T_1.5;
T_1.2 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
    %jmp T_1.11;
T_1.10 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.13, 8;
T_1.12 ; End of true expr.
    %pushi/vec4 3, 0, 2;
    %jmp/0 T_1.13, 8;
 ; End of false expr.
    %blend;
T_1.13;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
T_1.11 ;
    %jmp T_1.5;
T_1.3 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
    %jmp T_1.15;
T_1.14 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.16, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_1.17, 8;
T_1.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_1.17, 8;
 ; End of false expr.
    %blend;
T_1.17;
    %store/vec4 v000001fb41a2de80_0, 0, 2;
T_1.15 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001fb41a1ade0;
T_2 ;
Ewait_1 .event/or E_000001fb41a37a00, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001fb41a2e560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb41a2d8e0_0, 0, 1;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.6, 8;
    %pushi/vec4 3, 0, 2;
    %jmp/1 T_2.7, 8;
T_2.6 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_2.7, 8;
 ; End of false expr.
    %blend;
T_2.7;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
    %jmp T_2.5;
T_2.1 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.8, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_2.9, 8;
T_2.8 ; End of true expr.
    %pushi/vec4 2, 0, 2;
    %jmp/0 T_2.9, 8;
 ; End of false expr.
    %blend;
T_2.9;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.10, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.12, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.13, 8;
T_2.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.13, 8;
 ; End of false expr.
    %blend;
T_2.13;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
T_2.11 ;
    %jmp T_2.5;
T_2.3 ;
    %load/vec4 v000001fb41a2d660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v000001fb41a2dc00_0;
    %flag_set/vec4 8;
    %jmp/0 T_2.16, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_2.17, 8;
T_2.16 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_2.17, 8;
 ; End of false expr.
    %blend;
T_2.17;
    %split/vec4 1;
    %store/vec4 v000001fb41a2d700_0, 0, 1;
    %store/vec4 v000001fb41a2eec0_0, 0, 1;
T_2.15 ;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001fb41a1b020;
T_3 ;
    %wait E_000001fb41a37780;
    %load/vec4 v000001fb41a2f140_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a2f0a0_0, 0;
    %assign/vec4 v000001fb41a2d2a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001fb41a2d2a0_0;
    %load/vec4 v000001fb41a2f0a0_0;
    %or;
    %load/vec4 v000001fb41a2f000_0;
    %load/vec4 v000001fb41a2ece0_0;
    %or;
    %and;
    %load/vec4 v000001fb41a2d2a0_0;
    %inv;
    %load/vec4 v000001fb41a2f0a0_0;
    %or;
    %load/vec4 v000001fb41a2f000_0;
    %inv;
    %or;
    %and;
    %assign/vec4 v000001fb41a2d2a0_0, 0;
T_3.1 ;
    %load/vec4 v000001fb41a2f000_0;
    %load/vec4 v000001fb41a2f000_0;
    %load/vec4 v000001fb41a2ece0_0;
    %inv;
    %or;
    %and;
    %load/vec4 v000001fb41a2f000_0;
    %inv;
    %load/vec4 v000001fb41a2ece0_0;
    %inv;
    %or;
    %load/vec4 v000001fb41a2d2a0_0;
    %or;
    %load/vec4 v000001fb41a2f0a0_0;
    %inv;
    %or;
    %and;
    %assign/vec4 v000001fb41a2f0a0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001fb419d69b0;
T_4 ;
    %fork t_1, S_000001fb41a34390;
    %jmp t_0;
    .scope S_000001fb41a34390;
t_1 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v000001fb41a8cd00_0, 0;
    %assign/vec4 v000001fb41a8dfc0_0, 0;
    %wait E_000001fb41a375c0;
    %delay 1, 0;
    %vpi_call/w 3 66 "$finish" {0 0 0};
    %end;
    .scope S_000001fb419d69b0;
t_0 %join;
    %end;
    .thread T_4;
    .scope S_000001fb41b8de10;
T_5 ;
    %load/vec4 v000001fb41a2e560_0;
    %pad/u 1;
    %store/vec4 v000001fb41a8d160_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001fb41b8de10;
T_6 ;
    %fork t_3, S_000001fb41b8dfa0;
    %jmp t_2;
    .scope S_000001fb41b8dfa0;
t_3 ;
    %vpi_call/w 3 18 "$monitor", "T(%0t): Current State - prob = %b hard = %b%b\012i j = %b %b | x y = %b %b | Xh Yh = %b %b", $time, v000001fb41a2e560_0, v000001fb41a2d2a0_0, v000001fb41a2f0a0_0, v000001fb41a8c6c0_0, v000001fb41a8c800_0, v000001fb41a8d700_0, v000001fb41a8dd40_0, v000001fb41a8e4c0_0, v000001fb41a8ce40_0 {0 0 0};
    %load/vec4 v000001fb41a8d480_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %vpi_call/w 3 22 "$display", "Ok flag is gone: %d", v000001fb41a8d480_0 {0 0 0};
T_6.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb41a8da20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001fb41a8d0c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001fb41a8d0c0_0, 1;
T_6.2 ;
    %delay 5, 0;
    %load/vec4 v000001fb41a8da20_0;
    %inv;
    %store/vec4 v000001fb41a8da20_0, 0, 1;
    %jmp T_6.2;
T_6.3 ;
    %end;
    .scope S_000001fb41b8de10;
t_2 %join;
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "..\Chapter_3\tests\FSMprob_test.sv";
    "..\Chapter_3\FSMprob.sv";
    "..\Chapter_3\FSMprob_hardway.sv";
