<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p2820" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_2820{left:811px;bottom:48px;letter-spacing:-0.15px;}
#t2_2820{left:96px;bottom:1116px;letter-spacing:-0.16px;word-spacing:2.41px;}
#t3_2820{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t4_2820{left:96px;bottom:962px;letter-spacing:0.13px;word-spacing:-0.21px;}
#t5_2820{left:96px;bottom:937px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t6_2820{left:96px;bottom:919px;letter-spacing:0.14px;word-spacing:-0.03px;}
#t7_2820{left:96px;bottom:882px;letter-spacing:0.16px;word-spacing:-0.05px;}
#t8_2820{left:96px;bottom:792px;letter-spacing:0.13px;word-spacing:-0.3px;}
#t9_2820{left:96px;bottom:774px;letter-spacing:-0.05px;word-spacing:0.1px;}
#ta_2820{left:96px;bottom:737px;letter-spacing:0.16px;word-spacing:-0.05px;}
#tb_2820{left:96px;bottom:620px;letter-spacing:0.15px;word-spacing:-0.04px;}
#tc_2820{left:96px;bottom:592px;letter-spacing:0.21px;}
#td_2820{left:96px;bottom:556px;letter-spacing:0.18px;word-spacing:-0.69px;}
#te_2820{left:96px;bottom:528px;letter-spacing:0.17px;}
#tf_2820{left:96px;bottom:491px;letter-spacing:0.17px;word-spacing:-0.32px;}
#tg_2820{left:96px;bottom:464px;letter-spacing:0.17px;}
#th_2820{left:96px;bottom:1022px;letter-spacing:0.28px;}
#ti_2820{left:789px;bottom:1022px;letter-spacing:0.22px;}
#tj_2820{left:629px;bottom:993px;letter-spacing:0.22px;word-spacing:-0.2px;}
#tk_2820{left:140px;bottom:849px;letter-spacing:0.16px;}
#tl_2820{left:232px;bottom:849px;letter-spacing:0.16px;}
#tm_2820{left:524px;bottom:849px;letter-spacing:0.12px;word-spacing:0.07px;}
#tn_2820{left:119px;bottom:826px;letter-spacing:0.17px;}
#to_2820{left:243px;bottom:826px;letter-spacing:-0.38px;}
#tp_2820{left:300px;bottom:826px;letter-spacing:0.1px;word-spacing:0.06px;}
#tq_2820{left:102px;bottom:706px;letter-spacing:0.18px;}
#tr_2820{left:623px;bottom:706px;letter-spacing:0.17px;}
#ts_2820{left:484px;bottom:683px;letter-spacing:0.17px;}
#tt_2820{left:531px;bottom:683px;letter-spacing:0.15px;}
#tu_2820{left:669px;bottom:683px;letter-spacing:-0.06px;}
#tv_2820{left:774px;bottom:683px;letter-spacing:0.15px;}
#tw_2820{left:102px;bottom:660px;letter-spacing:0.18px;}
#tx_2820{left:490px;bottom:660px;letter-spacing:0.15px;}
#ty_2820{left:565px;bottom:660px;letter-spacing:0.21px;}
#tz_2820{left:596px;bottom:660px;letter-spacing:0.11px;}
#t10_2820{left:673px;bottom:660px;letter-spacing:-0.21px;}
#t11_2820{left:794px;bottom:660px;letter-spacing:0.14px;}
#t12_2820{left:96px;bottom:427px;letter-spacing:0.17px;}
#t13_2820{left:149px;bottom:391px;letter-spacing:0.14px;}
#t14_2820{left:309px;bottom:402px;letter-spacing:0.17px;}
#t15_2820{left:541px;bottom:391px;letter-spacing:0.14px;word-spacing:0.01px;}
#t16_2820{left:276px;bottom:380px;letter-spacing:0.1px;word-spacing:4.2px;}
#t17_2820{left:101px;bottom:291px;letter-spacing:-0.13px;}
#t18_2820{left:361px;bottom:360px;}
#t19_2820{left:388px;bottom:360px;letter-spacing:-0.13px;}
#t1a_2820{left:288px;bottom:341px;}
#t1b_2820{left:324px;bottom:341px;}
#t1c_2820{left:388px;bottom:341px;letter-spacing:-0.15px;word-spacing:0.06px;}
#t1d_2820{left:361px;bottom:321px;}
#t1e_2820{left:388px;bottom:321px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1f_2820{left:361px;bottom:301px;}
#t1g_2820{left:388px;bottom:301px;letter-spacing:-0.21px;word-spacing:0.04px;}
#t1h_2820{left:361px;bottom:281px;}
#t1i_2820{left:388px;bottom:281px;letter-spacing:-0.16px;word-spacing:0.06px;}
#t1j_2820{left:361px;bottom:261px;}
#t1k_2820{left:388px;bottom:261px;letter-spacing:-0.32px;word-spacing:0.17px;}
#t1l_2820{left:361px;bottom:241px;}
#t1m_2820{left:388px;bottom:241px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t1n_2820{left:361px;bottom:221px;}
#t1o_2820{left:388px;bottom:221px;letter-spacing:-0.12px;word-spacing:-0.04px;}
#t1p_2820{left:101px;bottom:201px;letter-spacing:-0.12px;word-spacing:-0.02px;}
#t1q_2820{left:361px;bottom:201px;}
#t1r_2820{left:388px;bottom:201px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t1s_2820{left:101px;bottom:182px;letter-spacing:-0.22px;word-spacing:0.07px;}
#t1t_2820{left:369px;bottom:26px;letter-spacing:-0.67px;word-spacing:1.1px;}

.s1_2820{font-size:17px;font-family:sub_Arial-BoldItalic_lsbi;color:#000;}
.s2_2820{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s3_2820{font-size:18px;font-family:Arial-Bold_62f;color:#000;}
.s4_2820{font-size:24px;font-family:Arial-Bold_62f;color:#000;}
.s5_2820{font-size:15px;font-family:Arial-Bold_62f;color:#000;}
.s6_2820{font-size:15px;font-family:Arial_62w;color:#000;}
.s7_2820{font-size:14px;font-family:Arial_62w;color:#000;}
.s8_2820{font-size:14px;font-family:sub_Arial-Italic_lsi;color:#000;}
.s9_2820{font-size:31px;font-family:sub_ArialNarrow_nr;color:#40AB54;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts2820" type="text/css" >

@font-face {
	font-family: Arial-Bold_62f;
	src: url("fonts/Arial-Bold_62f.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldItalic_lsbi;
	src: url("fonts/sub_Arial-BoldItalic_lsbi.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-Italic_lsi;
	src: url("fonts/sub_Arial-Italic_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialNarrow_nr;
	src: url("fonts/sub_ArialNarrow_nr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg2820Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg2820" style="-webkit-user-select: none;"><object width="935" height="1210" data="2820/2820.svg" type="image/svg+xml" id="pdf2820" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_2820" class="t s1_2820">859 </span>
<span id="t2_2820" class="t s1_2820">26568—Rev. 3.25—November 2021 </span><span id="t3_2820" class="t s1_2820">AMD64 Technology </span>
<span id="t4_2820" class="t s2_2820">Clears all YMM registers. </span>
<span id="t5_2820" class="t s2_2820">In 64-bit mode, YMM0–15 are all cleared (set to all zeros). In legacy and compatibility modes, only </span>
<span id="t6_2820" class="t s2_2820">YMM0–7 are cleared. The contents of the MXCSR is unaffected. </span>
<span id="t7_2820" class="t s3_2820">Instruction Support </span>
<span id="t8_2820" class="t s2_2820">For more on using the CPUID instruction to obtain processor feature support information, see Appen- </span>
<span id="t9_2820" class="t s2_2820">dix E of Volume 3. </span>
<span id="ta_2820" class="t s3_2820">Instruction Encoding </span>
<span id="tb_2820" class="t s3_2820">Related Instructions </span>
<span id="tc_2820" class="t s2_2820">VZEROUPPER </span>
<span id="td_2820" class="t s3_2820">rFLAGS Affected </span>
<span id="te_2820" class="t s2_2820">None </span>
<span id="tf_2820" class="t s3_2820">MXCSR Flags Affected </span>
<span id="tg_2820" class="t s2_2820">None </span>
<span id="th_2820" class="t s4_2820">VZEROALL </span><span id="ti_2820" class="t s4_2820">Zero </span>
<span id="tj_2820" class="t s4_2820">All YMM Registers </span>
<span id="tk_2820" class="t s5_2820">Form </span><span id="tl_2820" class="t s5_2820">Subset </span><span id="tm_2820" class="t s5_2820">Feature Flag </span>
<span id="tn_2820" class="t s6_2820">VZEROALL </span><span id="to_2820" class="t s6_2820">AVX </span><span id="tp_2820" class="t s6_2820">CPUID Fn0000_0001_ECX[AVX] (bit 28) </span>
<span id="tq_2820" class="t s5_2820">Mnemonic </span><span id="tr_2820" class="t s5_2820">Encoding </span>
<span id="ts_2820" class="t s5_2820">VEX </span><span id="tt_2820" class="t s5_2820">RXB.map_select </span><span id="tu_2820" class="t s5_2820">W.vvvv.L.pp </span><span id="tv_2820" class="t s5_2820">Opcode </span>
<span id="tw_2820" class="t s6_2820">VZEROALL </span><span id="tx_2820" class="t s6_2820">C4 </span><span id="ty_2820" class="t s6_2820">RXB </span><span id="tz_2820" class="t s6_2820">.01 </span><span id="t10_2820" class="t s6_2820">X.1111.1.00 </span><span id="t11_2820" class="t s6_2820">77 </span>
<span id="t12_2820" class="t s3_2820">Exceptions </span>
<span id="t13_2820" class="t s5_2820">Exception </span>
<span id="t14_2820" class="t s5_2820">Mode </span>
<span id="t15_2820" class="t s5_2820">Cause of Exception </span>
<span id="t16_2820" class="t s5_2820">Real Virt Prot </span>
<span id="t17_2820" class="t s7_2820">Invalid opcode, #UD </span>
<span id="t18_2820" class="t s7_2820">A </span><span id="t19_2820" class="t s7_2820">Instruction not supported, as indicated by CPUID feature identifier. </span>
<span id="t1a_2820" class="t s7_2820">A </span><span id="t1b_2820" class="t s7_2820">A </span><span id="t1c_2820" class="t s7_2820">AVX instructions are only recognized in protected mode. </span>
<span id="t1d_2820" class="t s7_2820">A </span><span id="t1e_2820" class="t s7_2820">CR4.OSXSAVE = 0, indicated by CPUID Fn0000_0001_ECX[OSXSAVE]. </span>
<span id="t1f_2820" class="t s7_2820">A </span><span id="t1g_2820" class="t s7_2820">XFEATURE_ENABLED_MASK[2:1] ! = 11b. </span>
<span id="t1h_2820" class="t s7_2820">A </span><span id="t1i_2820" class="t s7_2820">VEX.W = 1. </span>
<span id="t1j_2820" class="t s7_2820">A </span><span id="t1k_2820" class="t s7_2820">VEX.vvvv ! = 1111b. </span>
<span id="t1l_2820" class="t s7_2820">A </span><span id="t1m_2820" class="t s7_2820">REX, F2, F3, or 66 prefix preceding VEX prefix. </span>
<span id="t1n_2820" class="t s7_2820">A </span><span id="t1o_2820" class="t s7_2820">Lock prefix (F0h) preceding opcode. </span>
<span id="t1p_2820" class="t s7_2820">Device not available, #NM </span><span id="t1q_2820" class="t s7_2820">A </span><span id="t1r_2820" class="t s7_2820">CR0.TS = 1. </span>
<span id="t1s_2820" class="t s8_2820">A — AVX exception. </span>
<span id="t1t_2820" class="t s9_2820">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
