## _数字逻辑实验，基于verilog各个芯片功能代码和测试平台代码如下_
## 一
### _基本门电路_
```verilog
module swc_gate( a,b,y1,y2,y3,y4,y5 );
input a,b;
output y1,y2,y3,y4,y5;

assign y1 = a&b; //and
assign y2 = a|b; //or
assign y3 = a^b; //yi huo
assign y4 = ~(a&b); // and not
assign y5 = ~(a|b); //or not
endmodule
```

__

_基本门电路测试平台代码_

```verilog
`timescale 1ns/1ns
  module test_swc_gate;
  reg a,b;
  wire y1,y2,y3,y4,y5;
  swc_gate test_gates(a,b,y1,y2,y3,y4,y5);
  initial
  begin
    a=0;b=0;
    #10 b=1;
    #10 a=1;
    #10 b=0;
    #10;
  end
endmodule
```



### _2-4译码器电路_
```verilog
module swc_dec2x4(a,b,en,y);
  input a,b,en;
  output reg [3:0] y;
  reg af,bf;
  
  always @(a or b or en)
  begin
    af=~a;
    bf=~b;
    y[0]<= ~(af&bf&en);
    y[1]<= ~(af&b&en);
    y[2]<= ~(a&bf&en);
    y[3]<= ~(a&b&en);
  end
endmodule
```



_2__-4__译码器测试平台代码_

```verilog
`timescale 1ns/1ns
  module test_swc_dec2x4;
  reg pa,pb,pen;
  wire [3:0] py;
  
  //swc_dec2x4(a,b,en,y);
  swc_dec2x4 u1(pa,pb,pen,py);
  initial
    begin
      pa=0;pb=0;pen=0;
      #5 pen=1;
      #10 pa=1;
      #5 pb=1;
      #5 pa=0;
      #10 pb=0;
    end
  initial
    $monitor("time=%t,a=%b,b=%b,en=%b,y=%b",$time,pa,pb,pen,py);
endmodule
```

---



### 裁判表决电路
```verilog
module swc_referee( a,b,c,y );
  input a,b,c;
  output y;
  reg y;
  always@(a or b or c)
  begin
    case({a,b,c})
      3'b000:y=0;
      3'b001:y=0;
      3'b010:y=0;
      3'b100:y=0;
      default:y=1;
    endcase   
  end
endmodule
```

裁判表决电路测试平台代码

```verilog
`timescale 1ns/100ps
  module test_swc_referee;
  reg pa,pb,pc;
  wire py;
  
  swc_referee re(pa,pb,pc,py);
  initial
    begin
      pa=0;pb=0;pc=0;
      #10 pc=1;
      #10 pb=1;pc=0;
      #10 pc=1;
      #10 pa=1;pb=0;pc=0;
      #10 pc=1;
      #10 pb=1;pc=0;
      #10 pc=1;
      #10;
    end
  initial
    $monitor("time=%t,a=%b,b=%b,c=%b,y=%b",$time,pa,pb,pc,py);
endmodule
```

### 交通灯故障检测电路
```verilog
module swc_traffic( r,y,g,z );
  input r,y,g;
  output z;
  reg z;
  always@(r or y or g)
  begin
    if((r+y+g)>1) z=1;
    else if((r+y+g)==0) z=1;
    else z=0;
  end
endmodule
```



//交通灯故障检测电路测试平台代码

```verilog
`timescale 1ns/100ps
  module test_swc_traffic;
  reg r,y,g;
  wire z;
  swc_traffic t1(r,y,g,z);
  initial
    begin
      r=0;y=0;g=0;
      #10 g=1;
      #10 y=1;g=0;
      #10 g=1;
      #10 r=1;y=0;g=0;
      #10 g=1;
      #10 y=1;g=0;
      #10 g=1;
    end
endmodule

```



---

### 74HC148代码
```verilog
module swc_74HC148( dataIn,EI,dataOut,GS,EO );
  input [7:0]dataIn;
  input EI;
  output [2:0]dataOut;
  output GS,EO;
  reg[2:0]dataOut;
  reg GS,EO;
  integer i;
  
  always@(dataIn or EI)
  begin
    if(EI==1) begin
        dataOut=7;GS=1;EO=1;
      end
    else if(dataIn == 8'b11111111) begin
        dataOut=7;GS=1;EO=0;
      end
    else
      for(i=0;i<8;i=i+1) begin
        if(~dataIn[i])  begin
          dataOut= ~i; EO=1; GS=0;
        end
      end
  end
endmodule
```



74HC148测试平台代码

```verilog
`timescale 1ns/100ps
module swc_test_74HC148;

  reg[7:0]dataIn;
  reg EI;
  wire[2:0]dataOut;
  wire GS;
  wire EO;
  swc_74HC148 c1(dataIn,EI,dataOut,GS,EO);
  initial 
    begin
      dataIn=0;EI=1;
      #10 EI=0;dataIn=8'b11111111;
      #10 dataIn[7]=0;
      #10 dataIn[7]=1;dataIn[6]=0;
      #19 dataIn[6]=1;dataIn[5]=0;
    end 
endmodule
```



### 74HC138代码
```verilog
module swc_74HC138( e1,e2,e3,dataIn,dataOut );
  input e1,e2,e3;
  input[2:0]dataIn;
  output [7:0]dataOut;
  reg [7:0]dataOut;
  integer i=0;
  
  always @(e1 or e2 or e3 or dataIn)
  begin
    dataOut = 8'b11111111;
    if({e1,e2,e3}==3'b001)
    begin
      i=dataIn;
      dataOut[i]=1'b0;
    end 
  end
endmodule
```



//74HC138测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC138;
  reg e1,e2,e3;
  reg [2:0]dataIn;
  wire [7:0]dataOut;
  swc_74HC138 hc(e1,e2,e3,dataIn,dataOut);
  integer i;
  initial
    begin
      e1=1;e2=1;e3=0;
      #10 e1=0;e2=0;e3=1;dataIn=0;
      for(i =1;i<8;i=i+1)
      begin
        #10 dataIn=i;
    end
  end
endmodule

```



### 74HC153代码
```verilog
module swc_74HC153( e,s1,s0,dataIn,y );

  input e,s1,s0;
  input [0:3]dataIn;
  output y;
  reg y;
  always @(*) begin
    if(e==1) y=0;
    else  y=dataIn[{s1,s0}];   
  end
endmodule
```

//74HC153测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC153;
  reg e1,s1,s0;
  reg [0:3]dataIn;
  wire y;
  
  swc_74HC153 h2(e1,s1,s0,dataIn,y);
  initial
    begin
      e1=1;s1=0;s0=0;dataIn=0;
      #10 e1=0;dataIn[0]=0;
      #10 dataIn[0]=1;
      #10 s0=1;dataIn[1]=0;
      #10 dataIn[1]=1;
      #10 s1=1;s0=0;dataIn[2]=0;
      #10 dataIn[2]=1;
      #10 s0=1;dataIn[3]=0;
      #10 dataIn[3]=1;
    end 
endmodule

```



### 74HC85代码
```verilog
module swc_74HC85( a3,a2,a1,a0,b3,b2,b1,b0,IAGB,IAEB,IASB,QAGB,QAEB,QASB );

  input a3,a2,a1,a0,b3,b2,b1,b0,IAGB,IASB,IAEB;
  output QAGB,QASB,QAEB;
  reg QAGB,QASB,QAEB;
  wire [3:0]dataA,dataB;
  assign dataA = {a3,a2,a1,a0};
  assign dataB = {b3,b2,b1,b0};
  always @(dataA or dataB or IAGB or IASB or IAEB)
  begin
    if(dataA > dataB) begin
      QAGB=1;QAEB=0;QASB=0;
    end
    else if(dataA < dataB) begin
      QAGB=0;QAEB=0;QASB=1;
    end
    else if(!IAGB &!IAEB &!IASB) begin
      QAGB=1;QAEB=0;QASB=1;
    end
    else if(!IAGB &!IAEB & IASB) begin
      QAGB=0;QAEB=0;QASB=1;
    end
    else if(IAGB &!IAEB &!IASB) begin
      QAGB=1;QAEB=0;QASB=0;
    end
    else if(IAGB &!IAEB &IASB) begin
      QAGB=0;QAEB=0;QASB=0;
    end
    else if(IAEB) begin
      QAGB=0;QAEB=1;QASB=0;
    end
  end
endmodule
```



//74HC85测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC85;

  reg a3,a2,a1,a0,b3,b2,b1,b0,IAGB,IASB,IAEB;
  wire QAGB,QASB,QAEB;
  
  wire [3:0]dataA,dataB;
  swc_74HC85 h3(a3,a2,a1,a0,b3,b2,b1,b0,IAGB,IAEB,IASB,QAGB,QAEB,QASB);
  initial
  begin
    {a3,a2,a1,a0} = 4'b1000;
    {b3,b2,b1,b0} = 4'b0000;
    #10 {a3,a2,a1,a0} = 4'b0000;{b3,b2,b1,b0} = 4'b1000;
    #10 {a3,a2,a1,a0} = 4'b0100;{b3,b2,b1,b0} = 4'b0000;
    #10 {a3,a2,a1,a0} = 4'b0000;{b3,b2,b1,b0} = 4'b0100;
    #10 {a3,a2,a1,a0} = 4'b0010;{b3,b2,b1,b0} = 4'b0000;
    #10 {a3,a2,a1,a0} = 4'b0000;{b3,b2,b1,b0} = 4'b0010;
    #10 {a3,a2,a1,a0} = 4'b0000;{b3,b2,b1,b0} = 4'b0000; {IAGB,IAEB,IASB}=3'b000;
    #10 {IAGB,IAEB,IASB}=3'b001;
    #10 {IAGB,IAEB,IASB}=3'b100;
    #10 {IAGB,IAEB,IASB}=3'b101;
    #10 {IAGB,IAEB,IASB}=3'b111;  
  end
endmodule
```

---

### 74HC283代码
```verilog
module swc_74HC283( cIn,A,B,cOut,s );

  input [3:0] A, B; // 1 
  input cIn;
  output [3:0] s;
  reg [3:0] s;
  output cOut;
  reg cOut;
  always @ (A or B or cIn)
  {cOut,s} = A + B + cIn;

endmodule
```

//74HC283测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC283;
  reg[3:0] a,b;
  reg cin;
  wire[3:0] sum;
  wire cout;
  swc_74HC283 h4(cin,a,b,cout,sum);
  initial
    begin
      a=0;
      repeat(20)
      #20 a=$random;
      end
  initial
    begin
      b=0;
      repeat(10)
      #40 b=$random;
    end
  initial
    begin
      cin=0;
      #200 cin=1;
    end
endmodule
```



### 74HC4511代码，74HC4511要求能输出0~F字形。
```verilog
module swc_74HC4511( LE,BI,LT,in,SM_8S);
  input LE,BI,LT;
  input [3:0]in; //d-3 c-2 b-1 a-0
  output [7:0]SM_8S; 
  reg [7:0]SM_8S;
  always @(*)
    begin
      if(LT==0) SM_8S=8'b11111111;
      else if({BI,LT}==2'b01) SM_8S=0;
      else if(LE) SM_8S=SM_8S;
      else if({LE,BI,LT}==3'b011)
      begin
        case(in)   //  .-g-f-e-d-c-b-a
          4'd0:SM_8S=8'b00111111; 
          4'd1:SM_8S=8'b00000110; // 06
          4'd2:SM_8S=8'b01011011; // 5b
          4'd3:SM_8S=8'b01001111; // 4f
          4'd4:SM_8S=8'b01100110; // 66
          4'd5:SM_8S=8'b01101101; // 6d
          4'd6:SM_8S=8'b01111101; // 7d?? 8'b01111100 ?? 6 ?????
          4'd7:SM_8S=8'b00000111; // 07
          4'd8:SM_8S=8'b01111111; // 7f
          4'd9:SM_8S=8'b01101111; // 6f?? 8'b01100111 ?? 9 ?????
          4'd10:SM_8S=8'b01110111; // 77
          4'd11:SM_8S=8'b01111100; // 7c
          4'd12:SM_8S=8'b00111001; // 39
          4'd13:SM_8S=8'b01011110; // 5e
          4'd14:SM_8S=8'b01111001; // 79
          4'd15:SM_8S=8'b01110001; // 71
          default:; 
        endcase
      end
    end
endmodule

```



//74HC4511测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC4511;
  
  reg LE,BI,LT;
  reg [3:0]dataIn;
  wire [7:0]dataOut;
  
  integer i;
  swc_74HC4511 h5(LE,BI,LT,dataIn,dataOut);
  initial
    begin 
      LT=0;
      #10 BI=0;LT=1;
      #10 LE=0;BI=1;dataIn=0;
      for(i=1;i<16;i=i+1)
      begin
        #10 dataIn=i;
      end
    end
endmodule

```

---

### 74HC74代码
```verilog
module swc_74HC74(sd_n, rd_n, clk, d, Q, Q_N);
  input sd_n, rd_n, clk, d;
  output reg Q, Q_N;
  
  always@(posedge clk, negedge rd_n, negedge sd_n)
  begin
  if (!sd_n && rd_n) 
    begin
    Q = 1; Q_N = 0;
    end
  else if (sd_n && !rd_n)
    begin
    Q = 0; Q_N = 1;
    end
  else if (!sd_n && !rd_n)
    begin
    Q = 1; Q_N = 1;
    end
  else
    begin
    Q = d; Q_N = ~d;
    end
  end
endmodule
```



//74HC74测试平台代码

```verilog
`timescale 1ns/100ps
module test_swc_74HC74;
  reg sd_n, rd_n, clk, d;
  wire Q, Q_N;
  swc_74HC74 hc1(sd_n, rd_n, clk, d, Q, Q_N); 
  initial clk = 0;
  always #10 clk = ~clk;
  initial 
    begin
      d = 0;
      repeat(20) #10 d = $random;
    end
  initial
    begin
      repeat(20)
      #10 {sd_n, rd_n} = $random;
    end
  initial #400 $finish;
endmodule

```



### 74HC112代码
```verilog
module swc_74HC112(sd_n, rd_n, clk_n, j, k, Q, Q_N);
  input sd_n, rd_n, clk_n, j, k;
  output reg Q, Q_N;
  always@(negedge clk_n, negedge sd_n, negedge rd_n)
  begin
    if (!sd_n && rd_n) {Q, Q_N} = 2'b10;       
    else if (sd_n && !rd_n) {Q, Q_N} = 2'b01;
    else if (!sd_n && !rd_n) {Q, Q_N} = 2'b10;
    else
      begin
        if (!j && !k) {Q, Q_N} = {Q, Q_N};
        else if (j && !k) {Q, Q_N} = 2'b10;
        else if (!j && k) {Q, Q_N} = 2'b01;
        else {Q, Q_N} = {Q_N, Q};
      end
  end
endmodule

```



//74HC112测试平台代码

```verilog
`timescale 1ns/100ps
  module test_swc_74HC112;
  reg sd_n, rd_n, clk_n, j, k;
  wire Q, Q_N;
  swc_74HC112 hc2(sd_n, rd_n, clk_n, j, k, Q, Q_N);  
  initial clk_n = 0;
  always #10 clk_n = ~clk_n;
  initial
    begin
      sd_n = 0; rd_n = 0;
      repeat(40) #10 {sd_n, rd_n} = $random;
    end
  initial
    begin
      j = 0; k = 0;
      repeat(40) #10 {j, k} = $random;
    end  
  initial #400 $finish;
endmodule
```

### 74HC161代码
```verilog
module swc_74HC161( MR,Clk,CEP,CET,PE,D,Q,TC );
  input MR,Clk,CEP,CET,PE;
  input [3:0]D;
  output [3:0]Q;
  output TC;
  
  reg [3:0]Q;
  always @(posedge Clk or negedge MR) begin
    if(!MR) Q=0;
    else if(CEP & CET & PE)
    Q=Q+1;
    else if(!PE) Q=D;
  end
  assign TC=&{CET,Q};
endmodule

```



//74HC161测试平台代码

```verilog
`timescale 1ns/100ps

module test_swc_74HC161;

  reg MR,Clk,CEP,CET,PE;
  reg [3:0]D;
  wire [3:0]Q;
  wire TC;
  
  swc_74HC161 h6(MR,Clk,CEP,CET,PE,D,Q,TC);
  
  always begin
    #5 Clk = ~Clk; 
  end
  initial begin
    Clk=0;
    MR=1;
    CEP=0;
    CET=0;
    PE=0;
    D=4'b0000;
    
    #10 MR=0;
    #10 MR=1;
    #10 D=4'b1101;
    #10 CEP=1;CET=1;PE=1;
    #70
    CEP=0;
    #10 CET=0;
  end
endmodule

```



### 74HC194代码
```verilog
module swc_74HC194(
  input CR,CP,DSR,DSL,
  input [1:0] S,
  input [3:0] D,
  output reg [3:0] Q);
  
  always@(posedge CP or negedge CR)
    begin
      if(~CR)    Q<=4'b0000;  
      else
      case(S)             
      	2'b00:Q<=Q;
      	2'b01:Q<={Q[2:0],DSR};   
      	2'b10:Q<={DSL,Q[3:1]};
      	2'b11:Q<=D;
      endcase
    end
endmodule

```



//74HC194测试平台代码

```verilog
`timescale 1ns/1ns
module test_swc_74HC194;
  reg CR,CP,DSR,DSL;
  reg [1:0] S;
  reg [3:0] D;
  wire [3:0] Q;
  swc_74HC194 hc3(CR,CP,DSR,DSL,S,D,Q);
  initial
  	$monitor($time,"\tDSR=%b,DSL=%b,S=%b,D=%b,Q=%b",DSR,DSL,S,D,Q);
  initial 
  	CP=0;
  always
  	#1 CP=~CP;
  initial begin
  	CR=1;S=2'b11;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=0;S=2'b11;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b01;DSR=1;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b01;DSR=1;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b01;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b01;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=0;S=2'b11;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b10;DSR=0;DSL=1;D=4'b1111;
  	#4
  	CR=1;S=2'b10;DSR=0;DSL=1;D=4'b1111;
  	#4
  	CR=1;S=2'b10;DSR=0;DSL=0;D=4'b1111;
  	#4
  	CR=1;S=2'b10;DSR=0;DSL=0;D=4'b1111;
  	#4
  	$stop;
  end
endmodule
```

