{
  "name": "exp-alu-verilog-iiith",
  "version": "1.0.0",
  "description": "",
  "main": "index.js",
  "dependencies": {
    "@virtual-labs/buildexp": "^1.0.5",
    "ajv": "^8.12.0",
    "ajv-errors": "^3.0.0",
    "ajv-formats": "^2.1.1",
    "boxen": "^4.2.0",
    "chalk": "^4.1.2",
    "eslint": "^8.49.0",
    "eslint-plugin-only-warn": "^1.1.0",
    "figures": "^3.2.0",
    "fs-extra": "^9.1.0",
    "glob": "^7.1.6",
    "googleapis": "^67.1.1",
    "handlebars": "^4.7.8",
    "html-to-text": "^8.2.1",
    "http-server": "^14.1.1",
    "jsdom": "^16.7.0",
    "katex": "^0.16.8",
    "marked": "^2.1.3",
    "minimist": "^1.2.8",
    "moment": "^2.29.4",
    "prettier": "^2.8.8",
    "rsync": "^0.6.1",
    "shelljs": "^0.8.5",
    "simple-git": "^2.48.0",
    "vlabs-buildexp": "^3.1.6",
    "winston": "^3.10.0",
    "yargs": "^17.7.2"
  },
  "scripts": {
    "test": "echo \"Error: no test specified\" && exit 1"
  },
  "keywords": [],
  "author": "",
  "license": "ISC"
}
