

================================================================
== Vitis HLS Report for 'fir_Pipeline_VITIS_LOOP_28_2'
================================================================
* Date:           Mon Jan 22 16:41:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        FIR11
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010i-clg225-1L


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       16|       16|  0.160 us|  0.160 us|   16|   16|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_28_2  |       14|       14|         5|          1|          1|    11|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     67|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   2|    165|     50|    -|
|Memory           |        0|   -|     32|      6|    -|
|Multiplexer      |        -|   -|      -|     45|    -|
|Register         |        -|   -|    206|     32|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   2|    403|    200|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   2|      1|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |        Instance       |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |mul_11s_32s_32_2_1_U2  |mul_11s_32s_32_2_1  |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+
    |Total                  |                    |        0|   2|  165|  50|    0|
    +-----------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory     |                         Module                         | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |fir_int_int_c_U  |fir_Pipeline_VITIS_LOOP_28_2_fir_int_int_c_ROM_AUTO_1R  |        0|  32|   6|    0|    11|   32|     1|          352|
    +-----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total            |                                                        |        0|  32|   6|    0|    11|   32|     1|          352|
    +-----------------+--------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln28_fu_98_p2    |         +|   0|  0|  13|           4|           1|
    |tmp_ans_1_fu_118_p2  |         +|   0|  0|  39|          32|          32|
    |icmp_ln28_fu_92_p2   |      icmp|   0|  0|  13|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  67|          41|          39|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1     |   9|          2|    4|          8|
    |i_fu_38                  |   9|          2|    4|          8|
    |tmp_ans_fu_34            |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   42|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |empty_reg_161                     |  32|   0|   32|          0|
    |fir_int_int_c_load_reg_166        |  32|   0|   32|          0|
    |i_fu_38                           |   4|   0|    4|          0|
    |icmp_ln28_reg_147                 |   1|   0|    1|          0|
    |mul_ln28_reg_171                  |  32|   0|   32|          0|
    |tmp_ans_fu_34                     |  32|   0|   32|          0|
    |icmp_ln28_reg_147                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 206|  32|  143|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |         Source Object        |    C Type    |
+--------------------+-----+-----+------------+------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  fir_Pipeline_VITIS_LOOP_28_2|  return value|
|tmp_ans_out         |  out|   32|      ap_vld|                   tmp_ans_out|       pointer|
|tmp_ans_out_ap_vld  |  out|    1|      ap_vld|                   tmp_ans_out|       pointer|
|tmp_address0        |  out|    4|   ap_memory|                           tmp|         array|
|tmp_ce0             |  out|    1|   ap_memory|                           tmp|         array|
|tmp_q0              |   in|   32|   ap_memory|                           tmp|         array|
+--------------------+-----+-----+------------+------------------------------+--------------+

