// Seed: 1250167062
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input tri id_2,
    output uwire id_3,
    output uwire id_4,
    input wor id_5,
    output uwire id_6,
    input wor id_7,
    output tri1 id_8,
    input tri id_9,
    input wire id_10,
    output tri1 id_11,
    output uwire id_12,
    input tri0 id_13,
    output tri1 id_14
);
  assign id_12 = 1;
  wire id_16;
  assign id_12 = 1 ? 1 : id_2;
endmodule
module module_1 (
    input wor id_0,
    output tri id_1
    , id_7,
    output tri1 id_2,
    output tri id_3,
    input wand id_4,
    output supply1 id_5
);
  assign id_3 = id_0;
  module_0(
      id_0, id_5, id_4, id_2, id_5, id_0, id_1, id_0, id_2, id_4, id_0, id_2, id_2, id_0, id_1
  );
  always @(posedge 1)
    if (1) id_2 = 1;
    else id_7 = 1;
endmodule
