// Seed: 2372201492
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  assign id_1 = id_3;
endmodule
module module_1 (
    input wire id_0
    , id_16, id_17,
    input uwire id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    output wand id_7,
    output supply0 id_8,
    output supply1 id_9,
    input uwire id_10,
    input wand id_11,
    input wor id_12,
    output tri0 id_13,
    output supply0 id_14
);
  assign id_17 = 1'd0;
  wire id_18;
  wire id_19;
  module_0(
      id_4, id_13
  );
  assign id_16 = id_6 ? id_6 : 1'b0 ? 1 : id_5;
endmodule
