;redcode
;assert 1
	SPL 0, 90
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	JMZ 210, @80
	MOV -1, <-26
	JMP 12, #15
	SPL 0, <1
	JMN -601, @-29
	SLT 30, 79
	SUB #722, @102
	ADD -12, @10
	CMP -207, <-120
	JMP @12, #4
	JMZ 12, #15
	ADD -12, @10
	MOV 0, -32
	SUB 0, -402
	SUB 0, -402
	SUB 20, @12
	SPL @0, <1
	ADD #270, <0
	ADD #270, <0
	SUB #22, @102
	ADD <100, 0
	JMZ 12, #15
	SUB #0, 9
	ADD <100, 0
	SLT 30, 79
	ADD <100, 0
	ADD <100, 0
	JMN <-127, 100
	ADD 100, 0
	SUB 12, @15
	SUB 12, @15
	ADD 100, 0
	SLT #60, 19
	JMZ 60, 19
	MOV #0, 94
	MOV #0, 94
	JMN -207, @-120
	JMN <-127, 100
	ADD #270, <0
	ADD #270, <0
	SLT 30, 9
	DAT #0, #-402
	CMP -207, <-129
	CMP -207, <-120
	CMP 0, -32
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
