
Final.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004080  080001d8  080001d8  000011d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001e8  08004258  08004258  00005258  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004440  08004440  0000600c  2**0
                  CONTENTS
  4 .ARM          00000000  08004440  08004440  0000600c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08004440  08004440  0000600c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004440  08004440  00005440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004444  08004444  00005444  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  08004448  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  2000000c  08004454  0000600c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000078  08004454  00006078  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000600c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a40f  00000000  00000000  0000603c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a30  00000000  00000000  0001044b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c18  00000000  00000000  00011e80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000947  00000000  00000000  00012a98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d554  00000000  00000000  000133df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf6b  00000000  00000000  00030933  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bf16b  00000000  00000000  0003d89e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fca09  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000035d8  00000000  00000000  000fca4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  00100024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08004240 	.word	0x08004240

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	08004240 	.word	0x08004240

08000218 <__aeabi_dmul>:
 8000218:	b570      	push	{r4, r5, r6, lr}
 800021a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800021e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000222:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000226:	bf1d      	ittte	ne
 8000228:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800022c:	ea94 0f0c 	teqne	r4, ip
 8000230:	ea95 0f0c 	teqne	r5, ip
 8000234:	f000 f8de 	bleq	80003f4 <__aeabi_dmul+0x1dc>
 8000238:	442c      	add	r4, r5
 800023a:	ea81 0603 	eor.w	r6, r1, r3
 800023e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000242:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000246:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800024a:	bf18      	it	ne
 800024c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000250:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000254:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000258:	d038      	beq.n	80002cc <__aeabi_dmul+0xb4>
 800025a:	fba0 ce02 	umull	ip, lr, r0, r2
 800025e:	f04f 0500 	mov.w	r5, #0
 8000262:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000266:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800026a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800026e:	f04f 0600 	mov.w	r6, #0
 8000272:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000276:	f09c 0f00 	teq	ip, #0
 800027a:	bf18      	it	ne
 800027c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000280:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000284:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000288:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800028c:	d204      	bcs.n	8000298 <__aeabi_dmul+0x80>
 800028e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000292:	416d      	adcs	r5, r5
 8000294:	eb46 0606 	adc.w	r6, r6, r6
 8000298:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800029c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80002a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80002ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80002b0:	bf88      	it	hi
 80002b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80002b6:	d81e      	bhi.n	80002f6 <__aeabi_dmul+0xde>
 80002b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80002bc:	bf08      	it	eq
 80002be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80002c2:	f150 0000 	adcs.w	r0, r0, #0
 80002c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002ca:	bd70      	pop	{r4, r5, r6, pc}
 80002cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80002d0:	ea46 0101 	orr.w	r1, r6, r1
 80002d4:	ea40 0002 	orr.w	r0, r0, r2
 80002d8:	ea81 0103 	eor.w	r1, r1, r3
 80002dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80002e0:	bfc2      	ittt	gt
 80002e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80002e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80002ea:	bd70      	popgt	{r4, r5, r6, pc}
 80002ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002f0:	f04f 0e00 	mov.w	lr, #0
 80002f4:	3c01      	subs	r4, #1
 80002f6:	f300 80ab 	bgt.w	8000450 <__aeabi_dmul+0x238>
 80002fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80002fe:	bfde      	ittt	le
 8000300:	2000      	movle	r0, #0
 8000302:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000306:	bd70      	pople	{r4, r5, r6, pc}
 8000308:	f1c4 0400 	rsb	r4, r4, #0
 800030c:	3c20      	subs	r4, #32
 800030e:	da35      	bge.n	800037c <__aeabi_dmul+0x164>
 8000310:	340c      	adds	r4, #12
 8000312:	dc1b      	bgt.n	800034c <__aeabi_dmul+0x134>
 8000314:	f104 0414 	add.w	r4, r4, #20
 8000318:	f1c4 0520 	rsb	r5, r4, #32
 800031c:	fa00 f305 	lsl.w	r3, r0, r5
 8000320:	fa20 f004 	lsr.w	r0, r0, r4
 8000324:	fa01 f205 	lsl.w	r2, r1, r5
 8000328:	ea40 0002 	orr.w	r0, r0, r2
 800032c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000330:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000334:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000338:	fa21 f604 	lsr.w	r6, r1, r4
 800033c:	eb42 0106 	adc.w	r1, r2, r6
 8000340:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000344:	bf08      	it	eq
 8000346:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800034a:	bd70      	pop	{r4, r5, r6, pc}
 800034c:	f1c4 040c 	rsb	r4, r4, #12
 8000350:	f1c4 0520 	rsb	r5, r4, #32
 8000354:	fa00 f304 	lsl.w	r3, r0, r4
 8000358:	fa20 f005 	lsr.w	r0, r0, r5
 800035c:	fa01 f204 	lsl.w	r2, r1, r4
 8000360:	ea40 0002 	orr.w	r0, r0, r2
 8000364:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000368:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000374:	bf08      	it	eq
 8000376:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800037a:	bd70      	pop	{r4, r5, r6, pc}
 800037c:	f1c4 0520 	rsb	r5, r4, #32
 8000380:	fa00 f205 	lsl.w	r2, r0, r5
 8000384:	ea4e 0e02 	orr.w	lr, lr, r2
 8000388:	fa20 f304 	lsr.w	r3, r0, r4
 800038c:	fa01 f205 	lsl.w	r2, r1, r5
 8000390:	ea43 0302 	orr.w	r3, r3, r2
 8000394:	fa21 f004 	lsr.w	r0, r1, r4
 8000398:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800039c:	fa21 f204 	lsr.w	r2, r1, r4
 80003a0:	ea20 0002 	bic.w	r0, r0, r2
 80003a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80003a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003ac:	bf08      	it	eq
 80003ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003b2:	bd70      	pop	{r4, r5, r6, pc}
 80003b4:	f094 0f00 	teq	r4, #0
 80003b8:	d10f      	bne.n	80003da <__aeabi_dmul+0x1c2>
 80003ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80003be:	0040      	lsls	r0, r0, #1
 80003c0:	eb41 0101 	adc.w	r1, r1, r1
 80003c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80003c8:	bf08      	it	eq
 80003ca:	3c01      	subeq	r4, #1
 80003cc:	d0f7      	beq.n	80003be <__aeabi_dmul+0x1a6>
 80003ce:	ea41 0106 	orr.w	r1, r1, r6
 80003d2:	f095 0f00 	teq	r5, #0
 80003d6:	bf18      	it	ne
 80003d8:	4770      	bxne	lr
 80003da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80003de:	0052      	lsls	r2, r2, #1
 80003e0:	eb43 0303 	adc.w	r3, r3, r3
 80003e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80003e8:	bf08      	it	eq
 80003ea:	3d01      	subeq	r5, #1
 80003ec:	d0f7      	beq.n	80003de <__aeabi_dmul+0x1c6>
 80003ee:	ea43 0306 	orr.w	r3, r3, r6
 80003f2:	4770      	bx	lr
 80003f4:	ea94 0f0c 	teq	r4, ip
 80003f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003fc:	bf18      	it	ne
 80003fe:	ea95 0f0c 	teqne	r5, ip
 8000402:	d00c      	beq.n	800041e <__aeabi_dmul+0x206>
 8000404:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000408:	bf18      	it	ne
 800040a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800040e:	d1d1      	bne.n	80003b4 <__aeabi_dmul+0x19c>
 8000410:	ea81 0103 	eor.w	r1, r1, r3
 8000414:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000418:	f04f 0000 	mov.w	r0, #0
 800041c:	bd70      	pop	{r4, r5, r6, pc}
 800041e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000422:	bf06      	itte	eq
 8000424:	4610      	moveq	r0, r2
 8000426:	4619      	moveq	r1, r3
 8000428:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800042c:	d019      	beq.n	8000462 <__aeabi_dmul+0x24a>
 800042e:	ea94 0f0c 	teq	r4, ip
 8000432:	d102      	bne.n	800043a <__aeabi_dmul+0x222>
 8000434:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000438:	d113      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800043a:	ea95 0f0c 	teq	r5, ip
 800043e:	d105      	bne.n	800044c <__aeabi_dmul+0x234>
 8000440:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000444:	bf1c      	itt	ne
 8000446:	4610      	movne	r0, r2
 8000448:	4619      	movne	r1, r3
 800044a:	d10a      	bne.n	8000462 <__aeabi_dmul+0x24a>
 800044c:	ea81 0103 	eor.w	r1, r1, r3
 8000450:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000454:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000458:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800045c:	f04f 0000 	mov.w	r0, #0
 8000460:	bd70      	pop	{r4, r5, r6, pc}
 8000462:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000466:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800046a:	bd70      	pop	{r4, r5, r6, pc}

0800046c <__aeabi_drsub>:
 800046c:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	e002      	b.n	8000478 <__adddf3>
 8000472:	bf00      	nop

08000474 <__aeabi_dsub>:
 8000474:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

08000478 <__adddf3>:
 8000478:	b530      	push	{r4, r5, lr}
 800047a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800047e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000482:	ea94 0f05 	teq	r4, r5
 8000486:	bf08      	it	eq
 8000488:	ea90 0f02 	teqeq	r0, r2
 800048c:	bf1f      	itttt	ne
 800048e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000492:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000496:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800049a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800049e:	f000 80e2 	beq.w	8000666 <__adddf3+0x1ee>
 80004a2:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004a6:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80004aa:	bfb8      	it	lt
 80004ac:	426d      	neglt	r5, r5
 80004ae:	dd0c      	ble.n	80004ca <__adddf3+0x52>
 80004b0:	442c      	add	r4, r5
 80004b2:	ea80 0202 	eor.w	r2, r0, r2
 80004b6:	ea81 0303 	eor.w	r3, r1, r3
 80004ba:	ea82 0000 	eor.w	r0, r2, r0
 80004be:	ea83 0101 	eor.w	r1, r3, r1
 80004c2:	ea80 0202 	eor.w	r2, r0, r2
 80004c6:	ea81 0303 	eor.w	r3, r1, r3
 80004ca:	2d36      	cmp	r5, #54	@ 0x36
 80004cc:	bf88      	it	hi
 80004ce:	bd30      	pophi	{r4, r5, pc}
 80004d0:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80004d4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80004d8:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80004dc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80004e0:	d002      	beq.n	80004e8 <__adddf3+0x70>
 80004e2:	4240      	negs	r0, r0
 80004e4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004e8:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80004ec:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004f0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004f4:	d002      	beq.n	80004fc <__adddf3+0x84>
 80004f6:	4252      	negs	r2, r2
 80004f8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004fc:	ea94 0f05 	teq	r4, r5
 8000500:	f000 80a7 	beq.w	8000652 <__adddf3+0x1da>
 8000504:	f1a4 0401 	sub.w	r4, r4, #1
 8000508:	f1d5 0e20 	rsbs	lr, r5, #32
 800050c:	db0d      	blt.n	800052a <__adddf3+0xb2>
 800050e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000512:	fa22 f205 	lsr.w	r2, r2, r5
 8000516:	1880      	adds	r0, r0, r2
 8000518:	f141 0100 	adc.w	r1, r1, #0
 800051c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000520:	1880      	adds	r0, r0, r2
 8000522:	fa43 f305 	asr.w	r3, r3, r5
 8000526:	4159      	adcs	r1, r3
 8000528:	e00e      	b.n	8000548 <__adddf3+0xd0>
 800052a:	f1a5 0520 	sub.w	r5, r5, #32
 800052e:	f10e 0e20 	add.w	lr, lr, #32
 8000532:	2a01      	cmp	r2, #1
 8000534:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000538:	bf28      	it	cs
 800053a:	f04c 0c02 	orrcs.w	ip, ip, #2
 800053e:	fa43 f305 	asr.w	r3, r3, r5
 8000542:	18c0      	adds	r0, r0, r3
 8000544:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000548:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800054c:	d507      	bpl.n	800055e <__adddf3+0xe6>
 800054e:	f04f 0e00 	mov.w	lr, #0
 8000552:	f1dc 0c00 	rsbs	ip, ip, #0
 8000556:	eb7e 0000 	sbcs.w	r0, lr, r0
 800055a:	eb6e 0101 	sbc.w	r1, lr, r1
 800055e:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000562:	d31b      	bcc.n	800059c <__adddf3+0x124>
 8000564:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000568:	d30c      	bcc.n	8000584 <__adddf3+0x10c>
 800056a:	0849      	lsrs	r1, r1, #1
 800056c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000570:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000574:	f104 0401 	add.w	r4, r4, #1
 8000578:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800057c:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000580:	f080 809a 	bcs.w	80006b8 <__adddf3+0x240>
 8000584:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000588:	bf08      	it	eq
 800058a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800058e:	f150 0000 	adcs.w	r0, r0, #0
 8000592:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000596:	ea41 0105 	orr.w	r1, r1, r5
 800059a:	bd30      	pop	{r4, r5, pc}
 800059c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005a0:	4140      	adcs	r0, r0
 80005a2:	eb41 0101 	adc.w	r1, r1, r1
 80005a6:	3c01      	subs	r4, #1
 80005a8:	bf28      	it	cs
 80005aa:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80005ae:	d2e9      	bcs.n	8000584 <__adddf3+0x10c>
 80005b0:	f091 0f00 	teq	r1, #0
 80005b4:	bf04      	itt	eq
 80005b6:	4601      	moveq	r1, r0
 80005b8:	2000      	moveq	r0, #0
 80005ba:	fab1 f381 	clz	r3, r1
 80005be:	bf08      	it	eq
 80005c0:	3320      	addeq	r3, #32
 80005c2:	f1a3 030b 	sub.w	r3, r3, #11
 80005c6:	f1b3 0220 	subs.w	r2, r3, #32
 80005ca:	da0c      	bge.n	80005e6 <__adddf3+0x16e>
 80005cc:	320c      	adds	r2, #12
 80005ce:	dd08      	ble.n	80005e2 <__adddf3+0x16a>
 80005d0:	f102 0c14 	add.w	ip, r2, #20
 80005d4:	f1c2 020c 	rsb	r2, r2, #12
 80005d8:	fa01 f00c 	lsl.w	r0, r1, ip
 80005dc:	fa21 f102 	lsr.w	r1, r1, r2
 80005e0:	e00c      	b.n	80005fc <__adddf3+0x184>
 80005e2:	f102 0214 	add.w	r2, r2, #20
 80005e6:	bfd8      	it	le
 80005e8:	f1c2 0c20 	rsble	ip, r2, #32
 80005ec:	fa01 f102 	lsl.w	r1, r1, r2
 80005f0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005f4:	bfdc      	itt	le
 80005f6:	ea41 010c 	orrle.w	r1, r1, ip
 80005fa:	4090      	lslle	r0, r2
 80005fc:	1ae4      	subs	r4, r4, r3
 80005fe:	bfa2      	ittt	ge
 8000600:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000604:	4329      	orrge	r1, r5
 8000606:	bd30      	popge	{r4, r5, pc}
 8000608:	ea6f 0404 	mvn.w	r4, r4
 800060c:	3c1f      	subs	r4, #31
 800060e:	da1c      	bge.n	800064a <__adddf3+0x1d2>
 8000610:	340c      	adds	r4, #12
 8000612:	dc0e      	bgt.n	8000632 <__adddf3+0x1ba>
 8000614:	f104 0414 	add.w	r4, r4, #20
 8000618:	f1c4 0220 	rsb	r2, r4, #32
 800061c:	fa20 f004 	lsr.w	r0, r0, r4
 8000620:	fa01 f302 	lsl.w	r3, r1, r2
 8000624:	ea40 0003 	orr.w	r0, r0, r3
 8000628:	fa21 f304 	lsr.w	r3, r1, r4
 800062c:	ea45 0103 	orr.w	r1, r5, r3
 8000630:	bd30      	pop	{r4, r5, pc}
 8000632:	f1c4 040c 	rsb	r4, r4, #12
 8000636:	f1c4 0220 	rsb	r2, r4, #32
 800063a:	fa20 f002 	lsr.w	r0, r0, r2
 800063e:	fa01 f304 	lsl.w	r3, r1, r4
 8000642:	ea40 0003 	orr.w	r0, r0, r3
 8000646:	4629      	mov	r1, r5
 8000648:	bd30      	pop	{r4, r5, pc}
 800064a:	fa21 f004 	lsr.w	r0, r1, r4
 800064e:	4629      	mov	r1, r5
 8000650:	bd30      	pop	{r4, r5, pc}
 8000652:	f094 0f00 	teq	r4, #0
 8000656:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800065a:	bf06      	itte	eq
 800065c:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000660:	3401      	addeq	r4, #1
 8000662:	3d01      	subne	r5, #1
 8000664:	e74e      	b.n	8000504 <__adddf3+0x8c>
 8000666:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800066a:	bf18      	it	ne
 800066c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000670:	d029      	beq.n	80006c6 <__adddf3+0x24e>
 8000672:	ea94 0f05 	teq	r4, r5
 8000676:	bf08      	it	eq
 8000678:	ea90 0f02 	teqeq	r0, r2
 800067c:	d005      	beq.n	800068a <__adddf3+0x212>
 800067e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000682:	bf04      	itt	eq
 8000684:	4619      	moveq	r1, r3
 8000686:	4610      	moveq	r0, r2
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	ea91 0f03 	teq	r1, r3
 800068e:	bf1e      	ittt	ne
 8000690:	2100      	movne	r1, #0
 8000692:	2000      	movne	r0, #0
 8000694:	bd30      	popne	{r4, r5, pc}
 8000696:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800069a:	d105      	bne.n	80006a8 <__adddf3+0x230>
 800069c:	0040      	lsls	r0, r0, #1
 800069e:	4149      	adcs	r1, r1
 80006a0:	bf28      	it	cs
 80006a2:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006a6:	bd30      	pop	{r4, r5, pc}
 80006a8:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80006ac:	bf3c      	itt	cc
 80006ae:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80006b2:	bd30      	popcc	{r4, r5, pc}
 80006b4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80006b8:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80006bc:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80006c0:	f04f 0000 	mov.w	r0, #0
 80006c4:	bd30      	pop	{r4, r5, pc}
 80006c6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006ca:	bf1a      	itte	ne
 80006cc:	4619      	movne	r1, r3
 80006ce:	4610      	movne	r0, r2
 80006d0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80006d4:	bf1c      	itt	ne
 80006d6:	460b      	movne	r3, r1
 80006d8:	4602      	movne	r2, r0
 80006da:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80006de:	bf06      	itte	eq
 80006e0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80006e4:	ea91 0f03 	teqeq	r1, r3
 80006e8:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80006ec:	bd30      	pop	{r4, r5, pc}
 80006ee:	bf00      	nop

080006f0 <__aeabi_ui2d>:
 80006f0:	f090 0f00 	teq	r0, #0
 80006f4:	bf04      	itt	eq
 80006f6:	2100      	moveq	r1, #0
 80006f8:	4770      	bxeq	lr
 80006fa:	b530      	push	{r4, r5, lr}
 80006fc:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000700:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000704:	f04f 0500 	mov.w	r5, #0
 8000708:	f04f 0100 	mov.w	r1, #0
 800070c:	e750      	b.n	80005b0 <__adddf3+0x138>
 800070e:	bf00      	nop

08000710 <__aeabi_i2d>:
 8000710:	f090 0f00 	teq	r0, #0
 8000714:	bf04      	itt	eq
 8000716:	2100      	moveq	r1, #0
 8000718:	4770      	bxeq	lr
 800071a:	b530      	push	{r4, r5, lr}
 800071c:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000720:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000724:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000728:	bf48      	it	mi
 800072a:	4240      	negmi	r0, r0
 800072c:	f04f 0100 	mov.w	r1, #0
 8000730:	e73e      	b.n	80005b0 <__adddf3+0x138>
 8000732:	bf00      	nop

08000734 <__aeabi_f2d>:
 8000734:	0042      	lsls	r2, r0, #1
 8000736:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800073a:	ea4f 0131 	mov.w	r1, r1, rrx
 800073e:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000742:	bf1f      	itttt	ne
 8000744:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000748:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 800074c:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000750:	4770      	bxne	lr
 8000752:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 8000756:	bf08      	it	eq
 8000758:	4770      	bxeq	lr
 800075a:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 800075e:	bf04      	itt	eq
 8000760:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000764:	4770      	bxeq	lr
 8000766:	b530      	push	{r4, r5, lr}
 8000768:	f44f 7460 	mov.w	r4, #896	@ 0x380
 800076c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000770:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000774:	e71c      	b.n	80005b0 <__adddf3+0x138>
 8000776:	bf00      	nop

08000778 <__aeabi_ul2d>:
 8000778:	ea50 0201 	orrs.w	r2, r0, r1
 800077c:	bf08      	it	eq
 800077e:	4770      	bxeq	lr
 8000780:	b530      	push	{r4, r5, lr}
 8000782:	f04f 0500 	mov.w	r5, #0
 8000786:	e00a      	b.n	800079e <__aeabi_l2d+0x16>

08000788 <__aeabi_l2d>:
 8000788:	ea50 0201 	orrs.w	r2, r0, r1
 800078c:	bf08      	it	eq
 800078e:	4770      	bxeq	lr
 8000790:	b530      	push	{r4, r5, lr}
 8000792:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 8000796:	d502      	bpl.n	800079e <__aeabi_l2d+0x16>
 8000798:	4240      	negs	r0, r0
 800079a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800079e:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007a2:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007a6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80007aa:	f43f aed8 	beq.w	800055e <__adddf3+0xe6>
 80007ae:	f04f 0203 	mov.w	r2, #3
 80007b2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007b6:	bf18      	it	ne
 80007b8:	3203      	addne	r2, #3
 80007ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80007be:	bf18      	it	ne
 80007c0:	3203      	addne	r2, #3
 80007c2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80007c6:	f1c2 0320 	rsb	r3, r2, #32
 80007ca:	fa00 fc03 	lsl.w	ip, r0, r3
 80007ce:	fa20 f002 	lsr.w	r0, r0, r2
 80007d2:	fa01 fe03 	lsl.w	lr, r1, r3
 80007d6:	ea40 000e 	orr.w	r0, r0, lr
 80007da:	fa21 f102 	lsr.w	r1, r1, r2
 80007de:	4414      	add	r4, r2
 80007e0:	e6bd      	b.n	800055e <__adddf3+0xe6>
 80007e2:	bf00      	nop

080007e4 <__gedf2>:
 80007e4:	f04f 3cff 	mov.w	ip, #4294967295
 80007e8:	e006      	b.n	80007f8 <__cmpdf2+0x4>
 80007ea:	bf00      	nop

080007ec <__ledf2>:
 80007ec:	f04f 0c01 	mov.w	ip, #1
 80007f0:	e002      	b.n	80007f8 <__cmpdf2+0x4>
 80007f2:	bf00      	nop

080007f4 <__cmpdf2>:
 80007f4:	f04f 0c01 	mov.w	ip, #1
 80007f8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007fc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000800:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000804:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800080e:	d01b      	beq.n	8000848 <__cmpdf2+0x54>
 8000810:	b001      	add	sp, #4
 8000812:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000816:	bf0c      	ite	eq
 8000818:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800081c:	ea91 0f03 	teqne	r1, r3
 8000820:	bf02      	ittt	eq
 8000822:	ea90 0f02 	teqeq	r0, r2
 8000826:	2000      	moveq	r0, #0
 8000828:	4770      	bxeq	lr
 800082a:	f110 0f00 	cmn.w	r0, #0
 800082e:	ea91 0f03 	teq	r1, r3
 8000832:	bf58      	it	pl
 8000834:	4299      	cmppl	r1, r3
 8000836:	bf08      	it	eq
 8000838:	4290      	cmpeq	r0, r2
 800083a:	bf2c      	ite	cs
 800083c:	17d8      	asrcs	r0, r3, #31
 800083e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000842:	f040 0001 	orr.w	r0, r0, #1
 8000846:	4770      	bx	lr
 8000848:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800084c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000850:	d102      	bne.n	8000858 <__cmpdf2+0x64>
 8000852:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000856:	d107      	bne.n	8000868 <__cmpdf2+0x74>
 8000858:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800085c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000860:	d1d6      	bne.n	8000810 <__cmpdf2+0x1c>
 8000862:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000866:	d0d3      	beq.n	8000810 <__cmpdf2+0x1c>
 8000868:	f85d 0b04 	ldr.w	r0, [sp], #4
 800086c:	4770      	bx	lr
 800086e:	bf00      	nop

08000870 <__aeabi_cdrcmple>:
 8000870:	4684      	mov	ip, r0
 8000872:	4610      	mov	r0, r2
 8000874:	4662      	mov	r2, ip
 8000876:	468c      	mov	ip, r1
 8000878:	4619      	mov	r1, r3
 800087a:	4663      	mov	r3, ip
 800087c:	e000      	b.n	8000880 <__aeabi_cdcmpeq>
 800087e:	bf00      	nop

08000880 <__aeabi_cdcmpeq>:
 8000880:	b501      	push	{r0, lr}
 8000882:	f7ff ffb7 	bl	80007f4 <__cmpdf2>
 8000886:	2800      	cmp	r0, #0
 8000888:	bf48      	it	mi
 800088a:	f110 0f00 	cmnmi.w	r0, #0
 800088e:	bd01      	pop	{r0, pc}

08000890 <__aeabi_dcmpeq>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff fff4 	bl	8000880 <__aeabi_cdcmpeq>
 8000898:	bf0c      	ite	eq
 800089a:	2001      	moveq	r0, #1
 800089c:	2000      	movne	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_dcmplt>:
 80008a4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008a8:	f7ff ffea 	bl	8000880 <__aeabi_cdcmpeq>
 80008ac:	bf34      	ite	cc
 80008ae:	2001      	movcc	r0, #1
 80008b0:	2000      	movcs	r0, #0
 80008b2:	f85d fb08 	ldr.w	pc, [sp], #8
 80008b6:	bf00      	nop

080008b8 <__aeabi_dcmple>:
 80008b8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008bc:	f7ff ffe0 	bl	8000880 <__aeabi_cdcmpeq>
 80008c0:	bf94      	ite	ls
 80008c2:	2001      	movls	r0, #1
 80008c4:	2000      	movhi	r0, #0
 80008c6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008ca:	bf00      	nop

080008cc <__aeabi_dcmpge>:
 80008cc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008d0:	f7ff ffce 	bl	8000870 <__aeabi_cdrcmple>
 80008d4:	bf94      	ite	ls
 80008d6:	2001      	movls	r0, #1
 80008d8:	2000      	movhi	r0, #0
 80008da:	f85d fb08 	ldr.w	pc, [sp], #8
 80008de:	bf00      	nop

080008e0 <__aeabi_dcmpgt>:
 80008e0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008e4:	f7ff ffc4 	bl	8000870 <__aeabi_cdrcmple>
 80008e8:	bf34      	ite	cc
 80008ea:	2001      	movcc	r0, #1
 80008ec:	2000      	movcs	r0, #0
 80008ee:	f85d fb08 	ldr.w	pc, [sp], #8
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2iz>:
 80008f4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 80008fc:	d215      	bcs.n	800092a <__aeabi_d2iz+0x36>
 80008fe:	d511      	bpl.n	8000924 <__aeabi_d2iz+0x30>
 8000900:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d912      	bls.n	8000930 <__aeabi_d2iz+0x3c>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800091a:	fa23 f002 	lsr.w	r0, r3, r2
 800091e:	bf18      	it	ne
 8000920:	4240      	negne	r0, r0
 8000922:	4770      	bx	lr
 8000924:	f04f 0000 	mov.w	r0, #0
 8000928:	4770      	bx	lr
 800092a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800092e:	d105      	bne.n	800093c <__aeabi_d2iz+0x48>
 8000930:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000934:	bf08      	it	eq
 8000936:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 800093a:	4770      	bx	lr
 800093c:	f04f 0000 	mov.w	r0, #0
 8000940:	4770      	bx	lr
 8000942:	bf00      	nop

08000944 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000944:	b480      	push	{r7}
 8000946:	b083      	sub	sp, #12
 8000948:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_GPIO_Init+0x44>)
 800094c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800094e:	4a0e      	ldr	r2, [pc, #56]	@ (8000988 <MX_GPIO_Init+0x44>)
 8000950:	f043 0301 	orr.w	r3, r3, #1
 8000954:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000956:	4b0c      	ldr	r3, [pc, #48]	@ (8000988 <MX_GPIO_Init+0x44>)
 8000958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800095a:	f003 0301 	and.w	r3, r3, #1
 800095e:	607b      	str	r3, [r7, #4]
 8000960:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000962:	4b09      	ldr	r3, [pc, #36]	@ (8000988 <MX_GPIO_Init+0x44>)
 8000964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000966:	4a08      	ldr	r2, [pc, #32]	@ (8000988 <MX_GPIO_Init+0x44>)
 8000968:	f043 0302 	orr.w	r3, r3, #2
 800096c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800096e:	4b06      	ldr	r3, [pc, #24]	@ (8000988 <MX_GPIO_Init+0x44>)
 8000970:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000972:	f003 0302 	and.w	r3, r3, #2
 8000976:	603b      	str	r3, [r7, #0]
 8000978:	683b      	ldr	r3, [r7, #0]

}
 800097a:	bf00      	nop
 800097c:	370c      	adds	r7, #12
 800097e:	46bd      	mov	sp, r7
 8000980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	40021000 	.word	0x40021000

0800098c <SetPWM.1>:
  uint32_t PhaseB2;
  int32_t AA;
  int32_t BB;


  void SetPWM(int32_t A, int32_t B){
 800098c:	b480      	push	{r7}
 800098e:	b085      	sub	sp, #20
 8000990:	af00      	add	r7, sp, #0
 8000992:	60f8      	str	r0, [r7, #12]
 8000994:	60b9      	str	r1, [r7, #8]
 8000996:	4663      	mov	r3, ip
 8000998:	f8c7 c004 	str.w	ip, [r7, #4]
	  if(A>0){PhaseA=A;PhaseA2=0;}
 800099c:	68fa      	ldr	r2, [r7, #12]
 800099e:	2a00      	cmp	r2, #0
 80009a0:	dd04      	ble.n	80009ac <SetPWM.1+0x20>
 80009a2:	68fa      	ldr	r2, [r7, #12]
 80009a4:	615a      	str	r2, [r3, #20]
 80009a6:	2200      	movs	r2, #0
 80009a8:	611a      	str	r2, [r3, #16]
 80009aa:	e006      	b.n	80009ba <SetPWM.1+0x2e>
	  else{PhaseA=0;PhaseA2=abs(A);}
 80009ac:	2200      	movs	r2, #0
 80009ae:	615a      	str	r2, [r3, #20]
 80009b0:	68fa      	ldr	r2, [r7, #12]
 80009b2:	2a00      	cmp	r2, #0
 80009b4:	bfb8      	it	lt
 80009b6:	4252      	neglt	r2, r2
 80009b8:	611a      	str	r2, [r3, #16]
	  if(B>0){PhaseB=B;PhaseB2=0;}
 80009ba:	68ba      	ldr	r2, [r7, #8]
 80009bc:	2a00      	cmp	r2, #0
 80009be:	dd04      	ble.n	80009ca <SetPWM.1+0x3e>
 80009c0:	68ba      	ldr	r2, [r7, #8]
 80009c2:	60da      	str	r2, [r3, #12]
 80009c4:	2200      	movs	r2, #0
 80009c6:	609a      	str	r2, [r3, #8]
 80009c8:	e006      	b.n	80009d8 <SetPWM.1+0x4c>
	  else{PhaseB=0;PhaseB2=abs(B);}
 80009ca:	2200      	movs	r2, #0
 80009cc:	60da      	str	r2, [r3, #12]
 80009ce:	68ba      	ldr	r2, [r7, #8]
 80009d0:	2a00      	cmp	r2, #0
 80009d2:	bfb8      	it	lt
 80009d4:	4252      	neglt	r2, r2
 80009d6:	609a      	str	r2, [r3, #8]
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_1,PhaseA);
 80009d8:	4a0a      	ldr	r2, [pc, #40]	@ (8000a04 <SetPWM.1+0x78>)
 80009da:	6812      	ldr	r2, [r2, #0]
 80009dc:	6959      	ldr	r1, [r3, #20]
 80009de:	6351      	str	r1, [r2, #52]	@ 0x34
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_2,PhaseA2);
 80009e0:	4a08      	ldr	r2, [pc, #32]	@ (8000a04 <SetPWM.1+0x78>)
 80009e2:	6812      	ldr	r2, [r2, #0]
 80009e4:	6919      	ldr	r1, [r3, #16]
 80009e6:	6391      	str	r1, [r2, #56]	@ 0x38
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_3,PhaseB);
 80009e8:	4a06      	ldr	r2, [pc, #24]	@ (8000a04 <SetPWM.1+0x78>)
 80009ea:	6812      	ldr	r2, [r2, #0]
 80009ec:	68d9      	ldr	r1, [r3, #12]
 80009ee:	63d1      	str	r1, [r2, #60]	@ 0x3c
	  __HAL_TIM_SET_COMPARE(&htim2,TIM_CHANNEL_4,PhaseB2);
 80009f0:	4a04      	ldr	r2, [pc, #16]	@ (8000a04 <SetPWM.1+0x78>)
 80009f2:	6812      	ldr	r2, [r2, #0]
 80009f4:	689b      	ldr	r3, [r3, #8]
 80009f6:	6413      	str	r3, [r2, #64]	@ 0x40
  }
 80009f8:	bf00      	nop
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr
 8000a04:	20000028 	.word	0x20000028

08000a08 <main>:
{
 8000a08:	b580      	push	{r7, lr}
 8000a0a:	b088      	sub	sp, #32
 8000a0c:	af00      	add	r7, sp, #0
int main(void)
 8000a0e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000a12:	61bb      	str	r3, [r7, #24]
  HAL_Init();
 8000a14:	f000 fa6f 	bl	8000ef6 <HAL_Init>
  SystemClock_Config();
 8000a18:	f000 f88c 	bl	8000b34 <SystemClock_Config>
  MX_GPIO_Init();
 8000a1c:	f7ff ff92 	bl	8000944 <MX_GPIO_Init>
  MX_TIM2_Init();
 8000a20:	f000 f934 	bl	8000c8c <MX_TIM2_Init>
  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_1);
 8000a24:	2100      	movs	r1, #0
 8000a26:	4812      	ldr	r0, [pc, #72]	@ (8000a70 <main+0x68>)
 8000a28:	f002 f9fc 	bl	8002e24 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_2);
 8000a2c:	2104      	movs	r1, #4
 8000a2e:	4810      	ldr	r0, [pc, #64]	@ (8000a70 <main+0x68>)
 8000a30:	f002 f9f8 	bl	8002e24 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_3);
 8000a34:	2108      	movs	r1, #8
 8000a36:	480e      	ldr	r0, [pc, #56]	@ (8000a70 <main+0x68>)
 8000a38:	f002 f9f4 	bl	8002e24 <HAL_TIMEx_PWMN_Start>
  HAL_TIMEx_PWMN_Start(&htim2, TIM_CHANNEL_4);
 8000a3c:	210c      	movs	r1, #12
 8000a3e:	480c      	ldr	r0, [pc, #48]	@ (8000a70 <main+0x68>)
 8000a40:	f002 f9f0 	bl	8002e24 <HAL_TIMEx_PWMN_Start>
  int pulse=0;
 8000a44:	2300      	movs	r3, #0
 8000a46:	61fb      	str	r3, [r7, #28]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  pulse++;
 8000a48:	69fb      	ldr	r3, [r7, #28]
 8000a4a:	3301      	adds	r3, #1
 8000a4c:	61fb      	str	r3, [r7, #28]
	  if(pulse>360){pulse=-360;}
 8000a4e:	69fb      	ldr	r3, [r7, #28]
 8000a50:	f5b3 7fb4 	cmp.w	r3, #360	@ 0x168
 8000a54:	dd01      	ble.n	8000a5a <main+0x52>
 8000a56:	4b07      	ldr	r3, [pc, #28]	@ (8000a74 <main+0x6c>)
 8000a58:	61fb      	str	r3, [r7, #28]
	  SetAngle(pulse);
 8000a5a:	69fb      	ldr	r3, [r7, #28]
 8000a5c:	b29b      	uxth	r3, r3
 8000a5e:	463a      	mov	r2, r7
 8000a60:	4694      	mov	ip, r2
 8000a62:	4618      	mov	r0, r3
 8000a64:	f000 f808 	bl	8000a78 <SetAngle.0>
	  HAL_Delay(10);
 8000a68:	200a      	movs	r0, #10
 8000a6a:	f000 fab5 	bl	8000fd8 <HAL_Delay>
	  pulse++;
 8000a6e:	e7eb      	b.n	8000a48 <main+0x40>
 8000a70:	20000028 	.word	0x20000028
 8000a74:	fffffe98 	.word	0xfffffe98

08000a78 <SetAngle.0>:
  void SetAngle(uint16_t Angle){
 8000a78:	b590      	push	{r4, r7, lr}
 8000a7a:	b083      	sub	sp, #12
 8000a7c:	af00      	add	r7, sp, #0
 8000a7e:	4603      	mov	r3, r0
 8000a80:	80fb      	strh	r3, [r7, #6]
 8000a82:	4664      	mov	r4, ip
 8000a84:	f8c7 c000 	str.w	ip, [r7]
	  AA=sin(Angle* (M_PI / 180.0))*pow(2, 10);
 8000a88:	88fb      	ldrh	r3, [r7, #6]
 8000a8a:	4618      	mov	r0, r3
 8000a8c:	f7ff fe40 	bl	8000710 <__aeabi_i2d>
 8000a90:	a325      	add	r3, pc, #148	@ (adr r3, 8000b28 <SetAngle.0+0xb0>)
 8000a92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000a96:	f7ff fbbf 	bl	8000218 <__aeabi_dmul>
 8000a9a:	4602      	mov	r2, r0
 8000a9c:	460b      	mov	r3, r1
 8000a9e:	ec43 2b17 	vmov	d7, r2, r3
 8000aa2:	eeb0 0a47 	vmov.f32	s0, s14
 8000aa6:	eef0 0a67 	vmov.f32	s1, s15
 8000aaa:	f002 fb99 	bl	80031e0 <sin>
 8000aae:	ec51 0b10 	vmov	r0, r1, d0
 8000ab2:	f04f 0200 	mov.w	r2, #0
 8000ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <SetAngle.0+0xb8>)
 8000ab8:	f7ff fbae 	bl	8000218 <__aeabi_dmul>
 8000abc:	4602      	mov	r2, r0
 8000abe:	460b      	mov	r3, r1
 8000ac0:	4610      	mov	r0, r2
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	f7ff ff16 	bl	80008f4 <__aeabi_d2iz>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	6063      	str	r3, [r4, #4]
	  BB=cos(Angle* (M_PI / 180.0))*pow(2, 10);
 8000acc:	88fb      	ldrh	r3, [r7, #6]
 8000ace:	4618      	mov	r0, r3
 8000ad0:	f7ff fe1e 	bl	8000710 <__aeabi_i2d>
 8000ad4:	a314      	add	r3, pc, #80	@ (adr r3, 8000b28 <SetAngle.0+0xb0>)
 8000ad6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ada:	f7ff fb9d 	bl	8000218 <__aeabi_dmul>
 8000ade:	4602      	mov	r2, r0
 8000ae0:	460b      	mov	r3, r1
 8000ae2:	ec43 2b17 	vmov	d7, r2, r3
 8000ae6:	eeb0 0a47 	vmov.f32	s0, s14
 8000aea:	eef0 0a67 	vmov.f32	s1, s15
 8000aee:	f002 fb23 	bl	8003138 <cos>
 8000af2:	ec51 0b10 	vmov	r0, r1, d0
 8000af6:	f04f 0200 	mov.w	r2, #0
 8000afa:	4b0d      	ldr	r3, [pc, #52]	@ (8000b30 <SetAngle.0+0xb8>)
 8000afc:	f7ff fb8c 	bl	8000218 <__aeabi_dmul>
 8000b00:	4602      	mov	r2, r0
 8000b02:	460b      	mov	r3, r1
 8000b04:	4610      	mov	r0, r2
 8000b06:	4619      	mov	r1, r3
 8000b08:	f7ff fef4 	bl	80008f4 <__aeabi_d2iz>
 8000b0c:	4603      	mov	r3, r0
 8000b0e:	6023      	str	r3, [r4, #0]
	  SetPWM(AA,BB);
 8000b10:	6863      	ldr	r3, [r4, #4]
 8000b12:	6822      	ldr	r2, [r4, #0]
 8000b14:	46a4      	mov	ip, r4
 8000b16:	4611      	mov	r1, r2
 8000b18:	4618      	mov	r0, r3
 8000b1a:	f7ff ff37 	bl	800098c <SetPWM.1>
  }
 8000b1e:	bf00      	nop
 8000b20:	370c      	adds	r7, #12
 8000b22:	46bd      	mov	sp, r7
 8000b24:	bd90      	pop	{r4, r7, pc}
 8000b26:	bf00      	nop
 8000b28:	a2529d39 	.word	0xa2529d39
 8000b2c:	3f91df46 	.word	0x3f91df46
 8000b30:	40900000 	.word	0x40900000

08000b34 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b094      	sub	sp, #80	@ 0x50
 8000b38:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b3a:	f107 0318 	add.w	r3, r7, #24
 8000b3e:	2238      	movs	r2, #56	@ 0x38
 8000b40:	2100      	movs	r1, #0
 8000b42:	4618      	mov	r0, r3
 8000b44:	f002 fac9 	bl	80030da <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b48:	1d3b      	adds	r3, r7, #4
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	601a      	str	r2, [r3, #0]
 8000b4e:	605a      	str	r2, [r3, #4]
 8000b50:	609a      	str	r2, [r3, #8]
 8000b52:	60da      	str	r2, [r3, #12]
 8000b54:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000b56:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8000b5a:	f000 fcc5 	bl	80014e8 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000b5e:	2302      	movs	r3, #2
 8000b60:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000b62:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000b66:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000b68:	2340      	movs	r3, #64	@ 0x40
 8000b6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b70:	f107 0318 	add.w	r3, r7, #24
 8000b74:	4618      	mov	r0, r3
 8000b76:	f000 fd6b 	bl	8001650 <HAL_RCC_OscConfig>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d001      	beq.n	8000b84 <SystemClock_Config+0x50>
  {
    Error_Handler();
 8000b80:	f000 f818 	bl	8000bb4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000b84:	230f      	movs	r3, #15
 8000b86:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000b88:	2301      	movs	r3, #1
 8000b8a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000b8c:	2300      	movs	r3, #0
 8000b8e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000b90:	2300      	movs	r3, #0
 8000b92:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000b94:	2300      	movs	r3, #0
 8000b96:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000b98:	1d3b      	adds	r3, r7, #4
 8000b9a:	2100      	movs	r1, #0
 8000b9c:	4618      	mov	r0, r3
 8000b9e:	f001 f869 	bl	8001c74 <HAL_RCC_ClockConfig>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d001      	beq.n	8000bac <SystemClock_Config+0x78>
  {
    Error_Handler();
 8000ba8:	f000 f804 	bl	8000bb4 <Error_Handler>
  }
}
 8000bac:	bf00      	nop
 8000bae:	3750      	adds	r7, #80	@ 0x50
 8000bb0:	46bd      	mov	sp, r7
 8000bb2:	bd80      	pop	{r7, pc}

08000bb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000bb8:	b672      	cpsid	i
}
 8000bba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000bbc:	bf00      	nop
 8000bbe:	e7fd      	b.n	8000bbc <Error_Handler+0x8>

08000bc0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000bc0:	b580      	push	{r7, lr}
 8000bc2:	b082      	sub	sp, #8
 8000bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8000c04 <HAL_MspInit+0x44>)
 8000bc8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bca:	4a0e      	ldr	r2, [pc, #56]	@ (8000c04 <HAL_MspInit+0x44>)
 8000bcc:	f043 0301 	orr.w	r3, r3, #1
 8000bd0:	6613      	str	r3, [r2, #96]	@ 0x60
 8000bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8000c04 <HAL_MspInit+0x44>)
 8000bd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000bd6:	f003 0301 	and.w	r3, r3, #1
 8000bda:	607b      	str	r3, [r7, #4]
 8000bdc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bde:	4b09      	ldr	r3, [pc, #36]	@ (8000c04 <HAL_MspInit+0x44>)
 8000be0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000be2:	4a08      	ldr	r2, [pc, #32]	@ (8000c04 <HAL_MspInit+0x44>)
 8000be4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000be8:	6593      	str	r3, [r2, #88]	@ 0x58
 8000bea:	4b06      	ldr	r3, [pc, #24]	@ (8000c04 <HAL_MspInit+0x44>)
 8000bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000bee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000bf2:	603b      	str	r3, [r7, #0]
 8000bf4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8000bf6:	f000 fd1b 	bl	8001630 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000bfa:	bf00      	nop
 8000bfc:	3708      	adds	r7, #8
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40021000 	.word	0x40021000

08000c08 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000c08:	b480      	push	{r7}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000c0c:	bf00      	nop
 8000c0e:	e7fd      	b.n	8000c0c <NMI_Handler+0x4>

08000c10 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c10:	b480      	push	{r7}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c14:	bf00      	nop
 8000c16:	e7fd      	b.n	8000c14 <HardFault_Handler+0x4>

08000c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c1c:	bf00      	nop
 8000c1e:	e7fd      	b.n	8000c1c <MemManage_Handler+0x4>

08000c20 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c20:	b480      	push	{r7}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c24:	bf00      	nop
 8000c26:	e7fd      	b.n	8000c24 <BusFault_Handler+0x4>

08000c28 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c28:	b480      	push	{r7}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c2c:	bf00      	nop
 8000c2e:	e7fd      	b.n	8000c2c <UsageFault_Handler+0x4>

08000c30 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c30:	b480      	push	{r7}
 8000c32:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000c34:	bf00      	nop
 8000c36:	46bd      	mov	sp, r7
 8000c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3c:	4770      	bx	lr

08000c3e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c3e:	b480      	push	{r7}
 8000c40:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c42:	bf00      	nop
 8000c44:	46bd      	mov	sp, r7
 8000c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c4a:	4770      	bx	lr

08000c4c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c4c:	b480      	push	{r7}
 8000c4e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c50:	bf00      	nop
 8000c52:	46bd      	mov	sp, r7
 8000c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c58:	4770      	bx	lr

08000c5a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c5a:	b580      	push	{r7, lr}
 8000c5c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c5e:	f000 f99d 	bl	8000f9c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c62:	bf00      	nop
 8000c64:	bd80      	pop	{r7, pc}
	...

08000c68 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c68:	b480      	push	{r7}
 8000c6a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c6c:	4b06      	ldr	r3, [pc, #24]	@ (8000c88 <SystemInit+0x20>)
 8000c6e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c72:	4a05      	ldr	r2, [pc, #20]	@ (8000c88 <SystemInit+0x20>)
 8000c74:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c78:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c7c:	bf00      	nop
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop
 8000c88:	e000ed00 	.word	0xe000ed00

08000c8c <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000c8c:	b580      	push	{r7, lr}
 8000c8e:	b08e      	sub	sp, #56	@ 0x38
 8000c90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000c92:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	601a      	str	r2, [r3, #0]
 8000ca8:	605a      	str	r2, [r3, #4]
 8000caa:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000cac:	463b      	mov	r3, r7
 8000cae:	2200      	movs	r2, #0
 8000cb0:	601a      	str	r2, [r3, #0]
 8000cb2:	605a      	str	r2, [r3, #4]
 8000cb4:	609a      	str	r2, [r3, #8]
 8000cb6:	60da      	str	r2, [r3, #12]
 8000cb8:	611a      	str	r2, [r3, #16]
 8000cba:	615a      	str	r2, [r3, #20]
 8000cbc:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cbe:	4b3f      	ldr	r3, [pc, #252]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000cc0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cc4:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8000cc6:	4b3d      	ldr	r3, [pc, #244]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000cc8:	2200      	movs	r2, #0
 8000cca:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000ccc:	4b3b      	ldr	r3, [pc, #236]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000cd2:	4b3a      	ldr	r3, [pc, #232]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000cd4:	f04f 32ff 	mov.w	r2, #4294967295
 8000cd8:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000cda:	4b38      	ldr	r3, [pc, #224]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000ce0:	4b36      	ldr	r3, [pc, #216]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000ce6:	4835      	ldr	r0, [pc, #212]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000ce8:	f001 f9a8 	bl	800203c <HAL_TIM_Base_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000cf2:	f7ff ff5f 	bl	8000bb4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000cf6:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000cfa:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000cfc:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000d00:	4619      	mov	r1, r3
 8000d02:	482e      	ldr	r0, [pc, #184]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d04:	f001 fb66 	bl	80023d4 <HAL_TIM_ConfigClockSource>
 8000d08:	4603      	mov	r3, r0
 8000d0a:	2b00      	cmp	r3, #0
 8000d0c:	d001      	beq.n	8000d12 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000d0e:	f7ff ff51 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8000d12:	482a      	ldr	r0, [pc, #168]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d14:	f001 f9e9 	bl	80020ea <HAL_TIM_PWM_Init>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	2b00      	cmp	r3, #0
 8000d1c:	d001      	beq.n	8000d22 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000d1e:	f7ff ff49 	bl	8000bb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d22:	2300      	movs	r3, #0
 8000d24:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d26:	2300      	movs	r3, #0
 8000d28:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d2a:	f107 031c 	add.w	r3, r7, #28
 8000d2e:	4619      	mov	r1, r3
 8000d30:	4822      	ldr	r0, [pc, #136]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d32:	f002 f92b 	bl	8002f8c <HAL_TIMEx_MasterConfigSynchronization>
 8000d36:	4603      	mov	r3, r0
 8000d38:	2b00      	cmp	r3, #0
 8000d3a:	d001      	beq.n	8000d40 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8000d3c:	f7ff ff3a 	bl	8000bb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000d40:	2360      	movs	r3, #96	@ 0x60
 8000d42:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 5000;
 8000d44:	f241 3388 	movw	r3, #5000	@ 0x1388
 8000d48:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000d4a:	2300      	movs	r3, #0
 8000d4c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000d4e:	2300      	movs	r3, #0
 8000d50:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000d52:	463b      	mov	r3, r7
 8000d54:	2200      	movs	r2, #0
 8000d56:	4619      	mov	r1, r3
 8000d58:	4818      	ldr	r0, [pc, #96]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d5a:	f001 fa27 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 8000d5e:	4603      	mov	r3, r0
 8000d60:	2b00      	cmp	r3, #0
 8000d62:	d001      	beq.n	8000d68 <MX_TIM2_Init+0xdc>
  {
    Error_Handler();
 8000d64:	f7ff ff26 	bl	8000bb4 <Error_Handler>
  }
  sConfigOC.Pulse = 0;
 8000d68:	2300      	movs	r3, #0
 8000d6a:	607b      	str	r3, [r7, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000d6c:	463b      	mov	r3, r7
 8000d6e:	2204      	movs	r2, #4
 8000d70:	4619      	mov	r1, r3
 8000d72:	4812      	ldr	r0, [pc, #72]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d74:	f001 fa1a 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 8000d78:	4603      	mov	r3, r0
 8000d7a:	2b00      	cmp	r3, #0
 8000d7c:	d001      	beq.n	8000d82 <MX_TIM2_Init+0xf6>
  {
    Error_Handler();
 8000d7e:	f7ff ff19 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000d82:	463b      	mov	r3, r7
 8000d84:	2208      	movs	r2, #8
 8000d86:	4619      	mov	r1, r3
 8000d88:	480c      	ldr	r0, [pc, #48]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000d8a:	f001 fa0f 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_TIM2_Init+0x10c>
  {
    Error_Handler();
 8000d94:	f7ff ff0e 	bl	8000bb4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000d98:	463b      	mov	r3, r7
 8000d9a:	220c      	movs	r2, #12
 8000d9c:	4619      	mov	r1, r3
 8000d9e:	4807      	ldr	r0, [pc, #28]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000da0:	f001 fa04 	bl	80021ac <HAL_TIM_PWM_ConfigChannel>
 8000da4:	4603      	mov	r3, r0
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d001      	beq.n	8000dae <MX_TIM2_Init+0x122>
  {
    Error_Handler();
 8000daa:	f7ff ff03 	bl	8000bb4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8000dae:	4803      	ldr	r0, [pc, #12]	@ (8000dbc <MX_TIM2_Init+0x130>)
 8000db0:	f000 f824 	bl	8000dfc <HAL_TIM_MspPostInit>

}
 8000db4:	bf00      	nop
 8000db6:	3738      	adds	r7, #56	@ 0x38
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	20000028 	.word	0x20000028

08000dc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000dc0:	b480      	push	{r7}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000dd0:	d10b      	bne.n	8000dea <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000dd2:	4b09      	ldr	r3, [pc, #36]	@ (8000df8 <HAL_TIM_Base_MspInit+0x38>)
 8000dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000dd6:	4a08      	ldr	r2, [pc, #32]	@ (8000df8 <HAL_TIM_Base_MspInit+0x38>)
 8000dd8:	f043 0301 	orr.w	r3, r3, #1
 8000ddc:	6593      	str	r3, [r2, #88]	@ 0x58
 8000dde:	4b06      	ldr	r3, [pc, #24]	@ (8000df8 <HAL_TIM_Base_MspInit+0x38>)
 8000de0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000de2:	f003 0301 	and.w	r3, r3, #1
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000dea:	bf00      	nop
 8000dec:	3714      	adds	r7, #20
 8000dee:	46bd      	mov	sp, r7
 8000df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000

08000dfc <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	@ 0x28
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e04:	f107 0314 	add.w	r3, r7, #20
 8000e08:	2200      	movs	r2, #0
 8000e0a:	601a      	str	r2, [r3, #0]
 8000e0c:	605a      	str	r2, [r3, #4]
 8000e0e:	609a      	str	r2, [r3, #8]
 8000e10:	60da      	str	r2, [r3, #12]
 8000e12:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000e1c:	d139      	bne.n	8000e92 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e1e:	4b1f      	ldr	r3, [pc, #124]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e22:	4a1e      	ldr	r2, [pc, #120]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e24:	f043 0301 	orr.w	r3, r3, #1
 8000e28:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e2a:	4b1c      	ldr	r3, [pc, #112]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e2e:	f003 0301 	and.w	r3, r3, #1
 8000e32:	613b      	str	r3, [r7, #16]
 8000e34:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e36:	4b19      	ldr	r3, [pc, #100]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e3a:	4a18      	ldr	r2, [pc, #96]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e42:	4b16      	ldr	r3, [pc, #88]	@ (8000e9c <HAL_TIM_MspPostInit+0xa0>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    PA0     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8000e4e:	2303      	movs	r3, #3
 8000e50:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e52:	2302      	movs	r3, #2
 8000e54:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e56:	2300      	movs	r3, #0
 8000e58:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5a:	2300      	movs	r3, #0
 8000e5c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e5e:	2301      	movs	r3, #1
 8000e60:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e62:	f107 0314 	add.w	r3, r7, #20
 8000e66:	4619      	mov	r1, r3
 8000e68:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e6c:	f000 f9ba 	bl	80011e4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e70:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e76:	2302      	movs	r3, #2
 8000e78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e7e:	2300      	movs	r3, #0
 8000e80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000e82:	2301      	movs	r3, #1
 8000e84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e86:	f107 0314 	add.w	r3, r7, #20
 8000e8a:	4619      	mov	r1, r3
 8000e8c:	4804      	ldr	r0, [pc, #16]	@ (8000ea0 <HAL_TIM_MspPostInit+0xa4>)
 8000e8e:	f000 f9a9 	bl	80011e4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000e92:	bf00      	nop
 8000e94:	3728      	adds	r7, #40	@ 0x28
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40021000 	.word	0x40021000
 8000ea0:	48000400 	.word	0x48000400

08000ea4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ea4:	480d      	ldr	r0, [pc, #52]	@ (8000edc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ea6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000ea8:	f7ff fede 	bl	8000c68 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000eac:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <LoopForever+0x6>)
  ldr r1, =_edata
 8000eae:	490d      	ldr	r1, [pc, #52]	@ (8000ee4 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee8 <LoopForever+0xe>)
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000eb4:	e002      	b.n	8000ebc <LoopCopyDataInit>

08000eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eba:	3304      	adds	r3, #4

08000ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec0:	d3f9      	bcc.n	8000eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ec4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef0 <LoopForever+0x16>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec8:	e001      	b.n	8000ece <LoopFillZerobss>

08000eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ecc:	3204      	adds	r2, #4

08000ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed0:	d3fb      	bcc.n	8000eca <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8000ed2:	f002 f90b 	bl	80030ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000ed6:	f7ff fd97 	bl	8000a08 <main>

08000eda <LoopForever>:

LoopForever:
    b LoopForever
 8000eda:	e7fe      	b.n	8000eda <LoopForever>
  ldr   r0, =_estack
 8000edc:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000ee0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee4:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8000ee8:	08004448 	.word	0x08004448
  ldr r2, =_sbss
 8000eec:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8000ef0:	20000078 	.word	0x20000078

08000ef4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ef4:	e7fe      	b.n	8000ef4 <ADC1_2_IRQHandler>

08000ef6 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef6:	b580      	push	{r7, lr}
 8000ef8:	b082      	sub	sp, #8
 8000efa:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000efc:	2300      	movs	r3, #0
 8000efe:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f00:	2003      	movs	r0, #3
 8000f02:	f000 f93d 	bl	8001180 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000f06:	200f      	movs	r0, #15
 8000f08:	f000 f80e 	bl	8000f28 <HAL_InitTick>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d002      	beq.n	8000f18 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000f12:	2301      	movs	r3, #1
 8000f14:	71fb      	strb	r3, [r7, #7]
 8000f16:	e001      	b.n	8000f1c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000f18:	f7ff fe52 	bl	8000bc0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f1c:	79fb      	ldrb	r3, [r7, #7]

}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f28:	b580      	push	{r7, lr}
 8000f2a:	b084      	sub	sp, #16
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f30:	2300      	movs	r3, #0
 8000f32:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f34:	4b16      	ldr	r3, [pc, #88]	@ (8000f90 <HAL_InitTick+0x68>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	d022      	beq.n	8000f82 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f3c:	4b15      	ldr	r3, [pc, #84]	@ (8000f94 <HAL_InitTick+0x6c>)
 8000f3e:	681a      	ldr	r2, [r3, #0]
 8000f40:	4b13      	ldr	r3, [pc, #76]	@ (8000f90 <HAL_InitTick+0x68>)
 8000f42:	681b      	ldr	r3, [r3, #0]
 8000f44:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f48:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f50:	4618      	mov	r0, r3
 8000f52:	f000 f93a 	bl	80011ca <HAL_SYSTICK_Config>
 8000f56:	4603      	mov	r3, r0
 8000f58:	2b00      	cmp	r3, #0
 8000f5a:	d10f      	bne.n	8000f7c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b0f      	cmp	r3, #15
 8000f60:	d809      	bhi.n	8000f76 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f62:	2200      	movs	r2, #0
 8000f64:	6879      	ldr	r1, [r7, #4]
 8000f66:	f04f 30ff 	mov.w	r0, #4294967295
 8000f6a:	f000 f914 	bl	8001196 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f6e:	4a0a      	ldr	r2, [pc, #40]	@ (8000f98 <HAL_InitTick+0x70>)
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	6013      	str	r3, [r2, #0]
 8000f74:	e007      	b.n	8000f86 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f76:	2301      	movs	r3, #1
 8000f78:	73fb      	strb	r3, [r7, #15]
 8000f7a:	e004      	b.n	8000f86 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f7c:	2301      	movs	r3, #1
 8000f7e:	73fb      	strb	r3, [r7, #15]
 8000f80:	e001      	b.n	8000f86 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f82:	2301      	movs	r3, #1
 8000f84:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f86:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f88:	4618      	mov	r0, r3
 8000f8a:	3710      	adds	r7, #16
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	bd80      	pop	{r7, pc}
 8000f90:	20000008 	.word	0x20000008
 8000f94:	20000000 	.word	0x20000000
 8000f98:	20000004 	.word	0x20000004

08000f9c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f9c:	b480      	push	{r7}
 8000f9e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000fa0:	4b05      	ldr	r3, [pc, #20]	@ (8000fb8 <HAL_IncTick+0x1c>)
 8000fa2:	681a      	ldr	r2, [r3, #0]
 8000fa4:	4b05      	ldr	r3, [pc, #20]	@ (8000fbc <HAL_IncTick+0x20>)
 8000fa6:	681b      	ldr	r3, [r3, #0]
 8000fa8:	4413      	add	r3, r2
 8000faa:	4a03      	ldr	r2, [pc, #12]	@ (8000fb8 <HAL_IncTick+0x1c>)
 8000fac:	6013      	str	r3, [r2, #0]
}
 8000fae:	bf00      	nop
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb6:	4770      	bx	lr
 8000fb8:	20000074 	.word	0x20000074
 8000fbc:	20000008 	.word	0x20000008

08000fc0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	af00      	add	r7, sp, #0
  return uwTick;
 8000fc4:	4b03      	ldr	r3, [pc, #12]	@ (8000fd4 <HAL_GetTick+0x14>)
 8000fc6:	681b      	ldr	r3, [r3, #0]
}
 8000fc8:	4618      	mov	r0, r3
 8000fca:	46bd      	mov	sp, r7
 8000fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd0:	4770      	bx	lr
 8000fd2:	bf00      	nop
 8000fd4:	20000074 	.word	0x20000074

08000fd8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000fd8:	b580      	push	{r7, lr}
 8000fda:	b084      	sub	sp, #16
 8000fdc:	af00      	add	r7, sp, #0
 8000fde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000fe0:	f7ff ffee 	bl	8000fc0 <HAL_GetTick>
 8000fe4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000fea:	68fb      	ldr	r3, [r7, #12]
 8000fec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ff0:	d004      	beq.n	8000ffc <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ff2:	4b09      	ldr	r3, [pc, #36]	@ (8001018 <HAL_Delay+0x40>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	68fa      	ldr	r2, [r7, #12]
 8000ff8:	4413      	add	r3, r2
 8000ffa:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000ffc:	bf00      	nop
 8000ffe:	f7ff ffdf 	bl	8000fc0 <HAL_GetTick>
 8001002:	4602      	mov	r2, r0
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	1ad3      	subs	r3, r2, r3
 8001008:	68fa      	ldr	r2, [r7, #12]
 800100a:	429a      	cmp	r2, r3
 800100c:	d8f7      	bhi.n	8000ffe <HAL_Delay+0x26>
  {
  }
}
 800100e:	bf00      	nop
 8001010:	bf00      	nop
 8001012:	3710      	adds	r7, #16
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	20000008 	.word	0x20000008

0800101c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800101c:	b480      	push	{r7}
 800101e:	b085      	sub	sp, #20
 8001020:	af00      	add	r7, sp, #0
 8001022:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	f003 0307 	and.w	r3, r3, #7
 800102a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800102c:	4b0c      	ldr	r3, [pc, #48]	@ (8001060 <__NVIC_SetPriorityGrouping+0x44>)
 800102e:	68db      	ldr	r3, [r3, #12]
 8001030:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001032:	68ba      	ldr	r2, [r7, #8]
 8001034:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001038:	4013      	ands	r3, r2
 800103a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001040:	68bb      	ldr	r3, [r7, #8]
 8001042:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001044:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001048:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800104c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800104e:	4a04      	ldr	r2, [pc, #16]	@ (8001060 <__NVIC_SetPriorityGrouping+0x44>)
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	60d3      	str	r3, [r2, #12]
}
 8001054:	bf00      	nop
 8001056:	3714      	adds	r7, #20
 8001058:	46bd      	mov	sp, r7
 800105a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105e:	4770      	bx	lr
 8001060:	e000ed00 	.word	0xe000ed00

08001064 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001064:	b480      	push	{r7}
 8001066:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001068:	4b04      	ldr	r3, [pc, #16]	@ (800107c <__NVIC_GetPriorityGrouping+0x18>)
 800106a:	68db      	ldr	r3, [r3, #12]
 800106c:	0a1b      	lsrs	r3, r3, #8
 800106e:	f003 0307 	and.w	r3, r3, #7
}
 8001072:	4618      	mov	r0, r3
 8001074:	46bd      	mov	sp, r7
 8001076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107a:	4770      	bx	lr
 800107c:	e000ed00 	.word	0xe000ed00

08001080 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001080:	b480      	push	{r7}
 8001082:	b083      	sub	sp, #12
 8001084:	af00      	add	r7, sp, #0
 8001086:	4603      	mov	r3, r0
 8001088:	6039      	str	r1, [r7, #0]
 800108a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800108c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001090:	2b00      	cmp	r3, #0
 8001092:	db0a      	blt.n	80010aa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	b2da      	uxtb	r2, r3
 8001098:	490c      	ldr	r1, [pc, #48]	@ (80010cc <__NVIC_SetPriority+0x4c>)
 800109a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800109e:	0112      	lsls	r2, r2, #4
 80010a0:	b2d2      	uxtb	r2, r2
 80010a2:	440b      	add	r3, r1
 80010a4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80010a8:	e00a      	b.n	80010c0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80010aa:	683b      	ldr	r3, [r7, #0]
 80010ac:	b2da      	uxtb	r2, r3
 80010ae:	4908      	ldr	r1, [pc, #32]	@ (80010d0 <__NVIC_SetPriority+0x50>)
 80010b0:	79fb      	ldrb	r3, [r7, #7]
 80010b2:	f003 030f 	and.w	r3, r3, #15
 80010b6:	3b04      	subs	r3, #4
 80010b8:	0112      	lsls	r2, r2, #4
 80010ba:	b2d2      	uxtb	r2, r2
 80010bc:	440b      	add	r3, r1
 80010be:	761a      	strb	r2, [r3, #24]
}
 80010c0:	bf00      	nop
 80010c2:	370c      	adds	r7, #12
 80010c4:	46bd      	mov	sp, r7
 80010c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ca:	4770      	bx	lr
 80010cc:	e000e100 	.word	0xe000e100
 80010d0:	e000ed00 	.word	0xe000ed00

080010d4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010d4:	b480      	push	{r7}
 80010d6:	b089      	sub	sp, #36	@ 0x24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	60b9      	str	r1, [r7, #8]
 80010de:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	f003 0307 	and.w	r3, r3, #7
 80010e6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010e8:	69fb      	ldr	r3, [r7, #28]
 80010ea:	f1c3 0307 	rsb	r3, r3, #7
 80010ee:	2b04      	cmp	r3, #4
 80010f0:	bf28      	it	cs
 80010f2:	2304      	movcs	r3, #4
 80010f4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010f6:	69fb      	ldr	r3, [r7, #28]
 80010f8:	3304      	adds	r3, #4
 80010fa:	2b06      	cmp	r3, #6
 80010fc:	d902      	bls.n	8001104 <NVIC_EncodePriority+0x30>
 80010fe:	69fb      	ldr	r3, [r7, #28]
 8001100:	3b03      	subs	r3, #3
 8001102:	e000      	b.n	8001106 <NVIC_EncodePriority+0x32>
 8001104:	2300      	movs	r3, #0
 8001106:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001108:	f04f 32ff 	mov.w	r2, #4294967295
 800110c:	69bb      	ldr	r3, [r7, #24]
 800110e:	fa02 f303 	lsl.w	r3, r2, r3
 8001112:	43da      	mvns	r2, r3
 8001114:	68bb      	ldr	r3, [r7, #8]
 8001116:	401a      	ands	r2, r3
 8001118:	697b      	ldr	r3, [r7, #20]
 800111a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800111c:	f04f 31ff 	mov.w	r1, #4294967295
 8001120:	697b      	ldr	r3, [r7, #20]
 8001122:	fa01 f303 	lsl.w	r3, r1, r3
 8001126:	43d9      	mvns	r1, r3
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800112c:	4313      	orrs	r3, r2
         );
}
 800112e:	4618      	mov	r0, r3
 8001130:	3724      	adds	r7, #36	@ 0x24
 8001132:	46bd      	mov	sp, r7
 8001134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001138:	4770      	bx	lr
	...

0800113c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800113c:	b580      	push	{r7, lr}
 800113e:	b082      	sub	sp, #8
 8001140:	af00      	add	r7, sp, #0
 8001142:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	3b01      	subs	r3, #1
 8001148:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800114c:	d301      	bcc.n	8001152 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800114e:	2301      	movs	r3, #1
 8001150:	e00f      	b.n	8001172 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001152:	4a0a      	ldr	r2, [pc, #40]	@ (800117c <SysTick_Config+0x40>)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	3b01      	subs	r3, #1
 8001158:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800115a:	210f      	movs	r1, #15
 800115c:	f04f 30ff 	mov.w	r0, #4294967295
 8001160:	f7ff ff8e 	bl	8001080 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001164:	4b05      	ldr	r3, [pc, #20]	@ (800117c <SysTick_Config+0x40>)
 8001166:	2200      	movs	r2, #0
 8001168:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800116a:	4b04      	ldr	r3, [pc, #16]	@ (800117c <SysTick_Config+0x40>)
 800116c:	2207      	movs	r2, #7
 800116e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001170:	2300      	movs	r3, #0
}
 8001172:	4618      	mov	r0, r3
 8001174:	3708      	adds	r7, #8
 8001176:	46bd      	mov	sp, r7
 8001178:	bd80      	pop	{r7, pc}
 800117a:	bf00      	nop
 800117c:	e000e010 	.word	0xe000e010

08001180 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001188:	6878      	ldr	r0, [r7, #4]
 800118a:	f7ff ff47 	bl	800101c <__NVIC_SetPriorityGrouping>
}
 800118e:	bf00      	nop
 8001190:	3708      	adds	r7, #8
 8001192:	46bd      	mov	sp, r7
 8001194:	bd80      	pop	{r7, pc}

08001196 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001196:	b580      	push	{r7, lr}
 8001198:	b086      	sub	sp, #24
 800119a:	af00      	add	r7, sp, #0
 800119c:	4603      	mov	r3, r0
 800119e:	60b9      	str	r1, [r7, #8]
 80011a0:	607a      	str	r2, [r7, #4]
 80011a2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80011a4:	f7ff ff5e 	bl	8001064 <__NVIC_GetPriorityGrouping>
 80011a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80011aa:	687a      	ldr	r2, [r7, #4]
 80011ac:	68b9      	ldr	r1, [r7, #8]
 80011ae:	6978      	ldr	r0, [r7, #20]
 80011b0:	f7ff ff90 	bl	80010d4 <NVIC_EncodePriority>
 80011b4:	4602      	mov	r2, r0
 80011b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80011ba:	4611      	mov	r1, r2
 80011bc:	4618      	mov	r0, r3
 80011be:	f7ff ff5f 	bl	8001080 <__NVIC_SetPriority>
}
 80011c2:	bf00      	nop
 80011c4:	3718      	adds	r7, #24
 80011c6:	46bd      	mov	sp, r7
 80011c8:	bd80      	pop	{r7, pc}

080011ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011ca:	b580      	push	{r7, lr}
 80011cc:	b082      	sub	sp, #8
 80011ce:	af00      	add	r7, sp, #0
 80011d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011d2:	6878      	ldr	r0, [r7, #4]
 80011d4:	f7ff ffb2 	bl	800113c <SysTick_Config>
 80011d8:	4603      	mov	r3, r0
}
 80011da:	4618      	mov	r0, r3
 80011dc:	3708      	adds	r7, #8
 80011de:	46bd      	mov	sp, r7
 80011e0:	bd80      	pop	{r7, pc}
	...

080011e4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011e4:	b480      	push	{r7}
 80011e6:	b087      	sub	sp, #28
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	6078      	str	r0, [r7, #4]
 80011ec:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80011ee:	2300      	movs	r3, #0
 80011f0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80011f2:	e15a      	b.n	80014aa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	681a      	ldr	r2, [r3, #0]
 80011f8:	2101      	movs	r1, #1
 80011fa:	697b      	ldr	r3, [r7, #20]
 80011fc:	fa01 f303 	lsl.w	r3, r1, r3
 8001200:	4013      	ands	r3, r2
 8001202:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001204:	68fb      	ldr	r3, [r7, #12]
 8001206:	2b00      	cmp	r3, #0
 8001208:	f000 814c 	beq.w	80014a4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800120c:	683b      	ldr	r3, [r7, #0]
 800120e:	685b      	ldr	r3, [r3, #4]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	2b01      	cmp	r3, #1
 8001216:	d005      	beq.n	8001224 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	685b      	ldr	r3, [r3, #4]
 800121c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001220:	2b02      	cmp	r3, #2
 8001222:	d130      	bne.n	8001286 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	689b      	ldr	r3, [r3, #8]
 8001228:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800122a:	697b      	ldr	r3, [r7, #20]
 800122c:	005b      	lsls	r3, r3, #1
 800122e:	2203      	movs	r2, #3
 8001230:	fa02 f303 	lsl.w	r3, r2, r3
 8001234:	43db      	mvns	r3, r3
 8001236:	693a      	ldr	r2, [r7, #16]
 8001238:	4013      	ands	r3, r2
 800123a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	68da      	ldr	r2, [r3, #12]
 8001240:	697b      	ldr	r3, [r7, #20]
 8001242:	005b      	lsls	r3, r3, #1
 8001244:	fa02 f303 	lsl.w	r3, r2, r3
 8001248:	693a      	ldr	r2, [r7, #16]
 800124a:	4313      	orrs	r3, r2
 800124c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	685b      	ldr	r3, [r3, #4]
 8001258:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800125a:	2201      	movs	r2, #1
 800125c:	697b      	ldr	r3, [r7, #20]
 800125e:	fa02 f303 	lsl.w	r3, r2, r3
 8001262:	43db      	mvns	r3, r3
 8001264:	693a      	ldr	r2, [r7, #16]
 8001266:	4013      	ands	r3, r2
 8001268:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800126a:	683b      	ldr	r3, [r7, #0]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	091b      	lsrs	r3, r3, #4
 8001270:	f003 0201 	and.w	r2, r3, #1
 8001274:	697b      	ldr	r3, [r7, #20]
 8001276:	fa02 f303 	lsl.w	r3, r2, r3
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	4313      	orrs	r3, r2
 800127e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	693a      	ldr	r2, [r7, #16]
 8001284:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001286:	683b      	ldr	r3, [r7, #0]
 8001288:	685b      	ldr	r3, [r3, #4]
 800128a:	f003 0303 	and.w	r3, r3, #3
 800128e:	2b03      	cmp	r3, #3
 8001290:	d017      	beq.n	80012c2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	68db      	ldr	r3, [r3, #12]
 8001296:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001298:	697b      	ldr	r3, [r7, #20]
 800129a:	005b      	lsls	r3, r3, #1
 800129c:	2203      	movs	r2, #3
 800129e:	fa02 f303 	lsl.w	r3, r2, r3
 80012a2:	43db      	mvns	r3, r3
 80012a4:	693a      	ldr	r2, [r7, #16]
 80012a6:	4013      	ands	r3, r2
 80012a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80012aa:	683b      	ldr	r3, [r7, #0]
 80012ac:	689a      	ldr	r2, [r3, #8]
 80012ae:	697b      	ldr	r3, [r7, #20]
 80012b0:	005b      	lsls	r3, r3, #1
 80012b2:	fa02 f303 	lsl.w	r3, r2, r3
 80012b6:	693a      	ldr	r2, [r7, #16]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	693a      	ldr	r2, [r7, #16]
 80012c0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012c2:	683b      	ldr	r3, [r7, #0]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f003 0303 	and.w	r3, r3, #3
 80012ca:	2b02      	cmp	r3, #2
 80012cc:	d123      	bne.n	8001316 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80012ce:	697b      	ldr	r3, [r7, #20]
 80012d0:	08da      	lsrs	r2, r3, #3
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	3208      	adds	r2, #8
 80012d6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012da:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80012dc:	697b      	ldr	r3, [r7, #20]
 80012de:	f003 0307 	and.w	r3, r3, #7
 80012e2:	009b      	lsls	r3, r3, #2
 80012e4:	220f      	movs	r2, #15
 80012e6:	fa02 f303 	lsl.w	r3, r2, r3
 80012ea:	43db      	mvns	r3, r3
 80012ec:	693a      	ldr	r2, [r7, #16]
 80012ee:	4013      	ands	r3, r2
 80012f0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80012f2:	683b      	ldr	r3, [r7, #0]
 80012f4:	691a      	ldr	r2, [r3, #16]
 80012f6:	697b      	ldr	r3, [r7, #20]
 80012f8:	f003 0307 	and.w	r3, r3, #7
 80012fc:	009b      	lsls	r3, r3, #2
 80012fe:	fa02 f303 	lsl.w	r3, r2, r3
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4313      	orrs	r3, r2
 8001306:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001308:	697b      	ldr	r3, [r7, #20]
 800130a:	08da      	lsrs	r2, r3, #3
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	3208      	adds	r2, #8
 8001310:	6939      	ldr	r1, [r7, #16]
 8001312:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800131c:	697b      	ldr	r3, [r7, #20]
 800131e:	005b      	lsls	r3, r3, #1
 8001320:	2203      	movs	r2, #3
 8001322:	fa02 f303 	lsl.w	r3, r2, r3
 8001326:	43db      	mvns	r3, r3
 8001328:	693a      	ldr	r2, [r7, #16]
 800132a:	4013      	ands	r3, r2
 800132c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800132e:	683b      	ldr	r3, [r7, #0]
 8001330:	685b      	ldr	r3, [r3, #4]
 8001332:	f003 0203 	and.w	r2, r3, #3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	fa02 f303 	lsl.w	r3, r2, r3
 800133e:	693a      	ldr	r2, [r7, #16]
 8001340:	4313      	orrs	r3, r2
 8001342:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001344:	687b      	ldr	r3, [r7, #4]
 8001346:	693a      	ldr	r2, [r7, #16]
 8001348:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800134a:	683b      	ldr	r3, [r7, #0]
 800134c:	685b      	ldr	r3, [r3, #4]
 800134e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001352:	2b00      	cmp	r3, #0
 8001354:	f000 80a6 	beq.w	80014a4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001358:	4b5b      	ldr	r3, [pc, #364]	@ (80014c8 <HAL_GPIO_Init+0x2e4>)
 800135a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800135c:	4a5a      	ldr	r2, [pc, #360]	@ (80014c8 <HAL_GPIO_Init+0x2e4>)
 800135e:	f043 0301 	orr.w	r3, r3, #1
 8001362:	6613      	str	r3, [r2, #96]	@ 0x60
 8001364:	4b58      	ldr	r3, [pc, #352]	@ (80014c8 <HAL_GPIO_Init+0x2e4>)
 8001366:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001368:	f003 0301 	and.w	r3, r3, #1
 800136c:	60bb      	str	r3, [r7, #8]
 800136e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001370:	4a56      	ldr	r2, [pc, #344]	@ (80014cc <HAL_GPIO_Init+0x2e8>)
 8001372:	697b      	ldr	r3, [r7, #20]
 8001374:	089b      	lsrs	r3, r3, #2
 8001376:	3302      	adds	r3, #2
 8001378:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800137c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 800137e:	697b      	ldr	r3, [r7, #20]
 8001380:	f003 0303 	and.w	r3, r3, #3
 8001384:	009b      	lsls	r3, r3, #2
 8001386:	220f      	movs	r2, #15
 8001388:	fa02 f303 	lsl.w	r3, r2, r3
 800138c:	43db      	mvns	r3, r3
 800138e:	693a      	ldr	r2, [r7, #16]
 8001390:	4013      	ands	r3, r2
 8001392:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800139a:	d01f      	beq.n	80013dc <HAL_GPIO_Init+0x1f8>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a4c      	ldr	r2, [pc, #304]	@ (80014d0 <HAL_GPIO_Init+0x2ec>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d019      	beq.n	80013d8 <HAL_GPIO_Init+0x1f4>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a4b      	ldr	r2, [pc, #300]	@ (80014d4 <HAL_GPIO_Init+0x2f0>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d013      	beq.n	80013d4 <HAL_GPIO_Init+0x1f0>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a4a      	ldr	r2, [pc, #296]	@ (80014d8 <HAL_GPIO_Init+0x2f4>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d00d      	beq.n	80013d0 <HAL_GPIO_Init+0x1ec>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a49      	ldr	r2, [pc, #292]	@ (80014dc <HAL_GPIO_Init+0x2f8>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d007      	beq.n	80013cc <HAL_GPIO_Init+0x1e8>
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	4a48      	ldr	r2, [pc, #288]	@ (80014e0 <HAL_GPIO_Init+0x2fc>)
 80013c0:	4293      	cmp	r3, r2
 80013c2:	d101      	bne.n	80013c8 <HAL_GPIO_Init+0x1e4>
 80013c4:	2305      	movs	r3, #5
 80013c6:	e00a      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013c8:	2306      	movs	r3, #6
 80013ca:	e008      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013cc:	2304      	movs	r3, #4
 80013ce:	e006      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013d0:	2303      	movs	r3, #3
 80013d2:	e004      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013d4:	2302      	movs	r3, #2
 80013d6:	e002      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013d8:	2301      	movs	r3, #1
 80013da:	e000      	b.n	80013de <HAL_GPIO_Init+0x1fa>
 80013dc:	2300      	movs	r3, #0
 80013de:	697a      	ldr	r2, [r7, #20]
 80013e0:	f002 0203 	and.w	r2, r2, #3
 80013e4:	0092      	lsls	r2, r2, #2
 80013e6:	4093      	lsls	r3, r2
 80013e8:	693a      	ldr	r2, [r7, #16]
 80013ea:	4313      	orrs	r3, r2
 80013ec:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80013ee:	4937      	ldr	r1, [pc, #220]	@ (80014cc <HAL_GPIO_Init+0x2e8>)
 80013f0:	697b      	ldr	r3, [r7, #20]
 80013f2:	089b      	lsrs	r3, r3, #2
 80013f4:	3302      	adds	r3, #2
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80013fc:	4b39      	ldr	r3, [pc, #228]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	43db      	mvns	r3, r3
 8001406:	693a      	ldr	r2, [r7, #16]
 8001408:	4013      	ands	r3, r2
 800140a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800140c:	683b      	ldr	r3, [r7, #0]
 800140e:	685b      	ldr	r3, [r3, #4]
 8001410:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001414:	2b00      	cmp	r3, #0
 8001416:	d003      	beq.n	8001420 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001418:	693a      	ldr	r2, [r7, #16]
 800141a:	68fb      	ldr	r3, [r7, #12]
 800141c:	4313      	orrs	r3, r2
 800141e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001420:	4a30      	ldr	r2, [pc, #192]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001426:	4b2f      	ldr	r3, [pc, #188]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 8001428:	68db      	ldr	r3, [r3, #12]
 800142a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	43db      	mvns	r3, r3
 8001430:	693a      	ldr	r2, [r7, #16]
 8001432:	4013      	ands	r3, r2
 8001434:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001436:	683b      	ldr	r3, [r7, #0]
 8001438:	685b      	ldr	r3, [r3, #4]
 800143a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800143e:	2b00      	cmp	r3, #0
 8001440:	d003      	beq.n	800144a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001442:	693a      	ldr	r2, [r7, #16]
 8001444:	68fb      	ldr	r3, [r7, #12]
 8001446:	4313      	orrs	r3, r2
 8001448:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800144a:	4a26      	ldr	r2, [pc, #152]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 800144c:	693b      	ldr	r3, [r7, #16]
 800144e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001450:	4b24      	ldr	r3, [pc, #144]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 8001452:	685b      	ldr	r3, [r3, #4]
 8001454:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001456:	68fb      	ldr	r3, [r7, #12]
 8001458:	43db      	mvns	r3, r3
 800145a:	693a      	ldr	r2, [r7, #16]
 800145c:	4013      	ands	r3, r2
 800145e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001460:	683b      	ldr	r3, [r7, #0]
 8001462:	685b      	ldr	r3, [r3, #4]
 8001464:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001468:	2b00      	cmp	r3, #0
 800146a:	d003      	beq.n	8001474 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800146c:	693a      	ldr	r2, [r7, #16]
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	4313      	orrs	r3, r2
 8001472:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001474:	4a1b      	ldr	r2, [pc, #108]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 8001476:	693b      	ldr	r3, [r7, #16]
 8001478:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800147a:	4b1a      	ldr	r3, [pc, #104]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001480:	68fb      	ldr	r3, [r7, #12]
 8001482:	43db      	mvns	r3, r3
 8001484:	693a      	ldr	r2, [r7, #16]
 8001486:	4013      	ands	r3, r2
 8001488:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800148a:	683b      	ldr	r3, [r7, #0]
 800148c:	685b      	ldr	r3, [r3, #4]
 800148e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001492:	2b00      	cmp	r3, #0
 8001494:	d003      	beq.n	800149e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001496:	693a      	ldr	r2, [r7, #16]
 8001498:	68fb      	ldr	r3, [r7, #12]
 800149a:	4313      	orrs	r3, r2
 800149c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800149e:	4a11      	ldr	r2, [pc, #68]	@ (80014e4 <HAL_GPIO_Init+0x300>)
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014a4:	697b      	ldr	r3, [r7, #20]
 80014a6:	3301      	adds	r3, #1
 80014a8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80014aa:	683b      	ldr	r3, [r7, #0]
 80014ac:	681a      	ldr	r2, [r3, #0]
 80014ae:	697b      	ldr	r3, [r7, #20]
 80014b0:	fa22 f303 	lsr.w	r3, r2, r3
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	f47f ae9d 	bne.w	80011f4 <HAL_GPIO_Init+0x10>
  }
}
 80014ba:	bf00      	nop
 80014bc:	bf00      	nop
 80014be:	371c      	adds	r7, #28
 80014c0:	46bd      	mov	sp, r7
 80014c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c6:	4770      	bx	lr
 80014c8:	40021000 	.word	0x40021000
 80014cc:	40010000 	.word	0x40010000
 80014d0:	48000400 	.word	0x48000400
 80014d4:	48000800 	.word	0x48000800
 80014d8:	48000c00 	.word	0x48000c00
 80014dc:	48001000 	.word	0x48001000
 80014e0:	48001400 	.word	0x48001400
 80014e4:	40010400 	.word	0x40010400

080014e8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d141      	bne.n	800157a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80014f6:	4b4b      	ldr	r3, [pc, #300]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80014fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001502:	d131      	bne.n	8001568 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001504:	4b47      	ldr	r3, [pc, #284]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001506:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800150a:	4a46      	ldr	r2, [pc, #280]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800150c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001510:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8001514:	4b43      	ldr	r3, [pc, #268]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800151c:	4a41      	ldr	r2, [pc, #260]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800151e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001522:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8001524:	4b40      	ldr	r3, [pc, #256]	@ (8001628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	2232      	movs	r2, #50	@ 0x32
 800152a:	fb02 f303 	mul.w	r3, r2, r3
 800152e:	4a3f      	ldr	r2, [pc, #252]	@ (800162c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001530:	fba2 2303 	umull	r2, r3, r2, r3
 8001534:	0c9b      	lsrs	r3, r3, #18
 8001536:	3301      	adds	r3, #1
 8001538:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800153a:	e002      	b.n	8001542 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	3b01      	subs	r3, #1
 8001540:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001542:	4b38      	ldr	r3, [pc, #224]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001544:	695b      	ldr	r3, [r3, #20]
 8001546:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800154a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800154e:	d102      	bne.n	8001556 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d1f2      	bne.n	800153c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001556:	4b33      	ldr	r3, [pc, #204]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001558:	695b      	ldr	r3, [r3, #20]
 800155a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800155e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001562:	d158      	bne.n	8001616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001564:	2303      	movs	r3, #3
 8001566:	e057      	b.n	8001618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001568:	4b2e      	ldr	r3, [pc, #184]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800156a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800156e:	4a2d      	ldr	r2, [pc, #180]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001570:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001574:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001578:	e04d      	b.n	8001616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001580:	d141      	bne.n	8001606 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8001582:	4b28      	ldr	r3, [pc, #160]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800158a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800158e:	d131      	bne.n	80015f4 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001590:	4b24      	ldr	r3, [pc, #144]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001592:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001596:	4a23      	ldr	r2, [pc, #140]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001598:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80015a0:	4b20      	ldr	r3, [pc, #128]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80015a8:	4a1e      	ldr	r2, [pc, #120]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015aa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80015ae:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80015b0:	4b1d      	ldr	r3, [pc, #116]	@ (8001628 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	2232      	movs	r2, #50	@ 0x32
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	4a1c      	ldr	r2, [pc, #112]	@ (800162c <HAL_PWREx_ControlVoltageScaling+0x144>)
 80015bc:	fba2 2303 	umull	r2, r3, r2, r3
 80015c0:	0c9b      	lsrs	r3, r3, #18
 80015c2:	3301      	adds	r3, #1
 80015c4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80015c6:	e002      	b.n	80015ce <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	3b01      	subs	r3, #1
 80015cc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80015ce:	4b15      	ldr	r3, [pc, #84]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015d0:	695b      	ldr	r3, [r3, #20]
 80015d2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015d6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015da:	d102      	bne.n	80015e2 <HAL_PWREx_ControlVoltageScaling+0xfa>
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d1f2      	bne.n	80015c8 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80015e2:	4b10      	ldr	r3, [pc, #64]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015e4:	695b      	ldr	r3, [r3, #20]
 80015e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80015ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80015ee:	d112      	bne.n	8001616 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80015f0:	2303      	movs	r3, #3
 80015f2:	e011      	b.n	8001618 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80015f4:	4b0b      	ldr	r3, [pc, #44]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80015fa:	4a0a      	ldr	r2, [pc, #40]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80015fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001600:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001604:	e007      	b.n	8001616 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8001606:	4b07      	ldr	r3, [pc, #28]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800160e:	4a05      	ldr	r2, [pc, #20]	@ (8001624 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001610:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001614:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8001616:	2300      	movs	r3, #0
}
 8001618:	4618      	mov	r0, r3
 800161a:	3714      	adds	r7, #20
 800161c:	46bd      	mov	sp, r7
 800161e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001622:	4770      	bx	lr
 8001624:	40007000 	.word	0x40007000
 8001628:	20000000 	.word	0x20000000
 800162c:	431bde83 	.word	0x431bde83

08001630 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001630:	b480      	push	{r7}
 8001632:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8001634:	4b05      	ldr	r3, [pc, #20]	@ (800164c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	4a04      	ldr	r2, [pc, #16]	@ (800164c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800163a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800163e:	6093      	str	r3, [r2, #8]
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	40007000 	.word	0x40007000

08001650 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001650:	b580      	push	{r7, lr}
 8001652:	b088      	sub	sp, #32
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	2b00      	cmp	r3, #0
 800165c:	d101      	bne.n	8001662 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e2fe      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0301 	and.w	r3, r3, #1
 800166a:	2b00      	cmp	r3, #0
 800166c:	d075      	beq.n	800175a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800166e:	4b97      	ldr	r3, [pc, #604]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001670:	689b      	ldr	r3, [r3, #8]
 8001672:	f003 030c 	and.w	r3, r3, #12
 8001676:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001678:	4b94      	ldr	r3, [pc, #592]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 800167a:	68db      	ldr	r3, [r3, #12]
 800167c:	f003 0303 	and.w	r3, r3, #3
 8001680:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	2b0c      	cmp	r3, #12
 8001686:	d102      	bne.n	800168e <HAL_RCC_OscConfig+0x3e>
 8001688:	697b      	ldr	r3, [r7, #20]
 800168a:	2b03      	cmp	r3, #3
 800168c:	d002      	beq.n	8001694 <HAL_RCC_OscConfig+0x44>
 800168e:	69bb      	ldr	r3, [r7, #24]
 8001690:	2b08      	cmp	r3, #8
 8001692:	d10b      	bne.n	80016ac <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001694:	4b8d      	ldr	r3, [pc, #564]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001696:	681b      	ldr	r3, [r3, #0]
 8001698:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800169c:	2b00      	cmp	r3, #0
 800169e:	d05b      	beq.n	8001758 <HAL_RCC_OscConfig+0x108>
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	685b      	ldr	r3, [r3, #4]
 80016a4:	2b00      	cmp	r3, #0
 80016a6:	d157      	bne.n	8001758 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80016a8:	2301      	movs	r3, #1
 80016aa:	e2d9      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80016ac:	687b      	ldr	r3, [r7, #4]
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80016b4:	d106      	bne.n	80016c4 <HAL_RCC_OscConfig+0x74>
 80016b6:	4b85      	ldr	r3, [pc, #532]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	4a84      	ldr	r2, [pc, #528]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016bc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016c0:	6013      	str	r3, [r2, #0]
 80016c2:	e01d      	b.n	8001700 <HAL_RCC_OscConfig+0xb0>
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80016cc:	d10c      	bne.n	80016e8 <HAL_RCC_OscConfig+0x98>
 80016ce:	4b7f      	ldr	r3, [pc, #508]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	4a7e      	ldr	r2, [pc, #504]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016d4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80016d8:	6013      	str	r3, [r2, #0]
 80016da:	4b7c      	ldr	r3, [pc, #496]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016dc:	681b      	ldr	r3, [r3, #0]
 80016de:	4a7b      	ldr	r2, [pc, #492]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80016e4:	6013      	str	r3, [r2, #0]
 80016e6:	e00b      	b.n	8001700 <HAL_RCC_OscConfig+0xb0>
 80016e8:	4b78      	ldr	r3, [pc, #480]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	4a77      	ldr	r2, [pc, #476]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016ee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80016f2:	6013      	str	r3, [r2, #0]
 80016f4:	4b75      	ldr	r3, [pc, #468]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	4a74      	ldr	r2, [pc, #464]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80016fa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80016fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	685b      	ldr	r3, [r3, #4]
 8001704:	2b00      	cmp	r3, #0
 8001706:	d013      	beq.n	8001730 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001708:	f7ff fc5a 	bl	8000fc0 <HAL_GetTick>
 800170c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800170e:	e008      	b.n	8001722 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001710:	f7ff fc56 	bl	8000fc0 <HAL_GetTick>
 8001714:	4602      	mov	r2, r0
 8001716:	693b      	ldr	r3, [r7, #16]
 8001718:	1ad3      	subs	r3, r2, r3
 800171a:	2b64      	cmp	r3, #100	@ 0x64
 800171c:	d901      	bls.n	8001722 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800171e:	2303      	movs	r3, #3
 8001720:	e29e      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001722:	4b6a      	ldr	r3, [pc, #424]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800172a:	2b00      	cmp	r3, #0
 800172c:	d0f0      	beq.n	8001710 <HAL_RCC_OscConfig+0xc0>
 800172e:	e014      	b.n	800175a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001730:	f7ff fc46 	bl	8000fc0 <HAL_GetTick>
 8001734:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001736:	e008      	b.n	800174a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001738:	f7ff fc42 	bl	8000fc0 <HAL_GetTick>
 800173c:	4602      	mov	r2, r0
 800173e:	693b      	ldr	r3, [r7, #16]
 8001740:	1ad3      	subs	r3, r2, r3
 8001742:	2b64      	cmp	r3, #100	@ 0x64
 8001744:	d901      	bls.n	800174a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001746:	2303      	movs	r3, #3
 8001748:	e28a      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800174a:	4b60      	ldr	r3, [pc, #384]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d1f0      	bne.n	8001738 <HAL_RCC_OscConfig+0xe8>
 8001756:	e000      	b.n	800175a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001758:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	f003 0302 	and.w	r3, r3, #2
 8001762:	2b00      	cmp	r3, #0
 8001764:	d075      	beq.n	8001852 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001766:	4b59      	ldr	r3, [pc, #356]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001768:	689b      	ldr	r3, [r3, #8]
 800176a:	f003 030c 	and.w	r3, r3, #12
 800176e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001770:	4b56      	ldr	r3, [pc, #344]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001772:	68db      	ldr	r3, [r3, #12]
 8001774:	f003 0303 	and.w	r3, r3, #3
 8001778:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800177a:	69bb      	ldr	r3, [r7, #24]
 800177c:	2b0c      	cmp	r3, #12
 800177e:	d102      	bne.n	8001786 <HAL_RCC_OscConfig+0x136>
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	2b02      	cmp	r3, #2
 8001784:	d002      	beq.n	800178c <HAL_RCC_OscConfig+0x13c>
 8001786:	69bb      	ldr	r3, [r7, #24]
 8001788:	2b04      	cmp	r3, #4
 800178a:	d11f      	bne.n	80017cc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800178c:	4b4f      	ldr	r3, [pc, #316]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001794:	2b00      	cmp	r3, #0
 8001796:	d005      	beq.n	80017a4 <HAL_RCC_OscConfig+0x154>
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	68db      	ldr	r3, [r3, #12]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d101      	bne.n	80017a4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80017a0:	2301      	movs	r3, #1
 80017a2:	e25d      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80017a4:	4b49      	ldr	r3, [pc, #292]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80017a6:	685b      	ldr	r3, [r3, #4]
 80017a8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	691b      	ldr	r3, [r3, #16]
 80017b0:	061b      	lsls	r3, r3, #24
 80017b2:	4946      	ldr	r1, [pc, #280]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80017b8:	4b45      	ldr	r3, [pc, #276]	@ (80018d0 <HAL_RCC_OscConfig+0x280>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4618      	mov	r0, r3
 80017be:	f7ff fbb3 	bl	8000f28 <HAL_InitTick>
 80017c2:	4603      	mov	r3, r0
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d043      	beq.n	8001850 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80017c8:	2301      	movs	r3, #1
 80017ca:	e249      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d023      	beq.n	800181c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80017d4:	4b3d      	ldr	r3, [pc, #244]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	4a3c      	ldr	r2, [pc, #240]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80017da:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80017de:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80017e0:	f7ff fbee 	bl	8000fc0 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017e6:	e008      	b.n	80017fa <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80017e8:	f7ff fbea 	bl	8000fc0 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	2b02      	cmp	r3, #2
 80017f4:	d901      	bls.n	80017fa <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 80017f6:	2303      	movs	r3, #3
 80017f8:	e232      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017fa:	4b34      	ldr	r3, [pc, #208]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001802:	2b00      	cmp	r3, #0
 8001804:	d0f0      	beq.n	80017e8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001806:	4b31      	ldr	r3, [pc, #196]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	691b      	ldr	r3, [r3, #16]
 8001812:	061b      	lsls	r3, r3, #24
 8001814:	492d      	ldr	r1, [pc, #180]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001816:	4313      	orrs	r3, r2
 8001818:	604b      	str	r3, [r1, #4]
 800181a:	e01a      	b.n	8001852 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800181c:	4b2b      	ldr	r3, [pc, #172]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	4a2a      	ldr	r2, [pc, #168]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001822:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001826:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001828:	f7ff fbca 	bl	8000fc0 <HAL_GetTick>
 800182c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800182e:	e008      	b.n	8001842 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001830:	f7ff fbc6 	bl	8000fc0 <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	693b      	ldr	r3, [r7, #16]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	2b02      	cmp	r3, #2
 800183c:	d901      	bls.n	8001842 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800183e:	2303      	movs	r3, #3
 8001840:	e20e      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001842:	4b22      	ldr	r3, [pc, #136]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800184a:	2b00      	cmp	r3, #0
 800184c:	d1f0      	bne.n	8001830 <HAL_RCC_OscConfig+0x1e0>
 800184e:	e000      	b.n	8001852 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001850:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	f003 0308 	and.w	r3, r3, #8
 800185a:	2b00      	cmp	r3, #0
 800185c:	d041      	beq.n	80018e2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	695b      	ldr	r3, [r3, #20]
 8001862:	2b00      	cmp	r3, #0
 8001864:	d01c      	beq.n	80018a0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001866:	4b19      	ldr	r3, [pc, #100]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001868:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800186c:	4a17      	ldr	r2, [pc, #92]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 800186e:	f043 0301 	orr.w	r3, r3, #1
 8001872:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001876:	f7ff fba3 	bl	8000fc0 <HAL_GetTick>
 800187a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800187c:	e008      	b.n	8001890 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800187e:	f7ff fb9f 	bl	8000fc0 <HAL_GetTick>
 8001882:	4602      	mov	r2, r0
 8001884:	693b      	ldr	r3, [r7, #16]
 8001886:	1ad3      	subs	r3, r2, r3
 8001888:	2b02      	cmp	r3, #2
 800188a:	d901      	bls.n	8001890 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800188c:	2303      	movs	r3, #3
 800188e:	e1e7      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001890:	4b0e      	ldr	r3, [pc, #56]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 8001892:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001896:	f003 0302 	and.w	r3, r3, #2
 800189a:	2b00      	cmp	r3, #0
 800189c:	d0ef      	beq.n	800187e <HAL_RCC_OscConfig+0x22e>
 800189e:	e020      	b.n	80018e2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80018a0:	4b0a      	ldr	r3, [pc, #40]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80018a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018a6:	4a09      	ldr	r2, [pc, #36]	@ (80018cc <HAL_RCC_OscConfig+0x27c>)
 80018a8:	f023 0301 	bic.w	r3, r3, #1
 80018ac:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80018b0:	f7ff fb86 	bl	8000fc0 <HAL_GetTick>
 80018b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018b6:	e00d      	b.n	80018d4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80018b8:	f7ff fb82 	bl	8000fc0 <HAL_GetTick>
 80018bc:	4602      	mov	r2, r0
 80018be:	693b      	ldr	r3, [r7, #16]
 80018c0:	1ad3      	subs	r3, r2, r3
 80018c2:	2b02      	cmp	r3, #2
 80018c4:	d906      	bls.n	80018d4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80018c6:	2303      	movs	r3, #3
 80018c8:	e1ca      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
 80018ca:	bf00      	nop
 80018cc:	40021000 	.word	0x40021000
 80018d0:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80018d4:	4b8c      	ldr	r3, [pc, #560]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80018d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80018da:	f003 0302 	and.w	r3, r3, #2
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d1ea      	bne.n	80018b8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	f003 0304 	and.w	r3, r3, #4
 80018ea:	2b00      	cmp	r3, #0
 80018ec:	f000 80a6 	beq.w	8001a3c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 80018f0:	2300      	movs	r3, #0
 80018f2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80018f4:	4b84      	ldr	r3, [pc, #528]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80018f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80018f8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d101      	bne.n	8001904 <HAL_RCC_OscConfig+0x2b4>
 8001900:	2301      	movs	r3, #1
 8001902:	e000      	b.n	8001906 <HAL_RCC_OscConfig+0x2b6>
 8001904:	2300      	movs	r3, #0
 8001906:	2b00      	cmp	r3, #0
 8001908:	d00d      	beq.n	8001926 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800190a:	4b7f      	ldr	r3, [pc, #508]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 800190c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800190e:	4a7e      	ldr	r2, [pc, #504]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001914:	6593      	str	r3, [r2, #88]	@ 0x58
 8001916:	4b7c      	ldr	r3, [pc, #496]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001918:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800191a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800191e:	60fb      	str	r3, [r7, #12]
 8001920:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001922:	2301      	movs	r3, #1
 8001924:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001926:	4b79      	ldr	r3, [pc, #484]	@ (8001b0c <HAL_RCC_OscConfig+0x4bc>)
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800192e:	2b00      	cmp	r3, #0
 8001930:	d118      	bne.n	8001964 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001932:	4b76      	ldr	r3, [pc, #472]	@ (8001b0c <HAL_RCC_OscConfig+0x4bc>)
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	4a75      	ldr	r2, [pc, #468]	@ (8001b0c <HAL_RCC_OscConfig+0x4bc>)
 8001938:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800193c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800193e:	f7ff fb3f 	bl	8000fc0 <HAL_GetTick>
 8001942:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001944:	e008      	b.n	8001958 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001946:	f7ff fb3b 	bl	8000fc0 <HAL_GetTick>
 800194a:	4602      	mov	r2, r0
 800194c:	693b      	ldr	r3, [r7, #16]
 800194e:	1ad3      	subs	r3, r2, r3
 8001950:	2b02      	cmp	r3, #2
 8001952:	d901      	bls.n	8001958 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001954:	2303      	movs	r3, #3
 8001956:	e183      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001958:	4b6c      	ldr	r3, [pc, #432]	@ (8001b0c <HAL_RCC_OscConfig+0x4bc>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001960:	2b00      	cmp	r3, #0
 8001962:	d0f0      	beq.n	8001946 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	689b      	ldr	r3, [r3, #8]
 8001968:	2b01      	cmp	r3, #1
 800196a:	d108      	bne.n	800197e <HAL_RCC_OscConfig+0x32e>
 800196c:	4b66      	ldr	r3, [pc, #408]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 800196e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001972:	4a65      	ldr	r2, [pc, #404]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001974:	f043 0301 	orr.w	r3, r3, #1
 8001978:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800197c:	e024      	b.n	80019c8 <HAL_RCC_OscConfig+0x378>
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	689b      	ldr	r3, [r3, #8]
 8001982:	2b05      	cmp	r3, #5
 8001984:	d110      	bne.n	80019a8 <HAL_RCC_OscConfig+0x358>
 8001986:	4b60      	ldr	r3, [pc, #384]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001988:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800198c:	4a5e      	ldr	r2, [pc, #376]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 800198e:	f043 0304 	orr.w	r3, r3, #4
 8001992:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001996:	4b5c      	ldr	r3, [pc, #368]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001998:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800199c:	4a5a      	ldr	r2, [pc, #360]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 800199e:	f043 0301 	orr.w	r3, r3, #1
 80019a2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019a6:	e00f      	b.n	80019c8 <HAL_RCC_OscConfig+0x378>
 80019a8:	4b57      	ldr	r3, [pc, #348]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ae:	4a56      	ldr	r2, [pc, #344]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80019b0:	f023 0301 	bic.w	r3, r3, #1
 80019b4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80019b8:	4b53      	ldr	r3, [pc, #332]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80019ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019be:	4a52      	ldr	r2, [pc, #328]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80019c0:	f023 0304 	bic.w	r3, r3, #4
 80019c4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80019c8:	687b      	ldr	r3, [r7, #4]
 80019ca:	689b      	ldr	r3, [r3, #8]
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d016      	beq.n	80019fe <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019d0:	f7ff faf6 	bl	8000fc0 <HAL_GetTick>
 80019d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019d6:	e00a      	b.n	80019ee <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80019d8:	f7ff faf2 	bl	8000fc0 <HAL_GetTick>
 80019dc:	4602      	mov	r2, r0
 80019de:	693b      	ldr	r3, [r7, #16]
 80019e0:	1ad3      	subs	r3, r2, r3
 80019e2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019e6:	4293      	cmp	r3, r2
 80019e8:	d901      	bls.n	80019ee <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 80019ea:	2303      	movs	r3, #3
 80019ec:	e138      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80019ee:	4b46      	ldr	r3, [pc, #280]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 80019f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019f4:	f003 0302 	and.w	r3, r3, #2
 80019f8:	2b00      	cmp	r3, #0
 80019fa:	d0ed      	beq.n	80019d8 <HAL_RCC_OscConfig+0x388>
 80019fc:	e015      	b.n	8001a2a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019fe:	f7ff fadf 	bl	8000fc0 <HAL_GetTick>
 8001a02:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a04:	e00a      	b.n	8001a1c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a06:	f7ff fadb 	bl	8000fc0 <HAL_GetTick>
 8001a0a:	4602      	mov	r2, r0
 8001a0c:	693b      	ldr	r3, [r7, #16]
 8001a0e:	1ad3      	subs	r3, r2, r3
 8001a10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a14:	4293      	cmp	r3, r2
 8001a16:	d901      	bls.n	8001a1c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001a18:	2303      	movs	r3, #3
 8001a1a:	e121      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001a1c:	4b3a      	ldr	r3, [pc, #232]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d1ed      	bne.n	8001a06 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001a2a:	7ffb      	ldrb	r3, [r7, #31]
 8001a2c:	2b01      	cmp	r3, #1
 8001a2e:	d105      	bne.n	8001a3c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001a30:	4b35      	ldr	r3, [pc, #212]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a34:	4a34      	ldr	r2, [pc, #208]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a36:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001a3a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	f003 0320 	and.w	r3, r3, #32
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d03c      	beq.n	8001ac2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	2b00      	cmp	r3, #0
 8001a4e:	d01c      	beq.n	8001a8a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001a50:	4b2d      	ldr	r3, [pc, #180]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a52:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a56:	4a2c      	ldr	r2, [pc, #176]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a58:	f043 0301 	orr.w	r3, r3, #1
 8001a5c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a60:	f7ff faae 	bl	8000fc0 <HAL_GetTick>
 8001a64:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a66:	e008      	b.n	8001a7a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001a68:	f7ff faaa 	bl	8000fc0 <HAL_GetTick>
 8001a6c:	4602      	mov	r2, r0
 8001a6e:	693b      	ldr	r3, [r7, #16]
 8001a70:	1ad3      	subs	r3, r2, r3
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d901      	bls.n	8001a7a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001a76:	2303      	movs	r3, #3
 8001a78:	e0f2      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001a7a:	4b23      	ldr	r3, [pc, #140]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a7c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a80:	f003 0302 	and.w	r3, r3, #2
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d0ef      	beq.n	8001a68 <HAL_RCC_OscConfig+0x418>
 8001a88:	e01b      	b.n	8001ac2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001a8a:	4b1f      	ldr	r3, [pc, #124]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001a90:	4a1d      	ldr	r2, [pc, #116]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001a92:	f023 0301 	bic.w	r3, r3, #1
 8001a96:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001a9a:	f7ff fa91 	bl	8000fc0 <HAL_GetTick>
 8001a9e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001aa0:	e008      	b.n	8001ab4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001aa2:	f7ff fa8d 	bl	8000fc0 <HAL_GetTick>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	693b      	ldr	r3, [r7, #16]
 8001aaa:	1ad3      	subs	r3, r2, r3
 8001aac:	2b02      	cmp	r3, #2
 8001aae:	d901      	bls.n	8001ab4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e0d5      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001ab4:	4b14      	ldr	r3, [pc, #80]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001ab6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001aba:	f003 0302 	and.w	r3, r3, #2
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1ef      	bne.n	8001aa2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	69db      	ldr	r3, [r3, #28]
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	f000 80c9 	beq.w	8001c5e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001acc:	4b0e      	ldr	r3, [pc, #56]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f003 030c 	and.w	r3, r3, #12
 8001ad4:	2b0c      	cmp	r3, #12
 8001ad6:	f000 8083 	beq.w	8001be0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	69db      	ldr	r3, [r3, #28]
 8001ade:	2b02      	cmp	r3, #2
 8001ae0:	d15e      	bne.n	8001ba0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ae2:	4b09      	ldr	r3, [pc, #36]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001ae4:	681b      	ldr	r3, [r3, #0]
 8001ae6:	4a08      	ldr	r2, [pc, #32]	@ (8001b08 <HAL_RCC_OscConfig+0x4b8>)
 8001ae8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001aec:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001aee:	f7ff fa67 	bl	8000fc0 <HAL_GetTick>
 8001af2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001af4:	e00c      	b.n	8001b10 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001af6:	f7ff fa63 	bl	8000fc0 <HAL_GetTick>
 8001afa:	4602      	mov	r2, r0
 8001afc:	693b      	ldr	r3, [r7, #16]
 8001afe:	1ad3      	subs	r3, r2, r3
 8001b00:	2b02      	cmp	r3, #2
 8001b02:	d905      	bls.n	8001b10 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001b04:	2303      	movs	r3, #3
 8001b06:	e0ab      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
 8001b08:	40021000 	.word	0x40021000
 8001b0c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001b10:	4b55      	ldr	r3, [pc, #340]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b18:	2b00      	cmp	r3, #0
 8001b1a:	d1ec      	bne.n	8001af6 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001b1c:	4b52      	ldr	r3, [pc, #328]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b1e:	68da      	ldr	r2, [r3, #12]
 8001b20:	4b52      	ldr	r3, [pc, #328]	@ (8001c6c <HAL_RCC_OscConfig+0x61c>)
 8001b22:	4013      	ands	r3, r2
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6a11      	ldr	r1, [r2, #32]
 8001b28:	687a      	ldr	r2, [r7, #4]
 8001b2a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001b2c:	3a01      	subs	r2, #1
 8001b2e:	0112      	lsls	r2, r2, #4
 8001b30:	4311      	orrs	r1, r2
 8001b32:	687a      	ldr	r2, [r7, #4]
 8001b34:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001b36:	0212      	lsls	r2, r2, #8
 8001b38:	4311      	orrs	r1, r2
 8001b3a:	687a      	ldr	r2, [r7, #4]
 8001b3c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001b3e:	0852      	lsrs	r2, r2, #1
 8001b40:	3a01      	subs	r2, #1
 8001b42:	0552      	lsls	r2, r2, #21
 8001b44:	4311      	orrs	r1, r2
 8001b46:	687a      	ldr	r2, [r7, #4]
 8001b48:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001b4a:	0852      	lsrs	r2, r2, #1
 8001b4c:	3a01      	subs	r2, #1
 8001b4e:	0652      	lsls	r2, r2, #25
 8001b50:	4311      	orrs	r1, r2
 8001b52:	687a      	ldr	r2, [r7, #4]
 8001b54:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001b56:	06d2      	lsls	r2, r2, #27
 8001b58:	430a      	orrs	r2, r1
 8001b5a:	4943      	ldr	r1, [pc, #268]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b5c:	4313      	orrs	r3, r2
 8001b5e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001b60:	4b41      	ldr	r3, [pc, #260]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4a40      	ldr	r2, [pc, #256]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b66:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b6a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001b6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b6e:	68db      	ldr	r3, [r3, #12]
 8001b70:	4a3d      	ldr	r2, [pc, #244]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b72:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001b76:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b78:	f7ff fa22 	bl	8000fc0 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001b80:	f7ff fa1e 	bl	8000fc0 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e066      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001b92:	4b35      	ldr	r3, [pc, #212]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	d0f0      	beq.n	8001b80 <HAL_RCC_OscConfig+0x530>
 8001b9e:	e05e      	b.n	8001c5e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001ba0:	4b31      	ldr	r3, [pc, #196]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001ba2:	681b      	ldr	r3, [r3, #0]
 8001ba4:	4a30      	ldr	r2, [pc, #192]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001ba6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001baa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001bac:	f7ff fa08 	bl	8000fc0 <HAL_GetTick>
 8001bb0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bb2:	e008      	b.n	8001bc6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001bb4:	f7ff fa04 	bl	8000fc0 <HAL_GetTick>
 8001bb8:	4602      	mov	r2, r0
 8001bba:	693b      	ldr	r3, [r7, #16]
 8001bbc:	1ad3      	subs	r3, r2, r3
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d901      	bls.n	8001bc6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001bc2:	2303      	movs	r3, #3
 8001bc4:	e04c      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001bc6:	4b28      	ldr	r3, [pc, #160]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001bce:	2b00      	cmp	r3, #0
 8001bd0:	d1f0      	bne.n	8001bb4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001bd2:	4b25      	ldr	r3, [pc, #148]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001bd4:	68da      	ldr	r2, [r3, #12]
 8001bd6:	4924      	ldr	r1, [pc, #144]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001bd8:	4b25      	ldr	r3, [pc, #148]	@ (8001c70 <HAL_RCC_OscConfig+0x620>)
 8001bda:	4013      	ands	r3, r2
 8001bdc:	60cb      	str	r3, [r1, #12]
 8001bde:	e03e      	b.n	8001c5e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	69db      	ldr	r3, [r3, #28]
 8001be4:	2b01      	cmp	r3, #1
 8001be6:	d101      	bne.n	8001bec <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001be8:	2301      	movs	r3, #1
 8001bea:	e039      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001bec:	4b1e      	ldr	r3, [pc, #120]	@ (8001c68 <HAL_RCC_OscConfig+0x618>)
 8001bee:	68db      	ldr	r3, [r3, #12]
 8001bf0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001bf2:	697b      	ldr	r3, [r7, #20]
 8001bf4:	f003 0203 	and.w	r2, r3, #3
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6a1b      	ldr	r3, [r3, #32]
 8001bfc:	429a      	cmp	r2, r3
 8001bfe:	d12c      	bne.n	8001c5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c00:	697b      	ldr	r3, [r7, #20]
 8001c02:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001c0a:	3b01      	subs	r3, #1
 8001c0c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001c0e:	429a      	cmp	r2, r3
 8001c10:	d123      	bne.n	8001c5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c12:	697b      	ldr	r3, [r7, #20]
 8001c14:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001c1c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001c1e:	429a      	cmp	r2, r3
 8001c20:	d11b      	bne.n	8001c5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c22:	697b      	ldr	r3, [r7, #20]
 8001c24:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001c28:	687b      	ldr	r3, [r7, #4]
 8001c2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001c2c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001c2e:	429a      	cmp	r2, r3
 8001c30:	d113      	bne.n	8001c5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c32:	697b      	ldr	r3, [r7, #20]
 8001c34:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001c3c:	085b      	lsrs	r3, r3, #1
 8001c3e:	3b01      	subs	r3, #1
 8001c40:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001c42:	429a      	cmp	r2, r3
 8001c44:	d109      	bne.n	8001c5a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001c46:	697b      	ldr	r3, [r7, #20]
 8001c48:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001c50:	085b      	lsrs	r3, r3, #1
 8001c52:	3b01      	subs	r3, #1
 8001c54:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001c56:	429a      	cmp	r2, r3
 8001c58:	d001      	beq.n	8001c5e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	e000      	b.n	8001c60 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001c5e:	2300      	movs	r3, #0
}
 8001c60:	4618      	mov	r0, r3
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40021000 	.word	0x40021000
 8001c6c:	019f800c 	.word	0x019f800c
 8001c70:	feeefffc 	.word	0xfeeefffc

08001c74 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001c74:	b580      	push	{r7, lr}
 8001c76:	b086      	sub	sp, #24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2b00      	cmp	r3, #0
 8001c86:	d101      	bne.n	8001c8c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001c88:	2301      	movs	r3, #1
 8001c8a:	e11e      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001c8c:	4b91      	ldr	r3, [pc, #580]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f003 030f 	and.w	r3, r3, #15
 8001c94:	683a      	ldr	r2, [r7, #0]
 8001c96:	429a      	cmp	r2, r3
 8001c98:	d910      	bls.n	8001cbc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001c9a:	4b8e      	ldr	r3, [pc, #568]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f023 020f 	bic.w	r2, r3, #15
 8001ca2:	498c      	ldr	r1, [pc, #560]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001ca4:	683b      	ldr	r3, [r7, #0]
 8001ca6:	4313      	orrs	r3, r2
 8001ca8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001caa:	4b8a      	ldr	r3, [pc, #552]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 030f 	and.w	r3, r3, #15
 8001cb2:	683a      	ldr	r2, [r7, #0]
 8001cb4:	429a      	cmp	r2, r3
 8001cb6:	d001      	beq.n	8001cbc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e106      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	f003 0301 	and.w	r3, r3, #1
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	d073      	beq.n	8001db0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	685b      	ldr	r3, [r3, #4]
 8001ccc:	2b03      	cmp	r3, #3
 8001cce:	d129      	bne.n	8001d24 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001cd0:	4b81      	ldr	r3, [pc, #516]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cd8:	2b00      	cmp	r3, #0
 8001cda:	d101      	bne.n	8001ce0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001cdc:	2301      	movs	r3, #1
 8001cde:	e0f4      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001ce0:	f000 f966 	bl	8001fb0 <RCC_GetSysClockFreqFromPLLSource>
 8001ce4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001ce6:	693b      	ldr	r3, [r7, #16]
 8001ce8:	4a7c      	ldr	r2, [pc, #496]	@ (8001edc <HAL_RCC_ClockConfig+0x268>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d93f      	bls.n	8001d6e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001cee:	4b7a      	ldr	r3, [pc, #488]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001cf0:	689b      	ldr	r3, [r3, #8]
 8001cf2:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d009      	beq.n	8001d0e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d033      	beq.n	8001d6e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d12f      	bne.n	8001d6e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001d0e:	4b72      	ldr	r3, [pc, #456]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d10:	689b      	ldr	r3, [r3, #8]
 8001d12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d16:	4a70      	ldr	r2, [pc, #448]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d18:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d1c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001d1e:	2380      	movs	r3, #128	@ 0x80
 8001d20:	617b      	str	r3, [r7, #20]
 8001d22:	e024      	b.n	8001d6e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	2b02      	cmp	r3, #2
 8001d2a:	d107      	bne.n	8001d3c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001d2c:	4b6a      	ldr	r3, [pc, #424]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d109      	bne.n	8001d4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001d38:	2301      	movs	r3, #1
 8001d3a:	e0c6      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001d3c:	4b66      	ldr	r3, [pc, #408]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d3e:	681b      	ldr	r3, [r3, #0]
 8001d40:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d101      	bne.n	8001d4c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001d48:	2301      	movs	r3, #1
 8001d4a:	e0be      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001d4c:	f000 f8ce 	bl	8001eec <HAL_RCC_GetSysClockFreq>
 8001d50:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001d52:	693b      	ldr	r3, [r7, #16]
 8001d54:	4a61      	ldr	r2, [pc, #388]	@ (8001edc <HAL_RCC_ClockConfig+0x268>)
 8001d56:	4293      	cmp	r3, r2
 8001d58:	d909      	bls.n	8001d6e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001d5a:	4b5f      	ldr	r3, [pc, #380]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d5c:	689b      	ldr	r3, [r3, #8]
 8001d5e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001d62:	4a5d      	ldr	r2, [pc, #372]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d64:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d68:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001d6a:	2380      	movs	r3, #128	@ 0x80
 8001d6c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001d6e:	4b5a      	ldr	r3, [pc, #360]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d70:	689b      	ldr	r3, [r3, #8]
 8001d72:	f023 0203 	bic.w	r2, r3, #3
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	685b      	ldr	r3, [r3, #4]
 8001d7a:	4957      	ldr	r1, [pc, #348]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001d80:	f7ff f91e 	bl	8000fc0 <HAL_GetTick>
 8001d84:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d86:	e00a      	b.n	8001d9e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001d88:	f7ff f91a 	bl	8000fc0 <HAL_GetTick>
 8001d8c:	4602      	mov	r2, r0
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	1ad3      	subs	r3, r2, r3
 8001d92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001d96:	4293      	cmp	r3, r2
 8001d98:	d901      	bls.n	8001d9e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001d9a:	2303      	movs	r3, #3
 8001d9c:	e095      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001d9e:	4b4e      	ldr	r3, [pc, #312]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001da0:	689b      	ldr	r3, [r3, #8]
 8001da2:	f003 020c 	and.w	r2, r3, #12
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	685b      	ldr	r3, [r3, #4]
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	429a      	cmp	r2, r3
 8001dae:	d1eb      	bne.n	8001d88 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f003 0302 	and.w	r3, r3, #2
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d023      	beq.n	8001e04 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	f003 0304 	and.w	r3, r3, #4
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d005      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001dc8:	4b43      	ldr	r3, [pc, #268]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001dca:	689b      	ldr	r3, [r3, #8]
 8001dcc:	4a42      	ldr	r2, [pc, #264]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001dce:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dd2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0308 	and.w	r3, r3, #8
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d007      	beq.n	8001df0 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001de0:	4b3d      	ldr	r3, [pc, #244]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001de2:	689b      	ldr	r3, [r3, #8]
 8001de4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001de8:	4a3b      	ldr	r2, [pc, #236]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001dea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001dee:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001df0:	4b39      	ldr	r3, [pc, #228]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001df2:	689b      	ldr	r3, [r3, #8]
 8001df4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	689b      	ldr	r3, [r3, #8]
 8001dfc:	4936      	ldr	r1, [pc, #216]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	608b      	str	r3, [r1, #8]
 8001e02:	e008      	b.n	8001e16 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	2b80      	cmp	r3, #128	@ 0x80
 8001e08:	d105      	bne.n	8001e16 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001e0a:	4b33      	ldr	r3, [pc, #204]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e0c:	689b      	ldr	r3, [r3, #8]
 8001e0e:	4a32      	ldr	r2, [pc, #200]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e10:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e14:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001e16:	4b2f      	ldr	r3, [pc, #188]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001e18:	681b      	ldr	r3, [r3, #0]
 8001e1a:	f003 030f 	and.w	r3, r3, #15
 8001e1e:	683a      	ldr	r2, [r7, #0]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d21d      	bcs.n	8001e60 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e24:	4b2b      	ldr	r3, [pc, #172]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f023 020f 	bic.w	r2, r3, #15
 8001e2c:	4929      	ldr	r1, [pc, #164]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001e2e:	683b      	ldr	r3, [r7, #0]
 8001e30:	4313      	orrs	r3, r2
 8001e32:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001e34:	f7ff f8c4 	bl	8000fc0 <HAL_GetTick>
 8001e38:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e3a:	e00a      	b.n	8001e52 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001e3c:	f7ff f8c0 	bl	8000fc0 <HAL_GetTick>
 8001e40:	4602      	mov	r2, r0
 8001e42:	68fb      	ldr	r3, [r7, #12]
 8001e44:	1ad3      	subs	r3, r2, r3
 8001e46:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001e4a:	4293      	cmp	r3, r2
 8001e4c:	d901      	bls.n	8001e52 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e03b      	b.n	8001eca <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b20      	ldr	r3, [pc, #128]	@ (8001ed4 <HAL_RCC_ClockConfig+0x260>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d1ed      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	f003 0304 	and.w	r3, r3, #4
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d008      	beq.n	8001e7e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001e6c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e6e:	689b      	ldr	r3, [r3, #8]
 8001e70:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	68db      	ldr	r3, [r3, #12]
 8001e78:	4917      	ldr	r1, [pc, #92]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e7a:	4313      	orrs	r3, r2
 8001e7c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f003 0308 	and.w	r3, r3, #8
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d009      	beq.n	8001e9e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001e8a:	4b13      	ldr	r3, [pc, #76]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e8c:	689b      	ldr	r3, [r3, #8]
 8001e8e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	691b      	ldr	r3, [r3, #16]
 8001e96:	00db      	lsls	r3, r3, #3
 8001e98:	490f      	ldr	r1, [pc, #60]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001e9e:	f000 f825 	bl	8001eec <HAL_RCC_GetSysClockFreq>
 8001ea2:	4602      	mov	r2, r0
 8001ea4:	4b0c      	ldr	r3, [pc, #48]	@ (8001ed8 <HAL_RCC_ClockConfig+0x264>)
 8001ea6:	689b      	ldr	r3, [r3, #8]
 8001ea8:	091b      	lsrs	r3, r3, #4
 8001eaa:	f003 030f 	and.w	r3, r3, #15
 8001eae:	490c      	ldr	r1, [pc, #48]	@ (8001ee0 <HAL_RCC_ClockConfig+0x26c>)
 8001eb0:	5ccb      	ldrb	r3, [r1, r3]
 8001eb2:	f003 031f 	and.w	r3, r3, #31
 8001eb6:	fa22 f303 	lsr.w	r3, r2, r3
 8001eba:	4a0a      	ldr	r2, [pc, #40]	@ (8001ee4 <HAL_RCC_ClockConfig+0x270>)
 8001ebc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001ebe:	4b0a      	ldr	r3, [pc, #40]	@ (8001ee8 <HAL_RCC_ClockConfig+0x274>)
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff f830 	bl	8000f28 <HAL_InitTick>
 8001ec8:	4603      	mov	r3, r0
}
 8001eca:	4618      	mov	r0, r3
 8001ecc:	3718      	adds	r7, #24
 8001ece:	46bd      	mov	sp, r7
 8001ed0:	bd80      	pop	{r7, pc}
 8001ed2:	bf00      	nop
 8001ed4:	40022000 	.word	0x40022000
 8001ed8:	40021000 	.word	0x40021000
 8001edc:	04c4b400 	.word	0x04c4b400
 8001ee0:	08004258 	.word	0x08004258
 8001ee4:	20000000 	.word	0x20000000
 8001ee8:	20000004 	.word	0x20000004

08001eec <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001eec:	b480      	push	{r7}
 8001eee:	b087      	sub	sp, #28
 8001ef0:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8001ef2:	4b2c      	ldr	r3, [pc, #176]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001ef4:	689b      	ldr	r3, [r3, #8]
 8001ef6:	f003 030c 	and.w	r3, r3, #12
 8001efa:	2b04      	cmp	r3, #4
 8001efc:	d102      	bne.n	8001f04 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8001efe:	4b2a      	ldr	r3, [pc, #168]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f00:	613b      	str	r3, [r7, #16]
 8001f02:	e047      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8001f04:	4b27      	ldr	r3, [pc, #156]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f06:	689b      	ldr	r3, [r3, #8]
 8001f08:	f003 030c 	and.w	r3, r3, #12
 8001f0c:	2b08      	cmp	r3, #8
 8001f0e:	d102      	bne.n	8001f16 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001f10:	4b26      	ldr	r3, [pc, #152]	@ (8001fac <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f12:	613b      	str	r3, [r7, #16]
 8001f14:	e03e      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8001f16:	4b23      	ldr	r3, [pc, #140]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f18:	689b      	ldr	r3, [r3, #8]
 8001f1a:	f003 030c 	and.w	r3, r3, #12
 8001f1e:	2b0c      	cmp	r3, #12
 8001f20:	d136      	bne.n	8001f90 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001f22:	4b20      	ldr	r3, [pc, #128]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f24:	68db      	ldr	r3, [r3, #12]
 8001f26:	f003 0303 	and.w	r3, r3, #3
 8001f2a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001f2c:	4b1d      	ldr	r3, [pc, #116]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f2e:	68db      	ldr	r3, [r3, #12]
 8001f30:	091b      	lsrs	r3, r3, #4
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	3301      	adds	r3, #1
 8001f38:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	2b03      	cmp	r3, #3
 8001f3e:	d10c      	bne.n	8001f5a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f40:	4a1a      	ldr	r2, [pc, #104]	@ (8001fac <HAL_RCC_GetSysClockFreq+0xc0>)
 8001f42:	68bb      	ldr	r3, [r7, #8]
 8001f44:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f48:	4a16      	ldr	r2, [pc, #88]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f4a:	68d2      	ldr	r2, [r2, #12]
 8001f4c:	0a12      	lsrs	r2, r2, #8
 8001f4e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f52:	fb02 f303 	mul.w	r3, r2, r3
 8001f56:	617b      	str	r3, [r7, #20]
      break;
 8001f58:	e00c      	b.n	8001f74 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001f5a:	4a13      	ldr	r2, [pc, #76]	@ (8001fa8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001f5c:	68bb      	ldr	r3, [r7, #8]
 8001f5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f62:	4a10      	ldr	r2, [pc, #64]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f64:	68d2      	ldr	r2, [r2, #12]
 8001f66:	0a12      	lsrs	r2, r2, #8
 8001f68:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001f6c:	fb02 f303 	mul.w	r3, r2, r3
 8001f70:	617b      	str	r3, [r7, #20]
      break;
 8001f72:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001f74:	4b0b      	ldr	r3, [pc, #44]	@ (8001fa4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001f76:	68db      	ldr	r3, [r3, #12]
 8001f78:	0e5b      	lsrs	r3, r3, #25
 8001f7a:	f003 0303 	and.w	r3, r3, #3
 8001f7e:	3301      	adds	r3, #1
 8001f80:	005b      	lsls	r3, r3, #1
 8001f82:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001f84:	697a      	ldr	r2, [r7, #20]
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f8c:	613b      	str	r3, [r7, #16]
 8001f8e:	e001      	b.n	8001f94 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001f90:	2300      	movs	r3, #0
 8001f92:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001f94:	693b      	ldr	r3, [r7, #16]
}
 8001f96:	4618      	mov	r0, r3
 8001f98:	371c      	adds	r7, #28
 8001f9a:	46bd      	mov	sp, r7
 8001f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fa0:	4770      	bx	lr
 8001fa2:	bf00      	nop
 8001fa4:	40021000 	.word	0x40021000
 8001fa8:	00f42400 	.word	0x00f42400
 8001fac:	007a1200 	.word	0x007a1200

08001fb0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	b087      	sub	sp, #28
 8001fb4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001fb6:	4b1e      	ldr	r3, [pc, #120]	@ (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fb8:	68db      	ldr	r3, [r3, #12]
 8001fba:	f003 0303 	and.w	r3, r3, #3
 8001fbe:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001fc0:	4b1b      	ldr	r3, [pc, #108]	@ (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fc2:	68db      	ldr	r3, [r3, #12]
 8001fc4:	091b      	lsrs	r3, r3, #4
 8001fc6:	f003 030f 	and.w	r3, r3, #15
 8001fca:	3301      	adds	r3, #1
 8001fcc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001fce:	693b      	ldr	r3, [r7, #16]
 8001fd0:	2b03      	cmp	r3, #3
 8001fd2:	d10c      	bne.n	8001fee <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fd4:	4a17      	ldr	r2, [pc, #92]	@ (8002034 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fdc:	4a14      	ldr	r2, [pc, #80]	@ (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001fde:	68d2      	ldr	r2, [r2, #12]
 8001fe0:	0a12      	lsrs	r2, r2, #8
 8001fe2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8001fe6:	fb02 f303 	mul.w	r3, r2, r3
 8001fea:	617b      	str	r3, [r7, #20]
    break;
 8001fec:	e00c      	b.n	8002008 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001fee:	4a12      	ldr	r2, [pc, #72]	@ (8002038 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ff6:	4a0e      	ldr	r2, [pc, #56]	@ (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ff8:	68d2      	ldr	r2, [r2, #12]
 8001ffa:	0a12      	lsrs	r2, r2, #8
 8001ffc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002000:	fb02 f303 	mul.w	r3, r2, r3
 8002004:	617b      	str	r3, [r7, #20]
    break;
 8002006:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002008:	4b09      	ldr	r3, [pc, #36]	@ (8002030 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800200a:	68db      	ldr	r3, [r3, #12]
 800200c:	0e5b      	lsrs	r3, r3, #25
 800200e:	f003 0303 	and.w	r3, r3, #3
 8002012:	3301      	adds	r3, #1
 8002014:	005b      	lsls	r3, r3, #1
 8002016:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8002018:	697a      	ldr	r2, [r7, #20]
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002020:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8002022:	687b      	ldr	r3, [r7, #4]
}
 8002024:	4618      	mov	r0, r3
 8002026:	371c      	adds	r7, #28
 8002028:	46bd      	mov	sp, r7
 800202a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800202e:	4770      	bx	lr
 8002030:	40021000 	.word	0x40021000
 8002034:	007a1200 	.word	0x007a1200
 8002038:	00f42400 	.word	0x00f42400

0800203c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	b082      	sub	sp, #8
 8002040:	af00      	add	r7, sp, #0
 8002042:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2b00      	cmp	r3, #0
 8002048:	d101      	bne.n	800204e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800204a:	2301      	movs	r3, #1
 800204c:	e049      	b.n	80020e2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002054:	b2db      	uxtb	r3, r3
 8002056:	2b00      	cmp	r3, #0
 8002058:	d106      	bne.n	8002068 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2200      	movs	r2, #0
 800205e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002062:	6878      	ldr	r0, [r7, #4]
 8002064:	f7fe feac 	bl	8000dc0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	2202      	movs	r2, #2
 800206c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681a      	ldr	r2, [r3, #0]
 8002074:	687b      	ldr	r3, [r7, #4]
 8002076:	3304      	adds	r3, #4
 8002078:	4619      	mov	r1, r3
 800207a:	4610      	mov	r0, r2
 800207c:	f000 faa4 	bl	80025c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	2201      	movs	r2, #1
 8002084:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2201      	movs	r2, #1
 800208c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	2201      	movs	r2, #1
 8002094:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	2201      	movs	r2, #1
 800209c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2201      	movs	r2, #1
 80020a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	2201      	movs	r2, #1
 80020b4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2201      	movs	r2, #1
 80020bc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	2201      	movs	r2, #1
 80020cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	2201      	movs	r2, #1
 80020d4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2201      	movs	r2, #1
 80020dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3708      	adds	r7, #8
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b082      	sub	sp, #8
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80020f2:	687b      	ldr	r3, [r7, #4]
 80020f4:	2b00      	cmp	r3, #0
 80020f6:	d101      	bne.n	80020fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80020f8:	2301      	movs	r3, #1
 80020fa:	e049      	b.n	8002190 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002102:	b2db      	uxtb	r3, r3
 8002104:	2b00      	cmp	r3, #0
 8002106:	d106      	bne.n	8002116 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	2200      	movs	r2, #0
 800210c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002110:	6878      	ldr	r0, [r7, #4]
 8002112:	f000 f841 	bl	8002198 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	2202      	movs	r2, #2
 800211a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681a      	ldr	r2, [r3, #0]
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	3304      	adds	r3, #4
 8002126:	4619      	mov	r1, r3
 8002128:	4610      	mov	r0, r2
 800212a:	f000 fa4d 	bl	80025c8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2201      	movs	r2, #1
 8002132:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	2201      	movs	r2, #1
 800213a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2201      	movs	r2, #1
 8002142:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2201      	movs	r2, #1
 800214a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2201      	movs	r2, #1
 8002152:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2201      	movs	r2, #1
 8002162:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002166:	687b      	ldr	r3, [r7, #4]
 8002168:	2201      	movs	r2, #1
 800216a:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2201      	movs	r2, #1
 8002172:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2201      	movs	r2, #1
 800217a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	2201      	movs	r2, #1
 8002182:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	2201      	movs	r2, #1
 800218a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800218e:	2300      	movs	r3, #0
}
 8002190:	4618      	mov	r0, r3
 8002192:	3708      	adds	r7, #8
 8002194:	46bd      	mov	sp, r7
 8002196:	bd80      	pop	{r7, pc}

08002198 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8002198:	b480      	push	{r7}
 800219a:	b083      	sub	sp, #12
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80021a0:	bf00      	nop
 80021a2:	370c      	adds	r7, #12
 80021a4:	46bd      	mov	sp, r7
 80021a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021aa:	4770      	bx	lr

080021ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80021ac:	b580      	push	{r7, lr}
 80021ae:	b086      	sub	sp, #24
 80021b0:	af00      	add	r7, sp, #0
 80021b2:	60f8      	str	r0, [r7, #12]
 80021b4:	60b9      	str	r1, [r7, #8]
 80021b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80021b8:	2300      	movs	r3, #0
 80021ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80021c2:	2b01      	cmp	r3, #1
 80021c4:	d101      	bne.n	80021ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80021c6:	2302      	movs	r3, #2
 80021c8:	e0ff      	b.n	80023ca <HAL_TIM_PWM_ConfigChannel+0x21e>
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	2201      	movs	r2, #1
 80021ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	2b14      	cmp	r3, #20
 80021d6:	f200 80f0 	bhi.w	80023ba <HAL_TIM_PWM_ConfigChannel+0x20e>
 80021da:	a201      	add	r2, pc, #4	@ (adr r2, 80021e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80021dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021e0:	08002235 	.word	0x08002235
 80021e4:	080023bb 	.word	0x080023bb
 80021e8:	080023bb 	.word	0x080023bb
 80021ec:	080023bb 	.word	0x080023bb
 80021f0:	08002275 	.word	0x08002275
 80021f4:	080023bb 	.word	0x080023bb
 80021f8:	080023bb 	.word	0x080023bb
 80021fc:	080023bb 	.word	0x080023bb
 8002200:	080022b7 	.word	0x080022b7
 8002204:	080023bb 	.word	0x080023bb
 8002208:	080023bb 	.word	0x080023bb
 800220c:	080023bb 	.word	0x080023bb
 8002210:	080022f7 	.word	0x080022f7
 8002214:	080023bb 	.word	0x080023bb
 8002218:	080023bb 	.word	0x080023bb
 800221c:	080023bb 	.word	0x080023bb
 8002220:	08002339 	.word	0x08002339
 8002224:	080023bb 	.word	0x080023bb
 8002228:	080023bb 	.word	0x080023bb
 800222c:	080023bb 	.word	0x080023bb
 8002230:	08002379 	.word	0x08002379
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002234:	68fb      	ldr	r3, [r7, #12]
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	68b9      	ldr	r1, [r7, #8]
 800223a:	4618      	mov	r0, r3
 800223c:	f000 fa60 	bl	8002700 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	699a      	ldr	r2, [r3, #24]
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f042 0208 	orr.w	r2, r2, #8
 800224e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	699a      	ldr	r2, [r3, #24]
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	f022 0204 	bic.w	r2, r2, #4
 800225e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6999      	ldr	r1, [r3, #24]
 8002266:	68bb      	ldr	r3, [r7, #8]
 8002268:	691a      	ldr	r2, [r3, #16]
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	430a      	orrs	r2, r1
 8002270:	619a      	str	r2, [r3, #24]
      break;
 8002272:	e0a5      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002274:	68fb      	ldr	r3, [r7, #12]
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	68b9      	ldr	r1, [r7, #8]
 800227a:	4618      	mov	r0, r3
 800227c:	f000 fad0 	bl	8002820 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002280:	68fb      	ldr	r3, [r7, #12]
 8002282:	681b      	ldr	r3, [r3, #0]
 8002284:	699a      	ldr	r2, [r3, #24]
 8002286:	68fb      	ldr	r3, [r7, #12]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800228e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	699a      	ldr	r2, [r3, #24]
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800229e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80022a0:	68fb      	ldr	r3, [r7, #12]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	6999      	ldr	r1, [r3, #24]
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	691b      	ldr	r3, [r3, #16]
 80022aa:	021a      	lsls	r2, r3, #8
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	430a      	orrs	r2, r1
 80022b2:	619a      	str	r2, [r3, #24]
      break;
 80022b4:	e084      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80022b6:	68fb      	ldr	r3, [r7, #12]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	68b9      	ldr	r1, [r7, #8]
 80022bc:	4618      	mov	r0, r3
 80022be:	f000 fb39 	bl	8002934 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80022c2:	68fb      	ldr	r3, [r7, #12]
 80022c4:	681b      	ldr	r3, [r3, #0]
 80022c6:	69da      	ldr	r2, [r3, #28]
 80022c8:	68fb      	ldr	r3, [r7, #12]
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	f042 0208 	orr.w	r2, r2, #8
 80022d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	69da      	ldr	r2, [r3, #28]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	f022 0204 	bic.w	r2, r2, #4
 80022e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80022e2:	68fb      	ldr	r3, [r7, #12]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	69d9      	ldr	r1, [r3, #28]
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	691a      	ldr	r2, [r3, #16]
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	430a      	orrs	r2, r1
 80022f2:	61da      	str	r2, [r3, #28]
      break;
 80022f4:	e064      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	68b9      	ldr	r1, [r7, #8]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f000 fba1 	bl	8002a44 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	681b      	ldr	r3, [r3, #0]
 8002306:	69da      	ldr	r2, [r3, #28]
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002310:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	69da      	ldr	r2, [r3, #28]
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002320:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	69d9      	ldr	r1, [r3, #28]
 8002328:	68bb      	ldr	r3, [r7, #8]
 800232a:	691b      	ldr	r3, [r3, #16]
 800232c:	021a      	lsls	r2, r3, #8
 800232e:	68fb      	ldr	r3, [r7, #12]
 8002330:	681b      	ldr	r3, [r3, #0]
 8002332:	430a      	orrs	r2, r1
 8002334:	61da      	str	r2, [r3, #28]
      break;
 8002336:	e043      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	68b9      	ldr	r1, [r7, #8]
 800233e:	4618      	mov	r0, r3
 8002340:	f000 fc0a 	bl	8002b58 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8002344:	68fb      	ldr	r3, [r7, #12]
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	f042 0208 	orr.w	r2, r2, #8
 8002352:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f022 0204 	bic.w	r2, r2, #4
 8002362:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8002364:	68fb      	ldr	r3, [r7, #12]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	691a      	ldr	r2, [r3, #16]
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	430a      	orrs	r2, r1
 8002374:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8002376:	e023      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68b9      	ldr	r1, [r7, #8]
 800237e:	4618      	mov	r0, r3
 8002380:	f000 fc4e 	bl	8002c20 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002392:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8002394:	68fb      	ldr	r3, [r7, #12]
 8002396:	681b      	ldr	r3, [r3, #0]
 8002398:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80023a2:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80023aa:	68bb      	ldr	r3, [r7, #8]
 80023ac:	691b      	ldr	r3, [r3, #16]
 80023ae:	021a      	lsls	r2, r3, #8
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	430a      	orrs	r2, r1
 80023b6:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80023b8:	e002      	b.n	80023c0 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80023ba:	2301      	movs	r3, #1
 80023bc:	75fb      	strb	r3, [r7, #23]
      break;
 80023be:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	2200      	movs	r2, #0
 80023c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80023c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	bf00      	nop

080023d4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80023d4:	b580      	push	{r7, lr}
 80023d6:	b084      	sub	sp, #16
 80023d8:	af00      	add	r7, sp, #0
 80023da:	6078      	str	r0, [r7, #4]
 80023dc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80023de:	2300      	movs	r3, #0
 80023e0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80023e8:	2b01      	cmp	r3, #1
 80023ea:	d101      	bne.n	80023f0 <HAL_TIM_ConfigClockSource+0x1c>
 80023ec:	2302      	movs	r3, #2
 80023ee:	e0de      	b.n	80025ae <HAL_TIM_ConfigClockSource+0x1da>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2201      	movs	r2, #1
 80023f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	2202      	movs	r2, #2
 80023fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	689b      	ldr	r3, [r3, #8]
 8002406:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002408:	68bb      	ldr	r3, [r7, #8]
 800240a:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800240e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002412:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800241a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	68ba      	ldr	r2, [r7, #8]
 8002422:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002424:	683b      	ldr	r3, [r7, #0]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	4a63      	ldr	r2, [pc, #396]	@ (80025b8 <HAL_TIM_ConfigClockSource+0x1e4>)
 800242a:	4293      	cmp	r3, r2
 800242c:	f000 80a9 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 8002430:	4a61      	ldr	r2, [pc, #388]	@ (80025b8 <HAL_TIM_ConfigClockSource+0x1e4>)
 8002432:	4293      	cmp	r3, r2
 8002434:	f200 80ae 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002438:	4a60      	ldr	r2, [pc, #384]	@ (80025bc <HAL_TIM_ConfigClockSource+0x1e8>)
 800243a:	4293      	cmp	r3, r2
 800243c:	f000 80a1 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 8002440:	4a5e      	ldr	r2, [pc, #376]	@ (80025bc <HAL_TIM_ConfigClockSource+0x1e8>)
 8002442:	4293      	cmp	r3, r2
 8002444:	f200 80a6 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002448:	4a5d      	ldr	r2, [pc, #372]	@ (80025c0 <HAL_TIM_ConfigClockSource+0x1ec>)
 800244a:	4293      	cmp	r3, r2
 800244c:	f000 8099 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 8002450:	4a5b      	ldr	r2, [pc, #364]	@ (80025c0 <HAL_TIM_ConfigClockSource+0x1ec>)
 8002452:	4293      	cmp	r3, r2
 8002454:	f200 809e 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002458:	4a5a      	ldr	r2, [pc, #360]	@ (80025c4 <HAL_TIM_ConfigClockSource+0x1f0>)
 800245a:	4293      	cmp	r3, r2
 800245c:	f000 8091 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 8002460:	4a58      	ldr	r2, [pc, #352]	@ (80025c4 <HAL_TIM_ConfigClockSource+0x1f0>)
 8002462:	4293      	cmp	r3, r2
 8002464:	f200 8096 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002468:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800246c:	f000 8089 	beq.w	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 8002470:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002474:	f200 808e 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002478:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800247c:	d03e      	beq.n	80024fc <HAL_TIM_ConfigClockSource+0x128>
 800247e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002482:	f200 8087 	bhi.w	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002486:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800248a:	f000 8086 	beq.w	800259a <HAL_TIM_ConfigClockSource+0x1c6>
 800248e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002492:	d87f      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 8002494:	2b70      	cmp	r3, #112	@ 0x70
 8002496:	d01a      	beq.n	80024ce <HAL_TIM_ConfigClockSource+0xfa>
 8002498:	2b70      	cmp	r3, #112	@ 0x70
 800249a:	d87b      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 800249c:	2b60      	cmp	r3, #96	@ 0x60
 800249e:	d050      	beq.n	8002542 <HAL_TIM_ConfigClockSource+0x16e>
 80024a0:	2b60      	cmp	r3, #96	@ 0x60
 80024a2:	d877      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 80024a4:	2b50      	cmp	r3, #80	@ 0x50
 80024a6:	d03c      	beq.n	8002522 <HAL_TIM_ConfigClockSource+0x14e>
 80024a8:	2b50      	cmp	r3, #80	@ 0x50
 80024aa:	d873      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 80024ac:	2b40      	cmp	r3, #64	@ 0x40
 80024ae:	d058      	beq.n	8002562 <HAL_TIM_ConfigClockSource+0x18e>
 80024b0:	2b40      	cmp	r3, #64	@ 0x40
 80024b2:	d86f      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 80024b4:	2b30      	cmp	r3, #48	@ 0x30
 80024b6:	d064      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 80024b8:	2b30      	cmp	r3, #48	@ 0x30
 80024ba:	d86b      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 80024bc:	2b20      	cmp	r3, #32
 80024be:	d060      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 80024c0:	2b20      	cmp	r3, #32
 80024c2:	d867      	bhi.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d05c      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 80024c8:	2b10      	cmp	r3, #16
 80024ca:	d05a      	beq.n	8002582 <HAL_TIM_ConfigClockSource+0x1ae>
 80024cc:	e062      	b.n	8002594 <HAL_TIM_ConfigClockSource+0x1c0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80024d2:	683b      	ldr	r3, [r7, #0]
 80024d4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80024d6:	683b      	ldr	r3, [r7, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80024de:	f000 fc81 	bl	8002de4 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	689b      	ldr	r3, [r3, #8]
 80024e8:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80024f0:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80024f2:	687b      	ldr	r3, [r7, #4]
 80024f4:	681b      	ldr	r3, [r3, #0]
 80024f6:	68ba      	ldr	r2, [r7, #8]
 80024f8:	609a      	str	r2, [r3, #8]
      break;
 80024fa:	e04f      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002500:	683b      	ldr	r3, [r7, #0]
 8002502:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002504:	683b      	ldr	r3, [r7, #0]
 8002506:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002508:	683b      	ldr	r3, [r7, #0]
 800250a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800250c:	f000 fc6a 	bl	8002de4 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	689a      	ldr	r2, [r3, #8]
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800251e:	609a      	str	r2, [r3, #8]
      break;
 8002520:	e03c      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800252a:	683b      	ldr	r3, [r7, #0]
 800252c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800252e:	461a      	mov	r2, r3
 8002530:	f000 fbdc 	bl	8002cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	2150      	movs	r1, #80	@ 0x50
 800253a:	4618      	mov	r0, r3
 800253c:	f000 fc35 	bl	8002daa <TIM_ITRx_SetConfig>
      break;
 8002540:	e02c      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002546:	683b      	ldr	r3, [r7, #0]
 8002548:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800254a:	683b      	ldr	r3, [r7, #0]
 800254c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800254e:	461a      	mov	r2, r3
 8002550:	f000 fbfb 	bl	8002d4a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	2160      	movs	r1, #96	@ 0x60
 800255a:	4618      	mov	r0, r3
 800255c:	f000 fc25 	bl	8002daa <TIM_ITRx_SetConfig>
      break;
 8002560:	e01c      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800256a:	683b      	ldr	r3, [r7, #0]
 800256c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800256e:	461a      	mov	r2, r3
 8002570:	f000 fbbc 	bl	8002cec <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002574:	687b      	ldr	r3, [r7, #4]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	2140      	movs	r1, #64	@ 0x40
 800257a:	4618      	mov	r0, r3
 800257c:	f000 fc15 	bl	8002daa <TIM_ITRx_SetConfig>
      break;
 8002580:	e00c      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681a      	ldr	r2, [r3, #0]
 8002586:	683b      	ldr	r3, [r7, #0]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	4619      	mov	r1, r3
 800258c:	4610      	mov	r0, r2
 800258e:	f000 fc0c 	bl	8002daa <TIM_ITRx_SetConfig>
      break;
 8002592:	e003      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>
    }

    default:
      status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
      break;
 8002598:	e000      	b.n	800259c <HAL_TIM_ConfigClockSource+0x1c8>
      break;
 800259a:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	2201      	movs	r2, #1
 80025a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	2200      	movs	r2, #0
 80025a8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80025ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80025ae:	4618      	mov	r0, r3
 80025b0:	3710      	adds	r7, #16
 80025b2:	46bd      	mov	sp, r7
 80025b4:	bd80      	pop	{r7, pc}
 80025b6:	bf00      	nop
 80025b8:	00100070 	.word	0x00100070
 80025bc:	00100040 	.word	0x00100040
 80025c0:	00100030 	.word	0x00100030
 80025c4:	00100020 	.word	0x00100020

080025c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80025c8:	b480      	push	{r7}
 80025ca:	b085      	sub	sp, #20
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	6078      	str	r0, [r7, #4]
 80025d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80025d2:	687b      	ldr	r3, [r7, #4]
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	4a42      	ldr	r2, [pc, #264]	@ (80026e4 <TIM_Base_SetConfig+0x11c>)
 80025dc:	4293      	cmp	r3, r2
 80025de:	d00f      	beq.n	8002600 <TIM_Base_SetConfig+0x38>
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80025e6:	d00b      	beq.n	8002600 <TIM_Base_SetConfig+0x38>
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	4a3f      	ldr	r2, [pc, #252]	@ (80026e8 <TIM_Base_SetConfig+0x120>)
 80025ec:	4293      	cmp	r3, r2
 80025ee:	d007      	beq.n	8002600 <TIM_Base_SetConfig+0x38>
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	4a3e      	ldr	r2, [pc, #248]	@ (80026ec <TIM_Base_SetConfig+0x124>)
 80025f4:	4293      	cmp	r3, r2
 80025f6:	d003      	beq.n	8002600 <TIM_Base_SetConfig+0x38>
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	4a3d      	ldr	r2, [pc, #244]	@ (80026f0 <TIM_Base_SetConfig+0x128>)
 80025fc:	4293      	cmp	r3, r2
 80025fe:	d108      	bne.n	8002612 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002606:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	685b      	ldr	r3, [r3, #4]
 800260c:	68fa      	ldr	r2, [r7, #12]
 800260e:	4313      	orrs	r3, r2
 8002610:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	4a33      	ldr	r2, [pc, #204]	@ (80026e4 <TIM_Base_SetConfig+0x11c>)
 8002616:	4293      	cmp	r3, r2
 8002618:	d01b      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002620:	d017      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	4a30      	ldr	r2, [pc, #192]	@ (80026e8 <TIM_Base_SetConfig+0x120>)
 8002626:	4293      	cmp	r3, r2
 8002628:	d013      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	4a2f      	ldr	r2, [pc, #188]	@ (80026ec <TIM_Base_SetConfig+0x124>)
 800262e:	4293      	cmp	r3, r2
 8002630:	d00f      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	4a2e      	ldr	r2, [pc, #184]	@ (80026f0 <TIM_Base_SetConfig+0x128>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d00b      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	4a2d      	ldr	r2, [pc, #180]	@ (80026f4 <TIM_Base_SetConfig+0x12c>)
 800263e:	4293      	cmp	r3, r2
 8002640:	d007      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	4a2c      	ldr	r2, [pc, #176]	@ (80026f8 <TIM_Base_SetConfig+0x130>)
 8002646:	4293      	cmp	r3, r2
 8002648:	d003      	beq.n	8002652 <TIM_Base_SetConfig+0x8a>
 800264a:	687b      	ldr	r3, [r7, #4]
 800264c:	4a2b      	ldr	r2, [pc, #172]	@ (80026fc <TIM_Base_SetConfig+0x134>)
 800264e:	4293      	cmp	r3, r2
 8002650:	d108      	bne.n	8002664 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002658:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	68fa      	ldr	r2, [r7, #12]
 8002660:	4313      	orrs	r3, r2
 8002662:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	695b      	ldr	r3, [r3, #20]
 800266e:	4313      	orrs	r3, r2
 8002670:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	68fa      	ldr	r2, [r7, #12]
 8002676:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	689a      	ldr	r2, [r3, #8]
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002680:	683b      	ldr	r3, [r7, #0]
 8002682:	681a      	ldr	r2, [r3, #0]
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	4a16      	ldr	r2, [pc, #88]	@ (80026e4 <TIM_Base_SetConfig+0x11c>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d00f      	beq.n	80026b0 <TIM_Base_SetConfig+0xe8>
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	4a17      	ldr	r2, [pc, #92]	@ (80026f0 <TIM_Base_SetConfig+0x128>)
 8002694:	4293      	cmp	r3, r2
 8002696:	d00b      	beq.n	80026b0 <TIM_Base_SetConfig+0xe8>
 8002698:	687b      	ldr	r3, [r7, #4]
 800269a:	4a16      	ldr	r2, [pc, #88]	@ (80026f4 <TIM_Base_SetConfig+0x12c>)
 800269c:	4293      	cmp	r3, r2
 800269e:	d007      	beq.n	80026b0 <TIM_Base_SetConfig+0xe8>
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	4a15      	ldr	r2, [pc, #84]	@ (80026f8 <TIM_Base_SetConfig+0x130>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d003      	beq.n	80026b0 <TIM_Base_SetConfig+0xe8>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	4a14      	ldr	r2, [pc, #80]	@ (80026fc <TIM_Base_SetConfig+0x134>)
 80026ac:	4293      	cmp	r3, r2
 80026ae:	d103      	bne.n	80026b8 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	691a      	ldr	r2, [r3, #16]
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2201      	movs	r2, #1
 80026bc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	691b      	ldr	r3, [r3, #16]
 80026c2:	f003 0301 	and.w	r3, r3, #1
 80026c6:	2b01      	cmp	r3, #1
 80026c8:	d105      	bne.n	80026d6 <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	691b      	ldr	r3, [r3, #16]
 80026ce:	f023 0201 	bic.w	r2, r3, #1
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	611a      	str	r2, [r3, #16]
  }
}
 80026d6:	bf00      	nop
 80026d8:	3714      	adds	r7, #20
 80026da:	46bd      	mov	sp, r7
 80026dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026e0:	4770      	bx	lr
 80026e2:	bf00      	nop
 80026e4:	40012c00 	.word	0x40012c00
 80026e8:	40000400 	.word	0x40000400
 80026ec:	40000800 	.word	0x40000800
 80026f0:	40013400 	.word	0x40013400
 80026f4:	40014000 	.word	0x40014000
 80026f8:	40014400 	.word	0x40014400
 80026fc:	40014800 	.word	0x40014800

08002700 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002700:	b480      	push	{r7}
 8002702:	b087      	sub	sp, #28
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6a1b      	ldr	r3, [r3, #32]
 800270e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6a1b      	ldr	r3, [r3, #32]
 8002714:	f023 0201 	bic.w	r2, r3, #1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	699b      	ldr	r3, [r3, #24]
 8002726:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800272e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002732:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	f023 0303 	bic.w	r3, r3, #3
 800273a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800273c:	683b      	ldr	r3, [r7, #0]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	68fa      	ldr	r2, [r7, #12]
 8002742:	4313      	orrs	r3, r2
 8002744:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002746:	697b      	ldr	r3, [r7, #20]
 8002748:	f023 0302 	bic.w	r3, r3, #2
 800274c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800274e:	683b      	ldr	r3, [r7, #0]
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	697a      	ldr	r2, [r7, #20]
 8002754:	4313      	orrs	r3, r2
 8002756:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	4a2c      	ldr	r2, [pc, #176]	@ (800280c <TIM_OC1_SetConfig+0x10c>)
 800275c:	4293      	cmp	r3, r2
 800275e:	d00f      	beq.n	8002780 <TIM_OC1_SetConfig+0x80>
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	4a2b      	ldr	r2, [pc, #172]	@ (8002810 <TIM_OC1_SetConfig+0x110>)
 8002764:	4293      	cmp	r3, r2
 8002766:	d00b      	beq.n	8002780 <TIM_OC1_SetConfig+0x80>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a2a      	ldr	r2, [pc, #168]	@ (8002814 <TIM_OC1_SetConfig+0x114>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d007      	beq.n	8002780 <TIM_OC1_SetConfig+0x80>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a29      	ldr	r2, [pc, #164]	@ (8002818 <TIM_OC1_SetConfig+0x118>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d003      	beq.n	8002780 <TIM_OC1_SetConfig+0x80>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a28      	ldr	r2, [pc, #160]	@ (800281c <TIM_OC1_SetConfig+0x11c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d10c      	bne.n	800279a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002780:	697b      	ldr	r3, [r7, #20]
 8002782:	f023 0308 	bic.w	r3, r3, #8
 8002786:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002788:	683b      	ldr	r3, [r7, #0]
 800278a:	68db      	ldr	r3, [r3, #12]
 800278c:	697a      	ldr	r2, [r7, #20]
 800278e:	4313      	orrs	r3, r2
 8002790:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002792:	697b      	ldr	r3, [r7, #20]
 8002794:	f023 0304 	bic.w	r3, r3, #4
 8002798:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	4a1b      	ldr	r2, [pc, #108]	@ (800280c <TIM_OC1_SetConfig+0x10c>)
 800279e:	4293      	cmp	r3, r2
 80027a0:	d00f      	beq.n	80027c2 <TIM_OC1_SetConfig+0xc2>
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	4a1a      	ldr	r2, [pc, #104]	@ (8002810 <TIM_OC1_SetConfig+0x110>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d00b      	beq.n	80027c2 <TIM_OC1_SetConfig+0xc2>
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	4a19      	ldr	r2, [pc, #100]	@ (8002814 <TIM_OC1_SetConfig+0x114>)
 80027ae:	4293      	cmp	r3, r2
 80027b0:	d007      	beq.n	80027c2 <TIM_OC1_SetConfig+0xc2>
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	4a18      	ldr	r2, [pc, #96]	@ (8002818 <TIM_OC1_SetConfig+0x118>)
 80027b6:	4293      	cmp	r3, r2
 80027b8:	d003      	beq.n	80027c2 <TIM_OC1_SetConfig+0xc2>
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a17      	ldr	r2, [pc, #92]	@ (800281c <TIM_OC1_SetConfig+0x11c>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d111      	bne.n	80027e6 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80027c2:	693b      	ldr	r3, [r7, #16]
 80027c4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80027c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80027ca:	693b      	ldr	r3, [r7, #16]
 80027cc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80027d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	695b      	ldr	r3, [r3, #20]
 80027d6:	693a      	ldr	r2, [r7, #16]
 80027d8:	4313      	orrs	r3, r2
 80027da:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80027dc:	683b      	ldr	r3, [r7, #0]
 80027de:	699b      	ldr	r3, [r3, #24]
 80027e0:	693a      	ldr	r2, [r7, #16]
 80027e2:	4313      	orrs	r3, r2
 80027e4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	68fa      	ldr	r2, [r7, #12]
 80027f0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	685a      	ldr	r2, [r3, #4]
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	697a      	ldr	r2, [r7, #20]
 80027fe:	621a      	str	r2, [r3, #32]
}
 8002800:	bf00      	nop
 8002802:	371c      	adds	r7, #28
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr
 800280c:	40012c00 	.word	0x40012c00
 8002810:	40013400 	.word	0x40013400
 8002814:	40014000 	.word	0x40014000
 8002818:	40014400 	.word	0x40014400
 800281c:	40014800 	.word	0x40014800

08002820 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002820:	b480      	push	{r7}
 8002822:	b087      	sub	sp, #28
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
 8002828:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6a1b      	ldr	r3, [r3, #32]
 800282e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	6a1b      	ldr	r3, [r3, #32]
 8002834:	f023 0210 	bic.w	r2, r3, #16
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	685b      	ldr	r3, [r3, #4]
 8002840:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800284e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002852:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800285a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	021b      	lsls	r3, r3, #8
 8002862:	68fa      	ldr	r2, [r7, #12]
 8002864:	4313      	orrs	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002868:	697b      	ldr	r3, [r7, #20]
 800286a:	f023 0320 	bic.w	r3, r3, #32
 800286e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002870:	683b      	ldr	r3, [r7, #0]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	697a      	ldr	r2, [r7, #20]
 8002878:	4313      	orrs	r3, r2
 800287a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	4a28      	ldr	r2, [pc, #160]	@ (8002920 <TIM_OC2_SetConfig+0x100>)
 8002880:	4293      	cmp	r3, r2
 8002882:	d003      	beq.n	800288c <TIM_OC2_SetConfig+0x6c>
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	4a27      	ldr	r2, [pc, #156]	@ (8002924 <TIM_OC2_SetConfig+0x104>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d10d      	bne.n	80028a8 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002892:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002894:	683b      	ldr	r3, [r7, #0]
 8002896:	68db      	ldr	r3, [r3, #12]
 8002898:	011b      	lsls	r3, r3, #4
 800289a:	697a      	ldr	r2, [r7, #20]
 800289c:	4313      	orrs	r3, r2
 800289e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80028a0:	697b      	ldr	r3, [r7, #20]
 80028a2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80028a6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a1d      	ldr	r2, [pc, #116]	@ (8002920 <TIM_OC2_SetConfig+0x100>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d00f      	beq.n	80028d0 <TIM_OC2_SetConfig+0xb0>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a1c      	ldr	r2, [pc, #112]	@ (8002924 <TIM_OC2_SetConfig+0x104>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d00b      	beq.n	80028d0 <TIM_OC2_SetConfig+0xb0>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a1b      	ldr	r2, [pc, #108]	@ (8002928 <TIM_OC2_SetConfig+0x108>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d007      	beq.n	80028d0 <TIM_OC2_SetConfig+0xb0>
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	4a1a      	ldr	r2, [pc, #104]	@ (800292c <TIM_OC2_SetConfig+0x10c>)
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d003      	beq.n	80028d0 <TIM_OC2_SetConfig+0xb0>
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	4a19      	ldr	r2, [pc, #100]	@ (8002930 <TIM_OC2_SetConfig+0x110>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d113      	bne.n	80028f8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80028d0:	693b      	ldr	r3, [r7, #16]
 80028d2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80028d6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80028de:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80028e0:	683b      	ldr	r3, [r7, #0]
 80028e2:	695b      	ldr	r3, [r3, #20]
 80028e4:	009b      	lsls	r3, r3, #2
 80028e6:	693a      	ldr	r2, [r7, #16]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80028ec:	683b      	ldr	r3, [r7, #0]
 80028ee:	699b      	ldr	r3, [r3, #24]
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	693a      	ldr	r2, [r7, #16]
 80028f4:	4313      	orrs	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	693a      	ldr	r2, [r7, #16]
 80028fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	68fa      	ldr	r2, [r7, #12]
 8002902:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002904:	683b      	ldr	r3, [r7, #0]
 8002906:	685a      	ldr	r2, [r3, #4]
 8002908:	687b      	ldr	r3, [r7, #4]
 800290a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	697a      	ldr	r2, [r7, #20]
 8002910:	621a      	str	r2, [r3, #32]
}
 8002912:	bf00      	nop
 8002914:	371c      	adds	r7, #28
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
 800291e:	bf00      	nop
 8002920:	40012c00 	.word	0x40012c00
 8002924:	40013400 	.word	0x40013400
 8002928:	40014000 	.word	0x40014000
 800292c:	40014400 	.word	0x40014400
 8002930:	40014800 	.word	0x40014800

08002934 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002934:	b480      	push	{r7}
 8002936:	b087      	sub	sp, #28
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
 800293c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	6a1b      	ldr	r3, [r3, #32]
 8002942:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	6a1b      	ldr	r3, [r3, #32]
 8002948:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	685b      	ldr	r3, [r3, #4]
 8002954:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	69db      	ldr	r3, [r3, #28]
 800295a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002962:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002966:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	f023 0303 	bic.w	r3, r3, #3
 800296e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	68fa      	ldr	r2, [r7, #12]
 8002976:	4313      	orrs	r3, r2
 8002978:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800297a:	697b      	ldr	r3, [r7, #20]
 800297c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002980:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002982:	683b      	ldr	r3, [r7, #0]
 8002984:	689b      	ldr	r3, [r3, #8]
 8002986:	021b      	lsls	r3, r3, #8
 8002988:	697a      	ldr	r2, [r7, #20]
 800298a:	4313      	orrs	r3, r2
 800298c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	4a27      	ldr	r2, [pc, #156]	@ (8002a30 <TIM_OC3_SetConfig+0xfc>)
 8002992:	4293      	cmp	r3, r2
 8002994:	d003      	beq.n	800299e <TIM_OC3_SetConfig+0x6a>
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	4a26      	ldr	r2, [pc, #152]	@ (8002a34 <TIM_OC3_SetConfig+0x100>)
 800299a:	4293      	cmp	r3, r2
 800299c:	d10d      	bne.n	80029ba <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80029a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	68db      	ldr	r3, [r3, #12]
 80029aa:	021b      	lsls	r3, r3, #8
 80029ac:	697a      	ldr	r2, [r7, #20]
 80029ae:	4313      	orrs	r3, r2
 80029b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80029b2:	697b      	ldr	r3, [r7, #20]
 80029b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80029b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a1c      	ldr	r2, [pc, #112]	@ (8002a30 <TIM_OC3_SetConfig+0xfc>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d00f      	beq.n	80029e2 <TIM_OC3_SetConfig+0xae>
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	4a1b      	ldr	r2, [pc, #108]	@ (8002a34 <TIM_OC3_SetConfig+0x100>)
 80029c6:	4293      	cmp	r3, r2
 80029c8:	d00b      	beq.n	80029e2 <TIM_OC3_SetConfig+0xae>
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	4a1a      	ldr	r2, [pc, #104]	@ (8002a38 <TIM_OC3_SetConfig+0x104>)
 80029ce:	4293      	cmp	r3, r2
 80029d0:	d007      	beq.n	80029e2 <TIM_OC3_SetConfig+0xae>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	4a19      	ldr	r2, [pc, #100]	@ (8002a3c <TIM_OC3_SetConfig+0x108>)
 80029d6:	4293      	cmp	r3, r2
 80029d8:	d003      	beq.n	80029e2 <TIM_OC3_SetConfig+0xae>
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a18      	ldr	r2, [pc, #96]	@ (8002a40 <TIM_OC3_SetConfig+0x10c>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d113      	bne.n	8002a0a <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80029e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80029ea:	693b      	ldr	r3, [r7, #16]
 80029ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80029f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	695b      	ldr	r3, [r3, #20]
 80029f6:	011b      	lsls	r3, r3, #4
 80029f8:	693a      	ldr	r2, [r7, #16]
 80029fa:	4313      	orrs	r3, r2
 80029fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	699b      	ldr	r3, [r3, #24]
 8002a02:	011b      	lsls	r3, r3, #4
 8002a04:	693a      	ldr	r2, [r7, #16]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	693a      	ldr	r2, [r7, #16]
 8002a0e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	68fa      	ldr	r2, [r7, #12]
 8002a14:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002a16:	683b      	ldr	r3, [r7, #0]
 8002a18:	685a      	ldr	r2, [r3, #4]
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	697a      	ldr	r2, [r7, #20]
 8002a22:	621a      	str	r2, [r3, #32]
}
 8002a24:	bf00      	nop
 8002a26:	371c      	adds	r7, #28
 8002a28:	46bd      	mov	sp, r7
 8002a2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a2e:	4770      	bx	lr
 8002a30:	40012c00 	.word	0x40012c00
 8002a34:	40013400 	.word	0x40013400
 8002a38:	40014000 	.word	0x40014000
 8002a3c:	40014400 	.word	0x40014400
 8002a40:	40014800 	.word	0x40014800

08002a44 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b087      	sub	sp, #28
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
 8002a4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a1b      	ldr	r3, [r3, #32]
 8002a52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	6a1b      	ldr	r3, [r3, #32]
 8002a58:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	685b      	ldr	r3, [r3, #4]
 8002a64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002a76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a80:	683b      	ldr	r3, [r7, #0]
 8002a82:	681b      	ldr	r3, [r3, #0]
 8002a84:	021b      	lsls	r3, r3, #8
 8002a86:	68fa      	ldr	r2, [r7, #12]
 8002a88:	4313      	orrs	r3, r2
 8002a8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002a92:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002a94:	683b      	ldr	r3, [r7, #0]
 8002a96:	689b      	ldr	r3, [r3, #8]
 8002a98:	031b      	lsls	r3, r3, #12
 8002a9a:	697a      	ldr	r2, [r7, #20]
 8002a9c:	4313      	orrs	r3, r2
 8002a9e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	4a28      	ldr	r2, [pc, #160]	@ (8002b44 <TIM_OC4_SetConfig+0x100>)
 8002aa4:	4293      	cmp	r3, r2
 8002aa6:	d003      	beq.n	8002ab0 <TIM_OC4_SetConfig+0x6c>
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	4a27      	ldr	r2, [pc, #156]	@ (8002b48 <TIM_OC4_SetConfig+0x104>)
 8002aac:	4293      	cmp	r3, r2
 8002aae:	d10d      	bne.n	8002acc <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002ab6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002ab8:	683b      	ldr	r3, [r7, #0]
 8002aba:	68db      	ldr	r3, [r3, #12]
 8002abc:	031b      	lsls	r3, r3, #12
 8002abe:	697a      	ldr	r2, [r7, #20]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8002ac4:	697b      	ldr	r3, [r7, #20]
 8002ac6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002aca:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a1d      	ldr	r2, [pc, #116]	@ (8002b44 <TIM_OC4_SetConfig+0x100>)
 8002ad0:	4293      	cmp	r3, r2
 8002ad2:	d00f      	beq.n	8002af4 <TIM_OC4_SetConfig+0xb0>
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	4a1c      	ldr	r2, [pc, #112]	@ (8002b48 <TIM_OC4_SetConfig+0x104>)
 8002ad8:	4293      	cmp	r3, r2
 8002ada:	d00b      	beq.n	8002af4 <TIM_OC4_SetConfig+0xb0>
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	4a1b      	ldr	r2, [pc, #108]	@ (8002b4c <TIM_OC4_SetConfig+0x108>)
 8002ae0:	4293      	cmp	r3, r2
 8002ae2:	d007      	beq.n	8002af4 <TIM_OC4_SetConfig+0xb0>
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	4a1a      	ldr	r2, [pc, #104]	@ (8002b50 <TIM_OC4_SetConfig+0x10c>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d003      	beq.n	8002af4 <TIM_OC4_SetConfig+0xb0>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	4a19      	ldr	r2, [pc, #100]	@ (8002b54 <TIM_OC4_SetConfig+0x110>)
 8002af0:	4293      	cmp	r3, r2
 8002af2:	d113      	bne.n	8002b1c <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002af4:	693b      	ldr	r3, [r7, #16]
 8002af6:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002afa:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002afc:	693b      	ldr	r3, [r7, #16]
 8002afe:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002b02:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002b04:	683b      	ldr	r3, [r7, #0]
 8002b06:	695b      	ldr	r3, [r3, #20]
 8002b08:	019b      	lsls	r3, r3, #6
 8002b0a:	693a      	ldr	r2, [r7, #16]
 8002b0c:	4313      	orrs	r3, r2
 8002b0e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	019b      	lsls	r3, r3, #6
 8002b16:	693a      	ldr	r2, [r7, #16]
 8002b18:	4313      	orrs	r3, r2
 8002b1a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	693a      	ldr	r2, [r7, #16]
 8002b20:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	68fa      	ldr	r2, [r7, #12]
 8002b26:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	685a      	ldr	r2, [r3, #4]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	697a      	ldr	r2, [r7, #20]
 8002b34:	621a      	str	r2, [r3, #32]
}
 8002b36:	bf00      	nop
 8002b38:	371c      	adds	r7, #28
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40012c00 	.word	0x40012c00
 8002b48:	40013400 	.word	0x40013400
 8002b4c:	40014000 	.word	0x40014000
 8002b50:	40014400 	.word	0x40014400
 8002b54:	40014800 	.word	0x40014800

08002b58 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b087      	sub	sp, #28
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	6078      	str	r0, [r7, #4]
 8002b60:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	6a1b      	ldr	r3, [r3, #32]
 8002b66:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	6a1b      	ldr	r3, [r3, #32]
 8002b6c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	685b      	ldr	r3, [r3, #4]
 8002b78:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002b8a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b8c:	683b      	ldr	r3, [r7, #0]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	68fa      	ldr	r2, [r7, #12]
 8002b92:	4313      	orrs	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002b9c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	689b      	ldr	r3, [r3, #8]
 8002ba2:	041b      	lsls	r3, r3, #16
 8002ba4:	693a      	ldr	r2, [r7, #16]
 8002ba6:	4313      	orrs	r3, r2
 8002ba8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	4a17      	ldr	r2, [pc, #92]	@ (8002c0c <TIM_OC5_SetConfig+0xb4>)
 8002bae:	4293      	cmp	r3, r2
 8002bb0:	d00f      	beq.n	8002bd2 <TIM_OC5_SetConfig+0x7a>
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a16      	ldr	r2, [pc, #88]	@ (8002c10 <TIM_OC5_SetConfig+0xb8>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d00b      	beq.n	8002bd2 <TIM_OC5_SetConfig+0x7a>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	4a15      	ldr	r2, [pc, #84]	@ (8002c14 <TIM_OC5_SetConfig+0xbc>)
 8002bbe:	4293      	cmp	r3, r2
 8002bc0:	d007      	beq.n	8002bd2 <TIM_OC5_SetConfig+0x7a>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a14      	ldr	r2, [pc, #80]	@ (8002c18 <TIM_OC5_SetConfig+0xc0>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d003      	beq.n	8002bd2 <TIM_OC5_SetConfig+0x7a>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a13      	ldr	r2, [pc, #76]	@ (8002c1c <TIM_OC5_SetConfig+0xc4>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d109      	bne.n	8002be6 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002bd2:	697b      	ldr	r3, [r7, #20]
 8002bd4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002bd8:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002bda:	683b      	ldr	r3, [r7, #0]
 8002bdc:	695b      	ldr	r3, [r3, #20]
 8002bde:	021b      	lsls	r3, r3, #8
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	4313      	orrs	r3, r2
 8002be4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002be6:	687b      	ldr	r3, [r7, #4]
 8002be8:	697a      	ldr	r2, [r7, #20]
 8002bea:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	68fa      	ldr	r2, [r7, #12]
 8002bf0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	685a      	ldr	r2, [r3, #4]
 8002bf6:	687b      	ldr	r3, [r7, #4]
 8002bf8:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	693a      	ldr	r2, [r7, #16]
 8002bfe:	621a      	str	r2, [r3, #32]
}
 8002c00:	bf00      	nop
 8002c02:	371c      	adds	r7, #28
 8002c04:	46bd      	mov	sp, r7
 8002c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c0a:	4770      	bx	lr
 8002c0c:	40012c00 	.word	0x40012c00
 8002c10:	40013400 	.word	0x40013400
 8002c14:	40014000 	.word	0x40014000
 8002c18:	40014400 	.word	0x40014400
 8002c1c:	40014800 	.word	0x40014800

08002c20 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002c20:	b480      	push	{r7}
 8002c22:	b087      	sub	sp, #28
 8002c24:	af00      	add	r7, sp, #0
 8002c26:	6078      	str	r0, [r7, #4]
 8002c28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	6a1b      	ldr	r3, [r3, #32]
 8002c2e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6a1b      	ldr	r3, [r3, #32]
 8002c34:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	685b      	ldr	r3, [r3, #4]
 8002c40:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002c46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002c4e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	021b      	lsls	r3, r3, #8
 8002c5a:	68fa      	ldr	r2, [r7, #12]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002c66:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	051b      	lsls	r3, r3, #20
 8002c6e:	693a      	ldr	r2, [r7, #16]
 8002c70:	4313      	orrs	r3, r2
 8002c72:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	4a18      	ldr	r2, [pc, #96]	@ (8002cd8 <TIM_OC6_SetConfig+0xb8>)
 8002c78:	4293      	cmp	r3, r2
 8002c7a:	d00f      	beq.n	8002c9c <TIM_OC6_SetConfig+0x7c>
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	4a17      	ldr	r2, [pc, #92]	@ (8002cdc <TIM_OC6_SetConfig+0xbc>)
 8002c80:	4293      	cmp	r3, r2
 8002c82:	d00b      	beq.n	8002c9c <TIM_OC6_SetConfig+0x7c>
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	4a16      	ldr	r2, [pc, #88]	@ (8002ce0 <TIM_OC6_SetConfig+0xc0>)
 8002c88:	4293      	cmp	r3, r2
 8002c8a:	d007      	beq.n	8002c9c <TIM_OC6_SetConfig+0x7c>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	4a15      	ldr	r2, [pc, #84]	@ (8002ce4 <TIM_OC6_SetConfig+0xc4>)
 8002c90:	4293      	cmp	r3, r2
 8002c92:	d003      	beq.n	8002c9c <TIM_OC6_SetConfig+0x7c>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	4a14      	ldr	r2, [pc, #80]	@ (8002ce8 <TIM_OC6_SetConfig+0xc8>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d109      	bne.n	8002cb0 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002c9c:	697b      	ldr	r3, [r7, #20]
 8002c9e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ca2:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002ca4:	683b      	ldr	r3, [r7, #0]
 8002ca6:	695b      	ldr	r3, [r3, #20]
 8002ca8:	029b      	lsls	r3, r3, #10
 8002caa:	697a      	ldr	r2, [r7, #20]
 8002cac:	4313      	orrs	r3, r2
 8002cae:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68fa      	ldr	r2, [r7, #12]
 8002cba:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8002cbc:	683b      	ldr	r3, [r7, #0]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	693a      	ldr	r2, [r7, #16]
 8002cc8:	621a      	str	r2, [r3, #32]
}
 8002cca:	bf00      	nop
 8002ccc:	371c      	adds	r7, #28
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
 8002cd6:	bf00      	nop
 8002cd8:	40012c00 	.word	0x40012c00
 8002cdc:	40013400 	.word	0x40013400
 8002ce0:	40014000 	.word	0x40014000
 8002ce4:	40014400 	.word	0x40014400
 8002ce8:	40014800 	.word	0x40014800

08002cec <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b087      	sub	sp, #28
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	60f8      	str	r0, [r7, #12]
 8002cf4:	60b9      	str	r1, [r7, #8]
 8002cf6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	6a1b      	ldr	r3, [r3, #32]
 8002cfc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	6a1b      	ldr	r3, [r3, #32]
 8002d02:	f023 0201 	bic.w	r2, r3, #1
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	699b      	ldr	r3, [r3, #24]
 8002d0e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d10:	693b      	ldr	r3, [r7, #16]
 8002d12:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8002d16:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	f023 030a 	bic.w	r3, r3, #10
 8002d28:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d2a:	697a      	ldr	r2, [r7, #20]
 8002d2c:	68bb      	ldr	r3, [r7, #8]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	693a      	ldr	r2, [r7, #16]
 8002d36:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	697a      	ldr	r2, [r7, #20]
 8002d3c:	621a      	str	r2, [r3, #32]
}
 8002d3e:	bf00      	nop
 8002d40:	371c      	adds	r7, #28
 8002d42:	46bd      	mov	sp, r7
 8002d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d48:	4770      	bx	lr

08002d4a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d4a:	b480      	push	{r7}
 8002d4c:	b087      	sub	sp, #28
 8002d4e:	af00      	add	r7, sp, #0
 8002d50:	60f8      	str	r0, [r7, #12]
 8002d52:	60b9      	str	r1, [r7, #8]
 8002d54:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6a1b      	ldr	r3, [r3, #32]
 8002d5a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d5c:	68fb      	ldr	r3, [r7, #12]
 8002d5e:	6a1b      	ldr	r3, [r3, #32]
 8002d60:	f023 0210 	bic.w	r2, r3, #16
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	699b      	ldr	r3, [r3, #24]
 8002d6c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d6e:	693b      	ldr	r3, [r7, #16]
 8002d70:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8002d74:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	031b      	lsls	r3, r3, #12
 8002d7a:	693a      	ldr	r2, [r7, #16]
 8002d7c:	4313      	orrs	r3, r2
 8002d7e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002d80:	697b      	ldr	r3, [r7, #20]
 8002d82:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8002d86:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	011b      	lsls	r3, r3, #4
 8002d8c:	697a      	ldr	r2, [r7, #20]
 8002d8e:	4313      	orrs	r3, r2
 8002d90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	693a      	ldr	r2, [r7, #16]
 8002d96:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	697a      	ldr	r2, [r7, #20]
 8002d9c:	621a      	str	r2, [r3, #32]
}
 8002d9e:	bf00      	nop
 8002da0:	371c      	adds	r7, #28
 8002da2:	46bd      	mov	sp, r7
 8002da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da8:	4770      	bx	lr

08002daa <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002daa:	b480      	push	{r7}
 8002dac:	b085      	sub	sp, #20
 8002dae:	af00      	add	r7, sp, #0
 8002db0:	6078      	str	r0, [r7, #4]
 8002db2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	689b      	ldr	r3, [r3, #8]
 8002db8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8002dc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002dc4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002dc6:	683a      	ldr	r2, [r7, #0]
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	4313      	orrs	r3, r2
 8002dcc:	f043 0307 	orr.w	r3, r3, #7
 8002dd0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	68fa      	ldr	r2, [r7, #12]
 8002dd6:	609a      	str	r2, [r3, #8]
}
 8002dd8:	bf00      	nop
 8002dda:	3714      	adds	r7, #20
 8002ddc:	46bd      	mov	sp, r7
 8002dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de2:	4770      	bx	lr

08002de4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002de4:	b480      	push	{r7}
 8002de6:	b087      	sub	sp, #28
 8002de8:	af00      	add	r7, sp, #0
 8002dea:	60f8      	str	r0, [r7, #12]
 8002dec:	60b9      	str	r1, [r7, #8]
 8002dee:	607a      	str	r2, [r7, #4]
 8002df0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002df8:	697b      	ldr	r3, [r7, #20]
 8002dfa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002dfe:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	021a      	lsls	r2, r3, #8
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	431a      	orrs	r2, r3
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	4313      	orrs	r3, r2
 8002e0c:	697a      	ldr	r2, [r7, #20]
 8002e0e:	4313      	orrs	r3, r2
 8002e10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	697a      	ldr	r2, [r7, #20]
 8002e16:	609a      	str	r2, [r3, #8]
}
 8002e18:	bf00      	nop
 8002e1a:	371c      	adds	r7, #28
 8002e1c:	46bd      	mov	sp, r7
 8002e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e22:	4770      	bx	lr

08002e24 <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
 8002e2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Check the TIM complementary channel state */
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d109      	bne.n	8002e48 <HAL_TIMEx_PWMN_Start+0x24>
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	2b01      	cmp	r3, #1
 8002e3e:	bf14      	ite	ne
 8002e40:	2301      	movne	r3, #1
 8002e42:	2300      	moveq	r3, #0
 8002e44:	b2db      	uxtb	r3, r3
 8002e46:	e022      	b.n	8002e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8002e48:	683b      	ldr	r3, [r7, #0]
 8002e4a:	2b04      	cmp	r3, #4
 8002e4c:	d109      	bne.n	8002e62 <HAL_TIMEx_PWMN_Start+0x3e>
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	2b01      	cmp	r3, #1
 8002e58:	bf14      	ite	ne
 8002e5a:	2301      	movne	r3, #1
 8002e5c:	2300      	moveq	r3, #0
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	e015      	b.n	8002e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8002e62:	683b      	ldr	r3, [r7, #0]
 8002e64:	2b08      	cmp	r3, #8
 8002e66:	d109      	bne.n	8002e7c <HAL_TIMEx_PWMN_Start+0x58>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8002e6e:	b2db      	uxtb	r3, r3
 8002e70:	2b01      	cmp	r3, #1
 8002e72:	bf14      	ite	ne
 8002e74:	2301      	movne	r3, #1
 8002e76:	2300      	moveq	r3, #0
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	e008      	b.n	8002e8e <HAL_TIMEx_PWMN_Start+0x6a>
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	f893 3047 	ldrb.w	r3, [r3, #71]	@ 0x47
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	bf14      	ite	ne
 8002e88:	2301      	movne	r3, #1
 8002e8a:	2300      	moveq	r3, #0
 8002e8c:	b2db      	uxtb	r3, r3
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d001      	beq.n	8002e96 <HAL_TIMEx_PWMN_Start+0x72>
  {
    return HAL_ERROR;
 8002e92:	2301      	movs	r3, #1
 8002e94:	e069      	b.n	8002f6a <HAL_TIMEx_PWMN_Start+0x146>
  }

  /* Set the TIM complementary channel state */
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8002e96:	683b      	ldr	r3, [r7, #0]
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d104      	bne.n	8002ea6 <HAL_TIMEx_PWMN_Start+0x82>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	2202      	movs	r2, #2
 8002ea0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002ea4:	e013      	b.n	8002ece <HAL_TIMEx_PWMN_Start+0xaa>
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	2b04      	cmp	r3, #4
 8002eaa:	d104      	bne.n	8002eb6 <HAL_TIMEx_PWMN_Start+0x92>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	2202      	movs	r2, #2
 8002eb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002eb4:	e00b      	b.n	8002ece <HAL_TIMEx_PWMN_Start+0xaa>
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	2b08      	cmp	r3, #8
 8002eba:	d104      	bne.n	8002ec6 <HAL_TIMEx_PWMN_Start+0xa2>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	2202      	movs	r2, #2
 8002ec0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002ec4:	e003      	b.n	8002ece <HAL_TIMEx_PWMN_Start+0xaa>
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	2202      	movs	r2, #2
 8002eca:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	2204      	movs	r2, #4
 8002ed4:	6839      	ldr	r1, [r7, #0]
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	f000 f8da 	bl	8003090 <TIM_CCxNChannelCmd>

  /* Enable the Main Output */
  __HAL_TIM_MOE_ENABLE(htim);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002eea:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	4a20      	ldr	r2, [pc, #128]	@ (8002f74 <HAL_TIMEx_PWMN_Start+0x150>)
 8002ef2:	4293      	cmp	r3, r2
 8002ef4:	d018      	beq.n	8002f28 <HAL_TIMEx_PWMN_Start+0x104>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002efe:	d013      	beq.n	8002f28 <HAL_TIMEx_PWMN_Start+0x104>
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a1c      	ldr	r2, [pc, #112]	@ (8002f78 <HAL_TIMEx_PWMN_Start+0x154>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d00e      	beq.n	8002f28 <HAL_TIMEx_PWMN_Start+0x104>
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	4a1b      	ldr	r2, [pc, #108]	@ (8002f7c <HAL_TIMEx_PWMN_Start+0x158>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d009      	beq.n	8002f28 <HAL_TIMEx_PWMN_Start+0x104>
 8002f14:	687b      	ldr	r3, [r7, #4]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	4a19      	ldr	r2, [pc, #100]	@ (8002f80 <HAL_TIMEx_PWMN_Start+0x15c>)
 8002f1a:	4293      	cmp	r3, r2
 8002f1c:	d004      	beq.n	8002f28 <HAL_TIMEx_PWMN_Start+0x104>
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	4a18      	ldr	r2, [pc, #96]	@ (8002f84 <HAL_TIMEx_PWMN_Start+0x160>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d115      	bne.n	8002f54 <HAL_TIMEx_PWMN_Start+0x130>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	689a      	ldr	r2, [r3, #8]
 8002f2e:	4b16      	ldr	r3, [pc, #88]	@ (8002f88 <HAL_TIMEx_PWMN_Start+0x164>)
 8002f30:	4013      	ands	r3, r2
 8002f32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2b06      	cmp	r3, #6
 8002f38:	d015      	beq.n	8002f66 <HAL_TIMEx_PWMN_Start+0x142>
 8002f3a:	68fb      	ldr	r3, [r7, #12]
 8002f3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f40:	d011      	beq.n	8002f66 <HAL_TIMEx_PWMN_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	681a      	ldr	r2, [r3, #0]
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f042 0201 	orr.w	r2, r2, #1
 8002f50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f52:	e008      	b.n	8002f66 <HAL_TIMEx_PWMN_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
 8002f64:	e000      	b.n	8002f68 <HAL_TIMEx_PWMN_Start+0x144>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002f66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002f68:	2300      	movs	r3, #0
}
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	3710      	adds	r7, #16
 8002f6e:	46bd      	mov	sp, r7
 8002f70:	bd80      	pop	{r7, pc}
 8002f72:	bf00      	nop
 8002f74:	40012c00 	.word	0x40012c00
 8002f78:	40000400 	.word	0x40000400
 8002f7c:	40000800 	.word	0x40000800
 8002f80:	40013400 	.word	0x40013400
 8002f84:	40014000 	.word	0x40014000
 8002f88:	00010007 	.word	0x00010007

08002f8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002f8c:	b480      	push	{r7}
 8002f8e:	b085      	sub	sp, #20
 8002f90:	af00      	add	r7, sp, #0
 8002f92:	6078      	str	r0, [r7, #4]
 8002f94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f9c:	2b01      	cmp	r3, #1
 8002f9e:	d101      	bne.n	8002fa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002fa0:	2302      	movs	r3, #2
 8002fa2:	e065      	b.n	8003070 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	2201      	movs	r2, #1
 8002fa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	2202      	movs	r2, #2
 8002fb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	689b      	ldr	r3, [r3, #8]
 8002fc2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	681b      	ldr	r3, [r3, #0]
 8002fc8:	4a2c      	ldr	r2, [pc, #176]	@ (800307c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002fca:	4293      	cmp	r3, r2
 8002fcc:	d004      	beq.n	8002fd8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	681b      	ldr	r3, [r3, #0]
 8002fd2:	4a2b      	ldr	r2, [pc, #172]	@ (8003080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d108      	bne.n	8002fea <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8002fd8:	68fb      	ldr	r3, [r7, #12]
 8002fda:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8002fde:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	68fa      	ldr	r2, [r7, #12]
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8002ff0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ff4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	68fa      	ldr	r2, [r7, #12]
 8002ffc:	4313      	orrs	r3, r2
 8002ffe:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	68fa      	ldr	r2, [r7, #12]
 8003006:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	4a1b      	ldr	r2, [pc, #108]	@ (800307c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800300e:	4293      	cmp	r3, r2
 8003010:	d018      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800301a:	d013      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a18      	ldr	r2, [pc, #96]	@ (8003084 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8003022:	4293      	cmp	r3, r2
 8003024:	d00e      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4a17      	ldr	r2, [pc, #92]	@ (8003088 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800302c:	4293      	cmp	r3, r2
 800302e:	d009      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	4a12      	ldr	r2, [pc, #72]	@ (8003080 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8003036:	4293      	cmp	r3, r2
 8003038:	d004      	beq.n	8003044 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a13      	ldr	r2, [pc, #76]	@ (800308c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8003040:	4293      	cmp	r3, r2
 8003042:	d10c      	bne.n	800305e <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800304a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800304c:	683b      	ldr	r3, [r7, #0]
 800304e:	689b      	ldr	r3, [r3, #8]
 8003050:	68ba      	ldr	r2, [r7, #8]
 8003052:	4313      	orrs	r3, r2
 8003054:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	68ba      	ldr	r2, [r7, #8]
 800305c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	2201      	movs	r2, #1
 8003062:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	2200      	movs	r2, #0
 800306a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800306e:	2300      	movs	r3, #0
}
 8003070:	4618      	mov	r0, r3
 8003072:	3714      	adds	r7, #20
 8003074:	46bd      	mov	sp, r7
 8003076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800307a:	4770      	bx	lr
 800307c:	40012c00 	.word	0x40012c00
 8003080:	40013400 	.word	0x40013400
 8003084:	40000400 	.word	0x40000400
 8003088:	40000800 	.word	0x40000800
 800308c:	40014000 	.word	0x40014000

08003090 <TIM_CCxNChannelCmd>:
  * @param  ChannelNState specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8003090:	b480      	push	{r7}
 8003092:	b087      	sub	sp, #28
 8003094:	af00      	add	r7, sp, #0
 8003096:	60f8      	str	r0, [r7, #12]
 8003098:	60b9      	str	r1, [r7, #8]
 800309a:	607a      	str	r2, [r7, #4]
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0xFU); /* 0xFU = 15 bits max shift */
 800309c:	68bb      	ldr	r3, [r7, #8]
 800309e:	f003 030f 	and.w	r3, r3, #15
 80030a2:	2204      	movs	r2, #4
 80030a4:	fa02 f303 	lsl.w	r3, r2, r3
 80030a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	6a1a      	ldr	r2, [r3, #32]
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	43db      	mvns	r3, r3
 80030b2:	401a      	ands	r2, r3
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0xFU)); /* 0xFU = 15 bits max shift */
 80030b8:	68fb      	ldr	r3, [r7, #12]
 80030ba:	6a1a      	ldr	r2, [r3, #32]
 80030bc:	68bb      	ldr	r3, [r7, #8]
 80030be:	f003 030f 	and.w	r3, r3, #15
 80030c2:	6879      	ldr	r1, [r7, #4]
 80030c4:	fa01 f303 	lsl.w	r3, r1, r3
 80030c8:	431a      	orrs	r2, r3
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	621a      	str	r2, [r3, #32]
}
 80030ce:	bf00      	nop
 80030d0:	371c      	adds	r7, #28
 80030d2:	46bd      	mov	sp, r7
 80030d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030d8:	4770      	bx	lr

080030da <memset>:
 80030da:	4402      	add	r2, r0
 80030dc:	4603      	mov	r3, r0
 80030de:	4293      	cmp	r3, r2
 80030e0:	d100      	bne.n	80030e4 <memset+0xa>
 80030e2:	4770      	bx	lr
 80030e4:	f803 1b01 	strb.w	r1, [r3], #1
 80030e8:	e7f9      	b.n	80030de <memset+0x4>
	...

080030ec <__libc_init_array>:
 80030ec:	b570      	push	{r4, r5, r6, lr}
 80030ee:	4d0d      	ldr	r5, [pc, #52]	@ (8003124 <__libc_init_array+0x38>)
 80030f0:	4c0d      	ldr	r4, [pc, #52]	@ (8003128 <__libc_init_array+0x3c>)
 80030f2:	1b64      	subs	r4, r4, r5
 80030f4:	10a4      	asrs	r4, r4, #2
 80030f6:	2600      	movs	r6, #0
 80030f8:	42a6      	cmp	r6, r4
 80030fa:	d109      	bne.n	8003110 <__libc_init_array+0x24>
 80030fc:	4d0b      	ldr	r5, [pc, #44]	@ (800312c <__libc_init_array+0x40>)
 80030fe:	4c0c      	ldr	r4, [pc, #48]	@ (8003130 <__libc_init_array+0x44>)
 8003100:	f001 f89e 	bl	8004240 <_init>
 8003104:	1b64      	subs	r4, r4, r5
 8003106:	10a4      	asrs	r4, r4, #2
 8003108:	2600      	movs	r6, #0
 800310a:	42a6      	cmp	r6, r4
 800310c:	d105      	bne.n	800311a <__libc_init_array+0x2e>
 800310e:	bd70      	pop	{r4, r5, r6, pc}
 8003110:	f855 3b04 	ldr.w	r3, [r5], #4
 8003114:	4798      	blx	r3
 8003116:	3601      	adds	r6, #1
 8003118:	e7ee      	b.n	80030f8 <__libc_init_array+0xc>
 800311a:	f855 3b04 	ldr.w	r3, [r5], #4
 800311e:	4798      	blx	r3
 8003120:	3601      	adds	r6, #1
 8003122:	e7f2      	b.n	800310a <__libc_init_array+0x1e>
 8003124:	08004440 	.word	0x08004440
 8003128:	08004440 	.word	0x08004440
 800312c:	08004440 	.word	0x08004440
 8003130:	08004444 	.word	0x08004444
 8003134:	00000000 	.word	0x00000000

08003138 <cos>:
 8003138:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800313a:	ec53 2b10 	vmov	r2, r3, d0
 800313e:	4826      	ldr	r0, [pc, #152]	@ (80031d8 <cos+0xa0>)
 8003140:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8003144:	4281      	cmp	r1, r0
 8003146:	d806      	bhi.n	8003156 <cos+0x1e>
 8003148:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 80031d0 <cos+0x98>
 800314c:	b005      	add	sp, #20
 800314e:	f85d eb04 	ldr.w	lr, [sp], #4
 8003152:	f000 b899 	b.w	8003288 <__kernel_cos>
 8003156:	4821      	ldr	r0, [pc, #132]	@ (80031dc <cos+0xa4>)
 8003158:	4281      	cmp	r1, r0
 800315a:	d908      	bls.n	800316e <cos+0x36>
 800315c:	4610      	mov	r0, r2
 800315e:	4619      	mov	r1, r3
 8003160:	f7fd f988 	bl	8000474 <__aeabi_dsub>
 8003164:	ec41 0b10 	vmov	d0, r0, r1
 8003168:	b005      	add	sp, #20
 800316a:	f85d fb04 	ldr.w	pc, [sp], #4
 800316e:	4668      	mov	r0, sp
 8003170:	f000 fa0e 	bl	8003590 <__ieee754_rem_pio2>
 8003174:	f000 0003 	and.w	r0, r0, #3
 8003178:	2801      	cmp	r0, #1
 800317a:	d00b      	beq.n	8003194 <cos+0x5c>
 800317c:	2802      	cmp	r0, #2
 800317e:	d015      	beq.n	80031ac <cos+0x74>
 8003180:	b9d8      	cbnz	r0, 80031ba <cos+0x82>
 8003182:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003186:	ed9d 0b00 	vldr	d0, [sp]
 800318a:	f000 f87d 	bl	8003288 <__kernel_cos>
 800318e:	ec51 0b10 	vmov	r0, r1, d0
 8003192:	e7e7      	b.n	8003164 <cos+0x2c>
 8003194:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003198:	ed9d 0b00 	vldr	d0, [sp]
 800319c:	f000 f93c 	bl	8003418 <__kernel_sin>
 80031a0:	ec53 2b10 	vmov	r2, r3, d0
 80031a4:	4610      	mov	r0, r2
 80031a6:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 80031aa:	e7db      	b.n	8003164 <cos+0x2c>
 80031ac:	ed9d 1b02 	vldr	d1, [sp, #8]
 80031b0:	ed9d 0b00 	vldr	d0, [sp]
 80031b4:	f000 f868 	bl	8003288 <__kernel_cos>
 80031b8:	e7f2      	b.n	80031a0 <cos+0x68>
 80031ba:	ed9d 1b02 	vldr	d1, [sp, #8]
 80031be:	ed9d 0b00 	vldr	d0, [sp]
 80031c2:	2001      	movs	r0, #1
 80031c4:	f000 f928 	bl	8003418 <__kernel_sin>
 80031c8:	e7e1      	b.n	800318e <cos+0x56>
 80031ca:	bf00      	nop
 80031cc:	f3af 8000 	nop.w
	...
 80031d8:	3fe921fb 	.word	0x3fe921fb
 80031dc:	7fefffff 	.word	0x7fefffff

080031e0 <sin>:
 80031e0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80031e2:	ec53 2b10 	vmov	r2, r3, d0
 80031e6:	4826      	ldr	r0, [pc, #152]	@ (8003280 <sin+0xa0>)
 80031e8:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80031ec:	4281      	cmp	r1, r0
 80031ee:	d807      	bhi.n	8003200 <sin+0x20>
 80031f0:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 8003278 <sin+0x98>
 80031f4:	2000      	movs	r0, #0
 80031f6:	b005      	add	sp, #20
 80031f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80031fc:	f000 b90c 	b.w	8003418 <__kernel_sin>
 8003200:	4820      	ldr	r0, [pc, #128]	@ (8003284 <sin+0xa4>)
 8003202:	4281      	cmp	r1, r0
 8003204:	d908      	bls.n	8003218 <sin+0x38>
 8003206:	4610      	mov	r0, r2
 8003208:	4619      	mov	r1, r3
 800320a:	f7fd f933 	bl	8000474 <__aeabi_dsub>
 800320e:	ec41 0b10 	vmov	d0, r0, r1
 8003212:	b005      	add	sp, #20
 8003214:	f85d fb04 	ldr.w	pc, [sp], #4
 8003218:	4668      	mov	r0, sp
 800321a:	f000 f9b9 	bl	8003590 <__ieee754_rem_pio2>
 800321e:	f000 0003 	and.w	r0, r0, #3
 8003222:	2801      	cmp	r0, #1
 8003224:	d00c      	beq.n	8003240 <sin+0x60>
 8003226:	2802      	cmp	r0, #2
 8003228:	d011      	beq.n	800324e <sin+0x6e>
 800322a:	b9e8      	cbnz	r0, 8003268 <sin+0x88>
 800322c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003230:	ed9d 0b00 	vldr	d0, [sp]
 8003234:	2001      	movs	r0, #1
 8003236:	f000 f8ef 	bl	8003418 <__kernel_sin>
 800323a:	ec51 0b10 	vmov	r0, r1, d0
 800323e:	e7e6      	b.n	800320e <sin+0x2e>
 8003240:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003244:	ed9d 0b00 	vldr	d0, [sp]
 8003248:	f000 f81e 	bl	8003288 <__kernel_cos>
 800324c:	e7f5      	b.n	800323a <sin+0x5a>
 800324e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8003252:	ed9d 0b00 	vldr	d0, [sp]
 8003256:	2001      	movs	r0, #1
 8003258:	f000 f8de 	bl	8003418 <__kernel_sin>
 800325c:	ec53 2b10 	vmov	r2, r3, d0
 8003260:	4610      	mov	r0, r2
 8003262:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 8003266:	e7d2      	b.n	800320e <sin+0x2e>
 8003268:	ed9d 1b02 	vldr	d1, [sp, #8]
 800326c:	ed9d 0b00 	vldr	d0, [sp]
 8003270:	f000 f80a 	bl	8003288 <__kernel_cos>
 8003274:	e7f2      	b.n	800325c <sin+0x7c>
 8003276:	bf00      	nop
	...
 8003280:	3fe921fb 	.word	0x3fe921fb
 8003284:	7fefffff 	.word	0x7fefffff

08003288 <__kernel_cos>:
 8003288:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800328c:	ec57 6b10 	vmov	r6, r7, d0
 8003290:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 8003294:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 8003298:	ed8d 1b00 	vstr	d1, [sp]
 800329c:	d206      	bcs.n	80032ac <__kernel_cos+0x24>
 800329e:	4630      	mov	r0, r6
 80032a0:	4639      	mov	r1, r7
 80032a2:	f7fd fb27 	bl	80008f4 <__aeabi_d2iz>
 80032a6:	2800      	cmp	r0, #0
 80032a8:	f000 8088 	beq.w	80033bc <__kernel_cos+0x134>
 80032ac:	4632      	mov	r2, r6
 80032ae:	463b      	mov	r3, r7
 80032b0:	4630      	mov	r0, r6
 80032b2:	4639      	mov	r1, r7
 80032b4:	f7fc ffb0 	bl	8000218 <__aeabi_dmul>
 80032b8:	4b51      	ldr	r3, [pc, #324]	@ (8003400 <__kernel_cos+0x178>)
 80032ba:	2200      	movs	r2, #0
 80032bc:	4604      	mov	r4, r0
 80032be:	460d      	mov	r5, r1
 80032c0:	f7fc ffaa 	bl	8000218 <__aeabi_dmul>
 80032c4:	a340      	add	r3, pc, #256	@ (adr r3, 80033c8 <__kernel_cos+0x140>)
 80032c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ca:	4682      	mov	sl, r0
 80032cc:	468b      	mov	fp, r1
 80032ce:	4620      	mov	r0, r4
 80032d0:	4629      	mov	r1, r5
 80032d2:	f7fc ffa1 	bl	8000218 <__aeabi_dmul>
 80032d6:	a33e      	add	r3, pc, #248	@ (adr r3, 80033d0 <__kernel_cos+0x148>)
 80032d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032dc:	f7fd f8cc 	bl	8000478 <__adddf3>
 80032e0:	4622      	mov	r2, r4
 80032e2:	462b      	mov	r3, r5
 80032e4:	f7fc ff98 	bl	8000218 <__aeabi_dmul>
 80032e8:	a33b      	add	r3, pc, #236	@ (adr r3, 80033d8 <__kernel_cos+0x150>)
 80032ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032ee:	f7fd f8c1 	bl	8000474 <__aeabi_dsub>
 80032f2:	4622      	mov	r2, r4
 80032f4:	462b      	mov	r3, r5
 80032f6:	f7fc ff8f 	bl	8000218 <__aeabi_dmul>
 80032fa:	a339      	add	r3, pc, #228	@ (adr r3, 80033e0 <__kernel_cos+0x158>)
 80032fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003300:	f7fd f8ba 	bl	8000478 <__adddf3>
 8003304:	4622      	mov	r2, r4
 8003306:	462b      	mov	r3, r5
 8003308:	f7fc ff86 	bl	8000218 <__aeabi_dmul>
 800330c:	a336      	add	r3, pc, #216	@ (adr r3, 80033e8 <__kernel_cos+0x160>)
 800330e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003312:	f7fd f8af 	bl	8000474 <__aeabi_dsub>
 8003316:	4622      	mov	r2, r4
 8003318:	462b      	mov	r3, r5
 800331a:	f7fc ff7d 	bl	8000218 <__aeabi_dmul>
 800331e:	a334      	add	r3, pc, #208	@ (adr r3, 80033f0 <__kernel_cos+0x168>)
 8003320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003324:	f7fd f8a8 	bl	8000478 <__adddf3>
 8003328:	4622      	mov	r2, r4
 800332a:	462b      	mov	r3, r5
 800332c:	f7fc ff74 	bl	8000218 <__aeabi_dmul>
 8003330:	4622      	mov	r2, r4
 8003332:	462b      	mov	r3, r5
 8003334:	f7fc ff70 	bl	8000218 <__aeabi_dmul>
 8003338:	e9dd 2300 	ldrd	r2, r3, [sp]
 800333c:	4604      	mov	r4, r0
 800333e:	460d      	mov	r5, r1
 8003340:	4630      	mov	r0, r6
 8003342:	4639      	mov	r1, r7
 8003344:	f7fc ff68 	bl	8000218 <__aeabi_dmul>
 8003348:	460b      	mov	r3, r1
 800334a:	4602      	mov	r2, r0
 800334c:	4629      	mov	r1, r5
 800334e:	4620      	mov	r0, r4
 8003350:	f7fd f890 	bl	8000474 <__aeabi_dsub>
 8003354:	4b2b      	ldr	r3, [pc, #172]	@ (8003404 <__kernel_cos+0x17c>)
 8003356:	4598      	cmp	r8, r3
 8003358:	4606      	mov	r6, r0
 800335a:	460f      	mov	r7, r1
 800335c:	d810      	bhi.n	8003380 <__kernel_cos+0xf8>
 800335e:	4602      	mov	r2, r0
 8003360:	460b      	mov	r3, r1
 8003362:	4650      	mov	r0, sl
 8003364:	4659      	mov	r1, fp
 8003366:	f7fd f885 	bl	8000474 <__aeabi_dsub>
 800336a:	460b      	mov	r3, r1
 800336c:	4926      	ldr	r1, [pc, #152]	@ (8003408 <__kernel_cos+0x180>)
 800336e:	4602      	mov	r2, r0
 8003370:	2000      	movs	r0, #0
 8003372:	f7fd f87f 	bl	8000474 <__aeabi_dsub>
 8003376:	ec41 0b10 	vmov	d0, r0, r1
 800337a:	b003      	add	sp, #12
 800337c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003380:	4b22      	ldr	r3, [pc, #136]	@ (800340c <__kernel_cos+0x184>)
 8003382:	4921      	ldr	r1, [pc, #132]	@ (8003408 <__kernel_cos+0x180>)
 8003384:	4598      	cmp	r8, r3
 8003386:	bf8c      	ite	hi
 8003388:	4d21      	ldrhi	r5, [pc, #132]	@ (8003410 <__kernel_cos+0x188>)
 800338a:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800338e:	2400      	movs	r4, #0
 8003390:	4622      	mov	r2, r4
 8003392:	462b      	mov	r3, r5
 8003394:	2000      	movs	r0, #0
 8003396:	f7fd f86d 	bl	8000474 <__aeabi_dsub>
 800339a:	4622      	mov	r2, r4
 800339c:	4680      	mov	r8, r0
 800339e:	4689      	mov	r9, r1
 80033a0:	462b      	mov	r3, r5
 80033a2:	4650      	mov	r0, sl
 80033a4:	4659      	mov	r1, fp
 80033a6:	f7fd f865 	bl	8000474 <__aeabi_dsub>
 80033aa:	4632      	mov	r2, r6
 80033ac:	463b      	mov	r3, r7
 80033ae:	f7fd f861 	bl	8000474 <__aeabi_dsub>
 80033b2:	4602      	mov	r2, r0
 80033b4:	460b      	mov	r3, r1
 80033b6:	4640      	mov	r0, r8
 80033b8:	4649      	mov	r1, r9
 80033ba:	e7da      	b.n	8003372 <__kernel_cos+0xea>
 80033bc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 80033f8 <__kernel_cos+0x170>
 80033c0:	e7db      	b.n	800337a <__kernel_cos+0xf2>
 80033c2:	bf00      	nop
 80033c4:	f3af 8000 	nop.w
 80033c8:	be8838d4 	.word	0xbe8838d4
 80033cc:	bda8fae9 	.word	0xbda8fae9
 80033d0:	bdb4b1c4 	.word	0xbdb4b1c4
 80033d4:	3e21ee9e 	.word	0x3e21ee9e
 80033d8:	809c52ad 	.word	0x809c52ad
 80033dc:	3e927e4f 	.word	0x3e927e4f
 80033e0:	19cb1590 	.word	0x19cb1590
 80033e4:	3efa01a0 	.word	0x3efa01a0
 80033e8:	16c15177 	.word	0x16c15177
 80033ec:	3f56c16c 	.word	0x3f56c16c
 80033f0:	5555554c 	.word	0x5555554c
 80033f4:	3fa55555 	.word	0x3fa55555
 80033f8:	00000000 	.word	0x00000000
 80033fc:	3ff00000 	.word	0x3ff00000
 8003400:	3fe00000 	.word	0x3fe00000
 8003404:	3fd33332 	.word	0x3fd33332
 8003408:	3ff00000 	.word	0x3ff00000
 800340c:	3fe90000 	.word	0x3fe90000
 8003410:	3fd20000 	.word	0x3fd20000
 8003414:	00000000 	.word	0x00000000

08003418 <__kernel_sin>:
 8003418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800341c:	ec55 4b10 	vmov	r4, r5, d0
 8003420:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 8003424:	b085      	sub	sp, #20
 8003426:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800342a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800342e:	4680      	mov	r8, r0
 8003430:	d205      	bcs.n	800343e <__kernel_sin+0x26>
 8003432:	4620      	mov	r0, r4
 8003434:	4629      	mov	r1, r5
 8003436:	f7fd fa5d 	bl	80008f4 <__aeabi_d2iz>
 800343a:	2800      	cmp	r0, #0
 800343c:	d052      	beq.n	80034e4 <__kernel_sin+0xcc>
 800343e:	4622      	mov	r2, r4
 8003440:	462b      	mov	r3, r5
 8003442:	4620      	mov	r0, r4
 8003444:	4629      	mov	r1, r5
 8003446:	f7fc fee7 	bl	8000218 <__aeabi_dmul>
 800344a:	4682      	mov	sl, r0
 800344c:	468b      	mov	fp, r1
 800344e:	4602      	mov	r2, r0
 8003450:	460b      	mov	r3, r1
 8003452:	4620      	mov	r0, r4
 8003454:	4629      	mov	r1, r5
 8003456:	f7fc fedf 	bl	8000218 <__aeabi_dmul>
 800345a:	a342      	add	r3, pc, #264	@ (adr r3, 8003564 <__kernel_sin+0x14c>)
 800345c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003460:	e9cd 0100 	strd	r0, r1, [sp]
 8003464:	4650      	mov	r0, sl
 8003466:	4659      	mov	r1, fp
 8003468:	f7fc fed6 	bl	8000218 <__aeabi_dmul>
 800346c:	a33f      	add	r3, pc, #252	@ (adr r3, 800356c <__kernel_sin+0x154>)
 800346e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003472:	f7fc ffff 	bl	8000474 <__aeabi_dsub>
 8003476:	4652      	mov	r2, sl
 8003478:	465b      	mov	r3, fp
 800347a:	f7fc fecd 	bl	8000218 <__aeabi_dmul>
 800347e:	a33d      	add	r3, pc, #244	@ (adr r3, 8003574 <__kernel_sin+0x15c>)
 8003480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003484:	f7fc fff8 	bl	8000478 <__adddf3>
 8003488:	4652      	mov	r2, sl
 800348a:	465b      	mov	r3, fp
 800348c:	f7fc fec4 	bl	8000218 <__aeabi_dmul>
 8003490:	a33a      	add	r3, pc, #232	@ (adr r3, 800357c <__kernel_sin+0x164>)
 8003492:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003496:	f7fc ffed 	bl	8000474 <__aeabi_dsub>
 800349a:	4652      	mov	r2, sl
 800349c:	465b      	mov	r3, fp
 800349e:	f7fc febb 	bl	8000218 <__aeabi_dmul>
 80034a2:	a338      	add	r3, pc, #224	@ (adr r3, 8003584 <__kernel_sin+0x16c>)
 80034a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a8:	f7fc ffe6 	bl	8000478 <__adddf3>
 80034ac:	4606      	mov	r6, r0
 80034ae:	460f      	mov	r7, r1
 80034b0:	f1b8 0f00 	cmp.w	r8, #0
 80034b4:	d11b      	bne.n	80034ee <__kernel_sin+0xd6>
 80034b6:	4602      	mov	r2, r0
 80034b8:	460b      	mov	r3, r1
 80034ba:	4650      	mov	r0, sl
 80034bc:	4659      	mov	r1, fp
 80034be:	f7fc feab 	bl	8000218 <__aeabi_dmul>
 80034c2:	a325      	add	r3, pc, #148	@ (adr r3, 8003558 <__kernel_sin+0x140>)
 80034c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034c8:	f7fc ffd4 	bl	8000474 <__aeabi_dsub>
 80034cc:	e9dd 2300 	ldrd	r2, r3, [sp]
 80034d0:	f7fc fea2 	bl	8000218 <__aeabi_dmul>
 80034d4:	4602      	mov	r2, r0
 80034d6:	460b      	mov	r3, r1
 80034d8:	4620      	mov	r0, r4
 80034da:	4629      	mov	r1, r5
 80034dc:	f7fc ffcc 	bl	8000478 <__adddf3>
 80034e0:	4604      	mov	r4, r0
 80034e2:	460d      	mov	r5, r1
 80034e4:	ec45 4b10 	vmov	d0, r4, r5
 80034e8:	b005      	add	sp, #20
 80034ea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80034ee:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80034f2:	4b1b      	ldr	r3, [pc, #108]	@ (8003560 <__kernel_sin+0x148>)
 80034f4:	2200      	movs	r2, #0
 80034f6:	f7fc fe8f 	bl	8000218 <__aeabi_dmul>
 80034fa:	4632      	mov	r2, r6
 80034fc:	4680      	mov	r8, r0
 80034fe:	4689      	mov	r9, r1
 8003500:	463b      	mov	r3, r7
 8003502:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003506:	f7fc fe87 	bl	8000218 <__aeabi_dmul>
 800350a:	4602      	mov	r2, r0
 800350c:	460b      	mov	r3, r1
 800350e:	4640      	mov	r0, r8
 8003510:	4649      	mov	r1, r9
 8003512:	f7fc ffaf 	bl	8000474 <__aeabi_dsub>
 8003516:	4652      	mov	r2, sl
 8003518:	465b      	mov	r3, fp
 800351a:	f7fc fe7d 	bl	8000218 <__aeabi_dmul>
 800351e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8003522:	f7fc ffa7 	bl	8000474 <__aeabi_dsub>
 8003526:	a30c      	add	r3, pc, #48	@ (adr r3, 8003558 <__kernel_sin+0x140>)
 8003528:	e9d3 2300 	ldrd	r2, r3, [r3]
 800352c:	4606      	mov	r6, r0
 800352e:	460f      	mov	r7, r1
 8003530:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003534:	f7fc fe70 	bl	8000218 <__aeabi_dmul>
 8003538:	4602      	mov	r2, r0
 800353a:	460b      	mov	r3, r1
 800353c:	4630      	mov	r0, r6
 800353e:	4639      	mov	r1, r7
 8003540:	f7fc ff9a 	bl	8000478 <__adddf3>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4620      	mov	r0, r4
 800354a:	4629      	mov	r1, r5
 800354c:	f7fc ff92 	bl	8000474 <__aeabi_dsub>
 8003550:	e7c6      	b.n	80034e0 <__kernel_sin+0xc8>
 8003552:	bf00      	nop
 8003554:	f3af 8000 	nop.w
 8003558:	55555549 	.word	0x55555549
 800355c:	3fc55555 	.word	0x3fc55555
 8003560:	3fe00000 	.word	0x3fe00000
 8003564:	5acfd57c 	.word	0x5acfd57c
 8003568:	3de5d93a 	.word	0x3de5d93a
 800356c:	8a2b9ceb 	.word	0x8a2b9ceb
 8003570:	3e5ae5e6 	.word	0x3e5ae5e6
 8003574:	57b1fe7d 	.word	0x57b1fe7d
 8003578:	3ec71de3 	.word	0x3ec71de3
 800357c:	19c161d5 	.word	0x19c161d5
 8003580:	3f2a01a0 	.word	0x3f2a01a0
 8003584:	1110f8a6 	.word	0x1110f8a6
 8003588:	3f811111 	.word	0x3f811111
 800358c:	00000000 	.word	0x00000000

08003590 <__ieee754_rem_pio2>:
 8003590:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003594:	ec57 6b10 	vmov	r6, r7, d0
 8003598:	4bc5      	ldr	r3, [pc, #788]	@ (80038b0 <__ieee754_rem_pio2+0x320>)
 800359a:	b08d      	sub	sp, #52	@ 0x34
 800359c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 80035a0:	4598      	cmp	r8, r3
 80035a2:	4604      	mov	r4, r0
 80035a4:	9704      	str	r7, [sp, #16]
 80035a6:	d807      	bhi.n	80035b8 <__ieee754_rem_pio2+0x28>
 80035a8:	2200      	movs	r2, #0
 80035aa:	2300      	movs	r3, #0
 80035ac:	ed80 0b00 	vstr	d0, [r0]
 80035b0:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80035b4:	2500      	movs	r5, #0
 80035b6:	e028      	b.n	800360a <__ieee754_rem_pio2+0x7a>
 80035b8:	4bbe      	ldr	r3, [pc, #760]	@ (80038b4 <__ieee754_rem_pio2+0x324>)
 80035ba:	4598      	cmp	r8, r3
 80035bc:	d878      	bhi.n	80036b0 <__ieee754_rem_pio2+0x120>
 80035be:	9b04      	ldr	r3, [sp, #16]
 80035c0:	4dbd      	ldr	r5, [pc, #756]	@ (80038b8 <__ieee754_rem_pio2+0x328>)
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	4630      	mov	r0, r6
 80035c6:	a3ac      	add	r3, pc, #688	@ (adr r3, 8003878 <__ieee754_rem_pio2+0x2e8>)
 80035c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035cc:	4639      	mov	r1, r7
 80035ce:	dd38      	ble.n	8003642 <__ieee754_rem_pio2+0xb2>
 80035d0:	f7fc ff50 	bl	8000474 <__aeabi_dsub>
 80035d4:	45a8      	cmp	r8, r5
 80035d6:	4606      	mov	r6, r0
 80035d8:	460f      	mov	r7, r1
 80035da:	d01a      	beq.n	8003612 <__ieee754_rem_pio2+0x82>
 80035dc:	a3a8      	add	r3, pc, #672	@ (adr r3, 8003880 <__ieee754_rem_pio2+0x2f0>)
 80035de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035e2:	f7fc ff47 	bl	8000474 <__aeabi_dsub>
 80035e6:	4602      	mov	r2, r0
 80035e8:	460b      	mov	r3, r1
 80035ea:	4680      	mov	r8, r0
 80035ec:	4689      	mov	r9, r1
 80035ee:	4630      	mov	r0, r6
 80035f0:	4639      	mov	r1, r7
 80035f2:	f7fc ff3f 	bl	8000474 <__aeabi_dsub>
 80035f6:	a3a2      	add	r3, pc, #648	@ (adr r3, 8003880 <__ieee754_rem_pio2+0x2f0>)
 80035f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80035fc:	f7fc ff3a 	bl	8000474 <__aeabi_dsub>
 8003600:	e9c4 8900 	strd	r8, r9, [r4]
 8003604:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003608:	2501      	movs	r5, #1
 800360a:	4628      	mov	r0, r5
 800360c:	b00d      	add	sp, #52	@ 0x34
 800360e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003612:	a39d      	add	r3, pc, #628	@ (adr r3, 8003888 <__ieee754_rem_pio2+0x2f8>)
 8003614:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003618:	f7fc ff2c 	bl	8000474 <__aeabi_dsub>
 800361c:	a39c      	add	r3, pc, #624	@ (adr r3, 8003890 <__ieee754_rem_pio2+0x300>)
 800361e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003622:	4606      	mov	r6, r0
 8003624:	460f      	mov	r7, r1
 8003626:	f7fc ff25 	bl	8000474 <__aeabi_dsub>
 800362a:	4602      	mov	r2, r0
 800362c:	460b      	mov	r3, r1
 800362e:	4680      	mov	r8, r0
 8003630:	4689      	mov	r9, r1
 8003632:	4630      	mov	r0, r6
 8003634:	4639      	mov	r1, r7
 8003636:	f7fc ff1d 	bl	8000474 <__aeabi_dsub>
 800363a:	a395      	add	r3, pc, #596	@ (adr r3, 8003890 <__ieee754_rem_pio2+0x300>)
 800363c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003640:	e7dc      	b.n	80035fc <__ieee754_rem_pio2+0x6c>
 8003642:	f7fc ff19 	bl	8000478 <__adddf3>
 8003646:	45a8      	cmp	r8, r5
 8003648:	4606      	mov	r6, r0
 800364a:	460f      	mov	r7, r1
 800364c:	d018      	beq.n	8003680 <__ieee754_rem_pio2+0xf0>
 800364e:	a38c      	add	r3, pc, #560	@ (adr r3, 8003880 <__ieee754_rem_pio2+0x2f0>)
 8003650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003654:	f7fc ff10 	bl	8000478 <__adddf3>
 8003658:	4602      	mov	r2, r0
 800365a:	460b      	mov	r3, r1
 800365c:	4680      	mov	r8, r0
 800365e:	4689      	mov	r9, r1
 8003660:	4630      	mov	r0, r6
 8003662:	4639      	mov	r1, r7
 8003664:	f7fc ff06 	bl	8000474 <__aeabi_dsub>
 8003668:	a385      	add	r3, pc, #532	@ (adr r3, 8003880 <__ieee754_rem_pio2+0x2f0>)
 800366a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800366e:	f7fc ff03 	bl	8000478 <__adddf3>
 8003672:	f04f 35ff 	mov.w	r5, #4294967295
 8003676:	e9c4 8900 	strd	r8, r9, [r4]
 800367a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800367e:	e7c4      	b.n	800360a <__ieee754_rem_pio2+0x7a>
 8003680:	a381      	add	r3, pc, #516	@ (adr r3, 8003888 <__ieee754_rem_pio2+0x2f8>)
 8003682:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003686:	f7fc fef7 	bl	8000478 <__adddf3>
 800368a:	a381      	add	r3, pc, #516	@ (adr r3, 8003890 <__ieee754_rem_pio2+0x300>)
 800368c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003690:	4606      	mov	r6, r0
 8003692:	460f      	mov	r7, r1
 8003694:	f7fc fef0 	bl	8000478 <__adddf3>
 8003698:	4602      	mov	r2, r0
 800369a:	460b      	mov	r3, r1
 800369c:	4680      	mov	r8, r0
 800369e:	4689      	mov	r9, r1
 80036a0:	4630      	mov	r0, r6
 80036a2:	4639      	mov	r1, r7
 80036a4:	f7fc fee6 	bl	8000474 <__aeabi_dsub>
 80036a8:	a379      	add	r3, pc, #484	@ (adr r3, 8003890 <__ieee754_rem_pio2+0x300>)
 80036aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ae:	e7de      	b.n	800366e <__ieee754_rem_pio2+0xde>
 80036b0:	4b82      	ldr	r3, [pc, #520]	@ (80038bc <__ieee754_rem_pio2+0x32c>)
 80036b2:	4598      	cmp	r8, r3
 80036b4:	f200 80d1 	bhi.w	800385a <__ieee754_rem_pio2+0x2ca>
 80036b8:	f000 f966 	bl	8003988 <fabs>
 80036bc:	ec57 6b10 	vmov	r6, r7, d0
 80036c0:	a375      	add	r3, pc, #468	@ (adr r3, 8003898 <__ieee754_rem_pio2+0x308>)
 80036c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036c6:	4630      	mov	r0, r6
 80036c8:	4639      	mov	r1, r7
 80036ca:	f7fc fda5 	bl	8000218 <__aeabi_dmul>
 80036ce:	4b7c      	ldr	r3, [pc, #496]	@ (80038c0 <__ieee754_rem_pio2+0x330>)
 80036d0:	2200      	movs	r2, #0
 80036d2:	f7fc fed1 	bl	8000478 <__adddf3>
 80036d6:	f7fd f90d 	bl	80008f4 <__aeabi_d2iz>
 80036da:	4605      	mov	r5, r0
 80036dc:	f7fd f818 	bl	8000710 <__aeabi_i2d>
 80036e0:	4602      	mov	r2, r0
 80036e2:	460b      	mov	r3, r1
 80036e4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80036e8:	a363      	add	r3, pc, #396	@ (adr r3, 8003878 <__ieee754_rem_pio2+0x2e8>)
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f7fc fd93 	bl	8000218 <__aeabi_dmul>
 80036f2:	4602      	mov	r2, r0
 80036f4:	460b      	mov	r3, r1
 80036f6:	4630      	mov	r0, r6
 80036f8:	4639      	mov	r1, r7
 80036fa:	f7fc febb 	bl	8000474 <__aeabi_dsub>
 80036fe:	a360      	add	r3, pc, #384	@ (adr r3, 8003880 <__ieee754_rem_pio2+0x2f0>)
 8003700:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003704:	4682      	mov	sl, r0
 8003706:	468b      	mov	fp, r1
 8003708:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800370c:	f7fc fd84 	bl	8000218 <__aeabi_dmul>
 8003710:	2d1f      	cmp	r5, #31
 8003712:	4606      	mov	r6, r0
 8003714:	460f      	mov	r7, r1
 8003716:	dc0c      	bgt.n	8003732 <__ieee754_rem_pio2+0x1a2>
 8003718:	4b6a      	ldr	r3, [pc, #424]	@ (80038c4 <__ieee754_rem_pio2+0x334>)
 800371a:	1e6a      	subs	r2, r5, #1
 800371c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003720:	4543      	cmp	r3, r8
 8003722:	d006      	beq.n	8003732 <__ieee754_rem_pio2+0x1a2>
 8003724:	4632      	mov	r2, r6
 8003726:	463b      	mov	r3, r7
 8003728:	4650      	mov	r0, sl
 800372a:	4659      	mov	r1, fp
 800372c:	f7fc fea2 	bl	8000474 <__aeabi_dsub>
 8003730:	e00e      	b.n	8003750 <__ieee754_rem_pio2+0x1c0>
 8003732:	463b      	mov	r3, r7
 8003734:	4632      	mov	r2, r6
 8003736:	4650      	mov	r0, sl
 8003738:	4659      	mov	r1, fp
 800373a:	f7fc fe9b 	bl	8000474 <__aeabi_dsub>
 800373e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8003742:	9305      	str	r3, [sp, #20]
 8003744:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8003748:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800374c:	2b10      	cmp	r3, #16
 800374e:	dc02      	bgt.n	8003756 <__ieee754_rem_pio2+0x1c6>
 8003750:	e9c4 0100 	strd	r0, r1, [r4]
 8003754:	e039      	b.n	80037ca <__ieee754_rem_pio2+0x23a>
 8003756:	a34c      	add	r3, pc, #304	@ (adr r3, 8003888 <__ieee754_rem_pio2+0x2f8>)
 8003758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800375c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003760:	f7fc fd5a 	bl	8000218 <__aeabi_dmul>
 8003764:	4606      	mov	r6, r0
 8003766:	460f      	mov	r7, r1
 8003768:	4602      	mov	r2, r0
 800376a:	460b      	mov	r3, r1
 800376c:	4650      	mov	r0, sl
 800376e:	4659      	mov	r1, fp
 8003770:	f7fc fe80 	bl	8000474 <__aeabi_dsub>
 8003774:	4602      	mov	r2, r0
 8003776:	460b      	mov	r3, r1
 8003778:	4680      	mov	r8, r0
 800377a:	4689      	mov	r9, r1
 800377c:	4650      	mov	r0, sl
 800377e:	4659      	mov	r1, fp
 8003780:	f7fc fe78 	bl	8000474 <__aeabi_dsub>
 8003784:	4632      	mov	r2, r6
 8003786:	463b      	mov	r3, r7
 8003788:	f7fc fe74 	bl	8000474 <__aeabi_dsub>
 800378c:	a340      	add	r3, pc, #256	@ (adr r3, 8003890 <__ieee754_rem_pio2+0x300>)
 800378e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003792:	4606      	mov	r6, r0
 8003794:	460f      	mov	r7, r1
 8003796:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800379a:	f7fc fd3d 	bl	8000218 <__aeabi_dmul>
 800379e:	4632      	mov	r2, r6
 80037a0:	463b      	mov	r3, r7
 80037a2:	f7fc fe67 	bl	8000474 <__aeabi_dsub>
 80037a6:	4602      	mov	r2, r0
 80037a8:	460b      	mov	r3, r1
 80037aa:	4606      	mov	r6, r0
 80037ac:	460f      	mov	r7, r1
 80037ae:	4640      	mov	r0, r8
 80037b0:	4649      	mov	r1, r9
 80037b2:	f7fc fe5f 	bl	8000474 <__aeabi_dsub>
 80037b6:	9a05      	ldr	r2, [sp, #20]
 80037b8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	2b31      	cmp	r3, #49	@ 0x31
 80037c0:	dc20      	bgt.n	8003804 <__ieee754_rem_pio2+0x274>
 80037c2:	e9c4 0100 	strd	r0, r1, [r4]
 80037c6:	46c2      	mov	sl, r8
 80037c8:	46cb      	mov	fp, r9
 80037ca:	e9d4 8900 	ldrd	r8, r9, [r4]
 80037ce:	4650      	mov	r0, sl
 80037d0:	4642      	mov	r2, r8
 80037d2:	464b      	mov	r3, r9
 80037d4:	4659      	mov	r1, fp
 80037d6:	f7fc fe4d 	bl	8000474 <__aeabi_dsub>
 80037da:	463b      	mov	r3, r7
 80037dc:	4632      	mov	r2, r6
 80037de:	f7fc fe49 	bl	8000474 <__aeabi_dsub>
 80037e2:	9b04      	ldr	r3, [sp, #16]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 80037ea:	f6bf af0e 	bge.w	800360a <__ieee754_rem_pio2+0x7a>
 80037ee:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 80037f2:	6063      	str	r3, [r4, #4]
 80037f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 80037f8:	f8c4 8000 	str.w	r8, [r4]
 80037fc:	60a0      	str	r0, [r4, #8]
 80037fe:	60e3      	str	r3, [r4, #12]
 8003800:	426d      	negs	r5, r5
 8003802:	e702      	b.n	800360a <__ieee754_rem_pio2+0x7a>
 8003804:	a326      	add	r3, pc, #152	@ (adr r3, 80038a0 <__ieee754_rem_pio2+0x310>)
 8003806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800380a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800380e:	f7fc fd03 	bl	8000218 <__aeabi_dmul>
 8003812:	4606      	mov	r6, r0
 8003814:	460f      	mov	r7, r1
 8003816:	4602      	mov	r2, r0
 8003818:	460b      	mov	r3, r1
 800381a:	4640      	mov	r0, r8
 800381c:	4649      	mov	r1, r9
 800381e:	f7fc fe29 	bl	8000474 <__aeabi_dsub>
 8003822:	4602      	mov	r2, r0
 8003824:	460b      	mov	r3, r1
 8003826:	4682      	mov	sl, r0
 8003828:	468b      	mov	fp, r1
 800382a:	4640      	mov	r0, r8
 800382c:	4649      	mov	r1, r9
 800382e:	f7fc fe21 	bl	8000474 <__aeabi_dsub>
 8003832:	4632      	mov	r2, r6
 8003834:	463b      	mov	r3, r7
 8003836:	f7fc fe1d 	bl	8000474 <__aeabi_dsub>
 800383a:	a31b      	add	r3, pc, #108	@ (adr r3, 80038a8 <__ieee754_rem_pio2+0x318>)
 800383c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003840:	4606      	mov	r6, r0
 8003842:	460f      	mov	r7, r1
 8003844:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003848:	f7fc fce6 	bl	8000218 <__aeabi_dmul>
 800384c:	4632      	mov	r2, r6
 800384e:	463b      	mov	r3, r7
 8003850:	f7fc fe10 	bl	8000474 <__aeabi_dsub>
 8003854:	4606      	mov	r6, r0
 8003856:	460f      	mov	r7, r1
 8003858:	e764      	b.n	8003724 <__ieee754_rem_pio2+0x194>
 800385a:	4b1b      	ldr	r3, [pc, #108]	@ (80038c8 <__ieee754_rem_pio2+0x338>)
 800385c:	4598      	cmp	r8, r3
 800385e:	d935      	bls.n	80038cc <__ieee754_rem_pio2+0x33c>
 8003860:	4632      	mov	r2, r6
 8003862:	463b      	mov	r3, r7
 8003864:	4630      	mov	r0, r6
 8003866:	4639      	mov	r1, r7
 8003868:	f7fc fe04 	bl	8000474 <__aeabi_dsub>
 800386c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003870:	e9c4 0100 	strd	r0, r1, [r4]
 8003874:	e69e      	b.n	80035b4 <__ieee754_rem_pio2+0x24>
 8003876:	bf00      	nop
 8003878:	54400000 	.word	0x54400000
 800387c:	3ff921fb 	.word	0x3ff921fb
 8003880:	1a626331 	.word	0x1a626331
 8003884:	3dd0b461 	.word	0x3dd0b461
 8003888:	1a600000 	.word	0x1a600000
 800388c:	3dd0b461 	.word	0x3dd0b461
 8003890:	2e037073 	.word	0x2e037073
 8003894:	3ba3198a 	.word	0x3ba3198a
 8003898:	6dc9c883 	.word	0x6dc9c883
 800389c:	3fe45f30 	.word	0x3fe45f30
 80038a0:	2e000000 	.word	0x2e000000
 80038a4:	3ba3198a 	.word	0x3ba3198a
 80038a8:	252049c1 	.word	0x252049c1
 80038ac:	397b839a 	.word	0x397b839a
 80038b0:	3fe921fb 	.word	0x3fe921fb
 80038b4:	4002d97b 	.word	0x4002d97b
 80038b8:	3ff921fb 	.word	0x3ff921fb
 80038bc:	413921fb 	.word	0x413921fb
 80038c0:	3fe00000 	.word	0x3fe00000
 80038c4:	08004268 	.word	0x08004268
 80038c8:	7fefffff 	.word	0x7fefffff
 80038cc:	ea4f 5528 	mov.w	r5, r8, asr #20
 80038d0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 80038d4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 80038d8:	4630      	mov	r0, r6
 80038da:	460f      	mov	r7, r1
 80038dc:	f7fd f80a 	bl	80008f4 <__aeabi_d2iz>
 80038e0:	f7fc ff16 	bl	8000710 <__aeabi_i2d>
 80038e4:	4602      	mov	r2, r0
 80038e6:	460b      	mov	r3, r1
 80038e8:	4630      	mov	r0, r6
 80038ea:	4639      	mov	r1, r7
 80038ec:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80038f0:	f7fc fdc0 	bl	8000474 <__aeabi_dsub>
 80038f4:	4b22      	ldr	r3, [pc, #136]	@ (8003980 <__ieee754_rem_pio2+0x3f0>)
 80038f6:	2200      	movs	r2, #0
 80038f8:	f7fc fc8e 	bl	8000218 <__aeabi_dmul>
 80038fc:	460f      	mov	r7, r1
 80038fe:	4606      	mov	r6, r0
 8003900:	f7fc fff8 	bl	80008f4 <__aeabi_d2iz>
 8003904:	f7fc ff04 	bl	8000710 <__aeabi_i2d>
 8003908:	4602      	mov	r2, r0
 800390a:	460b      	mov	r3, r1
 800390c:	4630      	mov	r0, r6
 800390e:	4639      	mov	r1, r7
 8003910:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8003914:	f7fc fdae 	bl	8000474 <__aeabi_dsub>
 8003918:	4b19      	ldr	r3, [pc, #100]	@ (8003980 <__ieee754_rem_pio2+0x3f0>)
 800391a:	2200      	movs	r2, #0
 800391c:	f7fc fc7c 	bl	8000218 <__aeabi_dmul>
 8003920:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 8003924:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 8003928:	f04f 0803 	mov.w	r8, #3
 800392c:	2600      	movs	r6, #0
 800392e:	2700      	movs	r7, #0
 8003930:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8003934:	4632      	mov	r2, r6
 8003936:	463b      	mov	r3, r7
 8003938:	46c2      	mov	sl, r8
 800393a:	f108 38ff 	add.w	r8, r8, #4294967295
 800393e:	f7fc ffa7 	bl	8000890 <__aeabi_dcmpeq>
 8003942:	2800      	cmp	r0, #0
 8003944:	d1f4      	bne.n	8003930 <__ieee754_rem_pio2+0x3a0>
 8003946:	4b0f      	ldr	r3, [pc, #60]	@ (8003984 <__ieee754_rem_pio2+0x3f4>)
 8003948:	9301      	str	r3, [sp, #4]
 800394a:	2302      	movs	r3, #2
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	462a      	mov	r2, r5
 8003950:	4653      	mov	r3, sl
 8003952:	4621      	mov	r1, r4
 8003954:	a806      	add	r0, sp, #24
 8003956:	f000 f81f 	bl	8003998 <__kernel_rem_pio2>
 800395a:	9b04      	ldr	r3, [sp, #16]
 800395c:	2b00      	cmp	r3, #0
 800395e:	4605      	mov	r5, r0
 8003960:	f6bf ae53 	bge.w	800360a <__ieee754_rem_pio2+0x7a>
 8003964:	e9d4 2100 	ldrd	r2, r1, [r4]
 8003968:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800396c:	e9c4 2300 	strd	r2, r3, [r4]
 8003970:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8003974:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003978:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800397c:	e740      	b.n	8003800 <__ieee754_rem_pio2+0x270>
 800397e:	bf00      	nop
 8003980:	41700000 	.word	0x41700000
 8003984:	080042e8 	.word	0x080042e8

08003988 <fabs>:
 8003988:	ec51 0b10 	vmov	r0, r1, d0
 800398c:	4602      	mov	r2, r0
 800398e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 8003992:	ec43 2b10 	vmov	d0, r2, r3
 8003996:	4770      	bx	lr

08003998 <__kernel_rem_pio2>:
 8003998:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800399c:	ed2d 8b02 	vpush	{d8}
 80039a0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80039a4:	f112 0f14 	cmn.w	r2, #20
 80039a8:	9306      	str	r3, [sp, #24]
 80039aa:	9104      	str	r1, [sp, #16]
 80039ac:	4bbe      	ldr	r3, [pc, #760]	@ (8003ca8 <__kernel_rem_pio2+0x310>)
 80039ae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 80039b0:	9008      	str	r0, [sp, #32]
 80039b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80039b6:	9300      	str	r3, [sp, #0]
 80039b8:	9b06      	ldr	r3, [sp, #24]
 80039ba:	f103 33ff 	add.w	r3, r3, #4294967295
 80039be:	bfa8      	it	ge
 80039c0:	1ed4      	subge	r4, r2, #3
 80039c2:	9305      	str	r3, [sp, #20]
 80039c4:	bfb2      	itee	lt
 80039c6:	2400      	movlt	r4, #0
 80039c8:	2318      	movge	r3, #24
 80039ca:	fb94 f4f3 	sdivge	r4, r4, r3
 80039ce:	f06f 0317 	mvn.w	r3, #23
 80039d2:	fb04 3303 	mla	r3, r4, r3, r3
 80039d6:	eb03 0b02 	add.w	fp, r3, r2
 80039da:	9b00      	ldr	r3, [sp, #0]
 80039dc:	9a05      	ldr	r2, [sp, #20]
 80039de:	ed9f 8bae 	vldr	d8, [pc, #696]	@ 8003c98 <__kernel_rem_pio2+0x300>
 80039e2:	eb03 0802 	add.w	r8, r3, r2
 80039e6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 80039e8:	1aa7      	subs	r7, r4, r2
 80039ea:	ae20      	add	r6, sp, #128	@ 0x80
 80039ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80039f0:	2500      	movs	r5, #0
 80039f2:	4545      	cmp	r5, r8
 80039f4:	dd13      	ble.n	8003a1e <__kernel_rem_pio2+0x86>
 80039f6:	9b06      	ldr	r3, [sp, #24]
 80039f8:	aa20      	add	r2, sp, #128	@ 0x80
 80039fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80039fe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 8003a02:	f04f 0800 	mov.w	r8, #0
 8003a06:	9b00      	ldr	r3, [sp, #0]
 8003a08:	4598      	cmp	r8, r3
 8003a0a:	dc31      	bgt.n	8003a70 <__kernel_rem_pio2+0xd8>
 8003a0c:	ed9f 7ba2 	vldr	d7, [pc, #648]	@ 8003c98 <__kernel_rem_pio2+0x300>
 8003a10:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003a14:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003a18:	462f      	mov	r7, r5
 8003a1a:	2600      	movs	r6, #0
 8003a1c:	e01b      	b.n	8003a56 <__kernel_rem_pio2+0xbe>
 8003a1e:	42ef      	cmn	r7, r5
 8003a20:	d407      	bmi.n	8003a32 <__kernel_rem_pio2+0x9a>
 8003a22:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003a26:	f7fc fe73 	bl	8000710 <__aeabi_i2d>
 8003a2a:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003a2e:	3501      	adds	r5, #1
 8003a30:	e7df      	b.n	80039f2 <__kernel_rem_pio2+0x5a>
 8003a32:	ec51 0b18 	vmov	r0, r1, d8
 8003a36:	e7f8      	b.n	8003a2a <__kernel_rem_pio2+0x92>
 8003a38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003a3c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003a40:	f7fc fbea 	bl	8000218 <__aeabi_dmul>
 8003a44:	4602      	mov	r2, r0
 8003a46:	460b      	mov	r3, r1
 8003a48:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003a4c:	f7fc fd14 	bl	8000478 <__adddf3>
 8003a50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003a54:	3601      	adds	r6, #1
 8003a56:	9b05      	ldr	r3, [sp, #20]
 8003a58:	429e      	cmp	r6, r3
 8003a5a:	f1a7 0708 	sub.w	r7, r7, #8
 8003a5e:	ddeb      	ble.n	8003a38 <__kernel_rem_pio2+0xa0>
 8003a60:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003a64:	f108 0801 	add.w	r8, r8, #1
 8003a68:	ecaa 7b02 	vstmia	sl!, {d7}
 8003a6c:	3508      	adds	r5, #8
 8003a6e:	e7ca      	b.n	8003a06 <__kernel_rem_pio2+0x6e>
 8003a70:	9b00      	ldr	r3, [sp, #0]
 8003a72:	f8dd 8000 	ldr.w	r8, [sp]
 8003a76:	aa0c      	add	r2, sp, #48	@ 0x30
 8003a78:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8003a7c:	930a      	str	r3, [sp, #40]	@ 0x28
 8003a7e:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 8003a80:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8003a84:	9309      	str	r3, [sp, #36]	@ 0x24
 8003a86:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 8003a8a:	930b      	str	r3, [sp, #44]	@ 0x2c
 8003a8c:	ab98      	add	r3, sp, #608	@ 0x260
 8003a8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8003a92:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 8003a96:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003a9a:	ac0c      	add	r4, sp, #48	@ 0x30
 8003a9c:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003a9e:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 8003aa2:	46a1      	mov	r9, r4
 8003aa4:	46c2      	mov	sl, r8
 8003aa6:	f1ba 0f00 	cmp.w	sl, #0
 8003aaa:	f1a5 0508 	sub.w	r5, r5, #8
 8003aae:	dc77      	bgt.n	8003ba0 <__kernel_rem_pio2+0x208>
 8003ab0:	4658      	mov	r0, fp
 8003ab2:	ed9d 0b02 	vldr	d0, [sp, #8]
 8003ab6:	f000 fac7 	bl	8004048 <scalbn>
 8003aba:	ec57 6b10 	vmov	r6, r7, d0
 8003abe:	2200      	movs	r2, #0
 8003ac0:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 8003ac4:	4630      	mov	r0, r6
 8003ac6:	4639      	mov	r1, r7
 8003ac8:	f7fc fba6 	bl	8000218 <__aeabi_dmul>
 8003acc:	ec41 0b10 	vmov	d0, r0, r1
 8003ad0:	f000 fb3a 	bl	8004148 <floor>
 8003ad4:	4b75      	ldr	r3, [pc, #468]	@ (8003cac <__kernel_rem_pio2+0x314>)
 8003ad6:	ec51 0b10 	vmov	r0, r1, d0
 8003ada:	2200      	movs	r2, #0
 8003adc:	f7fc fb9c 	bl	8000218 <__aeabi_dmul>
 8003ae0:	4602      	mov	r2, r0
 8003ae2:	460b      	mov	r3, r1
 8003ae4:	4630      	mov	r0, r6
 8003ae6:	4639      	mov	r1, r7
 8003ae8:	f7fc fcc4 	bl	8000474 <__aeabi_dsub>
 8003aec:	460f      	mov	r7, r1
 8003aee:	4606      	mov	r6, r0
 8003af0:	f7fc ff00 	bl	80008f4 <__aeabi_d2iz>
 8003af4:	9002      	str	r0, [sp, #8]
 8003af6:	f7fc fe0b 	bl	8000710 <__aeabi_i2d>
 8003afa:	4602      	mov	r2, r0
 8003afc:	460b      	mov	r3, r1
 8003afe:	4630      	mov	r0, r6
 8003b00:	4639      	mov	r1, r7
 8003b02:	f7fc fcb7 	bl	8000474 <__aeabi_dsub>
 8003b06:	f1bb 0f00 	cmp.w	fp, #0
 8003b0a:	4606      	mov	r6, r0
 8003b0c:	460f      	mov	r7, r1
 8003b0e:	dd6c      	ble.n	8003bea <__kernel_rem_pio2+0x252>
 8003b10:	f108 31ff 	add.w	r1, r8, #4294967295
 8003b14:	ab0c      	add	r3, sp, #48	@ 0x30
 8003b16:	9d02      	ldr	r5, [sp, #8]
 8003b18:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8003b1c:	f1cb 0018 	rsb	r0, fp, #24
 8003b20:	fa43 f200 	asr.w	r2, r3, r0
 8003b24:	4415      	add	r5, r2
 8003b26:	4082      	lsls	r2, r0
 8003b28:	1a9b      	subs	r3, r3, r2
 8003b2a:	aa0c      	add	r2, sp, #48	@ 0x30
 8003b2c:	9502      	str	r5, [sp, #8]
 8003b2e:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8003b32:	f1cb 0217 	rsb	r2, fp, #23
 8003b36:	fa43 f902 	asr.w	r9, r3, r2
 8003b3a:	f1b9 0f00 	cmp.w	r9, #0
 8003b3e:	dd64      	ble.n	8003c0a <__kernel_rem_pio2+0x272>
 8003b40:	9b02      	ldr	r3, [sp, #8]
 8003b42:	2200      	movs	r2, #0
 8003b44:	3301      	adds	r3, #1
 8003b46:	9302      	str	r3, [sp, #8]
 8003b48:	4615      	mov	r5, r2
 8003b4a:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 8003b4e:	4590      	cmp	r8, r2
 8003b50:	f300 80b8 	bgt.w	8003cc4 <__kernel_rem_pio2+0x32c>
 8003b54:	f1bb 0f00 	cmp.w	fp, #0
 8003b58:	dd07      	ble.n	8003b6a <__kernel_rem_pio2+0x1d2>
 8003b5a:	f1bb 0f01 	cmp.w	fp, #1
 8003b5e:	f000 80bf 	beq.w	8003ce0 <__kernel_rem_pio2+0x348>
 8003b62:	f1bb 0f02 	cmp.w	fp, #2
 8003b66:	f000 80c6 	beq.w	8003cf6 <__kernel_rem_pio2+0x35e>
 8003b6a:	f1b9 0f02 	cmp.w	r9, #2
 8003b6e:	d14c      	bne.n	8003c0a <__kernel_rem_pio2+0x272>
 8003b70:	4632      	mov	r2, r6
 8003b72:	463b      	mov	r3, r7
 8003b74:	494e      	ldr	r1, [pc, #312]	@ (8003cb0 <__kernel_rem_pio2+0x318>)
 8003b76:	2000      	movs	r0, #0
 8003b78:	f7fc fc7c 	bl	8000474 <__aeabi_dsub>
 8003b7c:	4606      	mov	r6, r0
 8003b7e:	460f      	mov	r7, r1
 8003b80:	2d00      	cmp	r5, #0
 8003b82:	d042      	beq.n	8003c0a <__kernel_rem_pio2+0x272>
 8003b84:	4658      	mov	r0, fp
 8003b86:	ed9f 0b46 	vldr	d0, [pc, #280]	@ 8003ca0 <__kernel_rem_pio2+0x308>
 8003b8a:	f000 fa5d 	bl	8004048 <scalbn>
 8003b8e:	4630      	mov	r0, r6
 8003b90:	4639      	mov	r1, r7
 8003b92:	ec53 2b10 	vmov	r2, r3, d0
 8003b96:	f7fc fc6d 	bl	8000474 <__aeabi_dsub>
 8003b9a:	4606      	mov	r6, r0
 8003b9c:	460f      	mov	r7, r1
 8003b9e:	e034      	b.n	8003c0a <__kernel_rem_pio2+0x272>
 8003ba0:	4b44      	ldr	r3, [pc, #272]	@ (8003cb4 <__kernel_rem_pio2+0x31c>)
 8003ba2:	2200      	movs	r2, #0
 8003ba4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003ba8:	f7fc fb36 	bl	8000218 <__aeabi_dmul>
 8003bac:	f7fc fea2 	bl	80008f4 <__aeabi_d2iz>
 8003bb0:	f7fc fdae 	bl	8000710 <__aeabi_i2d>
 8003bb4:	4b40      	ldr	r3, [pc, #256]	@ (8003cb8 <__kernel_rem_pio2+0x320>)
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	4606      	mov	r6, r0
 8003bba:	460f      	mov	r7, r1
 8003bbc:	f7fc fb2c 	bl	8000218 <__aeabi_dmul>
 8003bc0:	4602      	mov	r2, r0
 8003bc2:	460b      	mov	r3, r1
 8003bc4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003bc8:	f7fc fc54 	bl	8000474 <__aeabi_dsub>
 8003bcc:	f7fc fe92 	bl	80008f4 <__aeabi_d2iz>
 8003bd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 8003bd4:	f849 0b04 	str.w	r0, [r9], #4
 8003bd8:	4639      	mov	r1, r7
 8003bda:	4630      	mov	r0, r6
 8003bdc:	f7fc fc4c 	bl	8000478 <__adddf3>
 8003be0:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003be4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003be8:	e75d      	b.n	8003aa6 <__kernel_rem_pio2+0x10e>
 8003bea:	d107      	bne.n	8003bfc <__kernel_rem_pio2+0x264>
 8003bec:	f108 33ff 	add.w	r3, r8, #4294967295
 8003bf0:	aa0c      	add	r2, sp, #48	@ 0x30
 8003bf2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003bf6:	ea4f 59e3 	mov.w	r9, r3, asr #23
 8003bfa:	e79e      	b.n	8003b3a <__kernel_rem_pio2+0x1a2>
 8003bfc:	4b2f      	ldr	r3, [pc, #188]	@ (8003cbc <__kernel_rem_pio2+0x324>)
 8003bfe:	2200      	movs	r2, #0
 8003c00:	f7fc fe64 	bl	80008cc <__aeabi_dcmpge>
 8003c04:	2800      	cmp	r0, #0
 8003c06:	d143      	bne.n	8003c90 <__kernel_rem_pio2+0x2f8>
 8003c08:	4681      	mov	r9, r0
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	4630      	mov	r0, r6
 8003c10:	4639      	mov	r1, r7
 8003c12:	f7fc fe3d 	bl	8000890 <__aeabi_dcmpeq>
 8003c16:	2800      	cmp	r0, #0
 8003c18:	f000 80bf 	beq.w	8003d9a <__kernel_rem_pio2+0x402>
 8003c1c:	f108 33ff 	add.w	r3, r8, #4294967295
 8003c20:	2200      	movs	r2, #0
 8003c22:	9900      	ldr	r1, [sp, #0]
 8003c24:	428b      	cmp	r3, r1
 8003c26:	da6e      	bge.n	8003d06 <__kernel_rem_pio2+0x36e>
 8003c28:	2a00      	cmp	r2, #0
 8003c2a:	f000 8089 	beq.w	8003d40 <__kernel_rem_pio2+0x3a8>
 8003c2e:	f108 38ff 	add.w	r8, r8, #4294967295
 8003c32:	ab0c      	add	r3, sp, #48	@ 0x30
 8003c34:	f1ab 0b18 	sub.w	fp, fp, #24
 8003c38:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d0f6      	beq.n	8003c2e <__kernel_rem_pio2+0x296>
 8003c40:	4658      	mov	r0, fp
 8003c42:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 8003ca0 <__kernel_rem_pio2+0x308>
 8003c46:	f000 f9ff 	bl	8004048 <scalbn>
 8003c4a:	f108 0301 	add.w	r3, r8, #1
 8003c4e:	00da      	lsls	r2, r3, #3
 8003c50:	9205      	str	r2, [sp, #20]
 8003c52:	ec55 4b10 	vmov	r4, r5, d0
 8003c56:	aa70      	add	r2, sp, #448	@ 0x1c0
 8003c58:	f8df b058 	ldr.w	fp, [pc, #88]	@ 8003cb4 <__kernel_rem_pio2+0x31c>
 8003c5c:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 8003c60:	4646      	mov	r6, r8
 8003c62:	f04f 0a00 	mov.w	sl, #0
 8003c66:	2e00      	cmp	r6, #0
 8003c68:	f280 80cf 	bge.w	8003e0a <__kernel_rem_pio2+0x472>
 8003c6c:	4644      	mov	r4, r8
 8003c6e:	2c00      	cmp	r4, #0
 8003c70:	f2c0 80fd 	blt.w	8003e6e <__kernel_rem_pio2+0x4d6>
 8003c74:	4b12      	ldr	r3, [pc, #72]	@ (8003cc0 <__kernel_rem_pio2+0x328>)
 8003c76:	461f      	mov	r7, r3
 8003c78:	ab70      	add	r3, sp, #448	@ 0x1c0
 8003c7a:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8003c7e:	9306      	str	r3, [sp, #24]
 8003c80:	f04f 0a00 	mov.w	sl, #0
 8003c84:	f04f 0b00 	mov.w	fp, #0
 8003c88:	2600      	movs	r6, #0
 8003c8a:	eba8 0504 	sub.w	r5, r8, r4
 8003c8e:	e0e2      	b.n	8003e56 <__kernel_rem_pio2+0x4be>
 8003c90:	f04f 0902 	mov.w	r9, #2
 8003c94:	e754      	b.n	8003b40 <__kernel_rem_pio2+0x1a8>
 8003c96:	bf00      	nop
	...
 8003ca4:	3ff00000 	.word	0x3ff00000
 8003ca8:	08004430 	.word	0x08004430
 8003cac:	40200000 	.word	0x40200000
 8003cb0:	3ff00000 	.word	0x3ff00000
 8003cb4:	3e700000 	.word	0x3e700000
 8003cb8:	41700000 	.word	0x41700000
 8003cbc:	3fe00000 	.word	0x3fe00000
 8003cc0:	080043f0 	.word	0x080043f0
 8003cc4:	f854 3b04 	ldr.w	r3, [r4], #4
 8003cc8:	b945      	cbnz	r5, 8003cdc <__kernel_rem_pio2+0x344>
 8003cca:	b123      	cbz	r3, 8003cd6 <__kernel_rem_pio2+0x33e>
 8003ccc:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 8003cd0:	f844 3c04 	str.w	r3, [r4, #-4]
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	3201      	adds	r2, #1
 8003cd8:	461d      	mov	r5, r3
 8003cda:	e738      	b.n	8003b4e <__kernel_rem_pio2+0x1b6>
 8003cdc:	1acb      	subs	r3, r1, r3
 8003cde:	e7f7      	b.n	8003cd0 <__kernel_rem_pio2+0x338>
 8003ce0:	f108 32ff 	add.w	r2, r8, #4294967295
 8003ce4:	ab0c      	add	r3, sp, #48	@ 0x30
 8003ce6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003cea:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8003cee:	a90c      	add	r1, sp, #48	@ 0x30
 8003cf0:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003cf4:	e739      	b.n	8003b6a <__kernel_rem_pio2+0x1d2>
 8003cf6:	f108 32ff 	add.w	r2, r8, #4294967295
 8003cfa:	ab0c      	add	r3, sp, #48	@ 0x30
 8003cfc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d00:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003d04:	e7f3      	b.n	8003cee <__kernel_rem_pio2+0x356>
 8003d06:	a90c      	add	r1, sp, #48	@ 0x30
 8003d08:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003d0c:	3b01      	subs	r3, #1
 8003d0e:	430a      	orrs	r2, r1
 8003d10:	e787      	b.n	8003c22 <__kernel_rem_pio2+0x28a>
 8003d12:	3401      	adds	r4, #1
 8003d14:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 8003d18:	2a00      	cmp	r2, #0
 8003d1a:	d0fa      	beq.n	8003d12 <__kernel_rem_pio2+0x37a>
 8003d1c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8003d1e:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003d22:	eb0d 0503 	add.w	r5, sp, r3
 8003d26:	9b06      	ldr	r3, [sp, #24]
 8003d28:	aa20      	add	r2, sp, #128	@ 0x80
 8003d2a:	4443      	add	r3, r8
 8003d2c:	f108 0701 	add.w	r7, r8, #1
 8003d30:	3d98      	subs	r5, #152	@ 0x98
 8003d32:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 8003d36:	4444      	add	r4, r8
 8003d38:	42bc      	cmp	r4, r7
 8003d3a:	da04      	bge.n	8003d46 <__kernel_rem_pio2+0x3ae>
 8003d3c:	46a0      	mov	r8, r4
 8003d3e:	e6a2      	b.n	8003a86 <__kernel_rem_pio2+0xee>
 8003d40:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8003d42:	2401      	movs	r4, #1
 8003d44:	e7e6      	b.n	8003d14 <__kernel_rem_pio2+0x37c>
 8003d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8003d48:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8003d4c:	f7fc fce0 	bl	8000710 <__aeabi_i2d>
 8003d50:	ed9f 7bb1 	vldr	d7, [pc, #708]	@ 8004018 <__kernel_rem_pio2+0x680>
 8003d54:	e8e6 0102 	strd	r0, r1, [r6], #8
 8003d58:	ed8d 7b02 	vstr	d7, [sp, #8]
 8003d5c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8003d60:	46b2      	mov	sl, r6
 8003d62:	f04f 0800 	mov.w	r8, #0
 8003d66:	9b05      	ldr	r3, [sp, #20]
 8003d68:	4598      	cmp	r8, r3
 8003d6a:	dd05      	ble.n	8003d78 <__kernel_rem_pio2+0x3e0>
 8003d6c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8003d70:	3701      	adds	r7, #1
 8003d72:	eca5 7b02 	vstmia	r5!, {d7}
 8003d76:	e7df      	b.n	8003d38 <__kernel_rem_pio2+0x3a0>
 8003d78:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 8003d7c:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8003d80:	f7fc fa4a 	bl	8000218 <__aeabi_dmul>
 8003d84:	4602      	mov	r2, r0
 8003d86:	460b      	mov	r3, r1
 8003d88:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003d8c:	f7fc fb74 	bl	8000478 <__adddf3>
 8003d90:	f108 0801 	add.w	r8, r8, #1
 8003d94:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003d98:	e7e5      	b.n	8003d66 <__kernel_rem_pio2+0x3ce>
 8003d9a:	f1cb 0000 	rsb	r0, fp, #0
 8003d9e:	ec47 6b10 	vmov	d0, r6, r7
 8003da2:	f000 f951 	bl	8004048 <scalbn>
 8003da6:	ec55 4b10 	vmov	r4, r5, d0
 8003daa:	4b9d      	ldr	r3, [pc, #628]	@ (8004020 <__kernel_rem_pio2+0x688>)
 8003dac:	2200      	movs	r2, #0
 8003dae:	4620      	mov	r0, r4
 8003db0:	4629      	mov	r1, r5
 8003db2:	f7fc fd8b 	bl	80008cc <__aeabi_dcmpge>
 8003db6:	b300      	cbz	r0, 8003dfa <__kernel_rem_pio2+0x462>
 8003db8:	4b9a      	ldr	r3, [pc, #616]	@ (8004024 <__kernel_rem_pio2+0x68c>)
 8003dba:	2200      	movs	r2, #0
 8003dbc:	4620      	mov	r0, r4
 8003dbe:	4629      	mov	r1, r5
 8003dc0:	f7fc fa2a 	bl	8000218 <__aeabi_dmul>
 8003dc4:	f7fc fd96 	bl	80008f4 <__aeabi_d2iz>
 8003dc8:	4606      	mov	r6, r0
 8003dca:	f7fc fca1 	bl	8000710 <__aeabi_i2d>
 8003dce:	4b94      	ldr	r3, [pc, #592]	@ (8004020 <__kernel_rem_pio2+0x688>)
 8003dd0:	2200      	movs	r2, #0
 8003dd2:	f7fc fa21 	bl	8000218 <__aeabi_dmul>
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	4602      	mov	r2, r0
 8003dda:	4629      	mov	r1, r5
 8003ddc:	4620      	mov	r0, r4
 8003dde:	f7fc fb49 	bl	8000474 <__aeabi_dsub>
 8003de2:	f7fc fd87 	bl	80008f4 <__aeabi_d2iz>
 8003de6:	ab0c      	add	r3, sp, #48	@ 0x30
 8003de8:	f10b 0b18 	add.w	fp, fp, #24
 8003dec:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003df0:	f108 0801 	add.w	r8, r8, #1
 8003df4:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 8003df8:	e722      	b.n	8003c40 <__kernel_rem_pio2+0x2a8>
 8003dfa:	4620      	mov	r0, r4
 8003dfc:	4629      	mov	r1, r5
 8003dfe:	f7fc fd79 	bl	80008f4 <__aeabi_d2iz>
 8003e02:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e04:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 8003e08:	e71a      	b.n	8003c40 <__kernel_rem_pio2+0x2a8>
 8003e0a:	ab0c      	add	r3, sp, #48	@ 0x30
 8003e0c:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8003e10:	f7fc fc7e 	bl	8000710 <__aeabi_i2d>
 8003e14:	4622      	mov	r2, r4
 8003e16:	462b      	mov	r3, r5
 8003e18:	f7fc f9fe 	bl	8000218 <__aeabi_dmul>
 8003e1c:	4652      	mov	r2, sl
 8003e1e:	e967 0102 	strd	r0, r1, [r7, #-8]!
 8003e22:	465b      	mov	r3, fp
 8003e24:	4620      	mov	r0, r4
 8003e26:	4629      	mov	r1, r5
 8003e28:	f7fc f9f6 	bl	8000218 <__aeabi_dmul>
 8003e2c:	3e01      	subs	r6, #1
 8003e2e:	4604      	mov	r4, r0
 8003e30:	460d      	mov	r5, r1
 8003e32:	e718      	b.n	8003c66 <__kernel_rem_pio2+0x2ce>
 8003e34:	9906      	ldr	r1, [sp, #24]
 8003e36:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 8003e3a:	9106      	str	r1, [sp, #24]
 8003e3c:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 8003e40:	f7fc f9ea 	bl	8000218 <__aeabi_dmul>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4650      	mov	r0, sl
 8003e4a:	4659      	mov	r1, fp
 8003e4c:	f7fc fb14 	bl	8000478 <__adddf3>
 8003e50:	3601      	adds	r6, #1
 8003e52:	4682      	mov	sl, r0
 8003e54:	468b      	mov	fp, r1
 8003e56:	9b00      	ldr	r3, [sp, #0]
 8003e58:	429e      	cmp	r6, r3
 8003e5a:	dc01      	bgt.n	8003e60 <__kernel_rem_pio2+0x4c8>
 8003e5c:	42b5      	cmp	r5, r6
 8003e5e:	dae9      	bge.n	8003e34 <__kernel_rem_pio2+0x49c>
 8003e60:	ab48      	add	r3, sp, #288	@ 0x120
 8003e62:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8003e66:	e9c5 ab00 	strd	sl, fp, [r5]
 8003e6a:	3c01      	subs	r4, #1
 8003e6c:	e6ff      	b.n	8003c6e <__kernel_rem_pio2+0x2d6>
 8003e6e:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003e70:	2b02      	cmp	r3, #2
 8003e72:	dc0b      	bgt.n	8003e8c <__kernel_rem_pio2+0x4f4>
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	dc39      	bgt.n	8003eec <__kernel_rem_pio2+0x554>
 8003e78:	d05d      	beq.n	8003f36 <__kernel_rem_pio2+0x59e>
 8003e7a:	9b02      	ldr	r3, [sp, #8]
 8003e7c:	f003 0007 	and.w	r0, r3, #7
 8003e80:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 8003e84:	ecbd 8b02 	vpop	{d8}
 8003e88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003e8c:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 8003e8e:	2b03      	cmp	r3, #3
 8003e90:	d1f3      	bne.n	8003e7a <__kernel_rem_pio2+0x4e2>
 8003e92:	9b05      	ldr	r3, [sp, #20]
 8003e94:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003e98:	eb0d 0403 	add.w	r4, sp, r3
 8003e9c:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 8003ea0:	4625      	mov	r5, r4
 8003ea2:	46c2      	mov	sl, r8
 8003ea4:	f1ba 0f00 	cmp.w	sl, #0
 8003ea8:	f1a5 0508 	sub.w	r5, r5, #8
 8003eac:	dc6b      	bgt.n	8003f86 <__kernel_rem_pio2+0x5ee>
 8003eae:	4645      	mov	r5, r8
 8003eb0:	2d01      	cmp	r5, #1
 8003eb2:	f1a4 0408 	sub.w	r4, r4, #8
 8003eb6:	f300 8087 	bgt.w	8003fc8 <__kernel_rem_pio2+0x630>
 8003eba:	9c05      	ldr	r4, [sp, #20]
 8003ebc:	ab48      	add	r3, sp, #288	@ 0x120
 8003ebe:	441c      	add	r4, r3
 8003ec0:	2000      	movs	r0, #0
 8003ec2:	2100      	movs	r1, #0
 8003ec4:	f1b8 0f01 	cmp.w	r8, #1
 8003ec8:	f300 809c 	bgt.w	8004004 <__kernel_rem_pio2+0x66c>
 8003ecc:	e9dd 7848 	ldrd	r7, r8, [sp, #288]	@ 0x120
 8003ed0:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	@ 0x128
 8003ed4:	f1b9 0f00 	cmp.w	r9, #0
 8003ed8:	f040 80a6 	bne.w	8004028 <__kernel_rem_pio2+0x690>
 8003edc:	9b04      	ldr	r3, [sp, #16]
 8003ede:	e9c3 7800 	strd	r7, r8, [r3]
 8003ee2:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8003ee6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8003eea:	e7c6      	b.n	8003e7a <__kernel_rem_pio2+0x4e2>
 8003eec:	9d05      	ldr	r5, [sp, #20]
 8003eee:	ab48      	add	r3, sp, #288	@ 0x120
 8003ef0:	441d      	add	r5, r3
 8003ef2:	4644      	mov	r4, r8
 8003ef4:	2000      	movs	r0, #0
 8003ef6:	2100      	movs	r1, #0
 8003ef8:	2c00      	cmp	r4, #0
 8003efa:	da35      	bge.n	8003f68 <__kernel_rem_pio2+0x5d0>
 8003efc:	f1b9 0f00 	cmp.w	r9, #0
 8003f00:	d038      	beq.n	8003f74 <__kernel_rem_pio2+0x5dc>
 8003f02:	4602      	mov	r2, r0
 8003f04:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003f08:	9c04      	ldr	r4, [sp, #16]
 8003f0a:	e9c4 2300 	strd	r2, r3, [r4]
 8003f0e:	4602      	mov	r2, r0
 8003f10:	460b      	mov	r3, r1
 8003f12:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 8003f16:	f7fc faad 	bl	8000474 <__aeabi_dsub>
 8003f1a:	ad4a      	add	r5, sp, #296	@ 0x128
 8003f1c:	2401      	movs	r4, #1
 8003f1e:	45a0      	cmp	r8, r4
 8003f20:	da2b      	bge.n	8003f7a <__kernel_rem_pio2+0x5e2>
 8003f22:	f1b9 0f00 	cmp.w	r9, #0
 8003f26:	d002      	beq.n	8003f2e <__kernel_rem_pio2+0x596>
 8003f28:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003f2c:	4619      	mov	r1, r3
 8003f2e:	9b04      	ldr	r3, [sp, #16]
 8003f30:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003f34:	e7a1      	b.n	8003e7a <__kernel_rem_pio2+0x4e2>
 8003f36:	9c05      	ldr	r4, [sp, #20]
 8003f38:	ab48      	add	r3, sp, #288	@ 0x120
 8003f3a:	441c      	add	r4, r3
 8003f3c:	2000      	movs	r0, #0
 8003f3e:	2100      	movs	r1, #0
 8003f40:	f1b8 0f00 	cmp.w	r8, #0
 8003f44:	da09      	bge.n	8003f5a <__kernel_rem_pio2+0x5c2>
 8003f46:	f1b9 0f00 	cmp.w	r9, #0
 8003f4a:	d002      	beq.n	8003f52 <__kernel_rem_pio2+0x5ba>
 8003f4c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8003f50:	4619      	mov	r1, r3
 8003f52:	9b04      	ldr	r3, [sp, #16]
 8003f54:	e9c3 0100 	strd	r0, r1, [r3]
 8003f58:	e78f      	b.n	8003e7a <__kernel_rem_pio2+0x4e2>
 8003f5a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003f5e:	f7fc fa8b 	bl	8000478 <__adddf3>
 8003f62:	f108 38ff 	add.w	r8, r8, #4294967295
 8003f66:	e7eb      	b.n	8003f40 <__kernel_rem_pio2+0x5a8>
 8003f68:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 8003f6c:	f7fc fa84 	bl	8000478 <__adddf3>
 8003f70:	3c01      	subs	r4, #1
 8003f72:	e7c1      	b.n	8003ef8 <__kernel_rem_pio2+0x560>
 8003f74:	4602      	mov	r2, r0
 8003f76:	460b      	mov	r3, r1
 8003f78:	e7c6      	b.n	8003f08 <__kernel_rem_pio2+0x570>
 8003f7a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 8003f7e:	f7fc fa7b 	bl	8000478 <__adddf3>
 8003f82:	3401      	adds	r4, #1
 8003f84:	e7cb      	b.n	8003f1e <__kernel_rem_pio2+0x586>
 8003f86:	ed95 7b00 	vldr	d7, [r5]
 8003f8a:	ed8d 7b00 	vstr	d7, [sp]
 8003f8e:	ed95 7b02 	vldr	d7, [r5, #8]
 8003f92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003f96:	ec53 2b17 	vmov	r2, r3, d7
 8003f9a:	ed8d 7b06 	vstr	d7, [sp, #24]
 8003f9e:	f7fc fa6b 	bl	8000478 <__adddf3>
 8003fa2:	4602      	mov	r2, r0
 8003fa4:	460b      	mov	r3, r1
 8003fa6:	4606      	mov	r6, r0
 8003fa8:	460f      	mov	r7, r1
 8003faa:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003fae:	f7fc fa61 	bl	8000474 <__aeabi_dsub>
 8003fb2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8003fb6:	f7fc fa5f 	bl	8000478 <__adddf3>
 8003fba:	f10a 3aff 	add.w	sl, sl, #4294967295
 8003fbe:	e9c5 0102 	strd	r0, r1, [r5, #8]
 8003fc2:	e9c5 6700 	strd	r6, r7, [r5]
 8003fc6:	e76d      	b.n	8003ea4 <__kernel_rem_pio2+0x50c>
 8003fc8:	ed94 7b00 	vldr	d7, [r4]
 8003fcc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 8003fd0:	ec51 0b17 	vmov	r0, r1, d7
 8003fd4:	4652      	mov	r2, sl
 8003fd6:	465b      	mov	r3, fp
 8003fd8:	ed8d 7b00 	vstr	d7, [sp]
 8003fdc:	f7fc fa4c 	bl	8000478 <__adddf3>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	460b      	mov	r3, r1
 8003fe4:	4606      	mov	r6, r0
 8003fe6:	460f      	mov	r7, r1
 8003fe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8003fec:	f7fc fa42 	bl	8000474 <__aeabi_dsub>
 8003ff0:	4652      	mov	r2, sl
 8003ff2:	465b      	mov	r3, fp
 8003ff4:	f7fc fa40 	bl	8000478 <__adddf3>
 8003ff8:	3d01      	subs	r5, #1
 8003ffa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8003ffe:	e9c4 6700 	strd	r6, r7, [r4]
 8004002:	e755      	b.n	8003eb0 <__kernel_rem_pio2+0x518>
 8004004:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8004008:	f7fc fa36 	bl	8000478 <__adddf3>
 800400c:	f108 38ff 	add.w	r8, r8, #4294967295
 8004010:	e758      	b.n	8003ec4 <__kernel_rem_pio2+0x52c>
 8004012:	bf00      	nop
 8004014:	f3af 8000 	nop.w
	...
 8004020:	41700000 	.word	0x41700000
 8004024:	3e700000 	.word	0x3e700000
 8004028:	9b04      	ldr	r3, [sp, #16]
 800402a:	9a04      	ldr	r2, [sp, #16]
 800402c:	601f      	str	r7, [r3, #0]
 800402e:	f108 4400 	add.w	r4, r8, #2147483648	@ 0x80000000
 8004032:	605c      	str	r4, [r3, #4]
 8004034:	609d      	str	r5, [r3, #8]
 8004036:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800403a:	60d3      	str	r3, [r2, #12]
 800403c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 8004040:	6110      	str	r0, [r2, #16]
 8004042:	6153      	str	r3, [r2, #20]
 8004044:	e719      	b.n	8003e7a <__kernel_rem_pio2+0x4e2>
 8004046:	bf00      	nop

08004048 <scalbn>:
 8004048:	b570      	push	{r4, r5, r6, lr}
 800404a:	ec55 4b10 	vmov	r4, r5, d0
 800404e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 8004052:	4606      	mov	r6, r0
 8004054:	462b      	mov	r3, r5
 8004056:	b991      	cbnz	r1, 800407e <scalbn+0x36>
 8004058:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800405c:	4323      	orrs	r3, r4
 800405e:	d03d      	beq.n	80040dc <scalbn+0x94>
 8004060:	4b35      	ldr	r3, [pc, #212]	@ (8004138 <scalbn+0xf0>)
 8004062:	4620      	mov	r0, r4
 8004064:	4629      	mov	r1, r5
 8004066:	2200      	movs	r2, #0
 8004068:	f7fc f8d6 	bl	8000218 <__aeabi_dmul>
 800406c:	4b33      	ldr	r3, [pc, #204]	@ (800413c <scalbn+0xf4>)
 800406e:	429e      	cmp	r6, r3
 8004070:	4604      	mov	r4, r0
 8004072:	460d      	mov	r5, r1
 8004074:	da0f      	bge.n	8004096 <scalbn+0x4e>
 8004076:	a328      	add	r3, pc, #160	@ (adr r3, 8004118 <scalbn+0xd0>)
 8004078:	e9d3 2300 	ldrd	r2, r3, [r3]
 800407c:	e01e      	b.n	80040bc <scalbn+0x74>
 800407e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 8004082:	4291      	cmp	r1, r2
 8004084:	d10b      	bne.n	800409e <scalbn+0x56>
 8004086:	4622      	mov	r2, r4
 8004088:	4620      	mov	r0, r4
 800408a:	4629      	mov	r1, r5
 800408c:	f7fc f9f4 	bl	8000478 <__adddf3>
 8004090:	4604      	mov	r4, r0
 8004092:	460d      	mov	r5, r1
 8004094:	e022      	b.n	80040dc <scalbn+0x94>
 8004096:	460b      	mov	r3, r1
 8004098:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800409c:	3936      	subs	r1, #54	@ 0x36
 800409e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 80040a2:	4296      	cmp	r6, r2
 80040a4:	dd0d      	ble.n	80040c2 <scalbn+0x7a>
 80040a6:	2d00      	cmp	r5, #0
 80040a8:	a11d      	add	r1, pc, #116	@ (adr r1, 8004120 <scalbn+0xd8>)
 80040aa:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040ae:	da02      	bge.n	80040b6 <scalbn+0x6e>
 80040b0:	a11d      	add	r1, pc, #116	@ (adr r1, 8004128 <scalbn+0xe0>)
 80040b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040b6:	a31a      	add	r3, pc, #104	@ (adr r3, 8004120 <scalbn+0xd8>)
 80040b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040bc:	f7fc f8ac 	bl	8000218 <__aeabi_dmul>
 80040c0:	e7e6      	b.n	8004090 <scalbn+0x48>
 80040c2:	1872      	adds	r2, r6, r1
 80040c4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 80040c8:	428a      	cmp	r2, r1
 80040ca:	dcec      	bgt.n	80040a6 <scalbn+0x5e>
 80040cc:	2a00      	cmp	r2, #0
 80040ce:	dd08      	ble.n	80040e2 <scalbn+0x9a>
 80040d0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80040d4:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 80040d8:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80040dc:	ec45 4b10 	vmov	d0, r4, r5
 80040e0:	bd70      	pop	{r4, r5, r6, pc}
 80040e2:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 80040e6:	da08      	bge.n	80040fa <scalbn+0xb2>
 80040e8:	2d00      	cmp	r5, #0
 80040ea:	a10b      	add	r1, pc, #44	@ (adr r1, 8004118 <scalbn+0xd0>)
 80040ec:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040f0:	dac1      	bge.n	8004076 <scalbn+0x2e>
 80040f2:	a10f      	add	r1, pc, #60	@ (adr r1, 8004130 <scalbn+0xe8>)
 80040f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80040f8:	e7bd      	b.n	8004076 <scalbn+0x2e>
 80040fa:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 80040fe:	3236      	adds	r2, #54	@ 0x36
 8004100:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8004104:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8004108:	4620      	mov	r0, r4
 800410a:	4b0d      	ldr	r3, [pc, #52]	@ (8004140 <scalbn+0xf8>)
 800410c:	4629      	mov	r1, r5
 800410e:	2200      	movs	r2, #0
 8004110:	e7d4      	b.n	80040bc <scalbn+0x74>
 8004112:	bf00      	nop
 8004114:	f3af 8000 	nop.w
 8004118:	c2f8f359 	.word	0xc2f8f359
 800411c:	01a56e1f 	.word	0x01a56e1f
 8004120:	8800759c 	.word	0x8800759c
 8004124:	7e37e43c 	.word	0x7e37e43c
 8004128:	8800759c 	.word	0x8800759c
 800412c:	fe37e43c 	.word	0xfe37e43c
 8004130:	c2f8f359 	.word	0xc2f8f359
 8004134:	81a56e1f 	.word	0x81a56e1f
 8004138:	43500000 	.word	0x43500000
 800413c:	ffff3cb0 	.word	0xffff3cb0
 8004140:	3c900000 	.word	0x3c900000
 8004144:	00000000 	.word	0x00000000

08004148 <floor>:
 8004148:	ec51 0b10 	vmov	r0, r1, d0
 800414c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8004150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004154:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 8004158:	2e13      	cmp	r6, #19
 800415a:	460c      	mov	r4, r1
 800415c:	4605      	mov	r5, r0
 800415e:	4680      	mov	r8, r0
 8004160:	dc34      	bgt.n	80041cc <floor+0x84>
 8004162:	2e00      	cmp	r6, #0
 8004164:	da17      	bge.n	8004196 <floor+0x4e>
 8004166:	a332      	add	r3, pc, #200	@ (adr r3, 8004230 <floor+0xe8>)
 8004168:	e9d3 2300 	ldrd	r2, r3, [r3]
 800416c:	f7fc f984 	bl	8000478 <__adddf3>
 8004170:	2200      	movs	r2, #0
 8004172:	2300      	movs	r3, #0
 8004174:	f7fc fbb4 	bl	80008e0 <__aeabi_dcmpgt>
 8004178:	b150      	cbz	r0, 8004190 <floor+0x48>
 800417a:	2c00      	cmp	r4, #0
 800417c:	da55      	bge.n	800422a <floor+0xe2>
 800417e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 8004182:	432c      	orrs	r4, r5
 8004184:	2500      	movs	r5, #0
 8004186:	42ac      	cmp	r4, r5
 8004188:	4c2b      	ldr	r4, [pc, #172]	@ (8004238 <floor+0xf0>)
 800418a:	bf08      	it	eq
 800418c:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 8004190:	4621      	mov	r1, r4
 8004192:	4628      	mov	r0, r5
 8004194:	e023      	b.n	80041de <floor+0x96>
 8004196:	4f29      	ldr	r7, [pc, #164]	@ (800423c <floor+0xf4>)
 8004198:	4137      	asrs	r7, r6
 800419a:	ea01 0307 	and.w	r3, r1, r7
 800419e:	4303      	orrs	r3, r0
 80041a0:	d01d      	beq.n	80041de <floor+0x96>
 80041a2:	a323      	add	r3, pc, #140	@ (adr r3, 8004230 <floor+0xe8>)
 80041a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041a8:	f7fc f966 	bl	8000478 <__adddf3>
 80041ac:	2200      	movs	r2, #0
 80041ae:	2300      	movs	r3, #0
 80041b0:	f7fc fb96 	bl	80008e0 <__aeabi_dcmpgt>
 80041b4:	2800      	cmp	r0, #0
 80041b6:	d0eb      	beq.n	8004190 <floor+0x48>
 80041b8:	2c00      	cmp	r4, #0
 80041ba:	bfbe      	ittt	lt
 80041bc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 80041c0:	4133      	asrlt	r3, r6
 80041c2:	18e4      	addlt	r4, r4, r3
 80041c4:	ea24 0407 	bic.w	r4, r4, r7
 80041c8:	2500      	movs	r5, #0
 80041ca:	e7e1      	b.n	8004190 <floor+0x48>
 80041cc:	2e33      	cmp	r6, #51	@ 0x33
 80041ce:	dd0a      	ble.n	80041e6 <floor+0x9e>
 80041d0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 80041d4:	d103      	bne.n	80041de <floor+0x96>
 80041d6:	4602      	mov	r2, r0
 80041d8:	460b      	mov	r3, r1
 80041da:	f7fc f94d 	bl	8000478 <__adddf3>
 80041de:	ec41 0b10 	vmov	d0, r0, r1
 80041e2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80041e6:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 80041ea:	f04f 37ff 	mov.w	r7, #4294967295
 80041ee:	40df      	lsrs	r7, r3
 80041f0:	4207      	tst	r7, r0
 80041f2:	d0f4      	beq.n	80041de <floor+0x96>
 80041f4:	a30e      	add	r3, pc, #56	@ (adr r3, 8004230 <floor+0xe8>)
 80041f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041fa:	f7fc f93d 	bl	8000478 <__adddf3>
 80041fe:	2200      	movs	r2, #0
 8004200:	2300      	movs	r3, #0
 8004202:	f7fc fb6d 	bl	80008e0 <__aeabi_dcmpgt>
 8004206:	2800      	cmp	r0, #0
 8004208:	d0c2      	beq.n	8004190 <floor+0x48>
 800420a:	2c00      	cmp	r4, #0
 800420c:	da0a      	bge.n	8004224 <floor+0xdc>
 800420e:	2e14      	cmp	r6, #20
 8004210:	d101      	bne.n	8004216 <floor+0xce>
 8004212:	3401      	adds	r4, #1
 8004214:	e006      	b.n	8004224 <floor+0xdc>
 8004216:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800421a:	2301      	movs	r3, #1
 800421c:	40b3      	lsls	r3, r6
 800421e:	441d      	add	r5, r3
 8004220:	4545      	cmp	r5, r8
 8004222:	d3f6      	bcc.n	8004212 <floor+0xca>
 8004224:	ea25 0507 	bic.w	r5, r5, r7
 8004228:	e7b2      	b.n	8004190 <floor+0x48>
 800422a:	2500      	movs	r5, #0
 800422c:	462c      	mov	r4, r5
 800422e:	e7af      	b.n	8004190 <floor+0x48>
 8004230:	8800759c 	.word	0x8800759c
 8004234:	7e37e43c 	.word	0x7e37e43c
 8004238:	bff00000 	.word	0xbff00000
 800423c:	000fffff 	.word	0x000fffff

08004240 <_init>:
 8004240:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004242:	bf00      	nop
 8004244:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004246:	bc08      	pop	{r3}
 8004248:	469e      	mov	lr, r3
 800424a:	4770      	bx	lr

0800424c <_fini>:
 800424c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800424e:	bf00      	nop
 8004250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004252:	bc08      	pop	{r3}
 8004254:	469e      	mov	lr, r3
 8004256:	4770      	bx	lr
