Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Nov 20 22:11:54 2024
| Host         : bigbc running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file system_wrapper_timing_summary_postroute_physopted.rpt -pb system_wrapper_timing_summary_postroute_physopted.pb -rpx system_wrapper_timing_summary_postroute_physopted.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Physopt postRoute
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                      Violations  
---------  --------  -----------------------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay                    14          
XDCC-5     Warning   User Non-Timing constraint/property overwritten  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (32)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (32)
-------------------------------------
 There are 32 input ports with partial input delay specified. (HIGH)


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.570        0.000                      0                 2118        0.017        0.000                      0                 2104        2.000        0.000                       0                   806  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
adc_clk_p_i                {0.000 4.000}        8.000           125.000         
  clk_out1_system_pll_0_0  {0.000 4.000}        8.000           125.000         
  clkfbout_system_pll_0_0  {0.000 4.000}        8.000           125.000         
clk_fpga_0                 {0.000 10.000}       20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
adc_clk_p_i                                                                                                                                                                  2.000        0.000                       0                     1  
  clk_out1_system_pll_0_0        1.960        0.000                      0                 1929        0.017        0.000                      0                 1929        3.020        0.000                       0                   802  
  clkfbout_system_pll_0_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
adc_clk_p_i              clk_out1_system_pll_0_0        3.447        0.000                      0                   14                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------               ----------               --------                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**        clk_out1_system_pll_0_0  clk_out1_system_pll_0_0        1.570        0.000                      0                  175        0.812        0.000                      0                  175  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group               From Clock               To Clock               
----------               ----------               --------               
(none)                   clkfbout_system_pll_0_0                           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  adc_clk_p_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         adc_clk_p_i
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { adc_clk_p_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.960ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.017ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[2].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.995ns (35.491%)  route 3.626ns (64.509%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.339ns = ( 5.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.345     0.111    system_i/axi_hub_modified_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.149     0.260 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.578     0.838    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.332     1.170 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.785     1.955    system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.124     2.079 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[3].CFG_BITS[0].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.918     2.997    system_i/axi_hub_modified_0/inst/CE037_out
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[2].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.505     5.661    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[2].FDRE_inst/C
                         clock pessimism             -0.430     5.231    
                         clock uncertainty           -0.069     5.162    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205     4.957    system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[2].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[3].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.995ns (35.491%)  route 3.626ns (64.509%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.339ns = ( 5.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.345     0.111    system_i/axi_hub_modified_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.149     0.260 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.578     0.838    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.332     1.170 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.785     1.955    system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.124     2.079 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[3].CFG_BITS[0].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.918     2.997    system_i/axi_hub_modified_0/inst/CE037_out
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[3].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.505     5.661    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[3].FDRE_inst/C
                         clock pessimism             -0.430     5.231    
                         clock uncertainty           -0.069     5.162    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205     4.957    system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[3].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             1.960ns  (required time - arrival time)
  Source:                 system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[7].FDRE_inst/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 1.995ns (35.491%)  route 3.626ns (64.509%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.339ns = ( 5.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.624ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.765    -2.624    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0BREADY)
                                                      1.390    -1.234 r  system_i/ps_0/inst/PS7_i/MAXIGP0BREADY
                         net (fo=9, routed)           1.345     0.111    system_i/axi_hub_modified_0/inst/buf_0/buf_1/s_axi_bready
    SLICE_X2Y48          LUT4 (Prop_lut4_I3_O)        0.149     0.260 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_3/O
                         net (fo=2, routed)           0.578     0.838    system_i/axi_hub_modified_0/inst/buf_0/buf_1/p_52_in
    SLICE_X2Y50          LUT6 (Prop_lut6_I0_O)        0.332     1.170 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2/O
                         net (fo=16, routed)          0.785     1.955    system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[2].CFG_BITS[15].FDRE_inst_i_2_n_0
    SLICE_X2Y45          LUT6 (Prop_lut6_I1_O)        0.124     2.079 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/CFG_WORDS[3].CFG_BITS[0].FDRE_inst_i_1/O
                         net (fo=8, routed)           0.918     2.997    system_i/axi_hub_modified_0/inst/CE037_out
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[7].FDRE_inst/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.505     5.661    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X7Y41          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[7].FDRE_inst/C
                         clock pessimism             -0.430     5.231    
                         clock uncertainty           -0.069     5.162    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205     4.957    system_i/axi_hub_modified_0/inst/CFG_WORDS[3].CFG_BITS[7].FDRE_inst
  -------------------------------------------------------------------
                         required time                          4.957    
                         arrival time                          -2.997    
  -------------------------------------------------------------------
                         slack                                  1.960    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[26]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.126ns (39.158%)  route 3.303ns (60.842%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.837     2.719    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[26]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.408     4.757    system_i/ADC_1/inst/trigged_when_reg[26]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[27]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.126ns (39.158%)  route 3.303ns (60.842%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.837     2.719    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[27]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.408     4.757    system_i/ADC_1/inst/trigged_when_reg[27]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.126ns (39.158%)  route 3.303ns (60.842%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.837     2.719    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[29]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.408     4.757    system_i/ADC_1/inst/trigged_when_reg[29]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.037ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 2.126ns (39.158%)  route 3.303ns (60.842%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.837     2.719    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X9Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[30]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X9Y47          FDCE (Setup_fdce_C_CE)      -0.408     4.757    system_i/ADC_1/inst/trigged_when_reg[30]
  -------------------------------------------------------------------
                         required time                          4.757    
                         arrival time                          -2.719    
  -------------------------------------------------------------------
                         slack                                  2.037    

Slack (MET) :             2.038ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.462ns  (logic 2.126ns (38.924%)  route 3.336ns (61.076%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.339ns = ( 5.661 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.869     2.752    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X8Y39          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.505     5.661    system_i/ADC_1/inst/aclk
    SLICE_X8Y39          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[1]/C
                         clock pessimism             -0.430     5.231    
                         clock uncertainty           -0.069     5.162    
    SLICE_X8Y39          FDCE (Setup_fdce_C_CE)      -0.372     4.790    system_i/ADC_1/inst/trigged_by_out_reg[1]
  -------------------------------------------------------------------
                         required time                          4.790    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                  2.038    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.126ns (39.037%)  route 3.320ns (60.963%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.854     2.736    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X8Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[24]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.372     4.793    system_i/ADC_1/inst/trigged_when_reg[24]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                  2.057    

Slack (MET) :             2.057ns  (required time - arrival time)
  Source:                 system_i/ADC_1/inst/sample_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_when_reg[25]/CE
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.446ns  (logic 2.126ns (39.037%)  route 3.320ns (60.963%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.336ns = ( 5.664 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.710ns
    Clock Pessimism Removal (CPR):    -0.430ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.679    -2.710    system_i/ADC_1/inst/aclk
    SLICE_X10Y40         FDCE                                         r  system_i/ADC_1/inst/sample_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y40         FDCE (Prop_fdce_C_Q)         0.518    -2.192 r  system_i/ADC_1/inst/sample_counter_reg[1]/Q
                         net (fo=4, routed)           0.959    -1.233    system_i/ADC_1/inst/sample_counter_reg_n_0_[1]
    SLICE_X11Y44         LUT2 (Prop_lut2_I0_O)        0.124    -1.109 r  system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8/O
                         net (fo=1, routed)           0.000    -1.109    system_i/ADC_1/inst/m_axis_tvalid0_carry_i_8_n_0
    SLICE_X11Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.577 r  system_i/ADC_1/inst/m_axis_tvalid0_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.577    system_i/ADC_1/inst/m_axis_tvalid0_carry_n_0
    SLICE_X11Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.463 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.463    system_i/ADC_1/inst/m_axis_tvalid0_carry__0_n_0
    SLICE_X11Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.349 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.349    system_i/ADC_1/inst/m_axis_tvalid0_carry__1_n_0
    SLICE_X11Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.235 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -0.235    system_i/ADC_1/inst/m_axis_tvalid0_carry__2_n_0
    SLICE_X11Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.121 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    -0.121    system_i/ADC_1/inst/m_axis_tvalid0_carry__3_n_0
    SLICE_X11Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.007 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__4/CO[3]
                         net (fo=1, routed)           0.001    -0.006    system_i/ADC_1/inst/m_axis_tvalid0_carry__4_n_0
    SLICE_X11Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.108 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     0.108    system_i/ADC_1/inst/m_axis_tvalid0_carry__5_n_0
    SLICE_X11Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     0.222 r  system_i/ADC_1/inst/m_axis_tvalid0_carry__6/CO[3]
                         net (fo=19, routed)          1.507     1.729    system_i/ADC_1/inst/m_axis_tvalid0
    SLICE_X13Y42         LUT4 (Prop_lut4_I0_O)        0.154     1.883 r  system_i/ADC_1/inst/trigged_by_out[15]_i_1/O
                         net (fo=49, routed)          0.854     2.736    system_i/ADC_1/inst/trigged_by_out[15]_i_1_n_0
    SLICE_X8Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.508     5.664    system_i/ADC_1/inst/aclk
    SLICE_X8Y47          FDCE                                         r  system_i/ADC_1/inst/trigged_when_reg[25]/C
                         clock pessimism             -0.430     5.234    
                         clock uncertainty           -0.069     5.165    
    SLICE_X8Y47          FDCE (Setup_fdce_C_CE)      -0.372     4.793    system_i/ADC_1/inst/trigged_when_reg[25]
  -------------------------------------------------------------------
                         required time                          4.793    
                         arrival time                          -2.736    
  -------------------------------------------------------------------
                         slack                                  2.057    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.207ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.582    -0.288    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y51          FDRE (Prop_fdre_C_Q)         0.164    -0.124 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[39]/Q
                         net (fo=1, routed)           0.177     0.053    system_i/axi_hub_modified_0/inst/buf_2/D[7]
    SLICE_X0Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.852    -0.207    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X0Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[7]/C
                         clock pessimism              0.189    -0.018    
    SLICE_X0Y49          FDRE (Hold_fdre_C_D)         0.053     0.035    system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.035    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[3]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.141ns (38.673%)  route 0.224ns (61.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.582    -0.288    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/Q
                         net (fo=1, routed)           0.224     0.076    system_i/ps_0/inst/M_AXI_GP0_BID[3]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[3])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.164ns (40.675%)  route 0.239ns (59.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.122 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[35]/Q
                         net (fo=1, routed)           0.239     0.117    system_i/axi_hub_modified_0/inst/buf_2/D[3]
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.851    -0.208    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]/C
                         clock pessimism              0.189    -0.019    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.072     0.053    system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.053    
                         arrival time                           0.117    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[0]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.582    -0.288    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.243     0.096    system_i/ps_0/inst/M_AXI_GP0_BID[0]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[0])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ps_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.141ns (36.739%)  route 0.243ns (63.261%))
  Logic Levels:           0  
  Clock Path Skew:        0.311ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.166ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.582    -0.288    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.147 r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/Q
                         net (fo=1, routed)           0.243     0.096    system_i/ps_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.893    -0.166    system_i/ps_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/ps_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.189     0.023    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     0.023    system_i/ps_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -0.023    
                         arrival time                           0.096    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.164ns (39.403%)  route 0.252ns (60.597%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y47          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.164    -0.122 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[34]/Q
                         net (fo=1, routed)           0.252     0.130    system_i/axi_hub_modified_0/inst/buf_2/D[2]
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.851    -0.208    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[2]/C
                         clock pessimism              0.189    -0.019    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.070     0.051    system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.051    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.164ns (39.322%)  route 0.253ns (60.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.208ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/buf_0/buf_1/aclk
    SLICE_X0Y45          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y45          FDRE (Prop_fdre_C_Q)         0.164    -0.123 r  system_i/axi_hub_modified_0/inst/buf_0/buf_1/int_data_reg_reg[33]/Q
                         net (fo=1, routed)           0.253     0.130    system_i/axi_hub_modified_0/inst/buf_2/D[1]
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.851    -0.208    system_i/axi_hub_modified_0/inst/buf_2/aclk
    SLICE_X1Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]/C
                         clock pessimism              0.189    -0.019    
    SLICE_X1Y51          FDRE (Hold_fdre_C_D)         0.066     0.047    system_i/axi_hub_modified_0/inst/buf_2/int_data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.047    
                         arrival time                           0.130    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.629%)  route 0.261ns (58.371%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_1/buf_0/aclk
    SLICE_X2Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[17]/Q
                         net (fo=1, routed)           0.261     0.116    system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg_n_0_[17]
    SLICE_X2Y49          LUT3 (Prop_lut3_I1_O)        0.045     0.161 r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg[17]_i_1/O
                         net (fo=1, routed)           0.000     0.161    system_i/axi_hub_modified_0/inst/buf_1/buf_1/D[17]
    SLICE_X2Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.854    -0.205    system_i/axi_hub_modified_0/inst/buf_1/buf_1/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[17]/C
                         clock pessimism              0.189    -0.016    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     0.076    system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.161    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/CFG_WORDS[4].CFG_BITS[27].FDRE_inst/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.141ns (32.991%)  route 0.286ns (67.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_1/buf_1/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141    -0.145 r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[27]/Q
                         net (fo=5, routed)           0.286     0.141    system_i/axi_hub_modified_0/inst/buf_1_n_12
    SLICE_X3Y48          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[4].CFG_BITS[27].FDRE_inst/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.854    -0.205    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X3Y48          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[4].CFG_BITS[27].FDRE_inst/C
                         clock pessimism              0.189    -0.016    
    SLICE_X3Y48          FDRE (Hold_fdre_C_D)         0.070     0.054    system_i/axi_hub_modified_0/inst/CFG_WORDS[4].CFG_BITS[27].FDRE_inst
  -------------------------------------------------------------------
                         required time                         -0.054    
                         arrival time                           0.141    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.227ns (50.246%)  route 0.225ns (49.754%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.205ns
    Source Clock Delay      (SCD):    -0.286ns
    Clock Pessimism Removal (CPR):    -0.189ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.584    -0.286    system_i/axi_hub_modified_0/inst/buf_1/buf_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y50          FDRE (Prop_fdre_C_Q)         0.128    -0.158 r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg[32]/Q
                         net (fo=1, routed)           0.225     0.067    system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg_reg_n_0_[32]
    SLICE_X2Y49          LUT3 (Prop_lut3_I1_O)        0.099     0.166 r  system_i/axi_hub_modified_0/inst/buf_1/buf_0/int_data_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     0.166    system_i/axi_hub_modified_0/inst/buf_1/buf_1/D[32]
    SLICE_X2Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.854    -0.205    system_i/axi_hub_modified_0/inst/buf_1/buf_1/aclk
    SLICE_X2Y49          FDRE                                         r  system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]/C
                         clock pessimism              0.189    -0.016    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.092     0.076    system_i/axi_hub_modified_0/inst/buf_1/buf_1/int_data_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -0.076    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         8.000       5.424      RAMB36_X0Y7     system_i/writer_0/inst/fifo_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_bram_0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y0   system_i/pll_0/inst/clkout1_buf/I
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y35    system_i/ADC_1/inst/int_dat_a_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y39    system_i/ADC_1/inst/int_dat_a_reg_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y30    system_i/ADC_1/inst/int_dat_a_reg_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y32    system_i/ADC_1/inst/int_dat_a_reg_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y14    system_i/ADC_1/inst/int_dat_a_reg_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y13    system_i/ADC_1/inst/int_dat_a_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.474         8.000       6.526      ILOGIC_X0Y36    system_i/ADC_1/inst/int_dat_a_reg_reg[2]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47    system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47    system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y41    system_i/ADC_1/inst/m_axis_tvalid_reg/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y41    system_i/ADC_1/inst/m_axis_tvalid_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y41    system_i/ADC_1/inst/max_sum_abs_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y41    system_i/ADC_1/inst/max_sum_abs_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y43    system_i/ADC_1/inst/max_sum_abs_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y43    system_i/ADC_1/inst/max_sum_abs_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43    system_i/ADC_1/inst/max_sum_abs_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43    system_i/ADC_1/inst/max_sum_abs_reg[11]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47    system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         4.000       3.020      SLICE_X20Y47    system_i/rst_0/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y41    system_i/ADC_1/inst/m_axis_tvalid_reg/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y41    system_i/ADC_1/inst/m_axis_tvalid_reg/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y41    system_i/ADC_1/inst/max_sum_abs_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X13Y41    system_i/ADC_1/inst/max_sum_abs_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y43    system_i/ADC_1/inst/max_sum_abs_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X15Y43    system_i/ADC_1/inst/max_sum_abs_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43    system_i/ADC_1/inst/max_sum_abs_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         4.000       3.500      SLICE_X14Y43    system_i/ADC_1/inst/max_sum_abs_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_pll_0_0
  To Clock:  clkfbout_system_pll_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_pll_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1   system_i/pll_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        8.000       44.633     PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       8.000       152.000    PLLE2_ADV_X0Y0  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  adc_clk_p_i
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.447ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.447ns  (required time - arrival time)
  Source:                 adc_dat_a_i[7]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.070ns  (logic 1.070ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y14                                               0.000     1.000 r  adc_dat_a_i[7] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[7]
    Y14                  IBUF (Prop_ibuf_I_O)         1.070     2.070 r  adc_dat_a_i_IBUF[7]_inst/O
                         net (fo=1, routed)           0.000     2.070    system_i/ADC_1/inst/adc_dat_a[5]
    ILOGIC_X0Y33         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.550     5.705    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y33         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[5]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y33         FDCE (Setup_fdce_C_D)       -0.011     5.517    system_i/ADC_1/inst/int_dat_a_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.070    
  -------------------------------------------------------------------
                         slack                                  3.447    

Slack (MET) :             3.450ns  (required time - arrival time)
  Source:                 adc_dat_a_i[6]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.068ns  (logic 1.068ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.295ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.295ns = ( 5.705 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W14                                               0.000     1.000 r  adc_dat_a_i[6] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.068     2.068 r  adc_dat_a_i_IBUF[6]_inst/O
                         net (fo=1, routed)           0.000     2.068    system_i/ADC_1/inst/adc_dat_a[4]
    ILOGIC_X0Y34         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.550     5.705    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y34         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[4]/C
                         clock pessimism              0.000     5.705    
                         clock uncertainty           -0.177     5.528    
    ILOGIC_X0Y34         FDCE (Setup_fdce_C_D)       -0.011     5.517    system_i/ADC_1/inst/int_dat_a_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          5.517    
                         arrival time                          -2.068    
  -------------------------------------------------------------------
                         slack                                  3.450    

Slack (MET) :             3.459ns  (required time - arrival time)
  Source:                 adc_dat_a_i[13]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.054ns  (logic 1.054ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V15                                               0.000     1.000 r  adc_dat_a_i[13] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[13]
    V15                  IBUF (Prop_ibuf_I_O)         1.054     2.054 r  adc_dat_a_i_IBUF[13]_inst/O
                         net (fo=1, routed)           0.000     2.054    system_i/ADC_1/inst/adc_dat_a[11]
    ILOGIC_X0Y30         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y30         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y30         FDCE (Setup_fdce_C_D)       -0.011     5.513    system_i/ADC_1/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.054    
  -------------------------------------------------------------------
                         slack                                  3.459    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[5]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.048ns  (logic 1.048ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.299ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W15                                               0.000     1.000 r  adc_dat_a_i[5] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[5]
    W15                  IBUF (Prop_ibuf_I_O)         1.048     2.048 r  adc_dat_a_i_IBUF[5]_inst/O
                         net (fo=1, routed)           0.000     2.048    system_i/ADC_1/inst/adc_dat_a[3]
    ILOGIC_X0Y29         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y29         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism              0.000     5.701    
                         clock uncertainty           -0.177     5.524    
    ILOGIC_X0Y29         FDCE (Setup_fdce_C_D)       -0.011     5.513    system_i/ADC_1/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.513    
                         arrival time                          -2.048    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 adc_dat_a_i[4]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 1.052ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y16                                               0.000     1.000 r  adc_dat_a_i[4] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[4]
    Y16                  IBUF (Prop_ibuf_I_O)         1.052     2.052 r  adc_dat_a_i_IBUF[4]_inst/O
                         net (fo=1, routed)           0.000     2.052    system_i/ADC_1/inst/adc_dat_a[2]
    ILOGIC_X0Y36         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y36         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y36         FDCE (Setup_fdce_C_D)       -0.011     5.518    system_i/ADC_1/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.052    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.473ns  (required time - arrival time)
  Source:                 adc_dat_a_i[2]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.045ns  (logic 1.045ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.294ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    Y17                                               0.000     1.000 r  adc_dat_a_i[2] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[2]
    Y17                  IBUF (Prop_ibuf_I_O)         1.045     2.045 r  adc_dat_a_i_IBUF[2]_inst/O
                         net (fo=1, routed)           0.000     2.045    system_i/ADC_1/inst/adc_dat_a[0]
    ILOGIC_X0Y35         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y35         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[0]/C
                         clock pessimism              0.000     5.706    
                         clock uncertainty           -0.177     5.529    
    ILOGIC_X0Y35         FDCE (Setup_fdce_C_D)       -0.011     5.518    system_i/ADC_1/inst/int_dat_a_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          5.518    
                         arrival time                          -2.045    
  -------------------------------------------------------------------
                         slack                                  3.473    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 adc_dat_a_i[8]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 1.024ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    W13                                               0.000     1.000 r  adc_dat_a_i[8] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[8]
    W13                  IBUF (Prop_ibuf_I_O)         1.024     2.024 r  adc_dat_a_i_IBUF[8]_inst/O
                         net (fo=1, routed)           0.000     2.024    system_i/ADC_1/inst/adc_dat_a[6]
    ILOGIC_X0Y41         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y41         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y41         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.024    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.503ns  (required time - arrival time)
  Source:                 adc_dat_a_i[14]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 1.013ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.296ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.296ns = ( 5.704 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    T16                                               0.000     1.000 r  adc_dat_a_i[14] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[14]
    T16                  IBUF (Prop_ibuf_I_O)         1.013     2.013 r  adc_dat_a_i_IBUF[14]_inst/O
                         net (fo=1, routed)           0.000     2.013    system_i/ADC_1/inst/adc_dat_a[12]
    ILOGIC_X0Y32         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.549     5.704    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y32         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[12]/C
                         clock pessimism              0.000     5.704    
                         clock uncertainty           -0.177     5.527    
    ILOGIC_X0Y32         FDCE (Setup_fdce_C_D)       -0.011     5.516    system_i/ADC_1/inst/int_dat_a_reg_reg[12]
  -------------------------------------------------------------------
                         required time                          5.516    
                         arrival time                          -2.013    
  -------------------------------------------------------------------
                         slack                                  3.503    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 adc_dat_a_i[9]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.018ns  (logic 1.018ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V12                                               0.000     1.000 r  adc_dat_a_i[9] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[9]
    V12                  IBUF (Prop_ibuf_I_O)         1.018     2.018 r  adc_dat_a_i_IBUF[9]_inst/O
                         net (fo=1, routed)           0.000     2.018    system_i/ADC_1/inst/adc_dat_a[7]
    ILOGIC_X0Y42         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y42         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y42         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.018    
  -------------------------------------------------------------------
                         slack                                  3.505    

Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 adc_dat_a_i[10]
                            (input port clocked by adc_clk_p_i  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_out1_system_pll_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - adc_clk_p_i rise@0.000ns)
  Data Path Delay:        1.004ns  (logic 1.004ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            1.000ns
  Clock Path Skew:        -2.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.177ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.080ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock adc_clk_p_i rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.000     1.000    
    V13                                               0.000     1.000 r  adc_dat_a_i[10] (IN)
                         net (fo=0)                   0.000     1.000    adc_dat_a_i[10]
    V13                  IBUF (Prop_ibuf_I_O)         1.004     2.004 r  adc_dat_a_i_IBUF[10]_inst/O
                         net (fo=1, routed)           0.000     2.004    system_i/ADC_1/inst/adc_dat_a[8]
    ILOGIC_X0Y43         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y43         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.177     5.533    
    ILOGIC_X0Y43         FDCE (Setup_fdce_C_D)       -0.011     5.522    system_i/ADC_1/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          5.522    
                         arrival time                          -2.004    
  -------------------------------------------------------------------
                         slack                                  3.518    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_system_pll_0_0
  To Clock:  clk_out1_system_pll_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.570ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.570ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.181ns  (logic 0.573ns (11.060%)  route 4.608ns (88.940%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.913     2.518    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y13         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y13         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[1]/C
                         clock pessimism             -0.530     5.176    
                         clock uncertainty           -0.069     5.107    
    ILOGIC_X0Y13         FDCE (Recov_fdce_C_CLR)     -1.019     4.088    system_i/ADC_1/inst/int_dat_a_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.088    
                         arrival time                          -2.518    
  -------------------------------------------------------------------
                         slack                                  1.570    

Slack (MET) :             1.582ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        5.168ns  (logic 0.573ns (11.087%)  route 4.595ns (88.913%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.901     2.505    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y14         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y14         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[13]/C
                         clock pessimism             -0.530     5.176    
                         clock uncertainty           -0.069     5.107    
    ILOGIC_X0Y14         FDCE (Recov_fdce_C_CLR)     -1.019     4.088    system_i/ADC_1/inst/int_dat_a_reg_reg[13]
  -------------------------------------------------------------------
                         required time                          4.088    
                         arrival time                          -2.505    
  -------------------------------------------------------------------
                         slack                                  1.582    

Slack (MET) :             1.881ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.873ns  (logic 0.573ns (11.759%)  route 4.300ns (88.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.605     2.210    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y42         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y42         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[7]/C
                         clock pessimism             -0.530     5.180    
                         clock uncertainty           -0.069     5.111    
    ILOGIC_X0Y42         FDCE (Recov_fdce_C_CLR)     -1.019     4.092    system_i/ADC_1/inst/int_dat_a_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -2.210    
  -------------------------------------------------------------------
                         slack                                  1.881    

Slack (MET) :             1.916ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.573ns (11.843%)  route 4.265ns (88.157%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.571     2.175    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y43         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y43         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[8]/C
                         clock pessimism             -0.530     5.180    
                         clock uncertainty           -0.069     5.111    
    ILOGIC_X0Y43         FDCE (Recov_fdce_C_CLR)     -1.019     4.092    system_i/ADC_1/inst/int_dat_a_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -2.175    
  -------------------------------------------------------------------
                         slack                                  1.916    

Slack (MET) :             2.022ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.732ns  (logic 0.573ns (12.108%)  route 4.159ns (87.892%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.290ns = ( 5.710 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.465     2.069    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y41         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.555     5.710    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y41         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[6]/C
                         clock pessimism             -0.530     5.180    
                         clock uncertainty           -0.069     5.111    
    ILOGIC_X0Y41         FDCE (Recov_fdce_C_CLR)     -1.019     4.092    system_i/ADC_1/inst/int_dat_a_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          4.092    
                         arrival time                          -2.069    
  -------------------------------------------------------------------
                         slack                                  2.022    

Slack (MET) :             2.049ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.704ns  (logic 0.573ns (12.180%)  route 4.131ns (87.820%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 5.709 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.437     2.041    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y39         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.554     5.709    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y39         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[10]/C
                         clock pessimism             -0.530     5.179    
                         clock uncertainty           -0.069     5.110    
    ILOGIC_X0Y39         FDCE (Recov_fdce_C_CLR)     -1.019     4.091    system_i/ADC_1/inst/int_dat_a_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -2.041    
  -------------------------------------------------------------------
                         slack                                  2.049    

Slack (MET) :             2.065ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.573ns (12.243%)  route 4.107ns (87.757%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.413     2.017    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y29         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y29         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[3]/C
                         clock pessimism             -0.530     5.171    
                         clock uncertainty           -0.069     5.102    
    ILOGIC_X0Y29         FDCE (Recov_fdce_C_CLR)     -1.019     4.083    system_i/ADC_1/inst/int_dat_a_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.017    
  -------------------------------------------------------------------
                         slack                                  2.065    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.573ns (12.232%)  route 4.112ns (87.768%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.294ns = ( 5.706 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.417     2.022    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y36         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.551     5.706    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y36         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[2]/C
                         clock pessimism             -0.530     5.176    
                         clock uncertainty           -0.069     5.107    
    ILOGIC_X0Y36         FDCE (Recov_fdce_C_CLR)     -1.019     4.088    system_i/ADC_1/inst/int_dat_a_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          4.088    
                         arrival time                          -2.022    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.078ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.668ns  (logic 0.573ns (12.276%)  route 4.095ns (87.724%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.299ns = ( 5.701 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.400     2.005    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y30         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.546     5.701    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y30         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[11]/C
                         clock pessimism             -0.530     5.171    
                         clock uncertainty           -0.069     5.102    
    ILOGIC_X0Y30         FDCE (Recov_fdce_C_CLR)     -1.019     4.083    system_i/ADC_1/inst/int_dat_a_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          4.083    
                         arrival time                          -2.005    
  -------------------------------------------------------------------
                         slack                                  2.078    

Slack (MET) :             2.197ns  (required time - arrival time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/int_dat_a_reg_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_out1_system_pll_0_0 rise@8.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        4.557ns  (logic 0.573ns (12.574%)  route 3.984ns (87.426%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.291ns = ( 5.709 - 8.000 ) 
    Source Clock Delay      (SCD):    -2.663ns
    Clock Pessimism Removal (CPR):    -0.530ns
  Clock Uncertainty:      0.069ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.119ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.983     0.983 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.306     2.289    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.533    -6.244 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.754    -4.490    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101    -4.389 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.726    -2.663    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.456    -2.207 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.695    -1.512    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.117    -1.395 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         3.289     1.894    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    ILOGIC_X0Y40         FDCE                                         f  system_i/ADC_1/inst/int_dat_a_reg_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      8.000     8.000 r  
    U18                                               0.000     8.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     8.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     8.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181    10.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.650     2.470 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.594     4.065    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     4.156 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         1.554     5.709    system_i/ADC_1/inst/aclk
    ILOGIC_X0Y40         FDCE                                         r  system_i/ADC_1/inst/int_dat_a_reg_reg[9]/C
                         clock pessimism             -0.530     5.179    
                         clock uncertainty           -0.069     5.110    
    ILOGIC_X0Y40         FDCE (Recov_fdce_C_CLR)     -1.019     4.091    system_i/ADC_1/inst/int_dat_a_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          4.091    
                         arrival time                          -1.894    
  -------------------------------------------------------------------
                         slack                                  2.197    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.189ns (27.458%)  route 0.499ns (72.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.194     0.401    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y39          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.832    -0.227    system_i/ADC_1/inst/aclk
    SLICE_X8Y39          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[1]/C
                         clock pessimism             -0.044    -0.271    
    SLICE_X8Y39          FDCE (Remov_fdce_C_CLR)     -0.140    -0.411    system_i/ADC_1/inst/trigged_by_out_reg[1]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.189ns (27.458%)  route 0.499ns (72.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.194     0.401    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X9Y39          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.832    -0.227    system_i/ADC_1/inst/aclk
    SLICE_X9Y39          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[2]/C
                         clock pessimism             -0.044    -0.271    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.165    -0.436    system_i/ADC_1/inst/trigged_by_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.837ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.189ns (27.458%)  route 0.499ns (72.542%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.227ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.194     0.401    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X9Y39          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.832    -0.227    system_i/ADC_1/inst/aclk
    SLICE_X9Y39          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[4]/C
                         clock pessimism             -0.044    -0.271    
    SLICE_X9Y39          FDCE (Remov_fdce_C_CLR)     -0.165    -0.436    system_i/ADC_1/inst/trigged_by_out_reg[4]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                           0.401    
  -------------------------------------------------------------------
                         slack                                  0.837    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.189ns (24.579%)  route 0.580ns (75.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.274     0.482    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y40          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.833    -0.226    system_i/ADC_1/inst/aclk
    SLICE_X8Y40          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[0]/C
                         clock pessimism             -0.044    -0.270    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.140    -0.410    system_i/ADC_1/inst/trigged_by_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.189ns (24.579%)  route 0.580ns (75.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.274     0.482    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y40          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.833    -0.226    system_i/ADC_1/inst/aclk
    SLICE_X8Y40          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[11]/C
                         clock pessimism             -0.044    -0.270    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.140    -0.410    system_i/ADC_1/inst/trigged_by_out_reg[11]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.892ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.189ns (24.579%)  route 0.580ns (75.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.274     0.482    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y40          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.833    -0.226    system_i/ADC_1/inst/aclk
    SLICE_X8Y40          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[7]/C
                         clock pessimism             -0.044    -0.270    
    SLICE_X8Y40          FDCE (Remov_fdce_C_CLR)     -0.140    -0.410    system_i/ADC_1/inst/trigged_by_out_reg[7]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.892    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[5]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.189ns (24.579%)  route 0.580ns (75.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.274     0.482    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X9Y40          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.833    -0.226    system_i/ADC_1/inst/aclk
    SLICE_X9Y40          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[5]/C
                         clock pessimism             -0.044    -0.270    
    SLICE_X9Y40          FDCE (Remov_fdce_C_CLR)     -0.165    -0.435    system_i/ADC_1/inst/trigged_by_out_reg[5]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             0.917ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.189ns (24.579%)  route 0.580ns (75.421%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.226ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.274     0.482    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X9Y40          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.833    -0.226    system_i/ADC_1/inst/aclk
    SLICE_X9Y40          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[6]/C
                         clock pessimism             -0.044    -0.270    
    SLICE_X9Y40          FDCE (Remov_fdce_C_CLR)     -0.165    -0.435    system_i/ADC_1/inst/trigged_by_out_reg[6]
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                           0.482    
  -------------------------------------------------------------------
                         slack                                  0.917    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.189ns (20.718%)  route 0.723ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.418     0.625    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y43          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.834    -0.225    system_i/ADC_1/inst/aclk
    SLICE_X8Y43          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[10]/C
                         clock pessimism             -0.044    -0.269    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.140    -0.409    system_i/ADC_1/inst/trigged_by_out_reg[10]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.034    

Slack (MET) :             1.034ns  (arrival time - required time)
  Source:                 system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/ADC_1/inst/trigged_by_out_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_system_pll_0_0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_pll_0_0 rise@0.000ns - clk_out1_system_pll_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.189ns (20.718%)  route 0.723ns (79.282%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.225ns
    Source Clock Delay      (SCD):    -0.287ns
    Clock Pessimism Removal (CPR):    0.044ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.401     0.401 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.440     0.842    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.234    -1.393 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.497    -0.896    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -0.870 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.583    -0.287    system_i/axi_hub_modified_0/inst/aclk
    SLICE_X2Y39          FDRE                                         r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y39          FDRE (Prop_fdre_C_Q)         0.141    -0.146 r  system_i/axi_hub_modified_0/inst/CFG_WORDS[0].CFG_BITS[0].FDRE_inst/Q
                         net (fo=6, routed)           0.306     0.159    system_i/ADC_1/inst/aresetn
    SLICE_X6Y38          LUT1 (Prop_lut1_I0_O)        0.048     0.207 f  system_i/ADC_1/inst/m_axis_tvalid_i_1/O
                         net (fo=175, routed)         0.418     0.625    system_i/ADC_1/inst/m_axis_tvalid_i_1_n_0
    SLICE_X8Y43          FDCE                                         f  system_i/ADC_1/inst/trigged_by_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     0.433 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     0.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.546    -1.632 r  system_i/pll_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.088    system_i/pll_0/inst/clk_out1_system_pll_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.059 r  system_i/pll_0/inst/clkout1_buf/O
                         net (fo=802, routed)         0.834    -0.225    system_i/ADC_1/inst/aclk
    SLICE_X8Y43          FDCE                                         r  system_i/ADC_1/inst/trigged_by_out_reg[12]/C
                         clock pessimism             -0.044    -0.269    
    SLICE_X8Y43          FDCE (Remov_fdce_C_CLR)     -0.140    -0.409    system_i/ADC_1/inst/trigged_by_out_reg[12]
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  1.034    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_system_pll_0_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.390ns  (logic 0.029ns (2.086%)  route 1.361ns (97.914%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 fall edge)
                                                      4.000     4.000 f  
    U18                                               0.000     4.000 f  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     4.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.433     4.433 f  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.481     4.914    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -2.546     2.368 f  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.544     2.912    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     2.941 f  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           0.817     3.758    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    f  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_system_pll_0_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.194ns  (logic 0.091ns (2.849%)  route 3.103ns (97.151%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_system_pll_0_0 rise edge)
                                                      0.000     0.000 r  
    U18                                               0.000     0.000 r  adc_clk_p_i (IN)
                         net (fo=0)                   0.000     0.000    system_i/pll_0/inst/clk_in1_p
    U18                  IBUFDS (Prop_ibufds_I_O)     0.940     0.940 r  system_i/pll_0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.181     2.121    system_i/pll_0/inst/clk_in1_system_pll_0_0
  -------------------------------------------------------------------    -------------------
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKFBOUT)
                                                     -7.650    -5.530 r  system_i/pll_0/inst/plle2_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.594    -3.935    system_i/pll_0/inst/clkfbout_system_pll_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -3.844 r  system_i/pll_0/inst/clkf_buf/O
                         net (fo=1, routed)           1.509    -2.335    system_i/pll_0/inst/clkfbout_buf_system_pll_0_0
    PLLE2_ADV_X0Y0       PLLE2_ADV                                    r  system_i/pll_0/inst/plle2_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





