Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float --family="Arria 10" --part=10AX115U3F45E2SG
Info: add_float.fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: add_float.fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: add_float: "Transforming system: add_float"
Info: add_float: Running transform generation_view_transform
Info: add_float: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: add_float: Running transform interconnect_transform_chooser
Info: add_float: Running transform interconnect_transform_chooser took 0.043s
Info: add_float: "Naming system components in system: add_float"
Info: add_float: "Processing generation queue"
Info: add_float: "Generating: add_float"
Info: add_float: "Generating: add_float_altera_fp_functions_171_rgz4tay"
Info: fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name add_float_altera_fp_functions_171_rgz4tay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_functions_0: Latency on Arria 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: add_float: Done "add_float" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/add_float.spd --output-directory=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/add_float.spd --output-directory=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float.ip --synthesis=VERILOG --output-directory=/home/UFAD/gstitt/intel-training-modules/RTL/exercises/float_pipeline/solution/synth/ip/add_float --family="Arria 10" --part=10AX115U3F45E2SG
Info: add_float.fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: add_float.fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name none -noChanValid -enable -enableHardFP 1 -printMachineReadable -noFileGenerate -correctRounding -speedgrade 2 FPAdd 8 23
Info: add_float: "Transforming system: add_float"
Info: add_float: Running transform generation_view_transform
Info: add_float: Running transform generation_view_transform took 0.000s
Info: fp_functions_0: Running transform generation_view_transform
Info: fp_functions_0: Running transform generation_view_transform took 0.000s
Info: add_float: Running transform interconnect_transform_chooser
Info: add_float: Running transform interconnect_transform_chooser took 0.008s
Info: add_float: "Naming system components in system: add_float"
Info: add_float: "Processing generation queue"
Info: add_float: "Generating: add_float"
Info: add_float: "Generating: add_float_altera_fp_functions_171_rgz4tay"
Info: fp_functions_0: /tools/Intel/quartus/17.1.2.304/ip/altera/dsp/altera_fp_functions/source//cmdPolyEval.sh /tools/Intel/quartus/17.1.2.304/quartus/dspba/backend/linux64 -target Arria10 -frequency 200 -name add_float_altera_fp_functions_171_rgz4tay -noChanValid -enable -enableHardFP 1 -printMachineReadable -lang VHDL -correctRounding -speedgrade 2 FPAdd 8 23
Info: fp_functions_0: Latency on Arria 10 is 3 cycles
Info: fp_functions_0: DSP Blocks Used: 2
Info: fp_functions_0: LUTs Used: 0
Info: fp_functions_0: Memory Bits Used: 0
Info: fp_functions_0: Memory Blocks Used: 0
Info: add_float: Done "add_float" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in add_float. No files generated.
Info: Finished: Generate IP Core Documentation
