VERSION 5.8 ;
DIVIDERCHAR "/" ;
BUSBITCHARS "[]" ;
DESIGN and1 ;
UNITS DISTANCE MICRONS 2000 ;
DIEAREA ( 0 0 ) ( 20000 20000 ) ;
ROW ROW_6 NanGate_15nm_OCL 4096 13824 N DO 93 BY 1 STEP 128 0 ;
ROW ROW_5 NanGate_15nm_OCL 4096 12288 FS DO 93 BY 1 STEP 128 0 ;
ROW ROW_4 NanGate_15nm_OCL 4096 10752 N DO 93 BY 1 STEP 128 0 ;
ROW ROW_3 NanGate_15nm_OCL 4096 9216 FS DO 93 BY 1 STEP 128 0 ;
ROW ROW_2 NanGate_15nm_OCL 4096 7680 N DO 93 BY 1 STEP 128 0 ;
ROW ROW_1 NanGate_15nm_OCL 4096 6144 FS DO 93 BY 1 STEP 128 0 ;
ROW ROW_0 NanGate_15nm_OCL 4096 4608 N DO 93 BY 1 STEP 128 0 ;
TRACKS X 128 DO 156 STEP 128 LAYER M1 ;
TRACKS Y 64 DO 156 STEP 128 LAYER M1 ;
TRACKS X 128 DO 156 STEP 128 LAYER MINT1 ;
TRACKS Y 64 DO 156 STEP 128 LAYER MINT1 ;
TRACKS X 128 DO 156 STEP 128 LAYER MINT2 ;
TRACKS Y 64 DO 156 STEP 128 LAYER MINT2 ;
TRACKS X 128 DO 156 STEP 128 LAYER MINT3 ;
TRACKS Y 64 DO 156 STEP 128 LAYER MINT3 ;
TRACKS X 128 DO 156 STEP 128 LAYER MINT4 ;
TRACKS Y 64 DO 156 STEP 128 LAYER MINT4 ;
TRACKS X 128 DO 156 STEP 128 LAYER MINT5 ;
TRACKS Y 64 DO 156 STEP 128 LAYER MINT5 ;
GCELLGRID X 0 DO 10 STEP 1920 ;
GCELLGRID Y 0 DO 10 STEP 1920 ;
COMPONENTS 1 ;
    - _3_ AND2_X1 + PLACED ( 5760 9216 ) FS ;
END COMPONENTS
PINS 3 ;
    - in1 + NET in1 + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER MINT3 ( -28 -28 ) ( 28 28 )
        + PLACED ( 28 9792 ) N ;
    - in2 + NET in2 + DIRECTION INPUT + USE SIGNAL
      + PORT
        + LAYER MINT3 ( -28 -28 ) ( 28 28 )
        + PLACED ( 28 10304 ) N ;
    - out1 + NET _2_ + DIRECTION OUTPUT + USE SIGNAL
      + PORT
        + LAYER MINT3 ( -28 -28 ) ( 28 28 )
        + PLACED ( 28 10048 ) N ;
END PINS
NETS 3 ;
    - _2_ ( PIN out1 ) ( _3_ Z ) + USE SIGNAL ;
    - in1 ( PIN in1 ) ( _3_ A2 ) + USE SIGNAL ;
    - in2 ( PIN in2 ) ( _3_ A1 ) + USE SIGNAL ;
END NETS
END DESIGN
