#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Sun Jun  8 13:56:39 2025
# Process ID: 22412
# Current directory: C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1
# Command line: vivado.exe -log led_test_system_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source led_test_system_wrapper.tcl -notrace
# Log file: C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper.vdi
# Journal file: C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source led_test_system_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/ip_repo2/led_controller_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.1/data/ip'.
Command: link_design -top led_test_system_wrapper -part xc7z010clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_led_controller_0_0/led_test_system_led_controller_0_0.dcp' for cell 'led_test_system_i/led_controller_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/led_test_system_processing_system7_0_0.dcp' for cell 'led_test_system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_rst_ps7_0_100M_0/led_test_system_rst_ps7_0_100M_0.dcp' for cell 'led_test_system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_auto_pc_0/led_test_system_auto_pc_0.dcp' for cell 'led_test_system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/led_test_system_processing_system7_0_0.xdc] for cell 'led_test_system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_processing_system7_0_0/led_test_system_processing_system7_0_0.xdc] for cell 'led_test_system_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_rst_ps7_0_100M_0/led_test_system_rst_ps7_0_100M_0_board.xdc] for cell 'led_test_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_rst_ps7_0_100M_0/led_test_system_rst_ps7_0_100M_0_board.xdc] for cell 'led_test_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_rst_ps7_0_100M_0/led_test_system_rst_ps7_0_100M_0.xdc] for cell 'led_test_system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/sources_1/bd/led_test_system/ip/led_test_system_rst_ps7_0_100M_0/led_test_system_rst_ps7_0_100M_0.xdc] for cell 'led_test_system_i/rst_ps7_0_100M/U0'
Parsing XDC File [C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/constrs_1/new/led_constraints.xdc]
Finished Parsing XDC File [C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.srcs/constrs_1/new/led_constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 642.875 ; gain = 349.211
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.502 . Memory (MB): peak = 651.828 ; gain = 8.953
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11b0c15d4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.146 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ae814923

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.175 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15d70e332

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.532 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 4 cells and removed 389 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15d70e332

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.577 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 15d70e332

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.680 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ec48edf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.711 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1178.691 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ec48edf9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.721 . Memory (MB): peak = 1178.691 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a333350a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1178.691 ; gain = 535.816
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.083 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_test_system_wrapper_drc_opted.rpt -pb led_test_system_wrapper_drc_opted.pb -rpx led_test_system_wrapper_drc_opted.rpx
Command: report_drc -file led_test_system_wrapper_drc_opted.rpt -pb led_test_system_wrapper_drc_opted.pb -rpx led_test_system_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1178.691 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135b7c26f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1178.691 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17ae5a564

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 22b6c428c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 22b6c428c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.691 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 22b6c428c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 18c583d77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18c583d77

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 20d313875

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 27788c8b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 27788c8b0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1de83bcd9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25801c961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 25801c961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25801c961

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1178.691 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 13afe2856

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 13afe2856

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.863. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 209ab8d82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898
Phase 4.1 Post Commit Optimization | Checksum: 209ab8d82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 209ab8d82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 209ab8d82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24abb0c3e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24abb0c3e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898
Ending Placer Task | Checksum: 1586ab377

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1183.590 ; gain = 4.898
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 1183.590 ; gain = 4.898
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1191.211 ; gain = 7.621
INFO: [Common 17-1381] The checkpoint 'C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file led_test_system_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.067 . Memory (MB): peak = 1191.211 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file led_test_system_wrapper_utilization_placed.rpt -pb led_test_system_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1191.211 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file led_test_system_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1191.211 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b4f223d7 ConstDB: 0 ShapeSum: a3788fa0 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 5921c802

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.879 ; gain = 62.668
Post Restoration Checksum: NetGraph: 4cc48b08 NumContArr: c5d3cfa Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 5921c802

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1253.879 ; gain = 62.668

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 5921c802

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1259.895 ; gain = 68.684

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 5921c802

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1259.895 ; gain = 68.684
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 17febc8de

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1265.984 ; gain = 74.773
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.048  | TNS=0.000  | WHS=-0.190 | THS=-14.283|

Phase 2 Router Initialization | Checksum: 1076cf952

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 207c6ff74

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 70
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: d2567060

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1b36e13a3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.400  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 12c652e60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055
Phase 4 Rip-up And Reroute | Checksum: 12c652e60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 12c652e60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 12c652e60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055
Phase 5 Delay and Skew Optimization | Checksum: 12c652e60

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e5864201

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.550  | TNS=0.000  | WHS=0.006  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1a3c15973

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055
Phase 6 Post Hold Fix | Checksum: 1a3c15973

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.329955 %
  Global Horizontal Routing Utilization  = 0.472426 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 14e5d2447

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1266.266 ; gain = 75.055

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 14e5d2447

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.672 ; gain = 76.461

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1216bb035

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.672 ; gain = 76.461

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.550  | TNS=0.000  | WHS=0.006  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1216bb035

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.672 ; gain = 76.461
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 1267.672 ; gain = 76.461

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1267.672 ; gain = 76.461
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.214 . Memory (MB): peak = 1270.402 ; gain = 2.730
INFO: [Common 17-1381] The checkpoint 'C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file led_test_system_wrapper_drc_routed.rpt -pb led_test_system_wrapper_drc_routed.pb -rpx led_test_system_wrapper_drc_routed.rpx
Command: report_drc -file led_test_system_wrapper_drc_routed.rpt -pb led_test_system_wrapper_drc_routed.pb -rpx led_test_system_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file led_test_system_wrapper_methodology_drc_routed.rpt -pb led_test_system_wrapper_methodology_drc_routed.pb -rpx led_test_system_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file led_test_system_wrapper_methodology_drc_routed.rpt -pb led_test_system_wrapper_methodology_drc_routed.pb -rpx led_test_system_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/hrish/Downloads/Wahl_Thesis_Haris_Student_Arbeit/Zynq_book_tutorials/led_controller2/led_controller2.runs/impl_1/led_test_system_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file led_test_system_wrapper_power_routed.rpt -pb led_test_system_wrapper_power_summary_routed.pb -rpx led_test_system_wrapper_power_routed.rpx
Command: report_power -file led_test_system_wrapper_power_routed.rpt -pb led_test_system_wrapper_power_summary_routed.pb -rpx led_test_system_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file led_test_system_wrapper_route_status.rpt -pb led_test_system_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file led_test_system_wrapper_timing_summary_routed.rpt -pb led_test_system_wrapper_timing_summary_routed.pb -rpx led_test_system_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file led_test_system_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file led_test_system_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file route_report_bus_skew_0.rpt -rpx route_report_bus_skew_0.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force led_test_system_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./led_test_system_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1714.277 ; gain = 412.641
INFO: [Common 17-206] Exiting Vivado at Sun Jun  8 13:57:49 2025...
