From 592156489e83d89aa8b6db7064a079f3b9cf9160 Mon Sep 17 00:00:00 2001
From: Finley Xiao <finley.xiao@rock-chips.com>
Date: Tue, 3 Jul 2018 16:24:59 +0800
Subject: [PATCH] arm64: dts: rockchip: rk3399: Add wide-temperature configure

Change-Id: I5e8cca3de8b671f04d9fdf07f6c566ebb8b7988a
Signed-off-by: Finley Xiao <finley.xiao@rock-chips.com>
---
 arch/arm64/boot/dts/rockchip/rk3399-opp.dtsi | 15 ++++++++++++++-
 1 file changed, 14 insertions(+), 1 deletion(-)

diff --git a/arch/arm64/boot/dts/rockchip/rk3399-opp.dtsi b/arch/arm64/boot/dts/rockchip/rk3399-opp.dtsi
index 82514d1b7b11..7926d95f6e6c 100644
--- a/arch/arm64/boot/dts/rockchip/rk3399-opp.dtsi
+++ b/arch/arm64/boot/dts/rockchip/rk3399-opp.dtsi
@@ -47,6 +47,10 @@
 		compatible = "operating-points-v2";
 		opp-shared;
 
+		rockchip,temp-hysteresis = <5000>;
+		rockchip,low-temp = <0>;
+		rockchip,low-temp-min-volt = <900000>;
+
 		nvmem-cells = <&cpul_leakage>;
 		nvmem-cell-names = "cpu_leakage";
 
@@ -127,6 +131,10 @@
 		compatible = "operating-points-v2";
 		opp-shared;
 
+		rockchip,temp-hysteresis = <5000>;
+		rockchip,low-temp = <0>;
+		rockchip,low-temp-min-volt = <900000>;
+
 		nvmem-cells = <&cpub_leakage>;
 		nvmem-cell-names = "cpu_leakage";
 
@@ -224,6 +232,11 @@
 	gpu_opp_table: opp-table2 {
 		compatible = "operating-points-v2";
 
+		rockchip,thermal-zone = "soc-thermal";
+		rockchip,temp-hysteresis = <5000>;
+		rockchip,low-temp = <0>;
+		rockchip,low-temp-min-volt = <900000>;
+
 		nvmem-cells = <&gpu_leakage>;
 		nvmem-cell-names = "gpu_leakage";
 
@@ -241,7 +254,7 @@
 		rockchip,pvtm-error = <1000>;
 		rockchip,pvtm-ref-temp = <41>;
 		rockchip,pvtm-temp-prop = <46 12>;
-		rockchip,thermal-zone = "gpu-thermal";
+		rockchip,pvtm-thermal-zone = "gpu-thermal";
 
 		opp-200000000 {
 			opp-hz = /bits/ 64 <200000000>;
-- 
2.35.3

