Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon May  5 21:25:46 2025
| Host         : 5CD322B2FW running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   35          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (23)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (23)
-------------------------------
 There are 23 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.297        0.000                      0                 7145        0.055        0.000                      0                 7145        2.000        0.000                       0                  3011  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_1  {0.000 5.000}        10.000          100.000         
  clkfbout_design_1_clk_wiz_1  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.297        0.000                      0                 6053        0.055        0.000                      0                 6053        4.020        0.000                       0                  2521  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_1        2.829        0.000                      0                 1092        0.160        0.000                      0                 1092        4.500        0.000                       0                   486  
  clkfbout_design_1_clk_wiz_1                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_1  clk_fpga_0                         2.640        0.000                      0                  128        0.061        0.000                      0                  128  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_fpga_0                                                
(none)                       clkfbout_design_1_clk_wiz_1                               
(none)                                                    clk_fpga_0                   
(none)                                                    clk_out1_design_1_clk_wiz_1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.297ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.432ns  (logic 0.896ns (26.110%)  route 2.536ns (73.890%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 7.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652     7.946    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.524     8.470 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.620     9.090    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.214 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.631     9.846    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[364]
    SLICE_X40Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.970 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2/O
                         net (fo=1, routed)           0.481    10.451    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.575 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_1/O
                         net (fo=2, routed)           0.803    11.378    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_1_n_0
    SLICE_X37Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X37Y97         FDRE (Setup_fdre_C_D)       -0.093    12.675    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[15]
  -------------------------------------------------------------------
                         required time                         12.675    
                         arrival time                         -11.378    
  -------------------------------------------------------------------
                         slack                                  1.297    

Slack (MET) :             1.300ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.570ns  (logic 0.955ns (26.753%)  route 2.615ns (73.247%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     7.945    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.459     8.404 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[2]/Q
                         net (fo=1, routed)           0.468     8.872    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[2]
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.124     8.996 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[2]_INST_0/O
                         net (fo=1, routed)           0.769     9.765    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[322]
    SLICE_X42Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.889 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3/O
                         net (fo=1, routed)           0.581    10.470    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_3_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I1_O)        0.124    10.594 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1/O
                         net (fo=2, routed)           0.796    11.391    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]_i_1_n_0
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.124    11.515 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[5]_i_1/O
                         net (fo=1, routed)           0.000    11.515    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[5]
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.081    12.815    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[5]
  -------------------------------------------------------------------
                         required time                         12.815    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.305ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.516ns  (logic 0.955ns (27.160%)  route 2.561ns (72.840%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     7.945    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.459     8.404 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[10]/Q
                         net (fo=1, routed)           0.702     9.106    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[10]
    SLICE_X40Y98         LUT6 (Prop_lut6_I3_O)        0.124     9.230 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[10]_INST_0/O
                         net (fo=1, routed)           0.636     9.866    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[362]
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.124     9.990 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2/O
                         net (fo=1, routed)           0.280    10.270    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_2_n_0
    SLICE_X40Y102        LUT6 (Prop_lut6_I0_O)        0.124    10.394 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1/O
                         net (fo=2, routed)           0.943    11.337    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]_i_1_n_0
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.124    11.461 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[13]_i_1/O
                         net (fo=1, routed)           0.000    11.461    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[13]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.031    12.766    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.766    
                         arrival time                         -11.461    
  -------------------------------------------------------------------
                         slack                                  1.305    

Slack (MET) :             1.310ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.596ns  (logic 0.981ns (27.277%)  route 2.615ns (72.723%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     7.945    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.459     8.404 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[1]/Q
                         net (fo=1, routed)           0.616     9.020    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[1]
    SLICE_X43Y96         LUT6 (Prop_lut6_I3_O)        0.124     9.144 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[1]_INST_0/O
                         net (fo=1, routed)           0.435     9.579    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[321]
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.124     9.703 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3/O
                         net (fo=1, routed)           0.544    10.248    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_3_n_0
    SLICE_X39Y99         LUT6 (Prop_lut6_I1_O)        0.124    10.372 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1/O
                         net (fo=2, routed)           1.020    11.391    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]_i_1_n_0
    SLICE_X34Y96         LUT3 (Prop_lut3_I0_O)        0.150    11.541 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[4]_i_1/O
                         net (fo=1, routed)           0.000    11.541    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[4]
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X34Y96         FDRE (Setup_fdre_C_D)        0.118    12.852    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.541    
  -------------------------------------------------------------------
                         slack                                  1.310    

Slack (MET) :             1.353ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.549ns  (logic 1.020ns (28.737%)  route 2.529ns (71.263%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 7.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652     7.946    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y94         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y94         FDRE (Prop_fdre_C_Q)         0.524     8.470 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[12]/Q
                         net (fo=1, routed)           0.620     9.090    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[12]
    SLICE_X40Y100        LUT6 (Prop_lut6_I3_O)        0.124     9.214 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[12]_INST_0/O
                         net (fo=1, routed)           0.631     9.846    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[364]
    SLICE_X40Y104        LUT6 (Prop_lut6_I5_O)        0.124     9.970 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2/O
                         net (fo=1, routed)           0.481    10.451    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.124    10.575 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_1/O
                         net (fo=2, routed)           0.797    11.371    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]_i_1_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.124    11.495 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[15]_i_1/O
                         net (fo=1, routed)           0.000    11.495    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[15]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]/C
                         clock pessimism              0.263    12.922    
                         clock uncertainty           -0.154    12.768    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.081    12.849    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.849    
                         arrival time                         -11.495    
  -------------------------------------------------------------------
                         slack                                  1.353    

Slack (MET) :             1.455ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.451ns  (logic 1.180ns (34.196%)  route 2.271ns (65.804%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 7.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652     7.946    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y98         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y98         FDRE (Prop_fdre_C_Q)         0.459     8.405 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[15]/Q
                         net (fo=1, routed)           0.409     8.814    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[15]
    SLICE_X45Y100        LUT6 (Prop_lut6_I3_O)        0.124     8.938 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[15]_INST_0/O
                         net (fo=1, routed)           0.565     9.504    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[335]
    SLICE_X42Y102        LUT4 (Prop_lut4_I0_O)        0.116     9.620 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_3/O
                         net (fo=1, routed)           0.432    10.051    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_3_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I1_O)        0.328    10.379 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1/O
                         net (fo=2, routed)           0.864    11.244    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]_i_1_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.153    11.397 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[18]_i_1/O
                         net (fo=1, routed)           0.000    11.397    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[18]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.118    12.852    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[18]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.397    
  -------------------------------------------------------------------
                         slack                                  1.455    

Slack (MET) :             1.472ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.435ns  (logic 1.115ns (32.464%)  route 2.320ns (67.536%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     7.945    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X41Y93         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y93         FDRE (Prop_fdre_C_Q)         0.422     8.367 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[5]/Q
                         net (fo=1, routed)           0.550     8.917    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[5]
    SLICE_X41Y96         LUT6 (Prop_lut6_I3_O)        0.296     9.213 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[5]_INST_0/O
                         net (fo=1, routed)           0.403     9.616    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[357]
    SLICE_X41Y97         LUT6 (Prop_lut6_I5_O)        0.124     9.740 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2/O
                         net (fo=1, routed)           0.548    10.288    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_2_n_0
    SLICE_X41Y100        LUT6 (Prop_lut6_I0_O)        0.124    10.412 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1/O
                         net (fo=2, routed)           0.818    11.231    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]_i_1_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.149    11.380 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[8]_i_1/O
                         net (fo=1, routed)           0.000    11.380    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[8]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.118    12.852    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]
  -------------------------------------------------------------------
                         required time                         12.852    
                         arrival time                         -11.380    
  -------------------------------------------------------------------
                         slack                                  1.472    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.345ns  (logic 1.155ns (34.526%)  route 2.190ns (65.474%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.660ns = ( 12.660 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 7.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652     7.946    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.459     8.405 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.442     8.847    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X42Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.971 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.613     9.584    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[327]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.117     9.701 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3/O
                         net (fo=1, routed)           0.403    10.103    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.331    10.434 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.733    11.167    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X35Y97         LUT3 (Prop_lut3_I0_O)        0.124    11.291 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    11.291    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.481    12.660    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.229    12.889    
                         clock uncertainty           -0.154    12.735    
    SLICE_X35Y97         FDRE (Setup_fdre_C_D)        0.029    12.764    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.764    
                         arrival time                         -11.291    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.506ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.361ns  (logic 1.093ns (32.516%)  route 2.268ns (67.484%))
  Logic Levels:           4  (LUT3=1 LUT6=3)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns = ( 7.945 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     7.945    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y96         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y96         FDRE (Prop_fdre_C_Q)         0.422     8.367 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[4]/Q
                         net (fo=1, routed)           0.323     8.690    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[4]
    SLICE_X42Y96         LUT6 (Prop_lut6_I3_O)        0.299     8.989 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[4]_INST_0/O
                         net (fo=1, routed)           0.638     9.628    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[324]
    SLICE_X42Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.752 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]_i_3/O
                         net (fo=1, routed)           0.425    10.177    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]_i_3_n_0
    SLICE_X41Y101        LUT6 (Prop_lut6_I1_O)        0.124    10.301 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]_i_1/O
                         net (fo=2, routed)           0.882    11.182    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]_i_1_n_0
    SLICE_X36Y97         LUT3 (Prop_lut3_I0_O)        0.124    11.306 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[7]_i_1/O
                         net (fo=1, routed)           0.000    11.306    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[7]
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X36Y97         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X36Y97         FDRE (Setup_fdre_C_D)        0.079    12.813    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.813    
                         arrival time                         -11.306    
  -------------------------------------------------------------------
                         slack                                  1.506    

Slack (MET) :             1.534ns  (required time - arrival time)
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 fall@5.000ns)
  Data Path Delay:        3.159ns  (logic 1.031ns (32.637%)  route 2.128ns (67.363%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.659ns = ( 12.659 - 10.000 ) 
    Source Clock Delay      (SCD):    2.946ns = ( 7.946 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652     7.946    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y97         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y97         FDRE (Prop_fdre_C_Q)         0.459     8.405 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/centimeter_reg[7]/Q
                         net (fo=1, routed)           0.442     8.847    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/centimeter[7]
    SLICE_X42Y98         LUT6 (Prop_lut6_I3_O)        0.124     8.971 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_rdata[7]_INST_0/O
                         net (fo=1, routed)           0.613     9.584    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_axi_rdata[327]
    SLICE_X42Y98         LUT5 (Prop_lut5_I4_O)        0.117     9.701 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3/O
                         net (fo=1, routed)           0.403    10.103    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_3_n_0
    SLICE_X41Y98         LUT6 (Prop_lut6_I1_O)        0.331    10.434 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1/O
                         net (fo=2, routed)           0.671    11.105    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]_i_1_n_0
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.480    12.659    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y96         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                         clock pessimism              0.229    12.888    
                         clock uncertainty           -0.154    12.734    
    SLICE_X35Y96         FDRE (Setup_fdre_C_D)       -0.095    12.639    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                         -11.105    
  -------------------------------------------------------------------
                         slack                                  1.534    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.209ns (48.718%)  route 0.220ns (51.282%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.634     0.970    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/Q
                         net (fo=2, routed)           0.220     1.354    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[5]
    SLICE_X48Y106        LUT3 (Prop_lut3_I2_O)        0.045     1.399 r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[16]_i_1/O
                         net (fo=1, routed)           0.000     1.399    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[16]
    SLICE_X48Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.910     1.276    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.107     1.344    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.399    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.314ns (70.496%)  route 0.131ns (29.504%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.268ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.634     0.970    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X48Y112        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y112        FDRE (Prop_fdre_C_Q)         0.141     1.111 f  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[9].LOAD_REG_I/Q
                         net (fo=2, routed)           0.131     1.242    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/loadReg_DBus_32[11]
    SLICE_X50Y112        LUT3 (Prop_lut3_I2_O)        0.045     1.287 r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/axi_timer_3/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X50Y112        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.415 r  design_1_i/axi_timer_3/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.415    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[22]
    SLICE_X50Y112        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.902     1.268    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X50Y112        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.039     1.229    
    SLICE_X50Y112        FDRE (Hold_fdre_C_D)         0.129     1.358    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.415    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.207ns (46.880%)  route 0.235ns (53.120%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.276ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.634     0.970    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X50Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[14].LOAD_REG_I/Q
                         net (fo=2, routed)           0.235     1.369    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_3[6]
    SLICE_X48Y106        LUT3 (Prop_lut3_I2_O)        0.043     1.412 r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[17]_i_1/O
                         net (fo=1, routed)           0.000     1.412    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[17]
    SLICE_X48Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.910     1.276    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X48Y106        FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]/C
                         clock pessimism             -0.039     1.237    
    SLICE_X48Y106        FDRE (Hold_fdre_C_D)         0.107     1.344    design_1_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.253%)  route 0.157ns (45.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.996ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.660     0.996    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X57Y101        FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y101        FDRE (Prop_fdre_C_Q)         0.141     1.137 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[31].LOAD_REG_I/Q
                         net (fo=2, routed)           0.157     1.294    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/loadReg_DBus_32[0]
    SLICE_X57Y99         LUT3 (Prop_lut3_I0_O)        0.045     1.339 r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[0]_i_1/O
                         net (fo=1, routed)           0.000     1.339    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[0]
    SLICE_X57Y99         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.848     1.214    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X57Y99         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]/C
                         clock pessimism             -0.035     1.179    
    SLICE_X57Y99         FDRE (Hold_fdre_C_D)         0.092     1.271    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.271    
                         arrival time                           1.339    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.399%)  route 0.327ns (66.601%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.296ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.576     0.912    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X30Y94         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y94         FDRE (Prop_fdre_C_Q)         0.164     1.076 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[6]/Q
                         net (fo=1, routed)           0.327     1.403    design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_araddr[3]
    SLICE_X28Y105        FDRE                                         r  design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.930     1.296    design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X28Y105        FDRE                                         r  design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                         clock pessimism             -0.035     1.261    
    SLICE_X28Y105        FDRE (Hold_fdre_C_D)         0.070     1.331    design_1_i/gpio_intr_mpu/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.331    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.321ns (60.819%)  route 0.207ns (39.181%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.557     0.893    design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X47Y99         FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[27].LOAD_REG_I/Q
                         net (fo=2, routed)           0.207     1.240    design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[4]
    SLICE_X47Y101        LUT6 (Prop_lut6_I2_O)        0.045     1.285 r  design_1_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.285    design_1_i/axi_timer_3/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_0
    SLICE_X47Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.420 r  design_1_i/axi_timer_3/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.420    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X47Y101        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.911     1.277    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X47Y101        FDRE (Hold_fdre_C_D)         0.100     1.342    design_1_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.420    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.314ns (59.350%)  route 0.215ns (40.650%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.577     0.913    design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X55Y97         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y97         FDRE (Prop_fdre_C_Q)         0.141     1.054 f  design_1_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[15].LOAD_REG_I/Q
                         net (fo=2, routed)           0.215     1.269    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/loadReg_DBus_32[5]
    SLICE_X55Y100        LUT3 (Prop_lut3_I2_O)        0.045     1.314 r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.314    design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.442 r  design_1_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[15].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.442    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[16]
    SLICE_X55Y100        FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.932     1.298    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X55Y100        FDRE                                         r  design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]/C
                         clock pessimism             -0.035     1.263    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.100     1.363    design_1_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.363    
                         arrival time                           1.442    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.246ns (68.542%)  route 0.113ns (31.458%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.656     0.992    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.148     1.140 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.113     1.253    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X29Y99         LUT4 (Prop_lut4_I3_O)        0.098     1.351 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.351    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X29Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.092     1.268    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.337ns (62.079%)  route 0.206ns (37.921%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.578     0.914    design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/s_axi_aclk
    SLICE_X58Y99         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y99         FDRE (Prop_fdre_C_Q)         0.164     1.078 f  design_1_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/LOAD_REG_GEN[22].LOAD_REG_I/Q
                         net (fo=2, routed)           0.206     1.283    design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/loadReg_DBus_32[9]
    SLICE_X61Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.328 r  design_1_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.328    design_1_i/axi_timer_2/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X61Y100        CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.128     1.456 r  design_1_i/axi_timer_2/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[22].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.456    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[9]
    SLICE_X61Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.935     1.301    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X61Y100        FDRE                                         r  design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X61Y100        FDRE (Hold_fdre_C_D)         0.100     1.366    design_1_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.366    
                         arrival time                           1.456    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.509%)  route 0.245ns (63.491%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.245     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X26Y94         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.035     1.174    
    SLICE_X26Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.115     1.289    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.289    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.092    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X32Y115   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y115   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y115   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_onehot_state_write_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y107   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y107   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/FSM_sequential_state_read_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y108   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y108   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X29Y107   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_arready_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X32Y114   design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/axi_awaddr_reg[2]/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X32Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y93    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y95    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1
  To Clock:  clk_out1_design_1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.829ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.129ns  (logic 2.148ns (30.130%)  route 4.981ns (69.870%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.253 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.253    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_6
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.643     8.474    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]/C
                         clock pessimism              0.617     9.092    
                         clock uncertainty           -0.072     9.020    
    SLICE_X41Y118        FDRE (Setup_fdre_C_D)        0.062     9.082    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[29]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.850ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.108ns  (logic 2.127ns (29.924%)  route 4.981ns (70.076%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.232 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.232    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_4
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.643     8.474    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]/C
                         clock pessimism              0.617     9.092    
                         clock uncertainty           -0.072     9.020    
    SLICE_X41Y118        FDRE (Setup_fdre_C_D)        0.062     9.082    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[31]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -6.232    
  -------------------------------------------------------------------
                         slack                                  2.850    

Slack (MET) :             2.924ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.034ns  (logic 2.053ns (29.186%)  route 4.981ns (70.814%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.158 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.158    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_5
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.643     8.474    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
                         clock pessimism              0.617     9.092    
                         clock uncertainty           -0.072     9.020    
    SLICE_X41Y118        FDRE (Setup_fdre_C_D)        0.062     9.082    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -6.158    
  -------------------------------------------------------------------
                         slack                                  2.924    

Slack (MET) :             2.940ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 2.037ns (29.025%)  route 4.981ns (70.975%))
  Logic Levels:           8  (CARRY4=8)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 8.474 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.919 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.919    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_0
    SLICE_X41Y118        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.142 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.142    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]_i_1_n_7
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.643     8.474    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]/C
                         clock pessimism              0.617     9.092    
                         clock uncertainty           -0.072     9.020    
    SLICE_X41Y118        FDRE (Setup_fdre_C_D)        0.062     9.082    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[28]
  -------------------------------------------------------------------
                         required time                          9.082    
                         arrival time                          -6.142    
  -------------------------------------------------------------------
                         slack                                  2.940    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        7.015ns  (logic 2.034ns (28.995%)  route 4.981ns (71.005%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.139 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.139    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_6
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.645     8.476    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/C
                         clock pessimism              0.617     9.094    
                         clock uncertainty           -0.072     9.022    
    SLICE_X41Y117        FDRE (Setup_fdre_C_D)        0.062     9.084    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.139    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.994ns  (logic 2.013ns (28.781%)  route 4.981ns (71.219%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.118 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.118    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_4
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.645     8.476    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
                         clock pessimism              0.617     9.094    
                         clock uncertainty           -0.072     9.022    
    SLICE_X41Y117        FDRE (Setup_fdre_C_D)        0.062     9.084    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.118    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             3.040ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.920ns  (logic 1.939ns (28.020%)  route 4.981ns (71.980%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.044 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     6.044    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_5
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.645     8.476    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]/C
                         clock pessimism              0.617     9.094    
                         clock uncertainty           -0.072     9.022    
    SLICE_X41Y117        FDRE (Setup_fdre_C_D)        0.062     9.084    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[26]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.044    
  -------------------------------------------------------------------
                         slack                                  3.040    

Slack (MET) :             3.056ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.904ns  (logic 1.923ns (27.853%)  route 4.981ns (72.147%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.805 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.805    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_0
    SLICE_X41Y117        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     6.028 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     6.028    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]_i_1_n_7
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.645     8.476    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/C
                         clock pessimism              0.617     9.094    
                         clock uncertainty           -0.072     9.022    
    SLICE_X41Y117        FDRE (Setup_fdre_C_D)        0.062     9.084    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]
  -------------------------------------------------------------------
                         required time                          9.084    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  3.056    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.901ns  (logic 1.920ns (27.822%)  route 4.981ns (72.178%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     6.025 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     6.025    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_6
    SLICE_X41Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]/C
                         clock pessimism              0.617     9.095    
                         clock uncertainty           -0.072     9.023    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.062     9.085    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[21]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -6.025    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.081ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_1 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        6.880ns  (logic 1.899ns (27.601%)  route 4.981ns (72.399%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 8.477 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.617ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y111        FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/Q
                         net (fo=2, routed)           4.981     4.561    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]
    SLICE_X41Y111        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     5.235 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.235    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]_i_1_n_0
    SLICE_X41Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.349 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.349    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]_i_1_n_0
    SLICE_X41Y113        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.463 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[8]_i_1_n_0
    SLICE_X41Y114        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.577 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.577    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[12]_i_1_n_0
    SLICE_X41Y115        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.691 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     5.691    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[16]_i_1_n_0
    SLICE_X41Y116        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     6.004 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     6.004    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[20]_i_1_n_4
    SLICE_X41Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    11.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     4.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     6.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     6.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646     8.477    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
                         clock pessimism              0.617     9.095    
                         clock uncertainty           -0.072     9.023    
    SLICE_X41Y116        FDRE (Setup_fdre_C_D)        0.062     9.085    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]
  -------------------------------------------------------------------
                         required time                          9.085    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                  3.081    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.786%)  route 0.126ns (47.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.840ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.631    -0.600    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y118        FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[26]/Q
                         net (fo=2, routed)           0.126    -0.333    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[26]
    SLICE_X42Y119        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.900    -0.840    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X42Y119        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[26]/C
                         clock pessimism              0.271    -0.569    
    SLICE_X42Y119        FDRE (Hold_fdre_C_D)         0.076    -0.493    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[26]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.597%)  route 0.113ns (44.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.636    -0.595    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/Q
                         net (fo=2, routed)           0.113    -0.341    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]
    SLICE_X38Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.908    -0.832    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.075    -0.504    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[10]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.228%)  route 0.114ns (44.772%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.634    -0.597    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[20]/Q
                         net (fo=2, routed)           0.114    -0.342    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[20]
    SLICE_X38Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[20]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X38Y114        FDRE (Hold_fdre_C_D)         0.075    -0.507    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[20]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.593ns
    Clock Pessimism Removal (CPR):    -0.271ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.638    -0.593    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDRE (Prop_fdre_C_Q)         0.141    -0.452 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/Q
                         net (fo=2, routed)           0.129    -0.324    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]
    SLICE_X43Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.909    -0.831    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y107        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]/C
                         clock pessimism              0.271    -0.560    
    SLICE_X43Y107        FDRE (Hold_fdre_C_D)         0.070    -0.490    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[11]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.746%)  route 0.112ns (44.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.634    -0.597    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y113        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[17]/Q
                         net (fo=2, routed)           0.112    -0.344    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[17]
    SLICE_X39Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X39Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[17]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X39Y113        FDRE (Hold_fdre_C_D)         0.070    -0.512    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[17]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.344    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.967%)  route 0.111ns (44.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.636    -0.595    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/Q
                         net (fo=2, routed)           0.111    -0.343    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]
    SLICE_X38Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.909    -0.831    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X38Y109        FDRE (Hold_fdre_C_D)         0.063    -0.515    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.343    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.264%)  route 0.114ns (44.736%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.634    -0.597    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y114        FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/Q
                         net (fo=2, routed)           0.114    -0.342    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]
    SLICE_X47Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X47Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X47Y114        FDRE (Hold_fdre_C_D)         0.066    -0.516    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.342    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.037%)  route 0.120ns (45.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/Q
                         net (fo=2, routed)           0.120    -0.333    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]
    SLICE_X37Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.909    -0.831    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.070    -0.508    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[2]
  -------------------------------------------------------------------
                         required time                          0.508    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.481%)  route 0.113ns (44.519%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.636    -0.595    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y111        FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]/Q
                         net (fo=2, routed)           0.113    -0.341    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[8]
    SLICE_X38Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.908    -0.832    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X38Y110        FDRE (Hold_fdre_C_D)         0.063    -0.516    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[8]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_1 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.831ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.637    -0.594    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.453 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/Q
                         net (fo=2, routed)           0.122    -0.331    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]
    SLICE_X37Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.909    -0.831    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]/C
                         clock pessimism              0.253    -0.578    
    SLICE_X37Y108        FDRE (Hold_fdre_C_D)         0.072    -0.506    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[3]
  -------------------------------------------------------------------
                         required time                          0.506    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.175    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y104    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X45Y108    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y104    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y104    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y104    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y104    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y106    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X45Y107    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  clkfbout_design_1_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_1
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.640ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.640ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.833ns  (logic 0.642ns (5.926%)  route 10.191ns (94.074%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.838    -0.878    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X46Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.360 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[5]/Q
                         net (fo=1, routed)          10.191     9.831    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[5]
    SLICE_X40Y113        LUT4 (Prop_lut4_I0_O)        0.124     9.955 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[5]_i_1/O
                         net (fo=1, routed)           0.000     9.955    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[5]
    SLICE_X40Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.648    12.827    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X40Y113        FDRE (Setup_fdre_C_D)        0.031    12.595    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         12.595    
                         arrival time                          -9.955    
  -------------------------------------------------------------------
                         slack                                  2.640    

Slack (MET) :             2.707ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.765ns  (logic 0.642ns (5.964%)  route 10.123ns (94.036%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.840    -0.876    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X36Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y112        FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/Q
                         net (fo=2, routed)          10.123     9.765    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]
    SLICE_X35Y113        LUT4 (Prop_lut4_I1_O)        0.124     9.889 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     9.889    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X35Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.649    12.828    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    12.828    
                         clock uncertainty           -0.263    12.565    
    SLICE_X35Y113        FDRE (Setup_fdre_C_D)        0.031    12.596    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -9.889    
  -------------------------------------------------------------------
                         slack                                  2.707    

Slack (MET) :             2.861ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 0.580ns (5.467%)  route 10.030ns (94.533%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.832ns = ( 12.832 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.843    -0.873    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[9]/Q
                         net (fo=2, routed)          10.030     9.613    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[9]
    SLICE_X41Y106        LUT4 (Prop_lut4_I1_O)        0.124     9.737 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[9]_i_1/O
                         net (fo=1, routed)           0.000     9.737    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[9]
    SLICE_X41Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.653    12.832    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                         clock pessimism              0.000    12.832    
                         clock uncertainty           -0.263    12.569    
    SLICE_X41Y106        FDRE (Setup_fdre_C_D)        0.029    12.598    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -9.737    
  -------------------------------------------------------------------
                         slack                                  2.861    

Slack (MET) :             2.972ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.499ns  (logic 0.580ns (5.524%)  route 9.919ns (94.476%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.831ns = ( 12.831 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.843    -0.873    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y106        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/Q
                         net (fo=2, routed)           9.919     9.502    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]
    SLICE_X45Y103        LUT4 (Prop_lut4_I1_O)        0.124     9.626 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     9.626    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X45Y103        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.652    12.831    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y103        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.831    
                         clock uncertainty           -0.263    12.568    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)        0.029    12.597    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.597    
                         arrival time                          -9.626    
  -------------------------------------------------------------------
                         slack                                  2.972    

Slack (MET) :             3.167ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.351ns  (logic 0.642ns (6.202%)  route 9.709ns (93.798%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.705ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.877ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.839    -0.877    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.518    -0.359 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[21]/Q
                         net (fo=1, routed)           9.709     9.350    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[21]
    SLICE_X38Y113        LUT4 (Prop_lut4_I0_O)        0.124     9.474 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     9.474    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[21]
    SLICE_X38Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.648    12.827    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X38Y113        FDRE (Setup_fdre_C_D)        0.077    12.641    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         12.641    
                         arrival time                          -9.474    
  -------------------------------------------------------------------
                         slack                                  3.167    

Slack (MET) :             3.298ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.170ns  (logic 0.580ns (5.703%)  route 9.590ns (94.297%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.703ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.827ns = ( 12.827 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.841    -0.875    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y110        FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]/Q
                         net (fo=2, routed)           9.590     9.171    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[24]
    SLICE_X47Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.295 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     9.295    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[24]
    SLICE_X47Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.648    12.827    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]/C
                         clock pessimism              0.000    12.827    
                         clock uncertainty           -0.263    12.564    
    SLICE_X47Y112        FDRE (Setup_fdre_C_D)        0.029    12.593    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         12.593    
                         arrival time                          -9.295    
  -------------------------------------------------------------------
                         slack                                  3.298    

Slack (MET) :             3.301ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.173ns  (logic 0.580ns (5.701%)  route 9.593ns (94.299%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.826ns = ( 12.826 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.880ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.836    -0.880    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDRE (Prop_fdre_C_Q)         0.456    -0.424 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]/Q
                         net (fo=2, routed)           9.593     9.169    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[19]
    SLICE_X39Y115        LUT4 (Prop_lut4_I1_O)        0.124     9.293 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[19]_i_1/O
                         net (fo=1, routed)           0.000     9.293    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[19]
    SLICE_X39Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.647    12.826    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]/C
                         clock pessimism              0.000    12.826    
                         clock uncertainty           -0.263    12.563    
    SLICE_X39Y115        FDRE (Setup_fdre_C_D)        0.031    12.594    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                  3.301    

Slack (MET) :             3.338ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.137ns  (logic 0.580ns (5.722%)  route 9.557ns (94.278%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.707ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.824ns = ( 12.824 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.882ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.834    -0.882    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.426 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]/Q
                         net (fo=2, routed)           9.557     9.131    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[27]
    SLICE_X39Y117        LUT4 (Prop_lut4_I1_O)        0.124     9.255 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     9.255    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.645    12.824    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000    12.824    
                         clock uncertainty           -0.263    12.561    
    SLICE_X39Y117        FDRE (Setup_fdre_C_D)        0.031    12.592    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         12.592    
                         arrival time                          -9.255    
  -------------------------------------------------------------------
                         slack                                  3.338    

Slack (MET) :             3.345ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.130ns  (logic 0.580ns (5.726%)  route 9.550ns (94.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.830ns = ( 12.830 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.878ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.838    -0.878    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y113        FDRE (Prop_fdre_C_Q)         0.456    -0.422 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]/Q
                         net (fo=2, routed)           9.550     9.127    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[10]
    SLICE_X40Y110        LUT4 (Prop_lut4_I1_O)        0.124     9.251 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[10]_i_1/O
                         net (fo=1, routed)           0.000     9.251    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[10]
    SLICE_X40Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651    12.830    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X40Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]/C
                         clock pessimism              0.000    12.830    
                         clock uncertainty           -0.263    12.567    
    SLICE_X40Y110        FDRE (Setup_fdre_C_D)        0.029    12.596    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         12.596    
                         arrival time                          -9.251    
  -------------------------------------------------------------------
                         slack                                  3.345    

Slack (MET) :             3.349ns  (required time - arrival time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        10.120ns  (logic 0.642ns (6.344%)  route 9.478ns (93.656%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.704ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.828ns = ( 12.828 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.841    -0.875    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X36Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y111        FDRE (Prop_fdre_C_Q)         0.518    -0.357 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[13]/Q
                         net (fo=2, routed)           9.478     9.121    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[13]
    SLICE_X39Y112        LUT4 (Prop_lut4_I1_O)        0.124     9.245 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000     9.245    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[13]
    SLICE_X39Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.649    12.828    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[13]/C
                         clock pessimism              0.000    12.828    
                         clock uncertainty           -0.263    12.565    
    SLICE_X39Y112        FDRE (Setup_fdre_C_D)        0.029    12.594    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -9.245    
  -------------------------------------------------------------------
                         slack                                  3.349    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.306ns  (logic 0.467ns (8.801%)  route 4.839ns (91.199%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.126ns
    Source Clock Delay      (SCD):    -1.526ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.643    -1.526    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y118        FDRE (Prop_fdre_C_Q)         0.367    -1.159 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/Q
                         net (fo=2, routed)           4.839     3.681    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]
    SLICE_X42Y118        LUT4 (Prop_lut4_I1_O)        0.100     3.781 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     3.781    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X42Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.832     3.126    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y118        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     3.126    
                         clock uncertainty            0.263     3.389    
    SLICE_X42Y118        FDRE (Hold_fdre_C_D)         0.331     3.720    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.720    
                         arrival time                           3.781    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.467ns (8.900%)  route 4.780ns (91.100%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646    -1.523    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X43Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDRE (Prop_fdre_C_Q)         0.367    -1.156 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/Q
                         net (fo=2, routed)           4.780     3.625    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]
    SLICE_X39Y117        LUT4 (Prop_lut4_I1_O)        0.100     3.725 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.725    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.835     3.129    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     3.129    
                         clock uncertainty            0.263     3.392    
    SLICE_X39Y117        FDRE (Hold_fdre_C_D)         0.270     3.662    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.725    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.249ns  (logic 0.577ns (10.993%)  route 4.672ns (89.007%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    -1.523ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.646    -1.523    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X40Y116        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y116        FDRE (Prop_fdre_C_Q)         0.337    -1.186 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[27]/Q
                         net (fo=1, routed)           4.672     3.486    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[27]
    SLICE_X39Y117        LUT4 (Prop_lut4_I0_O)        0.240     3.726 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     3.726    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.835     3.129    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism              0.000     3.129    
                         clock uncertainty            0.263     3.392    
    SLICE_X39Y117        FDRE (Hold_fdre_C_D)         0.270     3.662    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -3.662    
                         arrival time                           3.726    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.258ns  (logic 0.518ns (9.852%)  route 4.740ns (90.148%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.517ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.652    -1.517    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X36Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y108        FDRE (Prop_fdre_C_Q)         0.418    -1.099 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/Q
                         net (fo=2, routed)           4.740     3.641    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]
    SLICE_X39Y108        LUT4 (Prop_lut4_I1_O)        0.100     3.741 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[0]_i_1/O
                         net (fo=1, routed)           0.000     3.741    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[0]
    SLICE_X39Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.843     3.137    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.271     3.671    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.671    
                         arrival time                           3.741    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.323ns  (logic 0.467ns (8.773%)  route 4.856ns (91.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns
    Source Clock Delay      (SCD):    -1.524ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.645    -1.524    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y117        FDRE (Prop_fdre_C_Q)         0.367    -1.157 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]/Q
                         net (fo=2, routed)           4.856     3.699    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[25]
    SLICE_X38Y117        LUT4 (Prop_lut4_I1_O)        0.100     3.799 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[25]_i_1/O
                         net (fo=1, routed)           0.000     3.799    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[25]
    SLICE_X38Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.835     3.129    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y117        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]/C
                         clock pessimism              0.000     3.129    
                         clock uncertainty            0.263     3.392    
    SLICE_X38Y117        FDRE (Hold_fdre_C_D)         0.330     3.722    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         -3.722    
                         arrival time                           3.799    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.264ns  (logic 0.467ns (8.871%)  route 4.797ns (91.129%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.653ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    -1.519ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.650    -1.519    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y109        FDRE (Prop_fdre_C_Q)         0.367    -1.152 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]/Q
                         net (fo=2, routed)           4.797     3.646    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[23]
    SLICE_X48Y110        LUT4 (Prop_lut4_I1_O)        0.100     3.746 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     3.746    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[23]
    SLICE_X48Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.840     3.134    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X48Y110        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.000     3.134    
                         clock uncertainty            0.263     3.397    
    SLICE_X48Y110        FDRE (Hold_fdre_C_D)         0.271     3.668    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.746    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.277ns  (logic 0.518ns (9.817%)  route 4.759ns (90.183%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    -1.518ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y109        FDRE (Prop_fdre_C_Q)         0.418    -1.100 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[15]/Q
                         net (fo=1, routed)           4.759     3.659    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[15]
    SLICE_X39Y108        LUT4 (Prop_lut4_I0_O)        0.100     3.759 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     3.759    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X39Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.843     3.137    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y108        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism              0.000     3.137    
                         clock uncertainty            0.263     3.400    
    SLICE_X39Y108        FDRE (Hold_fdre_C_D)         0.270     3.670    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -3.670    
                         arrival time                           3.759    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.352ns  (logic 0.576ns (10.762%)  route 4.776ns (89.238%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.654ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.133ns
    Source Clock Delay      (SCD):    -1.521ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648    -1.521    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X39Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y113        FDRE (Prop_fdre_C_Q)         0.337    -1.184 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[22]/Q
                         net (fo=1, routed)           4.776     3.593    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[22]
    SLICE_X38Y113        LUT4 (Prop_lut4_I0_O)        0.239     3.832 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[22]_i_1/O
                         net (fo=1, routed)           0.000     3.832    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[22]
    SLICE_X38Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.839     3.133    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X38Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]/C
                         clock pessimism              0.000     3.133    
                         clock uncertainty            0.263     3.396    
    SLICE_X38Y113        FDRE (Hold_fdre_C_D)         0.333     3.729    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -3.729    
                         arrival time                           3.832    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.290ns  (logic 0.467ns (8.827%)  route 4.823ns (91.173%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.655ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.649    -1.520    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X40Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y112        FDRE (Prop_fdre_C_Q)         0.367    -1.153 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[4]/Q
                         net (fo=1, routed)           4.823     3.671    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s[4]
    SLICE_X39Y111        LUT4 (Prop_lut4_I0_O)        0.100     3.771 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[4]_i_1/O
                         net (fo=1, routed)           0.000     3.771    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[4]
    SLICE_X39Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.841     3.135    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X39Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                         clock pessimism              0.000     3.135    
                         clock uncertainty            0.263     3.398    
    SLICE_X39Y111        FDRE (Hold_fdre_C_D)         0.270     3.668    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.668    
                         arrival time                           3.771    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_out1_design_1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        5.292ns  (logic 0.467ns (8.824%)  route 4.825ns (91.176%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.652ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    -1.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.649    -1.520    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y111        FDRE (Prop_fdre_C_Q)         0.367    -1.153 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]/Q
                         net (fo=2, routed)           4.825     3.673    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[30]
    SLICE_X44Y113        LUT4 (Prop_lut4_I1_O)        0.100     3.773 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     3.773    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X44Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.838     3.132    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.000     3.132    
                         clock uncertainty            0.263     3.395    
    SLICE_X44Y113        FDRE (Hold_fdre_C_D)         0.271     3.666    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -3.666    
                         arrival time                           3.773    
  -------------------------------------------------------------------
                         slack                                  0.106    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.682ns  (logic 1.464ns (25.764%)  route 4.218ns (74.236%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.218     5.682    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X44Y91         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.477     2.656    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y91         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.681ns  (logic 1.542ns (27.148%)  route 4.139ns (72.852%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sws_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sws_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.139     5.681    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X43Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.478     2.657    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X43Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.674ns  (logic 1.463ns (25.790%)  route 4.211ns (74.210%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.656ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.211     5.674    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X45Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.477     2.656    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.518ns  (logic 1.533ns (27.774%)  route 3.986ns (72.226%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sws_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sws_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           3.986     5.518    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X42Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.478     2.657    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y92         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.455ns  (logic 1.513ns (27.739%)  route 3.942ns (72.261%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           3.942     5.455    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X45Y93         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.478     2.657    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y93         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.449ns  (logic 1.508ns (27.666%)  route 3.942ns (72.334%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.657ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           3.942     5.449    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X45Y94         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.478     2.657    design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y94         FDRE                                         r  design_1_i/gpio_btns_sws/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.282ns  (logic 1.445ns (33.760%)  route 2.836ns (66.240%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           2.836     4.282    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X67Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.714     2.893    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.261ns  (logic 1.503ns (35.263%)  route 2.758ns (64.737%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         1.503     1.503 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           2.758     4.261    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X66Y99         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.542     2.721    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X66Y99         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.253ns  (logic 1.475ns (34.685%)  route 2.778ns (65.315%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.721ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           2.778     4.253    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X66Y98         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.542     2.721    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.132ns  (logic 1.541ns (37.280%)  route 2.592ns (62.720%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.895ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.895ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         1.541     1.541 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           2.592     4.132    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X67Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.716     2.895    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.121ns  (logic 0.045ns (4.016%)  route 1.076ns (95.984%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           1.076     1.076    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X50Y119        LUT1 (Prop_lut1_I0_O)        0.045     1.121 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     1.121    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X50Y119        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.896     1.262    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X50Y119        FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.226ns  (logic 0.288ns (23.450%)  route 0.939ns (76.550%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           0.939     1.226    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X66Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.933     1.299    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[5]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.244ns  (logic 0.295ns (23.746%)  route 0.948ns (76.254%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rgb_led_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_5/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  rgb_led_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           0.948     1.244    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[5]
    SLICE_X63Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.935     1.301    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X63Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.250ns  (logic 0.226ns (18.090%)  route 1.024ns (81.910%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.298ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.024     1.250    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X66Y110        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.932     1.298    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y110        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.271ns  (logic 0.294ns (23.098%)  route 0.977ns (76.902%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           0.977     1.271    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X67Y102        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.935     1.301    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y102        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.333ns  (logic 0.285ns (21.364%)  route 1.048ns (78.636%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rgb_led_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_0/IO
    L15                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rgb_led_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.048     1.333    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X67Y104        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.934     1.300    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y104        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.285ns (20.552%)  route 1.102ns (79.448%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.300ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.102     1.387    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X67Y106        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.934     1.300    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y106        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.441ns  (logic 0.214ns (14.830%)  route 1.227ns (85.170%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.299ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.299ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         0.214     0.214 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.227     1.441    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X67Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.933     1.299    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y107        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.465ns  (logic 0.308ns (21.014%)  route 1.157ns (78.986%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.301ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           1.157     1.465    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[4]
    SLICE_X67Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.935     1.301    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X67Y101        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.516ns  (logic 0.243ns (16.027%)  route 1.273ns (83.973%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.273     1.516    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X66Y98         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.849     1.215    design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X66Y98         FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.969ns  (logic 4.125ns (51.765%)  route 3.844ns (48.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.649     7.943    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X38Y88         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y88         FDRE (Prop_fdre_C_Q)         0.524     8.467 r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.844    12.311    sonar_trig_0_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.601    15.912 r  sonar_trig_0_OBUF_inst/O
                         net (fo=0)                   0.000    15.912    sonar_trig_0
    V12                                                               r  sonar_trig_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sonar_trig_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.745ns  (logic 4.110ns (53.069%)  route 3.635ns (46.931%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     6.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     6.294 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.649     7.943    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X46Y89         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.524     8.467 r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_trig_reg/Q
                         net (fo=2, routed)           3.635    12.102    sonar_trig_1_OBUF
    W13                  OBUF (Prop_obuf_I_O)         3.586    15.688 r  sonar_trig_1_OBUF_inst/O
                         net (fo=0)                   0.000    15.688    sonar_trig_1
    W13                                                               r  sonar_trig_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_intr_mpu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            GPIO_0_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.092ns  (logic 4.014ns (44.148%)  route 5.078ns (55.852%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.887     3.181    design_1_i/gpio_intr_mpu/U0/gpio_core_1/s_axi_aclk
    SLICE_X27Y103        FDRE                                         r  design_1_i/gpio_intr_mpu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y103        FDRE (Prop_fdre_C_Q)         0.456     3.637 r  design_1_i/gpio_intr_mpu/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]/Q
                         net (fo=3, routed)           5.078     8.715    GPIO_0_tri_o_OBUF[0]
    U19                  OBUF (Prop_obuf_I_O)         3.558    12.273 r  GPIO_0_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.273    GPIO_0_tri_o[0]
    U19                                                               r  GPIO_0_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.208ns  (logic 3.956ns (48.202%)  route 4.251ns (51.798%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.907     3.201    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y104        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.456     3.657 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           4.251     7.908    rgb_led_tri_iobuf_3/I
    G14                  OBUFT (Prop_obuft_I_O)       3.500    11.409 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.409    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.137ns  (logic 4.111ns (50.522%)  route 4.026ns (49.478%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     2.945    design_1_i/axi_timer_0/U0/TC_CORE_I/s_axi_aclk
    SLICE_X44Y95         FDRE                                         r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_timer_0/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           4.026     7.427    pwm0_0_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655    11.082 r  pwm0_0_OBUF_inst/O
                         net (fo=0)                   0.000    11.082    pwm0_0
    W14                                                               r  pwm0_0 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.824ns  (logic 4.107ns (52.491%)  route 3.717ns (47.509%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.907     3.201    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y104        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDRE (Prop_fdre_C_Q)         0.419     3.620 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[4]/Q
                         net (fo=2, routed)           3.717     7.337    rgb_led_tri_iobuf_1/I
    G17                  OBUFT (Prop_obuft_I_O)       3.688    11.025 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    11.025    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_3/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_3
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.892ns  (logic 4.054ns (51.367%)  route 3.838ns (48.633%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.651     2.945    design_1_i/axi_timer_3/U0/TC_CORE_I/s_axi_aclk
    SLICE_X49Y98         FDRE                                         r  design_1_i/axi_timer_3/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y98         FDRE (Prop_fdre_C_Q)         0.456     3.401 r  design_1_i/axi_timer_3/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.838     7.239    pwm0_3_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.598    10.837 r  pwm0_3_OBUF_inst/O
                         net (fo=0)                   0.000    10.837    pwm0_3
    T10                                                               r  pwm0_3 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 4.029ns (52.946%)  route 3.580ns (47.054%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.907     3.201    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y103        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.456     3.657 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           3.580     7.237    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.573    10.810 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.810    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.553ns  (logic 4.001ns (52.973%)  route 3.552ns (47.027%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.907     3.201    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y103        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.456     3.657 f  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           3.552     7.209    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.545    10.754 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.754    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.726ns  (logic 4.162ns (53.862%)  route 3.565ns (46.138%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.710     3.004    design_1_i/axi_timer_1/U0/TC_CORE_I/s_axi_aclk
    SLICE_X54Y92         FDRE                                         r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y92         FDRE (Prop_fdre_C_Q)         0.518     3.522 r  design_1_i/axi_timer_1/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           3.565     7.087    pwm0_1_OBUF
    Y14                  OBUF (Prop_obuf_I_O)         3.644    10.730 r  pwm0_1_OBUF_inst/O
                         net (fo=0)                   0.000    10.730    pwm0_1
    Y14                                                               r  pwm0_1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.085ns  (logic 0.965ns (46.275%)  route 1.120ns (53.725%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y104        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/Q
                         net (fo=3, routed)           1.120     2.258    rgb_led_tri_iobuf_2/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.082 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.082    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 0.965ns (44.778%)  route 1.190ns (55.222%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y104        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           1.190     2.328    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.152 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.152    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.162ns  (logic 0.965ns (44.632%)  route 1.197ns (55.368%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y104        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           1.197     2.335    rgb_led_tri_iobuf_5/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.159 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.159    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.209ns  (logic 0.965ns (43.679%)  route 1.244ns (56.321%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y103        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.244     2.382    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.206 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.206    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.343ns  (logic 1.372ns (58.552%)  route 0.971ns (41.448%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y103        FDRE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y103        FDRE (Prop_fdre_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           0.971     2.109    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       1.231     3.340 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.340    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.344ns  (logic 0.965ns (41.171%)  route 1.379ns (58.829%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y103        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.379     2.517    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.341 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.341    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.363ns  (logic 1.005ns (42.532%)  route 1.358ns (57.468%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y104        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDSE (Prop_fdse_C_Q)         0.128     1.125 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[5]/Q
                         net (fo=3, routed)           1.358     2.483    rgb_led_tri_iobuf_0/T
    L15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.360 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.360    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.468ns  (logic 0.965ns (39.096%)  route 1.503ns (60.904%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X65Y103        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDSE (Prop_fdse_C_Q)         0.141     1.138 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           1.503     2.641    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.465 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.465    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pwm0_2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.568ns  (logic 1.469ns (57.194%)  route 1.099ns (42.806%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.580     0.916    design_1_i/axi_timer_2/U0/TC_CORE_I/s_axi_aclk
    SLICE_X62Y97         FDRE                                         r  design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y97         FDRE (Prop_fdre_C_Q)         0.164     1.080 r  design_1_i/axi_timer_2/U0/TC_CORE_I/PWM_FF_I/Q
                         net (fo=2, routed)           1.099     2.179    pwm0_2_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.305     3.484 r  pwm0_2_OBUF_inst/O
                         net (fo=0)                   0.000     3.484    pwm0_2
    T11                                                               r  pwm0_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.501ns  (logic 1.006ns (40.224%)  route 1.495ns (59.776%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.661     0.997    design_1_i/gpio_leds_rgb/U0/gpio_core_1/s_axi_aclk
    SLICE_X64Y104        FDSE                                         r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y104        FDSE (Prop_fdse_C_Q)         0.128     1.125 r  design_1_i/gpio_leds_rgb/U0/gpio_core_1/Dual.gpio2_OE_reg[4]/Q
                         net (fo=3, routed)           1.495     2.620    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.498 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.498    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_1
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_1'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_1
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.666ns  (logic 1.499ns (26.452%)  route 4.167ns (73.548%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns = ( 7.653 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    W16                  IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           4.167     5.666    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X40Y86         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.474     7.653    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.857ns  (logic 1.498ns (30.851%)  route 3.358ns (69.149%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.649ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.649ns = ( 7.649 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    V16                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           3.358     4.857    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X44Y82         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        1.470     7.649    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y82         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sonar_echo_0
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.858ns  (logic 0.266ns (14.313%)  route 1.592ns (85.687%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.182ns = ( 6.182 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  sonar_echo_0 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_0
    V16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sonar_echo_0_IBUF_inst/O
                         net (fo=1, routed)           1.592     1.858    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X44Y82         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.816     6.182    design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X44Y82         FDRE                                         r  design_1_i/HC_SR04_IP_1/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)

Slack:                    inf
  Source:                 sonar_echo_1
                            (input port)
  Destination:            design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
                            (falling edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.141ns  (logic 0.266ns (12.439%)  route 1.875ns (87.561%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.185ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns = ( 6.185 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sonar_echo_1 (IN)
                         net (fo=0)                   0.000     0.000    sonar_echo_1
    W16                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  sonar_echo_1_IBUF_inst/O
                         net (fo=1, routed)           1.875     2.141    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/sonar_echo
    SLICE_X40Y86         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 fall edge)
                                                      5.000     5.000 f  
    PS7_X0Y0             PS7                          0.000     5.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     5.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     5.366 f  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2521, routed)        0.819     6.185    design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk
    SLICE_X40Y86         FDRE                                         r  design_1_i/HC_SR04_IP_0/U0/HC_SR04_IP_slave_lite_v1_0_S00_AXI_inst/Core1/echo_unsynced_reg/C  (IS_INVERTED)





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_design_1_clk_wiz_1

Max Delay           740 Endpoints
Min Delay           740 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.622ns (16.064%)  route 8.477ns (83.936%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.512    10.099    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648    -1.521    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.622ns (16.064%)  route 8.477ns (83.936%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.512    10.099    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648    -1.521    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.622ns (16.064%)  route 8.477ns (83.936%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.512    10.099    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648    -1.521    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[2]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.099ns  (logic 1.622ns (16.064%)  route 8.477ns (83.936%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.521ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.521ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.512    10.099    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.648    -1.521    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y112        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[3]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 1.622ns (16.777%)  route 8.048ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.083     9.670    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647    -1.522    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[4]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 1.622ns (16.777%)  route 8.048ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.083     9.670    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647    -1.522    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[5]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 1.622ns (16.777%)  route 8.048ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.083     9.670    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647    -1.522    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[6]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.670ns  (logic 1.622ns (16.777%)  route 8.048ns (83.223%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.522ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.964     8.463    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X40Y123        LUT6 (Prop_lut6_I5_O)        0.124     8.587 r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.083     9.670    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.647    -1.522    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X45Y113        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[7]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.603ns  (logic 1.622ns (16.894%)  route 7.981ns (83.106%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.682     8.180    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.299     9.603    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.603ns  (logic 1.622ns (16.894%)  route 7.981ns (83.106%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.518ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.498     1.498 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         6.682     8.180    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X37Y121        LUT6 (Prop_lut6_I5_O)        0.124     8.304 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/timer[0]_i_1/O
                         net (fo=56, routed)          1.299     9.603    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         1.651    -1.518    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X37Y109        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/counter_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 speed_sensor_D0_2
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.884ns  (logic 0.381ns (20.225%)  route 1.503ns (79.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.917ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  speed_sensor_D0_2 (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_D0_2
    Y16                  IBUF (Prop_ibuf_I_O)         0.336     0.336 r  speed_sensor_D0_2_IBUF_inst/O
                         net (fo=2, routed)           1.503     1.839    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_D0_IP
    SLICE_X41Y92         LUT3 (Prop_lut3_I2_O)        0.045     1.884 r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1/O
                         net (fo=1, routed)           0.000     1.884    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1_n_0
    SLICE_X41Y92         FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.823    -0.917    design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y92         FDRE                                         r  design_1_i/SpeedSensor_IP_2/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/C

Slack:                    inf
  Source:                 speed_sensor_D0_3
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.070ns  (logic 0.379ns (18.299%)  route 1.691ns (81.701%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.836ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y17                                               0.000     0.000 r  speed_sensor_D0_3 (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_D0_3
    Y17                  IBUF (Prop_ibuf_I_O)         0.334     0.334 r  speed_sensor_D0_3_IBUF_inst/O
                         net (fo=2, routed)           1.691     2.025    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_D0_IP
    SLICE_X38Y115        LUT3 (Prop_lut3_I2_O)        0.045     2.070 r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1/O
                         net (fo=1, routed)           0.000     2.070    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1_n_0
    SLICE_X38Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.904    -0.836    design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X38Y115        FDRE                                         r  design_1_i/SpeedSensor_IP_3/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/C

Slack:                    inf
  Source:                 speed_sensor_D0_0
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.168ns  (logic 0.337ns (15.546%)  route 1.831ns (84.454%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        -0.835ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y18                                               0.000     0.000 r  speed_sensor_D0_0 (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_D0_0
    Y18                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  speed_sensor_D0_0_IBUF_inst/O
                         net (fo=2, routed)           1.831     2.123    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_D0_IP
    SLICE_X49Y114        LUT3 (Prop_lut3_I2_O)        0.045     2.168 r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1/O
                         net (fo=1, routed)           0.000     2.168    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_i_1_n_0
    SLICE_X49Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.905    -0.835    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X49Y114        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/last_sensor_reg/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.170ns  (logic 0.266ns (12.261%)  route 1.904ns (87.739%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.904     2.170    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X42Y104        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.910    -0.830    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X42Y104        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_s_reg[7]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.266ns (12.198%)  route 1.915ns (87.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.915     2.181    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.910    -0.830    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[4]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.266ns (12.198%)  route 1.915ns (87.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.915     2.181    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.910    -0.830    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[5]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.266ns (12.198%)  route 1.915ns (87.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.915     2.181    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.910    -0.830    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[6]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.181ns  (logic 0.266ns (12.198%)  route 1.915ns (87.802%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.830ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.830ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.915     2.181    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.910    -0.830    design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X44Y105        FDRE                                         r  design_1_i/SpeedSensor_IP_0/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[7]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.227ns  (logic 0.266ns (11.946%)  route 1.961ns (88.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.961     2.227    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.908    -0.832    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[0]/C

Slack:                    inf
  Source:                 speed_sensor_reset
                            (input port)
  Destination:            design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.227ns  (logic 0.266ns (11.946%)  route 1.961ns (88.054%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.832ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  speed_sensor_reset (IN)
                         net (fo=0)                   0.000     0.000    speed_sensor_reset
    U18                  IBUF (Prop_ibuf_I_O)         0.266     0.266 r  speed_sensor_reset_IBUF_inst/O
                         net (fo=264, routed)         1.961     2.227    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/speed_sensor_reset_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_1
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=484, routed)         0.908    -0.832    design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/clk_IP
    SLICE_X41Y111        FDRE                                         r  design_1_i/SpeedSensor_IP_1/U0/SpeedSensor_IP_slave_lite_v1_0_S00_AXI_inst/Core1/distance_s_reg[1]/C





