
---------- Begin Simulation Statistics ----------
final_tick                                12186936500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  94829                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664316                       # Number of bytes of host memory used
host_op_rate                                   117921                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   162.70                       # Real time elapsed on the host
host_tick_rate                               74904089                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    15428712                       # Number of instructions simulated
sim_ops                                      19185756                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.012187                       # Number of seconds simulated
sim_ticks                                 12186936500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  99752656                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 12371750                       # number of cc regfile writes
system.cpu.committedInsts                    15428712                       # Number of Instructions Simulated
system.cpu.committedOps                      19185756                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.579774                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.579774                       # CPI: Total CPI of All Threads
system.cpu.idleCycles                          131378                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts              1197157                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5547654                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.161583                       # Inst execution rate
system.cpu.iew.exec_refs                      9686177                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3613706                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1717862                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               7799058                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts              74419                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts           1537313                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              4861046                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            37393197                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               6072471                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1860919                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              28312278                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6535                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 44951                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                1050954                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 55846                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            201                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       608508                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         588649                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  24754173                       # num instructions consuming a value
system.cpu.iew.wb_count                      27167388                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.515874                       # average fanout of values written-back
system.cpu.iew.wb_producers                  12770037                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.114611                       # insts written-back per cycle
system.cpu.iew.wb_sent                       27501624                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 29256472                       # number of integer regfile reads
system.cpu.int_regfile_writes                16492008                       # number of integer regfile writes
system.cpu.ipc                               0.633002                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.633002                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                39      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              19664528     65.17%     65.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                68113      0.23%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     65.40% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              6548344     21.70%     87.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3892173     12.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               30173197                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      428476                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.014201                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   71261     16.63%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     16.63% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 158717     37.04%     53.67% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                198498     46.33%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               30601634                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           85094843                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     27167388                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          55600831                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   37278745                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  30173197                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              114452                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        18207440                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             77477                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          24365                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     43443025                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      24242496                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.244641                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.794747                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            13351224     55.07%     55.07% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             3389448     13.98%     69.06% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             2409760      9.94%     79.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1552498      6.40%     85.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1761087      7.26%     92.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              810479      3.34%     96.01% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              630221      2.60%     98.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              273566      1.13%     99.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               64213      0.26%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        24242496                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.237932                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            237995                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           343132                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              7799058                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             4861046                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                80278018                       # number of misc regfile reads
system.cpu.misc_regfile_writes                 160125                       # number of misc regfile writes
system.cpu.numCycles                         24373874                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                           22304                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       16                       # number of vector regfile reads
system.cpu.workload.numSyscalls                 10023                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         22236                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          104                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       157280                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       316014                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                10254842                       # Number of BP lookups
system.cpu.branchPred.condPredicted           6306377                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1041081                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              5048561                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 4125488                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             81.716117                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1658598                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect              68624                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          801007                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             646449                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           154558                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         6787                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        18207998                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           90087                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1040774                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     21539349                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.890731                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.770611                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        14513417     67.38%     67.38% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         2637149     12.24%     79.62% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1879983      8.73%     88.35% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3          733410      3.40%     91.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          549197      2.55%     94.31% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          205307      0.95%     95.26% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          316111      1.47%     96.73% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          169778      0.79%     97.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          534997      2.48%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     21539349                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             15428712                       # Number of instructions committed
system.cpu.commit.opsCommitted               19185756                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     6901681                       # Number of memory references committed
system.cpu.commit.loads                       4103988                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                       40033                       # Number of memory barriers committed
system.cpu.commit.branches                    3814084                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                          0                       # Number of committed floating point instructions.
system.cpu.commit.integer                    16503687                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                465508                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     12259631     63.90%     63.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        24444      0.13%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     64.03% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      4103988     21.39%     85.42% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      2797693     14.58%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     19185756                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        534997                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      7666243                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          7666243                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      7666243                       # number of overall hits
system.cpu.dcache.overall_hits::total         7666243                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       360860                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         360860                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       360860                       # number of overall misses
system.cpu.dcache.overall_misses::total        360860                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  12172204997                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  12172204997                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  12172204997                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  12172204997                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      8027103                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      8027103                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      8027103                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      8027103                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.044955                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.044955                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.044955                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.044955                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 33731.100696                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 33731.100696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 33731.100696                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 33731.100696                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2382                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               281                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     8.476868                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       117652                       # number of writebacks
system.cpu.dcache.writebacks::total            117652                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       239882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       239882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       239882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       239882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       120978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       120978                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       120978                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       120978                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3068124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3068124000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3068124000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3068124000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015071                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015071                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015071                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015071                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 25361.007787                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 25361.007787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 25361.007787                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 25361.007787                       # average overall mshr miss latency
system.cpu.dcache.replacements                 119954                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      5125650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         5125650                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       292168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        292168                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   9375591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   9375591500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      5417818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      5417818                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.053927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.053927                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 32089.727486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 32089.727486                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       185184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       185184                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       106984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       106984                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2153550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2153550000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.019747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.019747                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 20129.645554                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 20129.645554                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      2540593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        2540593                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        68692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        68692                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   2796613497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2796613497                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      2609285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      2609285                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026326                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40712.360930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40712.360930                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        54698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        54698                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        13994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        13994                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    914574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    914574000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.005363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.005363                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 65354.723453                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 65354.723453                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        47617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        47617                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       155000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        47619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        47619                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000042                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        77500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.cpu.data            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.StoreCondReq_hits::.cpu.data        40031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        40031                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        40031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        40031                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           916.442865                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             7874869                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            120978                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             65.093397                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   916.442865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.894964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.894964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          335                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          16350484                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         16350484                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  8385094                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               5149191                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9109368                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                547889                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                1050954                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3837480                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1216                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               48005222                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  1258                       # Number of squashed instructions handled by decode
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            9746732                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       42679764                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    10254842                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            6430535                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      13443448                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 2102586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  118                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles           848                       # Number of stall cycles due to pending traps
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   8433195                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                453021                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           24242496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.185891                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.892060                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 13170796     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   725966      2.99%     57.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  2158013      8.90%     66.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   429771      1.77%     68.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2848716     11.75%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   742335      3.06%     82.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   638218      2.63%     85.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   505151      2.08%     87.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  3023530     12.47%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             24242496                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.420731                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.751046                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      8394696                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8394696                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8394696                       # number of overall hits
system.cpu.icache.overall_hits::total         8394696                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        38498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          38498                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        38498                       # number of overall misses
system.cpu.icache.overall_misses::total         38498                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    562548000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    562548000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    562548000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    562548000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8433194                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8433194                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8433194                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8433194                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.004565                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.004565                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.004565                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.004565                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14612.395449                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14612.395449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14612.395449                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14612.395449                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          998                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                13                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    76.769231                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks        37312                       # number of writebacks
system.cpu.icache.writebacks::total             37312                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          728                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          728                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          728                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        37770                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        37770                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        37770                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        37770                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    505976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    505976000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    505976000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    505976000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.004479                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.004479                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.004479                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.004479                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13396.240402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13396.240402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13396.240402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13396.240402                       # average overall mshr miss latency
system.cpu.icache.replacements                  37312                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8394696                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8394696                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        38498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         38498                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    562548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    562548000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8433194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8433194                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.004565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.004565                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14612.395449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14612.395449                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          728                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        37770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        37770                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    505976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    505976000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.004479                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13396.240402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13396.240402                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           411.618335                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8432466                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             37770                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            223.258300                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   411.618335                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.803942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.803942                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           41                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          235                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          16904158                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         16904158                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      141126                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 3695070                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                16972                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 201                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                2063353                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads               120652                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    249                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  12186936500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                1050954                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  9098955                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1796445                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles        1556580                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   8918948                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1820614                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               44418637                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1680                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 123190                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  14192                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1617082                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            48627308                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   200926720                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 50274780                       # Number of integer rename lookups
system.cpu.rename.vecLookups                       16                       # Number of vector rename lookups
system.cpu.rename.committedMaps              20488654                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 28138654                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                   75366                       # count of serializing insts renamed
system.cpu.rename.tempSerializing               75365                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    751112                       # count of insts added to the skid buffer
system.cpu.rob.reads                         58267495                       # The number of ROB reads
system.cpu.rob.writes                        77500173                       # The number of ROB writes
system.cpu.thread_0.numInsts                 15428712                       # Number of Instructions committed
system.cpu.thread_0.numOps                   19185756                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                37123                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                99379                       # number of demand (read+write) hits
system.l2.demand_hits::total                   136502                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst               37123                       # number of overall hits
system.l2.overall_hits::.cpu.data               99379                       # number of overall hits
system.l2.overall_hits::total                  136502                       # number of overall hits
system.l2.demand_misses::.cpu.inst                647                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              21599                       # number of demand (read+write) misses
system.l2.demand_misses::total                  22246                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               647                       # number of overall misses
system.l2.overall_misses::.cpu.data             21599                       # number of overall misses
system.l2.overall_misses::total                 22246                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     51748000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1828820000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1880568000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     51748000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1828820000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1880568000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst            37770                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           120978                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               158748                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst           37770                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          120978                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              158748                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.017130                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.178537                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.140134                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.017130                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.178537                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.140134                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79981.452859                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 84671.512570                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84535.107435                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79981.452859                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 84671.512570                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84535.107435                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              10                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  10                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             10                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 10                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           647                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         21589                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22236                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          647                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        21589                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            22236                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1612268000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1657546000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1612268000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1657546000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.017130                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.178454                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.140071                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.017130                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.178454                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.140071                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69981.452859                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 74680.068553                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74543.353121                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69981.452859                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 74680.068553                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74543.353121                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       117652                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           117652                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       117652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       117652                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        37298                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            37298                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        37298                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        37298                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              2636                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2636                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11358                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11358                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    865507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     865507500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         13994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             13994                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.811634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.811634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76202.456418                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76202.456418                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11358                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    751927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    751927500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.811634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.811634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66202.456418                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66202.456418                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst          37123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              37123                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              647                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     51748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     51748000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst        37770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          37770                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.017130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.017130                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79981.452859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79981.452859                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          647                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.017130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.017130                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69981.452859                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69981.452859                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         96743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             96743                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        10241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           10241                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    963312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    963312500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       106984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        106984                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.095725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095725                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 94064.300361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 94064.300361                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           10                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        10231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        10231                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    860340500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    860340500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095631                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 84091.535529                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 84091.535529                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 13141.560346                       # Cycle average of tags in use
system.l2.tags.total_refs                      315900                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     22236                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     14.206692                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       541.910053                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     12599.650293                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.016538                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.384511                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.401049                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         22236                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           43                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        15462                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6731                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.678589                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2549516                       # Number of tag accesses
system.l2.tags.data_accesses                  2549516                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       647.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     21589.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000624000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               47575                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       22236                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     22236                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.21                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 22236                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   20350                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1710                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     151                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      19                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1423104                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    116.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   12186776500                       # Total gap between requests
system.mem_ctrls.avgGap                     548065.14                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        41408                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1381696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3397736.584579725750                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 113375170.207869708538                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          647                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        21589                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18656000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    722833000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28834.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33481.54                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        41408                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1381696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1423104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        41408                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          647                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        21589                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          22236                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3397737                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    113375170                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        116772907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3397737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3397737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3397737                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    113375170                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       116772907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                22236                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1462                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1415                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1483                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1383                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1295                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1265                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1248                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1501                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1455                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               324564000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             111180000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          741489000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                14596.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           33346.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               12789                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            57.51                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   150.578267                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    94.501600                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   229.067201                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         6707     71.03%     71.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1654     17.52%     88.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          206      2.18%     90.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          122      1.29%     92.02% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          113      1.20%     93.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           94      1.00%     94.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      0.59%     94.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           46      0.49%     95.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          444      4.70%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9442                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1423104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              116.772907                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.91                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.91                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               57.51                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        34000680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        18060405                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       79668120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1745134230                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3210197280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    6048972315                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   496.348883                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   8328607000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   3451429500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        33450900                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        17771985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       79096920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 961911600.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1744530030                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3210706080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    6047467515                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   496.225406                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   8329985500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    406900000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3450051000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              10878                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11358                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11358                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10878                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        44472                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  44472                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1423104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1423104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             22236                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   22236    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               22236                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy            27983500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          120081500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.0                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            144754                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       117652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        37312                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2302                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            13994                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           13994                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         37770                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       106984                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       112852                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       361910                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                474762                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      4805248                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15272320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               20077568                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           158748                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000743                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.027254                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 158630     99.93%     99.93% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    118      0.07%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             158748                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  12186936500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          312971000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          56655998                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         181471990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
