// Seed: 174840036
module module_0;
  always begin
    begin
      id_1 <= 1;
    end
    id_2 = id_2;
    $display(~id_2, 1, id_2, 1'b0);
  end
  id_3(
      .id_0(""), .id_1(id_4), .id_2(1'b0), .id_3(id_4), .id_4(id_4), .id_5("")
  );
  genvar id_5;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  inout wire id_1;
  reg id_3;
  module_0();
  rtran (id_1, 1 - 1, 1);
  assign id_2 = 1 + 1 - id_3;
  always_ff begin
    #1 id_1 = id_3;
    id_2 <= 1;
  end
  wire id_4;
  assign id_1 = id_2;
endmodule
