// Seed: 1737183514
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  input wire id_4;
  output supply1 id_3;
  output wire id_2;
  inout wire id_1;
  assign id_3 = 1'h0;
  assign id_1#(
      .id_5(1'h0),
      .id_5(1),
      .id_4(1),
      .id_1(1),
      .id_4(-1'd0)
  ) = id_4;
  wire  id_6;
  logic id_7;
  always_latch @(negedge 1);
  wire [-1 : -1 'b0] id_8;
endmodule
module module_1 #(
    parameter id_3 = 32'd49
) (
    input supply1 id_0,
    input supply0 id_1,
    output tri1 id_2,
    inout wire _id_3
);
  wire [1  !=? "" : id_3] id_5;
  assign id_2 = id_1;
  wire id_6;
  supply0 id_7 = 1;
  wire id_8;
  module_0 modCall_1 (
      id_5,
      id_7,
      id_8,
      id_5,
      id_7
  );
endmodule
