TimeQuest Timing Analyzer report for Toplevel
Mon Dec 02 04:03:59 2013
Quartus II 64-Bit Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'AIC_LRCIN'
 12. Slow 1200mV 85C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'
 13. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 14. Slow 1200mV 85C Model Setup: 'AUD_DACLRCK'
 15. Slow 1200mV 85C Model Setup: 'AUD_BCK'
 16. Slow 1200mV 85C Model Setup: 'AIC_BCLK'
 17. Slow 1200mV 85C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'
 18. Slow 1200mV 85C Model Hold: 'AUD_BCK'
 19. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 20. Slow 1200mV 85C Model Hold: 'AIC_BCLK'
 21. Slow 1200mV 85C Model Hold: 'AIC_LRCIN'
 22. Slow 1200mV 85C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'
 23. Slow 1200mV 85C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'
 24. Slow 1200mV 85C Model Hold: 'AUD_DACLRCK'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'AIC_LRCIN'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'AIC_BCLK'
 28. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCK'
 29. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 30. Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_DACLRCK'
 31. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Slow 1200mV 85C Model Metastability Report
 37. Slow 1200mV 0C Model Fmax Summary
 38. Slow 1200mV 0C Model Setup Summary
 39. Slow 1200mV 0C Model Hold Summary
 40. Slow 1200mV 0C Model Recovery Summary
 41. Slow 1200mV 0C Model Removal Summary
 42. Slow 1200mV 0C Model Minimum Pulse Width Summary
 43. Slow 1200mV 0C Model Setup: 'AIC_LRCIN'
 44. Slow 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'
 45. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 46. Slow 1200mV 0C Model Setup: 'AUD_DACLRCK'
 47. Slow 1200mV 0C Model Setup: 'AIC_BCLK'
 48. Slow 1200mV 0C Model Setup: 'AUD_BCK'
 49. Slow 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'
 50. Slow 1200mV 0C Model Hold: 'AUD_BCK'
 51. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 52. Slow 1200mV 0C Model Hold: 'AIC_BCLK'
 53. Slow 1200mV 0C Model Hold: 'AIC_LRCIN'
 54. Slow 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'
 55. Slow 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'
 56. Slow 1200mV 0C Model Hold: 'AUD_DACLRCK'
 57. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'
 58. Slow 1200mV 0C Model Minimum Pulse Width: 'AIC_LRCIN'
 59. Slow 1200mV 0C Model Minimum Pulse Width: 'AIC_BCLK'
 60. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCK'
 61. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 62. Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_DACLRCK'
 63. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'
 64. Setup Times
 65. Hold Times
 66. Clock to Output Times
 67. Minimum Clock to Output Times
 68. Slow 1200mV 0C Model Metastability Report
 69. Fast 1200mV 0C Model Setup Summary
 70. Fast 1200mV 0C Model Hold Summary
 71. Fast 1200mV 0C Model Recovery Summary
 72. Fast 1200mV 0C Model Removal Summary
 73. Fast 1200mV 0C Model Minimum Pulse Width Summary
 74. Fast 1200mV 0C Model Setup: 'AIC_LRCIN'
 75. Fast 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'
 76. Fast 1200mV 0C Model Setup: 'AUD_DACLRCK'
 77. Fast 1200mV 0C Model Setup: 'AIC_BCLK'
 78. Fast 1200mV 0C Model Setup: 'AUD_BCK'
 79. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 80. Fast 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'
 81. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 82. Fast 1200mV 0C Model Hold: 'AUD_BCK'
 83. Fast 1200mV 0C Model Hold: 'AIC_BCLK'
 84. Fast 1200mV 0C Model Hold: 'AIC_LRCIN'
 85. Fast 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'
 86. Fast 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'
 87. Fast 1200mV 0C Model Hold: 'AUD_DACLRCK'
 88. Fast 1200mV 0C Model Minimum Pulse Width: 'AIC_LRCIN'
 89. Fast 1200mV 0C Model Minimum Pulse Width: 'AIC_BCLK'
 90. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCK'
 91. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 92. Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_DACLRCK'
 93. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'
 94. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'
 95. Setup Times
 96. Hold Times
 97. Clock to Output Times
 98. Minimum Clock to Output Times
 99. Fast 1200mV 0C Model Metastability Report
100. Multicorner Timing Analysis Summary
101. Setup Times
102. Hold Times
103. Clock to Output Times
104. Minimum Clock to Output Times
105. Board Trace Model Assignments
106. Input Transition Times
107. Signal Integrity Metrics (Slow 1200mv 0c Model)
108. Signal Integrity Metrics (Slow 1200mv 85c Model)
109. Signal Integrity Metrics (Fast 1200mv 0c Model)
110. Setup Transfers
111. Hold Transfers
112. Report TCCS
113. Report RSKM
114. Unconstrained Paths
115. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version ;
; Revision Name      ; Toplevel                                                         ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE115F29C7                                                    ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.67        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  50.0%      ;
;     3-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                           ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; Clock Name                              ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                     ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+
; AIC_BCLK                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AIC_BCLK }                                ;
; AIC_LRCIN                               ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AIC_LRCIN }                               ;
; AUD_BCK                                 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_BCK }                                 ;
; AUD_DACLRCK                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { AUD_DACLRCK }                             ;
; CLOCK_50                                ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                                ;
; Clock_divider:Clock_divider_block|sFCLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:Clock_divider_block|sFCLK } ;
; Clock_divider:Clock_divider_block|sSCLK ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock_divider:Clock_divider_block|sSCLK } ;
+-----------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                     ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                          ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; 41.94 MHz  ; 41.94 MHz       ; Clock_divider:Clock_divider_block|sFCLK ;                                                               ;
; 176.99 MHz ; 176.99 MHz      ; AUD_BCK                                 ;                                                               ;
; 177.94 MHz ; 177.94 MHz      ; AIC_BCLK                                ;                                                               ;
; 213.49 MHz ; 213.49 MHz      ; AIC_LRCIN                               ;                                                               ;
; 281.21 MHz ; 250.0 MHz       ; CLOCK_50                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 379.51 MHz ; 379.51 MHz      ; Clock_divider:Clock_divider_block|sSCLK ;                                                               ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                               ;
+-----------------------------------------+---------+---------------+
; Clock                                   ; Slack   ; End Point TNS ;
+-----------------------------------------+---------+---------------+
; AIC_LRCIN                               ; -24.399 ; -64012.821    ;
; Clock_divider:Clock_divider_block|sFCLK ; -23.778 ; -21201.297    ;
; CLOCK_50                                ; -2.556  ; -63.804       ;
; AUD_DACLRCK                             ; -2.416  ; -32.543       ;
; AUD_BCK                                 ; -2.325  ; -66.811       ;
; AIC_BCLK                                ; -2.310  ; -120.462      ;
; Clock_divider:Clock_divider_block|sSCLK ; -1.635  ; -16.645       ;
+-----------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                               ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; AUD_BCK                                 ; -0.105 ; -0.735        ;
; CLOCK_50                                ; -0.073 ; -0.122        ;
; AIC_BCLK                                ; 0.025  ; 0.000         ;
; AIC_LRCIN                               ; 0.262  ; 0.000         ;
; Clock_divider:Clock_divider_block|sFCLK ; 0.329  ; 0.000         ;
; Clock_divider:Clock_divider_block|sSCLK ; 0.392  ; 0.000         ;
; AUD_DACLRCK                             ; 0.445  ; 0.000         ;
+-----------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; Clock_divider:Clock_divider_block|sFCLK ; -3.000 ; -4096.027     ;
; AIC_LRCIN                               ; -3.000 ; -3806.600     ;
; AIC_BCLK                                ; -3.000 ; -121.220      ;
; AUD_BCK                                 ; -3.000 ; -71.105       ;
; CLOCK_50                                ; -3.000 ; -49.260       ;
; AUD_DACLRCK                             ; -3.000 ; -44.120       ;
; Clock_divider:Clock_divider_block|sSCLK ; -1.285 ; -28.270       ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AIC_LRCIN'                                                                                                                                                                                                                          ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                 ; To Node                                                    ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -24.399 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.539     ;
; -24.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.520     ;
; -24.339 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.481     ;
; -24.302 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.442     ;
; -24.296 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.361     ;
; -24.292 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.298     ;
; -24.286 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.428     ;
; -24.285 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.416     ;
; -24.283 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.423     ;
; -24.276 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.416     ;
; -24.266 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.397     ;
; -24.257 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.397     ;
; -24.242 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.384     ;
; -24.234 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.331     ;
; -24.233 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.377     ;
; -24.224 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.368     ;
; -24.216 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.356     ;
; -24.216 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.358     ;
; -24.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.349     ;
; -24.199 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.264     ;
; -24.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.337     ;
; -24.195 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.201     ;
; -24.189 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.331     ;
; -24.188 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.319     ;
; -24.173 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.238     ;
; -24.169 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.175     ;
; -24.169 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.300     ;
; -24.164 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.229     ;
; -24.163 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.305     ;
; -24.162 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.293     ;
; -24.160 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.166     ;
; -24.155 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.255     ;
; -24.154 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.296     ;
; -24.153 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.284     ;
; -24.145 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.210     ;
; -24.143 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.274     ;
; -24.141 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.147     ;
; -24.137 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.234     ;
; -24.136 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.280     ;
; -24.134 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.265     ;
; -24.127 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.271     ;
; -24.126 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.226     ;
; -24.119 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.259     ;
; -24.113 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 26.314     ;
; -24.111 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.251     ;
; -24.111 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.208     ;
; -24.110 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.254     ;
; -24.110 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.252     ;
; -24.102 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.199     ;
; -24.101 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.245     ;
; -24.101 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.245     ;
; -24.100 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.240     ;
; -24.094 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 26.295     ;
; -24.093 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.233     ;
; -24.092 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.236     ;
; -24.092 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.232     ;
; -24.090 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.104      ; 26.182     ;
; -24.084 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][40]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.224     ;
; -24.084 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.226     ;
; -24.083 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.180     ;
; -24.083 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.104      ; 26.175     ;
; -24.078 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[42][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.150      ; 26.216     ;
; -24.075 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.217     ;
; -24.074 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.214     ;
; -24.067 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.132     ;
; -24.065 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.205     ;
; -24.063 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.069     ;
; -24.062 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[42][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.150      ; 26.200     ;
; -24.058 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.158     ;
; -24.057 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.199     ;
; -24.056 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.187     ;
; -24.051 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.193     ;
; -24.048 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.113     ;
; -24.047 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[17][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.169      ; 26.204     ;
; -24.044 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.050     ;
; -24.041 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.106     ;
; -24.037 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.043     ;
; -24.037 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.168     ;
; -24.032 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.097     ;
; -24.032 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.132     ;
; -24.031 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.173     ;
; -24.030 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.161     ;
; -24.029 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.129     ;
; -24.028 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.034     ;
; -24.026 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.166     ;
; -24.023 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.112      ; 26.123     ;
; -24.022 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][40] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.154      ; 26.164     ;
; -24.022 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.087     ;
; -24.021 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][40] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.152     ;
; -24.018 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.024     ;
; -24.016 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 26.217     ;
; -24.013 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.078     ;
; -24.011 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.143      ; 26.142     ;
; -24.009 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.015     ;
; -24.008 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.077      ; 26.073     ;
; -24.007 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.152      ; 26.147     ;
; -24.005 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.770      ; 25.763     ;
; -24.005 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.109      ; 26.102     ;
; -24.004 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.018      ; 26.010     ;
; -24.004 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.156      ; 26.148     ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                        ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                                                              ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -23.778 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.673     ; 24.093     ;
; -23.640 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.977     ;
; -23.528 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.865     ;
; -23.509 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.846     ;
; -23.506 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.843     ;
; -23.494 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.673     ; 23.809     ;
; -23.462 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.587     ; 23.863     ;
; -23.383 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.720     ;
; -23.349 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.728     ; 23.609     ;
; -23.333 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.709     ; 23.612     ;
; -23.328 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.837     ; 23.479     ;
; -23.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.747     ;
; -23.283 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.178     ; 23.093     ;
; -23.268 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[83] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.605     ;
; -23.262 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[84] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.599     ;
; -23.248 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[81] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.585     ;
; -23.245 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.875     ; 23.358     ;
; -23.240 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]            ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.640     ; 23.588     ;
; -23.231 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.112     ; 23.107     ;
; -23.212 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.635     ;
; -23.211 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.706     ; 23.493     ;
; -23.195 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.687     ; 23.496     ;
; -23.193 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.616     ;
; -23.190 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.815     ; 23.363     ;
; -23.190 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.613     ;
; -23.178 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.587     ; 23.579     ;
; -23.147 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.918     ; 23.217     ;
; -23.145 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.156     ; 22.977     ;
; -23.137 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.179     ; 22.946     ;
; -23.107 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.853     ; 23.242     ;
; -23.104 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[82] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.441     ;
; -23.100 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[80] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.437     ;
; -23.099 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.706     ; 23.381     ;
; -23.095 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.095     ; 22.988     ;
; -23.093 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.090     ; 22.991     ;
; -23.093 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.843     ; 23.238     ;
; -23.083 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.687     ; 23.384     ;
; -23.080 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.706     ; 23.362     ;
; -23.078 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.815     ; 23.251     ;
; -23.077 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.706     ; 23.359     ;
; -23.067 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.490     ;
; -23.065 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.728     ; 23.325     ;
; -23.065 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.166     ; 23.887     ;
; -23.064 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.687     ; 23.365     ;
; -23.061 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.687     ; 23.362     ;
; -23.059 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.815     ; 23.232     ;
; -23.056 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.815     ; 23.229     ;
; -23.052 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[21][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.510     ; 23.530     ;
; -23.049 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.709     ; 23.328     ;
; -23.046 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.875     ; 23.159     ;
; -23.044 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.837     ; 23.195     ;
; -23.033 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.156     ; 22.865     ;
; -23.014 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.097     ; 22.905     ;
; -23.014 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.156     ; 22.846     ;
; -23.011 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.156     ; 22.843     ;
; -23.009 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.896     ; 23.101     ;
; -23.008 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.105     ; 22.891     ;
; -23.006 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.837     ; 23.157     ;
; -23.005 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[78] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.342     ;
; -23.002 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[79] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.651     ; 23.339     ;
; -22.999 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.157     ; 22.830     ;
; -22.999 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.178     ; 22.809     ;
; -22.999 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.810     ; 23.177     ;
; -22.995 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.853     ; 23.130     ;
; -22.986 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.178     ; 22.796     ;
; -22.981 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.090     ; 22.879     ;
; -22.976 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.853     ; 23.111     ;
; -22.976 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.179     ; 22.785     ;
; -22.976 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.728     ; 23.236     ;
; -22.973 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.853     ; 23.108     ;
; -22.970 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][10] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.290     ; 23.668     ;
; -22.969 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.121     ; 22.836     ;
; -22.964 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.179     ; 22.773     ;
; -22.962 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.090     ; 22.860     ;
; -22.961 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.875     ; 23.074     ;
; -22.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.090     ; 22.857     ;
; -22.957 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.073     ; 22.872     ;
; -22.955 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.821     ; 23.122     ;
; -22.954 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.706     ; 23.236     ;
; -22.952 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[83] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.375     ;
; -22.950 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.805     ; 23.133     ;
; -22.947 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.112     ; 22.823     ;
; -22.946 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[84] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.369     ;
; -22.943 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.644     ; 23.287     ;
; -22.938 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.687     ; 23.239     ;
; -22.937 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[37][11] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.218     ; 23.707     ;
; -22.933 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.815     ; 23.106     ;
; -22.932 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[81] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.565     ; 23.355     ;
; -22.928 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][42] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.728     ; 23.188     ;
; -22.927 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.144     ; 23.771     ;
; -22.924 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]            ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.554     ; 23.358     ;
; -22.914 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[21][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.488     ; 23.414     ;
; -22.911 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.728     ; 23.171     ;
; -22.908 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.853     ; 23.043     ;
; -22.907 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.826     ; 23.069     ;
; -22.897 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.896     ; 22.989     ;
; -22.892 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.837     ; 23.043     ;
; -22.888 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.156     ; 22.720     ;
; -22.887 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.157     ; 22.718     ;
; -22.884 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[63][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.012     ; 22.860     ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                                                                                    ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.556 ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.473      ;
; -2.528 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.441      ;
; -2.519 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.432      ;
; -2.515 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.428      ;
; -2.497 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.410      ;
; -2.411 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.324      ;
; -2.401 ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.318      ;
; -2.387 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.300      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.353 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.535     ; 2.816      ;
; -2.297 ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.214      ;
; -2.289 ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.206      ;
; -2.288 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.201      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.287 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.210      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.283 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.206      ;
; -2.270 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.183      ;
; -2.251 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 2.708      ;
; -2.233 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.541     ; 2.690      ;
; -2.233 ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.150      ;
; -2.228 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.141      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.210 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.129      ;
; -2.201 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.114      ;
; -2.197 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.110      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.189 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.108      ;
; -2.185 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.100      ;
; -2.185 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.102      ;
; -2.181 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.094      ;
; -2.181 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.098      ;
; -2.167 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.084      ;
; -2.164 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.079      ;
; -2.163 ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.080      ;
; -2.163 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.080      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.147 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.075     ; 3.070      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.142 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.061      ;
; -2.125 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.083     ; 3.040      ;
; -2.120 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.033      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.118 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.079     ; 3.037      ;
; -2.102 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.015      ;
; -2.102 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.015      ;
; -2.097 ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.081     ; 3.014      ;
; -2.093 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.006      ;
; -2.093 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.085     ; 3.006      ;
; -2.074 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.358      ; 3.430      ;
; -2.053 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.358      ; 3.409      ;
; -2.052 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.358      ; 3.408      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_DACLRCK'                                                                                                        ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.416 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.550     ; 1.354      ;
; -2.398 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.550     ; 1.336      ;
; -2.194 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.550     ; 1.132      ;
; -2.016 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.380     ; 1.124      ;
; -1.988 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.330     ; 1.146      ;
; -1.911 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.405     ; 0.994      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.380     ; 0.993      ;
; -1.883 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.380     ; 0.991      ;
; -1.859 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.373     ; 0.974      ;
; -1.832 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.330     ; 0.990      ;
; -1.786 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.089     ; 1.185      ;
; -1.740 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.089     ; 1.139      ;
; -1.730 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.405     ; 0.813      ;
; -1.655 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.330     ; 0.813      ;
; -1.654 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.330     ; 0.812      ;
; -1.652 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.144     ; 0.996      ;
; -0.355 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.127      ; 0.970      ;
; -0.353 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.127      ; 0.968      ;
; -0.352 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.127      ; 0.967      ;
; -0.252 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.971      ;
; -0.248 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.967      ;
; -0.172 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.127      ; 0.787      ;
; -0.072 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.791      ;
; -0.070 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.789      ;
; -0.070 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.231      ; 0.789      ;
; 0.009  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.792      ;
; 0.010  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.791      ;
; 0.010  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.791      ;
; 0.010  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.791      ;
; 0.011  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.790      ;
; 0.012  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.789      ;
; 0.012  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.313      ; 0.789      ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AUD_BCK'                                                                                                                                                 ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.325 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.534      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.276 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.485      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.176 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.393      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.127 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.344      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.120 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.329      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.115 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.324      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -2.003 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.212      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.981 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.190      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.971 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.188      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.966 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.183      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.965 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.309     ; 2.174      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
; -1.861 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.301     ; 2.078      ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'AIC_BCLK'                                                                                                                                              ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.310 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.532      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.297 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.666      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.269 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.407      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.471      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.208 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.346      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.166 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.149     ; 2.535      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.097 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.083     ; 2.532      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.088 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.310      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.083 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.305      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.047 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.185      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -2.042 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.380     ; 2.180      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
; -1.976 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.296     ; 2.198      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                  ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.635 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.552      ;
; -1.635 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.552      ;
; -1.605 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.522      ;
; -1.605 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.522      ;
; -1.558 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.508     ; 2.048      ;
; -1.558 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.508     ; 2.048      ;
; -1.500 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.417      ;
; -1.500 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.417      ;
; -1.395 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 2.314      ;
; -1.395 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 2.314      ;
; -1.360 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.277      ;
; -1.360 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.277      ;
; -1.317 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.234      ;
; -1.287 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.204      ;
; -1.227 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.508     ; 1.717      ;
; -1.223 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 2.142      ;
; -1.223 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 2.142      ;
; -1.182 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 2.099      ;
; -1.105 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 2.023      ;
; -1.097 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.331      ; 2.426      ;
; -1.075 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.993      ;
; -1.048 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.967      ;
; -1.048 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.967      ;
; -1.042 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 1.959      ;
; -1.037 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.331      ; 2.366      ;
; -1.004 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.923      ;
; -0.985 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.331      ; 2.314      ;
; -0.970 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.888      ;
; -0.963 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.882      ;
; -0.962 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.508     ; 1.452      ;
; -0.945 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 1.862      ;
; -0.915 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 1.832      ;
; -0.879 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.331      ; 2.208      ;
; -0.877 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.795      ;
; -0.870 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.789      ;
; -0.870 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.789      ;
; -0.849 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.767      ;
; -0.832 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.751      ;
; -0.830 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.748      ;
; -0.830 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.748      ;
; -0.810 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 1.727      ;
; -0.805 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.507     ; 1.296      ;
; -0.796 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.714      ;
; -0.794 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.096     ; 1.696      ;
; -0.791 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.710      ;
; -0.789 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.707      ;
; -0.745 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.663      ;
; -0.744 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.662      ;
; -0.719 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.637      ;
; -0.670 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.081     ; 1.587      ;
; -0.613 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.507     ; 1.104      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.506      ;
; -0.522 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.317      ;
; -0.504 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.299      ;
; -0.503 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.298      ;
; -0.498 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.293      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.292      ;
; -0.495 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.290      ;
; -0.488 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.283      ;
; -0.487 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.282      ;
; -0.484 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.279      ;
; -0.481 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.276      ;
; -0.477 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.272      ;
; -0.468 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.263      ;
; -0.457 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.252      ;
; -0.433 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.228      ;
; -0.425 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.220      ;
; -0.417 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.335      ;
; -0.363 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.158      ;
; -0.349 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.078     ; 1.269      ;
; -0.334 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 1.253      ;
; -0.317 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.112      ;
; -0.315 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.110      ;
; -0.315 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.110      ;
; -0.309 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.104      ;
; -0.301 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.096      ;
; -0.299 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.094      ;
; -0.299 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.094      ;
; -0.299 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.094      ;
; -0.298 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.093      ;
; -0.263 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.058      ;
; -0.262 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.057      ;
; -0.262 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.057      ;
; -0.252 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.170      ;
; -0.247 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.165      ;
; -0.227 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.080     ; 1.145      ;
; -0.152 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.947      ;
; -0.150 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.945      ;
; -0.149 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.944      ;
; -0.148 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.943      ;
; -0.145 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.940      ;
; -0.143 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.938      ;
; -0.143 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.938      ;
; -0.137 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.932      ;
; -0.134 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.929      ;
; -0.133 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.928      ;
; -0.044 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.839      ;
; -0.042 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.078     ; 0.962      ;
; -0.041 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.836      ;
; 0.154  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.079     ; 0.765      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_BCK'                                                                                                                                                      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; -0.105 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.411      ; 2.522      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.009  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.652      ; 2.877      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.351  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.652      ; 2.719      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.386  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.411      ; 2.513      ;
; 0.483  ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.717      ;
; 0.484  ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.718      ;
; 0.484  ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 0.716      ;
; 0.485  ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.719      ;
; 0.485  ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.719      ;
; 0.486  ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.720      ;
; 0.486  ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 0.718      ;
; 0.607  ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.077      ; 0.870      ;
; 0.612  ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 0.844      ;
; 0.641  ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.870      ;
; 0.654  ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.888      ;
; 0.654  ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.888      ;
; 0.655  ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.048      ; 0.889      ;
; 0.682  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.911      ;
; 0.682  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.911      ;
; 0.682  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.911      ;
; 0.685  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.914      ;
; 0.685  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.914      ;
; 0.694  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.923      ;
; 0.694  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.923      ;
; 0.696  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.925      ;
; 0.697  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.926      ;
; 0.697  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.926      ;
; 0.700  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.929      ;
; 0.701  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.930      ;
; 0.707  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.936      ;
; 0.715  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.944      ;
; 0.722  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.951      ;
; 0.722  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.951      ;
; 0.759  ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.063      ; 1.008      ;
; 0.767  ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.077      ; 1.030      ;
; 0.778  ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.010      ;
; 0.859  ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 1.088      ;
; 0.860  ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 1.089      ;
; 0.861  ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 1.090      ;
; 0.992  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.228      ;
; 0.992  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.228      ;
; 1.005  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.241      ;
; 1.005  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.241      ;
; 1.005  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.241      ;
; 1.005  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.241      ;
; 1.007  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.243      ;
; 1.007  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.243      ;
; 1.007  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.243      ;
; 1.010  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.246      ;
; 1.010  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.246      ;
; 1.016  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.252      ;
; 1.016  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.252      ;
; 1.019  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.255      ;
; 1.019  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.255      ;
; 1.020  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.256      ;
; 1.021  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.257      ;
; 1.021  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.257      ;
; 1.024  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.260      ;
; 1.024  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.260      ;
; 1.025  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.261      ;
; 1.027  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.263      ;
; 1.032  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.268      ;
; 1.113  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.349      ;
; 1.118  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.354      ;
; 1.126  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.362      ;
; 1.126  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.362      ;
; 1.128  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.364      ;
; 1.128  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.364      ;
; 1.131  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.367      ;
; 1.131  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.367      ;
; 1.133  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.369      ;
; 1.133  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.369      ;
; 1.142  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.378      ;
; 1.142  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.378      ;
; 1.145  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.050      ; 1.381      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                                                                                                                ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.073 ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; 0.000        ; 3.075      ; 3.450      ;
; -0.049 ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; 0.000        ; 3.075      ; 3.474      ;
; 0.385  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.098      ; 0.669      ;
; 0.402  ; Clock_divider:Clock_divider_block|sXCLK                      ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.404  ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.669      ;
; 0.407  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_X[0]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.674      ;
; 0.441  ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; -0.500       ; 3.075      ; 3.464      ;
; 0.447  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.539      ; 1.172      ;
; 0.502  ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; -0.500       ; 3.075      ; 3.525      ;
; 0.514  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.541      ; 1.241      ;
; 0.551  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.541      ; 1.278      ;
; 0.616  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.881      ;
; 0.643  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.643  ; Clock_divider:Clock_divider_block|count_F[9]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.910      ;
; 0.644  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.911      ;
; 0.666  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.931      ;
; 0.668  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.933      ;
; 0.673  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.938      ;
; 0.677  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.942      ;
; 0.678  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.943      ;
; 0.683  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.950      ;
; 0.690  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 0.957      ;
; 0.694  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 0.959      ;
; 0.752  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.541      ; 1.479      ;
; 0.822  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.089      ;
; 0.823  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.088      ;
; 0.839  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.104      ;
; 0.848  ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.113      ;
; 0.856  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.121      ;
; 0.862  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.129      ;
; 0.898  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.163      ;
; 0.905  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.080      ; 1.171      ;
; 0.960  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.960  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.227      ;
; 0.970  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.237      ;
; 0.975  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.242      ;
; 0.976  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.241      ;
; 0.985  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.250      ;
; 0.991  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.256      ;
; 0.996  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.263      ;
; 1.000  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.267      ;
; 1.002  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.267      ;
; 1.007  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.272      ;
; 1.016  ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.098      ; 1.300      ;
; 1.081  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.348      ;
; 1.082  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.349      ;
; 1.084  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.541      ; 1.811      ;
; 1.086  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.353      ;
; 1.086  ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.351      ;
; 1.087  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.354      ;
; 1.096  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.363      ;
; 1.101  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.368      ;
; 1.106  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.371      ;
; 1.112  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.377      ;
; 1.117  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.382      ;
; 1.122  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.389      ;
; 1.126  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.393      ;
; 1.127  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.394      ;
; 1.128  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.393      ;
; 1.131  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.398      ;
; 1.132  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.533      ; 1.851      ;
; 1.133  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.398      ;
; 1.140  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.407      ;
; 1.141  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.406      ;
; 1.142  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.098      ; 1.426      ;
; 1.146  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.413      ;
; 1.151  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.418      ;
; 1.166  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[3]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.433      ;
; 1.166  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.431      ;
; 1.179  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.539      ; 1.904      ;
; 1.183  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.448      ;
; 1.188  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.453      ;
; 1.189  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.456      ;
; 1.194  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.461      ;
; 1.199  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.464      ;
; 1.207  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.474      ;
; 1.208  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.475      ;
; 1.212  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.479      ;
; 1.213  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.081      ; 1.480      ;
; 1.218  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.533      ; 1.937      ;
; 1.225  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.535      ; 1.946      ;
; 1.238  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.503      ;
; 1.238  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.077      ; 1.501      ;
; 1.238  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.503      ;
; 1.240  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.505      ;
; 1.240  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.505      ;
; 1.241  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.506      ;
; 1.243  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.079      ; 1.508      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AIC_BCLK'                                                                                                                                                  ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.025 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.213      ; 2.454      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.088 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.356      ; 2.660      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.471 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.356      ; 2.543      ;
; 0.480 ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.717      ;
; 0.481 ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.481 ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.481 ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.718      ;
; 0.482 ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.717      ;
; 0.482 ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.717      ;
; 0.483 ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.717      ;
; 0.483 ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.717      ;
; 0.483 ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.717      ;
; 0.483 ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.718      ;
; 0.483 ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.718      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.718      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.718      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.718      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.718      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.719      ;
; 0.484 ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.719      ;
; 0.485 ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.719      ;
; 0.485 ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.719      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.494 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.213      ; 2.423      ;
; 0.530 ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.180      ; 0.896      ;
; 0.604 ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.841      ;
; 0.608 ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.842      ;
; 0.625 ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.859      ;
; 0.628 ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.862      ;
; 0.647 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.876      ;
; 0.653 ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.888      ;
; 0.654 ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.888      ;
; 0.654 ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.048      ; 0.888      ;
; 0.654 ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.889      ;
; 0.657 ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 0.892      ;
; 0.680 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680 ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.909      ;
; 0.681 ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.910      ;
; 0.682 ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.911      ;
; 0.682 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.911      ;
; 0.683 ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.912      ;
; 0.683 ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.912      ;
; 0.685 ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.914      ;
; 0.687 ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.916      ;
; 0.693 ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.922      ;
; 0.694 ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.923      ;
; 0.696 ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.925      ;
; 0.706 ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.935      ;
; 0.709 ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.148      ; 1.043      ;
; 0.721 ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.950      ;
; 0.721 ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.950      ;
; 0.721 ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.950      ;
; 0.722 ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.951      ;
; 0.855 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.084      ;
; 0.857 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.086      ;
; 0.857 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.086      ;
; 0.864 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.093      ;
; 0.864 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.093      ;
; 0.867 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.096      ;
; 0.867 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 1.096      ;
; 0.962 ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.552      ; 1.200      ;
; 0.964 ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.441      ; 1.091      ;
; 0.978 ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.441      ; 1.105      ;
; 0.984 ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.441      ; 1.111      ;
; 0.989 ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.226      ;
; 0.991 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.228      ;
; 0.991 ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.049      ; 1.226      ;
; 0.992 ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.229      ;
; 0.999 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.236      ;
; 1.001 ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.238      ;
; 1.002 ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.239      ;
; 1.003 ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.240      ;
; 1.004 ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.489      ; 1.179      ;
; 1.004 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 1.241      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AIC_LRCIN'                                                                                                                                                               ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.262 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.249      ;
; 0.267 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.254      ;
; 0.282 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.250      ;
; 0.286 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.250      ;
; 0.287 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.255      ;
; 0.291 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.255      ;
; 0.304 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.249      ;
; 0.308 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.250      ;
; 0.309 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.254      ;
; 0.313 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.255      ;
; 0.319 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.250      ;
; 0.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.739      ; 1.249      ;
; 0.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.250      ;
; 0.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.255      ;
; 0.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.739      ; 1.254      ;
; 0.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.255      ;
; 0.341 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.723      ; 1.250      ;
; 0.346 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.723      ; 1.255      ;
; 0.346 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.718      ; 1.250      ;
; 0.351 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.718      ; 1.255      ;
; 0.353 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.710      ; 1.249      ;
; 0.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.708      ; 1.249      ;
; 0.358 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.710      ; 1.254      ;
; 0.360 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.708      ; 1.254      ;
; 0.368 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.695      ; 1.249      ;
; 0.369 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.695      ; 1.250      ;
; 0.370 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.693      ; 1.249      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.695      ; 1.254      ;
; 0.374 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.361      ;
; 0.374 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.695      ; 1.255      ;
; 0.374 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.690      ; 1.250      ;
; 0.375 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.693      ; 1.254      ;
; 0.379 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.366      ;
; 0.379 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.690      ; 1.255      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][17]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.375      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.675      ; 1.249      ;
; 0.389 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.376      ;
; 0.393 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][18]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.380      ;
; 0.393 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.675      ; 1.254      ;
; 0.394 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.801      ; 1.381      ;
; 0.396 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.667      ; 1.249      ;
; 0.397 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.361      ;
; 0.401 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.667      ; 1.254      ;
; 0.402 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.366      ;
; 0.406 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.657      ; 1.249      ;
; 0.408 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.656      ; 1.250      ;
; 0.408 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.376      ;
; 0.408 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.376      ;
; 0.411 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.657      ; 1.254      ;
; 0.412 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.376      ;
; 0.412 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.376      ;
; 0.413 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.656      ; 1.255      ;
; 0.413 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.381      ;
; 0.413 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.782      ; 1.381      ;
; 0.414 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.649      ; 1.249      ;
; 0.416 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.361      ;
; 0.417 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.381      ;
; 0.417 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.778      ; 1.381      ;
; 0.419 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.361      ;
; 0.419 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.649      ; 1.254      ;
; 0.420 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.644      ; 1.250      ;
; 0.421 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.897      ; 1.504      ;
; 0.421 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.366      ;
; 0.421 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.643      ; 1.250      ;
; 0.424 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.366      ;
; 0.425 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.644      ; 1.255      ;
; 0.426 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.897      ; 1.509      ;
; 0.426 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.643      ; 1.255      ;
; 0.430 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][17] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.375      ;
; 0.430 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.361      ;
; 0.431 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.376      ;
; 0.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.376      ;
; 0.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.630      ; 1.250      ;
; 0.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.376      ;
; 0.435 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][18] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.380      ;
; 0.435 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.361      ;
; 0.435 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.366      ;
; 0.436 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.759      ; 1.381      ;
; 0.436 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.739      ; 1.361      ;
; 0.437 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.738      ; 1.361      ;
; 0.439 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.381      ;
; 0.439 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.630      ; 1.255      ;
; 0.439 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.756      ; 1.381      ;
; 0.440 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.366      ;
; 0.441 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.739      ; 1.366      ;
; 0.441 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.622      ; 1.249      ;
; 0.442 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.738      ; 1.366      ;
; 0.443 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.621      ; 1.250      ;
; 0.445 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.619      ; 1.250      ;
; 0.445 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][33]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.376      ;
; 0.445 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][28]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.376      ;
; 0.446 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.622      ; 1.254      ;
; 0.448 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.621      ; 1.255      ;
; 0.448 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.616      ; 1.250      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.619      ; 1.255      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][17]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.739      ; 1.375      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.376      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.740      ; 1.376      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][34]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.381      ;
; 0.450 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][28]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.745      ; 1.381      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                          ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.004      ;
; 0.342 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.017      ;
; 0.345 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.020      ;
; 0.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.027      ;
; 0.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.030      ;
; 0.363 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.020      ;
; 0.363 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.019      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.030      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.029      ;
; 0.375 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.032      ;
; 0.375 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.031      ;
; 0.382 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.039      ;
; 0.382 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.038      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.045      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.044      ;
; 0.392 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.453      ; 1.067      ;
; 0.399 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.435      ; 1.056      ;
; 0.399 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.434      ; 1.055      ;
; 0.402 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.669      ;
; 0.427 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.694      ;
; 0.469 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.732      ;
; 0.475 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.738      ;
; 0.475 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 0.740      ;
; 0.476 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 0.741      ;
; 0.502 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.766      ;
; 0.592 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.128      ; 0.906      ;
; 0.624 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 0.889      ;
; 0.626 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[17][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.097      ; 0.909      ;
; 0.626 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.889      ;
; 0.630 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[59][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[58][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.894      ;
; 0.638 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.902      ;
; 0.639 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.903      ;
; 0.639 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.903      ;
; 0.644 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.912      ;
; 0.647 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 0.912      ;
; 0.647 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.910      ;
; 0.648 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.911      ;
; 0.648 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.911      ;
; 0.649 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.912      ;
; 0.658 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 0.922      ;
; 0.670 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 0.933      ;
; 0.683 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.950      ;
; 0.703 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 0.970      ;
; 0.793 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 1.057      ;
; 0.802 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][40]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][40]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.067      ;
; 0.802 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 1.066      ;
; 0.804 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][37]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][37]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.069      ;
; 0.808 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.075      ;
; 0.814 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.082      ; 1.082      ;
; 0.819 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.077      ; 1.082      ;
; 0.834 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.099      ;
; 0.850 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][41]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][41]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.115      ;
; 0.866 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[37][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.718      ;
; 0.867 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.719      ;
; 0.886 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.146      ;
; 0.895 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[18][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.076      ; 1.157      ;
; 0.896 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.364     ; 0.718      ;
; 0.901 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.362     ; 0.725      ;
; 0.909 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.362     ; 0.733      ;
; 0.915 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.128      ; 1.229      ;
; 0.918 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[2][40]~_Duplicate_1                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[1][40]~_Duplicate_1                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.363     ; 0.741      ;
; 0.938 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.363     ; 0.761      ;
; 0.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.224      ;
; 0.960 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.063      ; 1.209      ;
; 0.961 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.229      ;
; 0.964 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.094      ; 1.244      ;
; 0.986 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[2]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.252      ;
; 1.010 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.275      ;
; 1.036 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.888      ;
; 1.038 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.335     ; 0.889      ;
; 1.045 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 1.309      ;
; 1.048 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.079      ; 1.313      ;
; 1.049 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.902      ;
; 1.049 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[60][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.902      ;
; 1.050 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.903      ;
; 1.053 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.335     ; 0.904      ;
; 1.055 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[47][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[46][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.331     ; 0.910      ;
; 1.057 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.910      ;
; 1.057 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.910      ;
; 1.058 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.911      ;
; 1.059 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.512      ; 1.757      ;
; 1.060 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 1.317      ;
; 1.061 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][37]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][37]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.078      ; 1.325      ;
; 1.061 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.913      ;
; 1.065 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.361     ; 0.890      ;
; 1.067 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][33]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][33]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.364     ; 0.889      ;
; 1.070 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.337      ;
; 1.073 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[15][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.363     ; 0.896      ;
; 1.074 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.335     ; 0.925      ;
; 1.079 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.333     ; 0.932      ;
; 1.081 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[51][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[50][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.364     ; 0.903      ;
; 1.083 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.350      ;
; 1.088 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.081      ; 1.355      ;
; 1.090 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][43]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][43]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.364     ; 0.912      ;
; 1.092 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 1.351      ;
; 1.092 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.364     ; 0.914      ;
; 1.093 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.094      ; 1.373      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                  ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.392 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.096      ; 0.674      ;
; 0.404 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 0.669      ;
; 0.549 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.732      ;
; 0.552 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.735      ;
; 0.606 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.789      ;
; 0.609 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.792      ;
; 0.609 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.792      ;
; 0.611 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.794      ;
; 0.612 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.795      ;
; 0.613 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.796      ;
; 0.613 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.796      ;
; 0.615 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.798      ;
; 0.619 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 0.885      ;
; 0.621 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.804      ;
; 0.621 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.804      ;
; 0.665 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 0.931      ;
; 0.666 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 0.932      ;
; 0.687 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 0.953      ;
; 0.723 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.906      ;
; 0.723 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.906      ;
; 0.724 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.907      ;
; 0.724 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.907      ;
; 0.725 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.908      ;
; 0.726 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.909      ;
; 0.727 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.910      ;
; 0.732 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.915      ;
; 0.736 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.919      ;
; 0.736 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.919      ;
; 0.743 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.926      ;
; 0.744 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 0.927      ;
; 0.748 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.013      ;
; 0.756 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.507      ; 1.449      ;
; 0.821 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.004      ;
; 0.826 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.009      ;
; 0.831 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.014      ;
; 0.832 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.015      ;
; 0.833 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.016      ;
; 0.833 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.016      ;
; 0.834 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.017      ;
; 0.836 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.019      ;
; 0.854 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.037      ;
; 0.855 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.038      ;
; 0.871 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.136      ;
; 0.872 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.055      ;
; 0.878 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.144      ;
; 0.879 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.062      ;
; 0.897 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.080      ;
; 0.903 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.507      ; 1.596      ;
; 0.911 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.094      ;
; 0.933 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.116      ;
; 0.954 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.477      ; 1.137      ;
; 0.975 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.241      ;
; 0.983 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.249      ;
; 0.992 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.258      ;
; 1.016 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.282      ;
; 1.021 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.287      ;
; 1.042 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.507      ; 1.735      ;
; 1.060 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.507      ; 1.753      ;
; 1.104 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.370      ;
; 1.122 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.388      ;
; 1.142 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.408      ;
; 1.151 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.332     ; 1.005      ;
; 1.202 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.468      ;
; 1.221 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.485      ;
; 1.261 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.080      ; 1.527      ;
; 1.274 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.539      ;
; 1.281 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.546      ;
; 1.288 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.553      ;
; 1.305 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.331     ; 1.160      ;
; 1.321 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.585      ;
; 1.376 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.641      ;
; 1.376 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.641      ;
; 1.381 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.646      ;
; 1.396 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.661      ;
; 1.410 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.674      ;
; 1.410 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.675      ;
; 1.425 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.689      ;
; 1.470 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.735      ;
; 1.485 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.750      ;
; 1.513 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.333     ; 1.366      ;
; 1.559 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.824      ;
; 1.559 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.824      ;
; 1.583 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.847      ;
; 1.683 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 1.947      ;
; 1.684 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.333     ; 1.537      ;
; 1.690 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.079      ; 1.955      ;
; 1.772 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.036      ;
; 1.787 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.051      ;
; 1.899 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.163      ;
; 1.899 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.163      ;
; 1.988 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.333     ; 1.841      ;
; 1.988 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.333     ; 1.841      ;
; 2.002 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.266      ;
; 2.002 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.266      ;
; 2.091 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.355      ;
; 2.091 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.355      ;
; 2.106 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.078      ; 2.370      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'AUD_DACLRCK'                                                                                                        ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.696      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.696      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.697      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.697      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.697      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.697      ;
; 0.447 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.535      ; 0.698      ;
; 0.525 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.455      ; 0.696      ;
; 0.525 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.455      ; 0.696      ;
; 0.526 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.455      ; 0.697      ;
; 0.620 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.358      ; 0.694      ;
; 0.695 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.455      ; 0.866      ;
; 0.698 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.455      ; 0.869      ;
; 0.792 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.358      ; 0.866      ;
; 0.792 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.358      ; 0.866      ;
; 0.794 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.358      ; 0.868      ;
; 1.981 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.834     ; 0.863      ;
; 2.011 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.010     ; 0.717      ;
; 2.012 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.010     ; 0.718      ;
; 2.086 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.083     ; 0.719      ;
; 2.115 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.778     ; 1.053      ;
; 2.161 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.778     ; 1.099      ;
; 2.174 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.050     ; 0.840      ;
; 2.182 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.010     ; 0.888      ;
; 2.231 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.059     ; 0.888      ;
; 2.233 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.059     ; 0.890      ;
; 2.257 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.083     ; 0.890      ;
; 2.351 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.010     ; 1.057      ;
; 2.383 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.059     ; 1.040      ;
; 2.588 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.257     ; 1.047      ;
; 2.801 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.257     ; 1.260      ;
; 2.825 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.257     ; 1.284      ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                   ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][36]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][37]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][38]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][39]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][40]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][41]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][42]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][43]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][44]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][45]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][30]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][30]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][31]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][31]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][32]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][32]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][33]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][33]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][34]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][34]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][35]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][35]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][36]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][37]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][38]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][39]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][40]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][41]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][42]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][43]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][44]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][45]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][30]~_Duplicate_1 ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AIC_LRCIN'                                                                                    ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; AIC_LRCIN ; Rise       ; AIC_LRCIN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[10]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[11]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[12]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[13]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[14]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[15]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[8]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[9]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][15]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][16]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][17]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][18]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][19]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][20]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][21]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][22]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][23]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][24]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][25]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][26]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][27]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][28]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][29]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][30]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][31]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][32]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][33]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][34]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][35]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][36]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][37]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][38]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][39]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][40]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][41]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][42]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][43]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][44]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][45]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][42] ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AIC_BCLK'                                                                                   ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AIC_BCLK ; Rise       ; AIC_BCLK                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ;
; 0.038  ; 0.258        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]      ;
; 0.043  ; 0.263        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]      ;
; 0.043  ; 0.263        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]      ;
; 0.043  ; 0.263        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]      ;
; 0.044  ; 0.264        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10]     ;
; 0.044  ; 0.264        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11]     ;
; 0.044  ; 0.264        ; 0.220          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_BCK'                                                                                    ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AUD_BCK ; Rise       ; AUD_BCK                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; 0.095  ; 0.315        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; 0.099  ; 0.319        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; 0.099  ; 0.319        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; 0.099  ; 0.319        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; 0.103  ; 0.323        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; 0.119  ; 0.339        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; 0.119  ; 0.339        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ;
; 0.162  ; 0.350        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
; 0.171  ; 0.359        ; 0.188          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; 0.211  ; 0.431        ; 0.220          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; 0.256  ; 0.444        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; 0.335  ; 0.555        ; 0.220          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                 ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                            ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                   ;
; 0.238  ; 0.426        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                   ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                   ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                   ;
; 0.245  ; 0.433        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                  ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                   ;
; 0.246  ; 0.434        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                   ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                  ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                  ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                  ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                   ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                   ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                   ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                  ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                  ;
; 0.247  ; 0.435        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                   ;
; 0.248  ; 0.436        ; 0.188          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                   ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                   ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                   ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                   ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                   ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                  ;
; 0.344  ; 0.564        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                  ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                   ;
; 0.345  ; 0.565        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                   ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                   ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                   ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                   ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                   ;
; 0.346  ; 0.566        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                   ;
; 0.353  ; 0.573        ; 0.220          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                   ;
; 0.391  ; 0.391        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]|clk               ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~inputclkctrl|inclk[0] ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~input|o               ;
+--------+--------------+----------------+------------------+-------------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                       ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.257  ; 0.477        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.258  ; 0.478        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.259  ; 0.479        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.276  ; 0.496        ; 0.220          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.313  ; 0.501        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.330  ; 0.518        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.332  ; 0.520        ; 0.188          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|inclk[0]              ;
; 0.454  ; 0.454        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|outclk                ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|AIC_SPI_CS|clk                   ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[0]|clk                  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[1]|clk                  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[2]|clk                  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[3]|clk                  ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[0]|clk              ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[1]|clk              ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[2]|clk              ;
; 0.464  ; 0.464        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[3]|clk              ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[11]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[12]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[13]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[14]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[15]|clk                  ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[3]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[4]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[5]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[6]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[7]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[8]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[9]|clk                   ;
; 0.466  ; 0.466        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[11]|clk                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[12]|clk                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[13]|clk                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[14]|clk                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[15]|clk                  ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[3]|clk                   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[4]|clk                   ;
; 0.532  ; 0.532        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[5]|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; 2.814  ; 3.289  ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; 0.351  ; 0.456  ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; 4.497  ; 4.938  ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; 29.991 ; 30.168 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; 2.835  ; 3.261  ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; 5.149  ; 5.587  ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.253  ; 0.396  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; 13.545 ; 13.767 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; -1.786 ; -2.102 ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; -0.001 ; -0.055 ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; -1.724 ; -2.067 ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; -0.979 ; -1.292 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; -2.240 ; -2.641 ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; -3.049 ; -3.511 ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.119  ; 0.075  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; -5.636 ; -5.826 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 21.171 ; 20.807 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 18.592 ; 18.224 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 26.020 ; 26.109 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 20.449 ; 20.557 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 11.120 ; 11.115 ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 9.262  ; 9.301  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 7.604  ; 7.651  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 13.783 ; 13.778 ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 19.960 ; 20.396 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 7.537  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 19.711 ; 20.149 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 7.467  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 10.892 ; 11.092 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 7.230  ; 7.174  ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 13.786 ; 13.542 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 7.332  ; 7.282  ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 11.373 ; 11.329 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 10.719 ; 10.713 ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 8.938  ; 8.974  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 7.346  ; 7.393  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 8.623  ; 8.472  ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 17.311 ; 17.705 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 7.260  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 16.257 ; 16.591 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 7.192  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 10.473 ; 10.663 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                      ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                              ; Note                                                          ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
; 46.44 MHz  ; 46.44 MHz       ; Clock_divider:Clock_divider_block|sFCLK ;                                                               ;
; 201.86 MHz ; 201.86 MHz      ; AIC_BCLK                                ;                                                               ;
; 203.5 MHz  ; 203.5 MHz       ; AUD_BCK                                 ;                                                               ;
; 240.5 MHz  ; 240.5 MHz       ; AIC_LRCIN                               ;                                                               ;
; 308.26 MHz ; 250.0 MHz       ; CLOCK_50                                ; limit due to minimum period restriction (max I/O toggle rate) ;
; 420.7 MHz  ; 420.7 MHz       ; Clock_divider:Clock_divider_block|sSCLK ;                                                               ;
+------------+-----------------+-----------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                ;
+-----------------------------------------+---------+---------------+
; Clock                                   ; Slack   ; End Point TNS ;
+-----------------------------------------+---------+---------------+
; AIC_LRCIN                               ; -21.666 ; -56953.328    ;
; Clock_divider:Clock_divider_block|sFCLK ; -21.517 ; -19575.421    ;
; CLOCK_50                                ; -2.244  ; -55.188       ;
; AUD_DACLRCK                             ; -2.155  ; -28.304       ;
; AIC_BCLK                                ; -1.977  ; -104.385      ;
; AUD_BCK                                 ; -1.957  ; -57.171       ;
; Clock_divider:Clock_divider_block|sSCLK ; -1.377  ; -12.946       ;
+-----------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; AUD_BCK                                 ; -0.087 ; -0.609        ;
; CLOCK_50                                ; -0.051 ; -0.069        ;
; AIC_BCLK                                ; 0.039  ; 0.000         ;
; AIC_LRCIN                               ; 0.190  ; 0.000         ;
; Clock_divider:Clock_divider_block|sFCLK ; 0.331  ; 0.000         ;
; Clock_divider:Clock_divider_block|sSCLK ; 0.350  ; 0.000         ;
; AUD_DACLRCK                             ; 0.462  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; Clock_divider:Clock_divider_block|sFCLK ; -3.000 ; -4095.191     ;
; AIC_LRCIN                               ; -3.000 ; -3806.600     ;
; AIC_BCLK                                ; -3.000 ; -121.220      ;
; AUD_BCK                                 ; -3.000 ; -71.105       ;
; CLOCK_50                                ; -3.000 ; -49.260       ;
; AUD_DACLRCK                             ; -3.000 ; -44.120       ;
; Clock_divider:Clock_divider_block|sSCLK ; -1.285 ; -28.270       ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AIC_LRCIN'                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                 ; To Node                                                    ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -21.666 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.851     ;
; -21.666 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.861     ;
; -21.587 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.708     ;
; -21.584 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.646     ;
; -21.579 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.764     ;
; -21.579 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.774     ;
; -21.568 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.770     ;
; -21.556 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.741     ;
; -21.556 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.751     ;
; -21.550 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.735     ;
; -21.550 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.698     ;
; -21.539 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.734     ;
; -21.521 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.706     ;
; -21.517 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.718     ;
; -21.512 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.164      ; 23.665     ;
; -21.503 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.651     ;
; -21.500 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.621     ;
; -21.497 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.559     ;
; -21.481 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.683     ;
; -21.477 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.598     ;
; -21.474 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.536     ;
; -21.471 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.592     ;
; -21.468 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.530     ;
; -21.463 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.648     ;
; -21.458 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.660     ;
; -21.452 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.654     ;
; -21.452 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.647     ;
; -21.448 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.643     ;
; -21.447 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.648     ;
; -21.442 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.563     ;
; -21.440 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.625     ;
; -21.440 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.588     ;
; -21.439 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.501     ;
; -21.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.619     ;
; -21.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.582     ;
; -21.434 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.619     ;
; -21.430 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.631     ;
; -21.429 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.624     ;
; -21.425 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.164      ; 23.578     ;
; -21.423 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.625     ;
; -21.423 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.618     ;
; -21.423 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.148      ; 23.560     ;
; -21.411 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.596     ;
; -21.409 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.259      ; 23.657     ;
; -21.407 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[17][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.222      ; 23.618     ;
; -21.407 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.608     ;
; -21.406 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.591     ;
; -21.406 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.601     ;
; -21.405 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.590     ;
; -21.405 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.553     ;
; -21.404 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[42][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.202      ; 23.595     ;
; -21.402 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.164      ; 23.555     ;
; -21.401 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.602     ;
; -21.396 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.164      ; 23.549     ;
; -21.387 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.535     ;
; -21.384 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.505     ;
; -21.381 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.443     ;
; -21.367 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.164      ; 23.520     ;
; -21.365 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.567     ;
; -21.364 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.848      ; 23.201     ;
; -21.364 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.512     ;
; -21.361 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.482     ;
; -21.361 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.556     ;
; -21.360 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.561     ;
; -21.358 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.420     ;
; -21.358 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.506     ;
; -21.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.476     ;
; -21.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.323      ; 23.667     ;
; -21.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.476     ;
; -21.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.414     ;
; -21.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.414     ;
; -21.347 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.532     ;
; -21.346 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.148      ; 23.483     ;
; -21.342 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.544     ;
; -21.338 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.533     ;
; -21.337 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.538     ;
; -21.336 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.538     ;
; -21.336 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.538     ;
; -21.336 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.531     ;
; -21.335 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.520     ;
; -21.335 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.530     ;
; -21.332 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.206      ; 23.527     ;
; -21.332 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.453     ;
; -21.331 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.532     ;
; -21.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.391     ;
; -21.327 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.448     ;
; -21.326 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.132      ; 23.447     ;
; -21.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.386     ;
; -21.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.509     ;
; -21.324 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.472     ;
; -21.323 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.073      ; 23.385     ;
; -21.322 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.259      ; 23.570     ;
; -21.321 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.259      ; 23.569     ;
; -21.320 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[17][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.222      ; 23.531     ;
; -21.318 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][39] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.503     ;
; -21.318 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[61][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.159      ; 23.466     ;
; -21.318 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.196      ; 23.503     ;
; -21.317 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[42][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.202      ; 23.508     ;
; -21.314 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.212      ; 23.515     ;
; -21.313 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 1.213      ; 23.515     ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                         ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                  ; To Node                                                                                              ; Launch Clock ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+
; -21.517 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.756     ; 21.750     ;
; -21.422 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.677     ;
; -21.304 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.559     ;
; -21.288 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.234     ; 21.043     ;
; -21.279 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.534     ;
; -21.267 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.522     ;
; -21.240 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.756     ; 21.473     ;
; -21.201 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.672     ; 21.518     ;
; -21.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.452     ;
; -21.193 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.970     ;
; -21.145 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.922     ; 21.212     ;
; -21.139 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.792     ; 21.336     ;
; -21.131 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.829     ; 21.291     ;
; -21.117 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.172     ; 20.934     ;
; -21.106 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.650     ; 21.445     ;
; -21.099 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.164     ; 20.924     ;
; -21.096 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[83] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.351     ;
; -21.082 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[81] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.337     ;
; -21.075 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.852     ;
; -21.054 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.938     ; 21.105     ;
; -21.050 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.827     ;
; -21.050 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.900     ; 21.139     ;
; -21.044 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[84] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.299     ;
; -21.044 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.770     ; 21.263     ;
; -21.038 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.815     ;
; -21.037 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]            ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.724     ; 21.302     ;
; -21.036 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.807     ; 21.218     ;
; -21.033 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.241     ; 20.781     ;
; -21.022 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.150     ; 20.861     ;
; -21.012 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.998     ; 21.003     ;
; -21.011 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.234     ; 20.766     ;
; -21.004 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.142     ; 20.851     ;
; -20.988 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.650     ; 21.327     ;
; -20.973 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.154     ; 20.808     ;
; -20.968 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.745     ;
; -20.963 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.650     ; 21.302     ;
; -20.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.916     ; 21.032     ;
; -20.954 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.171     ; 20.772     ;
; -20.951 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.650     ; 21.290     ;
; -20.948 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.913     ; 21.024     ;
; -20.938 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.219     ; 20.708     ;
; -20.936 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.234     ; 20.691     ;
; -20.935 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.938     ; 20.986     ;
; -20.934 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.876     ; 21.047     ;
; -20.932 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.900     ; 21.021     ;
; -20.926 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.770     ; 21.145     ;
; -20.926 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[21][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.592     ; 21.323     ;
; -20.924 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.672     ; 21.241     ;
; -20.918 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.807     ; 21.100     ;
; -20.918 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.241     ; 20.666     ;
; -20.917 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.976     ; 20.930     ;
; -20.916 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.326     ; 21.579     ;
; -20.907 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.900     ; 20.996     ;
; -20.905 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[80] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.160     ;
; -20.905 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[82] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.160     ;
; -20.904 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.150     ; 20.743     ;
; -20.901 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.770     ; 21.120     ;
; -20.895 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.900     ; 20.984     ;
; -20.893 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][10] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.396     ; 21.486     ;
; -20.893 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.807     ; 21.075     ;
; -20.889 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.770     ; 21.108     ;
; -20.886 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.142     ; 20.733     ;
; -20.885 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.922     ; 20.952     ;
; -20.881 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.807     ; 21.063     ;
; -20.881 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.650     ; 21.220     ;
; -20.879 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.150     ; 20.718     ;
; -20.879 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][41] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.040     ; 20.828     ;
; -20.878 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.132     ; 20.735     ;
; -20.877 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[17][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.182     ; 20.684     ;
; -20.873 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.241     ; 20.621     ;
; -20.868 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.922     ; 20.935     ;
; -20.867 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.150     ; 20.706     ;
; -20.867 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[83] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.644     ;
; -20.867 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][41]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.234     ; 20.622     ;
; -20.866 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.175     ; 20.680     ;
; -20.862 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[79] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.117     ;
; -20.862 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.792     ; 21.059     ;
; -20.861 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.142     ; 20.708     ;
; -20.859 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.149     ; 20.699     ;
; -20.855 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.922     ; 20.922     ;
; -20.854 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.829     ; 21.014     ;
; -20.853 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[81] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.630     ;
; -20.853 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.891     ; 20.951     ;
; -20.849 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.142     ; 20.696     ;
; -20.846 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.252     ; 20.583     ;
; -20.841 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][38]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.212     ; 20.618     ;
; -20.841 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.916     ; 20.914     ;
; -20.840 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.916     ; 20.913     ;
; -20.840 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.172     ; 20.657     ;
; -20.840 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[37][11] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.323     ; 21.506     ;
; -20.839 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.854     ; 20.974     ;
; -20.831 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[21][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.570     ; 21.250     ;
; -20.826 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[78] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.734     ; 21.081     ;
; -20.825 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.900     ; 20.914     ;
; -20.823 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.829     ; 20.983     ;
; -20.823 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][37] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.219     ; 20.593     ;
; -20.822 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.164     ; 20.647     ;
; -20.821 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][38] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.304     ; 21.506     ;
; -20.820 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -1.219     ; 20.590     ;
; -20.819 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN    ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.770     ; 21.038     ;
+---------+------------------------------------------------------------+------------------------------------------------------------------------------------------------------+--------------+-----------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.244 ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.171      ;
; -2.220 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.143      ;
; -2.195 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.118      ;
; -2.185 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.108      ;
; -2.172 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.095      ;
; -2.121 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.044      ;
; -2.109 ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 3.036      ;
; -2.096 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 3.019      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.078 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.491     ; 2.586      ;
; -2.029 ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.956      ;
; -2.024 ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.951      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.009 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.941      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -2.006 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.938      ;
; -1.983 ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.910      ;
; -1.966 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.889      ;
; -1.953 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.496     ; 2.456      ;
; -1.949 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.872      ;
; -1.943 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.496     ; 2.446      ;
; -1.941 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.864      ;
; -1.935 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.858      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.919 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.847      ;
; -1.914 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.837      ;
; -1.910 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.833      ;
; -1.900 ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.827      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.889 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.817      ;
; -1.887 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.812      ;
; -1.884 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.811      ;
; -1.881 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.806      ;
; -1.881 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.808      ;
; -1.874 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.801      ;
; -1.871 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.798      ;
; -1.861 ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.072     ; 2.788      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.854 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.782      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.852 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.067     ; 2.784      ;
; -1.850 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.773      ;
; -1.837 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.760      ;
; -1.837 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.760      ;
; -1.830 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.753      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.829 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.071     ; 2.757      ;
; -1.827 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.074     ; 2.752      ;
; -1.816 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.076     ; 2.739      ;
; -1.807 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 3.138      ;
; -1.801 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 3.132      ;
; -1.792 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.332      ; 3.123      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_DACLRCK'                                                                                                         ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -2.155 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.408     ; 1.236      ;
; -2.133 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.408     ; 1.214      ;
; -1.943 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.408     ; 1.024      ;
; -1.772 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.243     ; 1.018      ;
; -1.747 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.196     ; 1.040      ;
; -1.684 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.266     ; 0.907      ;
; -1.661 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.243     ; 0.907      ;
; -1.658 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.243     ; 0.904      ;
; -1.621 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.232     ; 0.878      ;
; -1.611 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.196     ; 0.904      ;
; -1.566 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.983     ; 1.072      ;
; -1.525 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.983     ; 1.031      ;
; -1.509 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.266     ; 0.732      ;
; -1.443 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.034     ; 0.898      ;
; -1.439 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.196     ; 0.732      ;
; -1.438 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.196     ; 0.731      ;
; -0.285 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.112      ; 0.886      ;
; -0.283 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.112      ; 0.884      ;
; -0.282 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.112      ; 0.883      ;
; -0.195 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.203      ; 0.887      ;
; -0.191 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.203      ; 0.883      ;
; -0.107 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.112      ; 0.708      ;
; -0.020 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.203      ; 0.712      ;
; -0.018 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.203      ; 0.710      ;
; -0.018 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.203      ; 0.710      ;
; 0.054  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.713      ;
; 0.055  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.712      ;
; 0.055  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.712      ;
; 0.055  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.712      ;
; 0.056  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.711      ;
; 0.056  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.711      ;
; 0.057  ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; 0.278      ; 0.710      ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AIC_BCLK'                                                                                                                                               ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.977 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.440      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.921 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.318      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.885 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.197      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.869 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.266      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.861 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.324      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.833 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.145      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.003     ; 2.308      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.726 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.123      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.722 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.122     ; 2.119      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.690 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 2.002      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.686 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.207     ; 1.998      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
; -1.680 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.056     ; 2.143      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'AUD_BCK'                                                                                                                                                  ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.957 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.320      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.918 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.281      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.815 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.183      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.784 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.147      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.776 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.144      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.771 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.134      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.674 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.037      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.671 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 2.034      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.642 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 2.010      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.629 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.997      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.625 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.156     ; 1.988      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
; -1.532 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.151     ; 1.900      ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -1.377 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.302      ;
; -1.377 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.302      ;
; -1.364 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.289      ;
; -1.364 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.289      ;
; -1.350 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.450     ; 1.899      ;
; -1.350 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.450     ; 1.899      ;
; -1.282 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.207      ;
; -1.282 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.207      ;
; -1.185 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.110      ;
; -1.185 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.110      ;
; -1.174 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 2.101      ;
; -1.174 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 2.101      ;
; -1.083 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 2.008      ;
; -1.055 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.980      ;
; -1.040 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.450     ; 1.589      ;
; -1.023 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.950      ;
; -1.023 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.950      ;
; -0.972 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.897      ;
; -0.909 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.289      ; 2.197      ;
; -0.882 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.073     ; 1.808      ;
; -0.875 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.800      ;
; -0.859 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.289      ; 2.147      ;
; -0.857 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.784      ;
; -0.857 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.784      ;
; -0.854 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.073     ; 1.780      ;
; -0.811 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.289      ; 2.099      ;
; -0.793 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.450     ; 1.342      ;
; -0.793 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.720      ;
; -0.768 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.073     ; 1.694      ;
; -0.758 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.685      ;
; -0.748 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.673      ;
; -0.720 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.645      ;
; -0.718 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.289      ; 2.006      ;
; -0.691 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.618      ;
; -0.679 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.606      ;
; -0.679 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.606      ;
; -0.657 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.584      ;
; -0.642 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.569      ;
; -0.638 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.087     ; 1.550      ;
; -0.637 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.073     ; 1.563      ;
; -0.634 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.559      ;
; -0.628 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.555      ;
; -0.614 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.448     ; 1.165      ;
; -0.614 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.541      ;
; -0.607 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.534      ;
; -0.607 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.534      ;
; -0.575 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.502      ;
; -0.560 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.487      ;
; -0.552 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.479      ;
; -0.526 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.074     ; 1.451      ;
; -0.449 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.449     ; 0.999      ;
; -0.426 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.353      ;
; -0.379 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.175      ;
; -0.367 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.163      ;
; -0.362 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.158      ;
; -0.360 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.156      ;
; -0.357 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.153      ;
; -0.356 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.152      ;
; -0.353 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.149      ;
; -0.349 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.145      ;
; -0.348 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.144      ;
; -0.347 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.143      ;
; -0.340 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.136      ;
; -0.336 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.132      ;
; -0.321 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.117      ;
; -0.298 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.094      ;
; -0.290 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.086      ;
; -0.281 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.208      ;
; -0.249 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 1.045      ;
; -0.201 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.997      ;
; -0.201 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.071     ; 1.129      ;
; -0.199 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.995      ;
; -0.198 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.994      ;
; -0.198 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.125      ;
; -0.193 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.989      ;
; -0.186 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.982      ;
; -0.185 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.981      ;
; -0.185 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.981      ;
; -0.185 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.981      ;
; -0.184 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.980      ;
; -0.162 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.958      ;
; -0.161 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.957      ;
; -0.161 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.957      ;
; -0.124 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.051      ;
; -0.121 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.048      ;
; -0.106 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 1.033      ;
; -0.063 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.859      ;
; -0.061 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.857      ;
; -0.059 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.855      ;
; -0.059 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.855      ;
; -0.056 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.852      ;
; -0.048 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.844      ;
; -0.048 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.844      ;
; -0.041 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.837      ;
; -0.039 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.835      ;
; -0.038 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.834      ;
; 0.042  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.754      ;
; 0.045  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.297      ; 0.751      ;
; 0.065  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.071     ; 0.863      ;
; 0.244  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.072     ; 0.683      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_BCK'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; -0.087 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.202      ; 2.316      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.038  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 2.410      ; 2.649      ;
; 0.444  ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.659      ;
; 0.444  ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.659      ;
; 0.444  ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.658      ;
; 0.445  ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.660      ;
; 0.445  ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.660      ;
; 0.445  ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.659      ;
; 0.446  ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.661      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.458  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.410      ; 2.569      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.484  ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 2.202      ; 2.387      ;
; 0.552  ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.074      ; 0.797      ;
; 0.558  ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.772      ;
; 0.590  ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.800      ;
; 0.595  ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.810      ;
; 0.596  ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.811      ;
; 0.597  ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.044      ; 0.812      ;
; 0.621  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.831      ;
; 0.623  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.833      ;
; 0.623  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.833      ;
; 0.624  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.834      ;
; 0.625  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.835      ;
; 0.633  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.843      ;
; 0.633  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.843      ;
; 0.634  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.844      ;
; 0.637  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.847      ;
; 0.637  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.847      ;
; 0.639  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.849      ;
; 0.640  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.850      ;
; 0.645  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.855      ;
; 0.653  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.863      ;
; 0.659  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.869      ;
; 0.659  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 0.869      ;
; 0.704  ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.059      ; 0.934      ;
; 0.711  ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.074      ; 0.956      ;
; 0.721  ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.043      ; 0.935      ;
; 0.794  ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 1.004      ;
; 0.797  ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 1.007      ;
; 0.798  ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.039      ; 1.008      ;
; 0.902  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.120      ;
; 0.902  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.120      ;
; 0.904  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.122      ;
; 0.905  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.123      ;
; 0.911  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.129      ;
; 0.912  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.129      ;
; 0.914  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.132      ;
; 0.915  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.132      ;
; 0.915  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.133      ;
; 0.916  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.134      ;
; 0.916  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.134      ;
; 0.917  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.134      ;
; 0.917  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.134      ;
; 0.918  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.136      ;
; 0.919  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.136      ;
; 0.920  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.137      ;
; 0.925  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.143      ;
; 0.925  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.143      ;
; 0.926  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.143      ;
; 0.929  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.147      ;
; 0.930  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.147      ;
; 0.931  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.148      ;
; 0.936  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.154      ;
; 1.001  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.219      ;
; 1.010  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.228      ;
; 1.011  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.228      ;
; 1.012  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.230      ;
; 1.015  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.233      ;
; 1.016  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.233      ;
; 1.021  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.239      ;
; 1.022  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.239      ;
; 1.024  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.242      ;
; 1.025  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.242      ;
; 1.026  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.244      ;
; 1.027  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.046      ; 1.244      ;
; 1.028  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.047      ; 1.246      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.051 ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; 0.000        ; 2.792      ; 3.155      ;
; -0.018 ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; 0.000        ; 2.792      ; 3.188      ;
; 0.338  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.088      ; 0.597      ;
; 0.353  ; Clock_divider:Clock_divider_block|sXCLK                      ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.073      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.356  ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.597      ;
; 0.365  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_X[0]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.608      ;
; 0.413  ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; -0.500       ; 2.792      ; 3.119      ;
; 0.414  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.494      ; 1.079      ;
; 0.461  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.496      ; 1.128      ;
; 0.476  ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; -0.500       ; 2.792      ; 3.182      ;
; 0.498  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.496      ; 1.165      ;
; 0.557  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.798      ;
; 0.587  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.830      ;
; 0.588  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.588  ; Clock_divider:Clock_divider_block|count_F[9]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.831      ;
; 0.589  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.832      ;
; 0.590  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.833      ;
; 0.610  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.851      ;
; 0.611  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 0.853      ;
; 0.614  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 0.856      ;
; 0.620  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.861      ;
; 0.620  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 0.861      ;
; 0.627  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.870      ;
; 0.635  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 0.878      ;
; 0.636  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 0.878      ;
; 0.687  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.496      ; 1.354      ;
; 0.763  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.005      ;
; 0.763  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.006      ;
; 0.775  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.017      ;
; 0.784  ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.026      ;
; 0.790  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.032      ;
; 0.796  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.039      ;
; 0.812  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 1.053      ;
; 0.838  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.081      ;
; 0.875  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.875  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.118      ;
; 0.876  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.119      ;
; 0.886  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.129      ;
; 0.888  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 1.129      ;
; 0.898  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.140      ;
; 0.900  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.142      ;
; 0.900  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.903  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.146      ;
; 0.905  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.147      ;
; 0.916  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.158      ;
; 0.929  ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.088      ; 1.188      ;
; 0.975  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.218      ;
; 0.976  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.219      ;
; 0.983  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.496      ; 1.650      ;
; 0.985  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.228      ;
; 0.986  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.229      ;
; 0.987  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.230      ;
; 0.991  ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.233      ;
; 0.993  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.489      ; 1.653      ;
; 0.996  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.239      ;
; 0.997  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.239      ;
; 0.999  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.241      ;
; 1.010  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.252      ;
; 1.010  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.253      ;
; 1.013  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.256      ;
; 1.015  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.257      ;
; 1.021  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.264      ;
; 1.024  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.267      ;
; 1.026  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.268      ;
; 1.045  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.288      ;
; 1.047  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.088      ; 1.306      ;
; 1.049  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.292      ;
; 1.049  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.291      ;
; 1.052  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.494      ; 1.717      ;
; 1.054  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.296      ;
; 1.056  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.299      ;
; 1.078  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[3]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.321      ;
; 1.078  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.320      ;
; 1.082  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.325      ;
; 1.085  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.328      ;
; 1.086  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.329      ;
; 1.089  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.491      ; 1.751      ;
; 1.089  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.331      ;
; 1.095  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.338      ;
; 1.096  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.339      ;
; 1.097  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.340      ;
; 1.098  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.070      ; 1.339      ;
; 1.107  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.489      ; 1.767      ;
; 1.109  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.351      ;
; 1.113  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.068      ; 1.352      ;
; 1.113  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.356      ;
; 1.113  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.355      ;
; 1.120  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.363      ;
; 1.120  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.071      ; 1.362      ;
; 1.123  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.072      ; 1.366      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AIC_BCLK'                                                                                                                                                   ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.039 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.015      ; 2.255      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.083 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 2.150      ; 2.434      ;
; 0.443 ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.658      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.658      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.444 ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.659      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.659      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.660      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.659      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.659      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.659      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.660      ;
; 0.445 ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.660      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.660      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.446 ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.661      ;
; 0.494 ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.159      ; 0.824      ;
; 0.556 ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.770      ;
; 0.556 ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.770      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.563 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.150      ; 2.414      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.568 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 2.015      ; 2.284      ;
; 0.571 ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.051      ; 0.793      ;
; 0.582 ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.043      ; 0.796      ;
; 0.594 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.804      ;
; 0.595 ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.810      ;
; 0.596 ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.811      ;
; 0.596 ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.811      ;
; 0.597 ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.812      ;
; 0.600 ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 0.815      ;
; 0.619 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.829      ;
; 0.620 ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.830      ;
; 0.621 ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.621 ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.831      ;
; 0.622 ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.832      ;
; 0.622 ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.832      ;
; 0.623 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.833      ;
; 0.624 ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.834      ;
; 0.625 ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.835      ;
; 0.627 ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.837      ;
; 0.632 ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.842      ;
; 0.633 ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.843      ;
; 0.634 ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.844      ;
; 0.636 ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.846      ;
; 0.644 ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.854      ;
; 0.657 ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.867      ;
; 0.658 ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.868      ;
; 0.658 ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.868      ;
; 0.659 ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 0.869      ;
; 0.670 ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.128      ; 0.969      ;
; 0.792 ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.002      ;
; 0.794 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.004      ;
; 0.796 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.006      ;
; 0.800 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.010      ;
; 0.800 ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.010      ;
; 0.801 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.011      ;
; 0.801 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.039      ; 1.011      ;
; 0.900 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.046      ; 1.117      ;
; 0.901 ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.046      ; 1.118      ;
; 0.902 ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.118      ;
; 0.904 ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.120      ;
; 0.905 ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.121      ;
; 0.905 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 1.120      ;
; 0.906 ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.044      ; 1.121      ;
; 0.907 ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.123      ;
; 0.911 ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.046      ; 1.128      ;
; 0.912 ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.128      ;
; 0.913 ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.129      ;
; 0.915 ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.046      ; 1.132      ;
; 0.915 ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.045      ; 1.131      ;
; 0.916 ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.046      ; 1.133      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AIC_LRCIN'                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.190 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.129      ;
; 0.201 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.140      ;
; 0.238 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.130      ;
; 0.244 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.129      ;
; 0.249 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.141      ;
; 0.252 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.130      ;
; 0.255 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.140      ;
; 0.263 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.141      ;
; 0.267 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.130      ;
; 0.270 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.129      ;
; 0.270 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.130      ;
; 0.273 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.130      ;
; 0.278 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.141      ;
; 0.281 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.140      ;
; 0.281 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.141      ;
; 0.284 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.141      ;
; 0.289 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.670      ; 1.130      ;
; 0.291 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.230      ;
; 0.293 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.665      ; 1.129      ;
; 0.299 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.659      ; 1.129      ;
; 0.299 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.660      ; 1.130      ;
; 0.300 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][17]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.239      ;
; 0.300 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.670      ; 1.141      ;
; 0.301 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.240      ;
; 0.302 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.241      ;
; 0.302 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.656      ; 1.129      ;
; 0.304 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.665      ; 1.140      ;
; 0.310 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.659      ; 1.140      ;
; 0.310 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.660      ; 1.141      ;
; 0.311 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][18]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.250      ;
; 0.312 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.768      ; 1.251      ;
; 0.312 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.646      ; 1.129      ;
; 0.313 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.656      ; 1.140      ;
; 0.318 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.641      ; 1.130      ;
; 0.323 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.646      ; 1.140      ;
; 0.327 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.631      ; 1.129      ;
; 0.327 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.632      ; 1.130      ;
; 0.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.850      ; 1.350      ;
; 0.329 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.641      ; 1.141      ;
; 0.334 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.624      ; 1.129      ;
; 0.336 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.623      ; 1.130      ;
; 0.338 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.631      ; 1.140      ;
; 0.338 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.632      ; 1.141      ;
; 0.345 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.230      ;
; 0.345 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.624      ; 1.140      ;
; 0.347 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.623      ; 1.141      ;
; 0.348 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.240      ;
; 0.348 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.240      ;
; 0.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.230      ;
; 0.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.129      ;
; 0.353 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.130      ;
; 0.353 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.130      ;
; 0.354 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][17] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.239      ;
; 0.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.240      ;
; 0.356 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.241      ;
; 0.358 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.600      ; 1.129      ;
; 0.359 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.600      ; 1.130      ;
; 0.359 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.251      ;
; 0.359 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.721      ; 1.251      ;
; 0.360 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.850      ; 1.381      ;
; 0.362 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.240      ;
; 0.362 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.240      ;
; 0.363 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.241      ;
; 0.363 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.140      ;
; 0.364 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.141      ;
; 0.364 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.606      ; 1.141      ;
; 0.365 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][18] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.250      ;
; 0.366 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.714      ; 1.251      ;
; 0.367 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.591      ; 1.129      ;
; 0.367 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.230      ;
; 0.369 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.690      ; 1.230      ;
; 0.369 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.600      ; 1.140      ;
; 0.370 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.600      ; 1.141      ;
; 0.370 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.850      ; 1.391      ;
; 0.370 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.230      ;
; 0.371 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.230      ;
; 0.372 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.587      ; 1.130      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.251      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.707      ; 1.251      ;
; 0.373 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.230      ;
; 0.375 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.584      ; 1.130      ;
; 0.377 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.240      ;
; 0.377 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.240      ;
; 0.377 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[34][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.581      ; 1.129      ;
; 0.378 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.591      ; 1.140      ;
; 0.378 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.241      ;
; 0.378 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[38][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[38][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.581      ; 1.130      ;
; 0.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.690      ; 1.241      ;
; 0.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][17]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.239      ;
; 0.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][33]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.240      ;
; 0.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][28]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.240      ;
; 0.381 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.240      ;
; 0.381 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.689      ; 1.241      ;
; 0.382 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.688      ; 1.241      ;
; 0.383 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.587      ; 1.141      ;
; 0.383 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.240      ;
; 0.383 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.240      ;
; 0.384 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.686      ; 1.241      ;
; 0.386 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.584      ; 1.141      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.692      ; 1.251      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                          ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.331 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.939      ;
; 0.339 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.947      ;
; 0.341 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.949      ;
; 0.352 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.597      ;
; 0.355 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.963      ;
; 0.356 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.964      ;
; 0.367 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.957      ;
; 0.369 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.959      ;
; 0.375 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.965      ;
; 0.377 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.967      ;
; 0.378 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.968      ;
; 0.380 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.970      ;
; 0.383 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.973      ;
; 0.385 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.630      ;
; 0.385 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.975      ;
; 0.388 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.978      ;
; 0.389 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.407      ; 0.997      ;
; 0.390 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.980      ;
; 0.402 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.992      ;
; 0.404 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.389      ; 0.994      ;
; 0.431 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.673      ;
; 0.435 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.677      ;
; 0.435 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 0.679      ;
; 0.436 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 0.680      ;
; 0.465 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.708      ;
; 0.537 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.120      ; 0.828      ;
; 0.567 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.812      ;
; 0.570 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[17][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.088      ; 0.829      ;
; 0.575 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[59][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[58][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.817      ;
; 0.581 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.070      ; 0.822      ;
; 0.581 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.824      ;
; 0.582 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.825      ;
; 0.583 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.826      ;
; 0.586 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.831      ;
; 0.588 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.833      ;
; 0.588 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.833      ;
; 0.589 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.831      ;
; 0.590 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.832      ;
; 0.590 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.070      ; 0.831      ;
; 0.591 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.070      ; 0.832      ;
; 0.597 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.840      ;
; 0.609 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.070      ; 0.850      ;
; 0.621 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.866      ;
; 0.640 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.885      ;
; 0.722 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.076      ; 0.969      ;
; 0.731 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.974      ;
; 0.741 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][40]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][40]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.984      ;
; 0.743 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][37]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][37]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.986      ;
; 0.744 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 0.986      ;
; 0.749 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 0.994      ;
; 0.755 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][41]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][41]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 0.998      ;
; 0.757 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.070      ; 0.998      ;
; 0.764 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 1.008      ;
; 0.793 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[37][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.305     ; 0.659      ;
; 0.797 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.307     ; 0.661      ;
; 0.799 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.066      ; 1.036      ;
; 0.802 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[18][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.068      ; 1.041      ;
; 0.820 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.120      ; 1.111      ;
; 0.827 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.338     ; 0.660      ;
; 0.828 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.665      ;
; 0.835 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.672      ;
; 0.845 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[2][40]~_Duplicate_1                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[1][40]~_Duplicate_1                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.332     ; 0.684      ;
; 0.864 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.701      ;
; 0.875 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.120      ;
; 0.875 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.120      ;
; 0.877 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 1.121      ;
; 0.881 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.056      ; 1.108      ;
; 0.883 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.086      ; 1.140      ;
; 0.888 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[2]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.133      ;
; 0.907 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.072      ; 1.150      ;
; 0.924 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 1.168      ;
; 0.941 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.470      ; 1.582      ;
; 0.948 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.308     ; 0.811      ;
; 0.950 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.309     ; 0.812      ;
; 0.956 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.073      ; 1.200      ;
; 0.957 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.305     ; 0.823      ;
; 0.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.305     ; 0.825      ;
; 0.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[60][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.306     ; 0.824      ;
; 0.962 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.207      ;
; 0.962 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.304     ; 0.829      ;
; 0.962 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[47][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[46][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.303     ; 0.830      ;
; 0.964 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.309     ; 0.826      ;
; 0.967 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.308     ; 0.830      ;
; 0.968 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.308     ; 0.831      ;
; 0.971 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 1.213      ;
; 0.973 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.066      ; 1.210      ;
; 0.974 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.219      ;
; 0.976 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.813      ;
; 0.978 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.307     ; 0.842      ;
; 0.979 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][33]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][33]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.338     ; 0.812      ;
; 0.981 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[15][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.334     ; 0.818      ;
; 0.981 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.307     ; 0.845      ;
; 0.982 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][37]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][37]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.071      ; 1.224      ;
; 0.984 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.086      ; 1.241      ;
; 0.985 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.074      ; 1.230      ;
; 0.986 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.061      ; 1.218      ;
; 0.989 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[51][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[50][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.336     ; 0.824      ;
; 0.992 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.308     ; 0.855      ;
; 0.998 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][43]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][43]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.336     ; 0.833      ;
; 0.999 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.086      ; 1.256      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.350 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.087      ; 0.608      ;
; 0.354 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.597      ;
; 0.522 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.672      ;
; 0.525 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.675      ;
; 0.568 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.718      ;
; 0.568 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.073      ; 0.812      ;
; 0.570 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.720      ;
; 0.570 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.720      ;
; 0.572 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.722      ;
; 0.574 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.724      ;
; 0.580 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.730      ;
; 0.581 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.731      ;
; 0.583 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.733      ;
; 0.589 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.739      ;
; 0.589 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.739      ;
; 0.606 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.851      ;
; 0.626 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.869      ;
; 0.671 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.821      ;
; 0.672 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.822      ;
; 0.673 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.823      ;
; 0.673 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.823      ;
; 0.673 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.823      ;
; 0.673 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.823      ;
; 0.674 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.824      ;
; 0.679 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.829      ;
; 0.681 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 0.924      ;
; 0.689 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.839      ;
; 0.689 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.839      ;
; 0.695 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.845      ;
; 0.696 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.846      ;
; 0.720 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.448      ; 1.339      ;
; 0.766 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.916      ;
; 0.770 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.920      ;
; 0.775 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.925      ;
; 0.775 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.925      ;
; 0.775 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.925      ;
; 0.777 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.927      ;
; 0.777 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.927      ;
; 0.779 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.929      ;
; 0.792 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.942      ;
; 0.796 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.946      ;
; 0.806 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.073      ; 1.050      ;
; 0.809 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.052      ;
; 0.813 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.963      ;
; 0.816 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.966      ;
; 0.836 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 0.986      ;
; 0.849 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.448      ; 1.468      ;
; 0.858 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 1.008      ;
; 0.881 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 1.031      ;
; 0.892 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.137      ;
; 0.895 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.138      ;
; 0.905 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.459      ; 1.055      ;
; 0.916 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.159      ;
; 0.927 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.170      ;
; 0.979 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.448      ; 1.598      ;
; 0.993 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.448      ; 1.612      ;
; 0.994 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.237      ;
; 1.026 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.269      ;
; 1.041 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.284      ;
; 1.042 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.290     ; 0.923      ;
; 1.096 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.339      ;
; 1.102 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.343      ;
; 1.164 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.071      ; 1.406      ;
; 1.170 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.413      ;
; 1.177 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.420      ;
; 1.191 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.289     ; 1.073      ;
; 1.193 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.436      ;
; 1.223 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.464      ;
; 1.264 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.507      ;
; 1.264 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.507      ;
; 1.283 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.526      ;
; 1.283 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.071      ; 1.525      ;
; 1.299 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.542      ;
; 1.301 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.542      ;
; 1.314 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.555      ;
; 1.345 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.291     ; 1.225      ;
; 1.361 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.071      ; 1.603      ;
; 1.374 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.071      ; 1.616      ;
; 1.416 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.659      ;
; 1.416 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.659      ;
; 1.423 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.664      ;
; 1.502 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.291     ; 1.382      ;
; 1.546 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.072      ; 1.789      ;
; 1.549 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.790      ;
; 1.631 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.872      ;
; 1.651 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.892      ;
; 1.692 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.933      ;
; 1.692 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 1.933      ;
; 1.771 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.291     ; 1.651      ;
; 1.771 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.291     ; 1.651      ;
; 1.818 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 2.059      ;
; 1.818 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 2.059      ;
; 1.900 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 2.141      ;
; 1.900 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 2.141      ;
; 1.927 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.070      ; 2.168      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'AUD_DACLRCK'                                                                                                         ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.462 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.639      ;
; 0.463 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.640      ;
; 0.463 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.640      ;
; 0.464 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.641      ;
; 0.464 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.641      ;
; 0.464 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.641      ;
; 0.465 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.476      ; 0.642      ;
; 0.534 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.404      ; 0.639      ;
; 0.534 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.404      ; 0.639      ;
; 0.536 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.404      ; 0.641      ;
; 0.619 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.318      ; 0.638      ;
; 0.685 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.404      ; 0.790      ;
; 0.689 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.404      ; 0.794      ;
; 0.772 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.318      ; 0.791      ;
; 0.772 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.318      ; 0.791      ;
; 0.774 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.318      ; 0.793      ;
; 1.842 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.755     ; 0.788      ;
; 1.868 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.910     ; 0.659      ;
; 1.869 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.910     ; 0.660      ;
; 1.938 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.979     ; 0.660      ;
; 1.975 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.704     ; 0.972      ;
; 2.012 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.944     ; 0.769      ;
; 2.017 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.704     ; 1.014      ;
; 2.019 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.910     ; 0.810      ;
; 2.067 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.957     ; 0.811      ;
; 2.069 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.957     ; 0.813      ;
; 2.091 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.979     ; 0.813      ;
; 2.186 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.910     ; 0.977      ;
; 2.216 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.957     ; 0.960      ;
; 2.413 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.147     ; 0.967      ;
; 2.611 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.147     ; 1.165      ;
; 2.625 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.147     ; 1.179      ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                   ; Clock Edge ; Target                                                                                                    ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_1   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_2   ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][36]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][37]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][38]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][39]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][40]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][41]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][42]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][43]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][44]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][45]                ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][30]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][30]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][31]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][31]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][32]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][32]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][33]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][33]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][34]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][34]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][35]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][35]~_Duplicate_1  ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][36]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][37]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][38]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][39]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][40]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][41]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][42]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][43]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][44]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[0][45]               ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][30]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][31]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][31]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][32]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][32]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][33]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][33]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][35]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][35]~_Duplicate_1 ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][30]              ;
; -3.000 ; 1.000        ; 4.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][30]~_Duplicate_1 ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AIC_LRCIN'                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; AIC_LRCIN ; Rise       ; AIC_LRCIN                                                  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[0]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[10]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[11]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[12]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[13]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[14]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[15]                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[1]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[2]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[3]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[4]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[5]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[6]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[7]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[8]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[9]                                             ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][0]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][10]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][11]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][12]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][13]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][14]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][15]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][16]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][17]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][18]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][19]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][1]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][20]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][21]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][22]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][23]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][24]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][25]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][26]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][27]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][28]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][29]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][2]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][30]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][31]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][32]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][33]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][34]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][35]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][36]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][37]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][38]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][39]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][3]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][40]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][41]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][42]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][43]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][44]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][45]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][4]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][5]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][6]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][7]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][8]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][9]   ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][10] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][11] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][12] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][13] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][17] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][18] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][19] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][20] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][21] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][22] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][23] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][24] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][25] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][26] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][27] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][28] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][29] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][30] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][31] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][32] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][33] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][34] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][35] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][36] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][37] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][38] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][39] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][40] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][41] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][42] ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AIC_BCLK'                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AIC_BCLK ; Rise       ; AIC_BCLK                                            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]      ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]      ;
; 0.199  ; 0.417        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]      ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]      ;
; 0.204  ; 0.422        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]      ;
; 0.206  ; 0.424        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]      ;
; 0.208  ; 0.426        ; 0.218          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_BCK'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AUD_BCK ; Rise       ; AUD_BCK                                              ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ;
; 0.204  ; 0.390        ; 0.186          ; Low Pulse Width  ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ;
; 0.247  ; 0.465        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; 0.247  ; 0.465        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; 0.247  ; 0.465        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; 0.248  ; 0.466        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; 0.249  ; 0.467        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; 0.255  ; 0.473        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; 0.283  ; 0.501        ; 0.218          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; 0.290  ; 0.508        ; 0.218          ; High Pulse Width ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; 0.295  ; 0.481        ; 0.186          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; 0.297  ; 0.515        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; 0.298  ; 0.516        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; 0.298  ; 0.516        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; 0.317  ; 0.535        ; 0.218          ; High Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
+--------+--------------+----------------+------------------+----------+------------+--------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock       ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK                     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                 ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                 ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                 ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                 ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                 ;
; 0.265  ; 0.451        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                 ;
; 0.266  ; 0.452        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                 ;
; 0.277  ; 0.463        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                 ;
; 0.282  ; 0.468        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                 ;
; 0.283  ; 0.469        ; 0.186          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                 ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                 ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                 ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                 ;
; 0.311  ; 0.529        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                 ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                 ;
; 0.312  ; 0.530        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                 ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                 ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                 ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                 ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                 ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                ;
; 0.328  ; 0.546        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                 ;
; 0.329  ; 0.547        ; 0.218          ; High Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                 ;
; 0.409  ; 0.409        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~inputclkctrl|outclk ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]|clk             ;
; 0.413  ; 0.413        ; 0.000          ; Low Pulse Width  ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]|clk            ;
+--------+--------------+----------------+------------------+-------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.243  ; 0.461        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.288  ; 0.474        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.289  ; 0.507        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.306  ; 0.492        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.307  ; 0.493        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.307  ; 0.493        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.307  ; 0.493        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.307  ; 0.493        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.307  ; 0.525        ; 0.218          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.350  ; 0.536        ; 0.186          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|inclk[0]              ;
; 0.470  ; 0.470        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|outclk                ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[0]|clk              ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[1]|clk              ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[2]|clk              ;
; 0.479  ; 0.479        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[3]|clk              ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|AIC_SPI_CS|clk                   ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[0]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[1]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[2]|clk                  ;
; 0.480  ; 0.480        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[3]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[11]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[12]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[13]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[14]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[15]|clk                  ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[3]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[4]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[5]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[6]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[7]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[8]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[9]|clk                   ;
; 0.498  ; 0.498        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[4]|clk              ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[11]|clk                  ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[12]|clk                  ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[13]|clk                  ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[14]|clk                  ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[15]|clk                  ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[3]|clk                   ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[4]|clk                   ;
; 0.501  ; 0.501        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[5]|clk                   ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; 2.448  ; 2.675  ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; 0.401  ; 0.420  ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; 4.139  ; 4.305  ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; 27.077 ; 27.013 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; 2.449  ; 2.673  ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; 4.714  ; 4.912  ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.320  ; 0.392  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; 12.306 ; 12.610 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; -1.498 ; -1.682 ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; -0.093 ; -0.069 ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; -1.511 ; -1.740 ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; -0.708 ; -0.906 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; -1.910 ; -2.115 ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; -2.788 ; -3.062 ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.012  ; 0.057  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; -5.256 ; -5.135 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 19.604 ; 19.037 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 17.090 ; 16.582 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 23.872 ; 23.563 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 18.927 ; 18.618 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 10.175 ; 9.990  ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 8.465  ; 8.356  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 6.845  ; 6.910  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 12.590 ; 12.359 ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 18.366 ; 18.367 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 6.912  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 18.073 ; 18.074 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 6.673  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 9.928  ; 9.910  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                 ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 6.555  ; 6.437  ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 12.760 ; 12.241 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 6.657  ; 6.564  ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 10.428 ; 10.145 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 9.794  ; 9.615  ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 8.155  ; 8.049  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 6.598  ; 6.660  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 7.800  ; 7.631  ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 15.907 ; 15.855 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 6.643  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 14.911 ; 14.851 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 6.412  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 9.529  ; 9.511  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                ;
+-----------------------------------------+---------+---------------+
; Clock                                   ; Slack   ; End Point TNS ;
+-----------------------------------------+---------+---------------+
; AIC_LRCIN                               ; -12.138 ; -31351.479    ;
; Clock_divider:Clock_divider_block|sFCLK ; -11.576 ; -10495.392    ;
; AUD_DACLRCK                             ; -1.375  ; -19.280       ;
; AIC_BCLK                                ; -1.364  ; -41.301       ;
; AUD_BCK                                 ; -1.354  ; -21.321       ;
; CLOCK_50                                ; -0.758  ; -13.801       ;
; Clock_divider:Clock_divider_block|sSCLK ; -0.306  ; -1.450        ;
+-----------------------------------------+---------+---------------+


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; CLOCK_50                                ; -0.235 ; -0.435        ;
; AUD_BCK                                 ; -0.110 ; -0.847        ;
; AIC_BCLK                                ; -0.009 ; -0.077        ;
; AIC_LRCIN                               ; 0.118  ; 0.000         ;
; Clock_divider:Clock_divider_block|sFCLK ; 0.126  ; 0.000         ;
; Clock_divider:Clock_divider_block|sSCLK ; 0.178  ; 0.000         ;
; AUD_DACLRCK                             ; 0.686  ; 0.000         ;
+-----------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                 ;
+-----------------------------------------+--------+---------------+
; Clock                                   ; Slack  ; End Point TNS ;
+-----------------------------------------+--------+---------------+
; AIC_LRCIN                               ; -3.000 ; -4118.105     ;
; AIC_BCLK                                ; -3.000 ; -120.888      ;
; AUD_BCK                                 ; -3.000 ; -73.774       ;
; CLOCK_50                                ; -3.000 ; -41.315       ;
; AUD_DACLRCK                             ; -3.000 ; -37.292       ;
; Clock_divider:Clock_divider_block|sFCLK ; -1.000 ; -2051.000     ;
; Clock_divider:Clock_divider_block|sSCLK ; -1.000 ; -22.000       ;
+-----------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AIC_LRCIN'                                                                                                                                                                                                                           ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack   ; From Node                                                                                 ; To Node                                                    ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -12.138 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.601     ;
; -12.134 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.597     ;
; -12.104 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.567     ;
; -12.100 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.563     ;
; -12.089 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.552     ;
; -12.085 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.548     ;
; -12.061 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.524     ;
; -12.057 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.520     ;
; -12.027 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.490     ;
; -12.023 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.486     ;
; -12.012 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.475     ;
; -12.010 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.424     ;
; -12.008 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.471     ;
; -12.006 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.420     ;
; -12.003 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.466     ;
; -11.999 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.462     ;
; -11.993 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.456     ;
; -11.992 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.469     ;
; -11.991 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.454     ;
; -11.989 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][40]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.452     ;
; -11.988 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.465     ;
; -11.987 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.450     ;
; -11.976 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.390     ;
; -11.972 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.386     ;
; -11.961 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.375     ;
; -11.959 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.422     ;
; -11.958 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.435     ;
; -11.957 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.371     ;
; -11.955 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][40]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.418     ;
; -11.954 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.431     ;
; -11.948 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.455     ;
; -11.944 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.451     ;
; -11.944 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.407     ;
; -11.943 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.420     ;
; -11.942 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.356     ;
; -11.940 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][40]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.403     ;
; -11.939 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.416     ;
; -11.938 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.352     ;
; -11.932 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.439     ;
; -11.928 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.435     ;
; -11.926 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.389     ;
; -11.925 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][39]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.388     ;
; -11.924 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.401     ;
; -11.922 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.385     ;
; -11.921 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][38]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.384     ;
; -11.920 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.397     ;
; -11.920 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.368     ;
; -11.916 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.364     ;
; -11.914 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][43]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.377     ;
; -11.914 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.421     ;
; -11.910 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][42]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.373     ;
; -11.910 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.417     ;
; -11.908 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.322     ;
; -11.904 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.318     ;
; -11.899 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.406     ;
; -11.898 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.405     ;
; -11.895 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.402     ;
; -11.894 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.401     ;
; -11.893 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.484      ; 13.354     ;
; -11.893 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.307     ;
; -11.891 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[52] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.483      ; 13.351     ;
; -11.891 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][39]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.354     ;
; -11.890 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.367     ;
; -11.889 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.484      ; 13.350     ;
; -11.889 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.303     ;
; -11.887 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[52] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.483      ; 13.347     ;
; -11.887 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][38]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.350     ;
; -11.886 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.514      ; 13.377     ;
; -11.886 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.363     ;
; -11.886 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.334     ;
; -11.885 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.445      ; 13.307     ;
; -11.883 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.390     ;
; -11.882 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[44][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.514      ; 13.373     ;
; -11.882 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.330     ;
; -11.881 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[14][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.445      ; 13.303     ;
; -11.880 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.387     ;
; -11.879 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.386     ;
; -11.878 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[44] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.341     ;
; -11.876 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[59][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.383     ;
; -11.876 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][39]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.339     ;
; -11.875 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.289     ;
; -11.875 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.352     ;
; -11.874 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.288     ;
; -11.874 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[44] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][44]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.337     ;
; -11.872 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][38]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.335     ;
; -11.871 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.285     ;
; -11.871 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.348     ;
; -11.871 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.319     ;
; -11.870 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][40] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.284     ;
; -11.867 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[31] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[60][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.471      ; 13.315     ;
; -11.864 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][43] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.371     ;
; -11.863 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.277     ;
; -11.860 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][42] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.530      ; 13.367     ;
; -11.859 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[43] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][44] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.437      ; 13.273     ;
; -11.859 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[35] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.484      ; 13.320     ;
; -11.858 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][41]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.321     ;
; -11.857 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][37]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.320     ;
; -11.857 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[40] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][45]  ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.486      ; 13.320     ;
; -11.857 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[33] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][45] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.334     ;
; -11.856 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][41] ; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN   ; 1.000        ; 0.500      ; 13.333     ;
+---------+-------------------------------------------------------------------------------------------+------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                                                                                  ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack   ; From Node                                                                                ; To Node                                                                                              ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -11.576 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.307     ; 12.246     ;
; -11.507 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.185     ;
; -11.463 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.141     ;
; -11.456 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.134     ;
; -11.449 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.307     ; 12.119     ;
; -11.437 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.115     ;
; -11.368 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.046     ;
; -11.325 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[84] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 12.003     ;
; -11.319 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]            ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.292     ; 12.004     ;
; -11.313 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[83] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.991     ;
; -11.305 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[81] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.983     ;
; -11.256 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.180     ; 12.053     ;
; -11.249 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[80] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.927     ;
; -11.247 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.540     ; 11.684     ;
; -11.246 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[82] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.924     ;
; -11.236 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.243     ; 11.970     ;
; -11.200 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.301     ; 11.876     ;
; -11.189 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[78] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.867     ;
; -11.187 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.172     ; 11.992     ;
; -11.180 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.380     ; 11.777     ;
; -11.178 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.532     ; 11.623     ;
; -11.177 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.270     ; 11.884     ;
; -11.175 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[79] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.299     ; 11.853     ;
; -11.167 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.235     ; 11.909     ;
; -11.166 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.370     ; 11.773     ;
; -11.145 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.231     ; 11.891     ;
; -11.143 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.172     ; 11.948     ;
; -11.143 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.366     ; 11.754     ;
; -11.142 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.550     ; 11.569     ;
; -11.138 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.499     ; 11.616     ;
; -11.136 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.172     ; 11.941     ;
; -11.134 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.532     ; 11.579     ;
; -11.131 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.293     ; 11.815     ;
; -11.129 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.180     ; 11.926     ;
; -11.128 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.380     ; 11.725     ;
; -11.127 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.532     ; 11.572     ;
; -11.123 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.235     ; 11.865     ;
; -11.120 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.540     ; 11.557     ;
; -11.117 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.172     ; 11.922     ;
; -11.116 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.235     ; 11.858     ;
; -11.112 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; 0.085      ; 12.184     ;
; -11.111 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.716     ;
; -11.109 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.243     ; 11.843     ;
; -11.108 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.532     ; 11.553     ;
; -11.108 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.262     ; 11.823     ;
; -11.097 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.235     ; 11.839     ;
; -11.097 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.362     ; 11.712     ;
; -11.087 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.293     ; 11.771     ;
; -11.084 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.045     ; 12.016     ;
; -11.080 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.293     ; 11.764     ;
; -11.077 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][41]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.540     ; 11.514     ;
; -11.076 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.223     ; 11.830     ;
; -11.074 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.358     ; 11.693     ;
; -11.073 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.542     ; 11.508     ;
; -11.073 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.301     ; 11.749     ;
; -11.069 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.491     ; 11.555     ;
; -11.069 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; 0.029      ; 12.075     ;
; -11.067 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.672     ;
; -11.066 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[21][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.169     ; 11.874     ;
; -11.064 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.262     ; 11.779     ;
; -11.061 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.293     ; 11.745     ;
; -11.060 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.665     ;
; -11.059 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.664     ;
; -11.057 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.262     ; 11.772     ;
; -11.053 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.380     ; 11.650     ;
; -11.053 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.362     ; 11.668     ;
; -11.050 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.540     ; 11.487     ;
; -11.050 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.270     ; 11.757     ;
; -11.048 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.172     ; 11.853     ;
; -11.046 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.362     ; 11.661     ;
; -11.043 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; 0.093      ; 12.123     ;
; -11.042 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.049     ; 11.970     ;
; -11.041 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.646     ;
; -11.039 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[9][40]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.532     ; 11.484     ;
; -11.039 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.370     ; 11.646     ;
; -11.038 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.262     ; 11.753     ;
; -11.037 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.504     ; 11.510     ;
; -11.036 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[76] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.289     ; 11.724     ;
; -11.032 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.223     ; 11.786     ;
; -11.030 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.358     ; 11.649     ;
; -11.029 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.542     ; 11.464     ;
; -11.028 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[58][38]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[85] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.235     ; 11.770     ;
; -11.028 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][41]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.453     ; 11.552     ;
; -11.027 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[7][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[87] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.362     ; 11.642     ;
; -11.026 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[22][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[77] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.289     ; 11.714     ;
; -11.026 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][37]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.328     ; 11.675     ;
; -11.026 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[42][13]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.539     ; 11.464     ;
; -11.025 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.491     ; 11.511     ;
; -11.025 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.223     ; 11.779     ;
; -11.025 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.486     ; 11.516     ;
; -11.023 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.358     ; 11.642     ;
; -11.022 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.542     ; 11.457     ;
; -11.018 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[31][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[86] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.491     ; 11.504     ;
; -11.018 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.231     ; 11.764     ;
; -11.017 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; 0.085      ; 12.089     ;
; -11.016 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][38]                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.366     ; 11.627     ;
; -11.015 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][41]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[88] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.372     ; 11.620     ;
; -11.015 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][40]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.550     ; 11.442     ;
; -11.015 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[43][39]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.550     ; 11.442     ;
; -11.015 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[30][15]                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[89] ; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; 1.000        ; -0.037     ; 11.955     ;
+---------+------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_DACLRCK'                                                                                                         ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; -1.375 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.208     ; 0.644      ;
; -1.366 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.208     ; 0.635      ;
; -1.258 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.208     ; 0.527      ;
; -1.204 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.159     ; 0.522      ;
; -1.181 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.124     ; 0.534      ;
; -1.148 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.173     ; 0.452      ;
; -1.134 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.159     ; 0.452      ;
; -1.131 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.159     ; 0.449      ;
; -1.123 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.143     ; 0.457      ;
; -1.097 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.124     ; 0.450      ;
; -1.082 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.173     ; 0.386      ;
; -1.070 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.992     ; 0.555      ;
; -1.047 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.992     ; 0.532      ;
; -1.032 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.124     ; 0.385      ;
; -1.032 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.124     ; 0.385      ;
; -1.006 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -1.015     ; 0.468      ;
; -0.169 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.206     ; 0.440      ;
; -0.167 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.206     ; 0.438      ;
; -0.166 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.206     ; 0.437      ;
; -0.116 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.151     ; 0.442      ;
; -0.111 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.151     ; 0.437      ;
; -0.100 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.206     ; 0.371      ;
; -0.049 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.151     ; 0.375      ;
; -0.046 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.151     ; 0.372      ;
; -0.046 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.151     ; 0.372      ;
; -0.005 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.376      ;
; -0.004 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.375      ;
; -0.004 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.375      ;
; -0.004 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.375      ;
; -0.003 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.374      ;
; -0.003 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.374      ;
; -0.001 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; 0.500        ; -0.106     ; 0.372      ;
+--------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AIC_BCLK'                                                                                                                                               ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                         ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.147      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.364 ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.193      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.322 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.151      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.316 ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.099      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.250 ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ; Audio_Interface:Audio_Interface_AIC23|get_R[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.509     ; 1.248      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.249 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.078      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.243 ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.026      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 1.021      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.238 ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.067      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.194 ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.023      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[10] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[11] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[12] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[13] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[14] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[15] ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.724     ; 0.975      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[7]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[8]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
; -1.192 ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ; Audio_Interface:Audio_Interface_AIC23|get_L[9]  ; AIC_BCLK     ; AIC_BCLK    ; 0.500        ; -0.678     ; 1.021      ;
+--------+-----------------------------------------------------+-------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'AUD_BCK'                                                                                                                                                  ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.354 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.189      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.323 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.158      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.296 ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.135      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.259 ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.098      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.250 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.085      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.240 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.075      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.219 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.054      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.190 ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.025      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[3]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[4]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[5]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[9]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[10] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[11] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[12] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[13] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[14] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.188 ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|get_L[15] ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.672     ; 1.023      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.186 ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.025      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.182 ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.021      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[0]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[1]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[2]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[6]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[7]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
; -1.161 ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|get_L[8]  ; AUD_BCK      ; AUD_BCK     ; 0.500        ; -0.668     ; 1.000      ;
+--------+------------------------------------------------------+--------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                                                                                     ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.758 ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.704      ;
; -0.733 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.674      ;
; -0.726 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.667      ;
; -0.718 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.659      ;
; -0.711 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.652      ;
; -0.679 ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.625      ;
; -0.673 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.614      ;
; -0.666 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.607      ;
; -0.643 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.584      ;
; -0.636 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.577      ;
; -0.612 ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.558      ;
; -0.606 ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.552      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.588 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.247     ; 1.328      ;
; -0.581 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.522      ;
; -0.577 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.520      ;
; -0.574 ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.515      ;
; -0.570 ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.516      ;
; -0.569 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.512      ;
; -0.561 ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.507      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.559 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.510      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.554 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.505      ;
; -0.550 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 1.284      ;
; -0.543 ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.253     ; 1.277      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.482      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.541 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.488      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.535 ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.036     ; 1.486      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.532 ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.479      ;
; -0.521 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.466      ;
; -0.518 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.459      ;
; -0.516 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.461      ;
; -0.514 ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.512 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.459      ;
; -0.511 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.452      ;
; -0.510 ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.044     ; 1.453      ;
; -0.509 ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.042     ; 1.454      ;
; -0.507 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.653      ;
; -0.504 ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.445      ;
; -0.504 ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|sFCLK                      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.041     ; 1.450      ;
; -0.501 ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.647      ;
; -0.499 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.159      ; 1.645      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.497 ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.040     ; 1.444      ;
; -0.490 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.431      ;
; -0.489 ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.430      ;
; -0.489 ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.046     ; 1.430      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                   ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; -0.306 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.248      ;
; -0.306 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.248      ;
; -0.296 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.238      ;
; -0.296 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.238      ;
; -0.235 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.177      ;
; -0.235 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.177      ;
; -0.219 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.269     ; 0.937      ;
; -0.219 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.269     ; 0.937      ;
; -0.173 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.115      ;
; -0.173 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.115      ;
; -0.158 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 1.101      ;
; -0.158 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 1.101      ;
; -0.154 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.096      ;
; -0.144 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.086      ;
; -0.083 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 1.025      ;
; -0.077 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 1.020      ;
; -0.077 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 1.020      ;
; -0.075 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.637      ;
; -0.075 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.269     ; 0.793      ;
; -0.071 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.633      ;
; -0.069 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.631      ;
; -0.063 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.625      ;
; -0.063 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.625      ;
; -0.062 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.624      ;
; -0.061 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.623      ;
; -0.060 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.622      ;
; -0.058 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.620      ;
; -0.055 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.617      ;
; -0.054 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.616      ;
; -0.053 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.615      ;
; -0.047 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.609      ;
; -0.041 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.984      ;
; -0.037 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.599      ;
; -0.031 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.593      ;
; -0.031 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.974      ;
; -0.027 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.970      ;
; -0.027 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.970      ;
; -0.021 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 0.963      ;
; -0.005 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.172      ; 1.164      ;
; 0.003  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.940      ;
; 0.005  ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.269     ; 0.713      ;
; 0.007  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.555      ;
; 0.026  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 0.916      ;
; 0.027  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.535      ;
; 0.028  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.534      ;
; 0.028  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.915      ;
; 0.029  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.172      ; 1.130      ;
; 0.030  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.532      ;
; 0.030  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.913      ;
; 0.035  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.527      ;
; 0.036  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.526      ;
; 0.036  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.526      ;
; 0.036  ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 0.906      ;
; 0.037  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.525      ;
; 0.037  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.525      ;
; 0.040  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.522      ;
; 0.053  ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.172      ; 1.106      ;
; 0.062  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.500      ;
; 0.064  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.498      ;
; 0.065  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.497      ;
; 0.066  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.877      ;
; 0.066  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.877      ;
; 0.084  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.859      ;
; 0.089  ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.268     ; 0.630      ;
; 0.092  ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.851      ;
; 0.097  ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.846      ;
; 0.097  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 0.845      ;
; 0.099  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.844      ;
; 0.101  ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.842      ;
; 0.108  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.454      ;
; 0.108  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.454      ;
; 0.109  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.453      ;
; 0.109  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.834      ;
; 0.110  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.452      ;
; 0.111  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.451      ;
; 0.111  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.451      ;
; 0.111  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; 0.172      ; 1.048      ;
; 0.115  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.447      ;
; 0.116  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.446      ;
; 0.118  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.444      ;
; 0.119  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.443      ;
; 0.124  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.819      ;
; 0.131  ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.052     ; 0.804      ;
; 0.135  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.808      ;
; 0.139  ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.804      ;
; 0.159  ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.045     ; 0.783      ;
; 0.162  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.400      ;
; 0.166  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.500        ; 0.075      ; 0.396      ;
; 0.167  ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.776      ;
; 0.181  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.762      ;
; 0.198  ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.268     ; 0.521      ;
; 0.217  ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.726      ;
; 0.294  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.649      ;
; 0.324  ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.043     ; 0.620      ;
; 0.336  ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.607      ;
; 0.384  ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.559      ;
; 0.384  ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.559      ;
; 0.394  ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.549      ;
; 0.480  ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.043     ; 0.464      ;
; 0.584  ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 1.000        ; -0.044     ; 0.359      ;
+--------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                    ; To Node                                                      ; Launch Clock                            ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+
; -0.235 ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; 0.000        ; 1.645      ; 1.629      ;
; -0.200 ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; 0.000        ; 1.645      ; 1.664      ;
; 0.175  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.048      ; 0.307      ;
; 0.181  ; Clock_divider:Clock_divider_block|sXCLK                      ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.183  ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.307      ;
; 0.189  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_X[0]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.314      ;
; 0.204  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.251      ; 0.539      ;
; 0.235  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.253      ; 0.572      ;
; 0.257  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.253      ; 0.594      ;
; 0.287  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.411      ;
; 0.293  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.293  ; Clock_divider:Clock_divider_block|count_F[9]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.418      ;
; 0.294  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.294  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.419      ;
; 0.305  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.429      ;
; 0.307  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.431      ;
; 0.309  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.433      ;
; 0.312  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.437      ;
; 0.312  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.436      ;
; 0.312  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.436      ;
; 0.317  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_S[1]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.442      ;
; 0.321  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[0]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.445      ;
; 0.343  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.253      ; 0.680      ;
; 0.368  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.493      ;
; 0.369  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.493      ;
; 0.380  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.504      ;
; 0.381  ; Audio_Controller:Aduio_controller_block|count_I[7]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.505      ;
; 0.387  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.511      ;
; 0.395  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.520      ;
; 0.397  ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK                      ; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50    ; -0.500       ; 1.645      ; 1.761      ;
; 0.408  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.532      ;
; 0.417  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|sXCLK                      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.542      ;
; 0.424  ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK                      ; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50    ; -0.500       ; 1.645      ; 1.788      ;
; 0.442  ; Clock_divider:Clock_divider_block|count_F[8]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.567      ;
; 0.443  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.568      ;
; 0.450  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.574      ;
; 0.452  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.577      ;
; 0.455  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.580      ;
; 0.456  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.580      ;
; 0.458  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.582      ;
; 0.465  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.590      ;
; 0.469  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[2]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.594      ;
; 0.470  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.594      ;
; 0.473  ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.049      ; 0.606      ;
; 0.473  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.597      ;
; 0.486  ; Audio_Controller:Aduio_controller_block|count_I[2]           ; Audio_Controller:Aduio_controller_block|count_I[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.610      ;
; 0.493  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.245      ; 0.822      ;
; 0.506  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.506  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.631      ;
; 0.509  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.634      ;
; 0.509  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.634      ;
; 0.514  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.253      ; 0.851      ;
; 0.517  ; Clock_divider:Clock_divider_block|count_F[6]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.642      ;
; 0.518  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.643      ;
; 0.518  ; Audio_Controller:Aduio_controller_block|count_I[3]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.642      ;
; 0.519  ; Audio_Controller:Aduio_controller_block|count_I[5]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.643      ;
; 0.521  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.645      ;
; 0.521  ; Clock_divider:Clock_divider_block|count_F[5]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.646      ;
; 0.522  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[3]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.647      ;
; 0.524  ; Audio_Controller:Aduio_controller_block|count_I[1]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.648      ;
; 0.527  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.652      ;
; 0.529  ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.048      ; 0.661      ;
; 0.530  ; Clock_divider:Clock_divider_block|count_F[3]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.655      ;
; 0.531  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.656      ;
; 0.534  ; Clock_divider:Clock_divider_block|count_S[1]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.659      ;
; 0.535  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[4]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.660      ;
; 0.536  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.660      ;
; 0.538  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|count_I[7]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.662      ;
; 0.538  ; Clock_divider:Clock_divider_block|count_X[0]                 ; Clock_divider:Clock_divider_block|count_F[5]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.663      ;
; 0.539  ; Audio_Controller:Aduio_controller_block|count_I[0]           ; Audio_Controller:Aduio_controller_block|count_I[4]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.663      ;
; 0.545  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[5]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.669      ;
; 0.547  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.247      ; 0.878      ;
; 0.548  ; Audio_Controller:Aduio_controller_block|count_I[4]           ; Audio_Controller:Aduio_controller_block|count_I[6]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.672      ;
; 0.552  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.676      ;
; 0.553  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.678      ;
; 0.556  ; Clock_divider:Clock_divider_block|count_F[7]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.681      ;
; 0.565  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.689      ;
; 0.565  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.689      ;
; 0.566  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.690      ;
; 0.569  ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.251      ; 0.904      ;
; 0.571  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.697      ;
; 0.571  ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.040      ; 0.695      ;
; 0.572  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[6]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.697      ;
; 0.572  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[8]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.697      ;
; 0.573  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.699      ;
; 0.574  ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.042      ; 0.700      ;
; 0.574  ; Audio_Controller:Aduio_controller_block|count_I[6]           ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.245      ; 0.903      ;
; 0.575  ; Clock_divider:Clock_divider_block|count_F[2]                 ; Clock_divider:Clock_divider_block|count_F[7]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.700      ;
; 0.575  ; Clock_divider:Clock_divider_block|count_F[4]                 ; Clock_divider:Clock_divider_block|count_F[9]                 ; CLOCK_50                                ; CLOCK_50    ; 0.000        ; 0.041      ; 0.700      ;
+--------+--------------------------------------------------------------+--------------------------------------------------------------+-----------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_BCK'                                                                                                                                                       ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                            ; To Node                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.110 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.572      ; 1.576      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.022 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.572      ; 1.164      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.011 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; 0.000        ; 1.679      ; 1.782      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; -0.009 ; AUD_DACLRCK                                          ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_DACLRCK  ; AUD_BCK     ; -0.500       ; 1.679      ; 1.284      ;
; 0.215  ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.025      ; 0.324      ;
; 0.216  ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.025      ; 0.325      ;
; 0.217  ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.325      ;
; 0.218  ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.326      ;
; 0.218  ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.326      ;
; 0.219  ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.327      ;
; 0.265  ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.038      ; 0.387      ;
; 0.278  ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.025      ; 0.387      ;
; 0.285  ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.695      ; 0.564      ;
; 0.285  ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.393      ;
; 0.290  ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.398      ;
; 0.290  ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.692      ; 0.566      ;
; 0.291  ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.399      ;
; 0.291  ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.399      ;
; 0.311  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.419      ;
; 0.311  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.419      ;
; 0.312  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.420      ;
; 0.313  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.421      ;
; 0.313  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.421      ;
; 0.317  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.425      ;
; 0.318  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.426      ;
; 0.318  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.426      ;
; 0.319  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.427      ;
; 0.319  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.427      ;
; 0.320  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.428      ;
; 0.324  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.432      ;
; 0.327  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.435      ;
; 0.330  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.438      ;
; 0.330  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.438      ;
; 0.336  ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.033      ; 0.453      ;
; 0.340  ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.038      ; 0.462      ;
; 0.344  ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.025      ; 0.453      ;
; 0.373  ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.674      ; 0.631      ;
; 0.378  ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.633      ;
; 0.386  ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.494      ;
; 0.386  ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.494      ;
; 0.388  ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.024      ; 0.496      ;
; 0.391  ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.646      ;
; 0.391  ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.646      ;
; 0.393  ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.648      ;
; 0.394  ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.649      ;
; 0.396  ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.651      ;
; 0.400  ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.639      ; 0.623      ;
; 0.406  ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.671      ; 0.661      ;
; 0.419  ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.692      ; 0.695      ;
; 0.455  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.568      ;
; 0.457  ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.028      ; 0.569      ;
; 0.461  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.574      ;
; 0.461  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.574      ;
; 0.462  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.575      ;
; 0.462  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.575      ;
; 0.463  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.576      ;
; 0.466  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.579      ;
; 0.467  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.028      ; 0.579      ;
; 0.469  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.582      ;
; 0.470  ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.028      ; 0.582      ;
; 0.471  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.584      ;
; 0.471  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.584      ;
; 0.472  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.585      ;
; 0.472  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.585      ;
; 0.473  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.028      ; 0.585      ;
; 0.474  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.587      ;
; 0.474  ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.587      ;
; 0.475  ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.588      ;
; 0.475  ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.588      ;
; 0.476  ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.028      ; 0.588      ;
; 0.477  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.590      ;
; 0.480  ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ; AUD_BCK      ; AUD_BCK     ; 0.000        ; 0.029      ; 0.593      ;
; 0.481  ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ; AUD_BCK      ; AUD_BCK     ; -0.500       ; 0.674      ; 0.739      ;
+--------+------------------------------------------------------+------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AIC_BCLK'                                                                                                                                                    ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.009 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.436      ; 1.541      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; -0.002 ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; 0.000        ; 1.524      ; 1.636      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.023  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.524      ; 1.161      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.078  ; AIC_LRCIN                                           ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_LRCIN    ; AIC_BCLK    ; -0.500       ; 1.436      ; 1.128      ;
; 0.216  ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.325      ;
; 0.216  ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.325      ;
; 0.216  ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.325      ;
; 0.217  ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.325      ;
; 0.217  ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.326      ;
; 0.217  ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.326      ;
; 0.218  ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.325      ;
; 0.218  ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.325      ;
; 0.218  ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.325      ;
; 0.218  ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.325      ;
; 0.218  ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.327      ;
; 0.219  ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.326      ;
; 0.219  ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.325      ;
; 0.219  ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.325      ;
; 0.219  ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.325      ;
; 0.220  ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.327      ;
; 0.220  ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.327      ;
; 0.220  ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.326      ;
; 0.222  ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.091      ; 0.397      ;
; 0.240  ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.723      ; 0.547      ;
; 0.244  ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.662      ; 0.490      ;
; 0.247  ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.662      ; 0.493      ;
; 0.255  ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.662      ; 0.501      ;
; 0.266  ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.689      ; 0.539      ;
; 0.274  ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.689      ; 0.547      ;
; 0.276  ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.384      ;
; 0.276  ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.689      ; 0.549      ;
; 0.277  ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.383      ;
; 0.277  ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.385      ;
; 0.278  ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.022      ; 0.384      ;
; 0.278  ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.623      ; 0.485      ;
; 0.285  ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.393      ;
; 0.289  ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.398      ;
; 0.290  ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.399      ;
; 0.291  ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.398      ;
; 0.291  ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.023      ; 0.398      ;
; 0.291  ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.493      ;
; 0.293  ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.025      ; 0.402      ;
; 0.294  ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.496      ;
; 0.296  ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.498      ;
; 0.297  ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.579      ; 0.460      ;
; 0.297  ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.499      ;
; 0.298  ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11]     ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.623      ; 0.505      ;
; 0.304  ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.506      ;
; 0.305  ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.077      ; 0.466      ;
; 0.305  ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.618      ; 0.507      ;
; 0.309  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.417      ;
; 0.310  ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.418      ;
; 0.310  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.418      ;
; 0.310  ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.418      ;
; 0.311  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.419      ;
; 0.311  ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.419      ;
; 0.312  ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.420      ;
; 0.312  ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.420      ;
; 0.312  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.420      ;
; 0.313  ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.421      ;
; 0.317  ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.425      ;
; 0.317  ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.425      ;
; 0.318  ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.426      ;
; 0.319  ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.427      ;
; 0.319  ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.427      ;
; 0.322  ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.430      ;
; 0.329  ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.437      ;
; 0.330  ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.438      ;
; 0.330  ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.438      ;
; 0.331  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.439      ;
; 0.350  ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]      ; AIC_BCLK     ; AIC_BCLK    ; -0.500       ; 0.740      ; 0.674      ;
; 0.384  ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.492      ;
; 0.385  ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.493      ;
; 0.385  ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.493      ;
; 0.387  ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ; AIC_BCLK     ; AIC_BCLK    ; 0.000        ; 0.024      ; 0.495      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AIC_LRCIN'                                                                                                                                                                ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                  ; To Node                                                    ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.582      ;
; 0.121 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.585      ;
; 0.122 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.582      ;
; 0.125 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.585      ;
; 0.128 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.582      ;
; 0.131 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.585      ;
; 0.137 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.582      ;
; 0.138 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.582      ;
; 0.140 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.585      ;
; 0.141 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.585      ;
; 0.143 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.355      ; 0.582      ;
; 0.145 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.353      ; 0.582      ;
; 0.146 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[19][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.355      ; 0.585      ;
; 0.148 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.353      ; 0.585      ;
; 0.149 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.349      ; 0.582      ;
; 0.150 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.348      ; 0.582      ;
; 0.151 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.347      ; 0.582      ;
; 0.152 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.349      ; 0.585      ;
; 0.153 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[29][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.348      ; 0.585      ;
; 0.153 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.345      ; 0.582      ;
; 0.154 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.347      ; 0.585      ;
; 0.156 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[51][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.345      ; 0.585      ;
; 0.157 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.341      ; 0.582      ;
; 0.160 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[62][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.341      ; 0.585      ;
; 0.161 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.337      ; 0.582      ;
; 0.162 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.336      ; 0.582      ;
; 0.164 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.389      ; 0.637      ;
; 0.164 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[41][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.337      ; 0.585      ;
; 0.165 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.336      ; 0.585      ;
; 0.165 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.333      ; 0.582      ;
; 0.167 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.389      ; 0.640      ;
; 0.168 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[23][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.333      ; 0.585      ;
; 0.169 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.443      ; 0.696      ;
; 0.170 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.328      ; 0.582      ;
; 0.172 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.443      ; 0.699      ;
; 0.173 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.637      ;
; 0.173 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[36][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.328      ; 0.585      ;
; 0.176 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.640      ;
; 0.177 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.637      ;
; 0.179 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.389      ; 0.652      ;
; 0.179 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.319      ; 0.582      ;
; 0.179 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.319      ; 0.582      ;
; 0.180 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.640      ;
; 0.182 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[16][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.389      ; 0.655      ;
; 0.182 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[57][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.319      ; 0.585      ;
; 0.182 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[48][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.319      ; 0.585      ;
; 0.182 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.316      ; 0.582      ;
; 0.183 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.637      ;
; 0.184 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][33]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.648      ;
; 0.185 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][28]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.649      ;
; 0.185 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.313      ; 0.582      ;
; 0.185 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[20][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.316      ; 0.585      ;
; 0.186 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.640      ;
; 0.187 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][34]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.651      ;
; 0.187 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.311      ; 0.582      ;
; 0.188 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][28]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[5][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.380      ; 0.652      ;
; 0.188 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[24][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.313      ; 0.585      ;
; 0.188 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.648      ;
; 0.189 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.649      ;
; 0.190 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[47][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.311      ; 0.585      ;
; 0.191 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.651      ;
; 0.192 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.443      ; 0.719      ;
; 0.192 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.637      ;
; 0.192 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[50][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.376      ; 0.652      ;
; 0.193 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.637      ;
; 0.193 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.305      ; 0.582      ;
; 0.194 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.304      ; 0.582      ;
; 0.194 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][17]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.648      ;
; 0.194 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.304      ; 0.582      ;
; 0.195 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[6][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.443      ; 0.722      ;
; 0.195 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][13] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.640      ;
; 0.195 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.649      ;
; 0.196 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[33][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[33][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.302      ; 0.582      ;
; 0.196 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.640      ;
; 0.196 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[46][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.305      ; 0.585      ;
; 0.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][30]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[8][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.304      ; 0.585      ;
; 0.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][18]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.651      ;
; 0.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.301      ; 0.582      ;
; 0.197 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[55][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.304      ; 0.585      ;
; 0.198 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][12]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[1][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.370      ; 0.652      ;
; 0.198 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.300      ; 0.582      ;
; 0.199 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[33][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[33][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.302      ; 0.585      ;
; 0.200 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][14]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[4][16]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.301      ; 0.585      ;
; 0.200 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][31]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.353      ; 0.637      ;
; 0.201 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[11][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.300      ; 0.585      ;
; 0.201 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.297      ; 0.582      ;
; 0.203 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][17] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.648      ;
; 0.203 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][29]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[3][32]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.353      ; 0.640      ;
; 0.204 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][33] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.648      ;
; 0.204 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.649      ;
; 0.204 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.349      ; 0.637      ;
; 0.204 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[54][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.297      ; 0.585      ;
; 0.205 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][28] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][31] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.649      ;
; 0.206 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][13]  ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[2][15]  ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.347      ; 0.637      ;
; 0.206 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][18] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.651      ;
; 0.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[56][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.291      ; 0.582      ;
; 0.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][30] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[35][34] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.360      ; 0.651      ;
; 0.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][12] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[12][16] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.361      ; 0.652      ;
; 0.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][14] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[39][15] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.291      ; 0.582      ;
; 0.207 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][29] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[27][32] ; AIC_LRCIN    ; AIC_LRCIN   ; 0.000        ; 0.349      ; 0.640      ;
+-------+------------------------------------------------------------+------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                              ; To Node                                                                                                                                                                                          ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.126 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.468      ;
; 0.132 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.474      ;
; 0.133 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.475      ;
; 0.134 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.476      ;
; 0.136 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.478      ;
; 0.151 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_3                                                                ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.238      ; 0.493      ;
; 0.154 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.483      ;
; 0.155 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.482      ;
; 0.158 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.487      ;
; 0.159 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.486      ;
; 0.160 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.487      ;
; 0.164 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.493      ;
; 0.165 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.492      ;
; 0.167 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.496      ;
; 0.168 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.225      ; 0.497      ;
; 0.168 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.495      ;
; 0.169 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.223      ; 0.496      ;
; 0.180 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.307      ;
; 0.191 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.318      ;
; 0.210 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.333      ;
; 0.212 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.337      ;
; 0.213 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.336      ;
; 0.214 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[26][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[25][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.339      ;
; 0.234 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.357      ;
; 0.269 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.063      ; 0.416      ;
; 0.273 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.397      ;
; 0.277 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[17][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.049      ; 0.410      ;
; 0.278 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[59][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[58][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.040      ; 0.402      ;
; 0.283 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.040      ; 0.407      ;
; 0.283 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.040      ; 0.407      ;
; 0.286 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[56][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[55][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.042      ; 0.412      ;
; 0.286 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.040      ; 0.410      ;
; 0.288 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.411      ;
; 0.289 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[10][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.412      ;
; 0.289 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.412      ;
; 0.289 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.412      ;
; 0.292 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.419      ;
; 0.292 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.419      ;
; 0.297 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[33][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[32][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.040      ; 0.421      ;
; 0.300 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[45][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.423      ;
; 0.313 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.440      ;
; 0.321 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.448      ;
; 0.347 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.470      ;
; 0.347 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.470      ;
; 0.348 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][40]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][40]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.042      ; 0.474      ;
; 0.349 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][37]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][37]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.042      ; 0.475      ;
; 0.356 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[20][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.044      ; 0.484      ;
; 0.359 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.482      ;
; 0.361 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.488      ;
; 0.369 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][41]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][41]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.042      ; 0.495      ;
; 0.384 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.509      ;
; 0.394 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[18][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.517      ;
; 0.395 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[37][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.154     ; 0.325      ;
; 0.398 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.155     ; 0.327      ;
; 0.398 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[14][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[13][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.035      ; 0.517      ;
; 0.407 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.326      ;
; 0.409 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.163     ; 0.330      ;
; 0.413 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[27][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.163     ; 0.334      ;
; 0.420 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[2][40]~_Duplicate_1                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[1][40]~_Duplicate_1                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.163     ; 0.341      ;
; 0.425 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sYOUT[91]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.063      ; 0.572      ;
; 0.431 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.350      ;
; 0.432 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[90]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.048      ; 0.564      ;
; 0.441 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.568      ;
; 0.441 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.568      ;
; 0.445 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.570      ;
; 0.446 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.571      ;
; 0.452 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.025      ; 0.561      ;
; 0.453 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.576      ;
; 0.456 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.581      ;
; 0.459 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[2]                                                                               ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.043      ; 0.586      ;
; 0.465 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][37]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[34][37]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.039      ; 0.588      ;
; 0.469 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.155     ; 0.398      ;
; 0.469 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.154     ; 0.399      ;
; 0.475 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][32]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][32]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.032      ; 0.591      ;
; 0.476 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.407      ;
; 0.476 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][40]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[60][40]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.407      ;
; 0.477 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[30][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.408      ;
; 0.478 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[24][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[23][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.409      ;
; 0.478 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[42][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[41][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.154     ; 0.408      ;
; 0.479 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[47][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[46][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.152     ; 0.411      ;
; 0.480 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[29][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[28][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.164     ; 0.400      ;
; 0.480 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][33]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][33]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.399      ;
; 0.480 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][41]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][41]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.411      ;
; 0.481 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.412      ;
; 0.482 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][31]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][31]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.155     ; 0.411      ;
; 0.485 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[16][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[15][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.404      ;
; 0.488 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2] ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.041      ; 0.613      ;
; 0.489 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[51][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[50][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.408      ;
; 0.489 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[12][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[11][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.155     ; 0.418      ;
; 0.492 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[44][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[43][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.247      ; 0.823      ;
; 0.493 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                   ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[91]                                                                                             ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.048      ; 0.625      ;
; 0.494 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[6][43]                                                                            ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[5][43]                                                                                                      ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.164     ; 0.414      ;
; 0.494 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][35]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][35]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.413      ;
; 0.496 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[19][34]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[18][34]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.163     ; 0.417      ;
; 0.497 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[62][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[61][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.153     ; 0.428      ;
; 0.498 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[51][42]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[50][42]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.417      ;
; 0.499 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[39][30]~_Duplicate_2                                                              ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[38][30]~_Duplicate_2                                                                                        ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; 0.052      ; 0.635      ;
; 0.499 ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[36][43]                                                                           ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|sxin[35][43]                                                                                                     ; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; 0.000        ; -0.165     ; 0.418      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                                                                                                                   ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                            ; Latch Clock                             ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+
; 0.178 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.052      ; 0.314      ;
; 0.179 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.179 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.307      ;
; 0.266 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.394      ;
; 0.302 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.430      ;
; 0.302 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.268      ; 0.654      ;
; 0.312 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.440      ;
; 0.349 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.477      ;
; 0.371 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.268      ; 0.723      ;
; 0.386 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.514      ;
; 0.388 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.516      ;
; 0.426 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.554      ;
; 0.440 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.268      ; 0.792      ;
; 0.448 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.268      ; 0.800      ;
; 0.451 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.579      ;
; 0.460 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.588      ;
; 0.474 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.602      ;
; 0.477 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.605      ;
; 0.495 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.623      ;
; 0.514 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.642      ;
; 0.540 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.668      ;
; 0.547 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.173     ; 0.458      ;
; 0.549 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.676      ;
; 0.549 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.677      ;
; 0.558 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.333      ;
; 0.561 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.336      ;
; 0.564 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.692      ;
; 0.572 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.699      ;
; 0.581 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.709      ;
; 0.585 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.713      ;
; 0.590 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.365      ;
; 0.592 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.367      ;
; 0.593 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.368      ;
; 0.594 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.369      ;
; 0.596 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.371      ;
; 0.597 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.372      ;
; 0.597 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.724      ;
; 0.598 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.373      ;
; 0.599 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.374      ;
; 0.600 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.375      ;
; 0.600 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.375      ;
; 0.609 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.737      ;
; 0.609 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.737      ;
; 0.616 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.172     ; 0.528      ;
; 0.620 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.747      ;
; 0.640 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.767      ;
; 0.643 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.771      ;
; 0.647 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.775      ;
; 0.648 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.775      ;
; 0.651 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.426      ;
; 0.652 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.427      ;
; 0.652 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.427      ;
; 0.652 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.427      ;
; 0.652 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.427      ;
; 0.653 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.428      ;
; 0.653 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.428      ;
; 0.653 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.428      ;
; 0.654 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.429      ;
; 0.658 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.433      ;
; 0.661 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.436      ;
; 0.662 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.437      ;
; 0.663 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.790      ;
; 0.671 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.798      ;
; 0.690 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.818      ;
; 0.690 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.818      ;
; 0.693 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.468      ;
; 0.699 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.474      ;
; 0.702 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.477      ;
; 0.703 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.478      ;
; 0.703 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.478      ;
; 0.704 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.479      ;
; 0.705 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.480      ;
; 0.707 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.482      ;
; 0.708 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.483      ;
; 0.708 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.173     ; 0.619      ;
; 0.711 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.838      ;
; 0.712 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.487      ;
; 0.721 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.496      ;
; 0.723 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.498      ;
; 0.727 ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.502      ;
; 0.733 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.508      ;
; 0.733 ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.508      ;
; 0.743 ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; -0.500       ; 0.171      ; 0.518      ;
; 0.759 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.886      ;
; 0.790 ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.044      ; 0.918      ;
; 0.802 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.929      ;
; 0.810 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.937      ;
; 0.835 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.173     ; 0.746      ;
; 0.842 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.969      ;
; 0.842 ; Audio_Controller:Aduio_controller_block|position_SPI[3] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 0.969      ;
; 0.890 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.017      ;
; 0.890 ; Audio_Controller:Aduio_controller_block|position_SPI[2] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.017      ;
; 0.933 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.060      ;
; 0.933 ; Audio_Controller:Aduio_controller_block|position_SPI[1] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.060      ;
; 0.941 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.068      ;
; 0.941 ; Audio_Controller:Aduio_controller_block|position_SPI[0] ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; 0.043      ; 1.068      ;
; 0.970 ; Audio_Controller:Aduio_controller_block|position_SPI[4] ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0.000        ; -0.173     ; 0.881      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------+-----------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'AUD_DACLRCK'                                                                                                         ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                       ; To Node          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+
; 0.686 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]  ; DAC_WM8731_R[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.314      ;
; 0.687 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]  ; DAC_WM8731_R[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.315      ;
; 0.687 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]  ; DAC_WM8731_R[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.315      ;
; 0.688 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14] ; DAC_WM8731_R[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.316      ;
; 0.688 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10] ; DAC_WM8731_R[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.316      ;
; 0.688 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]  ; DAC_WM8731_R[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.316      ;
; 0.689 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]  ; DAC_WM8731_R[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; 0.014      ; 0.317      ;
; 0.728 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]  ; DAC_WM8731_R[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.028     ; 0.314      ;
; 0.728 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]  ; DAC_WM8731_R[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.028     ; 0.314      ;
; 0.729 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11] ; DAC_WM8731_R[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.028     ; 0.315      ;
; 0.780 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]  ; DAC_WM8731_R[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.081     ; 0.313      ;
; 0.800 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15] ; DAC_WM8731_R[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.028     ; 0.386      ;
; 0.804 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]  ; DAC_WM8731_R[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.028     ; 0.390      ;
; 0.854 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]  ; DAC_WM8731_R[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.081     ; 0.387      ;
; 0.854 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13] ; DAC_WM8731_R[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.081     ; 0.387      ;
; 0.856 ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12] ; DAC_WM8731_R[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.081     ; 0.389      ;
; 1.627 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]  ; DAC_WM8731_L[4]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.846     ; 0.395      ;
; 1.661 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15] ; DAC_WM8731_L[15] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.949     ; 0.326      ;
; 1.661 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]  ; DAC_WM8731_L[7]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.949     ; 0.326      ;
; 1.677 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]  ; DAC_WM8731_L[1]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.823     ; 0.468      ;
; 1.696 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]  ; DAC_WM8731_L[2]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.823     ; 0.487      ;
; 1.710 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13] ; DAC_WM8731_L[13] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.998     ; 0.326      ;
; 1.733 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11] ; DAC_WM8731_L[11] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.949     ; 0.398      ;
; 1.736 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]  ; DAC_WM8731_L[6]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.967     ; 0.383      ;
; 1.769 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]  ; DAC_WM8731_L[8]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.985     ; 0.398      ;
; 1.771 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]  ; DAC_WM8731_L[9]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.985     ; 0.400      ;
; 1.784 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12] ; DAC_WM8731_L[12] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.998     ; 0.400      ;
; 1.805 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10] ; DAC_WM8731_L[10] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.949     ; 0.470      ;
; 1.830 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14] ; DAC_WM8731_L[14] ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -0.985     ; 0.459      ;
; 1.897 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]  ; DAC_WM8731_L[3]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.047     ; 0.464      ;
; 1.993 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]  ; DAC_WM8731_L[0]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.047     ; 0.560      ;
; 1.999 ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]  ; DAC_WM8731_L[5]  ; AIC_BCLK     ; AUD_DACLRCK ; -0.500       ; -1.047     ; 0.566      ;
+-------+-------------------------------------------------+------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AIC_LRCIN'                                                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock     ; Clock Edge ; Target                                                     ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate  ; AIC_LRCIN ; Rise       ; AIC_LRCIN                                                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[0]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[10]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[11]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[12]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[13]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[14]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[15]                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[1]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[2]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[3]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[4]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[5]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[6]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[7]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[8]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; DAC_AIC23_L[9]                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][0]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][10]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][11]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][12]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][13]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][14]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][15]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][16]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][17]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][18]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][19]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][1]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][20]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][21]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][22]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][23]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][24]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][25]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][26]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][27]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][28]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][29]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][2]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][30]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][31]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][32]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][33]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][34]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][35]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][36]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][37]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][38]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][39]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][3]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][40]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][41]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][42]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][43]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][44]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][45]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][4]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][5]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][6]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][7]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][8]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[0][9]   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][10] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][11] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][12] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][13] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][14] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][15] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][16] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][17] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][18] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][19] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][20] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][21] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][22] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][23] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][24] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][25] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][26] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][27] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][28] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][29] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][30] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][31] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][32] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][33] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][34] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][35] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][36] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][37] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][38] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][39] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][40] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][41] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; AIC_LRCIN ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|hin_2d[10][42] ;
+--------+--------------+----------------+------------+-----------+------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AIC_BCLK'                                                                                    ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                              ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AIC_BCLK ; Rise       ; AIC_BCLK                                            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_R[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inL[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_inR[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outR[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_L[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AIC_BCLK ; Rise       ; Audio_Interface:Audio_Interface_AIC23|get_R[9]      ;
; -0.360 ; -0.144       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[6]      ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[12]     ;
; -0.358 ; -0.142       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|ADC_L[13]     ;
; -0.353 ; -0.137       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[0] ;
; -0.353 ; -0.137       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[1] ;
; -0.353 ; -0.137       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[2] ;
; -0.353 ; -0.137       ; 0.216          ; High Pulse Width ; AIC_BCLK ; Fall       ; Audio_Interface:Audio_Interface_AIC23|count_outL[3] ;
+--------+--------------+----------------+------------------+----------+------------+-----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_BCK'                                                                                     ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock   ; Clock Edge ; Target                                               ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; AUD_BCK ; Rise       ; AUD_BCK                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[0]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[1]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[2]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[3]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[4]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[5]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inR[6]  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ;
; -0.328 ; -0.112       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[12]     ;
; -0.328 ; -0.112       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[13]     ;
; -0.328 ; -0.112       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[2]      ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[0] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[1] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[2] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[3] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[4] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[5] ;
; -0.327 ; -0.111       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_outL[6] ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[10]     ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[11]     ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[14]     ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[15]     ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[3]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[4]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[5]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[6]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[7]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[8]      ;
; -0.323 ; -0.107       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[9]      ;
; -0.312 ; -0.096       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[0]      ;
; -0.312 ; -0.096       ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|ADC_L[1]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[0]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[1]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[2]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[6]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[7]      ;
; -0.273 ; -0.089       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[8]      ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[10]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[11]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[12]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[13]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[14]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[15]     ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[3]      ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[4]      ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[5]      ;
; -0.272 ; -0.088       ; 0.184          ; Low Pulse Width  ; AUD_BCK ; Rise       ; Audio_Interface:Audio_Interface_WM8731|get_L[9]      ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[0]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[1]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[2]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[3]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[4]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[5]  ;
; -0.154 ; 0.062        ; 0.216          ; High Pulse Width ; AUD_BCK ; Fall       ; Audio_Interface:Audio_Interface_WM8731|count_inL[6]  ;
+--------+--------------+----------------+------------------+---------+------------+------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                            ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock    ; Clock Edge ; Target                                                       ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; CLOCK_50 ; Rise       ; CLOCK_50                                                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.trans_I2C ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SCLK            ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|sI2C_SDAT            ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[2]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[3]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[4]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[5]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[6]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[7]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[8]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_F[9]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_S[1]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|count_X[0]                 ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK                      ;
; -0.064 ; 0.120        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK                      ;
; -0.063 ; 0.121        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider:Clock_divider_block|sXCLK                      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[0]      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[1]      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[2]      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_list_CMD[3]      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[0]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[1]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[2]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[3]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|I2C_pos[4]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[0]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[1]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[2]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[3]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[4]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[5]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[6]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|count_I[7]           ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.idle      ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.start_I2C ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Audio_Controller:Aduio_controller_block|nstate_I2C.stop_I2C  ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|nstate_I2C.trans_I2C|clk              ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|sI2C_SCLK|clk                         ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|sI2C_SDAT|clk                         ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[2]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[3]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[4]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[5]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[6]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[7]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[8]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_F[9]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_S[1]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|count_X[0]|clk                           ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|sFCLK|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|sSCLK|clk                                ;
; 0.116  ; 0.116        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Clock_divider_block|sXCLK|clk                                ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_list_CMD[0]|clk                   ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_list_CMD[1]|clk                   ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_list_CMD[2]|clk                   ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_list_CMD[3]|clk                   ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_pos[0]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_pos[1]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_pos[2]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_pos[3]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|I2C_pos[4]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|count_I[0]|clk                        ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; CLOCK_50 ; Rise       ; Aduio_controller_block|count_I[1]|clk                        ;
+--------+--------------+----------------+-----------------+----------+------------+--------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'AUD_DACLRCK'                                                                 ;
+--------+--------------+----------------+-----------------+-------------+------------+-----------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock       ; Clock Edge ; Target                            ;
+--------+--------------+----------------+-----------------+-------------+------------+-----------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                   ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]                   ;
; -0.088 ; 0.096        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]                   ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]                  ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]                   ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]                   ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]                   ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]                   ;
; -0.087 ; 0.097        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]                  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]                   ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]                   ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[4]|clk               ;
; 0.092  ; 0.092        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[6]|clk               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[10]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[11]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[12]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[13]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[14]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[15]|clk              ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[1]|clk               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[2]|clk               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[7]|clk               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[8]|clk               ;
; 0.093  ; 0.093        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[9]|clk               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[0]|clk               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[3]|clk               ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_L[5]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[0]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[10]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[11]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[12]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[13]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[14]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[15]|clk              ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[1]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[2]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[3]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[4]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[5]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[6]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[7]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[8]|clk               ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; DAC_WM8731_R[9]|clk               ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~inputclkctrl|inclk[0] ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~input|o               ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width ; AUD_DACLRCK ; Rise       ; AUD_DACLRCK~inputclkctrl|outclk   ;
+--------+--------------+----------------+-----------------+-------------+------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sFCLK'                                                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type       ; Clock                                   ; Clock Edge ; Target                                                                                                                                                                                           ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][30]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][31]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][32]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][33]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][34]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_2                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][35]~_Duplicate_3                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][36]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][36]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][37]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][37]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][38]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][38]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][39]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][39]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][40]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][40]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][41]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][41]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][42]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][42]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][43]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][43]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][44]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][44]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][45]                                                                                                       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|DR[64][45]~_Duplicate_1                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a1                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a10                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a11                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a12                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a13                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a14                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a15                   ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a2                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a3                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a4                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a5                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a6                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a7                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a8                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|altsyncram_kh81:altsyncram2|ram_block3a9                    ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[0]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[4]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|altshift_taps:DR_rtl_0|shift_taps_jpm:auto_generated|cntr_vqf:cntr1|counter_reg_bit[5]                           ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[0]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[10]                                                                                                        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[1]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[2]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[3]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[4]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[5]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[6]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[7]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[8]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|cntCR[9]                                                                                                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[0]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[10]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[11]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[12]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[13]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[14]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[15]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[16]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[17]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[18]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[19]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[1]                                                                                              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[20]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[21]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[22]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[23]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[24]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[25]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[26]                                                                                             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period ; Clock_divider:Clock_divider_block|sFCLK ; Rise       ; FIR_DI_FOLDING_LMS:FIR_DI_FOLDING_LMS_block|FIR_DI_FOLDING:FIR_DI_FOLDING_block|lpm_ff:FF_1|dffs[27]                                                                                             ;
+--------+--------------+----------------+------------+-----------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock_divider:Clock_divider_block|sSCLK'                                                                                        ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                   ; Clock Edge ; Target                                                  ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; -1.000 ; 1.000        ; 2.000          ; Min Period       ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.194  ; 0.410        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.216  ; 0.432        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.217  ; 0.433        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.234  ; 0.418        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[11]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[12]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[13]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[14]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[15]     ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[3]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[4]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[5]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[6]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[7]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[8]      ;
; 0.361  ; 0.577        ; 0.216          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Audio_Controller:Aduio_controller_block|COMMAND[9]      ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|AIC_SPI_CS      ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[0]     ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[1]     ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[2]     ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|list_CMD[3]     ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[0] ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[1] ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[2] ;
; 0.383  ; 0.567        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[3] ;
; 0.405  ; 0.589        ; 0.184          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Fall       ; Audio_Controller:Aduio_controller_block|position_SPI[4] ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[11]|clk                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[12]|clk                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[13]|clk                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[14]|clk                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[15]|clk                  ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[3]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[4]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[5]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[6]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[7]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[8]|clk                   ;
; 0.414  ; 0.414        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|COMMAND[9]|clk                   ;
; 0.415  ; 0.415        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[4]|clk              ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[0]|clk                  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[1]|clk                  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[2]|clk                  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[3]|clk                  ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[0]|clk              ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[1]|clk              ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[2]|clk              ;
; 0.437  ; 0.437        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[3]|clk              ;
; 0.438  ; 0.438        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|AIC_SPI_CS|clk                   ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|inclk[0]              ;
; 0.448  ; 0.448        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|outclk                ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK|q                             ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|inclk[0]              ;
; 0.551  ; 0.551        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Clock_divider_block|sSCLK~clkctrl|outclk                ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|AIC_SPI_CS|clk                   ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[0]|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[1]|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[2]|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|list_CMD[3]|clk                  ;
; 0.561  ; 0.561        ; 0.000          ; High Pulse Width ; Clock_divider:Clock_divider_block|sSCLK ; Rise       ; Aduio_controller_block|position_SPI[0]|clk              ;
+--------+--------------+----------------+------------------+-----------------------------------------+------------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; 1.482  ; 2.321  ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; -0.233 ; 0.193  ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; 1.774  ; 2.678  ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; 15.393 ; 16.155 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; 1.489  ; 2.287  ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; 2.177  ; 3.144  ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; -0.306 ; 0.196  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; 7.223  ; 7.545  ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; -0.982 ; -1.582 ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; 0.447  ; -0.021 ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; -0.508 ; -1.110 ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; -0.620 ; -1.215 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; -1.192 ; -1.968 ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; -1.155 ; -2.002 ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.492  ; 0.080  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; -2.779 ; -3.687 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 11.091 ; 11.434 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 9.291  ; 9.634  ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 13.881 ; 14.552 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 10.511 ; 11.182 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 5.796  ; 6.157  ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 4.894  ; 5.146  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 4.097  ; 4.029  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 6.971  ; 7.235  ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 10.186 ; 11.021 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 3.877  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 10.094 ; 10.929 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 4.212  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 5.766  ; 6.176  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 4.013 ; 4.074 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 6.787 ; 7.188 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 4.131 ; 4.203 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 5.743 ; 6.074 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 5.594 ; 5.942 ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 4.731 ; 4.973 ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 3.963 ; 3.897 ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 4.462 ; 4.528 ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 8.822 ; 9.664 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 3.744 ;       ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 8.396 ; 9.166 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;       ; 4.067 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 5.551 ; 5.946 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                       ;
+------------------------------------------+------------+--------+----------+---------+---------------------+
; Clock                                    ; Setup      ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------+------------+--------+----------+---------+---------------------+
; Worst-case Slack                         ; -24.399    ; -0.235 ; N/A      ; N/A     ; -3.000              ;
;  AIC_BCLK                                ; -2.310     ; -0.009 ; N/A      ; N/A     ; -3.000              ;
;  AIC_LRCIN                               ; -24.399    ; 0.118  ; N/A      ; N/A     ; -3.000              ;
;  AUD_BCK                                 ; -2.325     ; -0.110 ; N/A      ; N/A     ; -3.000              ;
;  AUD_DACLRCK                             ; -2.416     ; 0.445  ; N/A      ; N/A     ; -3.000              ;
;  CLOCK_50                                ; -2.556     ; -0.235 ; N/A      ; N/A     ; -3.000              ;
;  Clock_divider:Clock_divider_block|sFCLK ; -23.778    ; 0.126  ; N/A      ; N/A     ; -3.000              ;
;  Clock_divider:Clock_divider_block|sSCLK ; -1.635     ; 0.178  ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                          ; -85514.383 ; -1.359 ; 0.0      ; 0.0     ; -8216.602           ;
;  AIC_BCLK                                ; -120.462   ; -0.077 ; N/A      ; N/A     ; -121.220            ;
;  AIC_LRCIN                               ; -64012.821 ; 0.000  ; N/A      ; N/A     ; -4118.105           ;
;  AUD_BCK                                 ; -66.811    ; -0.847 ; N/A      ; N/A     ; -73.774             ;
;  AUD_DACLRCK                             ; -32.543    ; 0.000  ; N/A      ; N/A     ; -44.120             ;
;  CLOCK_50                                ; -63.804    ; -0.435 ; N/A      ; N/A     ; -49.260             ;
;  Clock_divider:Clock_divider_block|sFCLK ; -21201.297 ; 0.000  ; N/A      ; N/A     ; -4096.027           ;
;  Clock_divider:Clock_divider_block|sSCLK ; -16.645    ; 0.000  ; N/A      ; N/A     ; -28.270             ;
+------------------------------------------+------------+--------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                    ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; 2.814  ; 3.289  ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; 0.401  ; 0.456  ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; 4.497  ; 4.938  ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; 29.991 ; 30.168 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; 2.835  ; 3.261  ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; 5.149  ; 5.587  ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.320  ; 0.396  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; 13.545 ; 13.767 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                     ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port   ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DOUT    ; AIC_BCLK                                ; -0.982 ; -1.582 ; Rise       ; AIC_BCLK                                ;
; AIC_LRCIN   ; AIC_BCLK                                ; 0.447  ; -0.021 ; Fall       ; AIC_BCLK                                ;
; AIC_LRCOUT  ; AIC_BCLK                                ; -0.508 ; -1.110 ; Fall       ; AIC_BCLK                                ;
; RESET       ; AIC_LRCIN                               ; -0.620 ; -0.906 ; Rise       ; AIC_LRCIN                               ;
; AUD_ADCDAT  ; AUD_BCK                                 ; -1.192 ; -1.968 ; Rise       ; AUD_BCK                                 ;
; AUD_ADCLRCK ; AUD_BCK                                 ; -1.155 ; -2.002 ; Fall       ; AUD_BCK                                 ;
; AUD_DACLRCK ; AUD_BCK                                 ; 0.492  ; 0.080  ; Fall       ; AUD_BCK                                 ;
; RESET       ; Clock_divider:Clock_divider_block|sFCLK ; -2.779 ; -3.687 ; Rise       ; Clock_divider:Clock_divider_block|sFCLK ;
+-------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise   ; Fall   ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 21.171 ; 20.807 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 18.592 ; 18.224 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 26.020 ; 26.109 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 20.449 ; 20.557 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 11.120 ; 11.115 ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 9.262  ; 9.301  ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 7.604  ; 7.651  ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 13.783 ; 13.778 ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 19.960 ; 20.396 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 7.537  ;        ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 19.711 ; 20.149 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;        ; 7.467  ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 10.892 ; 11.092 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+--------+--------+------------+-----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                               ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; Data Port  ; Clock Port                              ; Rise  ; Fall  ; Clock Edge ; Clock Reference                         ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+
; AIC_DIN    ; AIC_BCLK                                ; 4.013 ; 4.074 ; Fall       ; AIC_BCLK                                ;
; AIC_DIN    ; AIC_LRCIN                               ; 6.787 ; 7.188 ; Rise       ; AIC_LRCIN                               ;
; AUD_DACDAT ; AUD_BCK                                 ; 4.131 ; 4.203 ; Fall       ; AUD_BCK                                 ;
; AUD_DACDAT ; AUD_DACLRCK                             ; 5.743 ; 6.074 ; Rise       ; AUD_DACLRCK                             ;
; AIC_XCLK   ; CLOCK_50                                ; 5.594 ; 5.942 ; Rise       ; CLOCK_50                                ;
; AUD_XCK    ; CLOCK_50                                ; 4.731 ; 4.973 ; Rise       ; CLOCK_50                                ;
; I2C_SCLK   ; CLOCK_50                                ; 3.963 ; 3.897 ; Rise       ; CLOCK_50                                ;
; I2C_SDAT   ; CLOCK_50                                ; 4.462 ; 4.528 ; Rise       ; CLOCK_50                                ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 8.822 ; 9.664 ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ; 3.744 ;       ; Rise       ; Clock_divider:Clock_divider_block|sSCLK ;
; AD_SDIO    ; Clock_divider:Clock_divider_block|sSCLK ; 8.396 ; 9.166 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SCLK   ; Clock_divider:Clock_divider_block|sSCLK ;       ; 4.067 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
; AIC_SPI_CS ; Clock_divider:Clock_divider_block|sSCLK ; 5.551 ; 5.946 ; Fall       ; Clock_divider:Clock_divider_block|sSCLK ;
+------------+-----------------------------------------+-------+-------+------------+-----------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; AUD_XCK       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_XCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_DIN       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SCLK      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AIC_SPI_CS    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AD_SDIO       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_BCK                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_DACLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_BCLK                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCIN               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; RESET                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_LRCOUT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AIC_DOUT                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCLRCK             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; AUD_ADCDAT              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; AIC_XCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AIC_SPI_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; AD_SDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; AUD_XCK       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AUD_DACDAT    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; I2C_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; I2C_SDAT      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; AIC_XCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_DIN       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SCLK      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AIC_SPI_CS    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; AD_SDIO       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                       ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
; AIC_BCLK                                ; AIC_BCLK                                ; 30           ; 224          ; 32       ; 112      ;
; AIC_LRCIN                               ; AIC_BCLK                                ; 0            ; 0            ; 14       ; 14       ;
; AIC_LRCIN                               ; AIC_LRCIN                               ; 69184        ; 0            ; 0        ; 0        ;
; AUD_BCK                                 ; AIC_LRCIN                               ; 0            ; > 2147483647 ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN                               ; > 2147483647 ; 0            ; 0        ; 0        ;
; AUD_BCK                                 ; AUD_BCK                                 ; 15           ; 112          ; 16       ; 84       ;
; AUD_DACLRCK                             ; AUD_BCK                                 ; 0            ; 0            ; 14       ; 14       ;
; AIC_BCLK                                ; AUD_DACLRCK                             ; 0            ; 32           ; 0        ; 0        ;
; CLOCK_50                                ; CLOCK_50                                ; 839          ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50                                ; 1            ; 1            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50                                ; 1            ; 1            ; 0        ; 0        ;
; AIC_BCLK                                ; Clock_divider:Clock_divider_block|sFCLK ; 0            ; 28           ; 0        ; 0        ;
; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; > 2147483647 ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; > 2147483647 ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0            ; 40           ; 0        ; 70       ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                        ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
; From Clock                              ; To Clock                                ; RR Paths     ; FR Paths     ; RF Paths ; FF Paths ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
; AIC_BCLK                                ; AIC_BCLK                                ; 30           ; 224          ; 32       ; 112      ;
; AIC_LRCIN                               ; AIC_BCLK                                ; 0            ; 0            ; 14       ; 14       ;
; AIC_LRCIN                               ; AIC_LRCIN                               ; 69184        ; 0            ; 0        ; 0        ;
; AUD_BCK                                 ; AIC_LRCIN                               ; 0            ; > 2147483647 ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; AIC_LRCIN                               ; > 2147483647 ; 0            ; 0        ; 0        ;
; AUD_BCK                                 ; AUD_BCK                                 ; 15           ; 112          ; 16       ; 84       ;
; AUD_DACLRCK                             ; AUD_BCK                                 ; 0            ; 0            ; 14       ; 14       ;
; AIC_BCLK                                ; AUD_DACLRCK                             ; 0            ; 32           ; 0        ; 0        ;
; CLOCK_50                                ; CLOCK_50                                ; 839          ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; CLOCK_50                                ; 1            ; 1            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sSCLK ; CLOCK_50                                ; 1            ; 1            ; 0        ; 0        ;
; AIC_BCLK                                ; Clock_divider:Clock_divider_block|sFCLK ; 0            ; 28           ; 0        ; 0        ;
; AIC_LRCIN                               ; Clock_divider:Clock_divider_block|sFCLK ; > 2147483647 ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sFCLK ; Clock_divider:Clock_divider_block|sFCLK ; > 2147483647 ; 0            ; 0        ; 0        ;
; Clock_divider:Clock_divider_block|sSCLK ; Clock_divider:Clock_divider_block|sSCLK ; 0            ; 40           ; 0        ; 70       ;
+-----------------------------------------+-----------------------------------------+--------------+--------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 5     ; 5    ;
; Unconstrained Input Port Paths  ; 5083  ; 5083 ;
; Unconstrained Output Ports      ; 9     ; 9    ;
; Unconstrained Output Port Paths ; 108   ; 108  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Dec 02 04:02:30 2013
Info: Command: quartus_sta Toplevel -c Toplevel
Info: qsta_default_script.tcl version: #1
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Toplevel.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name AUD_BCK AUD_BCK
    Info (332105): create_clock -period 1.000 -name AIC_BCLK AIC_BCLK
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
    Info (332105): create_clock -period 1.000 -name Clock_divider:Clock_divider_block|sFCLK Clock_divider:Clock_divider_block|sFCLK
    Info (332105): create_clock -period 1.000 -name AIC_LRCIN AIC_LRCIN
    Info (332105): create_clock -period 1.000 -name Clock_divider:Clock_divider_block|sSCLK Clock_divider:Clock_divider_block|sSCLK
    Info (332105): create_clock -period 1.000 -name AUD_DACLRCK AUD_DACLRCK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -24.399
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -24.399    -64012.821 AIC_LRCIN 
    Info (332119):   -23.778    -21201.297 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -2.556       -63.804 CLOCK_50 
    Info (332119):    -2.416       -32.543 AUD_DACLRCK 
    Info (332119):    -2.325       -66.811 AUD_BCK 
    Info (332119):    -2.310      -120.462 AIC_BCLK 
    Info (332119):    -1.635       -16.645 Clock_divider:Clock_divider_block|sSCLK 
Info (332146): Worst-case hold slack is -0.105
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.105        -0.735 AUD_BCK 
    Info (332119):    -0.073        -0.122 CLOCK_50 
    Info (332119):     0.025         0.000 AIC_BCLK 
    Info (332119):     0.262         0.000 AIC_LRCIN 
    Info (332119):     0.329         0.000 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):     0.392         0.000 Clock_divider:Clock_divider_block|sSCLK 
    Info (332119):     0.445         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4096.027 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -3.000     -3806.600 AIC_LRCIN 
    Info (332119):    -3.000      -121.220 AIC_BCLK 
    Info (332119):    -3.000       -71.105 AUD_BCK 
    Info (332119):    -3.000       -49.260 CLOCK_50 
    Info (332119):    -3.000       -44.120 AUD_DACLRCK 
    Info (332119):    -1.285       -28.270 Clock_divider:Clock_divider_block|sSCLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -21.666
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -21.666    -56953.328 AIC_LRCIN 
    Info (332119):   -21.517    -19575.421 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -2.244       -55.188 CLOCK_50 
    Info (332119):    -2.155       -28.304 AUD_DACLRCK 
    Info (332119):    -1.977      -104.385 AIC_BCLK 
    Info (332119):    -1.957       -57.171 AUD_BCK 
    Info (332119):    -1.377       -12.946 Clock_divider:Clock_divider_block|sSCLK 
Info (332146): Worst-case hold slack is -0.087
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.087        -0.609 AUD_BCK 
    Info (332119):    -0.051        -0.069 CLOCK_50 
    Info (332119):     0.039         0.000 AIC_BCLK 
    Info (332119):     0.190         0.000 AIC_LRCIN 
    Info (332119):     0.331         0.000 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):     0.350         0.000 Clock_divider:Clock_divider_block|sSCLK 
    Info (332119):     0.462         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4095.191 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -3.000     -3806.600 AIC_LRCIN 
    Info (332119):    -3.000      -121.220 AIC_BCLK 
    Info (332119):    -3.000       -71.105 AUD_BCK 
    Info (332119):    -3.000       -49.260 CLOCK_50 
    Info (332119):    -3.000       -44.120 AUD_DACLRCK 
    Info (332119):    -1.285       -28.270 Clock_divider:Clock_divider_block|sSCLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -12.138
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):   -12.138    -31351.479 AIC_LRCIN 
    Info (332119):   -11.576    -10495.392 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -1.375       -19.280 AUD_DACLRCK 
    Info (332119):    -1.364       -41.301 AIC_BCLK 
    Info (332119):    -1.354       -21.321 AUD_BCK 
    Info (332119):    -0.758       -13.801 CLOCK_50 
    Info (332119):    -0.306        -1.450 Clock_divider:Clock_divider_block|sSCLK 
Info (332146): Worst-case hold slack is -0.235
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.235        -0.435 CLOCK_50 
    Info (332119):    -0.110        -0.847 AUD_BCK 
    Info (332119):    -0.009        -0.077 AIC_BCLK 
    Info (332119):     0.118         0.000 AIC_LRCIN 
    Info (332119):     0.126         0.000 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):     0.178         0.000 Clock_divider:Clock_divider_block|sSCLK 
    Info (332119):     0.686         0.000 AUD_DACLRCK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000     -4118.105 AIC_LRCIN 
    Info (332119):    -3.000      -120.888 AIC_BCLK 
    Info (332119):    -3.000       -73.774 AUD_BCK 
    Info (332119):    -3.000       -41.315 CLOCK_50 
    Info (332119):    -3.000       -37.292 AUD_DACLRCK 
    Info (332119):    -1.000     -2051.000 Clock_divider:Clock_divider_block|sFCLK 
    Info (332119):    -1.000       -22.000 Clock_divider:Clock_divider_block|sSCLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 1366 megabytes
    Info: Processing ended: Mon Dec 02 04:03:59 2013
    Info: Elapsed time: 00:01:29
    Info: Total CPU time (on all processors): 00:02:11


