---
MainSourceFile:  'C:/Users/TRETEC/OneDrive/Documents/Master2/HLS-FPGA/cnn_hls/CNN_lenet5/solution1/.autopilot/db/HW_CNN.pp.0.cpp'
Diagnostics:     
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_43_1:  '
    FileOffset:      43
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116437
        Length:          0
        ReplacementText: 'VITIS_LOOP_43_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_44_2:  '
    FileOffset:      44
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116470
        Length:          0
        ReplacementText: 'VITIS_LOOP_44_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_45_3:  '
    FileOffset:      45
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116508
        Length:          0
        ReplacementText: 'VITIS_LOOP_45_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_48_4:  '
    FileOffset:      48
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116615
        Length:          0
        ReplacementText: 'VITIS_LOOP_48_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_49_5:  '
    FileOffset:      49
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116660
        Length:          0
        ReplacementText: 'VITIS_LOOP_49_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_51_6:  '
    FileOffset:      51
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          116710
        Length:          0
        ReplacementText: 'VITIS_LOOP_51_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_76_1:  '
    FileOffset:      76
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117621
        Length:          0
        ReplacementText: 'VITIS_LOOP_76_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_77_2:  '
    FileOffset:      77
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117655
        Length:          0
        ReplacementText: 'VITIS_LOOP_77_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_78_3:  '
    FileOffset:      78
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117692
        Length:          0
        ReplacementText: 'VITIS_LOOP_78_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_81_4:  '
    FileOffset:      81
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117798
        Length:          0
        ReplacementText: 'VITIS_LOOP_81_4: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_82_5:  '
    FileOffset:      82
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117843
        Length:          0
        ReplacementText: 'VITIS_LOOP_82_5: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_84_6:  '
    FileOffset:      84
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          117893
        Length:          0
        ReplacementText: 'VITIS_LOOP_84_6: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_109_1:  '
    FileOffset:      109
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          118805
        Length:          0
        ReplacementText: 'VITIS_LOOP_109_1: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_112_2:  '
    FileOffset:      112
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          118887
        Length:          0
        ReplacementText: 'VITIS_LOOP_112_2: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_114_3:  '
    FileOffset:      114
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          118926
        Length:          0
        ReplacementText: 'VITIS_LOOP_114_3: '
  - DiagnosticName:  xilinx-label-all-loops
    Message:         'Added loop label VITIS_LOOP_115_4:  '
    FileOffset:      115
    FilePath:        HW_CNN.cpp
    Replacements:    
      - FilePath:        'C:\Users\TRETEC\OneDrive\Documents\Master2\HLS-FPGA\cnn_hls\CNN_lenet5\solution1\.autopilot\db\HW_CNN.pp.0.cpp'
        Offset:          118967
        Length:          0
        ReplacementText: 'VITIS_LOOP_115_4: '
...
