#! /usr/local/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1163-g71c36d12)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x56287f16c4a0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x56287f23b620 .scope module, "andi_tb" "andi_tb" 3 1;
 .timescale 0 0;
v0x56287f269050_0 .net "active", 0 0, L_0x56287f283ba0;  1 drivers
v0x56287f269110_0 .var "clk", 0 0;
v0x56287f2691b0_0 .var "clk_enable", 0 0;
v0x56287f2692a0_0 .net "data_address", 31 0, L_0x56287f281770;  1 drivers
v0x56287f269340_0 .net "data_read", 0 0, L_0x56287f27f2f0;  1 drivers
v0x56287f269430_0 .var "data_readdata", 31 0;
v0x56287f269500_0 .net "data_write", 0 0, L_0x56287f27f110;  1 drivers
v0x56287f2695d0_0 .net "data_writedata", 31 0, L_0x56287f281460;  1 drivers
v0x56287f2696a0_0 .net "instr_address", 31 0, L_0x56287f282ad0;  1 drivers
v0x56287f269800_0 .var "instr_readdata", 31 0;
v0x56287f2698a0_0 .net "register_v0", 31 0, L_0x56287f2813f0;  1 drivers
v0x56287f269990_0 .var "reset", 0 0;
S_0x56287f228aa0 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x56287f23b620;
 .timescale 0 0;
v0x56287f237c70_0 .var "ex_imm", 31 0;
v0x56287f23c3a0_0 .var "expected", 31 0;
v0x56287f241660_0 .var "i", 4 0;
v0x56287f241990_0 .var "imm", 15 0;
v0x56287f242aa0_0 .var "imm_instr", 31 0;
v0x56287f244960_0 .var "opcode", 5 0;
v0x56287f25b320_0 .var "rs", 4 0;
v0x56287f25b400_0 .var "rt", 4 0;
v0x56287f25b4e0_0 .var "test", 31 0;
v0x56287f25b5c0_0 .var "test_imm", 15 0;
E_0x56287f1b8130 .event posedge, v0x56287f25d4f0_0;
S_0x56287f228ed0 .scope module, "dut" "mips_cpu_harvard" 3 136, 4 1 0, S_0x56287f23b620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x56287f237b50 .functor OR 1, L_0x56287f27aaf0, L_0x56287f27ad70, C4<0>, C4<0>;
L_0x56287f1fde30 .functor BUFZ 1, L_0x56287f27a550, C4<0>, C4<0>, C4<0>;
L_0x56287f241870 .functor BUFZ 1, L_0x56287f27a6f0, C4<0>, C4<0>, C4<0>;
L_0x56287f242900 .functor BUFZ 1, L_0x56287f27a6f0, C4<0>, C4<0>, C4<0>;
L_0x56287f27b2b0 .functor AND 1, L_0x56287f27a550, L_0x56287f27b5b0, C4<1>, C4<1>;
L_0x56287f244840 .functor OR 1, L_0x56287f27b2b0, L_0x56287f27b190, C4<0>, C4<0>;
L_0x56287f1e5fc0 .functor OR 1, L_0x56287f244840, L_0x56287f27b3c0, C4<0>, C4<0>;
L_0x56287f27b850 .functor OR 1, L_0x56287f1e5fc0, L_0x56287f27ceb0, C4<0>, C4<0>;
L_0x56287f27b960 .functor OR 1, L_0x56287f27b850, L_0x56287f27c610, C4<0>, C4<0>;
L_0x56287f27ba20 .functor BUFZ 1, L_0x56287f27a810, C4<0>, C4<0>, C4<0>;
L_0x56287f27c500 .functor AND 1, L_0x56287f27bf70, L_0x56287f27c2d0, C4<1>, C4<1>;
L_0x56287f27c610 .functor OR 1, L_0x56287f27bc70, L_0x56287f27c500, C4<0>, C4<0>;
L_0x56287f27ceb0 .functor AND 1, L_0x56287f27c9e0, L_0x56287f27cc90, C4<1>, C4<1>;
L_0x56287f27d660 .functor OR 1, L_0x56287f27d100, L_0x56287f27d420, C4<0>, C4<0>;
L_0x56287f27c770 .functor OR 1, L_0x56287f27dbd0, L_0x56287f27ded0, C4<0>, C4<0>;
L_0x56287f27ddb0 .functor AND 1, L_0x56287f27d8e0, L_0x56287f27c770, C4<1>, C4<1>;
L_0x56287f27e6d0 .functor OR 1, L_0x56287f27e360, L_0x56287f27e5e0, C4<0>, C4<0>;
L_0x56287f27e9d0 .functor OR 1, L_0x56287f27e6d0, L_0x56287f27e7e0, C4<0>, C4<0>;
L_0x56287f27eb80 .functor AND 1, L_0x56287f27a550, L_0x56287f27e9d0, C4<1>, C4<1>;
L_0x56287f27ed30 .functor AND 1, L_0x56287f27a550, L_0x56287f27ec40, C4<1>, C4<1>;
L_0x56287f27f050 .functor AND 1, L_0x56287f27a550, L_0x56287f27eae0, C4<1>, C4<1>;
L_0x56287f27f2f0 .functor BUFZ 1, L_0x56287f241870, C4<0>, C4<0>, C4<0>;
L_0x56287f27ff80 .functor AND 1, L_0x56287f283ba0, L_0x56287f27b960, C4<1>, C4<1>;
L_0x56287f280090 .functor OR 1, L_0x56287f27c610, L_0x56287f27ceb0, C4<0>, C4<0>;
L_0x56287f281460 .functor BUFZ 32, L_0x56287f2812e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f281520 .functor BUFZ 32, L_0x56287f280270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f281670 .functor BUFZ 32, L_0x56287f2812e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f281770 .functor BUFZ 32, v0x56287f25c580_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f282770 .functor AND 1, v0x56287f2691b0_0, L_0x56287f27eb80, C4<1>, C4<1>;
L_0x56287f2827e0 .functor AND 1, L_0x56287f282770, v0x56287f2661e0_0, C4<1>, C4<1>;
L_0x56287f282ad0 .functor BUFZ 32, v0x56287f25d5b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f283ba0 .functor BUFZ 1, v0x56287f2661e0_0, C4<0>, C4<0>, C4<0>;
L_0x56287f283d20 .functor AND 1, v0x56287f2691b0_0, v0x56287f2661e0_0, C4<1>, C4<1>;
v0x56287f2602d0_0 .net *"_ivl_100", 31 0, L_0x56287f27c7e0;  1 drivers
L_0x7fe207105498 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f2603d0_0 .net *"_ivl_103", 25 0, L_0x7fe207105498;  1 drivers
L_0x7fe2071054e0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f2604b0_0 .net/2u *"_ivl_104", 31 0, L_0x7fe2071054e0;  1 drivers
v0x56287f260570_0 .net *"_ivl_106", 0 0, L_0x56287f27c9e0;  1 drivers
v0x56287f260630_0 .net *"_ivl_109", 5 0, L_0x56287f27cbf0;  1 drivers
L_0x7fe207105528 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56287f260710_0 .net/2u *"_ivl_110", 5 0, L_0x7fe207105528;  1 drivers
v0x56287f2607f0_0 .net *"_ivl_112", 0 0, L_0x56287f27cc90;  1 drivers
v0x56287f2608b0_0 .net *"_ivl_116", 31 0, L_0x56287f27d010;  1 drivers
L_0x7fe207105570 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f260990_0 .net *"_ivl_119", 25 0, L_0x7fe207105570;  1 drivers
L_0x7fe2071050a8 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x56287f260a70_0 .net/2u *"_ivl_12", 5 0, L_0x7fe2071050a8;  1 drivers
L_0x7fe2071055b8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x56287f260b50_0 .net/2u *"_ivl_120", 31 0, L_0x7fe2071055b8;  1 drivers
v0x56287f260c30_0 .net *"_ivl_122", 0 0, L_0x56287f27d100;  1 drivers
v0x56287f260cf0_0 .net *"_ivl_124", 31 0, L_0x56287f27d330;  1 drivers
L_0x7fe207105600 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f260dd0_0 .net *"_ivl_127", 25 0, L_0x7fe207105600;  1 drivers
L_0x7fe207105648 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56287f260eb0_0 .net/2u *"_ivl_128", 31 0, L_0x7fe207105648;  1 drivers
v0x56287f260f90_0 .net *"_ivl_130", 0 0, L_0x56287f27d420;  1 drivers
v0x56287f261050_0 .net *"_ivl_134", 31 0, L_0x56287f27d7f0;  1 drivers
L_0x7fe207105690 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f261240_0 .net *"_ivl_137", 25 0, L_0x7fe207105690;  1 drivers
L_0x7fe2071056d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f261320_0 .net/2u *"_ivl_138", 31 0, L_0x7fe2071056d8;  1 drivers
v0x56287f261400_0 .net *"_ivl_140", 0 0, L_0x56287f27d8e0;  1 drivers
v0x56287f2614c0_0 .net *"_ivl_143", 5 0, L_0x56287f27db30;  1 drivers
L_0x7fe207105720 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x56287f2615a0_0 .net/2u *"_ivl_144", 5 0, L_0x7fe207105720;  1 drivers
v0x56287f261680_0 .net *"_ivl_146", 0 0, L_0x56287f27dbd0;  1 drivers
v0x56287f261740_0 .net *"_ivl_149", 5 0, L_0x56287f27de30;  1 drivers
L_0x7fe207105768 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x56287f261820_0 .net/2u *"_ivl_150", 5 0, L_0x7fe207105768;  1 drivers
v0x56287f261900_0 .net *"_ivl_152", 0 0, L_0x56287f27ded0;  1 drivers
v0x56287f2619c0_0 .net *"_ivl_155", 0 0, L_0x56287f27c770;  1 drivers
v0x56287f261a80_0 .net *"_ivl_159", 1 0, L_0x56287f27e270;  1 drivers
L_0x7fe2071050f0 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x56287f261b60_0 .net/2u *"_ivl_16", 5 0, L_0x7fe2071050f0;  1 drivers
L_0x7fe2071057b0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x56287f261c40_0 .net/2u *"_ivl_160", 1 0, L_0x7fe2071057b0;  1 drivers
v0x56287f261d20_0 .net *"_ivl_162", 0 0, L_0x56287f27e360;  1 drivers
L_0x7fe2071057f8 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x56287f261de0_0 .net/2u *"_ivl_164", 5 0, L_0x7fe2071057f8;  1 drivers
v0x56287f261ec0_0 .net *"_ivl_166", 0 0, L_0x56287f27e5e0;  1 drivers
v0x56287f262190_0 .net *"_ivl_169", 0 0, L_0x56287f27e6d0;  1 drivers
L_0x7fe207105840 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x56287f262250_0 .net/2u *"_ivl_170", 5 0, L_0x7fe207105840;  1 drivers
v0x56287f262330_0 .net *"_ivl_172", 0 0, L_0x56287f27e7e0;  1 drivers
v0x56287f2623f0_0 .net *"_ivl_175", 0 0, L_0x56287f27e9d0;  1 drivers
L_0x7fe207105888 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x56287f2624b0_0 .net/2u *"_ivl_178", 5 0, L_0x7fe207105888;  1 drivers
v0x56287f262590_0 .net *"_ivl_180", 0 0, L_0x56287f27ec40;  1 drivers
L_0x7fe2071058d0 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x56287f262650_0 .net/2u *"_ivl_184", 5 0, L_0x7fe2071058d0;  1 drivers
v0x56287f262730_0 .net *"_ivl_186", 0 0, L_0x56287f27eae0;  1 drivers
L_0x7fe207105918 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x56287f2627f0_0 .net/2u *"_ivl_190", 0 0, L_0x7fe207105918;  1 drivers
v0x56287f2628d0_0 .net *"_ivl_20", 31 0, L_0x56287f27a9b0;  1 drivers
L_0x7fe207105960 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x56287f2629b0_0 .net/2u *"_ivl_200", 4 0, L_0x7fe207105960;  1 drivers
v0x56287f262a90_0 .net *"_ivl_203", 4 0, L_0x56287f27f810;  1 drivers
v0x56287f262b70_0 .net *"_ivl_205", 4 0, L_0x56287f27fa30;  1 drivers
v0x56287f262c50_0 .net *"_ivl_206", 4 0, L_0x56287f27fad0;  1 drivers
v0x56287f262d30_0 .net *"_ivl_213", 0 0, L_0x56287f280090;  1 drivers
L_0x7fe2071059a8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56287f262df0_0 .net/2u *"_ivl_214", 31 0, L_0x7fe2071059a8;  1 drivers
v0x56287f262ed0_0 .net *"_ivl_216", 31 0, L_0x56287f2801d0;  1 drivers
v0x56287f262fb0_0 .net *"_ivl_218", 31 0, L_0x56287f280480;  1 drivers
v0x56287f263090_0 .net *"_ivl_220", 31 0, L_0x56287f280610;  1 drivers
v0x56287f263170_0 .net *"_ivl_222", 31 0, L_0x56287f280950;  1 drivers
L_0x7fe207105138 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f263250_0 .net *"_ivl_23", 25 0, L_0x7fe207105138;  1 drivers
v0x56287f263330_0 .net *"_ivl_235", 0 0, L_0x56287f282770;  1 drivers
L_0x7fe207105ac8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x56287f2633f0_0 .net/2u *"_ivl_238", 31 0, L_0x7fe207105ac8;  1 drivers
L_0x7fe207105180 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56287f2634d0_0 .net/2u *"_ivl_24", 31 0, L_0x7fe207105180;  1 drivers
v0x56287f2635b0_0 .net *"_ivl_243", 15 0, L_0x56287f282c30;  1 drivers
v0x56287f263690_0 .net *"_ivl_244", 17 0, L_0x56287f282ea0;  1 drivers
L_0x7fe207105b10 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56287f263770_0 .net *"_ivl_247", 1 0, L_0x7fe207105b10;  1 drivers
v0x56287f263850_0 .net *"_ivl_250", 15 0, L_0x56287f282fe0;  1 drivers
L_0x7fe207105b58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56287f263930_0 .net *"_ivl_252", 1 0, L_0x7fe207105b58;  1 drivers
v0x56287f263a10_0 .net *"_ivl_255", 0 0, L_0x56287f2833f0;  1 drivers
L_0x7fe207105ba0 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x56287f263af0_0 .net/2u *"_ivl_256", 13 0, L_0x7fe207105ba0;  1 drivers
L_0x7fe207105be8 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f263bd0_0 .net/2u *"_ivl_258", 13 0, L_0x7fe207105be8;  1 drivers
v0x56287f2640c0_0 .net *"_ivl_26", 0 0, L_0x56287f27aaf0;  1 drivers
v0x56287f264180_0 .net *"_ivl_260", 13 0, L_0x56287f2836d0;  1 drivers
v0x56287f264260_0 .net *"_ivl_28", 31 0, L_0x56287f27ac80;  1 drivers
L_0x7fe2071051c8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f264340_0 .net *"_ivl_31", 25 0, L_0x7fe2071051c8;  1 drivers
L_0x7fe207105210 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56287f264420_0 .net/2u *"_ivl_32", 31 0, L_0x7fe207105210;  1 drivers
v0x56287f264500_0 .net *"_ivl_34", 0 0, L_0x56287f27ad70;  1 drivers
v0x56287f2645c0_0 .net *"_ivl_4", 31 0, L_0x56287f26a3f0;  1 drivers
v0x56287f2646a0_0 .net *"_ivl_45", 2 0, L_0x56287f27b060;  1 drivers
L_0x7fe207105258 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x56287f264780_0 .net/2u *"_ivl_46", 2 0, L_0x7fe207105258;  1 drivers
v0x56287f264860_0 .net *"_ivl_51", 2 0, L_0x56287f27b320;  1 drivers
L_0x7fe2071052a0 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x56287f264940_0 .net/2u *"_ivl_52", 2 0, L_0x7fe2071052a0;  1 drivers
v0x56287f264a20_0 .net *"_ivl_57", 0 0, L_0x56287f27b5b0;  1 drivers
v0x56287f264ae0_0 .net *"_ivl_59", 0 0, L_0x56287f27b2b0;  1 drivers
v0x56287f264ba0_0 .net *"_ivl_61", 0 0, L_0x56287f244840;  1 drivers
v0x56287f264c60_0 .net *"_ivl_63", 0 0, L_0x56287f1e5fc0;  1 drivers
v0x56287f264d20_0 .net *"_ivl_65", 0 0, L_0x56287f27b850;  1 drivers
L_0x7fe207105018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f264de0_0 .net *"_ivl_7", 25 0, L_0x7fe207105018;  1 drivers
v0x56287f264ec0_0 .net *"_ivl_70", 31 0, L_0x56287f27bb40;  1 drivers
L_0x7fe2071052e8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f264fa0_0 .net *"_ivl_73", 25 0, L_0x7fe2071052e8;  1 drivers
L_0x7fe207105330 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x56287f265080_0 .net/2u *"_ivl_74", 31 0, L_0x7fe207105330;  1 drivers
v0x56287f265160_0 .net *"_ivl_76", 0 0, L_0x56287f27bc70;  1 drivers
v0x56287f265220_0 .net *"_ivl_78", 31 0, L_0x56287f27bde0;  1 drivers
L_0x7fe207105060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f265300_0 .net/2u *"_ivl_8", 31 0, L_0x7fe207105060;  1 drivers
L_0x7fe207105378 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f2653e0_0 .net *"_ivl_81", 25 0, L_0x7fe207105378;  1 drivers
L_0x7fe2071053c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56287f2654c0_0 .net/2u *"_ivl_82", 31 0, L_0x7fe2071053c0;  1 drivers
v0x56287f2655a0_0 .net *"_ivl_84", 0 0, L_0x56287f27bf70;  1 drivers
v0x56287f265660_0 .net *"_ivl_87", 0 0, L_0x56287f27c0e0;  1 drivers
v0x56287f265740_0 .net *"_ivl_88", 31 0, L_0x56287f27be80;  1 drivers
L_0x7fe207105408 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f265820_0 .net *"_ivl_91", 30 0, L_0x7fe207105408;  1 drivers
L_0x7fe207105450 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x56287f265900_0 .net/2u *"_ivl_92", 31 0, L_0x7fe207105450;  1 drivers
v0x56287f2659e0_0 .net *"_ivl_94", 0 0, L_0x56287f27c2d0;  1 drivers
v0x56287f265aa0_0 .net *"_ivl_97", 0 0, L_0x56287f27c500;  1 drivers
v0x56287f265b60_0 .net "active", 0 0, L_0x56287f283ba0;  alias, 1 drivers
v0x56287f265c20_0 .net "alu_op1", 31 0, L_0x56287f281520;  1 drivers
v0x56287f265ce0_0 .net "alu_op2", 31 0, L_0x56287f281670;  1 drivers
v0x56287f265da0_0 .net "alui_instr", 0 0, L_0x56287f27b190;  1 drivers
v0x56287f265e60_0 .net "b_flag", 0 0, v0x56287f25c0b0_0;  1 drivers
v0x56287f265f00_0 .net "b_imm", 17 0, L_0x56287f2832b0;  1 drivers
v0x56287f265fc0_0 .net "b_offset", 31 0, L_0x56287f283860;  1 drivers
v0x56287f2660a0_0 .net "clk", 0 0, v0x56287f269110_0;  1 drivers
v0x56287f266140_0 .net "clk_enable", 0 0, v0x56287f2691b0_0;  1 drivers
v0x56287f2661e0_0 .var "cpu_active", 0 0;
v0x56287f266280_0 .net "curr_addr", 31 0, v0x56287f25d5b0_0;  1 drivers
v0x56287f266370_0 .net "curr_addr_p4", 31 0, L_0x56287f282a30;  1 drivers
v0x56287f266430_0 .net "data_address", 31 0, L_0x56287f281770;  alias, 1 drivers
v0x56287f266510_0 .net "data_read", 0 0, L_0x56287f27f2f0;  alias, 1 drivers
v0x56287f2665d0_0 .net "data_readdata", 31 0, v0x56287f269430_0;  1 drivers
v0x56287f2666b0_0 .net "data_write", 0 0, L_0x56287f27f110;  alias, 1 drivers
v0x56287f266770_0 .net "data_writedata", 31 0, L_0x56287f281460;  alias, 1 drivers
v0x56287f266850_0 .net "funct_code", 5 0, L_0x56287f26a2c0;  1 drivers
v0x56287f266930_0 .net "hi_out", 31 0, v0x56287f25dc70_0;  1 drivers
v0x56287f266a20_0 .net "hl_reg_enable", 0 0, L_0x56287f2827e0;  1 drivers
v0x56287f266ac0_0 .net "instr_address", 31 0, L_0x56287f282ad0;  alias, 1 drivers
v0x56287f266b80_0 .net "instr_opcode", 5 0, L_0x56287f26a220;  1 drivers
v0x56287f266c60_0 .net "instr_readdata", 31 0, v0x56287f269800_0;  1 drivers
v0x56287f266d20_0 .net "j_imm", 0 0, L_0x56287f27d660;  1 drivers
v0x56287f266dc0_0 .net "j_reg", 0 0, L_0x56287f27ddb0;  1 drivers
v0x56287f266e80_0 .net "l_type", 0 0, L_0x56287f27b3c0;  1 drivers
v0x56287f266f40_0 .net "link_const", 0 0, L_0x56287f27c610;  1 drivers
v0x56287f267000_0 .net "link_reg", 0 0, L_0x56287f27ceb0;  1 drivers
v0x56287f2670c0_0 .net "lo_out", 31 0, v0x56287f25e4c0_0;  1 drivers
v0x56287f2671b0_0 .net "lw", 0 0, L_0x56287f27a6f0;  1 drivers
v0x56287f267250_0 .net "mem_read", 0 0, L_0x56287f241870;  1 drivers
v0x56287f267310_0 .net "mem_to_reg", 0 0, L_0x56287f242900;  1 drivers
v0x56287f267be0_0 .net "mem_write", 0 0, L_0x56287f27ba20;  1 drivers
v0x56287f267ca0_0 .net "memaddroffset", 31 0, v0x56287f25c580_0;  1 drivers
v0x56287f267d90_0 .net "mfhi", 0 0, L_0x56287f27ed30;  1 drivers
v0x56287f267e30_0 .net "mflo", 0 0, L_0x56287f27f050;  1 drivers
v0x56287f267ef0_0 .net "movefrom", 0 0, L_0x56287f237b50;  1 drivers
v0x56287f267fb0_0 .net "muldiv", 0 0, L_0x56287f27eb80;  1 drivers
v0x56287f268070_0 .var "next_instr_addr", 31 0;
v0x56287f268160_0 .net "pc_enable", 0 0, L_0x56287f283d20;  1 drivers
v0x56287f268230_0 .net "r_format", 0 0, L_0x56287f27a550;  1 drivers
v0x56287f2682d0_0 .net "reg_a_read_data", 31 0, L_0x56287f280270;  1 drivers
v0x56287f2683a0_0 .net "reg_a_read_index", 4 0, L_0x56287f27f4c0;  1 drivers
v0x56287f268470_0 .net "reg_b_read_data", 31 0, L_0x56287f2812e0;  1 drivers
v0x56287f268540_0 .net "reg_b_read_index", 4 0, L_0x56287f27f720;  1 drivers
v0x56287f268610_0 .net "reg_dst", 0 0, L_0x56287f1fde30;  1 drivers
v0x56287f2686b0_0 .net "reg_write", 0 0, L_0x56287f27b960;  1 drivers
v0x56287f268770_0 .net "reg_write_data", 31 0, L_0x56287f280ae0;  1 drivers
v0x56287f268860_0 .net "reg_write_enable", 0 0, L_0x56287f27ff80;  1 drivers
v0x56287f268930_0 .net "reg_write_index", 4 0, L_0x56287f27fdf0;  1 drivers
v0x56287f268a00_0 .net "register_v0", 31 0, L_0x56287f2813f0;  alias, 1 drivers
v0x56287f268ad0_0 .net "reset", 0 0, v0x56287f269990_0;  1 drivers
v0x56287f268c00_0 .net "result", 31 0, v0x56287f25c9e0_0;  1 drivers
v0x56287f268cd0_0 .net "result_hi", 31 0, v0x56287f25c2e0_0;  1 drivers
v0x56287f268d70_0 .net "result_lo", 31 0, v0x56287f25c4a0_0;  1 drivers
v0x56287f268e10_0 .net "sw", 0 0, L_0x56287f27a810;  1 drivers
E_0x56287f1b69d0/0 .event anyedge, v0x56287f25c0b0_0, v0x56287f266370_0, v0x56287f265fc0_0, v0x56287f266d20_0;
E_0x56287f1b69d0/1 .event anyedge, v0x56287f25c3c0_0, v0x56287f266dc0_0, v0x56287f25f2b0_0;
E_0x56287f1b69d0 .event/or E_0x56287f1b69d0/0, E_0x56287f1b69d0/1;
L_0x56287f26a220 .part v0x56287f269800_0, 26, 6;
L_0x56287f26a2c0 .part v0x56287f269800_0, 0, 6;
L_0x56287f26a3f0 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105018;
L_0x56287f27a550 .cmp/eq 32, L_0x56287f26a3f0, L_0x7fe207105060;
L_0x56287f27a6f0 .cmp/eq 6, L_0x56287f26a220, L_0x7fe2071050a8;
L_0x56287f27a810 .cmp/eq 6, L_0x56287f26a220, L_0x7fe2071050f0;
L_0x56287f27a9b0 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105138;
L_0x56287f27aaf0 .cmp/eq 32, L_0x56287f27a9b0, L_0x7fe207105180;
L_0x56287f27ac80 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe2071051c8;
L_0x56287f27ad70 .cmp/eq 32, L_0x56287f27ac80, L_0x7fe207105210;
L_0x56287f27b060 .part L_0x56287f26a220, 3, 3;
L_0x56287f27b190 .cmp/eq 3, L_0x56287f27b060, L_0x7fe207105258;
L_0x56287f27b320 .part L_0x56287f26a220, 3, 3;
L_0x56287f27b3c0 .cmp/eq 3, L_0x56287f27b320, L_0x7fe2071052a0;
L_0x56287f27b5b0 .reduce/nor L_0x56287f27eb80;
L_0x56287f27bb40 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe2071052e8;
L_0x56287f27bc70 .cmp/eq 32, L_0x56287f27bb40, L_0x7fe207105330;
L_0x56287f27bde0 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105378;
L_0x56287f27bf70 .cmp/eq 32, L_0x56287f27bde0, L_0x7fe2071053c0;
L_0x56287f27c0e0 .part v0x56287f269800_0, 20, 1;
L_0x56287f27be80 .concat [ 1 31 0 0], L_0x56287f27c0e0, L_0x7fe207105408;
L_0x56287f27c2d0 .cmp/eq 32, L_0x56287f27be80, L_0x7fe207105450;
L_0x56287f27c7e0 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105498;
L_0x56287f27c9e0 .cmp/eq 32, L_0x56287f27c7e0, L_0x7fe2071054e0;
L_0x56287f27cbf0 .part v0x56287f269800_0, 0, 6;
L_0x56287f27cc90 .cmp/eq 6, L_0x56287f27cbf0, L_0x7fe207105528;
L_0x56287f27d010 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105570;
L_0x56287f27d100 .cmp/eq 32, L_0x56287f27d010, L_0x7fe2071055b8;
L_0x56287f27d330 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105600;
L_0x56287f27d420 .cmp/eq 32, L_0x56287f27d330, L_0x7fe207105648;
L_0x56287f27d7f0 .concat [ 6 26 0 0], L_0x56287f26a220, L_0x7fe207105690;
L_0x56287f27d8e0 .cmp/eq 32, L_0x56287f27d7f0, L_0x7fe2071056d8;
L_0x56287f27db30 .part v0x56287f269800_0, 0, 6;
L_0x56287f27dbd0 .cmp/eq 6, L_0x56287f27db30, L_0x7fe207105720;
L_0x56287f27de30 .part v0x56287f269800_0, 0, 6;
L_0x56287f27ded0 .cmp/eq 6, L_0x56287f27de30, L_0x7fe207105768;
L_0x56287f27e270 .part L_0x56287f26a2c0, 3, 2;
L_0x56287f27e360 .cmp/eq 2, L_0x56287f27e270, L_0x7fe2071057b0;
L_0x56287f27e5e0 .cmp/eq 6, L_0x56287f26a2c0, L_0x7fe2071057f8;
L_0x56287f27e7e0 .cmp/eq 6, L_0x56287f26a2c0, L_0x7fe207105840;
L_0x56287f27ec40 .cmp/eq 6, L_0x56287f26a2c0, L_0x7fe207105888;
L_0x56287f27eae0 .cmp/eq 6, L_0x56287f26a2c0, L_0x7fe2071058d0;
L_0x56287f27f110 .functor MUXZ 1, L_0x7fe207105918, L_0x56287f27ba20, L_0x56287f283ba0, C4<>;
L_0x56287f27f4c0 .part v0x56287f269800_0, 21, 5;
L_0x56287f27f720 .part v0x56287f269800_0, 16, 5;
L_0x56287f27f810 .part v0x56287f269800_0, 11, 5;
L_0x56287f27fa30 .part v0x56287f269800_0, 16, 5;
L_0x56287f27fad0 .functor MUXZ 5, L_0x56287f27fa30, L_0x56287f27f810, L_0x56287f1fde30, C4<>;
L_0x56287f27fdf0 .functor MUXZ 5, L_0x56287f27fad0, L_0x7fe207105960, L_0x56287f27c610, C4<>;
L_0x56287f2801d0 .arith/sum 32, L_0x56287f282a30, L_0x7fe2071059a8;
L_0x56287f280480 .functor MUXZ 32, v0x56287f25c9e0_0, v0x56287f269430_0, L_0x56287f242900, C4<>;
L_0x56287f280610 .functor MUXZ 32, L_0x56287f280480, v0x56287f25e4c0_0, L_0x56287f27f050, C4<>;
L_0x56287f280950 .functor MUXZ 32, L_0x56287f280610, v0x56287f25dc70_0, L_0x56287f27ed30, C4<>;
L_0x56287f280ae0 .functor MUXZ 32, L_0x56287f280950, L_0x56287f2801d0, L_0x56287f280090, C4<>;
L_0x56287f282a30 .arith/sum 32, v0x56287f25d5b0_0, L_0x7fe207105ac8;
L_0x56287f282c30 .part v0x56287f269800_0, 0, 16;
L_0x56287f282ea0 .concat [ 16 2 0 0], L_0x56287f282c30, L_0x7fe207105b10;
L_0x56287f282fe0 .part L_0x56287f282ea0, 0, 16;
L_0x56287f2832b0 .concat [ 2 16 0 0], L_0x7fe207105b58, L_0x56287f282fe0;
L_0x56287f2833f0 .part L_0x56287f2832b0, 17, 1;
L_0x56287f2836d0 .functor MUXZ 14, L_0x7fe207105be8, L_0x7fe207105ba0, L_0x56287f2833f0, C4<>;
L_0x56287f283860 .concat [ 18 14 0 0], L_0x56287f2832b0, L_0x56287f2836d0;
S_0x56287f23b250 .scope module, "cpu_alu" "alu" 4 158, 5 1 0, S_0x56287f228ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x56287f25ba40_0 .net *"_ivl_10", 15 0, L_0x56287f282130;  1 drivers
L_0x7fe207105a80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x56287f25bb40_0 .net/2u *"_ivl_14", 15 0, L_0x7fe207105a80;  1 drivers
v0x56287f25bc20_0 .net *"_ivl_17", 15 0, L_0x56287f2823a0;  1 drivers
v0x56287f25bce0_0 .net *"_ivl_5", 0 0, L_0x56287f281a10;  1 drivers
v0x56287f25bdc0_0 .net *"_ivl_6", 15 0, L_0x56287f281ab0;  1 drivers
v0x56287f25bef0_0 .net *"_ivl_9", 15 0, L_0x56287f281e80;  1 drivers
v0x56287f25bfd0_0 .net "addr_rt", 4 0, L_0x56287f2826d0;  1 drivers
v0x56287f25c0b0_0 .var "b_flag", 0 0;
v0x56287f25c170_0 .net "funct", 5 0, L_0x56287f281970;  1 drivers
v0x56287f25c2e0_0 .var "hi", 31 0;
v0x56287f25c3c0_0 .net "instructionword", 31 0, v0x56287f269800_0;  alias, 1 drivers
v0x56287f25c4a0_0 .var "lo", 31 0;
v0x56287f25c580_0 .var "memaddroffset", 31 0;
v0x56287f25c660_0 .var "multresult", 63 0;
v0x56287f25c740_0 .net "op1", 31 0, L_0x56287f281520;  alias, 1 drivers
v0x56287f25c820_0 .net "op2", 31 0, L_0x56287f281670;  alias, 1 drivers
v0x56287f25c900_0 .net "opcode", 5 0, L_0x56287f2818d0;  1 drivers
v0x56287f25c9e0_0 .var "result", 31 0;
v0x56287f25cac0_0 .net "shamt", 4 0, L_0x56287f2825d0;  1 drivers
v0x56287f25cba0_0 .net/s "sign_op1", 31 0, L_0x56287f281520;  alias, 1 drivers
v0x56287f25cc60_0 .net/s "sign_op2", 31 0, L_0x56287f281670;  alias, 1 drivers
v0x56287f25cd00_0 .net "simmediatedata", 31 0, L_0x56287f282210;  1 drivers
v0x56287f25cdc0_0 .net "simmediatedatas", 31 0, L_0x56287f282210;  alias, 1 drivers
v0x56287f25ce80_0 .net "uimmediatedata", 31 0, L_0x56287f282490;  1 drivers
v0x56287f25cf40_0 .net "unsign_op1", 31 0, L_0x56287f281520;  alias, 1 drivers
v0x56287f25d000_0 .net "unsign_op2", 31 0, L_0x56287f281670;  alias, 1 drivers
v0x56287f25d110_0 .var "unsigned_result", 31 0;
E_0x56287f18e7b0/0 .event anyedge, v0x56287f25c900_0, v0x56287f25c170_0, v0x56287f25c820_0, v0x56287f25cac0_0;
E_0x56287f18e7b0/1 .event anyedge, v0x56287f25c740_0, v0x56287f25c660_0, v0x56287f25bfd0_0, v0x56287f25cd00_0;
E_0x56287f18e7b0/2 .event anyedge, v0x56287f25ce80_0, v0x56287f25d110_0;
E_0x56287f18e7b0 .event/or E_0x56287f18e7b0/0, E_0x56287f18e7b0/1, E_0x56287f18e7b0/2;
L_0x56287f2818d0 .part v0x56287f269800_0, 26, 6;
L_0x56287f281970 .part v0x56287f269800_0, 0, 6;
L_0x56287f281a10 .part v0x56287f269800_0, 15, 1;
LS_0x56287f281ab0_0_0 .concat [ 1 1 1 1], L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10;
LS_0x56287f281ab0_0_4 .concat [ 1 1 1 1], L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10;
LS_0x56287f281ab0_0_8 .concat [ 1 1 1 1], L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10;
LS_0x56287f281ab0_0_12 .concat [ 1 1 1 1], L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10, L_0x56287f281a10;
L_0x56287f281ab0 .concat [ 4 4 4 4], LS_0x56287f281ab0_0_0, LS_0x56287f281ab0_0_4, LS_0x56287f281ab0_0_8, LS_0x56287f281ab0_0_12;
L_0x56287f281e80 .part v0x56287f269800_0, 0, 16;
L_0x56287f282130 .concat [ 16 0 0 0], L_0x56287f281e80;
L_0x56287f282210 .concat [ 16 16 0 0], L_0x56287f282130, L_0x56287f281ab0;
L_0x56287f2823a0 .part v0x56287f269800_0, 0, 16;
L_0x56287f282490 .concat [ 16 16 0 0], L_0x56287f2823a0, L_0x7fe207105a80;
L_0x56287f2825d0 .part v0x56287f269800_0, 6, 5;
L_0x56287f2826d0 .part v0x56287f269800_0, 16, 5;
S_0x56287f25d340 .scope module, "cpu_pc" "pc" 4 235, 6 1 0, S_0x56287f228ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
v0x56287f25d4f0_0 .net "clk", 0 0, v0x56287f269110_0;  alias, 1 drivers
v0x56287f25d5b0_0 .var "curr_addr", 31 0;
v0x56287f25d690_0 .net "enable", 0 0, L_0x56287f283d20;  alias, 1 drivers
v0x56287f25d730_0 .net "next_addr", 31 0, v0x56287f268070_0;  1 drivers
v0x56287f25d810_0 .net "reset", 0 0, v0x56287f269990_0;  alias, 1 drivers
S_0x56287f25d9c0 .scope module, "hi" "hl_reg" 4 185, 7 1 0, S_0x56287f228ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56287f25dba0_0 .net "clk", 0 0, v0x56287f269110_0;  alias, 1 drivers
v0x56287f25dc70_0 .var "data", 31 0;
v0x56287f25dd30_0 .net "data_in", 31 0, v0x56287f25c2e0_0;  alias, 1 drivers
v0x56287f25de30_0 .net "data_out", 31 0, v0x56287f25dc70_0;  alias, 1 drivers
v0x56287f25def0_0 .net "enable", 0 0, L_0x56287f2827e0;  alias, 1 drivers
v0x56287f25e000_0 .net "reset", 0 0, v0x56287f269990_0;  alias, 1 drivers
S_0x56287f25e150 .scope module, "lo" "hl_reg" 4 177, 7 1 0, S_0x56287f228ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x56287f25e3b0_0 .net "clk", 0 0, v0x56287f269110_0;  alias, 1 drivers
v0x56287f25e4c0_0 .var "data", 31 0;
v0x56287f25e5a0_0 .net "data_in", 31 0, v0x56287f25c4a0_0;  alias, 1 drivers
v0x56287f25e670_0 .net "data_out", 31 0, v0x56287f25e4c0_0;  alias, 1 drivers
v0x56287f25e730_0 .net "enable", 0 0, L_0x56287f2827e0;  alias, 1 drivers
v0x56287f25e820_0 .net "reset", 0 0, v0x56287f269990_0;  alias, 1 drivers
S_0x56287f25e990 .scope module, "register" "regfile" 4 124, 8 1 0, S_0x56287f228ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x56287f280270 .functor BUFZ 32, L_0x56287f280e80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x56287f2812e0 .functor BUFZ 32, L_0x56287f281100, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56287f25f710_2 .array/port v0x56287f25f710, 2;
L_0x56287f2813f0 .functor BUFZ 32, v0x56287f25f710_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x56287f25ebc0_0 .net *"_ivl_0", 31 0, L_0x56287f280e80;  1 drivers
v0x56287f25ecc0_0 .net *"_ivl_10", 6 0, L_0x56287f2811a0;  1 drivers
L_0x7fe207105a38 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56287f25eda0_0 .net *"_ivl_13", 1 0, L_0x7fe207105a38;  1 drivers
v0x56287f25ee60_0 .net *"_ivl_2", 6 0, L_0x56287f280f20;  1 drivers
L_0x7fe2071059f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x56287f25ef40_0 .net *"_ivl_5", 1 0, L_0x7fe2071059f0;  1 drivers
v0x56287f25f070_0 .net *"_ivl_8", 31 0, L_0x56287f281100;  1 drivers
v0x56287f25f150_0 .net "r_clk", 0 0, v0x56287f269110_0;  alias, 1 drivers
v0x56287f25f1f0_0 .net "r_clk_enable", 0 0, v0x56287f2691b0_0;  alias, 1 drivers
v0x56287f25f2b0_0 .net "read_data1", 31 0, L_0x56287f280270;  alias, 1 drivers
v0x56287f25f390_0 .net "read_data2", 31 0, L_0x56287f2812e0;  alias, 1 drivers
v0x56287f25f470_0 .net "read_reg1", 4 0, L_0x56287f27f4c0;  alias, 1 drivers
v0x56287f25f550_0 .net "read_reg2", 4 0, L_0x56287f27f720;  alias, 1 drivers
v0x56287f25f630_0 .net "register_v0", 31 0, L_0x56287f2813f0;  alias, 1 drivers
v0x56287f25f710 .array "registers", 0 31, 31 0;
v0x56287f25fce0_0 .net "reset", 0 0, v0x56287f269990_0;  alias, 1 drivers
v0x56287f25fd80_0 .net "write_control", 0 0, L_0x56287f27ff80;  alias, 1 drivers
v0x56287f25fe40_0 .net "write_data", 31 0, L_0x56287f280ae0;  alias, 1 drivers
v0x56287f260030_0 .net "write_reg", 4 0, L_0x56287f27fdf0;  alias, 1 drivers
L_0x56287f280e80 .array/port v0x56287f25f710, L_0x56287f280f20;
L_0x56287f280f20 .concat [ 5 2 0 0], L_0x56287f27f4c0, L_0x7fe2071059f0;
L_0x56287f281100 .array/port v0x56287f25f710, L_0x56287f2811a0;
L_0x56287f2811a0 .concat [ 5 2 0 0], L_0x56287f27f720, L_0x7fe207105a38;
S_0x56287f215de0 .scope module, "data_ram" "data_ram" 9 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x7fe207151168 .functor BUFZ 1, C4<z>; HiZ drive
v0x56287f269a30_0 .net "clk", 0 0, o0x7fe207151168;  0 drivers
o0x7fe207151198 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56287f269ad0_0 .net "data_address", 31 0, o0x7fe207151198;  0 drivers
o0x7fe2071511c8 .functor BUFZ 1, C4<z>; HiZ drive
v0x56287f269bb0_0 .net "data_read", 0 0, o0x7fe2071511c8;  0 drivers
v0x56287f269c50_0 .var "data_readdata", 31 0;
o0x7fe207151228 .functor BUFZ 1, C4<z>; HiZ drive
v0x56287f269d30_0 .net "data_write", 0 0, o0x7fe207151228;  0 drivers
o0x7fe207151258 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56287f269e40_0 .net "data_writedata", 31 0, o0x7fe207151258;  0 drivers
S_0x56287f2286d0 .scope module, "instruction_ram" "instruction_ram" 10 3;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr_address";
    .port_info 1 /OUTPUT 32 "instr_readdata";
o0x7fe2071513a8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x56287f269fe0_0 .net "instr_address", 31 0, o0x7fe2071513a8;  0 drivers
v0x56287f26a0e0_0 .var "instr_readdata", 31 0;
    .scope S_0x56287f25e990;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x56287f25f710, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x56287f25e990;
T_1 ;
    %wait E_0x56287f1b8130;
    %load/vec4 v0x56287f25fce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x56287f25f1f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x56287f25fd80_0;
    %load/vec4 v0x56287f260030_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x56287f25fe40_0;
    %load/vec4 v0x56287f260030_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x56287f25f710, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x56287f23b250;
T_2 ;
    %wait E_0x56287f18e7b0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %load/vec4 v0x56287f25c900_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x56287f25c170_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x56287f25cc60_0;
    %ix/getv 4, v0x56287f25cac0_0;
    %shiftl 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x56287f25cc60_0;
    %ix/getv 4, v0x56287f25cac0_0;
    %shiftr 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x56287f25cc60_0;
    %ix/getv 4, v0x56287f25cac0_0;
    %shiftr/s 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x56287f25cc60_0;
    %load/vec4 v0x56287f25cf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x56287f25cc60_0;
    %load/vec4 v0x56287f25cf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x56287f25cc60_0;
    %load/vec4 v0x56287f25cf40_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x56287f25cba0_0;
    %pad/s 64;
    %load/vec4 v0x56287f25cc60_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x56287f25c660_0, 0, 64;
    %load/vec4 v0x56287f25c660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56287f25c2e0_0, 0, 32;
    %load/vec4 v0x56287f25c660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56287f25c4a0_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x56287f25cf40_0;
    %pad/u 64;
    %load/vec4 v0x56287f25d000_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x56287f25c660_0, 0, 64;
    %load/vec4 v0x56287f25c660_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x56287f25c2e0_0, 0, 32;
    %load/vec4 v0x56287f25c660_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x56287f25c4a0_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cc60_0;
    %mod/s;
    %store/vec4 v0x56287f25c2e0_0, 0, 32;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cc60_0;
    %div/s;
    %store/vec4 v0x56287f25c4a0_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %mod;
    %store/vec4 v0x56287f25c2e0_0, 0, 32;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %div;
    %store/vec4 v0x56287f25c4a0_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x56287f25c740_0;
    %store/vec4 v0x56287f25c2e0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x56287f25c740_0;
    %store/vec4 v0x56287f25c4a0_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cc60_0;
    %add;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %add;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %sub;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %and;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %or;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %xor;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %or;
    %inv;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cc60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25d000_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x56287f25bfd0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cc60_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25c820_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x56287f25cba0_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f25c0b0_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25cdc0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25ce80_0;
    %and;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25ce80_0;
    %or;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x56287f25cf40_0;
    %load/vec4 v0x56287f25ce80_0;
    %xor;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x56287f25ce80_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x56287f25d110_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x56287f25cba0_0;
    %load/vec4 v0x56287f25cd00_0;
    %add;
    %store/vec4 v0x56287f25c580_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x56287f25d110_0;
    %store/vec4 v0x56287f25c9e0_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x56287f25e150;
T_3 ;
    %wait E_0x56287f1b8130;
    %load/vec4 v0x56287f25e820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56287f25e4c0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x56287f25e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x56287f25e5a0_0;
    %assign/vec4 v0x56287f25e4c0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x56287f25d9c0;
T_4 ;
    %wait E_0x56287f1b8130;
    %load/vec4 v0x56287f25e000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x56287f25dc70_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x56287f25def0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x56287f25dd30_0;
    %assign/vec4 v0x56287f25dc70_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x56287f25d340;
T_5 ;
    %wait E_0x56287f1b8130;
    %load/vec4 v0x56287f25d810_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x56287f25d5b0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56287f25d690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x56287f25d730_0;
    %assign/vec4 v0x56287f25d5b0_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56287f228ed0;
T_6 ;
    %wait E_0x56287f1b8130;
    %vpi_call/w 4 115 "$display", "reset=%h", v0x56287f268ad0_0 {0 0 0};
    %vpi_call/w 4 116 "$display", "i_word=%b, active=%h, reg_write=%h", v0x56287f266c60_0, v0x56287f265b60_0, v0x56287f2686b0_0 {0 0 0};
    %vpi_call/w 4 117 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x56287f2683a0_0, v0x56287f268540_0 {0 0 0};
    %vpi_call/w 4 118 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x56287f2682d0_0, v0x56287f268470_0 {0 0 0};
    %vpi_call/w 4 119 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x56287f268770_0, v0x56287f268c00_0, v0x56287f268930_0 {0 0 0};
    %vpi_call/w 4 120 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x56287f267fb0_0, v0x56287f268d70_0, v0x56287f268cd0_0, v0x56287f2670c0_0, v0x56287f266930_0 {0 0 0};
    %vpi_call/w 4 121 "$display", "pc=%h", v0x56287f266280_0 {0 0 0};
    %jmp T_6;
    .thread T_6;
    .scope S_0x56287f228ed0;
T_7 ;
    %wait E_0x56287f1b69d0;
    %load/vec4 v0x56287f265e60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x56287f266370_0;
    %load/vec4 v0x56287f265fc0_0;
    %add;
    %store/vec4 v0x56287f268070_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x56287f266d20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x56287f266370_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x56287f266c60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x56287f268070_0, 0, 32;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0x56287f266dc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %load/vec4 v0x56287f2682d0_0;
    %store/vec4 v0x56287f268070_0, 0, 32;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x56287f266370_0;
    %store/vec4 v0x56287f268070_0, 0, 32;
T_7.5 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x56287f228ed0;
T_8 ;
    %wait E_0x56287f1b8130;
    %load/vec4 v0x56287f268ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f2661e0_0, 0, 1;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x56287f266280_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x56287f2661e0_0, 0, 1;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x56287f23b620;
T_9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f269110_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 100, 0, 32;
T_9.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_9.1, 5;
    %jmp/1 T_9.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x56287f269110_0;
    %inv;
    %store/vec4 v0x56287f269110_0, 0, 1;
    %delay 4, 0;
    %jmp T_9.0;
T_9.1 ;
    %pop/vec4 1;
    %end;
    .thread T_9;
    .scope S_0x56287f23b620;
T_10 ;
    %fork t_1, S_0x56287f228aa0;
    %jmp t_0;
    .scope S_0x56287f228aa0;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f269990_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56287f2691b0_0, 0, 1;
    %wait E_0x56287f1b8130;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56287f269990_0, 0, 1;
    %wait E_0x56287f1b8130;
    %delay 2, 0;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56287f269430_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.1, 5;
    %jmp/1 T_10.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x56287f244960_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x56287f25b320_0, 0, 5;
    %load/vec4 v0x56287f241660_0;
    %store/vec4 v0x56287f25b400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56287f241990_0, 0, 16;
    %load/vec4 v0x56287f244960_0;
    %load/vec4 v0x56287f25b320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f25b400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f241990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56287f242aa0_0, 0, 32;
    %load/vec4 v0x56287f242aa0_0;
    %store/vec4 v0x56287f269800_0, 0, 32;
    %load/vec4 v0x56287f269430_0;
    %load/vec4 v0x56287f241660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56287f269430_0, 0, 32;
    %wait E_0x56287f1b8130;
    %delay 2, 0;
    %load/vec4 v0x56287f269500_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_10.3 ;
    %load/vec4 v0x56287f269340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %jmp T_10.5;
T_10.4 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_10.5 ;
    %load/vec4 v0x56287f241660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %jmp T_10.0;
T_10.1 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %pushi/vec4 15, 0, 32;
T_10.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.7, 5;
    %jmp/1 T_10.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 12, 0, 6;
    %store/vec4 v0x56287f244960_0, 0, 6;
    %load/vec4 v0x56287f241660_0;
    %store/vec4 v0x56287f25b320_0, 0, 5;
    %load/vec4 v0x56287f241660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56287f25b400_0, 0, 5;
    %load/vec4 v0x56287f241660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56287f241990_0, 0, 16;
    %load/vec4 v0x56287f244960_0;
    %load/vec4 v0x56287f25b320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f25b400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f241990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56287f242aa0_0, 0, 32;
    %load/vec4 v0x56287f242aa0_0;
    %store/vec4 v0x56287f269800_0, 0, 32;
    %wait E_0x56287f1b8130;
    %delay 2, 0;
    %load/vec4 v0x56287f241660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %jmp T_10.6;
T_10.7 ;
    %pop/vec4 1;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %pushi/vec4 305419896, 0, 32;
    %store/vec4 v0x56287f25b4e0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
T_10.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_10.9, 5;
    %jmp/1 T_10.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x56287f244960_0, 0, 6;
    %load/vec4 v0x56287f241660_0;
    %addi 15, 0, 5;
    %store/vec4 v0x56287f25b320_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x56287f25b400_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x56287f241990_0, 0, 16;
    %load/vec4 v0x56287f244960_0;
    %load/vec4 v0x56287f25b320_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f25b400_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x56287f241990_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56287f242aa0_0, 0, 32;
    %load/vec4 v0x56287f242aa0_0;
    %store/vec4 v0x56287f269800_0, 0, 32;
    %wait E_0x56287f1b8130;
    %delay 2, 0;
    %load/vec4 v0x56287f241660_0;
    %pad/u 16;
    %subi 1, 0, 16;
    %muli 4369, 0, 16;
    %store/vec4 v0x56287f25b5c0_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x56287f25b5c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x56287f237c70_0, 0, 32;
    %vpi_call/w 3 127 "$display", "%b", v0x56287f237c70_0 {0 0 0};
    %load/vec4 v0x56287f25b4e0_0;
    %load/vec4 v0x56287f241660_0;
    %pad/u 32;
    %subi 2, 0, 32;
    %muli 3703181876, 0, 32;
    %add;
    %store/vec4 v0x56287f25b4e0_0, 0, 32;
    %load/vec4 v0x56287f25b4e0_0;
    %load/vec4 v0x56287f237c70_0;
    %and;
    %store/vec4 v0x56287f23c3a0_0, 0, 32;
    %load/vec4 v0x56287f2698a0_0;
    %load/vec4 v0x56287f23c3a0_0;
    %cmp/e;
    %jmp/0xz  T_10.10, 4;
    %jmp T_10.11;
T_10.10 ;
    %vpi_call/w 3 131 "$fatal", 32'sb00000000000000000000000000000001, "expected=%h, v0=%h", v0x56287f23c3a0_0, v0x56287f2698a0_0 {0 0 0};
T_10.11 ;
    %load/vec4 v0x56287f241660_0;
    %addi 1, 0, 5;
    %store/vec4 v0x56287f241660_0, 0, 5;
    %jmp T_10.8;
T_10.9 ;
    %pop/vec4 1;
    %end;
    .scope S_0x56287f23b620;
t_0 %join;
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 11;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/andi_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/pc.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/instruction_ram.v";
