// Seed: 1720271207
module module_0 (
    input wire id_0,
    input tri  id_1
);
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_1 (
    output tri1 id_0,
    input  tri  id_1
);
  id_3(
      .id_0(id_0), .id_1(id_0), .id_2(id_1), .id_3((1)), .id_4(1), .id_5(1), .id_6(id_0), .id_7(1)
  );
  module_0 modCall_1 (
      id_1,
      id_1
  );
  assign modCall_1.type_0 = 0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_3 = 1;
  assign module_0.id_1 = 0;
  id_4(
      .id_0(id_2), .id_1(1), .id_2(id_3), .id_3(1'h0), .id_4((1))
  );
  wire id_5;
endmodule
