
controller_MSS_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .init         00000470  00000000  60000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008e08  00000470  60000470  00008470  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .ARM.exidx    00000008  20000000  60009278  00018000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .data         00000530  20000008  60009280  00018008  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .bss          00000158  20000538  600097b0  00018538  2**2
                  ALLOC
  5 .comment      00000183  00000000  00000000  00018538  2**0
                  CONTENTS, READONLY
  6 .debug_aranges 000004c0  00000000  00000000  000186bb  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_pubnames 00000a4f  00000000  00000000  00018b7b  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_info   000082cc  00000000  00000000  000195ca  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000110c  00000000  00000000  00021896  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_line   000029b2  00000000  00000000  000229a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_frame  000017fc  00000000  00000000  00025354  2**2
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_str    000027b6  00000000  00000000  00026b50  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00001d07  00000000  00000000  00029306  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_macinfo 00039a1d  00000000  00000000  0002b00d  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .ARM.attributes 00000025  00000000  00000000  00064a2a  2**0
                  CONTENTS, READONLY
 16 .debug_ranges 000004a8  00000000  00000000  00064a4f  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000470 <__do_global_dtors_aux>:
     470:	f240 5338 	movw	r3, #1336	; 0x538
     474:	f2c2 0300 	movt	r3, #8192	; 0x2000
     478:	781a      	ldrb	r2, [r3, #0]
     47a:	b90a      	cbnz	r2, 480 <__do_global_dtors_aux+0x10>
     47c:	2001      	movs	r0, #1
     47e:	7018      	strb	r0, [r3, #0]
     480:	4770      	bx	lr
     482:	bf00      	nop

00000484 <frame_dummy>:
     484:	f240 0008 	movw	r0, #8
     488:	f2c2 0000 	movt	r0, #8192	; 0x2000
     48c:	b508      	push	{r3, lr}
     48e:	6803      	ldr	r3, [r0, #0]
     490:	b12b      	cbz	r3, 49e <frame_dummy+0x1a>
     492:	f240 0300 	movw	r3, #0
     496:	f2c0 0300 	movt	r3, #0
     49a:	b103      	cbz	r3, 49e <frame_dummy+0x1a>
     49c:	4798      	blx	r3
     49e:	bd08      	pop	{r3, pc}

000004a0 <getA>:
#include <stdio.h>
#include "drivers/mss_uart/mss_uart.h"

#define CONTROLLER_ADDR 0x40050000

uint8_t getA(uint32_t buttons){
     4a0:	b480      	push	{r7}
     4a2:	b083      	sub	sp, #12
     4a4:	af00      	add	r7, sp, #0
     4a6:	6078      	str	r0, [r7, #4]
	return (buttons >> 24) & 0x1;
     4a8:	687b      	ldr	r3, [r7, #4]
     4aa:	ea4f 6313 	mov.w	r3, r3, lsr #24
     4ae:	b2db      	uxtb	r3, r3
     4b0:	f003 0301 	and.w	r3, r3, #1
}
     4b4:	4618      	mov	r0, r3
     4b6:	f107 070c 	add.w	r7, r7, #12
     4ba:	46bd      	mov	sp, r7
     4bc:	bc80      	pop	{r7}
     4be:	4770      	bx	lr

000004c0 <getB>:

uint8_t getB(uint32_t buttons){
     4c0:	b480      	push	{r7}
     4c2:	b083      	sub	sp, #12
     4c4:	af00      	add	r7, sp, #0
     4c6:	6078      	str	r0, [r7, #4]
	return (buttons >> 25) & 0x1;
     4c8:	687b      	ldr	r3, [r7, #4]
     4ca:	ea4f 6353 	mov.w	r3, r3, lsr #25
     4ce:	b2db      	uxtb	r3, r3
     4d0:	f003 0301 	and.w	r3, r3, #1
}
     4d4:	4618      	mov	r0, r3
     4d6:	f107 070c 	add.w	r7, r7, #12
     4da:	46bd      	mov	sp, r7
     4dc:	bc80      	pop	{r7}
     4de:	4770      	bx	lr

000004e0 <getX>:

uint8_t getX(uint32_t buttons){
     4e0:	b480      	push	{r7}
     4e2:	b083      	sub	sp, #12
     4e4:	af00      	add	r7, sp, #0
     4e6:	6078      	str	r0, [r7, #4]
	return (buttons >> 26) & 0x1;
     4e8:	687b      	ldr	r3, [r7, #4]
     4ea:	ea4f 6393 	mov.w	r3, r3, lsr #26
     4ee:	b2db      	uxtb	r3, r3
     4f0:	f003 0301 	and.w	r3, r3, #1
}
     4f4:	4618      	mov	r0, r3
     4f6:	f107 070c 	add.w	r7, r7, #12
     4fa:	46bd      	mov	sp, r7
     4fc:	bc80      	pop	{r7}
     4fe:	4770      	bx	lr

00000500 <getY>:

uint8_t getY(uint32_t buttons){
     500:	b480      	push	{r7}
     502:	b083      	sub	sp, #12
     504:	af00      	add	r7, sp, #0
     506:	6078      	str	r0, [r7, #4]
	return (buttons >> 27) & 0x1;
     508:	687b      	ldr	r3, [r7, #4]
     50a:	ea4f 63d3 	mov.w	r3, r3, lsr #27
     50e:	b2db      	uxtb	r3, r3
     510:	f003 0301 	and.w	r3, r3, #1
}
     514:	4618      	mov	r0, r3
     516:	f107 070c 	add.w	r7, r7, #12
     51a:	46bd      	mov	sp, r7
     51c:	bc80      	pop	{r7}
     51e:	4770      	bx	lr

00000520 <getStart>:

uint8_t getStart(uint32_t buttons){
     520:	b480      	push	{r7}
     522:	b083      	sub	sp, #12
     524:	af00      	add	r7, sp, #0
     526:	6078      	str	r0, [r7, #4]
	return (buttons >> 28) & 0x1;
     528:	687b      	ldr	r3, [r7, #4]
     52a:	ea4f 7313 	mov.w	r3, r3, lsr #28
     52e:	b2db      	uxtb	r3, r3
     530:	f003 0301 	and.w	r3, r3, #1
}
     534:	4618      	mov	r0, r3
     536:	f107 070c 	add.w	r7, r7, #12
     53a:	46bd      	mov	sp, r7
     53c:	bc80      	pop	{r7}
     53e:	4770      	bx	lr

00000540 <getL>:

uint8_t getL(uint32_t buttons){
     540:	b480      	push	{r7}
     542:	b083      	sub	sp, #12
     544:	af00      	add	r7, sp, #0
     546:	6078      	str	r0, [r7, #4]
	return (buttons >> 22) & 0x1;
     548:	687b      	ldr	r3, [r7, #4]
     54a:	ea4f 5393 	mov.w	r3, r3, lsr #22
     54e:	b2db      	uxtb	r3, r3
     550:	f003 0301 	and.w	r3, r3, #1
}
     554:	4618      	mov	r0, r3
     556:	f107 070c 	add.w	r7, r7, #12
     55a:	46bd      	mov	sp, r7
     55c:	bc80      	pop	{r7}
     55e:	4770      	bx	lr

00000560 <getR>:

uint8_t getR(uint32_t buttons){
     560:	b480      	push	{r7}
     562:	b083      	sub	sp, #12
     564:	af00      	add	r7, sp, #0
     566:	6078      	str	r0, [r7, #4]
	return (buttons >> 21) & 0x1;
     568:	687b      	ldr	r3, [r7, #4]
     56a:	ea4f 5353 	mov.w	r3, r3, lsr #21
     56e:	b2db      	uxtb	r3, r3
     570:	f003 0301 	and.w	r3, r3, #1
}
     574:	4618      	mov	r0, r3
     576:	f107 070c 	add.w	r7, r7, #12
     57a:	46bd      	mov	sp, r7
     57c:	bc80      	pop	{r7}
     57e:	4770      	bx	lr

00000580 <getZ>:

uint8_t getZ(uint32_t buttons){
     580:	b480      	push	{r7}
     582:	b083      	sub	sp, #12
     584:	af00      	add	r7, sp, #0
     586:	6078      	str	r0, [r7, #4]
	return (buttons >> 20) & 0x1;
     588:	687b      	ldr	r3, [r7, #4]
     58a:	ea4f 5313 	mov.w	r3, r3, lsr #20
     58e:	b2db      	uxtb	r3, r3
     590:	f003 0301 	and.w	r3, r3, #1
}
     594:	4618      	mov	r0, r3
     596:	f107 070c 	add.w	r7, r7, #12
     59a:	46bd      	mov	sp, r7
     59c:	bc80      	pop	{r7}
     59e:	4770      	bx	lr

000005a0 <getDUP>:

uint8_t getDUP(uint32_t buttons){
     5a0:	b480      	push	{r7}
     5a2:	b083      	sub	sp, #12
     5a4:	af00      	add	r7, sp, #0
     5a6:	6078      	str	r0, [r7, #4]
	return (buttons >> 19) & 0x1;
     5a8:	687b      	ldr	r3, [r7, #4]
     5aa:	ea4f 43d3 	mov.w	r3, r3, lsr #19
     5ae:	b2db      	uxtb	r3, r3
     5b0:	f003 0301 	and.w	r3, r3, #1
}
     5b4:	4618      	mov	r0, r3
     5b6:	f107 070c 	add.w	r7, r7, #12
     5ba:	46bd      	mov	sp, r7
     5bc:	bc80      	pop	{r7}
     5be:	4770      	bx	lr

000005c0 <getDDOWN>:

uint8_t getDDOWN(uint32_t buttons){
     5c0:	b480      	push	{r7}
     5c2:	b083      	sub	sp, #12
     5c4:	af00      	add	r7, sp, #0
     5c6:	6078      	str	r0, [r7, #4]
	return (buttons >> 18) & 0x1;
     5c8:	687b      	ldr	r3, [r7, #4]
     5ca:	ea4f 4393 	mov.w	r3, r3, lsr #18
     5ce:	b2db      	uxtb	r3, r3
     5d0:	f003 0301 	and.w	r3, r3, #1
}
     5d4:	4618      	mov	r0, r3
     5d6:	f107 070c 	add.w	r7, r7, #12
     5da:	46bd      	mov	sp, r7
     5dc:	bc80      	pop	{r7}
     5de:	4770      	bx	lr

000005e0 <getDRIGHT>:

uint8_t getDRIGHT(uint32_t buttons){
     5e0:	b480      	push	{r7}
     5e2:	b083      	sub	sp, #12
     5e4:	af00      	add	r7, sp, #0
     5e6:	6078      	str	r0, [r7, #4]
	return (buttons >> 17) & 0x1;
     5e8:	687b      	ldr	r3, [r7, #4]
     5ea:	ea4f 4353 	mov.w	r3, r3, lsr #17
     5ee:	b2db      	uxtb	r3, r3
     5f0:	f003 0301 	and.w	r3, r3, #1
}
     5f4:	4618      	mov	r0, r3
     5f6:	f107 070c 	add.w	r7, r7, #12
     5fa:	46bd      	mov	sp, r7
     5fc:	bc80      	pop	{r7}
     5fe:	4770      	bx	lr

00000600 <getDLEFT>:

uint8_t getDLEFT(uint32_t buttons){
     600:	b480      	push	{r7}
     602:	b083      	sub	sp, #12
     604:	af00      	add	r7, sp, #0
     606:	6078      	str	r0, [r7, #4]
	return (buttons >> 16) & 0x1;
     608:	687b      	ldr	r3, [r7, #4]
     60a:	ea4f 4313 	mov.w	r3, r3, lsr #16
     60e:	b2db      	uxtb	r3, r3
     610:	f003 0301 	and.w	r3, r3, #1
}
     614:	4618      	mov	r0, r3
     616:	f107 070c 	add.w	r7, r7, #12
     61a:	46bd      	mov	sp, r7
     61c:	bc80      	pop	{r7}
     61e:	4770      	bx	lr

00000620 <getJoyX>:

uint8_t getJoyX(uint32_t buttons){
     620:	b480      	push	{r7}
     622:	b083      	sub	sp, #12
     624:	af00      	add	r7, sp, #0
     626:	6078      	str	r0, [r7, #4]
	return (buttons >> 8) & 0xFF;
     628:	687b      	ldr	r3, [r7, #4]
     62a:	ea4f 2313 	mov.w	r3, r3, lsr #8
     62e:	b2db      	uxtb	r3, r3
}
     630:	4618      	mov	r0, r3
     632:	f107 070c 	add.w	r7, r7, #12
     636:	46bd      	mov	sp, r7
     638:	bc80      	pop	{r7}
     63a:	4770      	bx	lr

0000063c <getJoyY>:

uint8_t getJoyY(uint32_t buttons){
     63c:	b480      	push	{r7}
     63e:	b083      	sub	sp, #12
     640:	af00      	add	r7, sp, #0
     642:	6078      	str	r0, [r7, #4]
	return buttons & 0xFF;
     644:	687b      	ldr	r3, [r7, #4]
     646:	b2db      	uxtb	r3, r3
}
     648:	4618      	mov	r0, r3
     64a:	f107 070c 	add.w	r7, r7, #12
     64e:	46bd      	mov	sp, r7
     650:	bc80      	pop	{r7}
     652:	4770      	bx	lr

00000654 <printButtons>:

void printButtons(uint32_t buttonPack){
     654:	b580      	push	{r7, lr}
     656:	b082      	sub	sp, #8
     658:	af00      	add	r7, sp, #0
     65a:	6078      	str	r0, [r7, #4]
	printf("Joystick X Position: %d\t ", getJoyX(buttonPack) );
     65c:	6878      	ldr	r0, [r7, #4]
     65e:	f7ff ffdf 	bl	620 <getJoyX>
     662:	4603      	mov	r3, r0
     664:	f648 605c 	movw	r0, #36444	; 0x8e5c
     668:	f2c0 0000 	movt	r0, #0
     66c:	4619      	mov	r1, r3
     66e:	f002 fe2f 	bl	32d0 <printf>
	printf("Joystick Y Position: %d\t ", getJoyY(buttonPack) );
     672:	6878      	ldr	r0, [r7, #4]
     674:	f7ff ffe2 	bl	63c <getJoyY>
     678:	4603      	mov	r3, r0
     67a:	f648 6078 	movw	r0, #36472	; 0x8e78
     67e:	f2c0 0000 	movt	r0, #0
     682:	4619      	mov	r1, r3
     684:	f002 fe24 	bl	32d0 <printf>
	printf("A: %d ", getA(buttonPack) );
     688:	6878      	ldr	r0, [r7, #4]
     68a:	f7ff ff09 	bl	4a0 <getA>
     68e:	4603      	mov	r3, r0
     690:	f648 6094 	movw	r0, #36500	; 0x8e94
     694:	f2c0 0000 	movt	r0, #0
     698:	4619      	mov	r1, r3
     69a:	f002 fe19 	bl	32d0 <printf>
	printf("B: %d ", getB(buttonPack) );
     69e:	6878      	ldr	r0, [r7, #4]
     6a0:	f7ff ff0e 	bl	4c0 <getB>
     6a4:	4603      	mov	r3, r0
     6a6:	f648 609c 	movw	r0, #36508	; 0x8e9c
     6aa:	f2c0 0000 	movt	r0, #0
     6ae:	4619      	mov	r1, r3
     6b0:	f002 fe0e 	bl	32d0 <printf>
	printf("X: %d ", getX(buttonPack) );
     6b4:	6878      	ldr	r0, [r7, #4]
     6b6:	f7ff ff13 	bl	4e0 <getX>
     6ba:	4603      	mov	r3, r0
     6bc:	f648 60a4 	movw	r0, #36516	; 0x8ea4
     6c0:	f2c0 0000 	movt	r0, #0
     6c4:	4619      	mov	r1, r3
     6c6:	f002 fe03 	bl	32d0 <printf>
	printf("Y: %d ", getY(buttonPack) );
     6ca:	6878      	ldr	r0, [r7, #4]
     6cc:	f7ff ff18 	bl	500 <getY>
     6d0:	4603      	mov	r3, r0
     6d2:	f648 60ac 	movw	r0, #36524	; 0x8eac
     6d6:	f2c0 0000 	movt	r0, #0
     6da:	4619      	mov	r1, r3
     6dc:	f002 fdf8 	bl	32d0 <printf>
	printf("Start: %d ", getStart(buttonPack) );
     6e0:	6878      	ldr	r0, [r7, #4]
     6e2:	f7ff ff1d 	bl	520 <getStart>
     6e6:	4603      	mov	r3, r0
     6e8:	f648 60b4 	movw	r0, #36532	; 0x8eb4
     6ec:	f2c0 0000 	movt	r0, #0
     6f0:	4619      	mov	r1, r3
     6f2:	f002 fded 	bl	32d0 <printf>
	printf("L: %d ", getL(buttonPack) );
     6f6:	6878      	ldr	r0, [r7, #4]
     6f8:	f7ff ff22 	bl	540 <getL>
     6fc:	4603      	mov	r3, r0
     6fe:	f648 60c0 	movw	r0, #36544	; 0x8ec0
     702:	f2c0 0000 	movt	r0, #0
     706:	4619      	mov	r1, r3
     708:	f002 fde2 	bl	32d0 <printf>
	printf("R: %d ", getR(buttonPack) );
     70c:	6878      	ldr	r0, [r7, #4]
     70e:	f7ff ff27 	bl	560 <getR>
     712:	4603      	mov	r3, r0
     714:	f648 60c8 	movw	r0, #36552	; 0x8ec8
     718:	f2c0 0000 	movt	r0, #0
     71c:	4619      	mov	r1, r3
     71e:	f002 fdd7 	bl	32d0 <printf>
	printf("Z: %d ", getZ(buttonPack) );
     722:	6878      	ldr	r0, [r7, #4]
     724:	f7ff ff2c 	bl	580 <getZ>
     728:	4603      	mov	r3, r0
     72a:	f648 60d0 	movw	r0, #36560	; 0x8ed0
     72e:	f2c0 0000 	movt	r0, #0
     732:	4619      	mov	r1, r3
     734:	f002 fdcc 	bl	32d0 <printf>
	printf("D-up: %d ", getDUP(buttonPack) );
     738:	6878      	ldr	r0, [r7, #4]
     73a:	f7ff ff31 	bl	5a0 <getDUP>
     73e:	4603      	mov	r3, r0
     740:	f648 60d8 	movw	r0, #36568	; 0x8ed8
     744:	f2c0 0000 	movt	r0, #0
     748:	4619      	mov	r1, r3
     74a:	f002 fdc1 	bl	32d0 <printf>
	printf("D-down: %d ", getDDOWN(buttonPack) );
     74e:	6878      	ldr	r0, [r7, #4]
     750:	f7ff ff36 	bl	5c0 <getDDOWN>
     754:	4603      	mov	r3, r0
     756:	f648 60e4 	movw	r0, #36580	; 0x8ee4
     75a:	f2c0 0000 	movt	r0, #0
     75e:	4619      	mov	r1, r3
     760:	f002 fdb6 	bl	32d0 <printf>
	printf("D-right: %d ", getDRIGHT(buttonPack) );
     764:	6878      	ldr	r0, [r7, #4]
     766:	f7ff ff3b 	bl	5e0 <getDRIGHT>
     76a:	4603      	mov	r3, r0
     76c:	f648 60f0 	movw	r0, #36592	; 0x8ef0
     770:	f2c0 0000 	movt	r0, #0
     774:	4619      	mov	r1, r3
     776:	f002 fdab 	bl	32d0 <printf>
	printf("D-left: %d\r\n", getDLEFT(buttonPack) );
     77a:	6878      	ldr	r0, [r7, #4]
     77c:	f7ff ff40 	bl	600 <getDLEFT>
     780:	4603      	mov	r3, r0
     782:	f648 7000 	movw	r0, #36608	; 0x8f00
     786:	f2c0 0000 	movt	r0, #0
     78a:	4619      	mov	r1, r3
     78c:	f002 fda0 	bl	32d0 <printf>

}
     790:	f107 0708 	add.w	r7, r7, #8
     794:	46bd      	mov	sp, r7
     796:	bd80      	pop	{r7, pc}

00000798 <imu_init>:
#include "imu.h"


void imu_init()
{
     798:	b580      	push	{r7, lr}
     79a:	af00      	add	r7, sp, #0
	imu_write(0x6B, 0x00);
     79c:	f04f 006b 	mov.w	r0, #107	; 0x6b
     7a0:	f04f 0100 	mov.w	r1, #0
     7a4:	f000 f84e 	bl	844 <imu_write>
}
     7a8:	bd80      	pop	{r7, pc}
     7aa:	bf00      	nop

000007ac <imu_accl_y>:

	return ((receive_lower + (receive_upper<<8)) - X_ACCL_OFFSET);
}

int16_t imu_accl_y()
{
     7ac:	b580      	push	{r7, lr}
     7ae:	b082      	sub	sp, #8
     7b0:	af00      	add	r7, sp, #0
	uint8_t receive_lower = imu_read(YACCL_OUT_LOWER);
     7b2:	f04f 003e 	mov.w	r0, #62	; 0x3e
     7b6:	f000 f86b 	bl	890 <imu_read>
     7ba:	4603      	mov	r3, r0
     7bc:	71bb      	strb	r3, [r7, #6]
	uint8_t receive_upper = imu_read(YACCL_OUT_UPPER);
     7be:	f04f 003d 	mov.w	r0, #61	; 0x3d
     7c2:	f000 f865 	bl	890 <imu_read>
     7c6:	4603      	mov	r3, r0
     7c8:	71fb      	strb	r3, [r7, #7]

	return ((receive_lower + (receive_upper<<8)) - Y_ACCL_OFFSET);
     7ca:	79ba      	ldrb	r2, [r7, #6]
     7cc:	79fb      	ldrb	r3, [r7, #7]
     7ce:	ea4f 2303 	mov.w	r3, r3, lsl #8
     7d2:	b29b      	uxth	r3, r3
     7d4:	4413      	add	r3, r2
     7d6:	b29a      	uxth	r2, r3
     7d8:	f240 5388 	movw	r3, #1416	; 0x588
     7dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     7e0:	681b      	ldr	r3, [r3, #0]
     7e2:	b29b      	uxth	r3, r3
     7e4:	ebc3 0302 	rsb	r3, r3, r2
     7e8:	b29b      	uxth	r3, r3
     7ea:	b21b      	sxth	r3, r3
}
     7ec:	4618      	mov	r0, r3
     7ee:	f107 0708 	add.w	r7, r7, #8
     7f2:	46bd      	mov	sp, r7
     7f4:	bd80      	pop	{r7, pc}
     7f6:	bf00      	nop

000007f8 <imu_gyro_x>:

	return (receive_lower + (receive_upper<<8));
}

int16_t imu_gyro_x()
{
     7f8:	b580      	push	{r7, lr}
     7fa:	b082      	sub	sp, #8
     7fc:	af00      	add	r7, sp, #0
	uint8_t receive_lower = imu_read(XGYRO_OUT_LOWER);
     7fe:	f04f 0044 	mov.w	r0, #68	; 0x44
     802:	f000 f845 	bl	890 <imu_read>
     806:	4603      	mov	r3, r0
     808:	71bb      	strb	r3, [r7, #6]
	uint8_t receive_upper = imu_read(XGYRO_OUT_UPPER);
     80a:	f04f 0043 	mov.w	r0, #67	; 0x43
     80e:	f000 f83f 	bl	890 <imu_read>
     812:	4603      	mov	r3, r0
     814:	71fb      	strb	r3, [r7, #7]

	return ((receive_lower + (receive_upper<<8)) - X_GYRO_OFFSET);
     816:	79ba      	ldrb	r2, [r7, #6]
     818:	79fb      	ldrb	r3, [r7, #7]
     81a:	ea4f 2303 	mov.w	r3, r3, lsl #8
     81e:	b29b      	uxth	r3, r3
     820:	4413      	add	r3, r2
     822:	b29a      	uxth	r2, r3
     824:	f240 5390 	movw	r3, #1424	; 0x590
     828:	f2c2 0300 	movt	r3, #8192	; 0x2000
     82c:	681b      	ldr	r3, [r3, #0]
     82e:	b29b      	uxth	r3, r3
     830:	ebc3 0302 	rsb	r3, r3, r2
     834:	b29b      	uxth	r3, r3
     836:	b21b      	sxth	r3, r3
}
     838:	4618      	mov	r0, r3
     83a:	f107 0708 	add.w	r7, r7, #8
     83e:	46bd      	mov	sp, r7
     840:	bd80      	pop	{r7, pc}
     842:	bf00      	nop

00000844 <imu_write>:

	return (receive_lower + (receive_upper<<8));
}

void imu_write(uint8_t reg, uint8_t data)
{
     844:	b580      	push	{r7, lr}
     846:	b086      	sub	sp, #24
     848:	af02      	add	r7, sp, #8
     84a:	4602      	mov	r2, r0
     84c:	460b      	mov	r3, r1
     84e:	71fa      	strb	r2, [r7, #7]
     850:	71bb      	strb	r3, [r7, #6]
	uint8_t transmit[2];

	transmit[0] = reg;
     852:	79fb      	ldrb	r3, [r7, #7]
     854:	733b      	strb	r3, [r7, #12]
	transmit[1] = data;
     856:	79bb      	ldrb	r3, [r7, #6]
     858:	737b      	strb	r3, [r7, #13]

	MSS_I2C_write
     85a:	f107 030c 	add.w	r3, r7, #12
     85e:	f04f 0200 	mov.w	r2, #0
     862:	9200      	str	r2, [sp, #0]
     864:	f240 6048 	movw	r0, #1608	; 0x648
     868:	f2c2 0000 	movt	r0, #8192	; 0x2000
     86c:	f04f 01d0 	mov.w	r1, #208	; 0xd0
     870:	461a      	mov	r2, r3
     872:	f04f 0302 	mov.w	r3, #2
     876:	f001 fc89 	bl	218c <MSS_I2C_write>
		IMU_ADDRESS_WRITE,
		transmit,
		sizeof(transmit),
		MSS_I2C_RELEASE_BUS
	);
	MSS_I2C_wait_complete(&g_mss_i2c1);
     87a:	f240 6048 	movw	r0, #1608	; 0x648
     87e:	f2c2 0000 	movt	r0, #8192	; 0x2000
     882:	f001 f9c9 	bl	1c18 <MSS_I2C_wait_complete>
}
     886:	f107 0710 	add.w	r7, r7, #16
     88a:	46bd      	mov	sp, r7
     88c:	bd80      	pop	{r7, pc}
     88e:	bf00      	nop

00000890 <imu_read>:

uint8_t imu_read(uint8_t reg)
{
     890:	b580      	push	{r7, lr}
     892:	b086      	sub	sp, #24
     894:	af02      	add	r7, sp, #8
     896:	4603      	mov	r3, r0
     898:	71fb      	strb	r3, [r7, #7]
	uint8_t data;

	MSS_I2C_write
     89a:	f107 0307 	add.w	r3, r7, #7
     89e:	f04f 0200 	mov.w	r2, #0
     8a2:	9200      	str	r2, [sp, #0]
     8a4:	f240 6048 	movw	r0, #1608	; 0x648
     8a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8ac:	f04f 01d0 	mov.w	r1, #208	; 0xd0
     8b0:	461a      	mov	r2, r3
     8b2:	f04f 0301 	mov.w	r3, #1
     8b6:	f001 fc69 	bl	218c <MSS_I2C_write>
		&reg,
		sizeof(reg),
		MSS_I2C_RELEASE_BUS
	);

	MSS_I2C_wait_complete(&g_mss_i2c1);
     8ba:	f240 6048 	movw	r0, #1608	; 0x648
     8be:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8c2:	f001 f9a9 	bl	1c18 <MSS_I2C_wait_complete>

	MSS_I2C_read
     8c6:	f107 030f 	add.w	r3, r7, #15
     8ca:	f04f 0200 	mov.w	r2, #0
     8ce:	9200      	str	r2, [sp, #0]
     8d0:	f240 6048 	movw	r0, #1608	; 0x648
     8d4:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8d8:	f04f 01d1 	mov.w	r1, #209	; 0xd1
     8dc:	461a      	mov	r2, r3
     8de:	f04f 0301 	mov.w	r3, #1
     8e2:	f001 fbf5 	bl	20d0 <MSS_I2C_read>
			IMU_ADDRESS_READ,
			&data,
			sizeof(data),
			MSS_I2C_RELEASE_BUS
	 );
	MSS_I2C_wait_complete(&g_mss_i2c1);
     8e6:	f240 6048 	movw	r0, #1608	; 0x648
     8ea:	f2c2 0000 	movt	r0, #8192	; 0x2000
     8ee:	f001 f993 	bl	1c18 <MSS_I2C_wait_complete>

	return data;
     8f2:	7bfb      	ldrb	r3, [r7, #15]
}
     8f4:	4618      	mov	r0, r3
     8f6:	f107 0710 	add.w	r7, r7, #16
     8fa:	46bd      	mov	sp, r7
     8fc:	bd80      	pop	{r7, pc}
     8fe:	bf00      	nop

00000900 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
     900:	b480      	push	{r7}
     902:	b083      	sub	sp, #12
     904:	af00      	add	r7, sp, #0
     906:	4603      	mov	r3, r0
     908:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
     90a:	f24e 1300 	movw	r3, #57600	; 0xe100
     90e:	f2ce 0300 	movt	r3, #57344	; 0xe000
     912:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     916:	ea4f 1252 	mov.w	r2, r2, lsr #5
     91a:	88f9      	ldrh	r1, [r7, #6]
     91c:	f001 011f 	and.w	r1, r1, #31
     920:	f04f 0001 	mov.w	r0, #1
     924:	fa00 f101 	lsl.w	r1, r0, r1
     928:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     92c:	f107 070c 	add.w	r7, r7, #12
     930:	46bd      	mov	sp, r7
     932:	bc80      	pop	{r7}
     934:	4770      	bx	lr
     936:	bf00      	nop

00000938 <NVIC_DisableIRQ>:
 * 
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
     938:	b480      	push	{r7}
     93a:	b083      	sub	sp, #12
     93c:	af00      	add	r7, sp, #0
     93e:	4603      	mov	r3, r0
     940:	80fb      	strh	r3, [r7, #6]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
     942:	f24e 1300 	movw	r3, #57600	; 0xe100
     946:	f2ce 0300 	movt	r3, #57344	; 0xe000
     94a:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     94e:	ea4f 1252 	mov.w	r2, r2, lsr #5
     952:	88f9      	ldrh	r1, [r7, #6]
     954:	f001 011f 	and.w	r1, r1, #31
     958:	f04f 0001 	mov.w	r0, #1
     95c:	fa00 f101 	lsl.w	r1, r0, r1
     960:	f102 0220 	add.w	r2, r2, #32
     964:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     968:	f107 070c 	add.w	r7, r7, #12
     96c:	46bd      	mov	sp, r7
     96e:	bc80      	pop	{r7}
     970:	4770      	bx	lr
     972:	bf00      	nop

00000974 <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
     974:	b480      	push	{r7}
     976:	b083      	sub	sp, #12
     978:	af00      	add	r7, sp, #0
     97a:	4603      	mov	r3, r0
     97c:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
     97e:	f24e 1300 	movw	r3, #57600	; 0xe100
     982:	f2ce 0300 	movt	r3, #57344	; 0xe000
     986:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
     98a:	ea4f 1252 	mov.w	r2, r2, lsr #5
     98e:	88f9      	ldrh	r1, [r7, #6]
     990:	f001 011f 	and.w	r1, r1, #31
     994:	f04f 0001 	mov.w	r0, #1
     998:	fa00 f101 	lsl.w	r1, r0, r1
     99c:	f102 0260 	add.w	r2, r2, #96	; 0x60
     9a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
     9a4:	f107 070c 	add.w	r7, r7, #12
     9a8:	46bd      	mov	sp, r7
     9aa:	bc80      	pop	{r7}
     9ac:	4770      	bx	lr
     9ae:	bf00      	nop

000009b0 <MSS_TIM1_init>:
    one-shot mode. Allowed values for this parameter are:
        - MSS_TIMER_PERIODIC_MODE
        - MSS_TIMER_ONE_SHOT_MODE
 */
static __INLINE void MSS_TIM1_init( mss_timer_mode_t mode )
{
     9b0:	b580      	push	{r7, lr}
     9b2:	b082      	sub	sp, #8
     9b4:	af00      	add	r7, sp, #0
     9b6:	4603      	mov	r3, r0
     9b8:	71fb      	strb	r3, [r7, #7]
    NVIC_DisableIRQ( Timer1_IRQn );             /* Disable timer 1 irq in the Cortex-M3 NVIC */  
     9ba:	f04f 0014 	mov.w	r0, #20
     9be:	f7ff ffbb 	bl	938 <NVIC_DisableIRQ>
    
    SYSREG->SOFT_RST_CR &= ~SYSREG_TIMER_SOFTRESET_MASK; /* Take timer block out of reset */
     9c2:	f242 0300 	movw	r3, #8192	; 0x2000
     9c6:	f2ce 0304 	movt	r3, #57348	; 0xe004
     9ca:	f242 0200 	movw	r2, #8192	; 0x2000
     9ce:	f2ce 0204 	movt	r2, #57348	; 0xe004
     9d2:	6b12      	ldr	r2, [r2, #48]	; 0x30
     9d4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
     9d8:	631a      	str	r2, [r3, #48]	; 0x30
    
    TIMER->TIM64_MODE = 0U;                     /* switch to 32 bits mode */
     9da:	f245 0300 	movw	r3, #20480	; 0x5000
     9de:	f2c4 0300 	movt	r3, #16384	; 0x4000
     9e2:	f04f 0200 	mov.w	r2, #0
     9e6:	655a      	str	r2, [r3, #84]	; 0x54
    
    TIMER_BITBAND->TIM1ENABLE = 0U;             /* disable timer */
     9e8:	f240 0300 	movw	r3, #0
     9ec:	f2c4 230a 	movt	r3, #16906	; 0x420a
     9f0:	f04f 0200 	mov.w	r2, #0
     9f4:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    TIMER_BITBAND->TIM1INTEN = 0U;              /* disable interrupt */
     9f8:	f240 0300 	movw	r3, #0
     9fc:	f2c4 230a 	movt	r3, #16906	; 0x420a
     a00:	f04f 0200 	mov.w	r2, #0
     a04:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    TIMER_BITBAND->TIM1MODE = (uint32_t)mode;   /* set mode (continuous/one-shot) */
     a08:	f240 0300 	movw	r3, #0
     a0c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     a10:	79fa      	ldrb	r2, [r7, #7]
     a12:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
    
    TIMER->TIM1_RIS = 1U;                       /* clear timer 1 interrupt */
     a16:	f245 0300 	movw	r3, #20480	; 0x5000
     a1a:	f2c4 0300 	movt	r3, #16384	; 0x4000
     a1e:	f04f 0201 	mov.w	r2, #1
     a22:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );        /* clear timer 1 interrupt within NVIC */
     a24:	f04f 0014 	mov.w	r0, #20
     a28:	f7ff ffa4 	bl	974 <NVIC_ClearPendingIRQ>
}
     a2c:	f107 0708 	add.w	r7, r7, #8
     a30:	46bd      	mov	sp, r7
     a32:	bd80      	pop	{r7, pc}

00000a34 <MSS_TIM1_start>:
  The MSS_TIM1_start() function enables Timer 1 and starts its down-counter
  decrementing from the load_value specified in previous calls to the
  MSS_TIM1_load_immediate() or MSS_TIM1_load_background() functions.
 */
static __INLINE void MSS_TIM1_start( void )
{
     a34:	b480      	push	{r7}
     a36:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1ENABLE = 1U;    /* enable timer */
     a38:	f240 0300 	movw	r3, #0
     a3c:	f2c4 230a 	movt	r3, #16906	; 0x420a
     a40:	f04f 0201 	mov.w	r2, #1
     a44:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
}
     a48:	46bd      	mov	sp, r7
     a4a:	bc80      	pop	{r7}
     a4c:	4770      	bx	lr
     a4e:	bf00      	nop

00000a50 <MSS_TIM1_load_background>:
    Timer 1 down-counter the next time the down-counter reaches zero. The Timer
    1 down-counter will start decrementing from this value after the current
    count expires.
 */
static __INLINE void MSS_TIM1_load_background( uint32_t load_value )
{
     a50:	b480      	push	{r7}
     a52:	b083      	sub	sp, #12
     a54:	af00      	add	r7, sp, #0
     a56:	6078      	str	r0, [r7, #4]
    TIMER->TIM1_BGLOADVAL = load_value;
     a58:	f245 0300 	movw	r3, #20480	; 0x5000
     a5c:	f2c4 0300 	movt	r3, #16384	; 0x4000
     a60:	687a      	ldr	r2, [r7, #4]
     a62:	609a      	str	r2, [r3, #8]
}
     a64:	f107 070c 	add.w	r7, r7, #12
     a68:	46bd      	mov	sp, r7
     a6a:	bc80      	pop	{r7}
     a6c:	4770      	bx	lr
     a6e:	bf00      	nop

00000a70 <MSS_TIM1_enable_irq>:
  implementation of the Timer1_IRQHandler() function, that will override the
  default implementation, to suit your application.

 */
static __INLINE void MSS_TIM1_enable_irq( void )
{
     a70:	b580      	push	{r7, lr}
     a72:	af00      	add	r7, sp, #0
    TIMER_BITBAND->TIM1INTEN = 1U;
     a74:	f240 0300 	movw	r3, #0
     a78:	f2c4 230a 	movt	r3, #16906	; 0x420a
     a7c:	f04f 0201 	mov.w	r2, #1
     a80:	f8c3 2188 	str.w	r2, [r3, #392]	; 0x188
    NVIC_EnableIRQ( Timer1_IRQn );
     a84:	f04f 0014 	mov.w	r0, #20
     a88:	f7ff ff3a 	bl	900 <NVIC_EnableIRQ>
}
     a8c:	bd80      	pop	{r7, pc}
     a8e:	bf00      	nop

00000a90 <MSS_TIM1_clear_irq>:
  (ISR) in order to prevent the same interrupt event retriggering a call to the
  ISR.

 */
static __INLINE void MSS_TIM1_clear_irq( void )
{
     a90:	b580      	push	{r7, lr}
     a92:	af00      	add	r7, sp, #0
    TIMER->TIM1_RIS = 1U;
     a94:	f245 0300 	movw	r3, #20480	; 0x5000
     a98:	f2c4 0300 	movt	r3, #16384	; 0x4000
     a9c:	f04f 0201 	mov.w	r2, #1
     aa0:	611a      	str	r2, [r3, #16]
    NVIC_ClearPendingIRQ( Timer1_IRQn );
     aa2:	f04f 0014 	mov.w	r0, #20
     aa6:	f7ff ff65 	bl	974 <NVIC_ClearPendingIRQ>
}
     aaa:	bd80      	pop	{r7, pc}

00000aac <uart1_rx_handler>:
uint8_t MOTOR_ENABLE = 1;
uint8_t BALANCE_TOGGLE = 1;


void uart1_rx_handler( mss_uart_instance_t * this_uart )
{
     aac:	b580      	push	{r7, lr}
     aae:	b084      	sub	sp, #16
     ab0:	af00      	add	r7, sp, #0
     ab2:	6078      	str	r0, [r7, #4]
	size_t rx_size = MSS_UART_get_rx( this_uart, g_rx_buff, sizeof(g_rx_buff));
     ab4:	6878      	ldr	r0, [r7, #4]
     ab6:	f240 5194 	movw	r1, #1428	; 0x594
     aba:	f2c2 0100 	movt	r1, #8192	; 0x2000
     abe:	f04f 0204 	mov.w	r2, #4
     ac2:	f000 fd9b 	bl	15fc <MSS_UART_get_rx>
     ac6:	4603      	mov	r3, r0
     ac8:	60fb      	str	r3, [r7, #12]
	if (rx_size > 0){
     aca:	68fb      	ldr	r3, [r7, #12]
     acc:	2b00      	cmp	r3, #0
     ace:	d059      	beq.n	b84 <uart1_rx_handler+0xd8>
//		Correct bad joystick values
		if (g_rx_buff[0] > 25 && g_rx_buff[1] > 25)
     ad0:	f240 5394 	movw	r3, #1428	; 0x594
     ad4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ad8:	781b      	ldrb	r3, [r3, #0]
     ada:	2b19      	cmp	r3, #25
     adc:	d952      	bls.n	b84 <uart1_rx_handler+0xd8>
     ade:	f240 5394 	movw	r3, #1428	; 0x594
     ae2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ae6:	785b      	ldrb	r3, [r3, #1]
     ae8:	2b19      	cmp	r3, #25
     aea:	d94b      	bls.n	b84 <uart1_rx_handler+0xd8>
		{
			g_buttons = g_rx_buff[3];
     aec:	f240 5394 	movw	r3, #1428	; 0x594
     af0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     af4:	78db      	ldrb	r3, [r3, #3]
     af6:	461a      	mov	r2, r3
     af8:	f240 539c 	movw	r3, #1436	; 0x59c
     afc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b00:	601a      	str	r2, [r3, #0]
			g_buttons = ((g_buttons << 8) | g_rx_buff[2]);
     b02:	f240 539c 	movw	r3, #1436	; 0x59c
     b06:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b0a:	681b      	ldr	r3, [r3, #0]
     b0c:	ea4f 2203 	mov.w	r2, r3, lsl #8
     b10:	f240 5394 	movw	r3, #1428	; 0x594
     b14:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b18:	789b      	ldrb	r3, [r3, #2]
     b1a:	ea42 0203 	orr.w	r2, r2, r3
     b1e:	f240 539c 	movw	r3, #1436	; 0x59c
     b22:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b26:	601a      	str	r2, [r3, #0]
			g_buttons = ((g_buttons << 8) | g_rx_buff[1]);
     b28:	f240 539c 	movw	r3, #1436	; 0x59c
     b2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b30:	681b      	ldr	r3, [r3, #0]
     b32:	ea4f 2203 	mov.w	r2, r3, lsl #8
     b36:	f240 5394 	movw	r3, #1428	; 0x594
     b3a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b3e:	785b      	ldrb	r3, [r3, #1]
     b40:	ea42 0203 	orr.w	r2, r2, r3
     b44:	f240 539c 	movw	r3, #1436	; 0x59c
     b48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b4c:	601a      	str	r2, [r3, #0]
			g_buttons = ((g_buttons << 8) | g_rx_buff[0]);
     b4e:	f240 539c 	movw	r3, #1436	; 0x59c
     b52:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b56:	681b      	ldr	r3, [r3, #0]
     b58:	ea4f 2203 	mov.w	r2, r3, lsl #8
     b5c:	f240 5394 	movw	r3, #1428	; 0x594
     b60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b64:	781b      	ldrb	r3, [r3, #0]
     b66:	ea42 0203 	orr.w	r2, r2, r3
     b6a:	f240 539c 	movw	r3, #1436	; 0x59c
     b6e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b72:	601a      	str	r2, [r3, #0]
			printButtons(g_buttons);
     b74:	f240 539c 	movw	r3, #1436	; 0x59c
     b78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b7c:	681b      	ldr	r3, [r3, #0]
     b7e:	4618      	mov	r0, r3
     b80:	f7ff fd68 	bl	654 <printButtons>
			//printf("KP: %f\r\n KD: %f\r\nKI:%f\r\n", KP, KD, KI);
			//printf("OTHER STUFF: %d\r\n", g_buttons);
		}
	}
}
     b84:	f107 0710 	add.w	r7, r7, #16
     b88:	46bd      	mov	sp, r7
     b8a:	bd80      	pop	{r7, pc}

00000b8c <uart_tx_handler>:

void uart_tx_handler( mss_uart_instance_t * this_uart )
{
     b8c:	b580      	push	{r7, lr}
     b8e:	b088      	sub	sp, #32
     b90:	af00      	add	r7, sp, #0
     b92:	6078      	str	r0, [r7, #4]
	size_t size_in_fifo;
	uint8_t tx_buff[14];

	g_angle.f = ANGLE;
     b94:	f240 533c 	movw	r3, #1340	; 0x53c
     b98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     b9c:	681a      	ldr	r2, [r3, #0]
     b9e:	f240 53a4 	movw	r3, #1444	; 0x5a4
     ba2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ba6:	601a      	str	r2, [r3, #0]
	g_kp.f = KP;
     ba8:	f240 030c 	movw	r3, #12
     bac:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bb0:	681a      	ldr	r2, [r3, #0]
     bb2:	f240 53a8 	movw	r3, #1448	; 0x5a8
     bb6:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bba:	601a      	str	r2, [r3, #0]
	g_ki.f = KI;
     bbc:	f240 0310 	movw	r3, #16
     bc0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bc4:	681a      	ldr	r2, [r3, #0]
     bc6:	f240 53ac 	movw	r3, #1452	; 0x5ac
     bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bce:	601a      	str	r2, [r3, #0]
	g_kd.f = KD;
     bd0:	f240 0314 	movw	r3, #20
     bd4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bd8:	681a      	ldr	r2, [r3, #0]
     bda:	f240 53a0 	movw	r3, #1440	; 0x5a0
     bde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     be2:	601a      	str	r2, [r3, #0]
//	tx_buff[0] = g_angle.c[0];
//	tx_buff[1] = g_angle.c[1];
//	tx_buff[2] = g_angle.c[2];
//	tx_buff[3] = g_angle.c[3];

	tx_buff[0] = g_kd.c[0];
     be4:	f240 53a0 	movw	r3, #1440	; 0x5a0
     be8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bec:	781b      	ldrb	r3, [r3, #0]
     bee:	723b      	strb	r3, [r7, #8]
	tx_buff[1] = g_kd.c[1];
     bf0:	f240 53a0 	movw	r3, #1440	; 0x5a0
     bf4:	f2c2 0300 	movt	r3, #8192	; 0x2000
     bf8:	785b      	ldrb	r3, [r3, #1]
     bfa:	727b      	strb	r3, [r7, #9]
	tx_buff[2] = g_kd.c[2];
     bfc:	f240 53a0 	movw	r3, #1440	; 0x5a0
     c00:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c04:	789b      	ldrb	r3, [r3, #2]
     c06:	72bb      	strb	r3, [r7, #10]
	tx_buff[3] = g_kd.c[3];
     c08:	f240 53a0 	movw	r3, #1440	; 0x5a0
     c0c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c10:	78db      	ldrb	r3, [r3, #3]
     c12:	72fb      	strb	r3, [r7, #11]

	tx_buff[4] = g_kp.c[0];
     c14:	f240 53a8 	movw	r3, #1448	; 0x5a8
     c18:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c1c:	781b      	ldrb	r3, [r3, #0]
     c1e:	733b      	strb	r3, [r7, #12]
	tx_buff[5] = g_kp.c[1];
     c20:	f240 53a8 	movw	r3, #1448	; 0x5a8
     c24:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c28:	785b      	ldrb	r3, [r3, #1]
     c2a:	737b      	strb	r3, [r7, #13]
	tx_buff[6] = g_kp.c[2];
     c2c:	f240 53a8 	movw	r3, #1448	; 0x5a8
     c30:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c34:	789b      	ldrb	r3, [r3, #2]
     c36:	73bb      	strb	r3, [r7, #14]
	tx_buff[7] = g_kp.c[3];
     c38:	f240 53a8 	movw	r3, #1448	; 0x5a8
     c3c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c40:	78db      	ldrb	r3, [r3, #3]
     c42:	73fb      	strb	r3, [r7, #15]

	tx_buff[8] = g_ki.c[0];
     c44:	f240 53ac 	movw	r3, #1452	; 0x5ac
     c48:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c4c:	781b      	ldrb	r3, [r3, #0]
     c4e:	743b      	strb	r3, [r7, #16]
	tx_buff[9] = g_ki.c[1];
     c50:	f240 53ac 	movw	r3, #1452	; 0x5ac
     c54:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c58:	785b      	ldrb	r3, [r3, #1]
     c5a:	747b      	strb	r3, [r7, #17]
	tx_buff[10] = g_ki.c[2];
     c5c:	f240 53ac 	movw	r3, #1452	; 0x5ac
     c60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c64:	789b      	ldrb	r3, [r3, #2]
     c66:	74bb      	strb	r3, [r7, #18]
	tx_buff[11] = g_ki.c[3];
     c68:	f240 53ac 	movw	r3, #1452	; 0x5ac
     c6c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c70:	78db      	ldrb	r3, [r3, #3]
     c72:	74fb      	strb	r3, [r7, #19]

	int16_t send_angle = (int16_t) ANGLE;
     c74:	f240 533c 	movw	r3, #1340	; 0x53c
     c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
     c7c:	681b      	ldr	r3, [r3, #0]
     c7e:	4618      	mov	r0, r3
     c80:	f002 fab8 	bl	31f4 <__aeabi_f2iz>
     c84:	4603      	mov	r3, r0
     c86:	83fb      	strh	r3, [r7, #30]

	//pad for 14 byte trigger
	tx_buff[12] = (send_angle & 0x00FF);
     c88:	8bfb      	ldrh	r3, [r7, #30]
     c8a:	b2db      	uxtb	r3, r3
     c8c:	753b      	strb	r3, [r7, #20]
	tx_buff[13] = ((send_angle & 0xFF00) >> 8);
     c8e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
     c92:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
     c96:	ea4f 2323 	mov.w	r3, r3, asr #8
     c9a:	b2db      	uxtb	r3, r3
     c9c:	757b      	strb	r3, [r7, #21]


	size_in_fifo = MSS_UART_fill_tx_fifo
     c9e:	f107 0308 	add.w	r3, r7, #8
     ca2:	6878      	ldr	r0, [r7, #4]
     ca4:	4619      	mov	r1, r3
     ca6:	f04f 020e 	mov.w	r2, #14
     caa:	f000 fe47 	bl	193c <MSS_UART_fill_tx_fifo>
     cae:	4603      	mov	r3, r0
     cb0:	61bb      	str	r3, [r7, #24]
	( this_uart,
	  (const uint8_t *)tx_buff,
	  sizeof(tx_buff)
	);
}
     cb2:	f107 0720 	add.w	r7, r7, #32
     cb6:	46bd      	mov	sp, r7
     cb8:	bd80      	pop	{r7, pc}
     cba:	bf00      	nop
     cbc:	0000      	lsls	r0, r0, #0
	...

00000cc0 <Timer1_IRQHandler>:

	return accl_avg;
}

void Timer1_IRQHandler( void )
{
     cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
     cc4:	b085      	sub	sp, #20
     cc6:	af00      	add	r7, sp, #0
	float rate = (X_GYRO ) / 131;
     cc8:	f240 53b0 	movw	r3, #1456	; 0x5b0
     ccc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     cd0:	881b      	ldrh	r3, [r3, #0]
     cd2:	b21a      	sxth	r2, r3
     cd4:	f64c 333d 	movw	r3, #52029	; 0xcb3d
     cd8:	f6c3 6388 	movt	r3, #16008	; 0x3e88
     cdc:	fb83 1302 	smull	r1, r3, r3, r2
     ce0:	ea4f 1163 	mov.w	r1, r3, asr #5
     ce4:	ea4f 73e2 	mov.w	r3, r2, asr #31
     ce8:	ebc3 0301 	rsb	r3, r3, r1
     cec:	b29b      	uxth	r3, r3
     cee:	b21b      	sxth	r3, r3
     cf0:	4618      	mov	r0, r3
     cf2:	f002 f865 	bl	2dc0 <__aeabi_i2f>
     cf6:	4603      	mov	r3, r0
     cf8:	603b      	str	r3, [r7, #0]
	float accl_angle = (Y_ACCL * 90) / 16384;
     cfa:	f240 5398 	movw	r3, #1432	; 0x598
     cfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d02:	881b      	ldrh	r3, [r3, #0]
     d04:	b21b      	sxth	r3, r3
     d06:	f04f 025a 	mov.w	r2, #90	; 0x5a
     d0a:	fb02 f303 	mul.w	r3, r2, r3
     d0e:	f503 527e 	add.w	r2, r3, #16256	; 0x3f80
     d12:	f102 027f 	add.w	r2, r2, #127	; 0x7f
     d16:	2b00      	cmp	r3, #0
     d18:	bfb8      	it	lt
     d1a:	4613      	movlt	r3, r2
     d1c:	ea4f 33a3 	mov.w	r3, r3, asr #14
     d20:	4618      	mov	r0, r3
     d22:	f002 f84d 	bl	2dc0 <__aeabi_i2f>
     d26:	4603      	mov	r3, r0
     d28:	607b      	str	r3, [r7, #4]

	//combine accelerometer and gyroscope
	ANGLE = ((0.98) * (ANGLE + rate * DT) + (0.02) * accl_angle);
     d2a:	f240 533c 	movw	r3, #1340	; 0x53c
     d2e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     d32:	681b      	ldr	r3, [r3, #0]
     d34:	4618      	mov	r0, r3
     d36:	f001 fcd3 	bl	26e0 <__aeabi_f2d>
     d3a:	4604      	mov	r4, r0
     d3c:	460d      	mov	r5, r1
     d3e:	6838      	ldr	r0, [r7, #0]
     d40:	f001 fcce 	bl	26e0 <__aeabi_f2d>
     d44:	4602      	mov	r2, r0
     d46:	460b      	mov	r3, r1
     d48:	4610      	mov	r0, r2
     d4a:	4619      	mov	r1, r3
     d4c:	a3b0      	add	r3, pc, #704	; (adr r3, 1010 <PROCESS_STACK_SIZE+0x10>)
     d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
     d52:	f001 fd19 	bl	2788 <__aeabi_dmul>
     d56:	4602      	mov	r2, r0
     d58:	460b      	mov	r3, r1
     d5a:	4620      	mov	r0, r4
     d5c:	4629      	mov	r1, r5
     d5e:	f001 fb61 	bl	2424 <__adddf3>
     d62:	4602      	mov	r2, r0
     d64:	460b      	mov	r3, r1
     d66:	4610      	mov	r0, r2
     d68:	4619      	mov	r1, r3
     d6a:	a3ab      	add	r3, pc, #684	; (adr r3, 1018 <PROCESS_STACK_SIZE+0x18>)
     d6c:	e9d3 2300 	ldrd	r2, r3, [r3]
     d70:	f001 fd0a 	bl	2788 <__aeabi_dmul>
     d74:	4602      	mov	r2, r0
     d76:	460b      	mov	r3, r1
     d78:	4614      	mov	r4, r2
     d7a:	461d      	mov	r5, r3
     d7c:	6878      	ldr	r0, [r7, #4]
     d7e:	f001 fcaf 	bl	26e0 <__aeabi_f2d>
     d82:	4602      	mov	r2, r0
     d84:	460b      	mov	r3, r1
     d86:	4610      	mov	r0, r2
     d88:	4619      	mov	r1, r3
     d8a:	a3a5      	add	r3, pc, #660	; (adr r3, 1020 <PROCESS_STACK_SIZE+0x20>)
     d8c:	e9d3 2300 	ldrd	r2, r3, [r3]
     d90:	f001 fcfa 	bl	2788 <__aeabi_dmul>
     d94:	4602      	mov	r2, r0
     d96:	460b      	mov	r3, r1
     d98:	4620      	mov	r0, r4
     d9a:	4629      	mov	r1, r5
     d9c:	f001 fb42 	bl	2424 <__adddf3>
     da0:	4602      	mov	r2, r0
     da2:	460b      	mov	r3, r1
     da4:	4610      	mov	r0, r2
     da6:	4619      	mov	r1, r3
     da8:	f001 ff00 	bl	2bac <__aeabi_d2f>
     dac:	4602      	mov	r2, r0
     dae:	f240 533c 	movw	r3, #1340	; 0x53c
     db2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     db6:	601a      	str	r2, [r3, #0]
//	}

	//printf("angle: %f\r\n", ANGLE);
	//printf("%f\r\n", rate);

	if (BALANCE_TOGGLE)
     db8:	f240 0319 	movw	r3, #25
     dbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dc0:	781b      	ldrb	r3, [r3, #0]
     dc2:	2b00      	cmp	r3, #0
     dc4:	d069      	beq.n	e9a <Timer1_IRQHandler+0x1da>
	{
		SPEED -= ANGLE * KP + rate * KD + ANGLE * DT  * KI;
     dc6:	f240 5340 	movw	r3, #1344	; 0x540
     dca:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dce:	681b      	ldr	r3, [r3, #0]
     dd0:	4618      	mov	r0, r3
     dd2:	f001 fc85 	bl	26e0 <__aeabi_f2d>
     dd6:	4604      	mov	r4, r0
     dd8:	460d      	mov	r5, r1
     dda:	f240 533c 	movw	r3, #1340	; 0x53c
     dde:	f2c2 0300 	movt	r3, #8192	; 0x2000
     de2:	681a      	ldr	r2, [r3, #0]
     de4:	f240 030c 	movw	r3, #12
     de8:	f2c2 0300 	movt	r3, #8192	; 0x2000
     dec:	681b      	ldr	r3, [r3, #0]
     dee:	4610      	mov	r0, r2
     df0:	4619      	mov	r1, r3
     df2:	f002 f839 	bl	2e68 <__aeabi_fmul>
     df6:	4603      	mov	r3, r0
     df8:	461e      	mov	r6, r3
     dfa:	f240 0314 	movw	r3, #20
     dfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e02:	681b      	ldr	r3, [r3, #0]
     e04:	4618      	mov	r0, r3
     e06:	6839      	ldr	r1, [r7, #0]
     e08:	f002 f82e 	bl	2e68 <__aeabi_fmul>
     e0c:	4603      	mov	r3, r0
     e0e:	4630      	mov	r0, r6
     e10:	4619      	mov	r1, r3
     e12:	f001 ff21 	bl	2c58 <__addsf3>
     e16:	4603      	mov	r3, r0
     e18:	4618      	mov	r0, r3
     e1a:	f001 fc61 	bl	26e0 <__aeabi_f2d>
     e1e:	4680      	mov	r8, r0
     e20:	4689      	mov	r9, r1
     e22:	f240 533c 	movw	r3, #1340	; 0x53c
     e26:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e2a:	681b      	ldr	r3, [r3, #0]
     e2c:	4618      	mov	r0, r3
     e2e:	f001 fc57 	bl	26e0 <__aeabi_f2d>
     e32:	4602      	mov	r2, r0
     e34:	460b      	mov	r3, r1
     e36:	4610      	mov	r0, r2
     e38:	4619      	mov	r1, r3
     e3a:	a375      	add	r3, pc, #468	; (adr r3, 1010 <PROCESS_STACK_SIZE+0x10>)
     e3c:	e9d3 2300 	ldrd	r2, r3, [r3]
     e40:	f001 fca2 	bl	2788 <__aeabi_dmul>
     e44:	4602      	mov	r2, r0
     e46:	460b      	mov	r3, r1
     e48:	4692      	mov	sl, r2
     e4a:	469b      	mov	fp, r3
     e4c:	f240 0310 	movw	r3, #16
     e50:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e54:	681b      	ldr	r3, [r3, #0]
     e56:	4618      	mov	r0, r3
     e58:	f001 fc42 	bl	26e0 <__aeabi_f2d>
     e5c:	4602      	mov	r2, r0
     e5e:	460b      	mov	r3, r1
     e60:	4650      	mov	r0, sl
     e62:	4659      	mov	r1, fp
     e64:	f001 fc90 	bl	2788 <__aeabi_dmul>
     e68:	4602      	mov	r2, r0
     e6a:	460b      	mov	r3, r1
     e6c:	4640      	mov	r0, r8
     e6e:	4649      	mov	r1, r9
     e70:	f001 fad8 	bl	2424 <__adddf3>
     e74:	4602      	mov	r2, r0
     e76:	460b      	mov	r3, r1
     e78:	4620      	mov	r0, r4
     e7a:	4629      	mov	r1, r5
     e7c:	f001 fad0 	bl	2420 <__aeabi_dsub>
     e80:	4602      	mov	r2, r0
     e82:	460b      	mov	r3, r1
     e84:	4610      	mov	r0, r2
     e86:	4619      	mov	r1, r3
     e88:	f001 fe90 	bl	2bac <__aeabi_d2f>
     e8c:	4602      	mov	r2, r0
     e8e:	f240 5340 	movw	r3, #1344	; 0x540
     e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
     e96:	601a      	str	r2, [r3, #0]
     e98:	e04b      	b.n	f32 <Timer1_IRQHandler+0x272>
	}
	else
	{
		int8_t XPOS = getJoyX(g_buttons) - 128;
     e9a:	f240 539c 	movw	r3, #1436	; 0x59c
     e9e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ea2:	681b      	ldr	r3, [r3, #0]
     ea4:	4618      	mov	r0, r3
     ea6:	f7ff fbbb 	bl	620 <getJoyX>
     eaa:	4603      	mov	r3, r0
     eac:	b2db      	uxtb	r3, r3
     eae:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
     eb2:	b2db      	uxtb	r3, r3
     eb4:	72bb      	strb	r3, [r7, #10]
		int8_t YPOS = getJoyY(g_buttons) - 128;
     eb6:	f240 539c 	movw	r3, #1436	; 0x59c
     eba:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ebe:	681b      	ldr	r3, [r3, #0]
     ec0:	4618      	mov	r0, r3
     ec2:	f7ff fbbb 	bl	63c <getJoyY>
     ec6:	4603      	mov	r3, r0
     ec8:	b2db      	uxtb	r3, r3
     eca:	f1a3 0380 	sub.w	r3, r3, #128	; 0x80
     ece:	b2db      	uxtb	r3, r3
     ed0:	72fb      	strb	r3, [r7, #11]

		SPEED = YPOS*(10000/128);
     ed2:	f997 300b 	ldrsb.w	r3, [r7, #11]
     ed6:	f04f 024e 	mov.w	r2, #78	; 0x4e
     eda:	fb02 f303 	mul.w	r3, r2, r3
     ede:	4618      	mov	r0, r3
     ee0:	f001 ff6e 	bl	2dc0 <__aeabi_i2f>
     ee4:	4602      	mov	r2, r0
     ee6:	f240 5340 	movw	r3, #1344	; 0x540
     eea:	f2c2 0300 	movt	r3, #8192	; 0x2000
     eee:	601a      	str	r2, [r3, #0]

		int tilt = XPOS*(1/128);
     ef0:	f04f 0300 	mov.w	r3, #0
     ef4:	60fb      	str	r3, [r7, #12]

		RIGHTSPEED = XPOS*(10000/128);
     ef6:	f997 300a 	ldrsb.w	r3, [r7, #10]
     efa:	f04f 024e 	mov.w	r2, #78	; 0x4e
     efe:	fb02 f303 	mul.w	r3, r2, r3
     f02:	4618      	mov	r0, r3
     f04:	f001 ff5c 	bl	2dc0 <__aeabi_i2f>
     f08:	4602      	mov	r2, r0
     f0a:	f240 5344 	movw	r3, #1348	; 0x544
     f0e:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f12:	601a      	str	r2, [r3, #0]
		LEFTSPEED = XPOS*(10000/128);
     f14:	f997 300a 	ldrsb.w	r3, [r7, #10]
     f18:	f04f 024e 	mov.w	r2, #78	; 0x4e
     f1c:	fb02 f303 	mul.w	r3, r2, r3
     f20:	4618      	mov	r0, r3
     f22:	f001 ff4d 	bl	2dc0 <__aeabi_i2f>
     f26:	4602      	mov	r2, r0
     f28:	f240 5348 	movw	r3, #1352	; 0x548
     f2c:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f30:	601a      	str	r2, [r3, #0]
	//scale speed
	//SPEED /= 2;


	//make bounds
	if (ANGLE < 0 && ANGLE > -0)
     f32:	f240 533c 	movw	r3, #1340	; 0x53c
     f36:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f3a:	681b      	ldr	r3, [r3, #0]
     f3c:	f04f 0200 	mov.w	r2, #0
     f40:	4614      	mov	r4, r2
     f42:	4618      	mov	r0, r3
     f44:	4938      	ldr	r1, [pc, #224]	; (1028 <PROCESS_STACK_SIZE+0x28>)
     f46:	f002 f92d 	bl	31a4 <__aeabi_fcmplt>
     f4a:	4603      	mov	r3, r0
     f4c:	2b00      	cmp	r3, #0
     f4e:	d002      	beq.n	f56 <Timer1_IRQHandler+0x296>
     f50:	f04f 0301 	mov.w	r3, #1
     f54:	461c      	mov	r4, r3
     f56:	b2e3      	uxtb	r3, r4
     f58:	2b00      	cmp	r3, #0
     f5a:	d01b      	beq.n	f94 <Timer1_IRQHandler+0x2d4>
     f5c:	f240 533c 	movw	r3, #1340	; 0x53c
     f60:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f64:	681b      	ldr	r3, [r3, #0]
     f66:	f04f 0200 	mov.w	r2, #0
     f6a:	4614      	mov	r4, r2
     f6c:	4618      	mov	r0, r3
     f6e:	492e      	ldr	r1, [pc, #184]	; (1028 <PROCESS_STACK_SIZE+0x28>)
     f70:	f002 f936 	bl	31e0 <__aeabi_fcmpgt>
     f74:	4603      	mov	r3, r0
     f76:	2b00      	cmp	r3, #0
     f78:	d002      	beq.n	f80 <Timer1_IRQHandler+0x2c0>
     f7a:	f04f 0301 	mov.w	r3, #1
     f7e:	461c      	mov	r4, r3
     f80:	b2e3      	uxtb	r3, r4
     f82:	2b00      	cmp	r3, #0
     f84:	d006      	beq.n	f94 <Timer1_IRQHandler+0x2d4>
		SPEED = 0;
     f86:	f240 5340 	movw	r3, #1344	; 0x540
     f8a:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f8e:	4a26      	ldr	r2, [pc, #152]	; (1028 <PROCESS_STACK_SIZE+0x28>)
     f90:	601a      	str	r2, [r3, #0]
	//scale speed
	//SPEED /= 2;


	//make bounds
	if (ANGLE < 0 && ANGLE > -0)
     f92:	e036      	b.n	1002 <PROCESS_STACK_SIZE+0x2>
		SPEED = 0;
//	else if (ANGLE > 0 || ANGLE < -70)
//		SPEED = 0;
	else if (SPEED > 10000)
     f94:	f240 5340 	movw	r3, #1344	; 0x540
     f98:	f2c2 0300 	movt	r3, #8192	; 0x2000
     f9c:	681b      	ldr	r3, [r3, #0]
     f9e:	f04f 0200 	mov.w	r2, #0
     fa2:	4614      	mov	r4, r2
     fa4:	4618      	mov	r0, r3
     fa6:	4921      	ldr	r1, [pc, #132]	; (102c <PROCESS_STACK_SIZE+0x2c>)
     fa8:	f002 f91a 	bl	31e0 <__aeabi_fcmpgt>
     fac:	4603      	mov	r3, r0
     fae:	2b00      	cmp	r3, #0
     fb0:	d002      	beq.n	fb8 <Timer1_IRQHandler+0x2f8>
     fb2:	f04f 0301 	mov.w	r3, #1
     fb6:	461c      	mov	r4, r3
     fb8:	b2e3      	uxtb	r3, r4
     fba:	2b00      	cmp	r3, #0
     fbc:	d006      	beq.n	fcc <Timer1_IRQHandler+0x30c>
		SPEED = 10000;
     fbe:	f240 5340 	movw	r3, #1344	; 0x540
     fc2:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fc6:	4a19      	ldr	r2, [pc, #100]	; (102c <PROCESS_STACK_SIZE+0x2c>)
     fc8:	601a      	str	r2, [r3, #0]
     fca:	e01a      	b.n	1002 <PROCESS_STACK_SIZE+0x2>
	else if (SPEED < -10000)
     fcc:	f240 5340 	movw	r3, #1344	; 0x540
     fd0:	f2c2 0300 	movt	r3, #8192	; 0x2000
     fd4:	681b      	ldr	r3, [r3, #0]
     fd6:	f04f 0200 	mov.w	r2, #0
     fda:	4614      	mov	r4, r2
     fdc:	4618      	mov	r0, r3
     fde:	4914      	ldr	r1, [pc, #80]	; (1030 <PROCESS_STACK_SIZE+0x30>)
     fe0:	f002 f8e0 	bl	31a4 <__aeabi_fcmplt>
     fe4:	4603      	mov	r3, r0
     fe6:	2b00      	cmp	r3, #0
     fe8:	d002      	beq.n	ff0 <Timer1_IRQHandler+0x330>
     fea:	f04f 0301 	mov.w	r3, #1
     fee:	461c      	mov	r4, r3
     ff0:	b2e3      	uxtb	r3, r4
     ff2:	2b00      	cmp	r3, #0
     ff4:	d005      	beq.n	1002 <PROCESS_STACK_SIZE+0x2>
		SPEED = -10000;
     ff6:	f240 5340 	movw	r3, #1344	; 0x540
     ffa:	f2c2 0300 	movt	r3, #8192	; 0x2000
     ffe:	4a0c      	ldr	r2, [pc, #48]	; (1030 <PROCESS_STACK_SIZE+0x30>)
    1000:	601a      	str	r2, [r3, #0]

	MSS_TIM1_clear_irq();
    1002:	f7ff fd45 	bl	a90 <MSS_TIM1_clear_irq>
}
    1006:	f107 0714 	add.w	r7, r7, #20
    100a:	46bd      	mov	sp, r7
    100c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    1010:	eb1c432d 	.word	0xeb1c432d
    1014:	3f1a36e2 	.word	0x3f1a36e2
    1018:	f5c28f5c 	.word	0xf5c28f5c
    101c:	3fef5c28 	.word	0x3fef5c28
    1020:	47ae147b 	.word	0x47ae147b
    1024:	3f947ae1 	.word	0x3f947ae1
    1028:	00000000 	.word	0x00000000
    102c:	461c4000 	.word	0x461c4000
    1030:	c61c4000 	.word	0xc61c4000
    1034:	f3af 8000 	nop.w

00001038 <Fabric_IRQHandler>:

/*
 * IRQ handler for disabling/enabling the motors
 */
void Fabric_IRQHandler( void )
{
    1038:	b480      	push	{r7}
    103a:	af00      	add	r7, sp, #0
	if (MOTOR_ENABLE)
    103c:	f240 0318 	movw	r3, #24
    1040:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1044:	781b      	ldrb	r3, [r3, #0]
    1046:	2b00      	cmp	r3, #0
    1048:	d007      	beq.n	105a <Fabric_IRQHandler+0x22>
		MOTOR_ENABLE = 0;
    104a:	f240 0318 	movw	r3, #24
    104e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1052:	f04f 0200 	mov.w	r2, #0
    1056:	701a      	strb	r2, [r3, #0]
    1058:	e006      	b.n	1068 <Fabric_IRQHandler+0x30>
	else
		MOTOR_ENABLE = 1;
    105a:	f240 0318 	movw	r3, #24
    105e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1062:	f04f 0201 	mov.w	r2, #1
    1066:	701a      	strb	r2, [r3, #0]
}
    1068:	46bd      	mov	sp, r7
    106a:	bc80      	pop	{r7}
    106c:	4770      	bx	lr
    106e:	bf00      	nop

00001070 <main>:

int main() {
    1070:	b580      	push	{r7, lr}
    1072:	b086      	sub	sp, #24
    1074:	af00      	add	r7, sp, #0
	MSS_GPIO_init();
    1076:	f001 f8e3 	bl	2240 <MSS_GPIO_init>
	MSS_GPIO_config( MSS_GPIO_0, MSS_GPIO_OUTPUT_MODE);
    107a:	f04f 0000 	mov.w	r0, #0
    107e:	f04f 0105 	mov.w	r1, #5
    1082:	f001 f90d 	bl	22a0 <MSS_GPIO_config>
	MSS_GPIO_config( MSS_GPIO_1, MSS_GPIO_OUTPUT_MODE);
    1086:	f04f 0001 	mov.w	r0, #1
    108a:	f04f 0105 	mov.w	r1, #5
    108e:	f001 f907 	bl	22a0 <MSS_GPIO_config>
	MSS_I2C_init(&g_mss_i2c1 , IMU_ADDRESS_WRITE, MSS_I2C_PCLK_DIV_256 );
    1092:	f240 6048 	movw	r0, #1608	; 0x648
    1096:	f2c2 0000 	movt	r0, #8192	; 0x2000
    109a:	f04f 01d0 	mov.w	r1, #208	; 0xd0
    109e:	f04f 0200 	mov.w	r2, #0
    10a2:	f000 fd3d 	bl	1b20 <MSS_I2C_init>
	imu_init();
    10a6:	f7ff fb77 	bl	798 <imu_init>

	//one timer tick is 10ns at 100Mhz

	MSS_TIM1_init( MSS_TIMER_PERIODIC_MODE);
    10aa:	f04f 0000 	mov.w	r0, #0
    10ae:	f7ff fc7f 	bl	9b0 <MSS_TIM1_init>
	MSS_TIM1_enable_irq();
    10b2:	f7ff fcdd 	bl	a70 <MSS_TIM1_enable_irq>
	MSS_TIM1_load_background(10000);
    10b6:	f242 7010 	movw	r0, #10000	; 0x2710
    10ba:	f7ff fcc9 	bl	a50 <MSS_TIM1_load_background>
	MSS_TIM1_start();
    10be:	f7ff fcb9 	bl	a34 <MSS_TIM1_start>
	MSS_GPIO_set_output(MSS_GPIO_1, 1);
    10c2:	f04f 0001 	mov.w	r0, #1
    10c6:	f04f 0101 	mov.w	r1, #1
    10ca:	f001 f8f5 	bl	22b8 <MSS_GPIO_set_output>

	NVIC_EnableIRQ(Fabric_IRQn);
    10ce:	f04f 001f 	mov.w	r0, #31
    10d2:	f7ff fc15 	bl	900 <NVIC_EnableIRQ>

	X_ACCL_OFFSET = 485;
    10d6:	f240 538c 	movw	r3, #1420	; 0x58c
    10da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10de:	f240 12e5 	movw	r2, #485	; 0x1e5
    10e2:	601a      	str	r2, [r3, #0]
	X_GYRO_OFFSET = 475;
    10e4:	f240 5390 	movw	r3, #1424	; 0x590
    10e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10ec:	f240 12db 	movw	r2, #475	; 0x1db
    10f0:	601a      	str	r2, [r3, #0]
	Y_ACCL_OFFSET = -650;
    10f2:	f240 5388 	movw	r3, #1416	; 0x588
    10f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    10fa:	f64f 5276 	movw	r2, #64886	; 0xfd76
    10fe:	f6cf 72ff 	movt	r2, #65535	; 0xffff
    1102:	601a      	str	r2, [r3, #0]

	MSS_UART_init
    1104:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1108:	f2c2 0000 	movt	r0, #8192	; 0x2000
    110c:	f44f 4196 	mov.w	r1, #19200	; 0x4b00
    1110:	f04f 0203 	mov.w	r2, #3
    1114:	f000 fc5c 	bl	19d0 <MSS_UART_init>
		&g_mss_uart1,
		MSS_UART_19200_BAUD,
		(MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT)
	);

	MSS_UART_set_rx_handler
    1118:	f240 50b4 	movw	r0, #1460	; 0x5b4
    111c:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1120:	f640 21ad 	movw	r1, #2733	; 0xaad
    1124:	f2c0 0100 	movt	r1, #0
    1128:	f04f 0240 	mov.w	r2, #64	; 0x40
    112c:	f000 fb40 	bl	17b0 <MSS_UART_set_rx_handler>
	(
		&g_mss_uart1,
		uart1_rx_handler,
		MSS_UART_FIFO_FOUR_BYTES
	);
	MSS_UART_set_tx_handler( &g_mss_uart1, uart_tx_handler);
    1130:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1134:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1138:	f640 318d 	movw	r1, #2957	; 0xb8d
    113c:	f2c0 0100 	movt	r1, #0
    1140:	f000 fbb8 	bl	18b4 <MSS_UART_set_tx_handler>

	//int i = 1;

	printf("Beginning Segway!\n\r");
    1144:	f648 7010 	movw	r0, #36624	; 0x8f10
    1148:	f2c0 0000 	movt	r0, #0
    114c:	f002 f8c0 	bl	32d0 <printf>
	uint32_t oldbuttons;
	float digit = 1;
    1150:	4bc5      	ldr	r3, [pc, #788]	; (1468 <main+0x3f8>)
    1152:	60bb      	str	r3, [r7, #8]
	float * param = &KP;
    1154:	f240 030c 	movw	r3, #12
    1158:	f2c2 0300 	movt	r3, #8192	; 0x2000
    115c:	60fb      	str	r3, [r7, #12]

	while( 1 ) {
	    X_GYRO = imu_gyro_x();
    115e:	f7ff fb4b 	bl	7f8 <imu_gyro_x>
    1162:	4603      	mov	r3, r0
    1164:	b29a      	uxth	r2, r3
    1166:	f240 53b0 	movw	r3, #1456	; 0x5b0
    116a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    116e:	801a      	strh	r2, [r3, #0]
	    Y_ACCL = imu_accl_y();
    1170:	f7ff fb1c 	bl	7ac <imu_accl_y>
    1174:	4603      	mov	r3, r0
    1176:	b29a      	uxth	r2, r3
    1178:	f240 5398 	movw	r3, #1432	; 0x598
    117c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1180:	801a      	strh	r2, [r3, #0]

		//150000 = 1.5ms pulse
		//1.49ms pulse = equilibrium point

		uint32_t volatile *servo_left = (uint32_t *) SERVO_LEFT_ADDR;
    1182:	f240 1300 	movw	r3, #256	; 0x100
    1186:	f2c4 0305 	movt	r3, #16389	; 0x4005
    118a:	613b      	str	r3, [r7, #16]
		uint32_t volatile *servo_right = (uint32_t *) SERVO_RIGHT_ADDR;
    118c:	f240 2300 	movw	r3, #512	; 0x200
    1190:	f2c4 0305 	movt	r3, #16389	; 0x4005
    1194:	617b      	str	r3, [r7, #20]

		if (MOTOR_ENABLE) {
    1196:	f240 0318 	movw	r3, #24
    119a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    119e:	781b      	ldrb	r3, [r3, #0]
    11a0:	2b00      	cmp	r3, #0
    11a2:	d063      	beq.n	126c <main+0x1fc>
			if (BALANCE_TOGGLE) {
    11a4:	f240 0319 	movw	r3, #25
    11a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ac:	781b      	ldrb	r3, [r3, #0]
    11ae:	2b00      	cmp	r3, #0
    11b0:	d020      	beq.n	11f4 <main+0x184>
				*servo_right = 150000 + SPEED;
    11b2:	f240 5340 	movw	r3, #1344	; 0x540
    11b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11ba:	681b      	ldr	r3, [r3, #0]
    11bc:	4618      	mov	r0, r3
    11be:	49ab      	ldr	r1, [pc, #684]	; (146c <main+0x3fc>)
    11c0:	f001 fd4a 	bl	2c58 <__addsf3>
    11c4:	4603      	mov	r3, r0
    11c6:	4618      	mov	r0, r3
    11c8:	f002 f83a 	bl	3240 <__aeabi_f2uiz>
    11cc:	4602      	mov	r2, r0
    11ce:	697b      	ldr	r3, [r7, #20]
    11d0:	601a      	str	r2, [r3, #0]
				*servo_left = 150000 - SPEED;
    11d2:	f240 5340 	movw	r3, #1344	; 0x540
    11d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11da:	681b      	ldr	r3, [r3, #0]
    11dc:	48a3      	ldr	r0, [pc, #652]	; (146c <main+0x3fc>)
    11de:	4619      	mov	r1, r3
    11e0:	f001 fd38 	bl	2c54 <__aeabi_fsub>
    11e4:	4603      	mov	r3, r0
    11e6:	4618      	mov	r0, r3
    11e8:	f002 f82a 	bl	3240 <__aeabi_f2uiz>
    11ec:	4602      	mov	r2, r0
    11ee:	693b      	ldr	r3, [r7, #16]
    11f0:	601a      	str	r2, [r3, #0]
    11f2:	e034      	b.n	125e <main+0x1ee>
			}
			else {
				*servo_right = 150000 + SPEED + RIGHTSPEED;
    11f4:	f240 5340 	movw	r3, #1344	; 0x540
    11f8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    11fc:	681b      	ldr	r3, [r3, #0]
    11fe:	4618      	mov	r0, r3
    1200:	499a      	ldr	r1, [pc, #616]	; (146c <main+0x3fc>)
    1202:	f001 fd29 	bl	2c58 <__addsf3>
    1206:	4603      	mov	r3, r0
    1208:	461a      	mov	r2, r3
    120a:	f240 5344 	movw	r3, #1348	; 0x544
    120e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1212:	681b      	ldr	r3, [r3, #0]
    1214:	4610      	mov	r0, r2
    1216:	4619      	mov	r1, r3
    1218:	f001 fd1e 	bl	2c58 <__addsf3>
    121c:	4603      	mov	r3, r0
    121e:	4618      	mov	r0, r3
    1220:	f002 f80e 	bl	3240 <__aeabi_f2uiz>
    1224:	4602      	mov	r2, r0
    1226:	697b      	ldr	r3, [r7, #20]
    1228:	601a      	str	r2, [r3, #0]
				*servo_left = 150000 - (SPEED - LEFTSPEED);
    122a:	f240 5340 	movw	r3, #1344	; 0x540
    122e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1232:	681a      	ldr	r2, [r3, #0]
    1234:	f240 5348 	movw	r3, #1352	; 0x548
    1238:	f2c2 0300 	movt	r3, #8192	; 0x2000
    123c:	681b      	ldr	r3, [r3, #0]
    123e:	4610      	mov	r0, r2
    1240:	4619      	mov	r1, r3
    1242:	f001 fd07 	bl	2c54 <__aeabi_fsub>
    1246:	4603      	mov	r3, r0
    1248:	4888      	ldr	r0, [pc, #544]	; (146c <main+0x3fc>)
    124a:	4619      	mov	r1, r3
    124c:	f001 fd02 	bl	2c54 <__aeabi_fsub>
    1250:	4603      	mov	r3, r0
    1252:	4618      	mov	r0, r3
    1254:	f001 fff4 	bl	3240 <__aeabi_f2uiz>
    1258:	4602      	mov	r2, r0
    125a:	693b      	ldr	r3, [r7, #16]
    125c:	601a      	str	r2, [r3, #0]
			}

			MSS_GPIO_set_output(MSS_GPIO_0, 0);
    125e:	f04f 0000 	mov.w	r0, #0
    1262:	f04f 0100 	mov.w	r1, #0
    1266:	f001 f827 	bl	22b8 <MSS_GPIO_set_output>
    126a:	e011      	b.n	1290 <main+0x220>
		} else {
			*servo_right = 150000;
    126c:	697a      	ldr	r2, [r7, #20]
    126e:	f644 13f0 	movw	r3, #18928	; 0x49f0
    1272:	f2c0 0302 	movt	r3, #2
    1276:	6013      	str	r3, [r2, #0]
			*servo_left = 150000;
    1278:	693a      	ldr	r2, [r7, #16]
    127a:	f644 13f0 	movw	r3, #18928	; 0x49f0
    127e:	f2c0 0302 	movt	r3, #2
    1282:	6013      	str	r3, [r2, #0]
			MSS_GPIO_set_output(MSS_GPIO_0, 1);
    1284:	f04f 0000 	mov.w	r0, #0
    1288:	f04f 0101 	mov.w	r1, #1
    128c:	f001 f814 	bl	22b8 <MSS_GPIO_set_output>
//		}
//		i++;


		// Reset digit
		if (getStart(g_buttons)==1 && getStart(oldbuttons)==0)
    1290:	f240 539c 	movw	r3, #1436	; 0x59c
    1294:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1298:	681b      	ldr	r3, [r3, #0]
    129a:	4618      	mov	r0, r3
    129c:	f7ff f940 	bl	520 <getStart>
    12a0:	4603      	mov	r3, r0
    12a2:	2b01      	cmp	r3, #1
    12a4:	d107      	bne.n	12b6 <main+0x246>
    12a6:	6878      	ldr	r0, [r7, #4]
    12a8:	f7ff f93a 	bl	520 <getStart>
    12ac:	4603      	mov	r3, r0
    12ae:	2b00      	cmp	r3, #0
    12b0:	d101      	bne.n	12b6 <main+0x246>
		{
			digit = 1;
    12b2:	4b6d      	ldr	r3, [pc, #436]	; (1468 <main+0x3f8>)
    12b4:	60bb      	str	r3, [r7, #8]
		}

		// Set which digit to modify
		if (getDRIGHT(g_buttons)==1 && getDRIGHT(oldbuttons)==0)
    12b6:	f240 539c 	movw	r3, #1436	; 0x59c
    12ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12be:	681b      	ldr	r3, [r3, #0]
    12c0:	4618      	mov	r0, r3
    12c2:	f7ff f98d 	bl	5e0 <getDRIGHT>
    12c6:	4603      	mov	r3, r0
    12c8:	2b01      	cmp	r3, #1
    12ca:	d10c      	bne.n	12e6 <main+0x276>
    12cc:	6878      	ldr	r0, [r7, #4]
    12ce:	f7ff f987 	bl	5e0 <getDRIGHT>
    12d2:	4603      	mov	r3, r0
    12d4:	2b00      	cmp	r3, #0
    12d6:	d106      	bne.n	12e6 <main+0x276>
		{
			digit /= 10;
    12d8:	68b8      	ldr	r0, [r7, #8]
    12da:	4965      	ldr	r1, [pc, #404]	; (1470 <main+0x400>)
    12dc:	f001 fe78 	bl	2fd0 <__aeabi_fdiv>
    12e0:	4603      	mov	r3, r0
    12e2:	60bb      	str	r3, [r7, #8]
		{
			digit = 1;
		}

		// Set which digit to modify
		if (getDRIGHT(g_buttons)==1 && getDRIGHT(oldbuttons)==0)
    12e4:	e016      	b.n	1314 <main+0x2a4>
		{
			digit /= 10;
		}
		else if (getDLEFT(g_buttons)==1 && getDLEFT(oldbuttons)==0)
    12e6:	f240 539c 	movw	r3, #1436	; 0x59c
    12ea:	f2c2 0300 	movt	r3, #8192	; 0x2000
    12ee:	681b      	ldr	r3, [r3, #0]
    12f0:	4618      	mov	r0, r3
    12f2:	f7ff f985 	bl	600 <getDLEFT>
    12f6:	4603      	mov	r3, r0
    12f8:	2b01      	cmp	r3, #1
    12fa:	d10b      	bne.n	1314 <main+0x2a4>
    12fc:	6878      	ldr	r0, [r7, #4]
    12fe:	f7ff f97f 	bl	600 <getDLEFT>
    1302:	4603      	mov	r3, r0
    1304:	2b00      	cmp	r3, #0
    1306:	d105      	bne.n	1314 <main+0x2a4>
		{
			digit *= 10;
    1308:	68b8      	ldr	r0, [r7, #8]
    130a:	4959      	ldr	r1, [pc, #356]	; (1470 <main+0x400>)
    130c:	f001 fdac 	bl	2e68 <__aeabi_fmul>
    1310:	4603      	mov	r3, r0
    1312:	60bb      	str	r3, [r7, #8]
		}

		// Choose parameter
		if (getX(g_buttons)==1 && getX(oldbuttons) == 0)
    1314:	f240 539c 	movw	r3, #1436	; 0x59c
    1318:	f2c2 0300 	movt	r3, #8192	; 0x2000
    131c:	681b      	ldr	r3, [r3, #0]
    131e:	4618      	mov	r0, r3
    1320:	f7ff f8de 	bl	4e0 <getX>
    1324:	4603      	mov	r3, r0
    1326:	2b01      	cmp	r3, #1
    1328:	d10a      	bne.n	1340 <main+0x2d0>
    132a:	6878      	ldr	r0, [r7, #4]
    132c:	f7ff f8d8 	bl	4e0 <getX>
    1330:	4603      	mov	r3, r0
    1332:	2b00      	cmp	r3, #0
    1334:	d104      	bne.n	1340 <main+0x2d0>
		{
			param = &KP;
    1336:	f240 030c 	movw	r3, #12
    133a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    133e:	60fb      	str	r3, [r7, #12]
		}
		if (getY(g_buttons)==1 && getY(oldbuttons) == 0)
    1340:	f240 539c 	movw	r3, #1436	; 0x59c
    1344:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1348:	681b      	ldr	r3, [r3, #0]
    134a:	4618      	mov	r0, r3
    134c:	f7ff f8d8 	bl	500 <getY>
    1350:	4603      	mov	r3, r0
    1352:	2b01      	cmp	r3, #1
    1354:	d10b      	bne.n	136e <main+0x2fe>
    1356:	6878      	ldr	r0, [r7, #4]
    1358:	f7ff f8d2 	bl	500 <getY>
    135c:	4603      	mov	r3, r0
    135e:	2b00      	cmp	r3, #0
    1360:	d105      	bne.n	136e <main+0x2fe>
		{
			param = &KI;
    1362:	f240 0310 	movw	r3, #16
    1366:	f2c2 0300 	movt	r3, #8192	; 0x2000
    136a:	60fb      	str	r3, [r7, #12]
		// Choose parameter
		if (getX(g_buttons)==1 && getX(oldbuttons) == 0)
		{
			param = &KP;
		}
		if (getY(g_buttons)==1 && getY(oldbuttons) == 0)
    136c:	e015      	b.n	139a <main+0x32a>
		{
			param = &KI;
		}
		else if (getZ(g_buttons)==1 && getZ(oldbuttons) == 0)
    136e:	f240 539c 	movw	r3, #1436	; 0x59c
    1372:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1376:	681b      	ldr	r3, [r3, #0]
    1378:	4618      	mov	r0, r3
    137a:	f7ff f901 	bl	580 <getZ>
    137e:	4603      	mov	r3, r0
    1380:	2b01      	cmp	r3, #1
    1382:	d10a      	bne.n	139a <main+0x32a>
    1384:	6878      	ldr	r0, [r7, #4]
    1386:	f7ff f8fb 	bl	580 <getZ>
    138a:	4603      	mov	r3, r0
    138c:	2b00      	cmp	r3, #0
    138e:	d104      	bne.n	139a <main+0x32a>
		{
			param = &KD;
    1390:	f240 0314 	movw	r3, #20
    1394:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1398:	60fb      	str	r3, [r7, #12]
		}

		// Increment or decrement
		if (getA(g_buttons)==1 && getA(oldbuttons) == 0)
    139a:	f240 539c 	movw	r3, #1436	; 0x59c
    139e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13a2:	681b      	ldr	r3, [r3, #0]
    13a4:	4618      	mov	r0, r3
    13a6:	f7ff f87b 	bl	4a0 <getA>
    13aa:	4603      	mov	r3, r0
    13ac:	2b01      	cmp	r3, #1
    13ae:	d110      	bne.n	13d2 <main+0x362>
    13b0:	6878      	ldr	r0, [r7, #4]
    13b2:	f7ff f875 	bl	4a0 <getA>
    13b6:	4603      	mov	r3, r0
    13b8:	2b00      	cmp	r3, #0
    13ba:	d10a      	bne.n	13d2 <main+0x362>
		{
			*(param) += digit;
    13bc:	68fb      	ldr	r3, [r7, #12]
    13be:	681b      	ldr	r3, [r3, #0]
    13c0:	4618      	mov	r0, r3
    13c2:	68b9      	ldr	r1, [r7, #8]
    13c4:	f001 fc48 	bl	2c58 <__addsf3>
    13c8:	4603      	mov	r3, r0
    13ca:	461a      	mov	r2, r3
    13cc:	68fb      	ldr	r3, [r7, #12]
    13ce:	601a      	str	r2, [r3, #0]
		{
			param = &KD;
		}

		// Increment or decrement
		if (getA(g_buttons)==1 && getA(oldbuttons) == 0)
    13d0:	e01a      	b.n	1408 <main+0x398>
		{
			*(param) += digit;
		}
		else if (getB(g_buttons)==1 && getB(oldbuttons) == 0)
    13d2:	f240 539c 	movw	r3, #1436	; 0x59c
    13d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    13da:	681b      	ldr	r3, [r3, #0]
    13dc:	4618      	mov	r0, r3
    13de:	f7ff f86f 	bl	4c0 <getB>
    13e2:	4603      	mov	r3, r0
    13e4:	2b01      	cmp	r3, #1
    13e6:	d10f      	bne.n	1408 <main+0x398>
    13e8:	6878      	ldr	r0, [r7, #4]
    13ea:	f7ff f869 	bl	4c0 <getB>
    13ee:	4603      	mov	r3, r0
    13f0:	2b00      	cmp	r3, #0
    13f2:	d109      	bne.n	1408 <main+0x398>
		{
			*(param) -= digit;
    13f4:	68fb      	ldr	r3, [r7, #12]
    13f6:	681b      	ldr	r3, [r3, #0]
    13f8:	4618      	mov	r0, r3
    13fa:	68b9      	ldr	r1, [r7, #8]
    13fc:	f001 fc2a 	bl	2c54 <__aeabi_fsub>
    1400:	4603      	mov	r3, r0
    1402:	461a      	mov	r2, r3
    1404:	68fb      	ldr	r3, [r7, #12]
    1406:	601a      	str	r2, [r3, #0]
		}

		if (getL(g_buttons)==1 && getL(oldbuttons)==0)
    1408:	f240 539c 	movw	r3, #1436	; 0x59c
    140c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1410:	681b      	ldr	r3, [r3, #0]
    1412:	4618      	mov	r0, r3
    1414:	f7ff f894 	bl	540 <getL>
    1418:	4603      	mov	r3, r0
    141a:	2b01      	cmp	r3, #1
    141c:	d11d      	bne.n	145a <main+0x3ea>
    141e:	6878      	ldr	r0, [r7, #4]
    1420:	f7ff f88e 	bl	540 <getL>
    1424:	4603      	mov	r3, r0
    1426:	2b00      	cmp	r3, #0
    1428:	d117      	bne.n	145a <main+0x3ea>
		{
			if (getR(g_buttons)==1)
    142a:	f240 539c 	movw	r3, #1436	; 0x59c
    142e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1432:	681b      	ldr	r3, [r3, #0]
    1434:	4618      	mov	r0, r3
    1436:	f7ff f893 	bl	560 <getR>
    143a:	4603      	mov	r3, r0
    143c:	2b01      	cmp	r3, #1
    143e:	d10c      	bne.n	145a <main+0x3ea>
			{
				BALANCE_TOGGLE ^= 1;
    1440:	f240 0319 	movw	r3, #25
    1444:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1448:	781b      	ldrb	r3, [r3, #0]
    144a:	f083 0301 	eor.w	r3, r3, #1
    144e:	b2da      	uxtb	r2, r3
    1450:	f240 0319 	movw	r3, #25
    1454:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1458:	701a      	strb	r2, [r3, #0]
			}
		}

		oldbuttons = g_buttons;
    145a:	f240 539c 	movw	r3, #1436	; 0x59c
    145e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1462:	681b      	ldr	r3, [r3, #0]
    1464:	607b      	str	r3, [r7, #4]
	}
    1466:	e67a      	b.n	115e <main+0xee>
    1468:	3f800000 	.word	0x3f800000
    146c:	48127c00 	.word	0x48127c00
    1470:	41200000 	.word	0x41200000

00001474 <_close>:
 * Close a file.
 */
int _close(int file)
{
    return -1;
}
    1474:	f04f 30ff 	mov.w	r0, #4294967295
    1478:	4770      	bx	lr
    147a:	bf00      	nop

0000147c <_exit>:
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
}
    147c:	e7fe      	b.n	147c <_exit>
    147e:	bf00      	nop

00001480 <_fstat>:
/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
    st->st_mode = S_IFCHR;
    1480:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    1484:	604b      	str	r3, [r1, #4]
    return 0;
}
    1486:	f04f 0000 	mov.w	r0, #0
    148a:	4770      	bx	lr

0000148c <_isatty>:
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
    return 1;
}
    148c:	f04f 0001 	mov.w	r0, #1
    1490:	4770      	bx	lr
    1492:	bf00      	nop

00001494 <_lseek>:
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
    return 0;
}
    1494:	f04f 0000 	mov.w	r0, #0
    1498:	4770      	bx	lr
    149a:	bf00      	nop

0000149c <_read>:
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
    return 0;
}
    149c:	f04f 0000 	mov.w	r0, #0
    14a0:	4770      	bx	lr
    14a2:	bf00      	nop

000014a4 <_write_r>:
 * all files, including stdoutso if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
    14a4:	b538      	push	{r3, r4, r5, lr}
    14a6:	4615      	mov	r5, r2
    14a8:	461c      	mov	r4, r3
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
    14aa:	f240 534c 	movw	r3, #1356	; 0x54c
    14ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14b2:	681b      	ldr	r3, [r3, #0]
    14b4:	b983      	cbnz	r3, 14d8 <_write_r+0x34>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
    14b6:	f240 50dc 	movw	r0, #1500	; 0x5dc
    14ba:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14be:	f44f 4161 	mov.w	r1, #57600	; 0xe100
    14c2:	f04f 0203 	mov.w	r2, #3
    14c6:	f000 fa83 	bl	19d0 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
    14ca:	f240 534c 	movw	r3, #1356	; 0x54c
    14ce:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14d2:	f04f 0201 	mov.w	r2, #1
    14d6:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
    14d8:	f240 50dc 	movw	r0, #1500	; 0x5dc
    14dc:	f2c2 0000 	movt	r0, #8192	; 0x2000
    14e0:	4629      	mov	r1, r5
    14e2:	4622      	mov	r2, r4
    14e4:	f000 f834 	bl	1550 <MSS_UART_polled_tx>
    
    return len;
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
    14e8:	4620      	mov	r0, r4
    14ea:	bd38      	pop	{r3, r4, r5, pc}

000014ec <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
    14ec:	b508      	push	{r3, lr}
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
    14ee:	f240 5350 	movw	r3, #1360	; 0x550
    14f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    14f6:	681b      	ldr	r3, [r3, #0]
    14f8:	b943      	cbnz	r3, 150c <_sbrk+0x20>
    {
      heap_end = &_end;
    14fa:	f240 5350 	movw	r3, #1360	; 0x550
    14fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1502:	f240 6290 	movw	r2, #1680	; 0x690
    1506:	f2c2 0200 	movt	r2, #8192	; 0x2000
    150a:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
    150c:	f240 5350 	movw	r3, #1360	; 0x550
    1510:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1514:	681a      	ldr	r2, [r3, #0]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
    1516:	f3ef 8308 	mrs	r3, MSP
    if (heap_end + incr > stack_ptr)
    151a:	4410      	add	r0, r2
    151c:	4283      	cmp	r3, r0
    151e:	d20f      	bcs.n	1540 <_sbrk+0x54>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
    1520:	f04f 0000 	mov.w	r0, #0
    1524:	f04f 0101 	mov.w	r1, #1
    1528:	f648 7224 	movw	r2, #36644	; 0x8f24
    152c:	f2c0 0200 	movt	r2, #0
    1530:	f04f 0319 	mov.w	r3, #25
    1534:	f7ff ffb6 	bl	14a4 <_write_r>
      _exit (1);
    1538:	f04f 0001 	mov.w	r0, #1
    153c:	f7ff ff9e 	bl	147c <_exit>
    }
  
    heap_end += incr;
    1540:	f240 5350 	movw	r3, #1360	; 0x550
    1544:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1548:	6018      	str	r0, [r3, #0]
    return (caddr_t) prev_heap_end;
}
    154a:	4610      	mov	r0, r2
    154c:	bd08      	pop	{r3, pc}
    154e:	bf00      	nop

00001550 <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
    1550:	e92d 05f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl}
    uint32_t char_idx = 0U;
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1554:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1558:	f2c2 0300 	movt	r3, #8192	; 0x2000
    155c:	4298      	cmp	r0, r3
    155e:	d006      	beq.n	156e <MSS_UART_polled_tx+0x1e>
    1560:	f240 53b4 	movw	r3, #1460	; 0x5b4
    1564:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1568:	4298      	cmp	r0, r3
    156a:	d000      	beq.n	156e <MSS_UART_polled_tx+0x1e>
    156c:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
    156e:	b901      	cbnz	r1, 1572 <MSS_UART_polled_tx+0x22>
    1570:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
    1572:	b902      	cbnz	r2, 1576 <MSS_UART_polled_tx+0x26>
    1574:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1576:	f240 53dc 	movw	r3, #1500	; 0x5dc
    157a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    157e:	4298      	cmp	r0, r3
    1580:	d005      	beq.n	158e <MSS_UART_polled_tx+0x3e>
    1582:	f240 53b4 	movw	r3, #1460	; 0x5b4
    1586:	f2c2 0300 	movt	r3, #8192	; 0x2000
    158a:	4298      	cmp	r0, r3
    158c:	d133      	bne.n	15f6 <MSS_UART_polled_tx+0xa6>
    158e:	1e13      	subs	r3, r2, #0
    1590:	bf18      	it	ne
    1592:	2301      	movne	r3, #1
    1594:	2900      	cmp	r1, #0
    1596:	bf0c      	ite	eq
    1598:	2300      	moveq	r3, #0
    159a:	f003 0301 	andne.w	r3, r3, #1
    159e:	2b00      	cmp	r3, #0
    15a0:	d029      	beq.n	15f6 <MSS_UART_polled_tx+0xa6>
    15a2:	f04f 0700 	mov.w	r7, #0
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    15a6:	46b8      	mov	r8, r7
            if( status & MSS_UART_THRE )
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    15a8:	f04f 0a10 	mov.w	sl, #16
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
    15ac:	6803      	ldr	r3, [r0, #0]
    15ae:	7d1b      	ldrb	r3, [r3, #20]
            this_uart->status |= status;
    15b0:	f890 c00a 	ldrb.w	ip, [r0, #10]
    15b4:	ea43 0c0c 	orr.w	ip, r3, ip
    15b8:	f880 c00a 	strb.w	ip, [r0, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
    15bc:	f013 0f20 	tst.w	r3, #32
    15c0:	d017      	beq.n	15f2 <MSS_UART_polled_tx+0xa2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
    15c2:	2a0f      	cmp	r2, #15
    15c4:	d904      	bls.n	15d0 <MSS_UART_polled_tx+0x80>
    15c6:	4656      	mov	r6, sl
    15c8:	46bc      	mov	ip, r7
    15ca:	4643      	mov	r3, r8

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    15cc:	440f      	add	r7, r1
    15ce:	e004      	b.n	15da <MSS_UART_polled_tx+0x8a>
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    15d0:	b90a      	cbnz	r2, 15d6 <MSS_UART_polled_tx+0x86>
    15d2:	4643      	mov	r3, r8
    15d4:	e00b      	b.n	15ee <MSS_UART_polled_tx+0x9e>
    15d6:	4616      	mov	r6, r2
    15d8:	e7f6      	b.n	15c8 <MSS_UART_polled_tx+0x78>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
    15da:	6804      	ldr	r4, [r0, #0]
    15dc:	5cfd      	ldrb	r5, [r7, r3]
    15de:	7025      	strb	r5, [r4, #0]
    15e0:	f10c 0c01 	add.w	ip, ip, #1
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    15e4:	f103 0301 	add.w	r3, r3, #1
    15e8:	429e      	cmp	r6, r3
    15ea:	d8f6      	bhi.n	15da <MSS_UART_polled_tx+0x8a>
    15ec:	4667      	mov	r7, ip
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
    15ee:	ebc3 0202 	rsb	r2, r3, r2
            }
        }while( tx_size );
    15f2:	2a00      	cmp	r2, #0
    15f4:	d1da      	bne.n	15ac <MSS_UART_polled_tx+0x5c>
    }
}
    15f6:	e8bd 05f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl}
    15fa:	4770      	bx	lr

000015fc <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
    15fc:	b410      	push	{r4}
    15fe:	4603      	mov	r3, r0
    size_t rx_size = 0U;
    uint8_t status = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1600:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1604:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1608:	4283      	cmp	r3, r0
    160a:	d006      	beq.n	161a <MSS_UART_get_rx+0x1e>
    160c:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1610:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1614:	4283      	cmp	r3, r0
    1616:	d000      	beq.n	161a <MSS_UART_get_rx+0x1e>
    1618:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
    161a:	b901      	cbnz	r1, 161e <MSS_UART_get_rx+0x22>
    161c:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
    161e:	b902      	cbnz	r2, 1622 <MSS_UART_get_rx+0x26>
    1620:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1622:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1626:	f2c2 0000 	movt	r0, #8192	; 0x2000
    162a:	4283      	cmp	r3, r0
    162c:	d005      	beq.n	163a <MSS_UART_get_rx+0x3e>
    162e:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1632:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1636:	4283      	cmp	r3, r0
    1638:	d12a      	bne.n	1690 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    163a:	1e10      	subs	r0, r2, #0
    163c:	bf18      	it	ne
    163e:	2001      	movne	r0, #1

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( rx_buff != ((uint8_t *)0) );
    ASSERT( buff_size > 0U );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1640:	2900      	cmp	r1, #0
    1642:	bf0c      	ite	eq
    1644:	2400      	moveq	r4, #0
    1646:	f000 0401 	andne.w	r4, r0, #1
    164a:	b30c      	cbz	r4, 1690 <MSS_UART_get_rx+0x94>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
    164c:	681c      	ldr	r4, [r3, #0]
    164e:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1652:	7a9c      	ldrb	r4, [r3, #10]
    1654:	ea4c 0404 	orr.w	r4, ip, r4
    1658:	729c      	strb	r4, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    165a:	ea1c 0f00 	tst.w	ip, r0
    165e:	d017      	beq.n	1690 <MSS_UART_get_rx+0x94>
    1660:	f04f 0000 	mov.w	r0, #0
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
    1664:	681c      	ldr	r4, [r3, #0]
    1666:	f894 c000 	ldrb.w	ip, [r4]
    166a:	f801 c000 	strb.w	ip, [r1, r0]
            ++rx_size;
    166e:	f100 0001 	add.w	r0, r0, #1
            status = this_uart->hw_reg->LSR;
    1672:	681c      	ldr	r4, [r3, #0]
    1674:	f894 c014 	ldrb.w	ip, [r4, #20]
            this_uart->status |= status;
    1678:	7a9c      	ldrb	r4, [r3, #10]
    167a:	ea4c 0404 	orr.w	r4, ip, r4
    167e:	729c      	strb	r4, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
    1680:	4282      	cmp	r2, r0
    1682:	bf94      	ite	ls
    1684:	2400      	movls	r4, #0
    1686:	f00c 0401 	andhi.w	r4, ip, #1
    168a:	2c00      	cmp	r4, #0
    168c:	d1ea      	bne.n	1664 <MSS_UART_get_rx+0x68>
    168e:	e001      	b.n	1694 <MSS_UART_get_rx+0x98>
    1690:	f04f 0000 	mov.w	r0, #0
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
}
    1694:	bc10      	pop	{r4}
    1696:	4770      	bx	lr

00001698 <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
    1698:	b508      	push	{r3, lr}
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    169a:	f240 53dc 	movw	r3, #1500	; 0x5dc
    169e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16a2:	4298      	cmp	r0, r3
    16a4:	d007      	beq.n	16b6 <MSS_UART_isr+0x1e>
    16a6:	f240 53b4 	movw	r3, #1460	; 0x5b4
    16aa:	f2c2 0300 	movt	r3, #8192	; 0x2000
    16ae:	4298      	cmp	r0, r3
    16b0:	d001      	beq.n	16b6 <MSS_UART_isr+0x1e>
    16b2:	be00      	bkpt	0x0000
    16b4:	bd08      	pop	{r3, pc}

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
    16b6:	6803      	ldr	r3, [r0, #0]
    16b8:	7a1b      	ldrb	r3, [r3, #8]

        switch ( iirf )
    16ba:	f003 030f 	and.w	r3, r3, #15
    16be:	2b0c      	cmp	r3, #12
    16c0:	d820      	bhi.n	1704 <MSS_UART_isr+0x6c>
    16c2:	e8df f003 	tbb	[pc, r3]
    16c6:	1f07      	.short	0x1f07
    16c8:	1f131f0d 	.word	0x1f131f0d
    16cc:	1f1f1f19 	.word	0x1f1f1f19
    16d0:	1f1f      	.short	0x1f1f
    16d2:	13          	.byte	0x13
    16d3:	00          	.byte	0x00
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
    16d4:	6a43      	ldr	r3, [r0, #36]	; 0x24
    16d6:	b90b      	cbnz	r3, 16dc <MSS_UART_isr+0x44>
    16d8:	be00      	bkpt	0x0000
    16da:	bd08      	pop	{r3, pc}
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
    16dc:	4798      	blx	r3
    16de:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
    16e0:	6a03      	ldr	r3, [r0, #32]
    16e2:	b90b      	cbnz	r3, 16e8 <MSS_UART_isr+0x50>
    16e4:	be00      	bkpt	0x0000
    16e6:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
    16e8:	4798      	blx	r3
    16ea:	bd08      	pop	{r3, pc}
            break;

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
    16ec:	69c3      	ldr	r3, [r0, #28]
    16ee:	b90b      	cbnz	r3, 16f4 <MSS_UART_isr+0x5c>
    16f0:	be00      	bkpt	0x0000
    16f2:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
    16f4:	4798      	blx	r3
    16f6:	bd08      	pop	{r3, pc}
            }
            break;

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
    16f8:	6983      	ldr	r3, [r0, #24]
    16fa:	b90b      	cbnz	r3, 1700 <MSS_UART_isr+0x68>
    16fc:	be00      	bkpt	0x0000
    16fe:	bd08      	pop	{r3, pc}
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
    1700:	4798      	blx	r3
    1702:	bd08      	pop	{r3, pc}
            }
            break;

            default:
            {
                ASSERT( INVALID_INTERRUPT );
    1704:	be00      	bkpt	0x0000
    1706:	bd08      	pop	{r3, pc}

00001708 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
    1708:	b410      	push	{r4}
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    170a:	f240 53dc 	movw	r3, #1500	; 0x5dc
    170e:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1712:	4298      	cmp	r0, r3
    1714:	d006      	beq.n	1724 <default_tx_handler+0x1c>
    1716:	f240 53b4 	movw	r3, #1460	; 0x5b4
    171a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    171e:	4298      	cmp	r0, r3
    1720:	d000      	beq.n	1724 <default_tx_handler+0x1c>
    1722:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    1724:	68c2      	ldr	r2, [r0, #12]
    1726:	b902      	cbnz	r2, 172a <default_tx_handler+0x22>
    1728:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
    172a:	6901      	ldr	r1, [r0, #16]
    172c:	b901      	cbnz	r1, 1730 <default_tx_handler+0x28>
    172e:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    1730:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1734:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1738:	4298      	cmp	r0, r3
    173a:	d005      	beq.n	1748 <default_tx_handler+0x40>
    173c:	f240 53b4 	movw	r3, #1460	; 0x5b4
    1740:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1744:	4298      	cmp	r0, r3
    1746:	d130      	bne.n	17aa <default_tx_handler+0xa2>
    1748:	2a00      	cmp	r2, #0
    174a:	d02e      	beq.n	17aa <default_tx_handler+0xa2>
    174c:	2900      	cmp	r1, #0
    174e:	d02c      	beq.n	17aa <default_tx_handler+0xa2>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
    1750:	6803      	ldr	r3, [r0, #0]
    1752:	7d1b      	ldrb	r3, [r3, #20]
        this_uart->status |= status;
    1754:	7a82      	ldrb	r2, [r0, #10]
    1756:	ea43 0202 	orr.w	r2, r3, r2
    175a:	7282      	strb	r2, [r0, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
    175c:	f013 0f20 	tst.w	r3, #32
    1760:	d01a      	beq.n	1798 <default_tx_handler+0x90>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
    1762:	6902      	ldr	r2, [r0, #16]
    1764:	6943      	ldr	r3, [r0, #20]
    1766:	ebc3 0302 	rsb	r3, r3, r2

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
    176a:	2b0f      	cmp	r3, #15
    176c:	d904      	bls.n	1778 <default_tx_handler+0x70>
    176e:	f04f 0c10 	mov.w	ip, #16
    1772:	f04f 0300 	mov.w	r3, #0
    1776:	e002      	b.n	177e <default_tx_handler+0x76>
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1778:	b173      	cbz	r3, 1798 <default_tx_handler+0x90>
    177a:	469c      	mov	ip, r3
    177c:	e7f9      	b.n	1772 <default_tx_handler+0x6a>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
    177e:	6802      	ldr	r2, [r0, #0]
    1780:	68c4      	ldr	r4, [r0, #12]
    1782:	6941      	ldr	r1, [r0, #20]
    1784:	5c61      	ldrb	r1, [r4, r1]
    1786:	7011      	strb	r1, [r2, #0]
                ++this_uart->tx_idx;
    1788:	6942      	ldr	r2, [r0, #20]
    178a:	f102 0201 	add.w	r2, r2, #1
    178e:	6142      	str	r2, [r0, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
    1790:	f103 0301 	add.w	r3, r3, #1
    1794:	4563      	cmp	r3, ip
    1796:	d3f2      	bcc.n	177e <default_tx_handler+0x76>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
    1798:	6942      	ldr	r2, [r0, #20]
    179a:	6903      	ldr	r3, [r0, #16]
    179c:	429a      	cmp	r2, r3
        {
            this_uart->tx_buff_size = TX_COMPLETE;
    179e:	bf01      	itttt	eq
    17a0:	2300      	moveq	r3, #0
    17a2:	6103      	streq	r3, [r0, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
    17a4:	6842      	ldreq	r2, [r0, #4]
    17a6:	f8c2 3084 	streq.w	r3, [r2, #132]	; 0x84
        }
    }
}
    17aa:	bc10      	pop	{r4}
    17ac:	4770      	bx	lr
    17ae:	bf00      	nop

000017b0 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
    17b0:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    17b2:	f240 53dc 	movw	r3, #1500	; 0x5dc
    17b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ba:	4298      	cmp	r0, r3
    17bc:	d006      	beq.n	17cc <MSS_UART_set_rx_handler+0x1c>
    17be:	f240 53b4 	movw	r3, #1460	; 0x5b4
    17c2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17c6:	4298      	cmp	r0, r3
    17c8:	d000      	beq.n	17cc <MSS_UART_set_rx_handler+0x1c>
    17ca:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
    17cc:	b901      	cbnz	r1, 17d0 <MSS_UART_set_rx_handler+0x20>
    17ce:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
    17d0:	2ac0      	cmp	r2, #192	; 0xc0
    17d2:	d900      	bls.n	17d6 <MSS_UART_set_rx_handler+0x26>
    17d4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    17d6:	f240 53dc 	movw	r3, #1500	; 0x5dc
    17da:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17de:	4298      	cmp	r0, r3
    17e0:	d005      	beq.n	17ee <MSS_UART_set_rx_handler+0x3e>
    17e2:	f240 53b4 	movw	r3, #1460	; 0x5b4
    17e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    17ea:	4298      	cmp	r0, r3
    17ec:	d12f      	bne.n	184e <MSS_UART_set_rx_handler+0x9e>
    17ee:	2ac0      	cmp	r2, #192	; 0xc0
    17f0:	bf8c      	ite	hi
    17f2:	2300      	movhi	r3, #0
    17f4:	2301      	movls	r3, #1
    17f6:	2900      	cmp	r1, #0
    17f8:	bf0c      	ite	eq
    17fa:	2300      	moveq	r3, #0
    17fc:	f003 0301 	andne.w	r3, r3, #1
    1800:	b32b      	cbz	r3, 184e <MSS_UART_set_rx_handler+0x9e>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
    1802:	61c1      	str	r1, [r0, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
    1804:	6803      	ldr	r3, [r0, #0]
    1806:	f002 02c0 	and.w	r2, r2, #192	; 0xc0
    180a:	f042 020a 	orr.w	r2, r2, #10
    180e:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    1810:	8903      	ldrh	r3, [r0, #8]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1812:	b219      	sxth	r1, r3
    1814:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1818:	f003 031f 	and.w	r3, r3, #31
    181c:	f04f 0201 	mov.w	r2, #1
    1820:	fa02 f403 	lsl.w	r4, r2, r3
    1824:	f24e 1300 	movw	r3, #57600	; 0xe100
    1828:	f2ce 0300 	movt	r3, #57344	; 0xe000
    182c:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1830:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
    1834:	6841      	ldr	r1, [r0, #4]
    1836:	f8c1 2080 	str.w	r2, [r1, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    183a:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    183c:	b208      	sxth	r0, r1
    183e:	ea4f 1050 	mov.w	r0, r0, lsr #5
    1842:	f001 011f 	and.w	r1, r1, #31
    1846:	fa02 f201 	lsl.w	r2, r2, r1
    184a:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    184e:	bc10      	pop	{r4}
    1850:	4770      	bx	lr
    1852:	bf00      	nop

00001854 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
    1854:	4668      	mov	r0, sp
    1856:	f020 0107 	bic.w	r1, r0, #7
    185a:	468d      	mov	sp, r1
    185c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart0 );
    185e:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1862:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1866:	f7ff ff17 	bl	1698 <MSS_UART_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    186a:	f24e 1300 	movw	r3, #57600	; 0xe100
    186e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1872:	f44f 6280 	mov.w	r2, #1024	; 0x400
    1876:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART0_IRQn );
}
    187a:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    187e:	4685      	mov	sp, r0
    1880:	4770      	bx	lr
    1882:	bf00      	nop

00001884 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
    1884:	4668      	mov	r0, sp
    1886:	f020 0107 	bic.w	r1, r0, #7
    188a:	468d      	mov	sp, r1
    188c:	b501      	push	{r0, lr}
    MSS_UART_isr( &g_mss_uart1 );
    188e:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1892:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1896:	f7ff feff 	bl	1698 <MSS_UART_isr>
    189a:	f24e 1300 	movw	r3, #57600	; 0xe100
    189e:	f2ce 0300 	movt	r3, #57344	; 0xe000
    18a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
    18a6:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( UART1_IRQn );
}
    18aa:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    18ae:	4685      	mov	sp, r0
    18b0:	4770      	bx	lr
    18b2:	bf00      	nop

000018b4 <MSS_UART_set_tx_handler>:
MSS_UART_set_tx_handler
(
    mss_uart_instance_t * this_uart,
    mss_uart_irq_handler_t handler
)
{
    18b4:	b410      	push	{r4}
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    18b6:	f240 53dc 	movw	r3, #1500	; 0x5dc
    18ba:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18be:	4298      	cmp	r0, r3
    18c0:	d006      	beq.n	18d0 <MSS_UART_set_tx_handler+0x1c>
    18c2:	f240 53b4 	movw	r3, #1460	; 0x5b4
    18c6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18ca:	4298      	cmp	r0, r3
    18cc:	d000      	beq.n	18d0 <MSS_UART_set_tx_handler+0x1c>
    18ce:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER);
    18d0:	b901      	cbnz	r1, 18d4 <MSS_UART_set_tx_handler+0x20>
    18d2:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
    18d4:	f240 53dc 	movw	r3, #1500	; 0x5dc
    18d8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18dc:	4298      	cmp	r0, r3
    18de:	d005      	beq.n	18ec <MSS_UART_set_tx_handler+0x38>
    18e0:	f240 53b4 	movw	r3, #1460	; 0x5b4
    18e4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    18e8:	4298      	cmp	r0, r3
    18ea:	d124      	bne.n	1936 <MSS_UART_set_tx_handler+0x82>
    18ec:	b319      	cbz	r1, 1936 <MSS_UART_set_tx_handler+0x82>
        ( handler != INVALID_IRQ_HANDLER) )
    {
        this_uart->tx_handler = handler;
    18ee:	6201      	str	r1, [r0, #32]

        /* Make TX buffer info invalid */
        this_uart->tx_buffer = (const uint8_t *)0;
    18f0:	f04f 0300 	mov.w	r3, #0
    18f4:	60c3      	str	r3, [r0, #12]
        this_uart->tx_buff_size = 0U;
    18f6:	6103      	str	r3, [r0, #16]

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
    18f8:	8903      	ldrh	r3, [r0, #8]
    18fa:	b219      	sxth	r1, r3
    18fc:	ea4f 1151 	mov.w	r1, r1, lsr #5
    1900:	f003 031f 	and.w	r3, r3, #31
    1904:	f04f 0201 	mov.w	r2, #1
    1908:	fa02 f403 	lsl.w	r4, r2, r3
    190c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1910:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1914:	f101 0160 	add.w	r1, r1, #96	; 0x60
    1918:	f843 4021 	str.w	r4, [r3, r1, lsl #2]

        /* Enable transmitter holding register Empty interrupt. */
        this_uart->hw_reg_bit->IER_ETBEI = 1U;
    191c:	6841      	ldr	r1, [r0, #4]
    191e:	f8c1 2084 	str.w	r2, [r1, #132]	; 0x84

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
    1922:	8901      	ldrh	r1, [r0, #8]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    1924:	b208      	sxth	r0, r1
    1926:	ea4f 1050 	mov.w	r0, r0, lsr #5
    192a:	f001 011f 	and.w	r1, r1, #31
    192e:	fa02 f201 	lsl.w	r2, r2, r1
    1932:	f843 2020 	str.w	r2, [r3, r0, lsl #2]
    }
}
    1936:	bc10      	pop	{r4}
    1938:	4770      	bx	lr
    193a:	bf00      	nop

0000193c <MSS_UART_fill_tx_fifo>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * tx_buffer,
    size_t tx_size
)
{
    193c:	b410      	push	{r4}
    193e:	4603      	mov	r3, r0
    uint8_t status = 0U;
    size_t size_sent = 0U;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    1940:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1944:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1948:	4283      	cmp	r3, r0
    194a:	d006      	beq.n	195a <MSS_UART_fill_tx_fifo+0x1e>
    194c:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1950:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1954:	4283      	cmp	r3, r0
    1956:	d000      	beq.n	195a <MSS_UART_fill_tx_fifo+0x1e>
    1958:	be00      	bkpt	0x0000
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    195a:	b901      	cbnz	r1, 195e <MSS_UART_fill_tx_fifo+0x22>
    195c:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0 );
    195e:	b902      	cbnz	r2, 1962 <MSS_UART_fill_tx_fifo+0x26>
    1960:	be00      	bkpt	0x0000

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1962:	f240 50dc 	movw	r0, #1500	; 0x5dc
    1966:	f2c2 0000 	movt	r0, #8192	; 0x2000
    196a:	4283      	cmp	r3, r0
    196c:	d005      	beq.n	197a <MSS_UART_fill_tx_fifo+0x3e>
    196e:	f240 50b4 	movw	r0, #1460	; 0x5b4
    1972:	f2c2 0000 	movt	r0, #8192	; 0x2000
    1976:	4283      	cmp	r3, r0
    1978:	d126      	bne.n	19c8 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    197a:	1e10      	subs	r0, r2, #0
    197c:	bf18      	it	ne
    197e:	2001      	movne	r0, #1
    ASSERT( tx_buffer != ( (uint8_t *)0 ) );
    ASSERT( tx_size > 0 );

    /* Fill the UART's Tx FIFO until the FIFO is full or the complete input
     * buffer has been written. */
    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1 ) ) &&
    1980:	2900      	cmp	r1, #0
    1982:	bf0c      	ite	eq
    1984:	2400      	moveq	r4, #0
    1986:	f000 0401 	andne.w	r4, r0, #1
    198a:	b1ec      	cbz	r4, 19c8 <MSS_UART_fill_tx_fifo+0x8c>
        (tx_buffer != ( (uint8_t *)0 ))   &&
        (tx_size > 0u) )
    {
        status = this_uart->hw_reg->LSR;
    198c:	681c      	ldr	r4, [r3, #0]
    198e:	f894 c014 	ldrb.w	ip, [r4, #20]
        this_uart->status |= status;
    1992:	7a9c      	ldrb	r4, [r3, #10]
    1994:	ea4c 0404 	orr.w	r4, ip, r4
    1998:	729c      	strb	r4, [r3, #10]

        if( status & MSS_UART_THRE )
    199a:	f01c 0f20 	tst.w	ip, #32
    199e:	d013      	beq.n	19c8 <MSS_UART_fill_tx_fifo+0x8c>
        {
            uint32_t fill_size = TX_FIFO_SIZE;

            if ( tx_size < TX_FIFO_SIZE )
    19a0:	2a0f      	cmp	r2, #15
    19a2:	d904      	bls.n	19ae <MSS_UART_fill_tx_fifo+0x72>
    19a4:	f04f 0410 	mov.w	r4, #16
    19a8:	f04f 0000 	mov.w	r0, #0
    19ac:	e002      	b.n	19b4 <MSS_UART_fill_tx_fifo+0x78>
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    19ae:	b158      	cbz	r0, 19c8 <MSS_UART_fill_tx_fifo+0x8c>
    19b0:	4614      	mov	r4, r2
    19b2:	e7f9      	b.n	19a8 <MSS_UART_fill_tx_fifo+0x6c>
            {

                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = tx_buffer[size_sent];
    19b4:	681a      	ldr	r2, [r3, #0]
    19b6:	f811 c000 	ldrb.w	ip, [r1, r0]
    19ba:	f882 c000 	strb.w	ip, [r2]
            if ( tx_size < TX_FIFO_SIZE )
            {
                fill_size = tx_size;
            }
            /* Fill up FIFO */
            for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
    19be:	f100 0001 	add.w	r0, r0, #1
    19c2:	42a0      	cmp	r0, r4
    19c4:	d3f6      	bcc.n	19b4 <MSS_UART_fill_tx_fifo+0x78>
    19c6:	e001      	b.n	19cc <MSS_UART_fill_tx_fifo+0x90>
    19c8:	f04f 0000 	mov.w	r0, #0
                this_uart->hw_reg->THR = tx_buffer[size_sent];
            }
        }
    }
    return size_sent;
}
    19cc:	bc10      	pop	{r4}
    19ce:	4770      	bx	lr

000019d0 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
    19d0:	b570      	push	{r4, r5, r6, lr}
    19d2:	4604      	mov	r4, r0
    19d4:	460d      	mov	r5, r1
    19d6:	4616      	mov	r6, r2
    uint32_t pclk_freq = 0U;
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    19d8:	f240 53dc 	movw	r3, #1500	; 0x5dc
    19dc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19e0:	4298      	cmp	r0, r3
    19e2:	d006      	beq.n	19f2 <MSS_UART_init+0x22>
    19e4:	f240 53b4 	movw	r3, #1460	; 0x5b4
    19e8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    19ec:	4298      	cmp	r0, r3
    19ee:	d000      	beq.n	19f2 <MSS_UART_init+0x22>
    19f0:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
    19f2:	b905      	cbnz	r5, 19f6 <MSS_UART_init+0x26>
    19f4:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
    19f6:	f000 fc77 	bl	22e8 <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
    19fa:	f240 53dc 	movw	r3, #1500	; 0x5dc
    19fe:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a02:	429c      	cmp	r4, r3
    1a04:	d126      	bne.n	1a54 <MSS_UART_init+0x84>
    {
        this_uart->hw_reg = UART0;
    1a06:	f240 53dc 	movw	r3, #1500	; 0x5dc
    1a0a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a0e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
    1a12:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
    1a14:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
    1a18:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
    1a1a:	f04f 020a 	mov.w	r2, #10
    1a1e:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
    1a20:	f240 0324 	movw	r3, #36	; 0x24
    1a24:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a28:	6818      	ldr	r0, [r3, #0]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
    1a2a:	f242 0300 	movw	r3, #8192	; 0x2000
    1a2e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1a34:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    1a38:	631a      	str	r2, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1a3a:	f24e 1200 	movw	r2, #57600	; 0xe100
    1a3e:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1a42:	f44f 6180 	mov.w	r1, #1024	; 0x400
    1a46:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
    1a4a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1a4c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    1a50:	631a      	str	r2, [r3, #48]	; 0x30
    1a52:	e025      	b.n	1aa0 <MSS_UART_init+0xd0>
    }
    else
    {
        this_uart->hw_reg = UART1;
    1a54:	f240 0300 	movw	r3, #0
    1a58:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1a5c:	6023      	str	r3, [r4, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
    1a5e:	f240 0300 	movw	r3, #0
    1a62:	f2c4 2320 	movt	r3, #16928	; 0x4220
    1a66:	6063      	str	r3, [r4, #4]
        this_uart->irqn = UART1_IRQn;
    1a68:	f04f 030b 	mov.w	r3, #11
    1a6c:	8123      	strh	r3, [r4, #8]

        pclk_freq = g_FrequencyPCLK1;
    1a6e:	f240 0328 	movw	r3, #40	; 0x28
    1a72:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1a76:	6818      	ldr	r0, [r3, #0]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
    1a78:	f242 0300 	movw	r3, #8192	; 0x2000
    1a7c:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1a80:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1a82:	f442 7280 	orr.w	r2, r2, #256	; 0x100
    1a86:	631a      	str	r2, [r3, #48]	; 0x30
    1a88:	f24e 1200 	movw	r2, #57600	; 0xe100
    1a8c:	f2ce 0200 	movt	r2, #57344	; 0xe000
    1a90:	f44f 6100 	mov.w	r1, #2048	; 0x800
    1a94:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
    1a98:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    1a9a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
    1a9e:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
    1aa0:	6823      	ldr	r3, [r4, #0]
    1aa2:	f04f 0200 	mov.w	r2, #0
    1aa6:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
    1aa8:	b915      	cbnz	r5, 1ab0 <MSS_UART_init+0xe0>
    1aaa:	f04f 0501 	mov.w	r5, #1
    1aae:	e00f      	b.n	1ad0 <MSS_UART_init+0x100>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
    1ab0:	fbb0 f5f5 	udiv	r5, r0, r5
        if( baud_value_l & 0x00000008U )
    1ab4:	f015 0f08 	tst.w	r5, #8
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
    1ab8:	ea4f 1515 	mov.w	r5, r5, lsr #4
    1abc:	bf18      	it	ne
    1abe:	3501      	addne	r5, #1
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1ac0:	f5b5 3f80 	cmp.w	r5, #65536	; 0x10000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
        {
            baud_value = (uint16_t)baud_value_l;
    1ac4:	bf38      	it	cc
    1ac6:	b2ad      	uxthcc	r5, r5
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
    1ac8:	d302      	bcc.n	1ad0 <MSS_UART_init+0x100>
    1aca:	be00      	bkpt	0x0000
    1acc:	f04f 0501 	mov.w	r5, #1
            baud_value = (uint16_t)baud_value_l;
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
    1ad0:	6863      	ldr	r3, [r4, #4]
    1ad2:	f04f 0201 	mov.w	r2, #1
    1ad6:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
    1ada:	6823      	ldr	r3, [r4, #0]
    1adc:	ea4f 2215 	mov.w	r2, r5, lsr #8
    1ae0:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
    1ae2:	6823      	ldr	r3, [r4, #0]
    1ae4:	b2ed      	uxtb	r5, r5
    1ae6:	701d      	strb	r5, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
    1ae8:	6862      	ldr	r2, [r4, #4]
    1aea:	f04f 0300 	mov.w	r3, #0
    1aee:	f8c2 319c 	str.w	r3, [r2, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
    1af2:	6822      	ldr	r2, [r4, #0]
    1af4:	7316      	strb	r6, [r2, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
    1af6:	6822      	ldr	r2, [r4, #0]
    1af8:	f04f 010e 	mov.w	r1, #14
    1afc:	7211      	strb	r1, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
    1afe:	6862      	ldr	r2, [r4, #4]
    1b00:	f8c2 3210 	str.w	r3, [r2, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
    1b04:	6123      	str	r3, [r4, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
    1b06:	60e3      	str	r3, [r4, #12]
    this_uart->tx_idx = 0U;
    1b08:	6163      	str	r3, [r4, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
    1b0a:	61e3      	str	r3, [r4, #28]
    this_uart->tx_handler       = default_tx_handler;
    1b0c:	f241 7209 	movw	r2, #5897	; 0x1709
    1b10:	f2c0 0200 	movt	r2, #0
    1b14:	6222      	str	r2, [r4, #32]
    this_uart->linests_handler  = NULL_HANDLER;
    1b16:	61a3      	str	r3, [r4, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
    1b18:	6263      	str	r3, [r4, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
    1b1a:	72a3      	strb	r3, [r4, #10]
}
    1b1c:	bd70      	pop	{r4, r5, r6, pc}
    1b1e:	bf00      	nop

00001b20 <MSS_I2C_init>:
(
	mss_i2c_instance_t * this_i2c,
	uint8_t ser_address,
	mss_i2c_clock_divider_t ser_clock_speed
)
{
    1b20:	b430      	push	{r4, r5}
    uint_fast16_t clock_speed = ser_clock_speed;
    
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1b22:	f240 6304 	movw	r3, #1540	; 0x604
    1b26:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b2a:	4298      	cmp	r0, r3
    1b2c:	d007      	beq.n	1b3e <MSS_I2C_init+0x1e>
    1b2e:	f240 6348 	movw	r3, #1608	; 0x648
    1b32:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b36:	4298      	cmp	r0, r3
    1b38:	d028      	beq.n	1b8c <MSS_I2C_init+0x6c>
    1b3a:	be00      	bkpt	0x0000
    1b3c:	e026      	b.n	1b8c <MSS_I2C_init+0x6c>
    
    if ( this_i2c == &g_mss_i2c0 )
    {
        this_i2c->irqn = I2C0_IRQn;
    1b3e:	f240 6304 	movw	r3, #1540	; 0x604
    1b42:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1b46:	f04f 0c0e 	mov.w	ip, #14
    1b4a:	f8a3 c012 	strh.w	ip, [r3, #18]
        this_i2c->hw_reg = I2C0;
    1b4e:	f242 0400 	movw	r4, #8192	; 0x2000
    1b52:	f2c4 0400 	movt	r4, #16384	; 0x4000
    1b56:	615c      	str	r4, [r3, #20]
        this_i2c->hw_reg_bit = I2C0_BITBAND;
    1b58:	f240 0400 	movw	r4, #0
    1b5c:	f2c4 2404 	movt	r4, #16900	; 0x4204
    1b60:	619c      	str	r4, [r3, #24]
        
        /* reset I2C0 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C0_SOFTRESET_MASK;
    1b62:	f242 0300 	movw	r3, #8192	; 0x2000
    1b66:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1b6a:	6b1c      	ldr	r4, [r3, #48]	; 0x30
    1b6c:	f444 6400 	orr.w	r4, r4, #2048	; 0x800
    1b70:	631c      	str	r4, [r3, #48]	; 0x30
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    1b72:	f24e 1400 	movw	r4, #57600	; 0xe100
    1b76:	f2ce 0400 	movt	r4, #57344	; 0xe000
    1b7a:	f44f 4580 	mov.w	r5, #16384	; 0x4000
    1b7e:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
        /* Clear any previously pended I2C0 interrupt */
        NVIC_ClearPendingIRQ( I2C0_IRQn );
        /* Take I2C0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C0_SOFTRESET_MASK;
    1b82:	6b1c      	ldr	r4, [r3, #48]	; 0x30
    1b84:	f424 6400 	bic.w	r4, r4, #2048	; 0x800
    1b88:	631c      	str	r4, [r3, #48]	; 0x30
    1b8a:	e020      	b.n	1bce <MSS_I2C_init+0xae>
    }
    else
    {
        this_i2c->irqn = I2C1_IRQn;
    1b8c:	f04f 0311 	mov.w	r3, #17
    1b90:	8243      	strh	r3, [r0, #18]
        this_i2c->hw_reg = I2C1;
    1b92:	f242 0300 	movw	r3, #8192	; 0x2000
    1b96:	f2c4 0301 	movt	r3, #16385	; 0x4001
    1b9a:	6143      	str	r3, [r0, #20]
        this_i2c->hw_reg_bit = I2C1_BITBAND;
    1b9c:	f240 0300 	movw	r3, #0
    1ba0:	f2c4 2324 	movt	r3, #16932	; 0x4224
    1ba4:	6183      	str	r3, [r0, #24]
        
        /* reset I2C1 */
        SYSREG->SOFT_RST_CR |= SYSREG_I2C1_SOFTRESET_MASK;
    1ba6:	f242 0300 	movw	r3, #8192	; 0x2000
    1baa:	f2ce 0304 	movt	r3, #57348	; 0xe004
    1bae:	6b1c      	ldr	r4, [r3, #48]	; 0x30
    1bb0:	f444 5480 	orr.w	r4, r4, #4096	; 0x1000
    1bb4:	631c      	str	r4, [r3, #48]	; 0x30
    1bb6:	f24e 1400 	movw	r4, #57600	; 0xe100
    1bba:	f2ce 0400 	movt	r4, #57344	; 0xe000
    1bbe:	f44f 3500 	mov.w	r5, #131072	; 0x20000
    1bc2:	f8c4 5180 	str.w	r5, [r4, #384]	; 0x180
        /* Clear any previously pended I2C1 interrupt */
        NVIC_ClearPendingIRQ( I2C1_IRQn );
        /* Take I2C1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_I2C1_SOFTRESET_MASK;
    1bc6:	6b1c      	ldr	r4, [r3, #48]	; 0x30
    1bc8:	f424 5480 	bic.w	r4, r4, #4096	; 0x1000
    1bcc:	631c      	str	r4, [r3, #48]	; 0x30
    }
    
	this_i2c->transaction = NO_TRANSACTION;
    1bce:	f04f 0300 	mov.w	r3, #0
    1bd2:	7203      	strb	r3, [r0, #8]
	
	this_i2c->ser_address = ser_address;
    1bd4:	6001      	str	r1, [r0, #0]
	
	this_i2c->tx_buffer = 0;
    1bd6:	61c3      	str	r3, [r0, #28]
	this_i2c->tx_size = 0;
    1bd8:	6203      	str	r3, [r0, #32]
	this_i2c->tx_idx = 0;
    1bda:	6243      	str	r3, [r0, #36]	; 0x24
	
	this_i2c->rx_buffer = 0;
    1bdc:	62c3      	str	r3, [r0, #44]	; 0x2c
	this_i2c->rx_size = 0;
    1bde:	6303      	str	r3, [r0, #48]	; 0x30
	this_i2c->rx_idx = 0;
    1be0:	6343      	str	r3, [r0, #52]	; 0x34
	
    this_i2c->status = MSS_I2C_SUCCESS;
    1be2:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    
	this_i2c->random_read_addr = 0;
    1be6:	60c3      	str	r3, [r0, #12]
	
	this_i2c->slave_write_handler = 0;
    1be8:	6403      	str	r3, [r0, #64]	; 0x40
	this_i2c->slave_mem_offset_length = 0;
    1bea:	63c3      	str	r3, [r0, #60]	; 0x3c
    
    this_i2c->hw_reg_bit->CTRL_ENS1 = 0x01; /* set enable bit */
    1bec:	6983      	ldr	r3, [r0, #24]
    1bee:	f04f 0101 	mov.w	r1, #1
    1bf2:	6199      	str	r1, [r3, #24]
    this_i2c->hw_reg_bit->CTRL_CR2 = (clock_speed >> 2) & 0x01;
    1bf4:	6983      	ldr	r3, [r0, #24]
    1bf6:	f3c2 0180 	ubfx	r1, r2, #2, #1
    1bfa:	61d9      	str	r1, [r3, #28]
    this_i2c->hw_reg_bit->CTRL_CR1 = (clock_speed >> 1) & 0x01;
    1bfc:	6983      	ldr	r3, [r0, #24]
    1bfe:	f3c2 0140 	ubfx	r1, r2, #1, #1
    1c02:	6059      	str	r1, [r3, #4]
    this_i2c->hw_reg_bit->CTRL_CR0 = clock_speed & 0x01;
    1c04:	6983      	ldr	r3, [r0, #24]
    1c06:	f002 0201 	and.w	r2, r2, #1
    1c0a:	601a      	str	r2, [r3, #0]
    this_i2c->hw_reg->ADDR = this_i2c->ser_address;
    1c0c:	6943      	ldr	r3, [r0, #20]
    1c0e:	7802      	ldrb	r2, [r0, #0]
    1c10:	731a      	strb	r2, [r3, #12]
}
    1c12:	bc30      	pop	{r4, r5}
    1c14:	4770      	bx	lr
    1c16:	bf00      	nop

00001c18 <MSS_I2C_wait_complete>:
mss_i2c_status_t MSS_I2C_wait_complete
(
    mss_i2c_instance_t * this_i2c
)
{
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1c18:	f240 6304 	movw	r3, #1540	; 0x604
    1c1c:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c20:	4298      	cmp	r0, r3
    1c22:	d006      	beq.n	1c32 <MSS_I2C_wait_complete+0x1a>
    1c24:	f240 6348 	movw	r3, #1608	; 0x648
    1c28:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c2c:	4298      	cmp	r0, r3
    1c2e:	d000      	beq.n	1c32 <MSS_I2C_wait_complete+0x1a>
    1c30:	be00      	bkpt	0x0000

    while ( this_i2c->status == MSS_I2C_IN_PROGRESS )
    1c32:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
    1c36:	2b01      	cmp	r3, #1
    1c38:	d0fb      	beq.n	1c32 <MSS_I2C_wait_complete+0x1a>
    {
        /* Wait for transaction to compltete.*/
        ;
    }
    return this_i2c->status;
    1c3a:	f890 0038 	ldrb.w	r0, [r0, #56]	; 0x38
}
    1c3e:	4770      	bx	lr

00001c40 <mss_i2c_isr>:
 */
static void mss_i2c_isr
(
	mss_i2c_instance_t * this_i2c
)
{
    1c40:	b510      	push	{r4, lr}
    1c42:	b082      	sub	sp, #8
    1c44:	4604      	mov	r4, r0
	volatile uint8_t status;
	uint8_t data;
    uint8_t hold_bus;
    uint8_t clear_irq = 1;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    1c46:	f240 6304 	movw	r3, #1540	; 0x604
    1c4a:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c4e:	4298      	cmp	r0, r3
    1c50:	d006      	beq.n	1c60 <mss_i2c_isr+0x20>
    1c52:	f240 6348 	movw	r3, #1608	; 0x648
    1c56:	f2c2 0300 	movt	r3, #8192	; 0x2000
    1c5a:	4298      	cmp	r0, r3
    1c5c:	d000      	beq.n	1c60 <mss_i2c_isr+0x20>
    1c5e:	be00      	bkpt	0x0000

    status = this_i2c->hw_reg->STATUS;
    1c60:	6962      	ldr	r2, [r4, #20]
    1c62:	7913      	ldrb	r3, [r2, #4]
    1c64:	f88d 3007 	strb.w	r3, [sp, #7]
    
	switch( status )
    1c68:	f89d 3007 	ldrb.w	r3, [sp, #7]
    1c6c:	f1a3 0308 	sub.w	r3, r3, #8
    1c70:	2bb8      	cmp	r3, #184	; 0xb8
    1c72:	f200 81e8 	bhi.w	2046 <MAIN_STACK_SIZE+0x46>
    1c76:	e8df f013 	tbh	[pc, r3, lsl #1]
    1c7a:	00b9      	.short	0x00b9
    1c7c:	01e601e6 	.word	0x01e601e6
    1c80:	01e601e6 	.word	0x01e601e6
    1c84:	01e601e6 	.word	0x01e601e6
    1c88:	00b901e6 	.word	0x00b901e6
    1c8c:	01e601e6 	.word	0x01e601e6
    1c90:	01e601e6 	.word	0x01e601e6
    1c94:	01e601e6 	.word	0x01e601e6
    1c98:	00cc01e6 	.word	0x00cc01e6
    1c9c:	01e601e6 	.word	0x01e601e6
    1ca0:	01e601e6 	.word	0x01e601e6
    1ca4:	01e601e6 	.word	0x01e601e6
    1ca8:	00ea01e6 	.word	0x00ea01e6
    1cac:	01e601e6 	.word	0x01e601e6
    1cb0:	01e601e6 	.word	0x01e601e6
    1cb4:	01e601e6 	.word	0x01e601e6
    1cb8:	00f301e6 	.word	0x00f301e6
    1cbc:	01e601e6 	.word	0x01e601e6
    1cc0:	01e601e6 	.word	0x01e601e6
    1cc4:	01e601e6 	.word	0x01e601e6
    1cc8:	012901e6 	.word	0x012901e6
    1ccc:	01e601e6 	.word	0x01e601e6
    1cd0:	01e601e6 	.word	0x01e601e6
    1cd4:	01e601e6 	.word	0x01e601e6
    1cd8:	00c701e6 	.word	0x00c701e6
    1cdc:	01e601e6 	.word	0x01e601e6
    1ce0:	01e601e6 	.word	0x01e601e6
    1ce4:	01e601e6 	.word	0x01e601e6
    1ce8:	013201e6 	.word	0x013201e6
    1cec:	01e601e6 	.word	0x01e601e6
    1cf0:	01e601e6 	.word	0x01e601e6
    1cf4:	01e601e6 	.word	0x01e601e6
    1cf8:	013a01e6 	.word	0x013a01e6
    1cfc:	01e601e6 	.word	0x01e601e6
    1d00:	01e601e6 	.word	0x01e601e6
    1d04:	01e601e6 	.word	0x01e601e6
    1d08:	014301e6 	.word	0x014301e6
    1d0c:	01e601e6 	.word	0x01e601e6
    1d10:	01e601e6 	.word	0x01e601e6
    1d14:	01e601e6 	.word	0x01e601e6
    1d18:	015501e6 	.word	0x015501e6
    1d1c:	01e601e6 	.word	0x01e601e6
    1d20:	01e601e6 	.word	0x01e601e6
    1d24:	01e601e6 	.word	0x01e601e6
    1d28:	018801e6 	.word	0x018801e6
    1d2c:	01e601e6 	.word	0x01e601e6
    1d30:	01e601e6 	.word	0x01e601e6
    1d34:	01e601e6 	.word	0x01e601e6
    1d38:	01e601e6 	.word	0x01e601e6
    1d3c:	01e601e6 	.word	0x01e601e6
    1d40:	01e601e6 	.word	0x01e601e6
    1d44:	01e601e6 	.word	0x01e601e6
    1d48:	01e601e6 	.word	0x01e601e6
    1d4c:	01e601e6 	.word	0x01e601e6
    1d50:	01e601e6 	.word	0x01e601e6
    1d54:	01e601e6 	.word	0x01e601e6
    1d58:	01e601e6 	.word	0x01e601e6
    1d5c:	01e601e6 	.word	0x01e601e6
    1d60:	01e601e6 	.word	0x01e601e6
    1d64:	01e601e6 	.word	0x01e601e6
    1d68:	019001e6 	.word	0x019001e6
    1d6c:	01e601e6 	.word	0x01e601e6
    1d70:	01e601e6 	.word	0x01e601e6
    1d74:	01e601e6 	.word	0x01e601e6
    1d78:	017e01e6 	.word	0x017e01e6
    1d7c:	01e601e6 	.word	0x01e601e6
    1d80:	01e601e6 	.word	0x01e601e6
    1d84:	01e601e6 	.word	0x01e601e6
    1d88:	019001e6 	.word	0x019001e6
    1d8c:	01e601e6 	.word	0x01e601e6
    1d90:	01e601e6 	.word	0x01e601e6
    1d94:	01e601e6 	.word	0x01e601e6
    1d98:	017e01e6 	.word	0x017e01e6
    1d9c:	01e601e6 	.word	0x01e601e6
    1da0:	01e601e6 	.word	0x01e601e6
    1da4:	01e601e6 	.word	0x01e601e6
    1da8:	01a601e6 	.word	0x01a601e6
    1dac:	01e601e6 	.word	0x01e601e6
    1db0:	01e601e6 	.word	0x01e601e6
    1db4:	01e601e6 	.word	0x01e601e6
    1db8:	01c701e6 	.word	0x01c701e6
    1dbc:	01e601e6 	.word	0x01e601e6
    1dc0:	01e601e6 	.word	0x01e601e6
    1dc4:	01e601e6 	.word	0x01e601e6
    1dc8:	01c701e6 	.word	0x01c701e6
    1dcc:	01e601e6 	.word	0x01e601e6
    1dd0:	01e601e6 	.word	0x01e601e6
    1dd4:	01e601e6 	.word	0x01e601e6
    1dd8:	01c701e6 	.word	0x01c701e6
    1ddc:	01e601e6 	.word	0x01e601e6
    1de0:	01e601e6 	.word	0x01e601e6
    1de4:	01e601e6 	.word	0x01e601e6
    1de8:	01e201e6 	.word	0x01e201e6
	{
	    /************** MASTER TRANSMITTER / RECEIVER *******************/
	  
	    case ST_START: /* start has been xmt'd */
	    case ST_RESTART: /* repeated start has been xmt'd */
            this_i2c->hw_reg_bit->CTRL_STA = 0x0;
    1dec:	69a2      	ldr	r2, [r4, #24]
    1dee:	f04f 0300 	mov.w	r3, #0
    1df2:	6153      	str	r3, [r2, #20]
            this_i2c->hw_reg->DATA = this_i2c->target_addr;
    1df4:	6962      	ldr	r2, [r4, #20]
    1df6:	7921      	ldrb	r1, [r4, #4]
    1df8:	7211      	strb	r1, [r2, #8]
            this_i2c->hw_reg_bit->DATA_DIR = this_i2c->dir;
    1dfa:	69a2      	ldr	r2, [r4, #24]
    1dfc:	6aa1      	ldr	r1, [r4, #40]	; 0x28
    1dfe:	f8c2 1100 	str.w	r1, [r2, #256]	; 0x100
            
	    	this_i2c->tx_idx = 0;
    1e02:	6263      	str	r3, [r4, #36]	; 0x24
	    	this_i2c->rx_idx = 0;		
    1e04:	6363      	str	r3, [r4, #52]	; 0x34
	    	break;
    1e06:	e121      	b.n	204c <MAIN_STACK_SIZE+0x4c>
	    	
	    case ST_LOST_ARB:
			/* Set start bit.  Let's keep trying!  Don't give up! */
            this_i2c->hw_reg_bit->CTRL_STA = 0x01;
    1e08:	69a3      	ldr	r3, [r4, #24]
    1e0a:	f04f 0201 	mov.w	r2, #1
    1e0e:	615a      	str	r2, [r3, #20]
			break;
    1e10:	e11c      	b.n	204c <MAIN_STACK_SIZE+0x4c>
	    	
	    /******************* MASTER TRANSMITTER *************************/
	    case ST_SLAW_ACK:
	    	/* call address has been xmt'd with ACK, time to send data byte and increment index. */
            if ( this_i2c->tx_idx < this_i2c->tx_size )
    1e12:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1e14:	6a21      	ldr	r1, [r4, #32]
    1e16:	428b      	cmp	r3, r1
    1e18:	d206      	bcs.n	1e28 <mss_i2c_isr+0x1e8>
            {
                /* load data byte */
                this_i2c->hw_reg->DATA = this_i2c->tx_buffer[this_i2c->tx_idx++];
    1e1a:	69e1      	ldr	r1, [r4, #28]
    1e1c:	5cc9      	ldrb	r1, [r1, r3]
    1e1e:	7211      	strb	r1, [r2, #8]
    1e20:	f103 0301 	add.w	r3, r3, #1
    1e24:	6263      	str	r3, [r4, #36]	; 0x24
    1e26:	e111      	b.n	204c <MAIN_STACK_SIZE+0x4c>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    1e28:	8a63      	ldrh	r3, [r4, #18]
 * Disable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
    1e2a:	b21a      	sxth	r2, r3
    1e2c:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1e30:	f003 031f 	and.w	r3, r3, #31
    1e34:	f04f 0101 	mov.w	r1, #1
    1e38:	fa01 f103 	lsl.w	r1, r1, r3
    1e3c:	f24e 1300 	movw	r3, #57600	; 0xe100
    1e40:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1e44:	f102 0220 	add.w	r2, r2, #32
    1e48:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1e4c:	e0fe      	b.n	204c <MAIN_STACK_SIZE+0x4c>
            }
	    	break;
	    	
	    case ST_SLAW_NACK:
	    	/* SLA+W has been transmitted; not ACK has been received - let's stop. */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01;
    1e4e:	69a3      	ldr	r3, [r4, #24]
    1e50:	f04f 0201 	mov.w	r2, #1
    1e54:	611a      	str	r2, [r3, #16]
            this_i2c->status = MSS_I2C_FAILED;
    1e56:	f04f 0302 	mov.w	r3, #2
    1e5a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			break;
    1e5e:	e0f5      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			
	    case ST_TX_DATA_ACK:
			/* data byte has been xmt'd with ACK, time to send stop bit or repeated start. */
			if (this_i2c->tx_idx < this_i2c->tx_size)
    1e60:	6a63      	ldr	r3, [r4, #36]	; 0x24
    1e62:	6a21      	ldr	r1, [r4, #32]
    1e64:	428b      	cmp	r3, r1
    1e66:	d206      	bcs.n	1e76 <mss_i2c_isr+0x236>
			{	
                this_i2c->hw_reg->DATA = this_i2c->tx_buffer[this_i2c->tx_idx++];
    1e68:	69e1      	ldr	r1, [r4, #28]
    1e6a:	5cc9      	ldrb	r1, [r1, r3]
    1e6c:	7211      	strb	r1, [r2, #8]
    1e6e:	f103 0301 	add.w	r3, r3, #1
    1e72:	6263      	str	r3, [r4, #36]	; 0x24
    1e74:	e0ea      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			}
			else if ( this_i2c->transaction == MASTER_RANDOM_READ_TRANSACTION )
    1e76:	7a23      	ldrb	r3, [r4, #8]
    1e78:	2b03      	cmp	r3, #3
    1e7a:	d105      	bne.n	1e88 <mss_i2c_isr+0x248>
			{
				/* We are finished sending the address offset part of a random read transaction.
				 * It is is time to send a restart in order to change direction. */
				 this_i2c->dir = READ_DIR;
    1e7c:	f04f 0301 	mov.w	r3, #1
    1e80:	62a3      	str	r3, [r4, #40]	; 0x28
                 this_i2c->hw_reg_bit->CTRL_STA = 0x01;
    1e82:	69a2      	ldr	r2, [r4, #24]
    1e84:	6153      	str	r3, [r2, #20]
    1e86:	e0e1      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			}
			else /* done sending. let's stop */
			{
                hold_bus = this_i2c->options & MSS_I2C_HOLD_BUS; 
    1e88:	7c23      	ldrb	r3, [r4, #16]
    1e8a:	f013 0f01 	tst.w	r3, #1
    1e8e:	d104      	bne.n	1e9a <mss_i2c_isr+0x25a>
                if ( hold_bus == 0 )
                { 
                    this_i2c->hw_reg_bit->CTRL_STO = 0x01; /*xmt stop condition */
    1e90:	69a2      	ldr	r2, [r4, #24]
    1e92:	f04f 0301 	mov.w	r3, #1
    1e96:	6113      	str	r3, [r2, #16]
    1e98:	e013      	b.n	1ec2 <mss_i2c_isr+0x282>
                }
                else
                {
                    NVIC_DisableIRQ( this_i2c->irqn );
    1e9a:	8a63      	ldrh	r3, [r4, #18]
    1e9c:	b21a      	sxth	r2, r3
    1e9e:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1ea2:	f003 031f 	and.w	r3, r3, #31
    1ea6:	f04f 0101 	mov.w	r1, #1
    1eaa:	fa01 f103 	lsl.w	r1, r1, r3
    1eae:	f24e 1300 	movw	r3, #57600	; 0xe100
    1eb2:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1eb6:	f102 0220 	add.w	r2, r2, #32
    1eba:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1ebe:	f04f 0300 	mov.w	r3, #0
                    clear_irq = 0;
                }
                this_i2c->status = MSS_I2C_SUCCESS;
    1ec2:	f04f 0200 	mov.w	r2, #0
    1ec6:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
    1eca:	e0be      	b.n	204a <MAIN_STACK_SIZE+0x4a>
            /* data byte SENT, ACK to be received
		     * In fact, this means we've received a NACK (This may not be 
             * obvious, but if we've rec'd an ACK then we would be in state 
             * 0x28!) hence, let's send a stop bit
             */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01;  
    1ecc:	69a3      	ldr	r3, [r4, #24]
    1ece:	f04f 0201 	mov.w	r2, #1
    1ed2:	611a      	str	r2, [r3, #16]
            this_i2c->status = MSS_I2C_FAILED;
    1ed4:	f04f 0302 	mov.w	r3, #2
    1ed8:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
		    break;
    1edc:	e0b6      	b.n	204c <MAIN_STACK_SIZE+0x4c>
	  /* STATUS codes 08H, 10H, 38H are all covered in MTX mode */
		case ST_SLAR_ACK: /* SLA+R tx'ed. */
			/* Let's make sure we ACK the first data byte received (set AA bit in CTRL) unless
			 * the next byte is the last byte of the read transaction.
             */
			if( this_i2c->rx_size > 1 )
    1ede:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1ee0:	2b01      	cmp	r3, #1
			{
                this_i2c->hw_reg_bit->CTRL_AA = 0x01;
    1ee2:	69a3      	ldr	r3, [r4, #24]
    1ee4:	bf8c      	ite	hi
    1ee6:	2201      	movhi	r2, #1
			}
			else
			{
                this_i2c->hw_reg_bit->CTRL_AA = 0x00;
    1ee8:	2200      	movls	r2, #0
    1eea:	609a      	str	r2, [r3, #8]
    1eec:	e0ae      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			}
			break;
			
		case ST_SLAR_NACK: /* SLA+R tx'ed; let's release the bus (send a stop condition) */
            this_i2c->hw_reg_bit->CTRL_STO = 0x01;
    1eee:	69a3      	ldr	r3, [r4, #24]
    1ef0:	f04f 0201 	mov.w	r2, #1
    1ef4:	611a      	str	r2, [r3, #16]
            this_i2c->status = MSS_I2C_FAILED;
    1ef6:	f04f 0302 	mov.w	r3, #2
    1efa:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			break;
    1efe:	e0a5      	b.n	204c <MAIN_STACK_SIZE+0x4c>
	      
		case ST_RX_DATA_ACK: /* Data byte received, ACK returned */
			/* First, get the data */
            this_i2c->rx_buffer[this_i2c->rx_idx++] = this_i2c->hw_reg->DATA;
    1f00:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1f02:	7a11      	ldrb	r1, [r2, #8]
    1f04:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1f06:	54d1      	strb	r1, [r2, r3]
    1f08:	f103 0301 	add.w	r3, r3, #1
    1f0c:	6363      	str	r3, [r4, #52]	; 0x34

			if( this_i2c->rx_idx >= this_i2c->rx_size - 1)
    1f0e:	6b22      	ldr	r2, [r4, #48]	; 0x30
    1f10:	f102 32ff 	add.w	r2, r2, #4294967295
    1f14:	4293      	cmp	r3, r2
    1f16:	f0c0 8099 	bcc.w	204c <MAIN_STACK_SIZE+0x4c>
			{
				/* If we're at the second last byte, let's set AA to 0 so
				 * we return a NACK at the last byte. */
                this_i2c->hw_reg_bit->CTRL_AA = 0x00;
    1f1a:	69a3      	ldr	r3, [r4, #24]
    1f1c:	f04f 0200 	mov.w	r2, #0
    1f20:	609a      	str	r2, [r3, #8]
    1f22:	e093      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			}
			break;
			
	    case ST_RX_DATA_NACK: /* Data byte received, NACK returned */
            /* Get the data, then send a stop condition */
            this_i2c->rx_buffer[this_i2c->rx_idx++] = this_i2c->hw_reg->DATA;
    1f24:	6b63      	ldr	r3, [r4, #52]	; 0x34
    1f26:	7a11      	ldrb	r1, [r2, #8]
    1f28:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    1f2a:	54d1      	strb	r1, [r2, r3]
    1f2c:	f103 0301 	add.w	r3, r3, #1
    1f30:	6363      	str	r3, [r4, #52]	; 0x34
          
            hold_bus = this_i2c->options &  MSS_I2C_HOLD_BUS; 
    1f32:	7c23      	ldrb	r3, [r4, #16]
    1f34:	f013 0f01 	tst.w	r3, #1
    1f38:	d104      	bne.n	1f44 <mss_i2c_isr+0x304>
            if ( hold_bus == 0 )
            { 
                this_i2c->hw_reg_bit->CTRL_STO = 0x01;  /*xmt stop condition */
    1f3a:	69a2      	ldr	r2, [r4, #24]
    1f3c:	f04f 0301 	mov.w	r3, #1
    1f40:	6113      	str	r3, [r2, #16]
    1f42:	e013      	b.n	1f6c <mss_i2c_isr+0x32c>
            }
            else
            {
                NVIC_DisableIRQ( this_i2c->irqn );
    1f44:	8a63      	ldrh	r3, [r4, #18]
    1f46:	b21a      	sxth	r2, r3
    1f48:	ea4f 1252 	mov.w	r2, r2, lsr #5
    1f4c:	f003 031f 	and.w	r3, r3, #31
    1f50:	f04f 0101 	mov.w	r1, #1
    1f54:	fa01 f103 	lsl.w	r1, r1, r3
    1f58:	f24e 1300 	movw	r3, #57600	; 0xe100
    1f5c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    1f60:	f102 0220 	add.w	r2, r2, #32
    1f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    1f68:	f04f 0300 	mov.w	r3, #0
                clear_irq = 0;
            }
          
            this_i2c->status = MSS_I2C_SUCCESS;
    1f6c:	f04f 0200 	mov.w	r2, #0
    1f70:	f884 2038 	strb.w	r2, [r4, #56]	; 0x38
            break;
    1f74:	e069      	b.n	204a <MAIN_STACK_SIZE+0x4a>
		
		/******************** SLAVE RECEIVER **************************/
		case ST_GCA_NACK: /* NACK after, GCA addressing */
		case ST_SLA_NACK: /* Get Data, but also re-enable AA (assert ack) bit for future transmissions */
			if ( this_i2c->rx_buffer != 0 )
    1f76:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
    1f78:	b113      	cbz	r3, 1f80 <mss_i2c_isr+0x340>
			{
                this_i2c->rx_buffer[this_i2c->rx_idx] = this_i2c->hw_reg->DATA;
    1f7a:	7a11      	ldrb	r1, [r2, #8]
    1f7c:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1f7e:	5499      	strb	r1, [r3, r2]
			}
            this_i2c->hw_reg_bit->CTRL_AA = 0x01;
    1f80:	69a3      	ldr	r3, [r4, #24]
    1f82:	f04f 0201 	mov.w	r2, #1
    1f86:	609a      	str	r2, [r3, #8]
			break;
    1f88:	e060      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			
		case ST_SLAVE_SLAW: /* SLA+W received, ACK returned */
			this_i2c->transaction = WRITE_SLAVE_TRANSACTION;
    1f8a:	f04f 0304 	mov.w	r3, #4
    1f8e:	7223      	strb	r3, [r4, #8]
			this_i2c->rx_idx = 0;
    1f90:	f04f 0300 	mov.w	r3, #0
    1f94:	6363      	str	r3, [r4, #52]	; 0x34
			this_i2c->random_read_addr = 0;
    1f96:	60e3      	str	r3, [r4, #12]
#ifndef INCLUDE_SLA_IN_RX_PAYLOAD
			/* Only break from this case if the slave address must NOT be included at the
			 * beginning of the received write data. */
			break;
    1f98:	e058      	b.n	204c <MAIN_STACK_SIZE+0x4c>
#endif			
		case ST_GCA_ACK: /* DATA received; ACK sent after GCA */
		case ST_RDATA: /* DATA received; must clear DATA register */
			if (this_i2c->rx_idx >= this_i2c->rx_size - 2)
    1f9a:	6b23      	ldr	r3, [r4, #48]	; 0x30
    1f9c:	f1a3 0302 	sub.w	r3, r3, #2
    1fa0:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1fa2:	429a      	cmp	r2, r3
			{
                this_i2c->hw_reg_bit->CTRL_AA = 0x00;   /* send a NACK when done (next reception) */
    1fa4:	bf22      	ittt	cs
    1fa6:	69a3      	ldrcs	r3, [r4, #24]
    1fa8:	2200      	movcs	r2, #0
    1faa:	609a      	strcs	r2, [r3, #8]
			}
            data = this_i2c->hw_reg->DATA;
    1fac:	6963      	ldr	r3, [r4, #20]
    1fae:	7a1b      	ldrb	r3, [r3, #8]
			this_i2c->rx_buffer[this_i2c->rx_idx++] = data;
    1fb0:	6b62      	ldr	r2, [r4, #52]	; 0x34
    1fb2:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
    1fb4:	548b      	strb	r3, [r1, r2]
    1fb6:	f102 0201 	add.w	r2, r2, #1
    1fba:	6362      	str	r2, [r4, #52]	; 0x34
			this_i2c->random_read_addr = (this_i2c->random_read_addr << 8) + data;
    1fbc:	68e2      	ldr	r2, [r4, #12]
    1fbe:	eb03 2302 	add.w	r3, r3, r2, lsl #8
    1fc2:	60e3      	str	r3, [r4, #12]

			break;
    1fc4:	e042      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			/* STOP or repeated START occured. */
			/* We cannot be sure if the transaction has actually completed as
			 * this hardware state reports that either a STOP or repeated START
			 * condition has occured. We assume that this is a repeated START
			 * if the transaction was a write from the master to this point.*/
			if ( this_i2c->transaction == WRITE_SLAVE_TRANSACTION )
    1fc6:	7a23      	ldrb	r3, [r4, #8]
    1fc8:	2b04      	cmp	r3, #4
    1fca:	d118      	bne.n	1ffe <mss_i2c_isr+0x3be>
			{
				if ( this_i2c->rx_idx == this_i2c->slave_mem_offset_length )
    1fcc:	6b61      	ldr	r1, [r4, #52]	; 0x34
    1fce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
    1fd0:	4299      	cmp	r1, r3
    1fd2:	d105      	bne.n	1fe0 <mss_i2c_isr+0x3a0>
				{
					this_i2c->transaction = RANDOM_READ_SLAVE_TRANSACTION;
    1fd4:	f04f 0306 	mov.w	r3, #6
    1fd8:	7223      	strb	r3, [r4, #8]
					this_i2c->tx_idx = this_i2c->random_read_addr;
    1fda:	68e3      	ldr	r3, [r4, #12]
    1fdc:	6263      	str	r3, [r4, #36]	; 0x24
    1fde:	e00e      	b.n	1ffe <mss_i2c_isr+0x3be>
				}
				else
				{
					/* Call the slave's write transaction handler if it exists. */
					if ( this_i2c->slave_write_handler != 0 )
    1fe0:	6c23      	ldr	r3, [r4, #64]	; 0x40
    1fe2:	b163      	cbz	r3, 1ffe <mss_i2c_isr+0x3be>
					{
						mss_i2c_slave_handler_ret_t h_ret;
						h_ret = this_i2c->slave_write_handler( this_i2c->rx_buffer, (uint16_t)this_i2c->rx_idx );
    1fe4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
    1fe6:	b289      	uxth	r1, r1
    1fe8:	4798      	blx	r3
						if ( MSS_I2C_REENABLE_SLAVE_RX == h_ret )
    1fea:	b920      	cbnz	r0, 1ff6 <mss_i2c_isr+0x3b6>
						{
                            this_i2c->hw_reg_bit->CTRL_AA = 0x01;
    1fec:	69a3      	ldr	r3, [r4, #24]
    1fee:	f04f 0201 	mov.w	r2, #1
    1ff2:	609a      	str	r2, [r3, #8]
    1ff4:	e003      	b.n	1ffe <mss_i2c_isr+0x3be>
						}
						else
						{
                            this_i2c->hw_reg_bit->CTRL_AA = 0x00;
    1ff6:	69a3      	ldr	r3, [r4, #24]
    1ff8:	f04f 0200 	mov.w	r2, #0
    1ffc:	609a      	str	r2, [r3, #8]
						}
					}
				}
			}
			/* Mark any previous master write transaction as complete. */
            this_i2c->status = MSS_I2C_SUCCESS;
    1ffe:	f04f 0300 	mov.w	r3, #0
    2002:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
			break;
    2006:	e021      	b.n	204c <MAIN_STACK_SIZE+0x4c>
			
		/****************** SLAVE TRANSMITTER **************************/
		case ST_SLAVE_SLAR_ACK: /* SLA+R received, ACK returned */
		case ST_SLARW_LA: /* Arbitration lost, and: */
		case ST_RACK: /* Data tx'ed, ACK received */
            if ( status == ST_SLAVE_SLAR_ACK )
    2008:	f89d 3007 	ldrb.w	r3, [sp, #7]
    200c:	2ba8      	cmp	r3, #168	; 0xa8
            {
                this_i2c->transaction = READ_SLAVE_TRANSACTION;
    200e:	bf01      	itttt	eq
    2010:	2305      	moveq	r3, #5
    2012:	7223      	strbeq	r3, [r4, #8]
                this_i2c->random_read_addr = 0;
    2014:	2300      	moveq	r3, #0
    2016:	60e3      	streq	r3, [r4, #12]
            }
			/* Load the data, and determine if it is the last one */
            this_i2c->hw_reg->DATA = this_i2c->tx_buffer[this_i2c->tx_idx++];
    2018:	6962      	ldr	r2, [r4, #20]
    201a:	6a63      	ldr	r3, [r4, #36]	; 0x24
    201c:	69e1      	ldr	r1, [r4, #28]
    201e:	5cc9      	ldrb	r1, [r1, r3]
    2020:	7211      	strb	r1, [r2, #8]
    2022:	f103 0301 	add.w	r3, r3, #1
    2026:	6263      	str	r3, [r4, #36]	; 0x24
			if (this_i2c->tx_idx >= this_i2c->tx_size - 1) /* last byte? */
    2028:	6a22      	ldr	r2, [r4, #32]
    202a:	f102 32ff 	add.w	r2, r2, #4294967295
    202e:	4293      	cmp	r3, r2
    2030:	d30c      	bcc.n	204c <MAIN_STACK_SIZE+0x4c>
			{
                this_i2c->hw_reg_bit->CTRL_AA = 0x00;
    2032:	69a2      	ldr	r2, [r4, #24]
    2034:	f04f 0300 	mov.w	r3, #0
    2038:	6093      	str	r3, [r2, #8]
				/* Next read transaction will result in slave's transmit buffer
				 * being sent from the first byte. */
				this_i2c->tx_idx = 0;
    203a:	6263      	str	r3, [r4, #36]	; 0x24
    203c:	e006      	b.n	204c <MAIN_STACK_SIZE+0x4c>
		
		case ST_SLAVE_RNACK:	/* Data byte has been transmitted; not-ACK has been received. */
			/* We assume that the transaction will be stopped by the master.
			 * Reset tx_idx so that a subsequent read will result in the slave's
			 * transmit buffer being sent from the first byte. */
			this_i2c->tx_idx = 0;
    203e:	f04f 0300 	mov.w	r3, #0
    2042:	6263      	str	r3, [r4, #36]	; 0x24
    2044:	e002      	b.n	204c <MAIN_STACK_SIZE+0x4c>
    2046:	f04f 0301 	mov.w	r3, #1
		default:
			/* do nothing */
			break;
	}
	
    if ( clear_irq )
    204a:	b11b      	cbz	r3, 2054 <MAIN_STACK_SIZE+0x54>
    {
    	/* clear interrupt. */
        this_i2c->hw_reg_bit->CTRL_SI = 0x00;
    204c:	69a3      	ldr	r3, [r4, #24]
    204e:	f04f 0200 	mov.w	r2, #0
    2052:	60da      	str	r2, [r3, #12]
    }
    
    /* Read the status register to ensure the last I2C registers write took place
     * in a system built around a bus making use of posted writes. */
    status = this_i2c->hw_reg->STATUS;
    2054:	6963      	ldr	r3, [r4, #20]
    2056:	791b      	ldrb	r3, [r3, #4]
    2058:	f88d 3007 	strb.w	r3, [sp, #7]
}
    205c:	b002      	add	sp, #8
    205e:	bd10      	pop	{r4, pc}

00002060 <I2C0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C0_IRQHandler( void )
#else
void I2C0_IRQHandler( void )
#endif
{
    2060:	4668      	mov	r0, sp
    2062:	f020 0107 	bic.w	r1, r0, #7
    2066:	468d      	mov	sp, r1
    2068:	b501      	push	{r0, lr}
	mss_i2c_isr( &g_mss_i2c0 );
    206a:	f240 6004 	movw	r0, #1540	; 0x604
    206e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    2072:	f7ff fde5 	bl	1c40 <mss_i2c_isr>
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    2076:	f24e 1300 	movw	r3, #57600	; 0xe100
    207a:	f2ce 0300 	movt	r3, #57344	; 0xe000
    207e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
    2082:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C0_IRQn );
}
    2086:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    208a:	4685      	mov	sp, r0
    208c:	4770      	bx	lr
    208e:	bf00      	nop

00002090 <I2C1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void I2C1_IRQHandler( void )
#else
void I2C1_IRQHandler( void )
#endif
{
    2090:	4668      	mov	r0, sp
    2092:	f020 0107 	bic.w	r1, r0, #7
    2096:	468d      	mov	sp, r1
    2098:	b501      	push	{r0, lr}
	mss_i2c_isr( &g_mss_i2c1 );
    209a:	f240 6048 	movw	r0, #1608	; 0x648
    209e:	f2c2 0000 	movt	r0, #8192	; 0x2000
    20a2:	f7ff fdcd 	bl	1c40 <mss_i2c_isr>
    20a6:	f24e 1300 	movw	r3, #57600	; 0xe100
    20aa:	f2ce 0300 	movt	r3, #57344	; 0xe000
    20ae:	f44f 3200 	mov.w	r2, #131072	; 0x20000
    20b2:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC_ClearPendingIRQ( I2C1_IRQn );
}
    20b6:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    20ba:	4685      	mov	sp, r0
    20bc:	4770      	bx	lr
    20be:	bf00      	nop

000020c0 <disable_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
uint32_t disable_interrupts( void )
{
    20c0:	b508      	push	{r3, lr}
    uint32_t primask;
    primask = __get_PRIMASK();
    20c2:	f000 f907 	bl	22d4 <__get_PRIMASK>
    return primask;
}
    20c6:	bd08      	pop	{r3, pc}

000020c8 <restore_interrupts>:

/*------------------------------------------------------------------------------
 *
 */
void restore_interrupts( uint32_t primask )
{
    20c8:	b508      	push	{r3, lr}
    __set_PRIMASK( primask );
    20ca:	f000 f907 	bl	22dc <__set_PRIMASK>
}
    20ce:	bd08      	pop	{r3, pc}

000020d0 <MSS_I2C_read>:
	uint8_t serial_addr,
	uint8_t * read_buffer,
	uint16_t read_size,
    uint8_t options
)
{
    20d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    20d4:	b082      	sub	sp, #8
    20d6:	4604      	mov	r4, r0
    20d8:	460e      	mov	r6, r1
    20da:	4617      	mov	r7, r2
    20dc:	461d      	mov	r5, r3
    20de:	f89d 8020 	ldrb.w	r8, [sp, #32]
	uint32_t primask;
	
    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    20e2:	f240 6304 	movw	r3, #1540	; 0x604
    20e6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20ea:	4298      	cmp	r0, r3
    20ec:	d006      	beq.n	20fc <MSS_I2C_read+0x2c>
    20ee:	f240 6348 	movw	r3, #1608	; 0x648
    20f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    20f6:	4298      	cmp	r0, r3
    20f8:	d000      	beq.n	20fc <MSS_I2C_read+0x2c>
    20fa:	be00      	bkpt	0x0000

	if ( read_size > 0 )
    20fc:	2d00      	cmp	r5, #0
    20fe:	d041      	beq.n	2184 <MSS_I2C_read+0xb4>
	{
        volatile uint8_t stat_ctrl;
        uint8_t serial_interrupt;
        
		primask = disable_interrupts();
    2100:	f7ff ffde 	bl	20c0 <disable_interrupts>
		
		this_i2c->transaction = MASTER_READ_TRANSACTION;
    2104:	f04f 0302 	mov.w	r3, #2
    2108:	7223      	strb	r3, [r4, #8]
		
		this_i2c->target_addr = serial_addr;
    210a:	6066      	str	r6, [r4, #4]
		this_i2c->dir = READ_DIR;
    210c:	f04f 0301 	mov.w	r3, #1
    2110:	62a3      	str	r3, [r4, #40]	; 0x28
		this_i2c->rx_buffer = read_buffer;
    2112:	62e7      	str	r7, [r4, #44]	; 0x2c
		this_i2c->rx_size = read_size;
    2114:	6325      	str	r5, [r4, #48]	; 0x30
		this_i2c->rx_idx = 0;
    2116:	f04f 0200 	mov.w	r2, #0
    211a:	6362      	str	r2, [r4, #52]	; 0x34
        
        this_i2c->status = MSS_I2C_IN_PROGRESS;
    211c:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
        
        this_i2c->options = options;
    2120:	f884 8010 	strb.w	r8, [r4, #16]

        /* Clear interrupts if required (depends on repeated starts).*/		
        serial_interrupt = this_i2c->hw_reg_bit->CTRL_SI;
    2124:	69a2      	ldr	r2, [r4, #24]
    2126:	7b11      	ldrb	r1, [r2, #12]
        this_i2c->hw_reg_bit->CTRL_STA = 0x01;
    2128:	6153      	str	r3, [r2, #20]
        
        if ( serial_interrupt != 0 )
    212a:	b1a9      	cbz	r1, 2158 <MSS_I2C_read+0x88>
        {
            this_i2c->hw_reg_bit->CTRL_SI = 0x00;
    212c:	69a3      	ldr	r3, [r4, #24]
    212e:	f04f 0200 	mov.w	r2, #0
    2132:	60da      	str	r2, [r3, #12]
            NVIC_ClearPendingIRQ( this_i2c->irqn );
    2134:	8a63      	ldrh	r3, [r4, #18]
    2136:	b21a      	sxth	r2, r3
    2138:	ea4f 1252 	mov.w	r2, r2, lsr #5
    213c:	f003 031f 	and.w	r3, r3, #31
    2140:	f04f 0101 	mov.w	r1, #1
    2144:	fa01 f103 	lsl.w	r1, r1, r3
    2148:	f24e 1300 	movw	r3, #57600	; 0xe100
    214c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2150:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2154:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        }
        
        stat_ctrl = this_i2c->hw_reg->STATUS;
    2158:	6963      	ldr	r3, [r4, #20]
    215a:	791b      	ldrb	r3, [r3, #4]
    215c:	f88d 3007 	strb.w	r3, [sp, #7]
        
        NVIC_EnableIRQ( this_i2c->irqn );
    2160:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2162:	b21a      	sxth	r2, r3
    2164:	ea4f 1252 	mov.w	r2, r2, lsr #5
    2168:	f003 031f 	and.w	r3, r3, #31
    216c:	f04f 0101 	mov.w	r1, #1
    2170:	fa01 f103 	lsl.w	r1, r1, r3
    2174:	f24e 1300 	movw	r3, #57600	; 0xe100
    2178:	f2ce 0300 	movt	r3, #57344	; 0xe000
    217c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
        
        restore_interrupts( primask );
    2180:	f7ff ffa2 	bl	20c8 <restore_interrupts>
	}
}
    2184:	b002      	add	sp, #8
    2186:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    218a:	bf00      	nop

0000218c <MSS_I2C_write>:
	uint8_t serial_addr,
	const uint8_t * write_buffer,
	uint16_t write_size,
    uint8_t options
)
{
    218c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    2190:	b082      	sub	sp, #8
    2192:	4604      	mov	r4, r0
    2194:	460d      	mov	r5, r1
    2196:	4616      	mov	r6, r2
    2198:	461f      	mov	r7, r3
    219a:	f89d 8020 	ldrb.w	r8, [sp, #32]
    volatile uint8_t stat_ctrl;
    uint8_t serial_interrupt;
    
	uint32_t primask;

    ASSERT( (this_i2c == &g_mss_i2c0) || (this_i2c == &g_mss_i2c1) );
    219e:	f240 6304 	movw	r3, #1540	; 0x604
    21a2:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21a6:	4298      	cmp	r0, r3
    21a8:	d006      	beq.n	21b8 <MSS_I2C_write+0x2c>
    21aa:	f240 6348 	movw	r3, #1608	; 0x648
    21ae:	f2c2 0300 	movt	r3, #8192	; 0x2000
    21b2:	4298      	cmp	r0, r3
    21b4:	d000      	beq.n	21b8 <MSS_I2C_write+0x2c>
    21b6:	be00      	bkpt	0x0000

	primask = disable_interrupts();
    21b8:	f7ff ff82 	bl	20c0 <disable_interrupts>

	this_i2c->transaction = MASTER_WRITE_TRANSACTION;
    21bc:	f04f 0301 	mov.w	r3, #1
    21c0:	7223      	strb	r3, [r4, #8]
	
	this_i2c->target_addr = serial_addr;
    21c2:	6065      	str	r5, [r4, #4]
	this_i2c->dir = WRITE_DIR;
    21c4:	f04f 0200 	mov.w	r2, #0
    21c8:	62a2      	str	r2, [r4, #40]	; 0x28
	this_i2c->tx_buffer = write_buffer;
    21ca:	61e6      	str	r6, [r4, #28]
	this_i2c->tx_size = write_size;
    21cc:	6227      	str	r7, [r4, #32]
	this_i2c->tx_idx = 0;
    21ce:	6262      	str	r2, [r4, #36]	; 0x24
    
    this_i2c->status = MSS_I2C_IN_PROGRESS;
    21d0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
    this_i2c->options = options;
    21d4:	f884 8010 	strb.w	r8, [r4, #16]

    /* Clear interrupts if required (depends on repeated starts).*/
    serial_interrupt = this_i2c->hw_reg_bit->CTRL_SI;
    21d8:	69a2      	ldr	r2, [r4, #24]
    21da:	7b11      	ldrb	r1, [r2, #12]
    this_i2c->hw_reg_bit->CTRL_STA = 0x01;
    21dc:	6153      	str	r3, [r2, #20]
    
    if ( serial_interrupt != 0 )
    21de:	b1a9      	cbz	r1, 220c <MSS_I2C_write+0x80>
    {
        this_i2c->hw_reg_bit->CTRL_SI = 0x00;
    21e0:	69a3      	ldr	r3, [r4, #24]
    21e2:	f04f 0200 	mov.w	r2, #0
    21e6:	60da      	str	r2, [r3, #12]
        NVIC_ClearPendingIRQ( this_i2c->irqn );
    21e8:	8a63      	ldrh	r3, [r4, #18]
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    21ea:	b21a      	sxth	r2, r3
    21ec:	ea4f 1252 	mov.w	r2, r2, lsr #5
    21f0:	f003 031f 	and.w	r3, r3, #31
    21f4:	f04f 0101 	mov.w	r1, #1
    21f8:	fa01 f103 	lsl.w	r1, r1, r3
    21fc:	f24e 1300 	movw	r3, #57600	; 0xe100
    2200:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2204:	f102 0260 	add.w	r2, r2, #96	; 0x60
    2208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    }
    
    stat_ctrl = this_i2c->hw_reg->STATUS;
    220c:	6963      	ldr	r3, [r4, #20]
    220e:	791b      	ldrb	r3, [r3, #4]
    2210:	f88d 3007 	strb.w	r3, [sp, #7]
    
    NVIC_EnableIRQ( this_i2c->irqn );
    2214:	8a63      	ldrh	r3, [r4, #18]
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
    2216:	b21a      	sxth	r2, r3
    2218:	ea4f 1252 	mov.w	r2, r2, lsr #5
    221c:	f003 031f 	and.w	r3, r3, #31
    2220:	f04f 0101 	mov.w	r1, #1
    2224:	fa01 f103 	lsl.w	r1, r1, r3
    2228:	f24e 1300 	movw	r3, #57600	; 0xe100
    222c:	f2ce 0300 	movt	r3, #57344	; 0xe000
    2230:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    
    restore_interrupts( primask );
    2234:	f7ff ff48 	bl	20c8 <restore_interrupts>
}
    2238:	b002      	add	sp, #8
    223a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    223e:	bf00      	nop

00002240 <MSS_GPIO_init>:
/*-------------------------------------------------------------------------*//**
 * MSS_GPIO_init
 * See "mss_gpio.h" for details of how to use this function.
 */
void MSS_GPIO_init( void )
{
    2240:	b410      	push	{r4}
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    2242:	f242 0300 	movw	r3, #8192	; 0x2000
    2246:	f2ce 0304 	movt	r3, #57348	; 0xe004
    224a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    224c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
    2250:	631a      	str	r2, [r3, #48]	; 0x30
    2252:	f04f 0300 	mov.w	r3, #0
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    2256:	f648 7040 	movw	r0, #36672	; 0x8f40
    225a:	f2c0 0000 	movt	r0, #0
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
    225e:	f04f 0c01 	mov.w	ip, #1
    2262:	f24e 1400 	movw	r4, #57600	; 0xe100
    2266:	f2ce 0400 	movt	r4, #57344	; 0xe000
    226a:	5ac2      	ldrh	r2, [r0, r3]
    226c:	b211      	sxth	r1, r2
    226e:	ea4f 1151 	mov.w	r1, r1, lsr #5
    2272:	f002 021f 	and.w	r2, r2, #31
    2276:	fa0c f202 	lsl.w	r2, ip, r2
    227a:	f101 0160 	add.w	r1, r1, #96	; 0x60
    227e:	f844 2021 	str.w	r2, [r4, r1, lsl #2]
    2282:	f103 0302 	add.w	r3, r3, #2
    uint32_t i;
    
    /* reset MSS GPIO hardware */
    SYSREG->SOFT_RST_CR |= SYSREG_GPIO_SOFTRESET_MASK;
    /* Clear any previously pended MSS GPIO interrupt */
    for ( i = 0U; i < NB_OF_GPIO; ++i )
    2286:	2b40      	cmp	r3, #64	; 0x40
    2288:	d1ef      	bne.n	226a <MSS_GPIO_init+0x2a>
    {
        NVIC_ClearPendingIRQ( g_gpio_irqn_lut[i] );
    }
    /* Take MSS GPIO hardware out of reset. */
    SYSREG->SOFT_RST_CR &= ~SYSREG_GPIO_SOFTRESET_MASK;
    228a:	f242 0300 	movw	r3, #8192	; 0x2000
    228e:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2292:	6b1a      	ldr	r2, [r3, #48]	; 0x30
    2294:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
    2298:	631a      	str	r2, [r3, #48]	; 0x30
}
    229a:	bc10      	pop	{r4}
    229c:	4770      	bx	lr
    229e:	bf00      	nop

000022a0 <MSS_GPIO_config>:
    uint32_t config
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22a0:	281f      	cmp	r0, #31
    22a2:	d901      	bls.n	22a8 <MSS_GPIO_config+0x8>
    22a4:	be00      	bkpt	0x0000
    22a6:	4770      	bx	lr

    if ( gpio_idx < NB_OF_GPIO )
    {
        *(g_config_reg_lut[gpio_idx]) = config;
    22a8:	f648 7380 	movw	r3, #36736	; 0x8f80
    22ac:	f2c0 0300 	movt	r3, #0
    22b0:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
    22b4:	6019      	str	r1, [r3, #0]
    22b6:	4770      	bx	lr

000022b8 <MSS_GPIO_set_output>:
    uint8_t             value
)
{
    uint32_t gpio_idx = (uint32_t)port_id;
    
    ASSERT( gpio_idx < NB_OF_GPIO );
    22b8:	281f      	cmp	r0, #31
    22ba:	d901      	bls.n	22c0 <MSS_GPIO_set_output+0x8>
    22bc:	be00      	bkpt	0x0000
    22be:	4770      	bx	lr
    
    if ( gpio_idx < NB_OF_GPIO )
    {
        GPIO_BITBAND->GPIO_OUT[gpio_idx] = (uint32_t)value;
    22c0:	f240 0300 	movw	r3, #0
    22c4:	f2c4 2326 	movt	r3, #16934	; 0x4226
    22c8:	f500 6088 	add.w	r0, r0, #1088	; 0x440
    22cc:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
    22d0:	4770      	bx	lr
    22d2:	bf00      	nop

000022d4 <__get_PRIMASK>:
 */
uint32_t __get_PRIMASK(void)
{
  uint32_t result=0;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
    22d4:	f3ef 8010 	mrs	r0, PRIMASK
  return(result);
}
    22d8:	4770      	bx	lr
    22da:	bf00      	nop

000022dc <__set_PRIMASK>:
 *
 * Set the priority mask bit in the priority mask register
 */
void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) );
    22dc:	f380 8810 	msr	PRIMASK, r0
}
    22e0:	4770      	bx	lr
    22e2:	bf00      	nop

000022e4 <SystemInit>:
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
    22e4:	4770      	bx	lr
    22e6:	bf00      	nop

000022e8 <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
    22e8:	b430      	push	{r4, r5}
    22ea:	b084      	sub	sp, #16
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
    22ec:	f249 0300 	movw	r3, #36864	; 0x9000
    22f0:	f2c0 0300 	movt	r3, #0
    22f4:	46ec      	mov	ip, sp
    22f6:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
    22f8:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
    22fc:	f242 0300 	movw	r3, #8192	; 0x2000
    2300:	f2ce 0304 	movt	r3, #57348	; 0xe004
    2304:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2306:	f002 020c 	and.w	r2, r2, #12
    230a:	a904      	add	r1, sp, #16
    230c:	440a      	add	r2, r1
    230e:	f852 5c10 	ldr.w	r5, [r2, #-16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
    2312:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2314:	f3c2 1201 	ubfx	r2, r2, #4, #2
    2318:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    231c:	f852 4c10 	ldr.w	r4, [r2, #-16]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
    2320:	6c9a      	ldr	r2, [r3, #72]	; 0x48
    2322:	f3c2 1281 	ubfx	r2, r2, #6, #2
    2326:	eb01 0282 	add.w	r2, r1, r2, lsl #2
    232a:	f852 0c10 	ldr.w	r0, [r2, #-16]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
    232e:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
    2330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
        FabDiv = obdiv + 1uL;
    2332:	f3c1 2104 	ubfx	r1, r1, #8, #5
    2336:	f101 0101 	add.w	r1, r1, #1
        if ( obdivhalf != 0uL )
    233a:	f413 5f00 	tst.w	r3, #8192	; 0x2000
        {
            FabDiv = FabDiv * 2uL;
    233e:	bf18      	it	ne
    2340:	0049      	lslne	r1, r1, #1
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
    uint32_t * p_idcode = IDCODE_LOCATION;
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
    2342:	f240 2330 	movw	r3, #560	; 0x230
    2346:	f2c6 0308 	movt	r3, #24584	; 0x6008
    234a:	681a      	ldr	r2, [r3, #0]
	
    if ( A2F060IFX_ID == idcode )
    234c:	f022 4270 	bic.w	r2, r2, #4026531840	; 0xf0000000
    2350:	f241 13cf 	movw	r3, #4559	; 0x11cf
    2354:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
    2358:	429a      	cmp	r2, r3
    235a:	d105      	bne.n	2368 <SystemCoreClockUpdate+0x80>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
        fclk = *p_fclk;
    235c:	f64e 732c 	movw	r3, #61228	; 0xef2c
    2360:	f2c6 0301 	movt	r3, #24577	; 0x6001
    2364:	681b      	ldr	r3, [r3, #0]
    2366:	e028      	b.n	23ba <SystemCoreClockUpdate+0xd2>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
    2368:	f640 031c 	movw	r3, #2076	; 0x81c
    236c:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2370:	681a      	ldr	r2, [r3, #0]
    2372:	f244 3341 	movw	r3, #17217	; 0x4341
    2376:	f6c4 4354 	movt	r3, #19540	; 0x4c54
    237a:	429a      	cmp	r2, r3
    237c:	d11e      	bne.n	23bc <SystemCoreClockUpdate+0xd4>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
        uint32_t sysboot_version = *p_sysboot_version;
    237e:	f640 0340 	movw	r3, #2112	; 0x840
    2382:	f2c6 0308 	movt	r3, #24584	; 0x6008
    2386:	681a      	ldr	r2, [r3, #0]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
    2388:	f022 427f 	bic.w	r2, r2, #4278190080	; 0xff000000
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
    238c:	f240 3300 	movw	r3, #768	; 0x300
    2390:	f2c0 0301 	movt	r3, #1
    2394:	429a      	cmp	r2, r3
    2396:	d911      	bls.n	23bc <SystemCoreClockUpdate+0xd4>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
    2398:	f5b2 3f00 	cmp.w	r2, #131072	; 0x20000
    239c:	d205      	bcs.n	23aa <SystemCoreClockUpdate+0xc2>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
                fclk = *p_fclk;
    239e:	f241 632c 	movw	r3, #5676	; 0x162c
    23a2:	f2c6 0308 	movt	r3, #24584	; 0x6008
    23a6:	681b      	ldr	r3, [r3, #0]
    23a8:	e007      	b.n	23ba <SystemCoreClockUpdate+0xd2>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
    23aa:	f5b2 3f40 	cmp.w	r2, #196608	; 0x30000
    23ae:	d205      	bcs.n	23bc <SystemCoreClockUpdate+0xd4>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
                fclk = *p_fclk;
    23b0:	f641 63ac 	movw	r3, #7852	; 0x1eac
    23b4:	f2c6 0308 	movt	r3, #24584	; 0x6008
    23b8:	681b      	ldr	r3, [r3, #0]
                fclk = 0uL;
            }
        }
    }
    
    if ( 0uL == fclk )
    23ba:	b923      	cbnz	r3, 23c6 <SystemCoreClockUpdate+0xde>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
    23bc:	be00      	bkpt	0x0000
    23be:	f647 0340 	movw	r3, #30784	; 0x7840
    23c2:	f2c0 137d 	movt	r3, #381	; 0x17d
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
    23c6:	f240 022c 	movw	r2, #44	; 0x2c
    23ca:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23ce:	6013      	str	r3, [r2, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
    23d0:	f240 0224 	movw	r2, #36	; 0x24
    23d4:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23d8:	fbb3 f5f5 	udiv	r5, r3, r5
    23dc:	6015      	str	r5, [r2, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
    23de:	f240 0228 	movw	r2, #40	; 0x28
    23e2:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23e6:	fbb3 f4f4 	udiv	r4, r3, r4
    23ea:	6014      	str	r4, [r2, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
    23ec:	f240 021c 	movw	r2, #28
    23f0:	f2c2 0200 	movt	r2, #8192	; 0x2000
    23f4:	fbb3 f0f0 	udiv	r0, r3, r0
    23f8:	6010      	str	r0, [r2, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
    23fa:	f240 0220 	movw	r2, #32
    23fe:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2402:	fbb3 f1f1 	udiv	r1, r3, r1
    2406:	6011      	str	r1, [r2, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
    2408:	f240 0230 	movw	r2, #48	; 0x30
    240c:	f2c2 0200 	movt	r2, #8192	; 0x2000
    2410:	6013      	str	r3, [r2, #0]
}
    2412:	b004      	add	sp, #16
    2414:	bc30      	pop	{r4, r5}
    2416:	4770      	bx	lr

00002418 <__aeabi_drsub>:
    2418:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
    241c:	e002      	b.n	2424 <__adddf3>
    241e:	bf00      	nop

00002420 <__aeabi_dsub>:
    2420:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00002424 <__adddf3>:
    2424:	b530      	push	{r4, r5, lr}
    2426:	ea4f 0441 	mov.w	r4, r1, lsl #1
    242a:	ea4f 0543 	mov.w	r5, r3, lsl #1
    242e:	ea94 0f05 	teq	r4, r5
    2432:	bf08      	it	eq
    2434:	ea90 0f02 	teqeq	r0, r2
    2438:	bf1f      	itttt	ne
    243a:	ea54 0c00 	orrsne.w	ip, r4, r0
    243e:	ea55 0c02 	orrsne.w	ip, r5, r2
    2442:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
    2446:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    244a:	f000 80e2 	beq.w	2612 <__adddf3+0x1ee>
    244e:	ea4f 5454 	mov.w	r4, r4, lsr #21
    2452:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
    2456:	bfb8      	it	lt
    2458:	426d      	neglt	r5, r5
    245a:	dd0c      	ble.n	2476 <__adddf3+0x52>
    245c:	442c      	add	r4, r5
    245e:	ea80 0202 	eor.w	r2, r0, r2
    2462:	ea81 0303 	eor.w	r3, r1, r3
    2466:	ea82 0000 	eor.w	r0, r2, r0
    246a:	ea83 0101 	eor.w	r1, r3, r1
    246e:	ea80 0202 	eor.w	r2, r0, r2
    2472:	ea81 0303 	eor.w	r3, r1, r3
    2476:	2d36      	cmp	r5, #54	; 0x36
    2478:	bf88      	it	hi
    247a:	bd30      	pophi	{r4, r5, pc}
    247c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    2480:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2484:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
    2488:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
    248c:	d002      	beq.n	2494 <__adddf3+0x70>
    248e:	4240      	negs	r0, r0
    2490:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2494:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
    2498:	ea4f 3303 	mov.w	r3, r3, lsl #12
    249c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
    24a0:	d002      	beq.n	24a8 <__adddf3+0x84>
    24a2:	4252      	negs	r2, r2
    24a4:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    24a8:	ea94 0f05 	teq	r4, r5
    24ac:	f000 80a7 	beq.w	25fe <__adddf3+0x1da>
    24b0:	f1a4 0401 	sub.w	r4, r4, #1
    24b4:	f1d5 0e20 	rsbs	lr, r5, #32
    24b8:	db0d      	blt.n	24d6 <__adddf3+0xb2>
    24ba:	fa02 fc0e 	lsl.w	ip, r2, lr
    24be:	fa22 f205 	lsr.w	r2, r2, r5
    24c2:	1880      	adds	r0, r0, r2
    24c4:	f141 0100 	adc.w	r1, r1, #0
    24c8:	fa03 f20e 	lsl.w	r2, r3, lr
    24cc:	1880      	adds	r0, r0, r2
    24ce:	fa43 f305 	asr.w	r3, r3, r5
    24d2:	4159      	adcs	r1, r3
    24d4:	e00e      	b.n	24f4 <__adddf3+0xd0>
    24d6:	f1a5 0520 	sub.w	r5, r5, #32
    24da:	f10e 0e20 	add.w	lr, lr, #32
    24de:	2a01      	cmp	r2, #1
    24e0:	fa03 fc0e 	lsl.w	ip, r3, lr
    24e4:	bf28      	it	cs
    24e6:	f04c 0c02 	orrcs.w	ip, ip, #2
    24ea:	fa43 f305 	asr.w	r3, r3, r5
    24ee:	18c0      	adds	r0, r0, r3
    24f0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
    24f4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    24f8:	d507      	bpl.n	250a <__adddf3+0xe6>
    24fa:	f04f 0e00 	mov.w	lr, #0
    24fe:	f1dc 0c00 	rsbs	ip, ip, #0
    2502:	eb7e 0000 	sbcs.w	r0, lr, r0
    2506:	eb6e 0101 	sbc.w	r1, lr, r1
    250a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
    250e:	d31b      	bcc.n	2548 <__adddf3+0x124>
    2510:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    2514:	d30c      	bcc.n	2530 <__adddf3+0x10c>
    2516:	0849      	lsrs	r1, r1, #1
    2518:	ea5f 0030 	movs.w	r0, r0, rrx
    251c:	ea4f 0c3c 	mov.w	ip, ip, rrx
    2520:	f104 0401 	add.w	r4, r4, #1
    2524:	ea4f 5244 	mov.w	r2, r4, lsl #21
    2528:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
    252c:	f080 809a 	bcs.w	2664 <__adddf3+0x240>
    2530:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    2534:	bf08      	it	eq
    2536:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    253a:	f150 0000 	adcs.w	r0, r0, #0
    253e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2542:	ea41 0105 	orr.w	r1, r1, r5
    2546:	bd30      	pop	{r4, r5, pc}
    2548:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
    254c:	4140      	adcs	r0, r0
    254e:	eb41 0101 	adc.w	r1, r1, r1
    2552:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2556:	f1a4 0401 	sub.w	r4, r4, #1
    255a:	d1e9      	bne.n	2530 <__adddf3+0x10c>
    255c:	f091 0f00 	teq	r1, #0
    2560:	bf04      	itt	eq
    2562:	4601      	moveq	r1, r0
    2564:	2000      	moveq	r0, #0
    2566:	fab1 f381 	clz	r3, r1
    256a:	bf08      	it	eq
    256c:	3320      	addeq	r3, #32
    256e:	f1a3 030b 	sub.w	r3, r3, #11
    2572:	f1b3 0220 	subs.w	r2, r3, #32
    2576:	da0c      	bge.n	2592 <__adddf3+0x16e>
    2578:	320c      	adds	r2, #12
    257a:	dd08      	ble.n	258e <__adddf3+0x16a>
    257c:	f102 0c14 	add.w	ip, r2, #20
    2580:	f1c2 020c 	rsb	r2, r2, #12
    2584:	fa01 f00c 	lsl.w	r0, r1, ip
    2588:	fa21 f102 	lsr.w	r1, r1, r2
    258c:	e00c      	b.n	25a8 <__adddf3+0x184>
    258e:	f102 0214 	add.w	r2, r2, #20
    2592:	bfd8      	it	le
    2594:	f1c2 0c20 	rsble	ip, r2, #32
    2598:	fa01 f102 	lsl.w	r1, r1, r2
    259c:	fa20 fc0c 	lsr.w	ip, r0, ip
    25a0:	bfdc      	itt	le
    25a2:	ea41 010c 	orrle.w	r1, r1, ip
    25a6:	4090      	lslle	r0, r2
    25a8:	1ae4      	subs	r4, r4, r3
    25aa:	bfa2      	ittt	ge
    25ac:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
    25b0:	4329      	orrge	r1, r5
    25b2:	bd30      	popge	{r4, r5, pc}
    25b4:	ea6f 0404 	mvn.w	r4, r4
    25b8:	3c1f      	subs	r4, #31
    25ba:	da1c      	bge.n	25f6 <__adddf3+0x1d2>
    25bc:	340c      	adds	r4, #12
    25be:	dc0e      	bgt.n	25de <__adddf3+0x1ba>
    25c0:	f104 0414 	add.w	r4, r4, #20
    25c4:	f1c4 0220 	rsb	r2, r4, #32
    25c8:	fa20 f004 	lsr.w	r0, r0, r4
    25cc:	fa01 f302 	lsl.w	r3, r1, r2
    25d0:	ea40 0003 	orr.w	r0, r0, r3
    25d4:	fa21 f304 	lsr.w	r3, r1, r4
    25d8:	ea45 0103 	orr.w	r1, r5, r3
    25dc:	bd30      	pop	{r4, r5, pc}
    25de:	f1c4 040c 	rsb	r4, r4, #12
    25e2:	f1c4 0220 	rsb	r2, r4, #32
    25e6:	fa20 f002 	lsr.w	r0, r0, r2
    25ea:	fa01 f304 	lsl.w	r3, r1, r4
    25ee:	ea40 0003 	orr.w	r0, r0, r3
    25f2:	4629      	mov	r1, r5
    25f4:	bd30      	pop	{r4, r5, pc}
    25f6:	fa21 f004 	lsr.w	r0, r1, r4
    25fa:	4629      	mov	r1, r5
    25fc:	bd30      	pop	{r4, r5, pc}
    25fe:	f094 0f00 	teq	r4, #0
    2602:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
    2606:	bf06      	itte	eq
    2608:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
    260c:	3401      	addeq	r4, #1
    260e:	3d01      	subne	r5, #1
    2610:	e74e      	b.n	24b0 <__adddf3+0x8c>
    2612:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    2616:	bf18      	it	ne
    2618:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
    261c:	d029      	beq.n	2672 <__adddf3+0x24e>
    261e:	ea94 0f05 	teq	r4, r5
    2622:	bf08      	it	eq
    2624:	ea90 0f02 	teqeq	r0, r2
    2628:	d005      	beq.n	2636 <__adddf3+0x212>
    262a:	ea54 0c00 	orrs.w	ip, r4, r0
    262e:	bf04      	itt	eq
    2630:	4619      	moveq	r1, r3
    2632:	4610      	moveq	r0, r2
    2634:	bd30      	pop	{r4, r5, pc}
    2636:	ea91 0f03 	teq	r1, r3
    263a:	bf1e      	ittt	ne
    263c:	2100      	movne	r1, #0
    263e:	2000      	movne	r0, #0
    2640:	bd30      	popne	{r4, r5, pc}
    2642:	ea5f 5c54 	movs.w	ip, r4, lsr #21
    2646:	d105      	bne.n	2654 <__adddf3+0x230>
    2648:	0040      	lsls	r0, r0, #1
    264a:	4149      	adcs	r1, r1
    264c:	bf28      	it	cs
    264e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
    2652:	bd30      	pop	{r4, r5, pc}
    2654:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
    2658:	bf3c      	itt	cc
    265a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
    265e:	bd30      	popcc	{r4, r5, pc}
    2660:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2664:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
    2668:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    266c:	f04f 0000 	mov.w	r0, #0
    2670:	bd30      	pop	{r4, r5, pc}
    2672:	ea7f 5c64 	mvns.w	ip, r4, asr #21
    2676:	bf1a      	itte	ne
    2678:	4619      	movne	r1, r3
    267a:	4610      	movne	r0, r2
    267c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
    2680:	bf1c      	itt	ne
    2682:	460b      	movne	r3, r1
    2684:	4602      	movne	r2, r0
    2686:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    268a:	bf06      	itte	eq
    268c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
    2690:	ea91 0f03 	teqeq	r1, r3
    2694:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
    2698:	bd30      	pop	{r4, r5, pc}
    269a:	bf00      	nop

0000269c <__aeabi_ui2d>:
    269c:	f090 0f00 	teq	r0, #0
    26a0:	bf04      	itt	eq
    26a2:	2100      	moveq	r1, #0
    26a4:	4770      	bxeq	lr
    26a6:	b530      	push	{r4, r5, lr}
    26a8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    26ac:	f104 0432 	add.w	r4, r4, #50	; 0x32
    26b0:	f04f 0500 	mov.w	r5, #0
    26b4:	f04f 0100 	mov.w	r1, #0
    26b8:	e750      	b.n	255c <__adddf3+0x138>
    26ba:	bf00      	nop

000026bc <__aeabi_i2d>:
    26bc:	f090 0f00 	teq	r0, #0
    26c0:	bf04      	itt	eq
    26c2:	2100      	moveq	r1, #0
    26c4:	4770      	bxeq	lr
    26c6:	b530      	push	{r4, r5, lr}
    26c8:	f44f 6480 	mov.w	r4, #1024	; 0x400
    26cc:	f104 0432 	add.w	r4, r4, #50	; 0x32
    26d0:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
    26d4:	bf48      	it	mi
    26d6:	4240      	negmi	r0, r0
    26d8:	f04f 0100 	mov.w	r1, #0
    26dc:	e73e      	b.n	255c <__adddf3+0x138>
    26de:	bf00      	nop

000026e0 <__aeabi_f2d>:
    26e0:	0042      	lsls	r2, r0, #1
    26e2:	ea4f 01e2 	mov.w	r1, r2, asr #3
    26e6:	ea4f 0131 	mov.w	r1, r1, rrx
    26ea:	ea4f 7002 	mov.w	r0, r2, lsl #28
    26ee:	bf1f      	itttt	ne
    26f0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
    26f4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    26f8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
    26fc:	4770      	bxne	lr
    26fe:	f092 0f00 	teq	r2, #0
    2702:	bf14      	ite	ne
    2704:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
    2708:	4770      	bxeq	lr
    270a:	b530      	push	{r4, r5, lr}
    270c:	f44f 7460 	mov.w	r4, #896	; 0x380
    2710:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
    2714:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    2718:	e720      	b.n	255c <__adddf3+0x138>
    271a:	bf00      	nop

0000271c <__aeabi_ul2d>:
    271c:	ea50 0201 	orrs.w	r2, r0, r1
    2720:	bf08      	it	eq
    2722:	4770      	bxeq	lr
    2724:	b530      	push	{r4, r5, lr}
    2726:	f04f 0500 	mov.w	r5, #0
    272a:	e00a      	b.n	2742 <__aeabi_l2d+0x16>

0000272c <__aeabi_l2d>:
    272c:	ea50 0201 	orrs.w	r2, r0, r1
    2730:	bf08      	it	eq
    2732:	4770      	bxeq	lr
    2734:	b530      	push	{r4, r5, lr}
    2736:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
    273a:	d502      	bpl.n	2742 <__aeabi_l2d+0x16>
    273c:	4240      	negs	r0, r0
    273e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2742:	f44f 6480 	mov.w	r4, #1024	; 0x400
    2746:	f104 0432 	add.w	r4, r4, #50	; 0x32
    274a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
    274e:	f43f aedc 	beq.w	250a <__adddf3+0xe6>
    2752:	f04f 0203 	mov.w	r2, #3
    2756:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    275a:	bf18      	it	ne
    275c:	3203      	addne	r2, #3
    275e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
    2762:	bf18      	it	ne
    2764:	3203      	addne	r2, #3
    2766:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
    276a:	f1c2 0320 	rsb	r3, r2, #32
    276e:	fa00 fc03 	lsl.w	ip, r0, r3
    2772:	fa20 f002 	lsr.w	r0, r0, r2
    2776:	fa01 fe03 	lsl.w	lr, r1, r3
    277a:	ea40 000e 	orr.w	r0, r0, lr
    277e:	fa21 f102 	lsr.w	r1, r1, r2
    2782:	4414      	add	r4, r2
    2784:	e6c1      	b.n	250a <__adddf3+0xe6>
    2786:	bf00      	nop

00002788 <__aeabi_dmul>:
    2788:	b570      	push	{r4, r5, r6, lr}
    278a:	f04f 0cff 	mov.w	ip, #255	; 0xff
    278e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    2792:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    2796:	bf1d      	ittte	ne
    2798:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    279c:	ea94 0f0c 	teqne	r4, ip
    27a0:	ea95 0f0c 	teqne	r5, ip
    27a4:	f000 f8de 	bleq	2964 <__aeabi_dmul+0x1dc>
    27a8:	442c      	add	r4, r5
    27aa:	ea81 0603 	eor.w	r6, r1, r3
    27ae:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
    27b2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
    27b6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
    27ba:	bf18      	it	ne
    27bc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
    27c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    27c4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
    27c8:	d038      	beq.n	283c <__aeabi_dmul+0xb4>
    27ca:	fba0 ce02 	umull	ip, lr, r0, r2
    27ce:	f04f 0500 	mov.w	r5, #0
    27d2:	fbe1 e502 	umlal	lr, r5, r1, r2
    27d6:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
    27da:	fbe0 e503 	umlal	lr, r5, r0, r3
    27de:	f04f 0600 	mov.w	r6, #0
    27e2:	fbe1 5603 	umlal	r5, r6, r1, r3
    27e6:	f09c 0f00 	teq	ip, #0
    27ea:	bf18      	it	ne
    27ec:	f04e 0e01 	orrne.w	lr, lr, #1
    27f0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
    27f4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
    27f8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
    27fc:	d204      	bcs.n	2808 <__aeabi_dmul+0x80>
    27fe:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
    2802:	416d      	adcs	r5, r5
    2804:	eb46 0606 	adc.w	r6, r6, r6
    2808:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
    280c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
    2810:	ea4f 20c5 	mov.w	r0, r5, lsl #11
    2814:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
    2818:	ea4f 2ece 	mov.w	lr, lr, lsl #11
    281c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2820:	bf88      	it	hi
    2822:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2826:	d81e      	bhi.n	2866 <__aeabi_dmul+0xde>
    2828:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
    282c:	bf08      	it	eq
    282e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
    2832:	f150 0000 	adcs.w	r0, r0, #0
    2836:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    283a:	bd70      	pop	{r4, r5, r6, pc}
    283c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
    2840:	ea46 0101 	orr.w	r1, r6, r1
    2844:	ea40 0002 	orr.w	r0, r0, r2
    2848:	ea81 0103 	eor.w	r1, r1, r3
    284c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
    2850:	bfc2      	ittt	gt
    2852:	ebd4 050c 	rsbsgt	r5, r4, ip
    2856:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    285a:	bd70      	popgt	{r4, r5, r6, pc}
    285c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2860:	f04f 0e00 	mov.w	lr, #0
    2864:	3c01      	subs	r4, #1
    2866:	f300 80ab 	bgt.w	29c0 <__aeabi_dmul+0x238>
    286a:	f114 0f36 	cmn.w	r4, #54	; 0x36
    286e:	bfde      	ittt	le
    2870:	2000      	movle	r0, #0
    2872:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
    2876:	bd70      	pople	{r4, r5, r6, pc}
    2878:	f1c4 0400 	rsb	r4, r4, #0
    287c:	3c20      	subs	r4, #32
    287e:	da35      	bge.n	28ec <__aeabi_dmul+0x164>
    2880:	340c      	adds	r4, #12
    2882:	dc1b      	bgt.n	28bc <__aeabi_dmul+0x134>
    2884:	f104 0414 	add.w	r4, r4, #20
    2888:	f1c4 0520 	rsb	r5, r4, #32
    288c:	fa00 f305 	lsl.w	r3, r0, r5
    2890:	fa20 f004 	lsr.w	r0, r0, r4
    2894:	fa01 f205 	lsl.w	r2, r1, r5
    2898:	ea40 0002 	orr.w	r0, r0, r2
    289c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
    28a0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    28a4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    28a8:	fa21 f604 	lsr.w	r6, r1, r4
    28ac:	eb42 0106 	adc.w	r1, r2, r6
    28b0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    28b4:	bf08      	it	eq
    28b6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    28ba:	bd70      	pop	{r4, r5, r6, pc}
    28bc:	f1c4 040c 	rsb	r4, r4, #12
    28c0:	f1c4 0520 	rsb	r5, r4, #32
    28c4:	fa00 f304 	lsl.w	r3, r0, r4
    28c8:	fa20 f005 	lsr.w	r0, r0, r5
    28cc:	fa01 f204 	lsl.w	r2, r1, r4
    28d0:	ea40 0002 	orr.w	r0, r0, r2
    28d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    28d8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
    28dc:	f141 0100 	adc.w	r1, r1, #0
    28e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    28e4:	bf08      	it	eq
    28e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    28ea:	bd70      	pop	{r4, r5, r6, pc}
    28ec:	f1c4 0520 	rsb	r5, r4, #32
    28f0:	fa00 f205 	lsl.w	r2, r0, r5
    28f4:	ea4e 0e02 	orr.w	lr, lr, r2
    28f8:	fa20 f304 	lsr.w	r3, r0, r4
    28fc:	fa01 f205 	lsl.w	r2, r1, r5
    2900:	ea43 0302 	orr.w	r3, r3, r2
    2904:	fa21 f004 	lsr.w	r0, r1, r4
    2908:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    290c:	fa21 f204 	lsr.w	r2, r1, r4
    2910:	ea20 0002 	bic.w	r0, r0, r2
    2914:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
    2918:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
    291c:	bf08      	it	eq
    291e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
    2922:	bd70      	pop	{r4, r5, r6, pc}
    2924:	f094 0f00 	teq	r4, #0
    2928:	d10f      	bne.n	294a <__aeabi_dmul+0x1c2>
    292a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
    292e:	0040      	lsls	r0, r0, #1
    2930:	eb41 0101 	adc.w	r1, r1, r1
    2934:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2938:	bf08      	it	eq
    293a:	3c01      	subeq	r4, #1
    293c:	d0f7      	beq.n	292e <__aeabi_dmul+0x1a6>
    293e:	ea41 0106 	orr.w	r1, r1, r6
    2942:	f095 0f00 	teq	r5, #0
    2946:	bf18      	it	ne
    2948:	4770      	bxne	lr
    294a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
    294e:	0052      	lsls	r2, r2, #1
    2950:	eb43 0303 	adc.w	r3, r3, r3
    2954:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
    2958:	bf08      	it	eq
    295a:	3d01      	subeq	r5, #1
    295c:	d0f7      	beq.n	294e <__aeabi_dmul+0x1c6>
    295e:	ea43 0306 	orr.w	r3, r3, r6
    2962:	4770      	bx	lr
    2964:	ea94 0f0c 	teq	r4, ip
    2968:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    296c:	bf18      	it	ne
    296e:	ea95 0f0c 	teqne	r5, ip
    2972:	d00c      	beq.n	298e <__aeabi_dmul+0x206>
    2974:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2978:	bf18      	it	ne
    297a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    297e:	d1d1      	bne.n	2924 <__aeabi_dmul+0x19c>
    2980:	ea81 0103 	eor.w	r1, r1, r3
    2984:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    2988:	f04f 0000 	mov.w	r0, #0
    298c:	bd70      	pop	{r4, r5, r6, pc}
    298e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2992:	bf06      	itte	eq
    2994:	4610      	moveq	r0, r2
    2996:	4619      	moveq	r1, r3
    2998:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    299c:	d019      	beq.n	29d2 <__aeabi_dmul+0x24a>
    299e:	ea94 0f0c 	teq	r4, ip
    29a2:	d102      	bne.n	29aa <__aeabi_dmul+0x222>
    29a4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
    29a8:	d113      	bne.n	29d2 <__aeabi_dmul+0x24a>
    29aa:	ea95 0f0c 	teq	r5, ip
    29ae:	d105      	bne.n	29bc <__aeabi_dmul+0x234>
    29b0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
    29b4:	bf1c      	itt	ne
    29b6:	4610      	movne	r0, r2
    29b8:	4619      	movne	r1, r3
    29ba:	d10a      	bne.n	29d2 <__aeabi_dmul+0x24a>
    29bc:	ea81 0103 	eor.w	r1, r1, r3
    29c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
    29c4:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    29c8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
    29cc:	f04f 0000 	mov.w	r0, #0
    29d0:	bd70      	pop	{r4, r5, r6, pc}
    29d2:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
    29d6:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
    29da:	bd70      	pop	{r4, r5, r6, pc}

000029dc <__aeabi_ddiv>:
    29dc:	b570      	push	{r4, r5, r6, lr}
    29de:	f04f 0cff 	mov.w	ip, #255	; 0xff
    29e2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
    29e6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
    29ea:	bf1d      	ittte	ne
    29ec:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
    29f0:	ea94 0f0c 	teqne	r4, ip
    29f4:	ea95 0f0c 	teqne	r5, ip
    29f8:	f000 f8a7 	bleq	2b4a <__aeabi_ddiv+0x16e>
    29fc:	eba4 0405 	sub.w	r4, r4, r5
    2a00:	ea81 0e03 	eor.w	lr, r1, r3
    2a04:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2a08:	ea4f 3101 	mov.w	r1, r1, lsl #12
    2a0c:	f000 8088 	beq.w	2b20 <__aeabi_ddiv+0x144>
    2a10:	ea4f 3303 	mov.w	r3, r3, lsl #12
    2a14:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
    2a18:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
    2a1c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
    2a20:	ea4f 2202 	mov.w	r2, r2, lsl #8
    2a24:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
    2a28:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
    2a2c:	ea4f 2600 	mov.w	r6, r0, lsl #8
    2a30:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
    2a34:	429d      	cmp	r5, r3
    2a36:	bf08      	it	eq
    2a38:	4296      	cmpeq	r6, r2
    2a3a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
    2a3e:	f504 7440 	add.w	r4, r4, #768	; 0x300
    2a42:	d202      	bcs.n	2a4a <__aeabi_ddiv+0x6e>
    2a44:	085b      	lsrs	r3, r3, #1
    2a46:	ea4f 0232 	mov.w	r2, r2, rrx
    2a4a:	1ab6      	subs	r6, r6, r2
    2a4c:	eb65 0503 	sbc.w	r5, r5, r3
    2a50:	085b      	lsrs	r3, r3, #1
    2a52:	ea4f 0232 	mov.w	r2, r2, rrx
    2a56:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
    2a5a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
    2a5e:	ebb6 0e02 	subs.w	lr, r6, r2
    2a62:	eb75 0e03 	sbcs.w	lr, r5, r3
    2a66:	bf22      	ittt	cs
    2a68:	1ab6      	subcs	r6, r6, r2
    2a6a:	4675      	movcs	r5, lr
    2a6c:	ea40 000c 	orrcs.w	r0, r0, ip
    2a70:	085b      	lsrs	r3, r3, #1
    2a72:	ea4f 0232 	mov.w	r2, r2, rrx
    2a76:	ebb6 0e02 	subs.w	lr, r6, r2
    2a7a:	eb75 0e03 	sbcs.w	lr, r5, r3
    2a7e:	bf22      	ittt	cs
    2a80:	1ab6      	subcs	r6, r6, r2
    2a82:	4675      	movcs	r5, lr
    2a84:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    2a88:	085b      	lsrs	r3, r3, #1
    2a8a:	ea4f 0232 	mov.w	r2, r2, rrx
    2a8e:	ebb6 0e02 	subs.w	lr, r6, r2
    2a92:	eb75 0e03 	sbcs.w	lr, r5, r3
    2a96:	bf22      	ittt	cs
    2a98:	1ab6      	subcs	r6, r6, r2
    2a9a:	4675      	movcs	r5, lr
    2a9c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    2aa0:	085b      	lsrs	r3, r3, #1
    2aa2:	ea4f 0232 	mov.w	r2, r2, rrx
    2aa6:	ebb6 0e02 	subs.w	lr, r6, r2
    2aaa:	eb75 0e03 	sbcs.w	lr, r5, r3
    2aae:	bf22      	ittt	cs
    2ab0:	1ab6      	subcs	r6, r6, r2
    2ab2:	4675      	movcs	r5, lr
    2ab4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    2ab8:	ea55 0e06 	orrs.w	lr, r5, r6
    2abc:	d018      	beq.n	2af0 <__aeabi_ddiv+0x114>
    2abe:	ea4f 1505 	mov.w	r5, r5, lsl #4
    2ac2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
    2ac6:	ea4f 1606 	mov.w	r6, r6, lsl #4
    2aca:	ea4f 03c3 	mov.w	r3, r3, lsl #3
    2ace:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
    2ad2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    2ad6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
    2ada:	d1c0      	bne.n	2a5e <__aeabi_ddiv+0x82>
    2adc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2ae0:	d10b      	bne.n	2afa <__aeabi_ddiv+0x11e>
    2ae2:	ea41 0100 	orr.w	r1, r1, r0
    2ae6:	f04f 0000 	mov.w	r0, #0
    2aea:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
    2aee:	e7b6      	b.n	2a5e <__aeabi_ddiv+0x82>
    2af0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
    2af4:	bf04      	itt	eq
    2af6:	4301      	orreq	r1, r0
    2af8:	2000      	moveq	r0, #0
    2afa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
    2afe:	bf88      	it	hi
    2b00:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
    2b04:	f63f aeaf 	bhi.w	2866 <__aeabi_dmul+0xde>
    2b08:	ebb5 0c03 	subs.w	ip, r5, r3
    2b0c:	bf04      	itt	eq
    2b0e:	ebb6 0c02 	subseq.w	ip, r6, r2
    2b12:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
    2b16:	f150 0000 	adcs.w	r0, r0, #0
    2b1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
    2b1e:	bd70      	pop	{r4, r5, r6, pc}
    2b20:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
    2b24:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
    2b28:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
    2b2c:	bfc2      	ittt	gt
    2b2e:	ebd4 050c 	rsbsgt	r5, r4, ip
    2b32:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
    2b36:	bd70      	popgt	{r4, r5, r6, pc}
    2b38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2b3c:	f04f 0e00 	mov.w	lr, #0
    2b40:	3c01      	subs	r4, #1
    2b42:	e690      	b.n	2866 <__aeabi_dmul+0xde>
    2b44:	ea45 0e06 	orr.w	lr, r5, r6
    2b48:	e68d      	b.n	2866 <__aeabi_dmul+0xde>
    2b4a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
    2b4e:	ea94 0f0c 	teq	r4, ip
    2b52:	bf08      	it	eq
    2b54:	ea95 0f0c 	teqeq	r5, ip
    2b58:	f43f af3b 	beq.w	29d2 <__aeabi_dmul+0x24a>
    2b5c:	ea94 0f0c 	teq	r4, ip
    2b60:	d10a      	bne.n	2b78 <__aeabi_ddiv+0x19c>
    2b62:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
    2b66:	f47f af34 	bne.w	29d2 <__aeabi_dmul+0x24a>
    2b6a:	ea95 0f0c 	teq	r5, ip
    2b6e:	f47f af25 	bne.w	29bc <__aeabi_dmul+0x234>
    2b72:	4610      	mov	r0, r2
    2b74:	4619      	mov	r1, r3
    2b76:	e72c      	b.n	29d2 <__aeabi_dmul+0x24a>
    2b78:	ea95 0f0c 	teq	r5, ip
    2b7c:	d106      	bne.n	2b8c <__aeabi_ddiv+0x1b0>
    2b7e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
    2b82:	f43f aefd 	beq.w	2980 <__aeabi_dmul+0x1f8>
    2b86:	4610      	mov	r0, r2
    2b88:	4619      	mov	r1, r3
    2b8a:	e722      	b.n	29d2 <__aeabi_dmul+0x24a>
    2b8c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
    2b90:	bf18      	it	ne
    2b92:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
    2b96:	f47f aec5 	bne.w	2924 <__aeabi_dmul+0x19c>
    2b9a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
    2b9e:	f47f af0d 	bne.w	29bc <__aeabi_dmul+0x234>
    2ba2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
    2ba6:	f47f aeeb 	bne.w	2980 <__aeabi_dmul+0x1f8>
    2baa:	e712      	b.n	29d2 <__aeabi_dmul+0x24a>

00002bac <__aeabi_d2f>:
    2bac:	ea4f 0241 	mov.w	r2, r1, lsl #1
    2bb0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
    2bb4:	bf24      	itt	cs
    2bb6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
    2bba:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
    2bbe:	d90d      	bls.n	2bdc <__aeabi_d2f+0x30>
    2bc0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2bc4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
    2bc8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
    2bcc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
    2bd0:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
    2bd4:	bf08      	it	eq
    2bd6:	f020 0001 	biceq.w	r0, r0, #1
    2bda:	4770      	bx	lr
    2bdc:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
    2be0:	d121      	bne.n	2c26 <__aeabi_d2f+0x7a>
    2be2:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
    2be6:	bfbc      	itt	lt
    2be8:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
    2bec:	4770      	bxlt	lr
    2bee:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
    2bf2:	ea4f 5252 	mov.w	r2, r2, lsr #21
    2bf6:	f1c2 0218 	rsb	r2, r2, #24
    2bfa:	f1c2 0c20 	rsb	ip, r2, #32
    2bfe:	fa10 f30c 	lsls.w	r3, r0, ip
    2c02:	fa20 f002 	lsr.w	r0, r0, r2
    2c06:	bf18      	it	ne
    2c08:	f040 0001 	orrne.w	r0, r0, #1
    2c0c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    2c10:	ea4f 23d3 	mov.w	r3, r3, lsr #11
    2c14:	fa03 fc0c 	lsl.w	ip, r3, ip
    2c18:	ea40 000c 	orr.w	r0, r0, ip
    2c1c:	fa23 f302 	lsr.w	r3, r3, r2
    2c20:	ea4f 0343 	mov.w	r3, r3, lsl #1
    2c24:	e7cc      	b.n	2bc0 <__aeabi_d2f+0x14>
    2c26:	ea7f 5362 	mvns.w	r3, r2, asr #21
    2c2a:	d107      	bne.n	2c3c <__aeabi_d2f+0x90>
    2c2c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
    2c30:	bf1e      	ittt	ne
    2c32:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
    2c36:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
    2c3a:	4770      	bxne	lr
    2c3c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
    2c40:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2c44:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2c48:	4770      	bx	lr
    2c4a:	bf00      	nop

00002c4c <__aeabi_frsub>:
    2c4c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
    2c50:	e002      	b.n	2c58 <__addsf3>
    2c52:	bf00      	nop

00002c54 <__aeabi_fsub>:
    2c54:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

00002c58 <__addsf3>:
    2c58:	0042      	lsls	r2, r0, #1
    2c5a:	bf1f      	itttt	ne
    2c5c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
    2c60:	ea92 0f03 	teqne	r2, r3
    2c64:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
    2c68:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2c6c:	d06a      	beq.n	2d44 <__addsf3+0xec>
    2c6e:	ea4f 6212 	mov.w	r2, r2, lsr #24
    2c72:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
    2c76:	bfc1      	itttt	gt
    2c78:	18d2      	addgt	r2, r2, r3
    2c7a:	4041      	eorgt	r1, r0
    2c7c:	4048      	eorgt	r0, r1
    2c7e:	4041      	eorgt	r1, r0
    2c80:	bfb8      	it	lt
    2c82:	425b      	neglt	r3, r3
    2c84:	2b19      	cmp	r3, #25
    2c86:	bf88      	it	hi
    2c88:	4770      	bxhi	lr
    2c8a:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    2c8e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2c92:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
    2c96:	bf18      	it	ne
    2c98:	4240      	negne	r0, r0
    2c9a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    2c9e:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
    2ca2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
    2ca6:	bf18      	it	ne
    2ca8:	4249      	negne	r1, r1
    2caa:	ea92 0f03 	teq	r2, r3
    2cae:	d03f      	beq.n	2d30 <__addsf3+0xd8>
    2cb0:	f1a2 0201 	sub.w	r2, r2, #1
    2cb4:	fa41 fc03 	asr.w	ip, r1, r3
    2cb8:	eb10 000c 	adds.w	r0, r0, ip
    2cbc:	f1c3 0320 	rsb	r3, r3, #32
    2cc0:	fa01 f103 	lsl.w	r1, r1, r3
    2cc4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    2cc8:	d502      	bpl.n	2cd0 <__addsf3+0x78>
    2cca:	4249      	negs	r1, r1
    2ccc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
    2cd0:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
    2cd4:	d313      	bcc.n	2cfe <__addsf3+0xa6>
    2cd6:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
    2cda:	d306      	bcc.n	2cea <__addsf3+0x92>
    2cdc:	0840      	lsrs	r0, r0, #1
    2cde:	ea4f 0131 	mov.w	r1, r1, rrx
    2ce2:	f102 0201 	add.w	r2, r2, #1
    2ce6:	2afe      	cmp	r2, #254	; 0xfe
    2ce8:	d251      	bcs.n	2d8e <__addsf3+0x136>
    2cea:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
    2cee:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2cf2:	bf08      	it	eq
    2cf4:	f020 0001 	biceq.w	r0, r0, #1
    2cf8:	ea40 0003 	orr.w	r0, r0, r3
    2cfc:	4770      	bx	lr
    2cfe:	0049      	lsls	r1, r1, #1
    2d00:	eb40 0000 	adc.w	r0, r0, r0
    2d04:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
    2d08:	f1a2 0201 	sub.w	r2, r2, #1
    2d0c:	d1ed      	bne.n	2cea <__addsf3+0x92>
    2d0e:	fab0 fc80 	clz	ip, r0
    2d12:	f1ac 0c08 	sub.w	ip, ip, #8
    2d16:	ebb2 020c 	subs.w	r2, r2, ip
    2d1a:	fa00 f00c 	lsl.w	r0, r0, ip
    2d1e:	bfaa      	itet	ge
    2d20:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
    2d24:	4252      	neglt	r2, r2
    2d26:	4318      	orrge	r0, r3
    2d28:	bfbc      	itt	lt
    2d2a:	40d0      	lsrlt	r0, r2
    2d2c:	4318      	orrlt	r0, r3
    2d2e:	4770      	bx	lr
    2d30:	f092 0f00 	teq	r2, #0
    2d34:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
    2d38:	bf06      	itte	eq
    2d3a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
    2d3e:	3201      	addeq	r2, #1
    2d40:	3b01      	subne	r3, #1
    2d42:	e7b5      	b.n	2cb0 <__addsf3+0x58>
    2d44:	ea4f 0341 	mov.w	r3, r1, lsl #1
    2d48:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    2d4c:	bf18      	it	ne
    2d4e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    2d52:	d021      	beq.n	2d98 <__addsf3+0x140>
    2d54:	ea92 0f03 	teq	r2, r3
    2d58:	d004      	beq.n	2d64 <__addsf3+0x10c>
    2d5a:	f092 0f00 	teq	r2, #0
    2d5e:	bf08      	it	eq
    2d60:	4608      	moveq	r0, r1
    2d62:	4770      	bx	lr
    2d64:	ea90 0f01 	teq	r0, r1
    2d68:	bf1c      	itt	ne
    2d6a:	2000      	movne	r0, #0
    2d6c:	4770      	bxne	lr
    2d6e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
    2d72:	d104      	bne.n	2d7e <__addsf3+0x126>
    2d74:	0040      	lsls	r0, r0, #1
    2d76:	bf28      	it	cs
    2d78:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
    2d7c:	4770      	bx	lr
    2d7e:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
    2d82:	bf3c      	itt	cc
    2d84:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
    2d88:	4770      	bxcc	lr
    2d8a:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
    2d8e:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
    2d92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2d96:	4770      	bx	lr
    2d98:	ea7f 6222 	mvns.w	r2, r2, asr #24
    2d9c:	bf16      	itet	ne
    2d9e:	4608      	movne	r0, r1
    2da0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
    2da4:	4601      	movne	r1, r0
    2da6:	0242      	lsls	r2, r0, #9
    2da8:	bf06      	itte	eq
    2daa:	ea5f 2341 	movseq.w	r3, r1, lsl #9
    2dae:	ea90 0f01 	teqeq	r0, r1
    2db2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
    2db6:	4770      	bx	lr

00002db8 <__aeabi_ui2f>:
    2db8:	f04f 0300 	mov.w	r3, #0
    2dbc:	e004      	b.n	2dc8 <__aeabi_i2f+0x8>
    2dbe:	bf00      	nop

00002dc0 <__aeabi_i2f>:
    2dc0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
    2dc4:	bf48      	it	mi
    2dc6:	4240      	negmi	r0, r0
    2dc8:	ea5f 0c00 	movs.w	ip, r0
    2dcc:	bf08      	it	eq
    2dce:	4770      	bxeq	lr
    2dd0:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
    2dd4:	4601      	mov	r1, r0
    2dd6:	f04f 0000 	mov.w	r0, #0
    2dda:	e01c      	b.n	2e16 <__aeabi_l2f+0x2a>

00002ddc <__aeabi_ul2f>:
    2ddc:	ea50 0201 	orrs.w	r2, r0, r1
    2de0:	bf08      	it	eq
    2de2:	4770      	bxeq	lr
    2de4:	f04f 0300 	mov.w	r3, #0
    2de8:	e00a      	b.n	2e00 <__aeabi_l2f+0x14>
    2dea:	bf00      	nop

00002dec <__aeabi_l2f>:
    2dec:	ea50 0201 	orrs.w	r2, r0, r1
    2df0:	bf08      	it	eq
    2df2:	4770      	bxeq	lr
    2df4:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
    2df8:	d502      	bpl.n	2e00 <__aeabi_l2f+0x14>
    2dfa:	4240      	negs	r0, r0
    2dfc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    2e00:	ea5f 0c01 	movs.w	ip, r1
    2e04:	bf02      	ittt	eq
    2e06:	4684      	moveq	ip, r0
    2e08:	4601      	moveq	r1, r0
    2e0a:	2000      	moveq	r0, #0
    2e0c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
    2e10:	bf08      	it	eq
    2e12:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
    2e16:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
    2e1a:	fabc f28c 	clz	r2, ip
    2e1e:	3a08      	subs	r2, #8
    2e20:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
    2e24:	db10      	blt.n	2e48 <__aeabi_l2f+0x5c>
    2e26:	fa01 fc02 	lsl.w	ip, r1, r2
    2e2a:	4463      	add	r3, ip
    2e2c:	fa00 fc02 	lsl.w	ip, r0, r2
    2e30:	f1c2 0220 	rsb	r2, r2, #32
    2e34:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
    2e38:	fa20 f202 	lsr.w	r2, r0, r2
    2e3c:	eb43 0002 	adc.w	r0, r3, r2
    2e40:	bf08      	it	eq
    2e42:	f020 0001 	biceq.w	r0, r0, #1
    2e46:	4770      	bx	lr
    2e48:	f102 0220 	add.w	r2, r2, #32
    2e4c:	fa01 fc02 	lsl.w	ip, r1, r2
    2e50:	f1c2 0220 	rsb	r2, r2, #32
    2e54:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
    2e58:	fa21 f202 	lsr.w	r2, r1, r2
    2e5c:	eb43 0002 	adc.w	r0, r3, r2
    2e60:	bf08      	it	eq
    2e62:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    2e66:	4770      	bx	lr

00002e68 <__aeabi_fmul>:
    2e68:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2e6c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    2e70:	bf1e      	ittt	ne
    2e72:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    2e76:	ea92 0f0c 	teqne	r2, ip
    2e7a:	ea93 0f0c 	teqne	r3, ip
    2e7e:	d06f      	beq.n	2f60 <__aeabi_fmul+0xf8>
    2e80:	441a      	add	r2, r3
    2e82:	ea80 0c01 	eor.w	ip, r0, r1
    2e86:	0240      	lsls	r0, r0, #9
    2e88:	bf18      	it	ne
    2e8a:	ea5f 2141 	movsne.w	r1, r1, lsl #9
    2e8e:	d01e      	beq.n	2ece <__aeabi_fmul+0x66>
    2e90:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
    2e94:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
    2e98:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
    2e9c:	fba0 3101 	umull	r3, r1, r0, r1
    2ea0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    2ea4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
    2ea8:	bf3e      	ittt	cc
    2eaa:	0049      	lslcc	r1, r1, #1
    2eac:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
    2eb0:	005b      	lslcc	r3, r3, #1
    2eb2:	ea40 0001 	orr.w	r0, r0, r1
    2eb6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
    2eba:	2afd      	cmp	r2, #253	; 0xfd
    2ebc:	d81d      	bhi.n	2efa <__aeabi_fmul+0x92>
    2ebe:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
    2ec2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    2ec6:	bf08      	it	eq
    2ec8:	f020 0001 	biceq.w	r0, r0, #1
    2ecc:	4770      	bx	lr
    2ece:	f090 0f00 	teq	r0, #0
    2ed2:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    2ed6:	bf08      	it	eq
    2ed8:	0249      	lsleq	r1, r1, #9
    2eda:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    2ede:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
    2ee2:	3a7f      	subs	r2, #127	; 0x7f
    2ee4:	bfc2      	ittt	gt
    2ee6:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    2eea:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    2eee:	4770      	bxgt	lr
    2ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2ef4:	f04f 0300 	mov.w	r3, #0
    2ef8:	3a01      	subs	r2, #1
    2efa:	dc5d      	bgt.n	2fb8 <__aeabi_fmul+0x150>
    2efc:	f112 0f19 	cmn.w	r2, #25
    2f00:	bfdc      	itt	le
    2f02:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
    2f06:	4770      	bxle	lr
    2f08:	f1c2 0200 	rsb	r2, r2, #0
    2f0c:	0041      	lsls	r1, r0, #1
    2f0e:	fa21 f102 	lsr.w	r1, r1, r2
    2f12:	f1c2 0220 	rsb	r2, r2, #32
    2f16:	fa00 fc02 	lsl.w	ip, r0, r2
    2f1a:	ea5f 0031 	movs.w	r0, r1, rrx
    2f1e:	f140 0000 	adc.w	r0, r0, #0
    2f22:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
    2f26:	bf08      	it	eq
    2f28:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
    2f2c:	4770      	bx	lr
    2f2e:	f092 0f00 	teq	r2, #0
    2f32:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    2f36:	bf02      	ittt	eq
    2f38:	0040      	lsleq	r0, r0, #1
    2f3a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    2f3e:	3a01      	subeq	r2, #1
    2f40:	d0f9      	beq.n	2f36 <__aeabi_fmul+0xce>
    2f42:	ea40 000c 	orr.w	r0, r0, ip
    2f46:	f093 0f00 	teq	r3, #0
    2f4a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    2f4e:	bf02      	ittt	eq
    2f50:	0049      	lsleq	r1, r1, #1
    2f52:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    2f56:	3b01      	subeq	r3, #1
    2f58:	d0f9      	beq.n	2f4e <__aeabi_fmul+0xe6>
    2f5a:	ea41 010c 	orr.w	r1, r1, ip
    2f5e:	e78f      	b.n	2e80 <__aeabi_fmul+0x18>
    2f60:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    2f64:	ea92 0f0c 	teq	r2, ip
    2f68:	bf18      	it	ne
    2f6a:	ea93 0f0c 	teqne	r3, ip
    2f6e:	d00a      	beq.n	2f86 <__aeabi_fmul+0x11e>
    2f70:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    2f74:	bf18      	it	ne
    2f76:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    2f7a:	d1d8      	bne.n	2f2e <__aeabi_fmul+0xc6>
    2f7c:	ea80 0001 	eor.w	r0, r0, r1
    2f80:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2f84:	4770      	bx	lr
    2f86:	f090 0f00 	teq	r0, #0
    2f8a:	bf17      	itett	ne
    2f8c:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
    2f90:	4608      	moveq	r0, r1
    2f92:	f091 0f00 	teqne	r1, #0
    2f96:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
    2f9a:	d014      	beq.n	2fc6 <__aeabi_fmul+0x15e>
    2f9c:	ea92 0f0c 	teq	r2, ip
    2fa0:	d101      	bne.n	2fa6 <__aeabi_fmul+0x13e>
    2fa2:	0242      	lsls	r2, r0, #9
    2fa4:	d10f      	bne.n	2fc6 <__aeabi_fmul+0x15e>
    2fa6:	ea93 0f0c 	teq	r3, ip
    2faa:	d103      	bne.n	2fb4 <__aeabi_fmul+0x14c>
    2fac:	024b      	lsls	r3, r1, #9
    2fae:	bf18      	it	ne
    2fb0:	4608      	movne	r0, r1
    2fb2:	d108      	bne.n	2fc6 <__aeabi_fmul+0x15e>
    2fb4:	ea80 0001 	eor.w	r0, r0, r1
    2fb8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
    2fbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2fc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    2fc4:	4770      	bx	lr
    2fc6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
    2fca:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
    2fce:	4770      	bx	lr

00002fd0 <__aeabi_fdiv>:
    2fd0:	f04f 0cff 	mov.w	ip, #255	; 0xff
    2fd4:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
    2fd8:	bf1e      	ittt	ne
    2fda:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
    2fde:	ea92 0f0c 	teqne	r2, ip
    2fe2:	ea93 0f0c 	teqne	r3, ip
    2fe6:	d069      	beq.n	30bc <__aeabi_fdiv+0xec>
    2fe8:	eba2 0203 	sub.w	r2, r2, r3
    2fec:	ea80 0c01 	eor.w	ip, r0, r1
    2ff0:	0249      	lsls	r1, r1, #9
    2ff2:	ea4f 2040 	mov.w	r0, r0, lsl #9
    2ff6:	d037      	beq.n	3068 <__aeabi_fdiv+0x98>
    2ff8:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
    2ffc:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
    3000:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
    3004:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
    3008:	428b      	cmp	r3, r1
    300a:	bf38      	it	cc
    300c:	005b      	lslcc	r3, r3, #1
    300e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
    3012:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
    3016:	428b      	cmp	r3, r1
    3018:	bf24      	itt	cs
    301a:	1a5b      	subcs	r3, r3, r1
    301c:	ea40 000c 	orrcs.w	r0, r0, ip
    3020:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
    3024:	bf24      	itt	cs
    3026:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
    302a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
    302e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
    3032:	bf24      	itt	cs
    3034:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
    3038:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
    303c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
    3040:	bf24      	itt	cs
    3042:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
    3046:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
    304a:	011b      	lsls	r3, r3, #4
    304c:	bf18      	it	ne
    304e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
    3052:	d1e0      	bne.n	3016 <__aeabi_fdiv+0x46>
    3054:	2afd      	cmp	r2, #253	; 0xfd
    3056:	f63f af50 	bhi.w	2efa <__aeabi_fmul+0x92>
    305a:	428b      	cmp	r3, r1
    305c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
    3060:	bf08      	it	eq
    3062:	f020 0001 	biceq.w	r0, r0, #1
    3066:	4770      	bx	lr
    3068:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
    306c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
    3070:	327f      	adds	r2, #127	; 0x7f
    3072:	bfc2      	ittt	gt
    3074:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
    3078:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
    307c:	4770      	bxgt	lr
    307e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
    3082:	f04f 0300 	mov.w	r3, #0
    3086:	3a01      	subs	r2, #1
    3088:	e737      	b.n	2efa <__aeabi_fmul+0x92>
    308a:	f092 0f00 	teq	r2, #0
    308e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
    3092:	bf02      	ittt	eq
    3094:	0040      	lsleq	r0, r0, #1
    3096:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
    309a:	3a01      	subeq	r2, #1
    309c:	d0f9      	beq.n	3092 <__aeabi_fdiv+0xc2>
    309e:	ea40 000c 	orr.w	r0, r0, ip
    30a2:	f093 0f00 	teq	r3, #0
    30a6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
    30aa:	bf02      	ittt	eq
    30ac:	0049      	lsleq	r1, r1, #1
    30ae:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
    30b2:	3b01      	subeq	r3, #1
    30b4:	d0f9      	beq.n	30aa <__aeabi_fdiv+0xda>
    30b6:	ea41 010c 	orr.w	r1, r1, ip
    30ba:	e795      	b.n	2fe8 <__aeabi_fdiv+0x18>
    30bc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
    30c0:	ea92 0f0c 	teq	r2, ip
    30c4:	d108      	bne.n	30d8 <__aeabi_fdiv+0x108>
    30c6:	0242      	lsls	r2, r0, #9
    30c8:	f47f af7d 	bne.w	2fc6 <__aeabi_fmul+0x15e>
    30cc:	ea93 0f0c 	teq	r3, ip
    30d0:	f47f af70 	bne.w	2fb4 <__aeabi_fmul+0x14c>
    30d4:	4608      	mov	r0, r1
    30d6:	e776      	b.n	2fc6 <__aeabi_fmul+0x15e>
    30d8:	ea93 0f0c 	teq	r3, ip
    30dc:	d104      	bne.n	30e8 <__aeabi_fdiv+0x118>
    30de:	024b      	lsls	r3, r1, #9
    30e0:	f43f af4c 	beq.w	2f7c <__aeabi_fmul+0x114>
    30e4:	4608      	mov	r0, r1
    30e6:	e76e      	b.n	2fc6 <__aeabi_fmul+0x15e>
    30e8:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
    30ec:	bf18      	it	ne
    30ee:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
    30f2:	d1ca      	bne.n	308a <__aeabi_fdiv+0xba>
    30f4:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
    30f8:	f47f af5c 	bne.w	2fb4 <__aeabi_fmul+0x14c>
    30fc:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
    3100:	f47f af3c 	bne.w	2f7c <__aeabi_fmul+0x114>
    3104:	e75f      	b.n	2fc6 <__aeabi_fmul+0x15e>
    3106:	bf00      	nop

00003108 <__gesf2>:
    3108:	f04f 3cff 	mov.w	ip, #4294967295
    310c:	e006      	b.n	311c <__cmpsf2+0x4>
    310e:	bf00      	nop

00003110 <__lesf2>:
    3110:	f04f 0c01 	mov.w	ip, #1
    3114:	e002      	b.n	311c <__cmpsf2+0x4>
    3116:	bf00      	nop

00003118 <__cmpsf2>:
    3118:	f04f 0c01 	mov.w	ip, #1
    311c:	f84d cd04 	str.w	ip, [sp, #-4]!
    3120:	ea4f 0240 	mov.w	r2, r0, lsl #1
    3124:	ea4f 0341 	mov.w	r3, r1, lsl #1
    3128:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    312c:	bf18      	it	ne
    312e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
    3132:	d011      	beq.n	3158 <__cmpsf2+0x40>
    3134:	b001      	add	sp, #4
    3136:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
    313a:	bf18      	it	ne
    313c:	ea90 0f01 	teqne	r0, r1
    3140:	bf58      	it	pl
    3142:	ebb2 0003 	subspl.w	r0, r2, r3
    3146:	bf88      	it	hi
    3148:	17c8      	asrhi	r0, r1, #31
    314a:	bf38      	it	cc
    314c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
    3150:	bf18      	it	ne
    3152:	f040 0001 	orrne.w	r0, r0, #1
    3156:	4770      	bx	lr
    3158:	ea7f 6c22 	mvns.w	ip, r2, asr #24
    315c:	d102      	bne.n	3164 <__cmpsf2+0x4c>
    315e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
    3162:	d105      	bne.n	3170 <__cmpsf2+0x58>
    3164:	ea7f 6c23 	mvns.w	ip, r3, asr #24
    3168:	d1e4      	bne.n	3134 <__cmpsf2+0x1c>
    316a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
    316e:	d0e1      	beq.n	3134 <__cmpsf2+0x1c>
    3170:	f85d 0b04 	ldr.w	r0, [sp], #4
    3174:	4770      	bx	lr
    3176:	bf00      	nop

00003178 <__aeabi_cfrcmple>:
    3178:	4684      	mov	ip, r0
    317a:	4608      	mov	r0, r1
    317c:	4661      	mov	r1, ip
    317e:	e7ff      	b.n	3180 <__aeabi_cfcmpeq>

00003180 <__aeabi_cfcmpeq>:
    3180:	b50f      	push	{r0, r1, r2, r3, lr}
    3182:	f7ff ffc9 	bl	3118 <__cmpsf2>
    3186:	2800      	cmp	r0, #0
    3188:	bf48      	it	mi
    318a:	f110 0f00 	cmnmi.w	r0, #0
    318e:	bd0f      	pop	{r0, r1, r2, r3, pc}

00003190 <__aeabi_fcmpeq>:
    3190:	f84d ed08 	str.w	lr, [sp, #-8]!
    3194:	f7ff fff4 	bl	3180 <__aeabi_cfcmpeq>
    3198:	bf0c      	ite	eq
    319a:	2001      	moveq	r0, #1
    319c:	2000      	movne	r0, #0
    319e:	f85d fb08 	ldr.w	pc, [sp], #8
    31a2:	bf00      	nop

000031a4 <__aeabi_fcmplt>:
    31a4:	f84d ed08 	str.w	lr, [sp, #-8]!
    31a8:	f7ff ffea 	bl	3180 <__aeabi_cfcmpeq>
    31ac:	bf34      	ite	cc
    31ae:	2001      	movcc	r0, #1
    31b0:	2000      	movcs	r0, #0
    31b2:	f85d fb08 	ldr.w	pc, [sp], #8
    31b6:	bf00      	nop

000031b8 <__aeabi_fcmple>:
    31b8:	f84d ed08 	str.w	lr, [sp, #-8]!
    31bc:	f7ff ffe0 	bl	3180 <__aeabi_cfcmpeq>
    31c0:	bf94      	ite	ls
    31c2:	2001      	movls	r0, #1
    31c4:	2000      	movhi	r0, #0
    31c6:	f85d fb08 	ldr.w	pc, [sp], #8
    31ca:	bf00      	nop

000031cc <__aeabi_fcmpge>:
    31cc:	f84d ed08 	str.w	lr, [sp, #-8]!
    31d0:	f7ff ffd2 	bl	3178 <__aeabi_cfrcmple>
    31d4:	bf94      	ite	ls
    31d6:	2001      	movls	r0, #1
    31d8:	2000      	movhi	r0, #0
    31da:	f85d fb08 	ldr.w	pc, [sp], #8
    31de:	bf00      	nop

000031e0 <__aeabi_fcmpgt>:
    31e0:	f84d ed08 	str.w	lr, [sp, #-8]!
    31e4:	f7ff ffc8 	bl	3178 <__aeabi_cfrcmple>
    31e8:	bf34      	ite	cc
    31ea:	2001      	movcc	r0, #1
    31ec:	2000      	movcs	r0, #0
    31ee:	f85d fb08 	ldr.w	pc, [sp], #8
    31f2:	bf00      	nop

000031f4 <__aeabi_f2iz>:
    31f4:	ea4f 0240 	mov.w	r2, r0, lsl #1
    31f8:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    31fc:	d30f      	bcc.n	321e <__aeabi_f2iz+0x2a>
    31fe:	f04f 039e 	mov.w	r3, #158	; 0x9e
    3202:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    3206:	d90d      	bls.n	3224 <__aeabi_f2iz+0x30>
    3208:	ea4f 2300 	mov.w	r3, r0, lsl #8
    320c:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    3210:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
    3214:	fa23 f002 	lsr.w	r0, r3, r2
    3218:	bf18      	it	ne
    321a:	4240      	negne	r0, r0
    321c:	4770      	bx	lr
    321e:	f04f 0000 	mov.w	r0, #0
    3222:	4770      	bx	lr
    3224:	f112 0f61 	cmn.w	r2, #97	; 0x61
    3228:	d101      	bne.n	322e <__aeabi_f2iz+0x3a>
    322a:	0242      	lsls	r2, r0, #9
    322c:	d105      	bne.n	323a <__aeabi_f2iz+0x46>
    322e:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
    3232:	bf08      	it	eq
    3234:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    3238:	4770      	bx	lr
    323a:	f04f 0000 	mov.w	r0, #0
    323e:	4770      	bx	lr

00003240 <__aeabi_f2uiz>:
    3240:	0042      	lsls	r2, r0, #1
    3242:	d20e      	bcs.n	3262 <__aeabi_f2uiz+0x22>
    3244:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
    3248:	d30b      	bcc.n	3262 <__aeabi_f2uiz+0x22>
    324a:	f04f 039e 	mov.w	r3, #158	; 0x9e
    324e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
    3252:	d409      	bmi.n	3268 <__aeabi_f2uiz+0x28>
    3254:	ea4f 2300 	mov.w	r3, r0, lsl #8
    3258:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    325c:	fa23 f002 	lsr.w	r0, r3, r2
    3260:	4770      	bx	lr
    3262:	f04f 0000 	mov.w	r0, #0
    3266:	4770      	bx	lr
    3268:	f112 0f61 	cmn.w	r2, #97	; 0x61
    326c:	d101      	bne.n	3272 <__aeabi_f2uiz+0x32>
    326e:	0242      	lsls	r2, r0, #9
    3270:	d102      	bne.n	3278 <__aeabi_f2uiz+0x38>
    3272:	f04f 30ff 	mov.w	r0, #4294967295
    3276:	4770      	bx	lr
    3278:	f04f 0000 	mov.w	r0, #0
    327c:	4770      	bx	lr
    327e:	bf00      	nop

00003280 <__libc_init_array>:
    3280:	b570      	push	{r4, r5, r6, lr}
    3282:	f249 2670 	movw	r6, #37488	; 0x9270
    3286:	f249 2570 	movw	r5, #37488	; 0x9270
    328a:	f2c0 0600 	movt	r6, #0
    328e:	f2c0 0500 	movt	r5, #0
    3292:	1b76      	subs	r6, r6, r5
    3294:	10b6      	asrs	r6, r6, #2
    3296:	d006      	beq.n	32a6 <__libc_init_array+0x26>
    3298:	2400      	movs	r4, #0
    329a:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    329e:	3401      	adds	r4, #1
    32a0:	4798      	blx	r3
    32a2:	42a6      	cmp	r6, r4
    32a4:	d8f9      	bhi.n	329a <__libc_init_array+0x1a>
    32a6:	f249 2570 	movw	r5, #37488	; 0x9270
    32aa:	f249 2674 	movw	r6, #37492	; 0x9274
    32ae:	f2c0 0500 	movt	r5, #0
    32b2:	f2c0 0600 	movt	r6, #0
    32b6:	1b76      	subs	r6, r6, r5
    32b8:	f005 ffce 	bl	9258 <_init>
    32bc:	10b6      	asrs	r6, r6, #2
    32be:	d006      	beq.n	32ce <__libc_init_array+0x4e>
    32c0:	2400      	movs	r4, #0
    32c2:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
    32c6:	3401      	adds	r4, #1
    32c8:	4798      	blx	r3
    32ca:	42a6      	cmp	r6, r4
    32cc:	d8f9      	bhi.n	32c2 <__libc_init_array+0x42>
    32ce:	bd70      	pop	{r4, r5, r6, pc}

000032d0 <printf>:
    32d0:	b40f      	push	{r0, r1, r2, r3}
    32d2:	f240 0334 	movw	r3, #52	; 0x34
    32d6:	f2c2 0300 	movt	r3, #8192	; 0x2000
    32da:	b510      	push	{r4, lr}
    32dc:	681c      	ldr	r4, [r3, #0]
    32de:	b082      	sub	sp, #8
    32e0:	b124      	cbz	r4, 32ec <printf+0x1c>
    32e2:	69a3      	ldr	r3, [r4, #24]
    32e4:	b913      	cbnz	r3, 32ec <printf+0x1c>
    32e6:	4620      	mov	r0, r4
    32e8:	f002 fe92 	bl	6010 <__sinit>
    32ec:	4620      	mov	r0, r4
    32ee:	ac05      	add	r4, sp, #20
    32f0:	9a04      	ldr	r2, [sp, #16]
    32f2:	4623      	mov	r3, r4
    32f4:	6881      	ldr	r1, [r0, #8]
    32f6:	9401      	str	r4, [sp, #4]
    32f8:	f000 f82a 	bl	3350 <_vfprintf_r>
    32fc:	b002      	add	sp, #8
    32fe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3302:	b004      	add	sp, #16
    3304:	4770      	bx	lr
    3306:	bf00      	nop

00003308 <_printf_r>:
    3308:	b40e      	push	{r1, r2, r3}
    330a:	b510      	push	{r4, lr}
    330c:	4604      	mov	r4, r0
    330e:	b083      	sub	sp, #12
    3310:	b118      	cbz	r0, 331a <_printf_r+0x12>
    3312:	6983      	ldr	r3, [r0, #24]
    3314:	b90b      	cbnz	r3, 331a <_printf_r+0x12>
    3316:	f002 fe7b 	bl	6010 <__sinit>
    331a:	4620      	mov	r0, r4
    331c:	ac06      	add	r4, sp, #24
    331e:	9a05      	ldr	r2, [sp, #20]
    3320:	4623      	mov	r3, r4
    3322:	6881      	ldr	r1, [r0, #8]
    3324:	9401      	str	r4, [sp, #4]
    3326:	f000 f813 	bl	3350 <_vfprintf_r>
    332a:	b003      	add	sp, #12
    332c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    3330:	b003      	add	sp, #12
    3332:	4770      	bx	lr

00003334 <__sprint_r>:
    3334:	6893      	ldr	r3, [r2, #8]
    3336:	b510      	push	{r4, lr}
    3338:	4614      	mov	r4, r2
    333a:	b913      	cbnz	r3, 3342 <__sprint_r+0xe>
    333c:	6053      	str	r3, [r2, #4]
    333e:	4618      	mov	r0, r3
    3340:	bd10      	pop	{r4, pc}
    3342:	f002 ffc9 	bl	62d8 <__sfvwrite_r>
    3346:	2300      	movs	r3, #0
    3348:	6063      	str	r3, [r4, #4]
    334a:	60a3      	str	r3, [r4, #8]
    334c:	bd10      	pop	{r4, pc}
    334e:	bf00      	nop

00003350 <_vfprintf_r>:
    3350:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    3354:	f5ad 6dae 	sub.w	sp, sp, #1392	; 0x570
    3358:	b083      	sub	sp, #12
    335a:	460e      	mov	r6, r1
    335c:	4615      	mov	r5, r2
    335e:	469a      	mov	sl, r3
    3360:	4681      	mov	r9, r0
    3362:	f003 f9a9 	bl	66b8 <_localeconv_r>
    3366:	6800      	ldr	r0, [r0, #0]
    3368:	901d      	str	r0, [sp, #116]	; 0x74
    336a:	f1b9 0f00 	cmp.w	r9, #0
    336e:	d004      	beq.n	337a <_vfprintf_r+0x2a>
    3370:	f8d9 3018 	ldr.w	r3, [r9, #24]
    3374:	2b00      	cmp	r3, #0
    3376:	f000 815a 	beq.w	362e <_vfprintf_r+0x2de>
    337a:	f249 038c 	movw	r3, #37004	; 0x908c
    337e:	f2c0 0300 	movt	r3, #0
    3382:	429e      	cmp	r6, r3
    3384:	bf08      	it	eq
    3386:	f8d9 6004 	ldreq.w	r6, [r9, #4]
    338a:	d010      	beq.n	33ae <_vfprintf_r+0x5e>
    338c:	f249 03ac 	movw	r3, #37036	; 0x90ac
    3390:	f2c0 0300 	movt	r3, #0
    3394:	429e      	cmp	r6, r3
    3396:	bf08      	it	eq
    3398:	f8d9 6008 	ldreq.w	r6, [r9, #8]
    339c:	d007      	beq.n	33ae <_vfprintf_r+0x5e>
    339e:	f249 03cc 	movw	r3, #37068	; 0x90cc
    33a2:	f2c0 0300 	movt	r3, #0
    33a6:	429e      	cmp	r6, r3
    33a8:	bf08      	it	eq
    33aa:	f8d9 600c 	ldreq.w	r6, [r9, #12]
    33ae:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    33b2:	fa1f f38c 	uxth.w	r3, ip
    33b6:	f413 5f00 	tst.w	r3, #8192	; 0x2000
    33ba:	d109      	bne.n	33d0 <_vfprintf_r+0x80>
    33bc:	f44c 5c00 	orr.w	ip, ip, #8192	; 0x2000
    33c0:	6e72      	ldr	r2, [r6, #100]	; 0x64
    33c2:	f8a6 c00c 	strh.w	ip, [r6, #12]
    33c6:	fa1f f38c 	uxth.w	r3, ip
    33ca:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
    33ce:	6672      	str	r2, [r6, #100]	; 0x64
    33d0:	f013 0f08 	tst.w	r3, #8
    33d4:	f001 8301 	beq.w	49da <_vfprintf_r+0x168a>
    33d8:	6932      	ldr	r2, [r6, #16]
    33da:	2a00      	cmp	r2, #0
    33dc:	f001 82fd 	beq.w	49da <_vfprintf_r+0x168a>
    33e0:	f003 031a 	and.w	r3, r3, #26
    33e4:	2b0a      	cmp	r3, #10
    33e6:	f000 80e0 	beq.w	35aa <_vfprintf_r+0x25a>
    33ea:	2200      	movs	r2, #0
    33ec:	9212      	str	r2, [sp, #72]	; 0x48
    33ee:	921a      	str	r2, [sp, #104]	; 0x68
    33f0:	2300      	movs	r3, #0
    33f2:	921c      	str	r2, [sp, #112]	; 0x70
    33f4:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    33f8:	9211      	str	r2, [sp, #68]	; 0x44
    33fa:	3404      	adds	r4, #4
    33fc:	9219      	str	r2, [sp, #100]	; 0x64
    33fe:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    3402:	931b      	str	r3, [sp, #108]	; 0x6c
    3404:	3204      	adds	r2, #4
    3406:	f50d 6390 	add.w	r3, sp, #1152	; 0x480
    340a:	3228      	adds	r2, #40	; 0x28
    340c:	3303      	adds	r3, #3
    340e:	9218      	str	r2, [sp, #96]	; 0x60
    3410:	9307      	str	r3, [sp, #28]
    3412:	2300      	movs	r3, #0
    3414:	f8cd 454c 	str.w	r4, [sp, #1356]	; 0x54c
    3418:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    341c:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3420:	782b      	ldrb	r3, [r5, #0]
    3422:	1e1a      	subs	r2, r3, #0
    3424:	bf18      	it	ne
    3426:	2201      	movne	r2, #1
    3428:	2b25      	cmp	r3, #37	; 0x25
    342a:	bf0c      	ite	eq
    342c:	2200      	moveq	r2, #0
    342e:	f002 0201 	andne.w	r2, r2, #1
    3432:	b332      	cbz	r2, 3482 <_vfprintf_r+0x132>
    3434:	462f      	mov	r7, r5
    3436:	f817 3f01 	ldrb.w	r3, [r7, #1]!
    343a:	1e1a      	subs	r2, r3, #0
    343c:	bf18      	it	ne
    343e:	2201      	movne	r2, #1
    3440:	2b25      	cmp	r3, #37	; 0x25
    3442:	bf0c      	ite	eq
    3444:	2200      	moveq	r2, #0
    3446:	f002 0201 	andne.w	r2, r2, #1
    344a:	2a00      	cmp	r2, #0
    344c:	d1f3      	bne.n	3436 <_vfprintf_r+0xe6>
    344e:	ebb7 0805 	subs.w	r8, r7, r5
    3452:	bf08      	it	eq
    3454:	463d      	moveq	r5, r7
    3456:	d014      	beq.n	3482 <_vfprintf_r+0x132>
    3458:	f8c4 8004 	str.w	r8, [r4, #4]
    345c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3460:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3464:	3301      	adds	r3, #1
    3466:	6025      	str	r5, [r4, #0]
    3468:	2b07      	cmp	r3, #7
    346a:	4442      	add	r2, r8
    346c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3470:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3474:	dc78      	bgt.n	3568 <_vfprintf_r+0x218>
    3476:	3408      	adds	r4, #8
    3478:	9811      	ldr	r0, [sp, #68]	; 0x44
    347a:	463d      	mov	r5, r7
    347c:	4440      	add	r0, r8
    347e:	9011      	str	r0, [sp, #68]	; 0x44
    3480:	783b      	ldrb	r3, [r7, #0]
    3482:	2b00      	cmp	r3, #0
    3484:	d07c      	beq.n	3580 <_vfprintf_r+0x230>
    3486:	1c6b      	adds	r3, r5, #1
    3488:	f04f 37ff 	mov.w	r7, #4294967295
    348c:	202b      	movs	r0, #43	; 0x2b
    348e:	f04f 0c20 	mov.w	ip, #32
    3492:	2100      	movs	r1, #0
    3494:	f04f 0200 	mov.w	r2, #0
    3498:	910f      	str	r1, [sp, #60]	; 0x3c
    349a:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    349e:	f8cd a02c 	str.w	sl, [sp, #44]	; 0x2c
    34a2:	786a      	ldrb	r2, [r5, #1]
    34a4:	910a      	str	r1, [sp, #40]	; 0x28
    34a6:	1c5d      	adds	r5, r3, #1
    34a8:	f1a2 0320 	sub.w	r3, r2, #32
    34ac:	2b58      	cmp	r3, #88	; 0x58
    34ae:	f200 8286 	bhi.w	39be <_vfprintf_r+0x66e>
    34b2:	e8df f013 	tbh	[pc, r3, lsl #1]
    34b6:	0298      	.short	0x0298
    34b8:	02840284 	.word	0x02840284
    34bc:	028402a4 	.word	0x028402a4
    34c0:	02840284 	.word	0x02840284
    34c4:	02840284 	.word	0x02840284
    34c8:	02ad0284 	.word	0x02ad0284
    34cc:	028402ba 	.word	0x028402ba
    34d0:	02ca02c1 	.word	0x02ca02c1
    34d4:	02e70284 	.word	0x02e70284
    34d8:	02f002f0 	.word	0x02f002f0
    34dc:	02f002f0 	.word	0x02f002f0
    34e0:	02f002f0 	.word	0x02f002f0
    34e4:	02f002f0 	.word	0x02f002f0
    34e8:	028402f0 	.word	0x028402f0
    34ec:	02840284 	.word	0x02840284
    34f0:	02840284 	.word	0x02840284
    34f4:	02840284 	.word	0x02840284
    34f8:	02840284 	.word	0x02840284
    34fc:	03040284 	.word	0x03040284
    3500:	02840326 	.word	0x02840326
    3504:	02840326 	.word	0x02840326
    3508:	02840284 	.word	0x02840284
    350c:	036a0284 	.word	0x036a0284
    3510:	02840284 	.word	0x02840284
    3514:	02840481 	.word	0x02840481
    3518:	02840284 	.word	0x02840284
    351c:	02840284 	.word	0x02840284
    3520:	02840414 	.word	0x02840414
    3524:	042f0284 	.word	0x042f0284
    3528:	02840284 	.word	0x02840284
    352c:	02840284 	.word	0x02840284
    3530:	02840284 	.word	0x02840284
    3534:	02840284 	.word	0x02840284
    3538:	02840284 	.word	0x02840284
    353c:	0465044f 	.word	0x0465044f
    3540:	03260326 	.word	0x03260326
    3544:	03730326 	.word	0x03730326
    3548:	02840465 	.word	0x02840465
    354c:	03790284 	.word	0x03790284
    3550:	03850284 	.word	0x03850284
    3554:	03ad0396 	.word	0x03ad0396
    3558:	0284040a 	.word	0x0284040a
    355c:	028403cc 	.word	0x028403cc
    3560:	028403f4 	.word	0x028403f4
    3564:	00c00284 	.word	0x00c00284
    3568:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    356c:	4648      	mov	r0, r9
    356e:	4631      	mov	r1, r6
    3570:	320c      	adds	r2, #12
    3572:	f7ff fedf 	bl	3334 <__sprint_r>
    3576:	b958      	cbnz	r0, 3590 <_vfprintf_r+0x240>
    3578:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    357c:	3404      	adds	r4, #4
    357e:	e77b      	b.n	3478 <_vfprintf_r+0x128>
    3580:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3584:	2b00      	cmp	r3, #0
    3586:	f041 8192 	bne.w	48ae <_vfprintf_r+0x155e>
    358a:	2300      	movs	r3, #0
    358c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3590:	89b3      	ldrh	r3, [r6, #12]
    3592:	f013 0f40 	tst.w	r3, #64	; 0x40
    3596:	d002      	beq.n	359e <_vfprintf_r+0x24e>
    3598:	f04f 30ff 	mov.w	r0, #4294967295
    359c:	9011      	str	r0, [sp, #68]	; 0x44
    359e:	9811      	ldr	r0, [sp, #68]	; 0x44
    35a0:	b05f      	add	sp, #380	; 0x17c
    35a2:	f50d 6d80 	add.w	sp, sp, #1024	; 0x400
    35a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    35aa:	f9b6 300e 	ldrsh.w	r3, [r6, #14]
    35ae:	2b00      	cmp	r3, #0
    35b0:	f6ff af1b 	blt.w	33ea <_vfprintf_r+0x9a>
    35b4:	6a37      	ldr	r7, [r6, #32]
    35b6:	f02c 0c02 	bic.w	ip, ip, #2
    35ba:	f8d6 e028 	ldr.w	lr, [r6, #40]	; 0x28
    35be:	f50d 648e 	add.w	r4, sp, #1136	; 0x470
    35c2:	f8ad c488 	strh.w	ip, [sp, #1160]	; 0x488
    35c6:	340c      	adds	r4, #12
    35c8:	f8b6 c00e 	ldrh.w	ip, [r6, #14]
    35cc:	462a      	mov	r2, r5
    35ce:	4653      	mov	r3, sl
    35d0:	4648      	mov	r0, r9
    35d2:	4621      	mov	r1, r4
    35d4:	ad1f      	add	r5, sp, #124	; 0x7c
    35d6:	f8cd 749c 	str.w	r7, [sp, #1180]	; 0x49c
    35da:	2700      	movs	r7, #0
    35dc:	f8cd 548c 	str.w	r5, [sp, #1164]	; 0x48c
    35e0:	f8cd 547c 	str.w	r5, [sp, #1148]	; 0x47c
    35e4:	f44f 6580 	mov.w	r5, #1024	; 0x400
    35e8:	f8cd e4a4 	str.w	lr, [sp, #1188]	; 0x4a4
    35ec:	f8ad c48a 	strh.w	ip, [sp, #1162]	; 0x48a
    35f0:	f8cd 5490 	str.w	r5, [sp, #1168]	; 0x490
    35f4:	f8cd 7494 	str.w	r7, [sp, #1172]	; 0x494
    35f8:	f8cd 5484 	str.w	r5, [sp, #1156]	; 0x484
    35fc:	f7ff fea8 	bl	3350 <_vfprintf_r>
    3600:	2800      	cmp	r0, #0
    3602:	9011      	str	r0, [sp, #68]	; 0x44
    3604:	db09      	blt.n	361a <_vfprintf_r+0x2ca>
    3606:	4621      	mov	r1, r4
    3608:	4648      	mov	r0, r9
    360a:	f002 fb91 	bl	5d30 <_fflush_r>
    360e:	9911      	ldr	r1, [sp, #68]	; 0x44
    3610:	42b8      	cmp	r0, r7
    3612:	bf18      	it	ne
    3614:	f04f 31ff 	movne.w	r1, #4294967295
    3618:	9111      	str	r1, [sp, #68]	; 0x44
    361a:	f8bd 3488 	ldrh.w	r3, [sp, #1160]	; 0x488
    361e:	f013 0f40 	tst.w	r3, #64	; 0x40
    3622:	d0bc      	beq.n	359e <_vfprintf_r+0x24e>
    3624:	89b3      	ldrh	r3, [r6, #12]
    3626:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    362a:	81b3      	strh	r3, [r6, #12]
    362c:	e7b7      	b.n	359e <_vfprintf_r+0x24e>
    362e:	4648      	mov	r0, r9
    3630:	f002 fcee 	bl	6010 <__sinit>
    3634:	e6a1      	b.n	337a <_vfprintf_r+0x2a>
    3636:	980a      	ldr	r0, [sp, #40]	; 0x28
    3638:	f249 0c5c 	movw	ip, #36956	; 0x905c
    363c:	f2c0 0c00 	movt	ip, #0
    3640:	9216      	str	r2, [sp, #88]	; 0x58
    3642:	f010 0f20 	tst.w	r0, #32
    3646:	f8cd c064 	str.w	ip, [sp, #100]	; 0x64
    364a:	f000 836e 	beq.w	3d2a <_vfprintf_r+0x9da>
    364e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3650:	1dcb      	adds	r3, r1, #7
    3652:	f023 0307 	bic.w	r3, r3, #7
    3656:	f103 0208 	add.w	r2, r3, #8
    365a:	920b      	str	r2, [sp, #44]	; 0x2c
    365c:	e9d3 ab00 	ldrd	sl, fp, [r3]
    3660:	ea5a 020b 	orrs.w	r2, sl, fp
    3664:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3666:	bf0c      	ite	eq
    3668:	2200      	moveq	r2, #0
    366a:	2201      	movne	r2, #1
    366c:	4213      	tst	r3, r2
    366e:	f040 866b 	bne.w	4348 <_vfprintf_r+0xff8>
    3672:	2302      	movs	r3, #2
    3674:	f04f 0100 	mov.w	r1, #0
    3678:	f88d 1577 	strb.w	r1, [sp, #1399]	; 0x577
    367c:	2f00      	cmp	r7, #0
    367e:	bfa2      	ittt	ge
    3680:	f8dd c028 	ldrge.w	ip, [sp, #40]	; 0x28
    3684:	f02c 0c80 	bicge.w	ip, ip, #128	; 0x80
    3688:	f8cd c028 	strge.w	ip, [sp, #40]	; 0x28
    368c:	2f00      	cmp	r7, #0
    368e:	bf18      	it	ne
    3690:	f042 0201 	orrne.w	r2, r2, #1
    3694:	2a00      	cmp	r2, #0
    3696:	f000 841e 	beq.w	3ed6 <_vfprintf_r+0xb86>
    369a:	2b01      	cmp	r3, #1
    369c:	f000 85de 	beq.w	425c <_vfprintf_r+0xf0c>
    36a0:	2b02      	cmp	r3, #2
    36a2:	f000 85c1 	beq.w	4228 <_vfprintf_r+0xed8>
    36a6:	9918      	ldr	r1, [sp, #96]	; 0x60
    36a8:	9113      	str	r1, [sp, #76]	; 0x4c
    36aa:	ea4f 08da 	mov.w	r8, sl, lsr #3
    36ae:	ea4f 0cdb 	mov.w	ip, fp, lsr #3
    36b2:	ea48 784b 	orr.w	r8, r8, fp, lsl #29
    36b6:	f00a 0007 	and.w	r0, sl, #7
    36ba:	46e3      	mov	fp, ip
    36bc:	46c2      	mov	sl, r8
    36be:	3030      	adds	r0, #48	; 0x30
    36c0:	ea5a 020b 	orrs.w	r2, sl, fp
    36c4:	f801 0d01 	strb.w	r0, [r1, #-1]!
    36c8:	d1ef      	bne.n	36aa <_vfprintf_r+0x35a>
    36ca:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    36ce:	9113      	str	r1, [sp, #76]	; 0x4c
    36d0:	f01c 0f01 	tst.w	ip, #1
    36d4:	f040 868c 	bne.w	43f0 <_vfprintf_r+0x10a0>
    36d8:	9818      	ldr	r0, [sp, #96]	; 0x60
    36da:	1a40      	subs	r0, r0, r1
    36dc:	9010      	str	r0, [sp, #64]	; 0x40
    36de:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    36e2:	9a10      	ldr	r2, [sp, #64]	; 0x40
    36e4:	9717      	str	r7, [sp, #92]	; 0x5c
    36e6:	42ba      	cmp	r2, r7
    36e8:	bfb8      	it	lt
    36ea:	463a      	movlt	r2, r7
    36ec:	920c      	str	r2, [sp, #48]	; 0x30
    36ee:	b113      	cbz	r3, 36f6 <_vfprintf_r+0x3a6>
    36f0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    36f2:	3201      	adds	r2, #1
    36f4:	920c      	str	r2, [sp, #48]	; 0x30
    36f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    36f8:	980a      	ldr	r0, [sp, #40]	; 0x28
    36fa:	f013 0302 	ands.w	r3, r3, #2
    36fe:	9315      	str	r3, [sp, #84]	; 0x54
    3700:	bf1e      	ittt	ne
    3702:	f8dd c030 	ldrne.w	ip, [sp, #48]	; 0x30
    3706:	f10c 0c02 	addne.w	ip, ip, #2
    370a:	f8cd c030 	strne.w	ip, [sp, #48]	; 0x30
    370e:	f010 0084 	ands.w	r0, r0, #132	; 0x84
    3712:	9014      	str	r0, [sp, #80]	; 0x50
    3714:	d14d      	bne.n	37b2 <_vfprintf_r+0x462>
    3716:	990f      	ldr	r1, [sp, #60]	; 0x3c
    3718:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    371a:	1a8f      	subs	r7, r1, r2
    371c:	2f00      	cmp	r7, #0
    371e:	dd48      	ble.n	37b2 <_vfprintf_r+0x462>
    3720:	2f10      	cmp	r7, #16
    3722:	f249 0818 	movw	r8, #36888	; 0x9018
    3726:	bfd8      	it	le
    3728:	f2c0 0800 	movtle	r8, #0
    372c:	dd30      	ble.n	3790 <_vfprintf_r+0x440>
    372e:	f2c0 0800 	movt	r8, #0
    3732:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3736:	4643      	mov	r3, r8
    3738:	f04f 0a10 	mov.w	sl, #16
    373c:	46a8      	mov	r8, r5
    373e:	f10b 0b0c 	add.w	fp, fp, #12
    3742:	461d      	mov	r5, r3
    3744:	e002      	b.n	374c <_vfprintf_r+0x3fc>
    3746:	3f10      	subs	r7, #16
    3748:	2f10      	cmp	r7, #16
    374a:	dd1e      	ble.n	378a <_vfprintf_r+0x43a>
    374c:	f8c4 a004 	str.w	sl, [r4, #4]
    3750:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3754:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3758:	3301      	adds	r3, #1
    375a:	6025      	str	r5, [r4, #0]
    375c:	3210      	adds	r2, #16
    375e:	2b07      	cmp	r3, #7
    3760:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3764:	f104 0408 	add.w	r4, r4, #8
    3768:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    376c:	ddeb      	ble.n	3746 <_vfprintf_r+0x3f6>
    376e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3772:	4648      	mov	r0, r9
    3774:	4631      	mov	r1, r6
    3776:	465a      	mov	r2, fp
    3778:	3404      	adds	r4, #4
    377a:	f7ff fddb 	bl	3334 <__sprint_r>
    377e:	2800      	cmp	r0, #0
    3780:	f47f af06 	bne.w	3590 <_vfprintf_r+0x240>
    3784:	3f10      	subs	r7, #16
    3786:	2f10      	cmp	r7, #16
    3788:	dce0      	bgt.n	374c <_vfprintf_r+0x3fc>
    378a:	462b      	mov	r3, r5
    378c:	4645      	mov	r5, r8
    378e:	4698      	mov	r8, r3
    3790:	6067      	str	r7, [r4, #4]
    3792:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3796:	f8c4 8000 	str.w	r8, [r4]
    379a:	1c5a      	adds	r2, r3, #1
    379c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    37a0:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    37a4:	19db      	adds	r3, r3, r7
    37a6:	2a07      	cmp	r2, #7
    37a8:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    37ac:	f300 858a 	bgt.w	42c4 <_vfprintf_r+0xf74>
    37b0:	3408      	adds	r4, #8
    37b2:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    37b6:	b19b      	cbz	r3, 37e0 <_vfprintf_r+0x490>
    37b8:	2301      	movs	r3, #1
    37ba:	6063      	str	r3, [r4, #4]
    37bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    37c0:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    37c4:	3207      	adds	r2, #7
    37c6:	6022      	str	r2, [r4, #0]
    37c8:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    37cc:	3301      	adds	r3, #1
    37ce:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    37d2:	3201      	adds	r2, #1
    37d4:	2b07      	cmp	r3, #7
    37d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    37da:	f300 84b6 	bgt.w	414a <_vfprintf_r+0xdfa>
    37de:	3408      	adds	r4, #8
    37e0:	9b15      	ldr	r3, [sp, #84]	; 0x54
    37e2:	b19b      	cbz	r3, 380c <_vfprintf_r+0x4bc>
    37e4:	2302      	movs	r3, #2
    37e6:	6063      	str	r3, [r4, #4]
    37e8:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    37ec:	f50d 62ae 	add.w	r2, sp, #1392	; 0x570
    37f0:	3204      	adds	r2, #4
    37f2:	6022      	str	r2, [r4, #0]
    37f4:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    37f8:	3301      	adds	r3, #1
    37fa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    37fe:	3202      	adds	r2, #2
    3800:	2b07      	cmp	r3, #7
    3802:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3806:	f300 84af 	bgt.w	4168 <_vfprintf_r+0xe18>
    380a:	3408      	adds	r4, #8
    380c:	f8dd c050 	ldr.w	ip, [sp, #80]	; 0x50
    3810:	f1bc 0f80 	cmp.w	ip, #128	; 0x80
    3814:	f000 8376 	beq.w	3f04 <_vfprintf_r+0xbb4>
    3818:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    381a:	9a10      	ldr	r2, [sp, #64]	; 0x40
    381c:	1a9f      	subs	r7, r3, r2
    381e:	2f00      	cmp	r7, #0
    3820:	dd43      	ble.n	38aa <_vfprintf_r+0x55a>
    3822:	2f10      	cmp	r7, #16
    3824:	f8df 8b8c 	ldr.w	r8, [pc, #2956]	; 43b4 <_vfprintf_r+0x1064>
    3828:	dd2e      	ble.n	3888 <_vfprintf_r+0x538>
    382a:	4643      	mov	r3, r8
    382c:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3830:	46a8      	mov	r8, r5
    3832:	f04f 0a10 	mov.w	sl, #16
    3836:	f10b 0b0c 	add.w	fp, fp, #12
    383a:	461d      	mov	r5, r3
    383c:	e002      	b.n	3844 <_vfprintf_r+0x4f4>
    383e:	3f10      	subs	r7, #16
    3840:	2f10      	cmp	r7, #16
    3842:	dd1e      	ble.n	3882 <_vfprintf_r+0x532>
    3844:	f8c4 a004 	str.w	sl, [r4, #4]
    3848:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    384c:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3850:	3301      	adds	r3, #1
    3852:	6025      	str	r5, [r4, #0]
    3854:	3210      	adds	r2, #16
    3856:	2b07      	cmp	r3, #7
    3858:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    385c:	f104 0408 	add.w	r4, r4, #8
    3860:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3864:	ddeb      	ble.n	383e <_vfprintf_r+0x4ee>
    3866:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    386a:	4648      	mov	r0, r9
    386c:	4631      	mov	r1, r6
    386e:	465a      	mov	r2, fp
    3870:	3404      	adds	r4, #4
    3872:	f7ff fd5f 	bl	3334 <__sprint_r>
    3876:	2800      	cmp	r0, #0
    3878:	f47f ae8a 	bne.w	3590 <_vfprintf_r+0x240>
    387c:	3f10      	subs	r7, #16
    387e:	2f10      	cmp	r7, #16
    3880:	dce0      	bgt.n	3844 <_vfprintf_r+0x4f4>
    3882:	462b      	mov	r3, r5
    3884:	4645      	mov	r5, r8
    3886:	4698      	mov	r8, r3
    3888:	6067      	str	r7, [r4, #4]
    388a:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    388e:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3892:	3301      	adds	r3, #1
    3894:	f8c4 8000 	str.w	r8, [r4]
    3898:	19d2      	adds	r2, r2, r7
    389a:	2b07      	cmp	r3, #7
    389c:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    38a0:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    38a4:	f300 8442 	bgt.w	412c <_vfprintf_r+0xddc>
    38a8:	3408      	adds	r4, #8
    38aa:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    38ae:	f41c 7f80 	tst.w	ip, #256	; 0x100
    38b2:	f040 829d 	bne.w	3df0 <_vfprintf_r+0xaa0>
    38b6:	9810      	ldr	r0, [sp, #64]	; 0x40
    38b8:	9913      	ldr	r1, [sp, #76]	; 0x4c
    38ba:	6060      	str	r0, [r4, #4]
    38bc:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    38c0:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    38c4:	3301      	adds	r3, #1
    38c6:	6021      	str	r1, [r4, #0]
    38c8:	1812      	adds	r2, r2, r0
    38ca:	2b07      	cmp	r3, #7
    38cc:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    38d0:	bfd8      	it	le
    38d2:	f104 0308 	addle.w	r3, r4, #8
    38d6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    38da:	f300 839b 	bgt.w	4014 <_vfprintf_r+0xcc4>
    38de:	990a      	ldr	r1, [sp, #40]	; 0x28
    38e0:	f011 0f04 	tst.w	r1, #4
    38e4:	d055      	beq.n	3992 <_vfprintf_r+0x642>
    38e6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    38e8:	f8dd c030 	ldr.w	ip, [sp, #48]	; 0x30
    38ec:	ebcc 0702 	rsb	r7, ip, r2
    38f0:	2f00      	cmp	r7, #0
    38f2:	dd4e      	ble.n	3992 <_vfprintf_r+0x642>
    38f4:	2f10      	cmp	r7, #16
    38f6:	f249 0818 	movw	r8, #36888	; 0x9018
    38fa:	bfd8      	it	le
    38fc:	f2c0 0800 	movtle	r8, #0
    3900:	dd2e      	ble.n	3960 <_vfprintf_r+0x610>
    3902:	f2c0 0800 	movt	r8, #0
    3906:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    390a:	4642      	mov	r2, r8
    390c:	2410      	movs	r4, #16
    390e:	46a8      	mov	r8, r5
    3910:	f10a 0a0c 	add.w	sl, sl, #12
    3914:	4615      	mov	r5, r2
    3916:	e002      	b.n	391e <_vfprintf_r+0x5ce>
    3918:	3f10      	subs	r7, #16
    391a:	2f10      	cmp	r7, #16
    391c:	dd1d      	ble.n	395a <_vfprintf_r+0x60a>
    391e:	605c      	str	r4, [r3, #4]
    3920:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3924:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3928:	3201      	adds	r2, #1
    392a:	601d      	str	r5, [r3, #0]
    392c:	3110      	adds	r1, #16
    392e:	2a07      	cmp	r2, #7
    3930:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3934:	f103 0308 	add.w	r3, r3, #8
    3938:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    393c:	ddec      	ble.n	3918 <_vfprintf_r+0x5c8>
    393e:	4648      	mov	r0, r9
    3940:	4631      	mov	r1, r6
    3942:	4652      	mov	r2, sl
    3944:	f7ff fcf6 	bl	3334 <__sprint_r>
    3948:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    394c:	3304      	adds	r3, #4
    394e:	2800      	cmp	r0, #0
    3950:	f47f ae1e 	bne.w	3590 <_vfprintf_r+0x240>
    3954:	3f10      	subs	r7, #16
    3956:	2f10      	cmp	r7, #16
    3958:	dce1      	bgt.n	391e <_vfprintf_r+0x5ce>
    395a:	462a      	mov	r2, r5
    395c:	4645      	mov	r5, r8
    395e:	4690      	mov	r8, r2
    3960:	605f      	str	r7, [r3, #4]
    3962:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3966:	f8c3 8000 	str.w	r8, [r3]
    396a:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    396e:	3201      	adds	r2, #1
    3970:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3974:	18fb      	adds	r3, r7, r3
    3976:	2a07      	cmp	r2, #7
    3978:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    397c:	dd0b      	ble.n	3996 <_vfprintf_r+0x646>
    397e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    3982:	4648      	mov	r0, r9
    3984:	4631      	mov	r1, r6
    3986:	320c      	adds	r2, #12
    3988:	f7ff fcd4 	bl	3334 <__sprint_r>
    398c:	2800      	cmp	r0, #0
    398e:	f47f adff 	bne.w	3590 <_vfprintf_r+0x240>
    3992:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3996:	9811      	ldr	r0, [sp, #68]	; 0x44
    3998:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    399a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    399c:	428a      	cmp	r2, r1
    399e:	bfac      	ite	ge
    39a0:	1880      	addge	r0, r0, r2
    39a2:	1840      	addlt	r0, r0, r1
    39a4:	9011      	str	r0, [sp, #68]	; 0x44
    39a6:	2b00      	cmp	r3, #0
    39a8:	f040 8342 	bne.w	4030 <_vfprintf_r+0xce0>
    39ac:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    39b0:	2300      	movs	r3, #0
    39b2:	f8dd a02c 	ldr.w	sl, [sp, #44]	; 0x2c
    39b6:	3404      	adds	r4, #4
    39b8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    39bc:	e530      	b.n	3420 <_vfprintf_r+0xd0>
    39be:	9216      	str	r2, [sp, #88]	; 0x58
    39c0:	2a00      	cmp	r2, #0
    39c2:	f43f addd 	beq.w	3580 <_vfprintf_r+0x230>
    39c6:	f50d 60a4 	add.w	r0, sp, #1312	; 0x520
    39ca:	2301      	movs	r3, #1
    39cc:	f04f 0c00 	mov.w	ip, #0
    39d0:	3004      	adds	r0, #4
    39d2:	930c      	str	r3, [sp, #48]	; 0x30
    39d4:	f88d 2524 	strb.w	r2, [sp, #1316]	; 0x524
    39d8:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    39dc:	9013      	str	r0, [sp, #76]	; 0x4c
    39de:	9310      	str	r3, [sp, #64]	; 0x40
    39e0:	2100      	movs	r1, #0
    39e2:	9117      	str	r1, [sp, #92]	; 0x5c
    39e4:	e687      	b.n	36f6 <_vfprintf_r+0x3a6>
    39e6:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    39ea:	2b00      	cmp	r3, #0
    39ec:	f040 852b 	bne.w	4446 <_vfprintf_r+0x10f6>
    39f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    39f2:	462b      	mov	r3, r5
    39f4:	f88d c577 	strb.w	ip, [sp, #1399]	; 0x577
    39f8:	782a      	ldrb	r2, [r5, #0]
    39fa:	910b      	str	r1, [sp, #44]	; 0x2c
    39fc:	e553      	b.n	34a6 <_vfprintf_r+0x156>
    39fe:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3a02:	f043 0301 	orr.w	r3, r3, #1
    3a06:	930a      	str	r3, [sp, #40]	; 0x28
    3a08:	462b      	mov	r3, r5
    3a0a:	782a      	ldrb	r2, [r5, #0]
    3a0c:	910b      	str	r1, [sp, #44]	; 0x2c
    3a0e:	e54a      	b.n	34a6 <_vfprintf_r+0x156>
    3a10:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a12:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3a14:	6809      	ldr	r1, [r1, #0]
    3a16:	910f      	str	r1, [sp, #60]	; 0x3c
    3a18:	1d11      	adds	r1, r2, #4
    3a1a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    3a1c:	2b00      	cmp	r3, #0
    3a1e:	f2c0 8780 	blt.w	4922 <_vfprintf_r+0x15d2>
    3a22:	782a      	ldrb	r2, [r5, #0]
    3a24:	462b      	mov	r3, r5
    3a26:	910b      	str	r1, [sp, #44]	; 0x2c
    3a28:	e53d      	b.n	34a6 <_vfprintf_r+0x156>
    3a2a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a2c:	462b      	mov	r3, r5
    3a2e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    3a32:	782a      	ldrb	r2, [r5, #0]
    3a34:	910b      	str	r1, [sp, #44]	; 0x2c
    3a36:	e536      	b.n	34a6 <_vfprintf_r+0x156>
    3a38:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a3a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3a3c:	f043 0304 	orr.w	r3, r3, #4
    3a40:	930a      	str	r3, [sp, #40]	; 0x28
    3a42:	462b      	mov	r3, r5
    3a44:	782a      	ldrb	r2, [r5, #0]
    3a46:	910b      	str	r1, [sp, #44]	; 0x2c
    3a48:	e52d      	b.n	34a6 <_vfprintf_r+0x156>
    3a4a:	462b      	mov	r3, r5
    3a4c:	f813 2b01 	ldrb.w	r2, [r3], #1
    3a50:	2a2a      	cmp	r2, #42	; 0x2a
    3a52:	f001 80cd 	beq.w	4bf0 <_vfprintf_r+0x18a0>
    3a56:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3a5a:	2909      	cmp	r1, #9
    3a5c:	f201 8037 	bhi.w	4ace <_vfprintf_r+0x177e>
    3a60:	3502      	adds	r5, #2
    3a62:	2700      	movs	r7, #0
    3a64:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    3a68:	eb07 0787 	add.w	r7, r7, r7, lsl #2
    3a6c:	462b      	mov	r3, r5
    3a6e:	3501      	adds	r5, #1
    3a70:	eb01 0747 	add.w	r7, r1, r7, lsl #1
    3a74:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3a78:	2909      	cmp	r1, #9
    3a7a:	d9f3      	bls.n	3a64 <_vfprintf_r+0x714>
    3a7c:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
    3a80:	461d      	mov	r5, r3
    3a82:	e511      	b.n	34a8 <_vfprintf_r+0x158>
    3a84:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3a86:	462b      	mov	r3, r5
    3a88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3a8a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    3a8e:	920a      	str	r2, [sp, #40]	; 0x28
    3a90:	782a      	ldrb	r2, [r5, #0]
    3a92:	910b      	str	r1, [sp, #44]	; 0x2c
    3a94:	e507      	b.n	34a6 <_vfprintf_r+0x156>
    3a96:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3a9a:	f04f 0800 	mov.w	r8, #0
    3a9e:	462b      	mov	r3, r5
    3aa0:	eb08 0888 	add.w	r8, r8, r8, lsl #2
    3aa4:	f813 2b01 	ldrb.w	r2, [r3], #1
    3aa8:	eb01 0848 	add.w	r8, r1, r8, lsl #1
    3aac:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
    3ab0:	461d      	mov	r5, r3
    3ab2:	2909      	cmp	r1, #9
    3ab4:	d9f3      	bls.n	3a9e <_vfprintf_r+0x74e>
    3ab6:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
    3aba:	461d      	mov	r5, r3
    3abc:	e4f4      	b.n	34a8 <_vfprintf_r+0x158>
    3abe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3ac0:	9216      	str	r2, [sp, #88]	; 0x58
    3ac2:	f043 0310 	orr.w	r3, r3, #16
    3ac6:	930a      	str	r3, [sp, #40]	; 0x28
    3ac8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3acc:	f01c 0f20 	tst.w	ip, #32
    3ad0:	f000 815d 	beq.w	3d8e <_vfprintf_r+0xa3e>
    3ad4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3ad6:	1dc3      	adds	r3, r0, #7
    3ad8:	f023 0307 	bic.w	r3, r3, #7
    3adc:	f103 0108 	add.w	r1, r3, #8
    3ae0:	910b      	str	r1, [sp, #44]	; 0x2c
    3ae2:	e9d3 ab00 	ldrd	sl, fp, [r3]
    3ae6:	f1ba 0f00 	cmp.w	sl, #0
    3aea:	f17b 0200 	sbcs.w	r2, fp, #0
    3aee:	f2c0 849b 	blt.w	4428 <_vfprintf_r+0x10d8>
    3af2:	ea5a 030b 	orrs.w	r3, sl, fp
    3af6:	f04f 0301 	mov.w	r3, #1
    3afa:	bf0c      	ite	eq
    3afc:	2200      	moveq	r2, #0
    3afe:	2201      	movne	r2, #1
    3b00:	e5bc      	b.n	367c <_vfprintf_r+0x32c>
    3b02:	980a      	ldr	r0, [sp, #40]	; 0x28
    3b04:	9216      	str	r2, [sp, #88]	; 0x58
    3b06:	f010 0f08 	tst.w	r0, #8
    3b0a:	f000 84ed 	beq.w	44e8 <_vfprintf_r+0x1198>
    3b0e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3b10:	1dcb      	adds	r3, r1, #7
    3b12:	f023 0307 	bic.w	r3, r3, #7
    3b16:	f103 0208 	add.w	r2, r3, #8
    3b1a:	920b      	str	r2, [sp, #44]	; 0x2c
    3b1c:	f8d3 8004 	ldr.w	r8, [r3, #4]
    3b20:	f8d3 a000 	ldr.w	sl, [r3]
    3b24:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    3b28:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    3b2c:	4650      	mov	r0, sl
    3b2e:	4641      	mov	r1, r8
    3b30:	f004 f998 	bl	7e64 <__isinfd>
    3b34:	4683      	mov	fp, r0
    3b36:	2800      	cmp	r0, #0
    3b38:	f000 8599 	beq.w	466e <_vfprintf_r+0x131e>
    3b3c:	4650      	mov	r0, sl
    3b3e:	2200      	movs	r2, #0
    3b40:	2300      	movs	r3, #0
    3b42:	4641      	mov	r1, r8
    3b44:	f004 fdc6 	bl	86d4 <__aeabi_dcmplt>
    3b48:	2800      	cmp	r0, #0
    3b4a:	f040 850b 	bne.w	4564 <_vfprintf_r+0x1214>
    3b4e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3b52:	f249 0150 	movw	r1, #36944	; 0x9050
    3b56:	f249 024c 	movw	r2, #36940	; 0x904c
    3b5a:	9816      	ldr	r0, [sp, #88]	; 0x58
    3b5c:	f2c0 0100 	movt	r1, #0
    3b60:	f2c0 0200 	movt	r2, #0
    3b64:	f04f 0c03 	mov.w	ip, #3
    3b68:	2847      	cmp	r0, #71	; 0x47
    3b6a:	bfd8      	it	le
    3b6c:	4611      	movle	r1, r2
    3b6e:	9113      	str	r1, [sp, #76]	; 0x4c
    3b70:	990a      	ldr	r1, [sp, #40]	; 0x28
    3b72:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    3b76:	f021 0180 	bic.w	r1, r1, #128	; 0x80
    3b7a:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    3b7e:	910a      	str	r1, [sp, #40]	; 0x28
    3b80:	f04f 0c00 	mov.w	ip, #0
    3b84:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    3b88:	e5b1      	b.n	36ee <_vfprintf_r+0x39e>
    3b8a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3b8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3b8e:	f043 0308 	orr.w	r3, r3, #8
    3b92:	930a      	str	r3, [sp, #40]	; 0x28
    3b94:	462b      	mov	r3, r5
    3b96:	782a      	ldrb	r2, [r5, #0]
    3b98:	910b      	str	r1, [sp, #44]	; 0x2c
    3b9a:	e484      	b.n	34a6 <_vfprintf_r+0x156>
    3b9c:	990a      	ldr	r1, [sp, #40]	; 0x28
    3b9e:	f041 0140 	orr.w	r1, r1, #64	; 0x40
    3ba2:	910a      	str	r1, [sp, #40]	; 0x28
    3ba4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3ba6:	e73c      	b.n	3a22 <_vfprintf_r+0x6d2>
    3ba8:	782a      	ldrb	r2, [r5, #0]
    3baa:	2a6c      	cmp	r2, #108	; 0x6c
    3bac:	f000 8555 	beq.w	465a <_vfprintf_r+0x130a>
    3bb0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3bb2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3bb4:	910b      	str	r1, [sp, #44]	; 0x2c
    3bb6:	f043 0310 	orr.w	r3, r3, #16
    3bba:	930a      	str	r3, [sp, #40]	; 0x28
    3bbc:	462b      	mov	r3, r5
    3bbe:	e472      	b.n	34a6 <_vfprintf_r+0x156>
    3bc0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3bc2:	f012 0f20 	tst.w	r2, #32
    3bc6:	f000 8482 	beq.w	44ce <_vfprintf_r+0x117e>
    3bca:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3bcc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    3bce:	6803      	ldr	r3, [r0, #0]
    3bd0:	4610      	mov	r0, r2
    3bd2:	ea4f 71e0 	mov.w	r1, r0, asr #31
    3bd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3bd8:	e9c3 0100 	strd	r0, r1, [r3]
    3bdc:	f102 0a04 	add.w	sl, r2, #4
    3be0:	e41e      	b.n	3420 <_vfprintf_r+0xd0>
    3be2:	9216      	str	r2, [sp, #88]	; 0x58
    3be4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3be6:	f012 0320 	ands.w	r3, r2, #32
    3bea:	f000 80ef 	beq.w	3dcc <_vfprintf_r+0xa7c>
    3bee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3bf0:	1dda      	adds	r2, r3, #7
    3bf2:	2300      	movs	r3, #0
    3bf4:	f022 0207 	bic.w	r2, r2, #7
    3bf8:	f102 0c08 	add.w	ip, r2, #8
    3bfc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3c00:	e9d2 ab00 	ldrd	sl, fp, [r2]
    3c04:	ea5a 000b 	orrs.w	r0, sl, fp
    3c08:	bf0c      	ite	eq
    3c0a:	2200      	moveq	r2, #0
    3c0c:	2201      	movne	r2, #1
    3c0e:	e531      	b.n	3674 <_vfprintf_r+0x324>
    3c10:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3c12:	2178      	movs	r1, #120	; 0x78
    3c14:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3c18:	9116      	str	r1, [sp, #88]	; 0x58
    3c1a:	6803      	ldr	r3, [r0, #0]
    3c1c:	f249 005c 	movw	r0, #36956	; 0x905c
    3c20:	f88d 1575 	strb.w	r1, [sp, #1397]	; 0x575
    3c24:	2130      	movs	r1, #48	; 0x30
    3c26:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    3c2a:	f04c 0c02 	orr.w	ip, ip, #2
    3c2e:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3c30:	1e1a      	subs	r2, r3, #0
    3c32:	bf18      	it	ne
    3c34:	2201      	movne	r2, #1
    3c36:	f2c0 0000 	movt	r0, #0
    3c3a:	469a      	mov	sl, r3
    3c3c:	f04f 0b00 	mov.w	fp, #0
    3c40:	3104      	adds	r1, #4
    3c42:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    3c46:	9019      	str	r0, [sp, #100]	; 0x64
    3c48:	2302      	movs	r3, #2
    3c4a:	910b      	str	r1, [sp, #44]	; 0x2c
    3c4c:	e512      	b.n	3674 <_vfprintf_r+0x324>
    3c4e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3c50:	9216      	str	r2, [sp, #88]	; 0x58
    3c52:	f04f 0200 	mov.w	r2, #0
    3c56:	1d18      	adds	r0, r3, #4
    3c58:	f88d 2577 	strb.w	r2, [sp, #1399]	; 0x577
    3c5c:	681b      	ldr	r3, [r3, #0]
    3c5e:	900b      	str	r0, [sp, #44]	; 0x2c
    3c60:	9313      	str	r3, [sp, #76]	; 0x4c
    3c62:	2b00      	cmp	r3, #0
    3c64:	f000 86c6 	beq.w	49f4 <_vfprintf_r+0x16a4>
    3c68:	2f00      	cmp	r7, #0
    3c6a:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3c6c:	f2c0 868f 	blt.w	498e <_vfprintf_r+0x163e>
    3c70:	2100      	movs	r1, #0
    3c72:	463a      	mov	r2, r7
    3c74:	f003 f8a4 	bl	6dc0 <memchr>
    3c78:	4603      	mov	r3, r0
    3c7a:	2800      	cmp	r0, #0
    3c7c:	f000 86f5 	beq.w	4a6a <_vfprintf_r+0x171a>
    3c80:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3c82:	1a1b      	subs	r3, r3, r0
    3c84:	9310      	str	r3, [sp, #64]	; 0x40
    3c86:	42bb      	cmp	r3, r7
    3c88:	f340 85be 	ble.w	4808 <_vfprintf_r+0x14b8>
    3c8c:	9710      	str	r7, [sp, #64]	; 0x40
    3c8e:	2100      	movs	r1, #0
    3c90:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    3c94:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    3c98:	970c      	str	r7, [sp, #48]	; 0x30
    3c9a:	9117      	str	r1, [sp, #92]	; 0x5c
    3c9c:	e527      	b.n	36ee <_vfprintf_r+0x39e>
    3c9e:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3ca2:	9216      	str	r2, [sp, #88]	; 0x58
    3ca4:	f01c 0f20 	tst.w	ip, #32
    3ca8:	d023      	beq.n	3cf2 <_vfprintf_r+0x9a2>
    3caa:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3cac:	2301      	movs	r3, #1
    3cae:	1dc2      	adds	r2, r0, #7
    3cb0:	f022 0207 	bic.w	r2, r2, #7
    3cb4:	f102 0108 	add.w	r1, r2, #8
    3cb8:	910b      	str	r1, [sp, #44]	; 0x2c
    3cba:	e9d2 ab00 	ldrd	sl, fp, [r2]
    3cbe:	ea5a 020b 	orrs.w	r2, sl, fp
    3cc2:	bf0c      	ite	eq
    3cc4:	2200      	moveq	r2, #0
    3cc6:	2201      	movne	r2, #1
    3cc8:	e4d4      	b.n	3674 <_vfprintf_r+0x324>
    3cca:	990a      	ldr	r1, [sp, #40]	; 0x28
    3ccc:	462b      	mov	r3, r5
    3cce:	f041 0120 	orr.w	r1, r1, #32
    3cd2:	910a      	str	r1, [sp, #40]	; 0x28
    3cd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
    3cd6:	782a      	ldrb	r2, [r5, #0]
    3cd8:	910b      	str	r1, [sp, #44]	; 0x2c
    3cda:	f7ff bbe4 	b.w	34a6 <_vfprintf_r+0x156>
    3cde:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3ce0:	9216      	str	r2, [sp, #88]	; 0x58
    3ce2:	f043 0310 	orr.w	r3, r3, #16
    3ce6:	930a      	str	r3, [sp, #40]	; 0x28
    3ce8:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3cec:	f01c 0f20 	tst.w	ip, #32
    3cf0:	d1db      	bne.n	3caa <_vfprintf_r+0x95a>
    3cf2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3cf4:	f013 0f10 	tst.w	r3, #16
    3cf8:	f000 83d5 	beq.w	44a6 <_vfprintf_r+0x1156>
    3cfc:	980b      	ldr	r0, [sp, #44]	; 0x2c
    3cfe:	2301      	movs	r3, #1
    3d00:	1d02      	adds	r2, r0, #4
    3d02:	920b      	str	r2, [sp, #44]	; 0x2c
    3d04:	6801      	ldr	r1, [r0, #0]
    3d06:	1e0a      	subs	r2, r1, #0
    3d08:	bf18      	it	ne
    3d0a:	2201      	movne	r2, #1
    3d0c:	468a      	mov	sl, r1
    3d0e:	f04f 0b00 	mov.w	fp, #0
    3d12:	e4af      	b.n	3674 <_vfprintf_r+0x324>
    3d14:	980a      	ldr	r0, [sp, #40]	; 0x28
    3d16:	9216      	str	r2, [sp, #88]	; 0x58
    3d18:	f249 0238 	movw	r2, #36920	; 0x9038
    3d1c:	f010 0f20 	tst.w	r0, #32
    3d20:	f2c0 0200 	movt	r2, #0
    3d24:	9219      	str	r2, [sp, #100]	; 0x64
    3d26:	f47f ac92 	bne.w	364e <_vfprintf_r+0x2fe>
    3d2a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    3d2c:	f013 0f10 	tst.w	r3, #16
    3d30:	f040 831a 	bne.w	4368 <_vfprintf_r+0x1018>
    3d34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3d36:	f012 0f40 	tst.w	r2, #64	; 0x40
    3d3a:	f000 8315 	beq.w	4368 <_vfprintf_r+0x1018>
    3d3e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3d40:	f103 0c04 	add.w	ip, r3, #4
    3d44:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3d48:	f8b3 a000 	ldrh.w	sl, [r3]
    3d4c:	46d2      	mov	sl, sl
    3d4e:	f04f 0b00 	mov.w	fp, #0
    3d52:	e485      	b.n	3660 <_vfprintf_r+0x310>
    3d54:	9216      	str	r2, [sp, #88]	; 0x58
    3d56:	f50d 61a4 	add.w	r1, sp, #1312	; 0x520
    3d5a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3d5c:	f04f 0c01 	mov.w	ip, #1
    3d60:	f04f 0000 	mov.w	r0, #0
    3d64:	3104      	adds	r1, #4
    3d66:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    3d6a:	6813      	ldr	r3, [r2, #0]
    3d6c:	3204      	adds	r2, #4
    3d6e:	f88d 0577 	strb.w	r0, [sp, #1399]	; 0x577
    3d72:	920b      	str	r2, [sp, #44]	; 0x2c
    3d74:	9113      	str	r1, [sp, #76]	; 0x4c
    3d76:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    3d7a:	f88d 3524 	strb.w	r3, [sp, #1316]	; 0x524
    3d7e:	e62f      	b.n	39e0 <_vfprintf_r+0x690>
    3d80:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    3d84:	9216      	str	r2, [sp, #88]	; 0x58
    3d86:	f01c 0f20 	tst.w	ip, #32
    3d8a:	f47f aea3 	bne.w	3ad4 <_vfprintf_r+0x784>
    3d8e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3d90:	f012 0f10 	tst.w	r2, #16
    3d94:	f040 82f1 	bne.w	437a <_vfprintf_r+0x102a>
    3d98:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3d9a:	f012 0f40 	tst.w	r2, #64	; 0x40
    3d9e:	f000 82ec 	beq.w	437a <_vfprintf_r+0x102a>
    3da2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    3da4:	f103 0c04 	add.w	ip, r3, #4
    3da8:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3dac:	f9b3 a000 	ldrsh.w	sl, [r3]
    3db0:	46d2      	mov	sl, sl
    3db2:	ea4f 7bea 	mov.w	fp, sl, asr #31
    3db6:	e696      	b.n	3ae6 <_vfprintf_r+0x796>
    3db8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3dba:	9216      	str	r2, [sp, #88]	; 0x58
    3dbc:	f041 0110 	orr.w	r1, r1, #16
    3dc0:	910a      	str	r1, [sp, #40]	; 0x28
    3dc2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    3dc4:	f012 0320 	ands.w	r3, r2, #32
    3dc8:	f47f af11 	bne.w	3bee <_vfprintf_r+0x89e>
    3dcc:	990a      	ldr	r1, [sp, #40]	; 0x28
    3dce:	f011 0210 	ands.w	r2, r1, #16
    3dd2:	f000 8354 	beq.w	447e <_vfprintf_r+0x112e>
    3dd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    3dd8:	f102 0c04 	add.w	ip, r2, #4
    3ddc:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    3de0:	6811      	ldr	r1, [r2, #0]
    3de2:	1e0a      	subs	r2, r1, #0
    3de4:	bf18      	it	ne
    3de6:	2201      	movne	r2, #1
    3de8:	468a      	mov	sl, r1
    3dea:	f04f 0b00 	mov.w	fp, #0
    3dee:	e441      	b.n	3674 <_vfprintf_r+0x324>
    3df0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    3df2:	2a65      	cmp	r2, #101	; 0x65
    3df4:	f340 8128 	ble.w	4048 <_vfprintf_r+0xcf8>
    3df8:	9812      	ldr	r0, [sp, #72]	; 0x48
    3dfa:	2200      	movs	r2, #0
    3dfc:	2300      	movs	r3, #0
    3dfe:	991b      	ldr	r1, [sp, #108]	; 0x6c
    3e00:	f004 fc5e 	bl	86c0 <__aeabi_dcmpeq>
    3e04:	2800      	cmp	r0, #0
    3e06:	f000 81be 	beq.w	4186 <_vfprintf_r+0xe36>
    3e0a:	2301      	movs	r3, #1
    3e0c:	6063      	str	r3, [r4, #4]
    3e0e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3e12:	f249 0378 	movw	r3, #36984	; 0x9078
    3e16:	f2c0 0300 	movt	r3, #0
    3e1a:	6023      	str	r3, [r4, #0]
    3e1c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3e20:	3201      	adds	r2, #1
    3e22:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3e26:	3301      	adds	r3, #1
    3e28:	2a07      	cmp	r2, #7
    3e2a:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3e2e:	bfd8      	it	le
    3e30:	f104 0308 	addle.w	r3, r4, #8
    3e34:	f300 839b 	bgt.w	456e <_vfprintf_r+0x121e>
    3e38:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    3e3c:	981a      	ldr	r0, [sp, #104]	; 0x68
    3e3e:	4282      	cmp	r2, r0
    3e40:	db04      	blt.n	3e4c <_vfprintf_r+0xafc>
    3e42:	990a      	ldr	r1, [sp, #40]	; 0x28
    3e44:	f011 0f01 	tst.w	r1, #1
    3e48:	f43f ad49 	beq.w	38de <_vfprintf_r+0x58e>
    3e4c:	2201      	movs	r2, #1
    3e4e:	605a      	str	r2, [r3, #4]
    3e50:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3e54:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3e58:	3201      	adds	r2, #1
    3e5a:	981d      	ldr	r0, [sp, #116]	; 0x74
    3e5c:	3101      	adds	r1, #1
    3e5e:	2a07      	cmp	r2, #7
    3e60:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3e64:	6018      	str	r0, [r3, #0]
    3e66:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3e6a:	f300 855f 	bgt.w	492c <_vfprintf_r+0x15dc>
    3e6e:	3308      	adds	r3, #8
    3e70:	991a      	ldr	r1, [sp, #104]	; 0x68
    3e72:	1e4f      	subs	r7, r1, #1
    3e74:	2f00      	cmp	r7, #0
    3e76:	f77f ad32 	ble.w	38de <_vfprintf_r+0x58e>
    3e7a:	2f10      	cmp	r7, #16
    3e7c:	f8df 8534 	ldr.w	r8, [pc, #1332]	; 43b4 <_vfprintf_r+0x1064>
    3e80:	f340 82ea 	ble.w	4458 <_vfprintf_r+0x1108>
    3e84:	4642      	mov	r2, r8
    3e86:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    3e8a:	46a8      	mov	r8, r5
    3e8c:	2410      	movs	r4, #16
    3e8e:	f10a 0a0c 	add.w	sl, sl, #12
    3e92:	4615      	mov	r5, r2
    3e94:	e003      	b.n	3e9e <_vfprintf_r+0xb4e>
    3e96:	3f10      	subs	r7, #16
    3e98:	2f10      	cmp	r7, #16
    3e9a:	f340 82da 	ble.w	4452 <_vfprintf_r+0x1102>
    3e9e:	605c      	str	r4, [r3, #4]
    3ea0:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3ea4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3ea8:	3201      	adds	r2, #1
    3eaa:	601d      	str	r5, [r3, #0]
    3eac:	3110      	adds	r1, #16
    3eae:	2a07      	cmp	r2, #7
    3eb0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    3eb4:	f103 0308 	add.w	r3, r3, #8
    3eb8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3ebc:	ddeb      	ble.n	3e96 <_vfprintf_r+0xb46>
    3ebe:	4648      	mov	r0, r9
    3ec0:	4631      	mov	r1, r6
    3ec2:	4652      	mov	r2, sl
    3ec4:	f7ff fa36 	bl	3334 <__sprint_r>
    3ec8:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    3ecc:	3304      	adds	r3, #4
    3ece:	2800      	cmp	r0, #0
    3ed0:	d0e1      	beq.n	3e96 <_vfprintf_r+0xb46>
    3ed2:	f7ff bb5d 	b.w	3590 <_vfprintf_r+0x240>
    3ed6:	b97b      	cbnz	r3, 3ef8 <_vfprintf_r+0xba8>
    3ed8:	990a      	ldr	r1, [sp, #40]	; 0x28
    3eda:	f011 0f01 	tst.w	r1, #1
    3ede:	d00b      	beq.n	3ef8 <_vfprintf_r+0xba8>
    3ee0:	f50d 62a4 	add.w	r2, sp, #1312	; 0x520
    3ee4:	2330      	movs	r3, #48	; 0x30
    3ee6:	3204      	adds	r2, #4
    3ee8:	f88d 354b 	strb.w	r3, [sp, #1355]	; 0x54b
    3eec:	3227      	adds	r2, #39	; 0x27
    3eee:	2301      	movs	r3, #1
    3ef0:	9213      	str	r2, [sp, #76]	; 0x4c
    3ef2:	9310      	str	r3, [sp, #64]	; 0x40
    3ef4:	f7ff bbf3 	b.w	36de <_vfprintf_r+0x38e>
    3ef8:	9818      	ldr	r0, [sp, #96]	; 0x60
    3efa:	2100      	movs	r1, #0
    3efc:	9110      	str	r1, [sp, #64]	; 0x40
    3efe:	9013      	str	r0, [sp, #76]	; 0x4c
    3f00:	f7ff bbed 	b.w	36de <_vfprintf_r+0x38e>
    3f04:	980f      	ldr	r0, [sp, #60]	; 0x3c
    3f06:	990c      	ldr	r1, [sp, #48]	; 0x30
    3f08:	1a47      	subs	r7, r0, r1
    3f0a:	2f00      	cmp	r7, #0
    3f0c:	f77f ac84 	ble.w	3818 <_vfprintf_r+0x4c8>
    3f10:	2f10      	cmp	r7, #16
    3f12:	f8df 84a0 	ldr.w	r8, [pc, #1184]	; 43b4 <_vfprintf_r+0x1064>
    3f16:	dd2e      	ble.n	3f76 <_vfprintf_r+0xc26>
    3f18:	4643      	mov	r3, r8
    3f1a:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    3f1e:	46a8      	mov	r8, r5
    3f20:	f04f 0a10 	mov.w	sl, #16
    3f24:	f10b 0b0c 	add.w	fp, fp, #12
    3f28:	461d      	mov	r5, r3
    3f2a:	e002      	b.n	3f32 <_vfprintf_r+0xbe2>
    3f2c:	3f10      	subs	r7, #16
    3f2e:	2f10      	cmp	r7, #16
    3f30:	dd1e      	ble.n	3f70 <_vfprintf_r+0xc20>
    3f32:	f8c4 a004 	str.w	sl, [r4, #4]
    3f36:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3f3a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3f3e:	3301      	adds	r3, #1
    3f40:	6025      	str	r5, [r4, #0]
    3f42:	3210      	adds	r2, #16
    3f44:	2b07      	cmp	r3, #7
    3f46:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3f4a:	f104 0408 	add.w	r4, r4, #8
    3f4e:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3f52:	ddeb      	ble.n	3f2c <_vfprintf_r+0xbdc>
    3f54:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    3f58:	4648      	mov	r0, r9
    3f5a:	4631      	mov	r1, r6
    3f5c:	465a      	mov	r2, fp
    3f5e:	3404      	adds	r4, #4
    3f60:	f7ff f9e8 	bl	3334 <__sprint_r>
    3f64:	2800      	cmp	r0, #0
    3f66:	f47f ab13 	bne.w	3590 <_vfprintf_r+0x240>
    3f6a:	3f10      	subs	r7, #16
    3f6c:	2f10      	cmp	r7, #16
    3f6e:	dce0      	bgt.n	3f32 <_vfprintf_r+0xbe2>
    3f70:	462b      	mov	r3, r5
    3f72:	4645      	mov	r5, r8
    3f74:	4698      	mov	r8, r3
    3f76:	6067      	str	r7, [r4, #4]
    3f78:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3f7c:	f8c4 8000 	str.w	r8, [r4]
    3f80:	1c5a      	adds	r2, r3, #1
    3f82:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    3f86:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3f8a:	19db      	adds	r3, r3, r7
    3f8c:	2a07      	cmp	r2, #7
    3f8e:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3f92:	f300 823a 	bgt.w	440a <_vfprintf_r+0x10ba>
    3f96:	3408      	adds	r4, #8
    3f98:	e43e      	b.n	3818 <_vfprintf_r+0x4c8>
    3f9a:	9913      	ldr	r1, [sp, #76]	; 0x4c
    3f9c:	6063      	str	r3, [r4, #4]
    3f9e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    3fa2:	6021      	str	r1, [r4, #0]
    3fa4:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3fa8:	3201      	adds	r2, #1
    3faa:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    3fae:	18cb      	adds	r3, r1, r3
    3fb0:	2a07      	cmp	r2, #7
    3fb2:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    3fb6:	f300 8549 	bgt.w	4a4c <_vfprintf_r+0x16fc>
    3fba:	3408      	adds	r4, #8
    3fbc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
    3fbe:	2301      	movs	r3, #1
    3fc0:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    3fc4:	6063      	str	r3, [r4, #4]
    3fc6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    3fca:	6022      	str	r2, [r4, #0]
    3fcc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    3fd0:	3301      	adds	r3, #1
    3fd2:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    3fd6:	3201      	adds	r2, #1
    3fd8:	2b07      	cmp	r3, #7
    3fda:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    3fde:	bfd8      	it	le
    3fe0:	f104 0308 	addle.w	r3, r4, #8
    3fe4:	f300 8523 	bgt.w	4a2e <_vfprintf_r+0x16de>
    3fe8:	9813      	ldr	r0, [sp, #76]	; 0x4c
    3fea:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    3fee:	19c7      	adds	r7, r0, r7
    3ff0:	981a      	ldr	r0, [sp, #104]	; 0x68
    3ff2:	601f      	str	r7, [r3, #0]
    3ff4:	1a81      	subs	r1, r0, r2
    3ff6:	6059      	str	r1, [r3, #4]
    3ff8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    3ffc:	1a8a      	subs	r2, r1, r2
    3ffe:	f8dd 1550 	ldr.w	r1, [sp, #1360]	; 0x550
    4002:	1812      	adds	r2, r2, r0
    4004:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4008:	3101      	adds	r1, #1
    400a:	f8cd 1550 	str.w	r1, [sp, #1360]	; 0x550
    400e:	2907      	cmp	r1, #7
    4010:	f340 8232 	ble.w	4478 <_vfprintf_r+0x1128>
    4014:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4018:	4648      	mov	r0, r9
    401a:	4631      	mov	r1, r6
    401c:	320c      	adds	r2, #12
    401e:	f7ff f989 	bl	3334 <__sprint_r>
    4022:	2800      	cmp	r0, #0
    4024:	f47f aab4 	bne.w	3590 <_vfprintf_r+0x240>
    4028:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    402c:	3304      	adds	r3, #4
    402e:	e456      	b.n	38de <_vfprintf_r+0x58e>
    4030:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4034:	4648      	mov	r0, r9
    4036:	4631      	mov	r1, r6
    4038:	320c      	adds	r2, #12
    403a:	f7ff f97b 	bl	3334 <__sprint_r>
    403e:	2800      	cmp	r0, #0
    4040:	f43f acb4 	beq.w	39ac <_vfprintf_r+0x65c>
    4044:	f7ff baa4 	b.w	3590 <_vfprintf_r+0x240>
    4048:	991a      	ldr	r1, [sp, #104]	; 0x68
    404a:	2901      	cmp	r1, #1
    404c:	dd4c      	ble.n	40e8 <_vfprintf_r+0xd98>
    404e:	2301      	movs	r3, #1
    4050:	6063      	str	r3, [r4, #4]
    4052:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4056:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    405a:	3301      	adds	r3, #1
    405c:	9813      	ldr	r0, [sp, #76]	; 0x4c
    405e:	3201      	adds	r2, #1
    4060:	2b07      	cmp	r3, #7
    4062:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4066:	6020      	str	r0, [r4, #0]
    4068:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    406c:	f300 81b2 	bgt.w	43d4 <_vfprintf_r+0x1084>
    4070:	3408      	adds	r4, #8
    4072:	2301      	movs	r3, #1
    4074:	6063      	str	r3, [r4, #4]
    4076:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    407a:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    407e:	3301      	adds	r3, #1
    4080:	991d      	ldr	r1, [sp, #116]	; 0x74
    4082:	3201      	adds	r2, #1
    4084:	2b07      	cmp	r3, #7
    4086:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    408a:	6021      	str	r1, [r4, #0]
    408c:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4090:	f300 8192 	bgt.w	43b8 <_vfprintf_r+0x1068>
    4094:	3408      	adds	r4, #8
    4096:	9812      	ldr	r0, [sp, #72]	; 0x48
    4098:	2200      	movs	r2, #0
    409a:	2300      	movs	r3, #0
    409c:	991b      	ldr	r1, [sp, #108]	; 0x6c
    409e:	f004 fb0f 	bl	86c0 <__aeabi_dcmpeq>
    40a2:	2800      	cmp	r0, #0
    40a4:	f040 811d 	bne.w	42e2 <_vfprintf_r+0xf92>
    40a8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    40aa:	9813      	ldr	r0, [sp, #76]	; 0x4c
    40ac:	1e5a      	subs	r2, r3, #1
    40ae:	6062      	str	r2, [r4, #4]
    40b0:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    40b4:	1c41      	adds	r1, r0, #1
    40b6:	6021      	str	r1, [r4, #0]
    40b8:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    40bc:	3301      	adds	r3, #1
    40be:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    40c2:	188a      	adds	r2, r1, r2
    40c4:	2b07      	cmp	r3, #7
    40c6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    40ca:	dc21      	bgt.n	4110 <_vfprintf_r+0xdc0>
    40cc:	3408      	adds	r4, #8
    40ce:	9b1c      	ldr	r3, [sp, #112]	; 0x70
    40d0:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    40d4:	981c      	ldr	r0, [sp, #112]	; 0x70
    40d6:	6022      	str	r2, [r4, #0]
    40d8:	6063      	str	r3, [r4, #4]
    40da:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    40de:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    40e2:	3301      	adds	r3, #1
    40e4:	f7ff bbf0 	b.w	38c8 <_vfprintf_r+0x578>
    40e8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    40ea:	f012 0f01 	tst.w	r2, #1
    40ee:	d1ae      	bne.n	404e <_vfprintf_r+0xcfe>
    40f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    40f2:	2301      	movs	r3, #1
    40f4:	6063      	str	r3, [r4, #4]
    40f6:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    40fa:	6022      	str	r2, [r4, #0]
    40fc:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    4100:	3301      	adds	r3, #1
    4102:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    4106:	3201      	adds	r2, #1
    4108:	2b07      	cmp	r3, #7
    410a:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    410e:	dddd      	ble.n	40cc <_vfprintf_r+0xd7c>
    4110:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4114:	4648      	mov	r0, r9
    4116:	4631      	mov	r1, r6
    4118:	320c      	adds	r2, #12
    411a:	f7ff f90b 	bl	3334 <__sprint_r>
    411e:	2800      	cmp	r0, #0
    4120:	f47f aa36 	bne.w	3590 <_vfprintf_r+0x240>
    4124:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4128:	3404      	adds	r4, #4
    412a:	e7d0      	b.n	40ce <_vfprintf_r+0xd7e>
    412c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4130:	4648      	mov	r0, r9
    4132:	4631      	mov	r1, r6
    4134:	320c      	adds	r2, #12
    4136:	f7ff f8fd 	bl	3334 <__sprint_r>
    413a:	2800      	cmp	r0, #0
    413c:	f47f aa28 	bne.w	3590 <_vfprintf_r+0x240>
    4140:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4144:	3404      	adds	r4, #4
    4146:	f7ff bbb0 	b.w	38aa <_vfprintf_r+0x55a>
    414a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    414e:	4648      	mov	r0, r9
    4150:	4631      	mov	r1, r6
    4152:	320c      	adds	r2, #12
    4154:	f7ff f8ee 	bl	3334 <__sprint_r>
    4158:	2800      	cmp	r0, #0
    415a:	f47f aa19 	bne.w	3590 <_vfprintf_r+0x240>
    415e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4162:	3404      	adds	r4, #4
    4164:	f7ff bb3c 	b.w	37e0 <_vfprintf_r+0x490>
    4168:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    416c:	4648      	mov	r0, r9
    416e:	4631      	mov	r1, r6
    4170:	320c      	adds	r2, #12
    4172:	f7ff f8df 	bl	3334 <__sprint_r>
    4176:	2800      	cmp	r0, #0
    4178:	f47f aa0a 	bne.w	3590 <_vfprintf_r+0x240>
    417c:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4180:	3404      	adds	r4, #4
    4182:	f7ff bb43 	b.w	380c <_vfprintf_r+0x4bc>
    4186:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    418a:	2b00      	cmp	r3, #0
    418c:	f340 81fd 	ble.w	458a <_vfprintf_r+0x123a>
    4190:	991a      	ldr	r1, [sp, #104]	; 0x68
    4192:	428b      	cmp	r3, r1
    4194:	f6ff af01 	blt.w	3f9a <_vfprintf_r+0xc4a>
    4198:	9a13      	ldr	r2, [sp, #76]	; 0x4c
    419a:	6061      	str	r1, [r4, #4]
    419c:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    41a0:	6022      	str	r2, [r4, #0]
    41a2:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    41a6:	3301      	adds	r3, #1
    41a8:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    41ac:	1852      	adds	r2, r2, r1
    41ae:	2b07      	cmp	r3, #7
    41b0:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    41b4:	bfd8      	it	le
    41b6:	f104 0308 	addle.w	r3, r4, #8
    41ba:	f300 8429 	bgt.w	4a10 <_vfprintf_r+0x16c0>
    41be:	f8dd 4570 	ldr.w	r4, [sp, #1392]	; 0x570
    41c2:	981a      	ldr	r0, [sp, #104]	; 0x68
    41c4:	1a24      	subs	r4, r4, r0
    41c6:	2c00      	cmp	r4, #0
    41c8:	f340 81b3 	ble.w	4532 <_vfprintf_r+0x11e2>
    41cc:	2c10      	cmp	r4, #16
    41ce:	f8df 81e4 	ldr.w	r8, [pc, #484]	; 43b4 <_vfprintf_r+0x1064>
    41d2:	f340 819d 	ble.w	4510 <_vfprintf_r+0x11c0>
    41d6:	4642      	mov	r2, r8
    41d8:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    41dc:	46a8      	mov	r8, r5
    41de:	2710      	movs	r7, #16
    41e0:	f10a 0a0c 	add.w	sl, sl, #12
    41e4:	4615      	mov	r5, r2
    41e6:	e003      	b.n	41f0 <_vfprintf_r+0xea0>
    41e8:	3c10      	subs	r4, #16
    41ea:	2c10      	cmp	r4, #16
    41ec:	f340 818d 	ble.w	450a <_vfprintf_r+0x11ba>
    41f0:	605f      	str	r7, [r3, #4]
    41f2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    41f6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    41fa:	3201      	adds	r2, #1
    41fc:	601d      	str	r5, [r3, #0]
    41fe:	3110      	adds	r1, #16
    4200:	2a07      	cmp	r2, #7
    4202:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4206:	f103 0308 	add.w	r3, r3, #8
    420a:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    420e:	ddeb      	ble.n	41e8 <_vfprintf_r+0xe98>
    4210:	4648      	mov	r0, r9
    4212:	4631      	mov	r1, r6
    4214:	4652      	mov	r2, sl
    4216:	f7ff f88d 	bl	3334 <__sprint_r>
    421a:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    421e:	3304      	adds	r3, #4
    4220:	2800      	cmp	r0, #0
    4222:	d0e1      	beq.n	41e8 <_vfprintf_r+0xe98>
    4224:	f7ff b9b4 	b.w	3590 <_vfprintf_r+0x240>
    4228:	9a18      	ldr	r2, [sp, #96]	; 0x60
    422a:	9819      	ldr	r0, [sp, #100]	; 0x64
    422c:	4613      	mov	r3, r2
    422e:	9213      	str	r2, [sp, #76]	; 0x4c
    4230:	f00a 020f 	and.w	r2, sl, #15
    4234:	ea4f 111a 	mov.w	r1, sl, lsr #4
    4238:	ea41 710b 	orr.w	r1, r1, fp, lsl #28
    423c:	ea4f 1c1b 	mov.w	ip, fp, lsr #4
    4240:	5c82      	ldrb	r2, [r0, r2]
    4242:	468a      	mov	sl, r1
    4244:	46e3      	mov	fp, ip
    4246:	ea5a 0c0b 	orrs.w	ip, sl, fp
    424a:	f803 2d01 	strb.w	r2, [r3, #-1]!
    424e:	d1ef      	bne.n	4230 <_vfprintf_r+0xee0>
    4250:	9818      	ldr	r0, [sp, #96]	; 0x60
    4252:	9313      	str	r3, [sp, #76]	; 0x4c
    4254:	1ac0      	subs	r0, r0, r3
    4256:	9010      	str	r0, [sp, #64]	; 0x40
    4258:	f7ff ba41 	b.w	36de <_vfprintf_r+0x38e>
    425c:	2209      	movs	r2, #9
    425e:	2300      	movs	r3, #0
    4260:	4552      	cmp	r2, sl
    4262:	eb73 000b 	sbcs.w	r0, r3, fp
    4266:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
    426a:	d21f      	bcs.n	42ac <_vfprintf_r+0xf5c>
    426c:	4623      	mov	r3, r4
    426e:	4644      	mov	r4, r8
    4270:	46b8      	mov	r8, r7
    4272:	461f      	mov	r7, r3
    4274:	4650      	mov	r0, sl
    4276:	4659      	mov	r1, fp
    4278:	220a      	movs	r2, #10
    427a:	2300      	movs	r3, #0
    427c:	f004 fa7a 	bl	8774 <__aeabi_uldivmod>
    4280:	2300      	movs	r3, #0
    4282:	4650      	mov	r0, sl
    4284:	4659      	mov	r1, fp
    4286:	f102 0c30 	add.w	ip, r2, #48	; 0x30
    428a:	220a      	movs	r2, #10
    428c:	f804 cd01 	strb.w	ip, [r4, #-1]!
    4290:	f004 fa70 	bl	8774 <__aeabi_uldivmod>
    4294:	2209      	movs	r2, #9
    4296:	2300      	movs	r3, #0
    4298:	4682      	mov	sl, r0
    429a:	468b      	mov	fp, r1
    429c:	4552      	cmp	r2, sl
    429e:	eb73 030b 	sbcs.w	r3, r3, fp
    42a2:	d3e7      	bcc.n	4274 <_vfprintf_r+0xf24>
    42a4:	463b      	mov	r3, r7
    42a6:	4647      	mov	r7, r8
    42a8:	46a0      	mov	r8, r4
    42aa:	461c      	mov	r4, r3
    42ac:	f108 30ff 	add.w	r0, r8, #4294967295
    42b0:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
    42b4:	9013      	str	r0, [sp, #76]	; 0x4c
    42b6:	f808 ac01 	strb.w	sl, [r8, #-1]
    42ba:	9918      	ldr	r1, [sp, #96]	; 0x60
    42bc:	1a09      	subs	r1, r1, r0
    42be:	9110      	str	r1, [sp, #64]	; 0x40
    42c0:	f7ff ba0d 	b.w	36de <_vfprintf_r+0x38e>
    42c4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    42c8:	4648      	mov	r0, r9
    42ca:	4631      	mov	r1, r6
    42cc:	320c      	adds	r2, #12
    42ce:	f7ff f831 	bl	3334 <__sprint_r>
    42d2:	2800      	cmp	r0, #0
    42d4:	f47f a95c 	bne.w	3590 <_vfprintf_r+0x240>
    42d8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    42dc:	3404      	adds	r4, #4
    42de:	f7ff ba68 	b.w	37b2 <_vfprintf_r+0x462>
    42e2:	991a      	ldr	r1, [sp, #104]	; 0x68
    42e4:	1e4f      	subs	r7, r1, #1
    42e6:	2f00      	cmp	r7, #0
    42e8:	f77f aef1 	ble.w	40ce <_vfprintf_r+0xd7e>
    42ec:	2f10      	cmp	r7, #16
    42ee:	f8df 80c4 	ldr.w	r8, [pc, #196]	; 43b4 <_vfprintf_r+0x1064>
    42f2:	dd4e      	ble.n	4392 <_vfprintf_r+0x1042>
    42f4:	4643      	mov	r3, r8
    42f6:	f50d 6ba8 	add.w	fp, sp, #1344	; 0x540
    42fa:	46a8      	mov	r8, r5
    42fc:	f04f 0a10 	mov.w	sl, #16
    4300:	f10b 0b0c 	add.w	fp, fp, #12
    4304:	461d      	mov	r5, r3
    4306:	e002      	b.n	430e <_vfprintf_r+0xfbe>
    4308:	3f10      	subs	r7, #16
    430a:	2f10      	cmp	r7, #16
    430c:	dd3e      	ble.n	438c <_vfprintf_r+0x103c>
    430e:	f8c4 a004 	str.w	sl, [r4, #4]
    4312:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4316:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    431a:	3301      	adds	r3, #1
    431c:	6025      	str	r5, [r4, #0]
    431e:	3210      	adds	r2, #16
    4320:	2b07      	cmp	r3, #7
    4322:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    4326:	f104 0408 	add.w	r4, r4, #8
    432a:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    432e:	ddeb      	ble.n	4308 <_vfprintf_r+0xfb8>
    4330:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4334:	4648      	mov	r0, r9
    4336:	4631      	mov	r1, r6
    4338:	465a      	mov	r2, fp
    433a:	3404      	adds	r4, #4
    433c:	f7fe fffa 	bl	3334 <__sprint_r>
    4340:	2800      	cmp	r0, #0
    4342:	d0e1      	beq.n	4308 <_vfprintf_r+0xfb8>
    4344:	f7ff b924 	b.w	3590 <_vfprintf_r+0x240>
    4348:	9816      	ldr	r0, [sp, #88]	; 0x58
    434a:	2130      	movs	r1, #48	; 0x30
    434c:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    4350:	2201      	movs	r2, #1
    4352:	2302      	movs	r3, #2
    4354:	f88d 1574 	strb.w	r1, [sp, #1396]	; 0x574
    4358:	f04c 0c02 	orr.w	ip, ip, #2
    435c:	f88d 0575 	strb.w	r0, [sp, #1397]	; 0x575
    4360:	f8cd c028 	str.w	ip, [sp, #40]	; 0x28
    4364:	f7ff b986 	b.w	3674 <_vfprintf_r+0x324>
    4368:	980b      	ldr	r0, [sp, #44]	; 0x2c
    436a:	1d01      	adds	r1, r0, #4
    436c:	6803      	ldr	r3, [r0, #0]
    436e:	910b      	str	r1, [sp, #44]	; 0x2c
    4370:	469a      	mov	sl, r3
    4372:	f04f 0b00 	mov.w	fp, #0
    4376:	f7ff b973 	b.w	3660 <_vfprintf_r+0x310>
    437a:	980b      	ldr	r0, [sp, #44]	; 0x2c
    437c:	1d01      	adds	r1, r0, #4
    437e:	6803      	ldr	r3, [r0, #0]
    4380:	910b      	str	r1, [sp, #44]	; 0x2c
    4382:	469a      	mov	sl, r3
    4384:	ea4f 7bea 	mov.w	fp, sl, asr #31
    4388:	f7ff bbad 	b.w	3ae6 <_vfprintf_r+0x796>
    438c:	462b      	mov	r3, r5
    438e:	4645      	mov	r5, r8
    4390:	4698      	mov	r8, r3
    4392:	6067      	str	r7, [r4, #4]
    4394:	f8dd 3550 	ldr.w	r3, [sp, #1360]	; 0x550
    4398:	f8dd 2554 	ldr.w	r2, [sp, #1364]	; 0x554
    439c:	3301      	adds	r3, #1
    439e:	f8c4 8000 	str.w	r8, [r4]
    43a2:	19d2      	adds	r2, r2, r7
    43a4:	2b07      	cmp	r3, #7
    43a6:	f8cd 2554 	str.w	r2, [sp, #1364]	; 0x554
    43aa:	f8cd 3550 	str.w	r3, [sp, #1360]	; 0x550
    43ae:	f77f ae8d 	ble.w	40cc <_vfprintf_r+0xd7c>
    43b2:	e6ad      	b.n	4110 <_vfprintf_r+0xdc0>
    43b4:	00009028 	.word	0x00009028
    43b8:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    43bc:	4648      	mov	r0, r9
    43be:	4631      	mov	r1, r6
    43c0:	320c      	adds	r2, #12
    43c2:	f7fe ffb7 	bl	3334 <__sprint_r>
    43c6:	2800      	cmp	r0, #0
    43c8:	f47f a8e2 	bne.w	3590 <_vfprintf_r+0x240>
    43cc:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    43d0:	3404      	adds	r4, #4
    43d2:	e660      	b.n	4096 <_vfprintf_r+0xd46>
    43d4:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    43d8:	4648      	mov	r0, r9
    43da:	4631      	mov	r1, r6
    43dc:	320c      	adds	r2, #12
    43de:	f7fe ffa9 	bl	3334 <__sprint_r>
    43e2:	2800      	cmp	r0, #0
    43e4:	f47f a8d4 	bne.w	3590 <_vfprintf_r+0x240>
    43e8:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    43ec:	3404      	adds	r4, #4
    43ee:	e640      	b.n	4072 <_vfprintf_r+0xd22>
    43f0:	2830      	cmp	r0, #48	; 0x30
    43f2:	f000 82ec 	beq.w	49ce <_vfprintf_r+0x167e>
    43f6:	9813      	ldr	r0, [sp, #76]	; 0x4c
    43f8:	2330      	movs	r3, #48	; 0x30
    43fa:	f800 3d01 	strb.w	r3, [r0, #-1]!
    43fe:	9918      	ldr	r1, [sp, #96]	; 0x60
    4400:	9013      	str	r0, [sp, #76]	; 0x4c
    4402:	1a09      	subs	r1, r1, r0
    4404:	9110      	str	r1, [sp, #64]	; 0x40
    4406:	f7ff b96a 	b.w	36de <_vfprintf_r+0x38e>
    440a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    440e:	4648      	mov	r0, r9
    4410:	4631      	mov	r1, r6
    4412:	320c      	adds	r2, #12
    4414:	f7fe ff8e 	bl	3334 <__sprint_r>
    4418:	2800      	cmp	r0, #0
    441a:	f47f a8b9 	bne.w	3590 <_vfprintf_r+0x240>
    441e:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4422:	3404      	adds	r4, #4
    4424:	f7ff b9f8 	b.w	3818 <_vfprintf_r+0x4c8>
    4428:	f1da 0a00 	rsbs	sl, sl, #0
    442c:	eb6b 0b4b 	sbc.w	fp, fp, fp, lsl #1
    4430:	232d      	movs	r3, #45	; 0x2d
    4432:	ea5a 0c0b 	orrs.w	ip, sl, fp
    4436:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    443a:	bf0c      	ite	eq
    443c:	2200      	moveq	r2, #0
    443e:	2201      	movne	r2, #1
    4440:	2301      	movs	r3, #1
    4442:	f7ff b91b 	b.w	367c <_vfprintf_r+0x32c>
    4446:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4448:	462b      	mov	r3, r5
    444a:	782a      	ldrb	r2, [r5, #0]
    444c:	910b      	str	r1, [sp, #44]	; 0x2c
    444e:	f7ff b82a 	b.w	34a6 <_vfprintf_r+0x156>
    4452:	462a      	mov	r2, r5
    4454:	4645      	mov	r5, r8
    4456:	4690      	mov	r8, r2
    4458:	605f      	str	r7, [r3, #4]
    445a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    445e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4462:	3201      	adds	r2, #1
    4464:	f8c3 8000 	str.w	r8, [r3]
    4468:	19c9      	adds	r1, r1, r7
    446a:	2a07      	cmp	r2, #7
    446c:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4470:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4474:	f73f adce 	bgt.w	4014 <_vfprintf_r+0xcc4>
    4478:	3308      	adds	r3, #8
    447a:	f7ff ba30 	b.w	38de <_vfprintf_r+0x58e>
    447e:	980a      	ldr	r0, [sp, #40]	; 0x28
    4480:	f010 0340 	ands.w	r3, r0, #64	; 0x40
    4484:	f000 81ed 	beq.w	4862 <_vfprintf_r+0x1512>
    4488:	990b      	ldr	r1, [sp, #44]	; 0x2c
    448a:	4613      	mov	r3, r2
    448c:	1d0a      	adds	r2, r1, #4
    448e:	920b      	str	r2, [sp, #44]	; 0x2c
    4490:	f8b1 a000 	ldrh.w	sl, [r1]
    4494:	f1ba 0200 	subs.w	r2, sl, #0
    4498:	bf18      	it	ne
    449a:	2201      	movne	r2, #1
    449c:	46d2      	mov	sl, sl
    449e:	f04f 0b00 	mov.w	fp, #0
    44a2:	f7ff b8e7 	b.w	3674 <_vfprintf_r+0x324>
    44a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    44a8:	f013 0f40 	tst.w	r3, #64	; 0x40
    44ac:	f000 81cc 	beq.w	4848 <_vfprintf_r+0x14f8>
    44b0:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44b2:	2301      	movs	r3, #1
    44b4:	1d01      	adds	r1, r0, #4
    44b6:	910b      	str	r1, [sp, #44]	; 0x2c
    44b8:	f8b0 a000 	ldrh.w	sl, [r0]
    44bc:	f1ba 0200 	subs.w	r2, sl, #0
    44c0:	bf18      	it	ne
    44c2:	2201      	movne	r2, #1
    44c4:	46d2      	mov	sl, sl
    44c6:	f04f 0b00 	mov.w	fp, #0
    44ca:	f7ff b8d3 	b.w	3674 <_vfprintf_r+0x324>
    44ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    44d0:	f013 0f10 	tst.w	r3, #16
    44d4:	f000 81a4 	beq.w	4820 <_vfprintf_r+0x14d0>
    44d8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44da:	9911      	ldr	r1, [sp, #68]	; 0x44
    44dc:	f100 0a04 	add.w	sl, r0, #4
    44e0:	6803      	ldr	r3, [r0, #0]
    44e2:	6019      	str	r1, [r3, #0]
    44e4:	f7fe bf9c 	b.w	3420 <_vfprintf_r+0xd0>
    44e8:	980b      	ldr	r0, [sp, #44]	; 0x2c
    44ea:	1dc3      	adds	r3, r0, #7
    44ec:	f023 0307 	bic.w	r3, r3, #7
    44f0:	f103 0108 	add.w	r1, r3, #8
    44f4:	910b      	str	r1, [sp, #44]	; 0x2c
    44f6:	f8d3 8004 	ldr.w	r8, [r3, #4]
    44fa:	f8d3 a000 	ldr.w	sl, [r3]
    44fe:	f8cd 806c 	str.w	r8, [sp, #108]	; 0x6c
    4502:	f8cd a048 	str.w	sl, [sp, #72]	; 0x48
    4506:	f7ff bb11 	b.w	3b2c <_vfprintf_r+0x7dc>
    450a:	462a      	mov	r2, r5
    450c:	4645      	mov	r5, r8
    450e:	4690      	mov	r8, r2
    4510:	605c      	str	r4, [r3, #4]
    4512:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4516:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    451a:	3201      	adds	r2, #1
    451c:	f8c3 8000 	str.w	r8, [r3]
    4520:	1909      	adds	r1, r1, r4
    4522:	2a07      	cmp	r2, #7
    4524:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4528:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    452c:	f300 82ea 	bgt.w	4b04 <_vfprintf_r+0x17b4>
    4530:	3308      	adds	r3, #8
    4532:	990a      	ldr	r1, [sp, #40]	; 0x28
    4534:	f011 0f01 	tst.w	r1, #1
    4538:	f43f a9d1 	beq.w	38de <_vfprintf_r+0x58e>
    453c:	2201      	movs	r2, #1
    453e:	605a      	str	r2, [r3, #4]
    4540:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4544:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4548:	3201      	adds	r2, #1
    454a:	981d      	ldr	r0, [sp, #116]	; 0x74
    454c:	3101      	adds	r1, #1
    454e:	2a07      	cmp	r2, #7
    4550:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4554:	6018      	str	r0, [r3, #0]
    4556:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    455a:	f73f ad5b 	bgt.w	4014 <_vfprintf_r+0xcc4>
    455e:	3308      	adds	r3, #8
    4560:	f7ff b9bd 	b.w	38de <_vfprintf_r+0x58e>
    4564:	232d      	movs	r3, #45	; 0x2d
    4566:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    456a:	f7ff baf2 	b.w	3b52 <_vfprintf_r+0x802>
    456e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4572:	4648      	mov	r0, r9
    4574:	4631      	mov	r1, r6
    4576:	320c      	adds	r2, #12
    4578:	f7fe fedc 	bl	3334 <__sprint_r>
    457c:	2800      	cmp	r0, #0
    457e:	f47f a807 	bne.w	3590 <_vfprintf_r+0x240>
    4582:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4586:	3304      	adds	r3, #4
    4588:	e456      	b.n	3e38 <_vfprintf_r+0xae8>
    458a:	2301      	movs	r3, #1
    458c:	6063      	str	r3, [r4, #4]
    458e:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4592:	f249 0378 	movw	r3, #36984	; 0x9078
    4596:	f2c0 0300 	movt	r3, #0
    459a:	6023      	str	r3, [r4, #0]
    459c:	f8dd 3554 	ldr.w	r3, [sp, #1364]	; 0x554
    45a0:	3201      	adds	r2, #1
    45a2:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    45a6:	3301      	adds	r3, #1
    45a8:	2a07      	cmp	r2, #7
    45aa:	f8cd 3554 	str.w	r3, [sp, #1364]	; 0x554
    45ae:	bfd8      	it	le
    45b0:	f104 0308 	addle.w	r3, r4, #8
    45b4:	f300 8187 	bgt.w	48c6 <_vfprintf_r+0x1576>
    45b8:	f8dd 2570 	ldr.w	r2, [sp, #1392]	; 0x570
    45bc:	b93a      	cbnz	r2, 45ce <_vfprintf_r+0x127e>
    45be:	9a1a      	ldr	r2, [sp, #104]	; 0x68
    45c0:	b92a      	cbnz	r2, 45ce <_vfprintf_r+0x127e>
    45c2:	f8dd c028 	ldr.w	ip, [sp, #40]	; 0x28
    45c6:	f01c 0f01 	tst.w	ip, #1
    45ca:	f43f a988 	beq.w	38de <_vfprintf_r+0x58e>
    45ce:	2201      	movs	r2, #1
    45d0:	605a      	str	r2, [r3, #4]
    45d2:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    45d6:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    45da:	3201      	adds	r2, #1
    45dc:	981d      	ldr	r0, [sp, #116]	; 0x74
    45de:	3101      	adds	r1, #1
    45e0:	2a07      	cmp	r2, #7
    45e2:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    45e6:	6018      	str	r0, [r3, #0]
    45e8:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    45ec:	f300 8179 	bgt.w	48e2 <_vfprintf_r+0x1592>
    45f0:	3308      	adds	r3, #8
    45f2:	f8dd 7570 	ldr.w	r7, [sp, #1392]	; 0x570
    45f6:	427f      	negs	r7, r7
    45f8:	2f00      	cmp	r7, #0
    45fa:	f340 81b3 	ble.w	4964 <_vfprintf_r+0x1614>
    45fe:	2f10      	cmp	r7, #16
    4600:	f8df 8650 	ldr.w	r8, [pc, #1616]	; 4c54 <_vfprintf_r+0x1904>
    4604:	f340 81d2 	ble.w	49ac <_vfprintf_r+0x165c>
    4608:	4642      	mov	r2, r8
    460a:	f50d 6aa8 	add.w	sl, sp, #1344	; 0x540
    460e:	46a8      	mov	r8, r5
    4610:	2410      	movs	r4, #16
    4612:	f10a 0a0c 	add.w	sl, sl, #12
    4616:	4615      	mov	r5, r2
    4618:	e003      	b.n	4622 <_vfprintf_r+0x12d2>
    461a:	3f10      	subs	r7, #16
    461c:	2f10      	cmp	r7, #16
    461e:	f340 81c2 	ble.w	49a6 <_vfprintf_r+0x1656>
    4622:	605c      	str	r4, [r3, #4]
    4624:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    4628:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    462c:	3201      	adds	r2, #1
    462e:	601d      	str	r5, [r3, #0]
    4630:	3110      	adds	r1, #16
    4632:	2a07      	cmp	r2, #7
    4634:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4638:	f103 0308 	add.w	r3, r3, #8
    463c:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    4640:	ddeb      	ble.n	461a <_vfprintf_r+0x12ca>
    4642:	4648      	mov	r0, r9
    4644:	4631      	mov	r1, r6
    4646:	4652      	mov	r2, sl
    4648:	f7fe fe74 	bl	3334 <__sprint_r>
    464c:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4650:	3304      	adds	r3, #4
    4652:	2800      	cmp	r0, #0
    4654:	d0e1      	beq.n	461a <_vfprintf_r+0x12ca>
    4656:	f7fe bf9b 	b.w	3590 <_vfprintf_r+0x240>
    465a:	990b      	ldr	r1, [sp, #44]	; 0x2c
    465c:	1c6b      	adds	r3, r5, #1
    465e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4660:	f042 0220 	orr.w	r2, r2, #32
    4664:	920a      	str	r2, [sp, #40]	; 0x28
    4666:	786a      	ldrb	r2, [r5, #1]
    4668:	910b      	str	r1, [sp, #44]	; 0x2c
    466a:	f7fe bf1c 	b.w	34a6 <_vfprintf_r+0x156>
    466e:	4650      	mov	r0, sl
    4670:	4641      	mov	r1, r8
    4672:	f003 fc09 	bl	7e88 <__isnand>
    4676:	2800      	cmp	r0, #0
    4678:	f040 80ff 	bne.w	487a <_vfprintf_r+0x152a>
    467c:	f1b7 3fff 	cmp.w	r7, #4294967295
    4680:	f000 8251 	beq.w	4b26 <_vfprintf_r+0x17d6>
    4684:	9816      	ldr	r0, [sp, #88]	; 0x58
    4686:	2867      	cmp	r0, #103	; 0x67
    4688:	bf14      	ite	ne
    468a:	2300      	movne	r3, #0
    468c:	2301      	moveq	r3, #1
    468e:	2847      	cmp	r0, #71	; 0x47
    4690:	bf08      	it	eq
    4692:	f043 0301 	orreq.w	r3, r3, #1
    4696:	b113      	cbz	r3, 469e <_vfprintf_r+0x134e>
    4698:	2f00      	cmp	r7, #0
    469a:	bf08      	it	eq
    469c:	2701      	moveq	r7, #1
    469e:	f50d 60ab 	add.w	r0, sp, #1368	; 0x558
    46a2:	4643      	mov	r3, r8
    46a4:	4652      	mov	r2, sl
    46a6:	990a      	ldr	r1, [sp, #40]	; 0x28
    46a8:	e9c0 2300 	strd	r2, r3, [r0]
    46ac:	f8dd 355c 	ldr.w	r3, [sp, #1372]	; 0x55c
    46b0:	f441 7180 	orr.w	r1, r1, #256	; 0x100
    46b4:	910a      	str	r1, [sp, #40]	; 0x28
    46b6:	2b00      	cmp	r3, #0
    46b8:	f2c0 8264 	blt.w	4b84 <_vfprintf_r+0x1834>
    46bc:	2100      	movs	r1, #0
    46be:	9117      	str	r1, [sp, #92]	; 0x5c
    46c0:	9816      	ldr	r0, [sp, #88]	; 0x58
    46c2:	2866      	cmp	r0, #102	; 0x66
    46c4:	bf14      	ite	ne
    46c6:	2300      	movne	r3, #0
    46c8:	2301      	moveq	r3, #1
    46ca:	2846      	cmp	r0, #70	; 0x46
    46cc:	bf08      	it	eq
    46ce:	f043 0301 	orreq.w	r3, r3, #1
    46d2:	9310      	str	r3, [sp, #64]	; 0x40
    46d4:	2b00      	cmp	r3, #0
    46d6:	f000 81d1 	beq.w	4a7c <_vfprintf_r+0x172c>
    46da:	46bc      	mov	ip, r7
    46dc:	2303      	movs	r3, #3
    46de:	f8cd a030 	str.w	sl, [sp, #48]	; 0x30
    46e2:	f50d 61ae 	add.w	r1, sp, #1392	; 0x570
    46e6:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
    46ea:	4648      	mov	r0, r9
    46ec:	9300      	str	r3, [sp, #0]
    46ee:	9102      	str	r1, [sp, #8]
    46f0:	f50d 61ac 	add.w	r1, sp, #1376	; 0x560
    46f4:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    46f8:	310c      	adds	r1, #12
    46fa:	f8cd c004 	str.w	ip, [sp, #4]
    46fe:	9103      	str	r1, [sp, #12]
    4700:	f50d 61ad 	add.w	r1, sp, #1384	; 0x568
    4704:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    4708:	9104      	str	r1, [sp, #16]
    470a:	f000 fbc5 	bl	4e98 <_dtoa_r>
    470e:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4710:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    4714:	f1b2 0367 	subs.w	r3, r2, #103	; 0x67
    4718:	bf18      	it	ne
    471a:	2301      	movne	r3, #1
    471c:	2a47      	cmp	r2, #71	; 0x47
    471e:	bf0c      	ite	eq
    4720:	2300      	moveq	r3, #0
    4722:	f003 0301 	andne.w	r3, r3, #1
    4726:	9013      	str	r0, [sp, #76]	; 0x4c
    4728:	b933      	cbnz	r3, 4738 <_vfprintf_r+0x13e8>
    472a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    472c:	f013 0f01 	tst.w	r3, #1
    4730:	bf08      	it	eq
    4732:	f8dd b568 	ldreq.w	fp, [sp, #1384]	; 0x568
    4736:	d016      	beq.n	4766 <_vfprintf_r+0x1416>
    4738:	9813      	ldr	r0, [sp, #76]	; 0x4c
    473a:	9910      	ldr	r1, [sp, #64]	; 0x40
    473c:	eb00 0b0c 	add.w	fp, r0, ip
    4740:	b131      	cbz	r1, 4750 <_vfprintf_r+0x1400>
    4742:	7803      	ldrb	r3, [r0, #0]
    4744:	2b30      	cmp	r3, #48	; 0x30
    4746:	f000 80da 	beq.w	48fe <_vfprintf_r+0x15ae>
    474a:	f8dd 3570 	ldr.w	r3, [sp, #1392]	; 0x570
    474e:	449b      	add	fp, r3
    4750:	4650      	mov	r0, sl
    4752:	2200      	movs	r2, #0
    4754:	2300      	movs	r3, #0
    4756:	4641      	mov	r1, r8
    4758:	f003 ffb2 	bl	86c0 <__aeabi_dcmpeq>
    475c:	2800      	cmp	r0, #0
    475e:	f000 81c2 	beq.w	4ae6 <_vfprintf_r+0x1796>
    4762:	f8cd b568 	str.w	fp, [sp, #1384]	; 0x568
    4766:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4768:	9813      	ldr	r0, [sp, #76]	; 0x4c
    476a:	2a67      	cmp	r2, #103	; 0x67
    476c:	bf14      	ite	ne
    476e:	2300      	movne	r3, #0
    4770:	2301      	moveq	r3, #1
    4772:	2a47      	cmp	r2, #71	; 0x47
    4774:	bf08      	it	eq
    4776:	f043 0301 	orreq.w	r3, r3, #1
    477a:	ebc0 000b 	rsb	r0, r0, fp
    477e:	901a      	str	r0, [sp, #104]	; 0x68
    4780:	2b00      	cmp	r3, #0
    4782:	f000 818a 	beq.w	4a9a <_vfprintf_r+0x174a>
    4786:	f8dd 1570 	ldr.w	r1, [sp, #1392]	; 0x570
    478a:	f111 0f03 	cmn.w	r1, #3
    478e:	9110      	str	r1, [sp, #64]	; 0x40
    4790:	db02      	blt.n	4798 <_vfprintf_r+0x1448>
    4792:	428f      	cmp	r7, r1
    4794:	f280 818c 	bge.w	4ab0 <_vfprintf_r+0x1760>
    4798:	9a16      	ldr	r2, [sp, #88]	; 0x58
    479a:	3a02      	subs	r2, #2
    479c:	9216      	str	r2, [sp, #88]	; 0x58
    479e:	9910      	ldr	r1, [sp, #64]	; 0x40
    47a0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    47a2:	1e4b      	subs	r3, r1, #1
    47a4:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    47a8:	2b00      	cmp	r3, #0
    47aa:	f88d 2560 	strb.w	r2, [sp, #1376]	; 0x560
    47ae:	f2c0 8234 	blt.w	4c1a <_vfprintf_r+0x18ca>
    47b2:	222b      	movs	r2, #43	; 0x2b
    47b4:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    47b8:	2b09      	cmp	r3, #9
    47ba:	f300 81b6 	bgt.w	4b2a <_vfprintf_r+0x17da>
    47be:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    47c2:	3330      	adds	r3, #48	; 0x30
    47c4:	3204      	adds	r2, #4
    47c6:	f88d 3563 	strb.w	r3, [sp, #1379]	; 0x563
    47ca:	2330      	movs	r3, #48	; 0x30
    47cc:	f88d 3562 	strb.w	r3, [sp, #1378]	; 0x562
    47d0:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    47d4:	981a      	ldr	r0, [sp, #104]	; 0x68
    47d6:	991a      	ldr	r1, [sp, #104]	; 0x68
    47d8:	1ad3      	subs	r3, r2, r3
    47da:	1818      	adds	r0, r3, r0
    47dc:	931c      	str	r3, [sp, #112]	; 0x70
    47de:	2901      	cmp	r1, #1
    47e0:	9010      	str	r0, [sp, #64]	; 0x40
    47e2:	f340 8210 	ble.w	4c06 <_vfprintf_r+0x18b6>
    47e6:	9810      	ldr	r0, [sp, #64]	; 0x40
    47e8:	3001      	adds	r0, #1
    47ea:	9010      	str	r0, [sp, #64]	; 0x40
    47ec:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
    47f0:	910c      	str	r1, [sp, #48]	; 0x30
    47f2:	9817      	ldr	r0, [sp, #92]	; 0x5c
    47f4:	2800      	cmp	r0, #0
    47f6:	f000 816e 	beq.w	4ad6 <_vfprintf_r+0x1786>
    47fa:	232d      	movs	r3, #45	; 0x2d
    47fc:	2100      	movs	r1, #0
    47fe:	f88d 3577 	strb.w	r3, [sp, #1399]	; 0x577
    4802:	9117      	str	r1, [sp, #92]	; 0x5c
    4804:	f7fe bf74 	b.w	36f0 <_vfprintf_r+0x3a0>
    4808:	9a10      	ldr	r2, [sp, #64]	; 0x40
    480a:	f04f 0c00 	mov.w	ip, #0
    480e:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4812:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
    4816:	f8cd c05c 	str.w	ip, [sp, #92]	; 0x5c
    481a:	920c      	str	r2, [sp, #48]	; 0x30
    481c:	f7fe bf67 	b.w	36ee <_vfprintf_r+0x39e>
    4820:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4822:	f012 0f40 	tst.w	r2, #64	; 0x40
    4826:	bf17      	itett	ne
    4828:	980b      	ldrne	r0, [sp, #44]	; 0x2c
    482a:	9a0b      	ldreq	r2, [sp, #44]	; 0x2c
    482c:	9911      	ldrne	r1, [sp, #68]	; 0x44
    482e:	f100 0a04 	addne.w	sl, r0, #4
    4832:	bf11      	iteee	ne
    4834:	6803      	ldrne	r3, [r0, #0]
    4836:	f102 0a04 	addeq.w	sl, r2, #4
    483a:	6813      	ldreq	r3, [r2, #0]
    483c:	9811      	ldreq	r0, [sp, #68]	; 0x44
    483e:	bf14      	ite	ne
    4840:	8019      	strhne	r1, [r3, #0]
    4842:	6018      	streq	r0, [r3, #0]
    4844:	f7fe bdec 	b.w	3420 <_vfprintf_r+0xd0>
    4848:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    484a:	1d13      	adds	r3, r2, #4
    484c:	930b      	str	r3, [sp, #44]	; 0x2c
    484e:	6811      	ldr	r1, [r2, #0]
    4850:	2301      	movs	r3, #1
    4852:	1e0a      	subs	r2, r1, #0
    4854:	bf18      	it	ne
    4856:	2201      	movne	r2, #1
    4858:	468a      	mov	sl, r1
    485a:	f04f 0b00 	mov.w	fp, #0
    485e:	f7fe bf09 	b.w	3674 <_vfprintf_r+0x324>
    4862:	980b      	ldr	r0, [sp, #44]	; 0x2c
    4864:	1d02      	adds	r2, r0, #4
    4866:	920b      	str	r2, [sp, #44]	; 0x2c
    4868:	6801      	ldr	r1, [r0, #0]
    486a:	1e0a      	subs	r2, r1, #0
    486c:	bf18      	it	ne
    486e:	2201      	movne	r2, #1
    4870:	468a      	mov	sl, r1
    4872:	f04f 0b00 	mov.w	fp, #0
    4876:	f7fe befd 	b.w	3674 <_vfprintf_r+0x324>
    487a:	f249 0258 	movw	r2, #36952	; 0x9058
    487e:	f249 0354 	movw	r3, #36948	; 0x9054
    4882:	9916      	ldr	r1, [sp, #88]	; 0x58
    4884:	f2c0 0300 	movt	r3, #0
    4888:	f2c0 0200 	movt	r2, #0
    488c:	2003      	movs	r0, #3
    488e:	2947      	cmp	r1, #71	; 0x47
    4890:	bfd8      	it	le
    4892:	461a      	movle	r2, r3
    4894:	9213      	str	r2, [sp, #76]	; 0x4c
    4896:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4898:	900c      	str	r0, [sp, #48]	; 0x30
    489a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
    489e:	f8cd b05c 	str.w	fp, [sp, #92]	; 0x5c
    48a2:	920a      	str	r2, [sp, #40]	; 0x28
    48a4:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    48a8:	9010      	str	r0, [sp, #64]	; 0x40
    48aa:	f7fe bf20 	b.w	36ee <_vfprintf_r+0x39e>
    48ae:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    48b2:	4648      	mov	r0, r9
    48b4:	4631      	mov	r1, r6
    48b6:	320c      	adds	r2, #12
    48b8:	f7fe fd3c 	bl	3334 <__sprint_r>
    48bc:	2800      	cmp	r0, #0
    48be:	f47e ae67 	bne.w	3590 <_vfprintf_r+0x240>
    48c2:	f7fe be62 	b.w	358a <_vfprintf_r+0x23a>
    48c6:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    48ca:	4648      	mov	r0, r9
    48cc:	4631      	mov	r1, r6
    48ce:	320c      	adds	r2, #12
    48d0:	f7fe fd30 	bl	3334 <__sprint_r>
    48d4:	2800      	cmp	r0, #0
    48d6:	f47e ae5b 	bne.w	3590 <_vfprintf_r+0x240>
    48da:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    48de:	3304      	adds	r3, #4
    48e0:	e66a      	b.n	45b8 <_vfprintf_r+0x1268>
    48e2:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    48e6:	4648      	mov	r0, r9
    48e8:	4631      	mov	r1, r6
    48ea:	320c      	adds	r2, #12
    48ec:	f7fe fd22 	bl	3334 <__sprint_r>
    48f0:	2800      	cmp	r0, #0
    48f2:	f47e ae4d 	bne.w	3590 <_vfprintf_r+0x240>
    48f6:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    48fa:	3304      	adds	r3, #4
    48fc:	e679      	b.n	45f2 <_vfprintf_r+0x12a2>
    48fe:	4650      	mov	r0, sl
    4900:	2200      	movs	r2, #0
    4902:	2300      	movs	r3, #0
    4904:	4641      	mov	r1, r8
    4906:	f8cd c024 	str.w	ip, [sp, #36]	; 0x24
    490a:	f003 fed9 	bl	86c0 <__aeabi_dcmpeq>
    490e:	f8dd c024 	ldr.w	ip, [sp, #36]	; 0x24
    4912:	2800      	cmp	r0, #0
    4914:	f47f af19 	bne.w	474a <_vfprintf_r+0x13fa>
    4918:	f1cc 0301 	rsb	r3, ip, #1
    491c:	f8cd 3570 	str.w	r3, [sp, #1392]	; 0x570
    4920:	e715      	b.n	474e <_vfprintf_r+0x13fe>
    4922:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    4924:	4252      	negs	r2, r2
    4926:	920f      	str	r2, [sp, #60]	; 0x3c
    4928:	f7ff b887 	b.w	3a3a <_vfprintf_r+0x6ea>
    492c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4930:	4648      	mov	r0, r9
    4932:	4631      	mov	r1, r6
    4934:	320c      	adds	r2, #12
    4936:	f7fe fcfd 	bl	3334 <__sprint_r>
    493a:	2800      	cmp	r0, #0
    493c:	f47e ae28 	bne.w	3590 <_vfprintf_r+0x240>
    4940:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4944:	3304      	adds	r3, #4
    4946:	f7ff ba93 	b.w	3e70 <_vfprintf_r+0xb20>
    494a:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    494e:	4648      	mov	r0, r9
    4950:	4631      	mov	r1, r6
    4952:	320c      	adds	r2, #12
    4954:	f7fe fcee 	bl	3334 <__sprint_r>
    4958:	2800      	cmp	r0, #0
    495a:	f47e ae19 	bne.w	3590 <_vfprintf_r+0x240>
    495e:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4962:	3304      	adds	r3, #4
    4964:	991a      	ldr	r1, [sp, #104]	; 0x68
    4966:	9813      	ldr	r0, [sp, #76]	; 0x4c
    4968:	6059      	str	r1, [r3, #4]
    496a:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    496e:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    4972:	6018      	str	r0, [r3, #0]
    4974:	3201      	adds	r2, #1
    4976:	981a      	ldr	r0, [sp, #104]	; 0x68
    4978:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    497c:	1809      	adds	r1, r1, r0
    497e:	2a07      	cmp	r2, #7
    4980:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    4984:	f73f ab46 	bgt.w	4014 <_vfprintf_r+0xcc4>
    4988:	3308      	adds	r3, #8
    498a:	f7fe bfa8 	b.w	38de <_vfprintf_r+0x58e>
    498e:	2100      	movs	r1, #0
    4990:	9117      	str	r1, [sp, #92]	; 0x5c
    4992:	f003 fbd1 	bl	8138 <strlen>
    4996:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    499a:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    499e:	9010      	str	r0, [sp, #64]	; 0x40
    49a0:	920c      	str	r2, [sp, #48]	; 0x30
    49a2:	f7fe bea4 	b.w	36ee <_vfprintf_r+0x39e>
    49a6:	462a      	mov	r2, r5
    49a8:	4645      	mov	r5, r8
    49aa:	4690      	mov	r8, r2
    49ac:	605f      	str	r7, [r3, #4]
    49ae:	f8dd 2550 	ldr.w	r2, [sp, #1360]	; 0x550
    49b2:	f8dd 1554 	ldr.w	r1, [sp, #1364]	; 0x554
    49b6:	3201      	adds	r2, #1
    49b8:	f8c3 8000 	str.w	r8, [r3]
    49bc:	19c9      	adds	r1, r1, r7
    49be:	2a07      	cmp	r2, #7
    49c0:	f8cd 1554 	str.w	r1, [sp, #1364]	; 0x554
    49c4:	f8cd 2550 	str.w	r2, [sp, #1360]	; 0x550
    49c8:	dcbf      	bgt.n	494a <_vfprintf_r+0x15fa>
    49ca:	3308      	adds	r3, #8
    49cc:	e7ca      	b.n	4964 <_vfprintf_r+0x1614>
    49ce:	9a18      	ldr	r2, [sp, #96]	; 0x60
    49d0:	9913      	ldr	r1, [sp, #76]	; 0x4c
    49d2:	1a51      	subs	r1, r2, r1
    49d4:	9110      	str	r1, [sp, #64]	; 0x40
    49d6:	f7fe be82 	b.w	36de <_vfprintf_r+0x38e>
    49da:	4648      	mov	r0, r9
    49dc:	4631      	mov	r1, r6
    49de:	f000 f949 	bl	4c74 <__swsetup_r>
    49e2:	2800      	cmp	r0, #0
    49e4:	f47e add8 	bne.w	3598 <_vfprintf_r+0x248>
    49e8:	f8b6 c00c 	ldrh.w	ip, [r6, #12]
    49ec:	fa1f f38c 	uxth.w	r3, ip
    49f0:	f7fe bcf6 	b.w	33e0 <_vfprintf_r+0x90>
    49f4:	2f06      	cmp	r7, #6
    49f6:	bf28      	it	cs
    49f8:	2706      	movcs	r7, #6
    49fa:	f249 0170 	movw	r1, #36976	; 0x9070
    49fe:	f2c0 0100 	movt	r1, #0
    4a02:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    4a06:	9710      	str	r7, [sp, #64]	; 0x40
    4a08:	9113      	str	r1, [sp, #76]	; 0x4c
    4a0a:	920c      	str	r2, [sp, #48]	; 0x30
    4a0c:	f7fe bfe8 	b.w	39e0 <_vfprintf_r+0x690>
    4a10:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4a14:	4648      	mov	r0, r9
    4a16:	4631      	mov	r1, r6
    4a18:	320c      	adds	r2, #12
    4a1a:	f7fe fc8b 	bl	3334 <__sprint_r>
    4a1e:	2800      	cmp	r0, #0
    4a20:	f47e adb6 	bne.w	3590 <_vfprintf_r+0x240>
    4a24:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4a28:	3304      	adds	r3, #4
    4a2a:	f7ff bbc8 	b.w	41be <_vfprintf_r+0xe6e>
    4a2e:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4a32:	4648      	mov	r0, r9
    4a34:	4631      	mov	r1, r6
    4a36:	320c      	adds	r2, #12
    4a38:	f7fe fc7c 	bl	3334 <__sprint_r>
    4a3c:	2800      	cmp	r0, #0
    4a3e:	f47e ada7 	bne.w	3590 <_vfprintf_r+0x240>
    4a42:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4a46:	3304      	adds	r3, #4
    4a48:	f7ff bace 	b.w	3fe8 <_vfprintf_r+0xc98>
    4a4c:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4a50:	4648      	mov	r0, r9
    4a52:	4631      	mov	r1, r6
    4a54:	320c      	adds	r2, #12
    4a56:	f7fe fc6d 	bl	3334 <__sprint_r>
    4a5a:	2800      	cmp	r0, #0
    4a5c:	f47e ad98 	bne.w	3590 <_vfprintf_r+0x240>
    4a60:	f50d 649c 	add.w	r4, sp, #1248	; 0x4e0
    4a64:	3404      	adds	r4, #4
    4a66:	f7ff baa9 	b.w	3fbc <_vfprintf_r+0xc6c>
    4a6a:	9710      	str	r7, [sp, #64]	; 0x40
    4a6c:	ea27 77e7 	bic.w	r7, r7, r7, asr #31
    4a70:	9017      	str	r0, [sp, #92]	; 0x5c
    4a72:	970c      	str	r7, [sp, #48]	; 0x30
    4a74:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4a78:	f7fe be39 	b.w	36ee <_vfprintf_r+0x39e>
    4a7c:	9916      	ldr	r1, [sp, #88]	; 0x58
    4a7e:	2965      	cmp	r1, #101	; 0x65
    4a80:	bf14      	ite	ne
    4a82:	2300      	movne	r3, #0
    4a84:	2301      	moveq	r3, #1
    4a86:	2945      	cmp	r1, #69	; 0x45
    4a88:	bf08      	it	eq
    4a8a:	f043 0301 	orreq.w	r3, r3, #1
    4a8e:	2b00      	cmp	r3, #0
    4a90:	d046      	beq.n	4b20 <_vfprintf_r+0x17d0>
    4a92:	f107 0c01 	add.w	ip, r7, #1
    4a96:	2302      	movs	r3, #2
    4a98:	e621      	b.n	46de <_vfprintf_r+0x138e>
    4a9a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    4a9c:	2b65      	cmp	r3, #101	; 0x65
    4a9e:	dd76      	ble.n	4b8e <_vfprintf_r+0x183e>
    4aa0:	9a16      	ldr	r2, [sp, #88]	; 0x58
    4aa2:	2a66      	cmp	r2, #102	; 0x66
    4aa4:	bf1c      	itt	ne
    4aa6:	f8dd 3570 	ldrne.w	r3, [sp, #1392]	; 0x570
    4aaa:	9310      	strne	r3, [sp, #64]	; 0x40
    4aac:	f000 8083 	beq.w	4bb6 <_vfprintf_r+0x1866>
    4ab0:	9b1a      	ldr	r3, [sp, #104]	; 0x68
    4ab2:	9810      	ldr	r0, [sp, #64]	; 0x40
    4ab4:	4283      	cmp	r3, r0
    4ab6:	dc6e      	bgt.n	4b96 <_vfprintf_r+0x1846>
    4ab8:	990a      	ldr	r1, [sp, #40]	; 0x28
    4aba:	f011 0f01 	tst.w	r1, #1
    4abe:	f040 808e 	bne.w	4bde <_vfprintf_r+0x188e>
    4ac2:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    4ac6:	2367      	movs	r3, #103	; 0x67
    4ac8:	920c      	str	r2, [sp, #48]	; 0x30
    4aca:	9316      	str	r3, [sp, #88]	; 0x58
    4acc:	e691      	b.n	47f2 <_vfprintf_r+0x14a2>
    4ace:	2700      	movs	r7, #0
    4ad0:	461d      	mov	r5, r3
    4ad2:	f7fe bce9 	b.w	34a8 <_vfprintf_r+0x158>
    4ad6:	9910      	ldr	r1, [sp, #64]	; 0x40
    4ad8:	f89d 3577 	ldrb.w	r3, [sp, #1399]	; 0x577
    4adc:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
    4ae0:	910c      	str	r1, [sp, #48]	; 0x30
    4ae2:	f7fe be04 	b.w	36ee <_vfprintf_r+0x39e>
    4ae6:	f8dd 3568 	ldr.w	r3, [sp, #1384]	; 0x568
    4aea:	459b      	cmp	fp, r3
    4aec:	bf98      	it	ls
    4aee:	469b      	movls	fp, r3
    4af0:	f67f ae39 	bls.w	4766 <_vfprintf_r+0x1416>
    4af4:	2230      	movs	r2, #48	; 0x30
    4af6:	f803 2b01 	strb.w	r2, [r3], #1
    4afa:	459b      	cmp	fp, r3
    4afc:	f8cd 3568 	str.w	r3, [sp, #1384]	; 0x568
    4b00:	d8f9      	bhi.n	4af6 <_vfprintf_r+0x17a6>
    4b02:	e630      	b.n	4766 <_vfprintf_r+0x1416>
    4b04:	f50d 62a8 	add.w	r2, sp, #1344	; 0x540
    4b08:	4648      	mov	r0, r9
    4b0a:	4631      	mov	r1, r6
    4b0c:	320c      	adds	r2, #12
    4b0e:	f7fe fc11 	bl	3334 <__sprint_r>
    4b12:	2800      	cmp	r0, #0
    4b14:	f47e ad3c 	bne.w	3590 <_vfprintf_r+0x240>
    4b18:	f50d 639c 	add.w	r3, sp, #1248	; 0x4e0
    4b1c:	3304      	adds	r3, #4
    4b1e:	e508      	b.n	4532 <_vfprintf_r+0x11e2>
    4b20:	46bc      	mov	ip, r7
    4b22:	3302      	adds	r3, #2
    4b24:	e5db      	b.n	46de <_vfprintf_r+0x138e>
    4b26:	3707      	adds	r7, #7
    4b28:	e5b9      	b.n	469e <_vfprintf_r+0x134e>
    4b2a:	f246 6c67 	movw	ip, #26215	; 0x6667
    4b2e:	f50d 6190 	add.w	r1, sp, #1152	; 0x480
    4b32:	3103      	adds	r1, #3
    4b34:	f2c6 6c66 	movt	ip, #26214	; 0x6666
    4b38:	fb8c 2003 	smull	r2, r0, ip, r3
    4b3c:	17da      	asrs	r2, r3, #31
    4b3e:	ebc2 02a0 	rsb	r2, r2, r0, asr #2
    4b42:	eb02 0082 	add.w	r0, r2, r2, lsl #2
    4b46:	eba3 0040 	sub.w	r0, r3, r0, lsl #1
    4b4a:	4613      	mov	r3, r2
    4b4c:	3030      	adds	r0, #48	; 0x30
    4b4e:	2a09      	cmp	r2, #9
    4b50:	f801 0d01 	strb.w	r0, [r1, #-1]!
    4b54:	dcf0      	bgt.n	4b38 <_vfprintf_r+0x17e8>
    4b56:	3330      	adds	r3, #48	; 0x30
    4b58:	1e48      	subs	r0, r1, #1
    4b5a:	b2da      	uxtb	r2, r3
    4b5c:	f801 2c01 	strb.w	r2, [r1, #-1]
    4b60:	9b07      	ldr	r3, [sp, #28]
    4b62:	4283      	cmp	r3, r0
    4b64:	d96a      	bls.n	4c3c <_vfprintf_r+0x18ec>
    4b66:	f50d 63ac 	add.w	r3, sp, #1376	; 0x560
    4b6a:	3303      	adds	r3, #3
    4b6c:	e001      	b.n	4b72 <_vfprintf_r+0x1822>
    4b6e:	f811 2b01 	ldrb.w	r2, [r1], #1
    4b72:	f803 2c01 	strb.w	r2, [r3, #-1]
    4b76:	461a      	mov	r2, r3
    4b78:	f8dd c01c 	ldr.w	ip, [sp, #28]
    4b7c:	3301      	adds	r3, #1
    4b7e:	458c      	cmp	ip, r1
    4b80:	d8f5      	bhi.n	4b6e <_vfprintf_r+0x181e>
    4b82:	e625      	b.n	47d0 <_vfprintf_r+0x1480>
    4b84:	222d      	movs	r2, #45	; 0x2d
    4b86:	f108 4800 	add.w	r8, r8, #2147483648	; 0x80000000
    4b8a:	9217      	str	r2, [sp, #92]	; 0x5c
    4b8c:	e598      	b.n	46c0 <_vfprintf_r+0x1370>
    4b8e:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    4b92:	9010      	str	r0, [sp, #64]	; 0x40
    4b94:	e603      	b.n	479e <_vfprintf_r+0x144e>
    4b96:	9b10      	ldr	r3, [sp, #64]	; 0x40
    4b98:	991a      	ldr	r1, [sp, #104]	; 0x68
    4b9a:	2b00      	cmp	r3, #0
    4b9c:	bfda      	itte	le
    4b9e:	9810      	ldrle	r0, [sp, #64]	; 0x40
    4ba0:	f1c0 0302 	rsble	r3, r0, #2
    4ba4:	2301      	movgt	r3, #1
    4ba6:	185b      	adds	r3, r3, r1
    4ba8:	2267      	movs	r2, #103	; 0x67
    4baa:	9310      	str	r3, [sp, #64]	; 0x40
    4bac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
    4bb0:	9216      	str	r2, [sp, #88]	; 0x58
    4bb2:	930c      	str	r3, [sp, #48]	; 0x30
    4bb4:	e61d      	b.n	47f2 <_vfprintf_r+0x14a2>
    4bb6:	f8dd 0570 	ldr.w	r0, [sp, #1392]	; 0x570
    4bba:	2800      	cmp	r0, #0
    4bbc:	9010      	str	r0, [sp, #64]	; 0x40
    4bbe:	dd31      	ble.n	4c24 <_vfprintf_r+0x18d4>
    4bc0:	b91f      	cbnz	r7, 4bca <_vfprintf_r+0x187a>
    4bc2:	990a      	ldr	r1, [sp, #40]	; 0x28
    4bc4:	f011 0f01 	tst.w	r1, #1
    4bc8:	d00e      	beq.n	4be8 <_vfprintf_r+0x1898>
    4bca:	9810      	ldr	r0, [sp, #64]	; 0x40
    4bcc:	2166      	movs	r1, #102	; 0x66
    4bce:	9116      	str	r1, [sp, #88]	; 0x58
    4bd0:	1c43      	adds	r3, r0, #1
    4bd2:	19db      	adds	r3, r3, r7
    4bd4:	9310      	str	r3, [sp, #64]	; 0x40
    4bd6:	ea23 72e3 	bic.w	r2, r3, r3, asr #31
    4bda:	920c      	str	r2, [sp, #48]	; 0x30
    4bdc:	e609      	b.n	47f2 <_vfprintf_r+0x14a2>
    4bde:	9810      	ldr	r0, [sp, #64]	; 0x40
    4be0:	2167      	movs	r1, #103	; 0x67
    4be2:	9116      	str	r1, [sp, #88]	; 0x58
    4be4:	3001      	adds	r0, #1
    4be6:	9010      	str	r0, [sp, #64]	; 0x40
    4be8:	ea20 72e0 	bic.w	r2, r0, r0, asr #31
    4bec:	920c      	str	r2, [sp, #48]	; 0x30
    4bee:	e600      	b.n	47f2 <_vfprintf_r+0x14a2>
    4bf0:	990b      	ldr	r1, [sp, #44]	; 0x2c
    4bf2:	781a      	ldrb	r2, [r3, #0]
    4bf4:	680f      	ldr	r7, [r1, #0]
    4bf6:	3104      	adds	r1, #4
    4bf8:	910b      	str	r1, [sp, #44]	; 0x2c
    4bfa:	2f00      	cmp	r7, #0
    4bfc:	bfb8      	it	lt
    4bfe:	f04f 37ff 	movlt.w	r7, #4294967295
    4c02:	f7fe bc50 	b.w	34a6 <_vfprintf_r+0x156>
    4c06:	9a0a      	ldr	r2, [sp, #40]	; 0x28
    4c08:	f012 0f01 	tst.w	r2, #1
    4c0c:	bf04      	itt	eq
    4c0e:	ea20 73e0 	biceq.w	r3, r0, r0, asr #31
    4c12:	930c      	streq	r3, [sp, #48]	; 0x30
    4c14:	f43f aded 	beq.w	47f2 <_vfprintf_r+0x14a2>
    4c18:	e5e5      	b.n	47e6 <_vfprintf_r+0x1496>
    4c1a:	222d      	movs	r2, #45	; 0x2d
    4c1c:	425b      	negs	r3, r3
    4c1e:	f88d 2561 	strb.w	r2, [sp, #1377]	; 0x561
    4c22:	e5c9      	b.n	47b8 <_vfprintf_r+0x1468>
    4c24:	b977      	cbnz	r7, 4c44 <_vfprintf_r+0x18f4>
    4c26:	9b0a      	ldr	r3, [sp, #40]	; 0x28
    4c28:	f013 0f01 	tst.w	r3, #1
    4c2c:	d10a      	bne.n	4c44 <_vfprintf_r+0x18f4>
    4c2e:	f04f 0c01 	mov.w	ip, #1
    4c32:	f8cd c030 	str.w	ip, [sp, #48]	; 0x30
    4c36:	f8cd c040 	str.w	ip, [sp, #64]	; 0x40
    4c3a:	e5da      	b.n	47f2 <_vfprintf_r+0x14a2>
    4c3c:	f50d 62ac 	add.w	r2, sp, #1376	; 0x560
    4c40:	3202      	adds	r2, #2
    4c42:	e5c5      	b.n	47d0 <_vfprintf_r+0x1480>
    4c44:	3702      	adds	r7, #2
    4c46:	2166      	movs	r1, #102	; 0x66
    4c48:	ea27 72e7 	bic.w	r2, r7, r7, asr #31
    4c4c:	9710      	str	r7, [sp, #64]	; 0x40
    4c4e:	9116      	str	r1, [sp, #88]	; 0x58
    4c50:	920c      	str	r2, [sp, #48]	; 0x30
    4c52:	e5ce      	b.n	47f2 <_vfprintf_r+0x14a2>
    4c54:	00009028 	.word	0x00009028

00004c58 <vfprintf>:
    4c58:	b410      	push	{r4}
    4c5a:	f240 0434 	movw	r4, #52	; 0x34
    4c5e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    4c62:	468c      	mov	ip, r1
    4c64:	4613      	mov	r3, r2
    4c66:	4601      	mov	r1, r0
    4c68:	4662      	mov	r2, ip
    4c6a:	6820      	ldr	r0, [r4, #0]
    4c6c:	bc10      	pop	{r4}
    4c6e:	f7fe bb6f 	b.w	3350 <_vfprintf_r>
    4c72:	bf00      	nop

00004c74 <__swsetup_r>:
    4c74:	b570      	push	{r4, r5, r6, lr}
    4c76:	f240 0534 	movw	r5, #52	; 0x34
    4c7a:	f2c2 0500 	movt	r5, #8192	; 0x2000
    4c7e:	4606      	mov	r6, r0
    4c80:	460c      	mov	r4, r1
    4c82:	6828      	ldr	r0, [r5, #0]
    4c84:	b110      	cbz	r0, 4c8c <__swsetup_r+0x18>
    4c86:	6983      	ldr	r3, [r0, #24]
    4c88:	2b00      	cmp	r3, #0
    4c8a:	d036      	beq.n	4cfa <__swsetup_r+0x86>
    4c8c:	f249 038c 	movw	r3, #37004	; 0x908c
    4c90:	f2c0 0300 	movt	r3, #0
    4c94:	429c      	cmp	r4, r3
    4c96:	d038      	beq.n	4d0a <__swsetup_r+0x96>
    4c98:	f249 03ac 	movw	r3, #37036	; 0x90ac
    4c9c:	f2c0 0300 	movt	r3, #0
    4ca0:	429c      	cmp	r4, r3
    4ca2:	d041      	beq.n	4d28 <__swsetup_r+0xb4>
    4ca4:	f249 03cc 	movw	r3, #37068	; 0x90cc
    4ca8:	f2c0 0300 	movt	r3, #0
    4cac:	429c      	cmp	r4, r3
    4cae:	bf04      	itt	eq
    4cb0:	682b      	ldreq	r3, [r5, #0]
    4cb2:	68dc      	ldreq	r4, [r3, #12]
    4cb4:	89a2      	ldrh	r2, [r4, #12]
    4cb6:	4611      	mov	r1, r2
    4cb8:	b293      	uxth	r3, r2
    4cba:	f013 0f08 	tst.w	r3, #8
    4cbe:	4618      	mov	r0, r3
    4cc0:	bf18      	it	ne
    4cc2:	6922      	ldrne	r2, [r4, #16]
    4cc4:	d033      	beq.n	4d2e <__swsetup_r+0xba>
    4cc6:	b31a      	cbz	r2, 4d10 <__swsetup_r+0x9c>
    4cc8:	f013 0101 	ands.w	r1, r3, #1
    4ccc:	d007      	beq.n	4cde <__swsetup_r+0x6a>
    4cce:	6963      	ldr	r3, [r4, #20]
    4cd0:	2100      	movs	r1, #0
    4cd2:	60a1      	str	r1, [r4, #8]
    4cd4:	425b      	negs	r3, r3
    4cd6:	61a3      	str	r3, [r4, #24]
    4cd8:	b142      	cbz	r2, 4cec <__swsetup_r+0x78>
    4cda:	2000      	movs	r0, #0
    4cdc:	bd70      	pop	{r4, r5, r6, pc}
    4cde:	f013 0f02 	tst.w	r3, #2
    4ce2:	bf08      	it	eq
    4ce4:	6961      	ldreq	r1, [r4, #20]
    4ce6:	60a1      	str	r1, [r4, #8]
    4ce8:	2a00      	cmp	r2, #0
    4cea:	d1f6      	bne.n	4cda <__swsetup_r+0x66>
    4cec:	89a3      	ldrh	r3, [r4, #12]
    4cee:	f013 0f80 	tst.w	r3, #128	; 0x80
    4cf2:	d0f2      	beq.n	4cda <__swsetup_r+0x66>
    4cf4:	f04f 30ff 	mov.w	r0, #4294967295
    4cf8:	bd70      	pop	{r4, r5, r6, pc}
    4cfa:	f001 f989 	bl	6010 <__sinit>
    4cfe:	f249 038c 	movw	r3, #37004	; 0x908c
    4d02:	f2c0 0300 	movt	r3, #0
    4d06:	429c      	cmp	r4, r3
    4d08:	d1c6      	bne.n	4c98 <__swsetup_r+0x24>
    4d0a:	682b      	ldr	r3, [r5, #0]
    4d0c:	685c      	ldr	r4, [r3, #4]
    4d0e:	e7d1      	b.n	4cb4 <__swsetup_r+0x40>
    4d10:	f403 7120 	and.w	r1, r3, #640	; 0x280
    4d14:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
    4d18:	d0d6      	beq.n	4cc8 <__swsetup_r+0x54>
    4d1a:	4630      	mov	r0, r6
    4d1c:	4621      	mov	r1, r4
    4d1e:	f001 fcff 	bl	6720 <__smakebuf_r>
    4d22:	89a3      	ldrh	r3, [r4, #12]
    4d24:	6922      	ldr	r2, [r4, #16]
    4d26:	e7cf      	b.n	4cc8 <__swsetup_r+0x54>
    4d28:	682b      	ldr	r3, [r5, #0]
    4d2a:	689c      	ldr	r4, [r3, #8]
    4d2c:	e7c2      	b.n	4cb4 <__swsetup_r+0x40>
    4d2e:	f013 0f10 	tst.w	r3, #16
    4d32:	d0df      	beq.n	4cf4 <__swsetup_r+0x80>
    4d34:	f013 0f04 	tst.w	r3, #4
    4d38:	bf08      	it	eq
    4d3a:	6922      	ldreq	r2, [r4, #16]
    4d3c:	d017      	beq.n	4d6e <__swsetup_r+0xfa>
    4d3e:	6b61      	ldr	r1, [r4, #52]	; 0x34
    4d40:	b151      	cbz	r1, 4d58 <__swsetup_r+0xe4>
    4d42:	f104 0344 	add.w	r3, r4, #68	; 0x44
    4d46:	4299      	cmp	r1, r3
    4d48:	d003      	beq.n	4d52 <__swsetup_r+0xde>
    4d4a:	4630      	mov	r0, r6
    4d4c:	f001 f9e4 	bl	6118 <_free_r>
    4d50:	89a2      	ldrh	r2, [r4, #12]
    4d52:	b290      	uxth	r0, r2
    4d54:	2300      	movs	r3, #0
    4d56:	6363      	str	r3, [r4, #52]	; 0x34
    4d58:	6922      	ldr	r2, [r4, #16]
    4d5a:	f64f 71db 	movw	r1, #65499	; 0xffdb
    4d5e:	f2c0 0100 	movt	r1, #0
    4d62:	2300      	movs	r3, #0
    4d64:	ea00 0101 	and.w	r1, r0, r1
    4d68:	6063      	str	r3, [r4, #4]
    4d6a:	81a1      	strh	r1, [r4, #12]
    4d6c:	6022      	str	r2, [r4, #0]
    4d6e:	f041 0308 	orr.w	r3, r1, #8
    4d72:	81a3      	strh	r3, [r4, #12]
    4d74:	b29b      	uxth	r3, r3
    4d76:	e7a6      	b.n	4cc6 <__swsetup_r+0x52>

00004d78 <quorem>:
    4d78:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4d7c:	6903      	ldr	r3, [r0, #16]
    4d7e:	690e      	ldr	r6, [r1, #16]
    4d80:	4682      	mov	sl, r0
    4d82:	4689      	mov	r9, r1
    4d84:	429e      	cmp	r6, r3
    4d86:	f300 8083 	bgt.w	4e90 <quorem+0x118>
    4d8a:	1cf2      	adds	r2, r6, #3
    4d8c:	f101 0514 	add.w	r5, r1, #20
    4d90:	f100 0414 	add.w	r4, r0, #20
    4d94:	3e01      	subs	r6, #1
    4d96:	0092      	lsls	r2, r2, #2
    4d98:	188b      	adds	r3, r1, r2
    4d9a:	1812      	adds	r2, r2, r0
    4d9c:	f103 0804 	add.w	r8, r3, #4
    4da0:	6859      	ldr	r1, [r3, #4]
    4da2:	6850      	ldr	r0, [r2, #4]
    4da4:	3101      	adds	r1, #1
    4da6:	f003 faf7 	bl	8398 <__aeabi_uidiv>
    4daa:	4607      	mov	r7, r0
    4dac:	2800      	cmp	r0, #0
    4dae:	d039      	beq.n	4e24 <quorem+0xac>
    4db0:	2300      	movs	r3, #0
    4db2:	469c      	mov	ip, r3
    4db4:	461a      	mov	r2, r3
    4db6:	58e9      	ldr	r1, [r5, r3]
    4db8:	58e0      	ldr	r0, [r4, r3]
    4dba:	fa1f fe81 	uxth.w	lr, r1
    4dbe:	ea4f 4b11 	mov.w	fp, r1, lsr #16
    4dc2:	b281      	uxth	r1, r0
    4dc4:	fb0e ce07 	mla	lr, lr, r7, ip
    4dc8:	1851      	adds	r1, r2, r1
    4dca:	fb0b fc07 	mul.w	ip, fp, r7
    4dce:	eb0c 4c1e 	add.w	ip, ip, lr, lsr #16
    4dd2:	fa1f fe8e 	uxth.w	lr, lr
    4dd6:	ebce 0101 	rsb	r1, lr, r1
    4dda:	fa1f f28c 	uxth.w	r2, ip
    4dde:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    4de2:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    4de6:	fa1f fe81 	uxth.w	lr, r1
    4dea:	eb02 4221 	add.w	r2, r2, r1, asr #16
    4dee:	ea4e 4102 	orr.w	r1, lr, r2, lsl #16
    4df2:	50e1      	str	r1, [r4, r3]
    4df4:	3304      	adds	r3, #4
    4df6:	1412      	asrs	r2, r2, #16
    4df8:	1959      	adds	r1, r3, r5
    4dfa:	4588      	cmp	r8, r1
    4dfc:	d2db      	bcs.n	4db6 <quorem+0x3e>
    4dfe:	1d32      	adds	r2, r6, #4
    4e00:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    4e04:	6859      	ldr	r1, [r3, #4]
    4e06:	b969      	cbnz	r1, 4e24 <quorem+0xac>
    4e08:	429c      	cmp	r4, r3
    4e0a:	d209      	bcs.n	4e20 <quorem+0xa8>
    4e0c:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    4e10:	b112      	cbz	r2, 4e18 <quorem+0xa0>
    4e12:	e005      	b.n	4e20 <quorem+0xa8>
    4e14:	681a      	ldr	r2, [r3, #0]
    4e16:	b91a      	cbnz	r2, 4e20 <quorem+0xa8>
    4e18:	3b04      	subs	r3, #4
    4e1a:	3e01      	subs	r6, #1
    4e1c:	429c      	cmp	r4, r3
    4e1e:	d3f9      	bcc.n	4e14 <quorem+0x9c>
    4e20:	f8ca 6010 	str.w	r6, [sl, #16]
    4e24:	4649      	mov	r1, r9
    4e26:	4650      	mov	r0, sl
    4e28:	f002 f9e8 	bl	71fc <__mcmp>
    4e2c:	2800      	cmp	r0, #0
    4e2e:	db2c      	blt.n	4e8a <quorem+0x112>
    4e30:	2300      	movs	r3, #0
    4e32:	3701      	adds	r7, #1
    4e34:	469c      	mov	ip, r3
    4e36:	58ea      	ldr	r2, [r5, r3]
    4e38:	58e0      	ldr	r0, [r4, r3]
    4e3a:	b291      	uxth	r1, r2
    4e3c:	0c12      	lsrs	r2, r2, #16
    4e3e:	fa1f f980 	uxth.w	r9, r0
    4e42:	ebc2 4210 	rsb	r2, r2, r0, lsr #16
    4e46:	ebc1 0109 	rsb	r1, r1, r9
    4e4a:	4461      	add	r1, ip
    4e4c:	eb02 4221 	add.w	r2, r2, r1, asr #16
    4e50:	b289      	uxth	r1, r1
    4e52:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
    4e56:	50e1      	str	r1, [r4, r3]
    4e58:	3304      	adds	r3, #4
    4e5a:	ea4f 4c22 	mov.w	ip, r2, asr #16
    4e5e:	195a      	adds	r2, r3, r5
    4e60:	4590      	cmp	r8, r2
    4e62:	d2e8      	bcs.n	4e36 <quorem+0xbe>
    4e64:	1d32      	adds	r2, r6, #4
    4e66:	eb0a 0382 	add.w	r3, sl, r2, lsl #2
    4e6a:	6859      	ldr	r1, [r3, #4]
    4e6c:	b969      	cbnz	r1, 4e8a <quorem+0x112>
    4e6e:	429c      	cmp	r4, r3
    4e70:	d209      	bcs.n	4e86 <quorem+0x10e>
    4e72:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
    4e76:	b112      	cbz	r2, 4e7e <quorem+0x106>
    4e78:	e005      	b.n	4e86 <quorem+0x10e>
    4e7a:	681a      	ldr	r2, [r3, #0]
    4e7c:	b91a      	cbnz	r2, 4e86 <quorem+0x10e>
    4e7e:	3b04      	subs	r3, #4
    4e80:	3e01      	subs	r6, #1
    4e82:	429c      	cmp	r4, r3
    4e84:	d3f9      	bcc.n	4e7a <quorem+0x102>
    4e86:	f8ca 6010 	str.w	r6, [sl, #16]
    4e8a:	4638      	mov	r0, r7
    4e8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e90:	2000      	movs	r0, #0
    4e92:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4e96:	bf00      	nop

00004e98 <_dtoa_r>:
    4e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    4e9c:	6a46      	ldr	r6, [r0, #36]	; 0x24
    4e9e:	b0a1      	sub	sp, #132	; 0x84
    4ea0:	4604      	mov	r4, r0
    4ea2:	4690      	mov	r8, r2
    4ea4:	4699      	mov	r9, r3
    4ea6:	9d2d      	ldr	r5, [sp, #180]	; 0xb4
    4ea8:	2e00      	cmp	r6, #0
    4eaa:	f000 8423 	beq.w	56f4 <_dtoa_r+0x85c>
    4eae:	6832      	ldr	r2, [r6, #0]
    4eb0:	b182      	cbz	r2, 4ed4 <_dtoa_r+0x3c>
    4eb2:	6a61      	ldr	r1, [r4, #36]	; 0x24
    4eb4:	f04f 0c01 	mov.w	ip, #1
    4eb8:	6876      	ldr	r6, [r6, #4]
    4eba:	4620      	mov	r0, r4
    4ebc:	680b      	ldr	r3, [r1, #0]
    4ebe:	6056      	str	r6, [r2, #4]
    4ec0:	684a      	ldr	r2, [r1, #4]
    4ec2:	4619      	mov	r1, r3
    4ec4:	fa0c f202 	lsl.w	r2, ip, r2
    4ec8:	609a      	str	r2, [r3, #8]
    4eca:	f002 fad1 	bl	7470 <_Bfree>
    4ece:	6a63      	ldr	r3, [r4, #36]	; 0x24
    4ed0:	2200      	movs	r2, #0
    4ed2:	601a      	str	r2, [r3, #0]
    4ed4:	f1b9 0600 	subs.w	r6, r9, #0
    4ed8:	db38      	blt.n	4f4c <_dtoa_r+0xb4>
    4eda:	2300      	movs	r3, #0
    4edc:	602b      	str	r3, [r5, #0]
    4ede:	f240 0300 	movw	r3, #0
    4ee2:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    4ee6:	461a      	mov	r2, r3
    4ee8:	ea06 0303 	and.w	r3, r6, r3
    4eec:	4293      	cmp	r3, r2
    4eee:	d017      	beq.n	4f20 <_dtoa_r+0x88>
    4ef0:	2200      	movs	r2, #0
    4ef2:	2300      	movs	r3, #0
    4ef4:	4640      	mov	r0, r8
    4ef6:	4649      	mov	r1, r9
    4ef8:	e9cd 8906 	strd	r8, r9, [sp, #24]
    4efc:	f003 fbe0 	bl	86c0 <__aeabi_dcmpeq>
    4f00:	2800      	cmp	r0, #0
    4f02:	d029      	beq.n	4f58 <_dtoa_r+0xc0>
    4f04:	982c      	ldr	r0, [sp, #176]	; 0xb0
    4f06:	2301      	movs	r3, #1
    4f08:	992e      	ldr	r1, [sp, #184]	; 0xb8
    4f0a:	6003      	str	r3, [r0, #0]
    4f0c:	2900      	cmp	r1, #0
    4f0e:	f000 80d0 	beq.w	50b2 <_dtoa_r+0x21a>
    4f12:	4b79      	ldr	r3, [pc, #484]	; (50f8 <_dtoa_r+0x260>)
    4f14:	1e58      	subs	r0, r3, #1
    4f16:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    4f18:	6013      	str	r3, [r2, #0]
    4f1a:	b021      	add	sp, #132	; 0x84
    4f1c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    4f20:	982c      	ldr	r0, [sp, #176]	; 0xb0
    4f22:	f242 730f 	movw	r3, #9999	; 0x270f
    4f26:	6003      	str	r3, [r0, #0]
    4f28:	f1b8 0f00 	cmp.w	r8, #0
    4f2c:	f000 8095 	beq.w	505a <_dtoa_r+0x1c2>
    4f30:	f249 0088 	movw	r0, #37000	; 0x9088
    4f34:	f2c0 0000 	movt	r0, #0
    4f38:	992e      	ldr	r1, [sp, #184]	; 0xb8
    4f3a:	2900      	cmp	r1, #0
    4f3c:	d0ed      	beq.n	4f1a <_dtoa_r+0x82>
    4f3e:	78c2      	ldrb	r2, [r0, #3]
    4f40:	1cc3      	adds	r3, r0, #3
    4f42:	2a00      	cmp	r2, #0
    4f44:	d0e7      	beq.n	4f16 <_dtoa_r+0x7e>
    4f46:	f100 0308 	add.w	r3, r0, #8
    4f4a:	e7e4      	b.n	4f16 <_dtoa_r+0x7e>
    4f4c:	f026 4600 	bic.w	r6, r6, #2147483648	; 0x80000000
    4f50:	2301      	movs	r3, #1
    4f52:	46b1      	mov	r9, r6
    4f54:	602b      	str	r3, [r5, #0]
    4f56:	e7c2      	b.n	4ede <_dtoa_r+0x46>
    4f58:	4620      	mov	r0, r4
    4f5a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    4f5e:	a91e      	add	r1, sp, #120	; 0x78
    4f60:	9100      	str	r1, [sp, #0]
    4f62:	a91f      	add	r1, sp, #124	; 0x7c
    4f64:	9101      	str	r1, [sp, #4]
    4f66:	f002 fad5 	bl	7514 <__d2b>
    4f6a:	f3c6 550a 	ubfx	r5, r6, #20, #11
    4f6e:	4683      	mov	fp, r0
    4f70:	2d00      	cmp	r5, #0
    4f72:	d07e      	beq.n	5072 <_dtoa_r+0x1da>
    4f74:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    4f78:	f5a5 757e 	sub.w	r5, r5, #1016	; 0x3f8
    4f7c:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    4f7e:	3d07      	subs	r5, #7
    4f80:	f021 437f 	bic.w	r3, r1, #4278190080	; 0xff000000
    4f84:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    4f88:	f043 517e 	orr.w	r1, r3, #1065353216	; 0x3f800000
    4f8c:	2300      	movs	r3, #0
    4f8e:	f441 01e0 	orr.w	r1, r1, #7340032	; 0x700000
    4f92:	9319      	str	r3, [sp, #100]	; 0x64
    4f94:	f240 0300 	movw	r3, #0
    4f98:	2200      	movs	r2, #0
    4f9a:	f6c3 73f8 	movt	r3, #16376	; 0x3ff8
    4f9e:	f7fd fa3f 	bl	2420 <__aeabi_dsub>
    4fa2:	a34f      	add	r3, pc, #316	; (adr r3, 50e0 <_dtoa_r+0x248>)
    4fa4:	e9d3 2300 	ldrd	r2, r3, [r3]
    4fa8:	f7fd fbee 	bl	2788 <__aeabi_dmul>
    4fac:	a34e      	add	r3, pc, #312	; (adr r3, 50e8 <_dtoa_r+0x250>)
    4fae:	e9d3 2300 	ldrd	r2, r3, [r3]
    4fb2:	f7fd fa37 	bl	2424 <__adddf3>
    4fb6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    4fba:	4628      	mov	r0, r5
    4fbc:	f7fd fb7e 	bl	26bc <__aeabi_i2d>
    4fc0:	a34b      	add	r3, pc, #300	; (adr r3, 50f0 <_dtoa_r+0x258>)
    4fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
    4fc6:	f7fd fbdf 	bl	2788 <__aeabi_dmul>
    4fca:	4602      	mov	r2, r0
    4fcc:	460b      	mov	r3, r1
    4fce:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4fd2:	f7fd fa27 	bl	2424 <__adddf3>
    4fd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
    4fda:	f003 fba3 	bl	8724 <__aeabi_d2iz>
    4fde:	2200      	movs	r2, #0
    4fe0:	2300      	movs	r3, #0
    4fe2:	4606      	mov	r6, r0
    4fe4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
    4fe8:	f003 fb74 	bl	86d4 <__aeabi_dcmplt>
    4fec:	b140      	cbz	r0, 5000 <_dtoa_r+0x168>
    4fee:	4630      	mov	r0, r6
    4ff0:	f7fd fb64 	bl	26bc <__aeabi_i2d>
    4ff4:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
    4ff8:	f003 fb62 	bl	86c0 <__aeabi_dcmpeq>
    4ffc:	b900      	cbnz	r0, 5000 <_dtoa_r+0x168>
    4ffe:	3e01      	subs	r6, #1
    5000:	2e16      	cmp	r6, #22
    5002:	d95b      	bls.n	50bc <_dtoa_r+0x224>
    5004:	2301      	movs	r3, #1
    5006:	9318      	str	r3, [sp, #96]	; 0x60
    5008:	3f01      	subs	r7, #1
    500a:	ebb7 0a05 	subs.w	sl, r7, r5
    500e:	bf42      	ittt	mi
    5010:	f1ca 0a00 	rsbmi	sl, sl, #0
    5014:	f8cd a03c 	strmi.w	sl, [sp, #60]	; 0x3c
    5018:	f04f 0a00 	movmi.w	sl, #0
    501c:	d401      	bmi.n	5022 <_dtoa_r+0x18a>
    501e:	2200      	movs	r2, #0
    5020:	920f      	str	r2, [sp, #60]	; 0x3c
    5022:	2e00      	cmp	r6, #0
    5024:	f2c0 8371 	blt.w	570a <_dtoa_r+0x872>
    5028:	44b2      	add	sl, r6
    502a:	2300      	movs	r3, #0
    502c:	9617      	str	r6, [sp, #92]	; 0x5c
    502e:	9315      	str	r3, [sp, #84]	; 0x54
    5030:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
    5032:	2b09      	cmp	r3, #9
    5034:	d862      	bhi.n	50fc <_dtoa_r+0x264>
    5036:	2b05      	cmp	r3, #5
    5038:	f340 8677 	ble.w	5d2a <_dtoa_r+0xe92>
    503c:	982a      	ldr	r0, [sp, #168]	; 0xa8
    503e:	2700      	movs	r7, #0
    5040:	3804      	subs	r0, #4
    5042:	902a      	str	r0, [sp, #168]	; 0xa8
    5044:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5046:	1e8b      	subs	r3, r1, #2
    5048:	2b03      	cmp	r3, #3
    504a:	f200 83dd 	bhi.w	5808 <_dtoa_r+0x970>
    504e:	e8df f013 	tbh	[pc, r3, lsl #1]
    5052:	03a5      	.short	0x03a5
    5054:	03d503d8 	.word	0x03d503d8
    5058:	03c4      	.short	0x03c4
    505a:	f026 467f 	bic.w	r6, r6, #4278190080	; 0xff000000
    505e:	f426 0670 	bic.w	r6, r6, #15728640	; 0xf00000
    5062:	2e00      	cmp	r6, #0
    5064:	f47f af64 	bne.w	4f30 <_dtoa_r+0x98>
    5068:	f249 007c 	movw	r0, #36988	; 0x907c
    506c:	f2c0 0000 	movt	r0, #0
    5070:	e762      	b.n	4f38 <_dtoa_r+0xa0>
    5072:	9f1f      	ldr	r7, [sp, #124]	; 0x7c
    5074:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    5076:	18fb      	adds	r3, r7, r3
    5078:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    507c:	1c9d      	adds	r5, r3, #2
    507e:	2d20      	cmp	r5, #32
    5080:	bfdc      	itt	le
    5082:	f1c5 0020 	rsble	r0, r5, #32
    5086:	fa08 f000 	lslle.w	r0, r8, r0
    508a:	dd08      	ble.n	509e <_dtoa_r+0x206>
    508c:	3b1e      	subs	r3, #30
    508e:	f1c5 0240 	rsb	r2, r5, #64	; 0x40
    5092:	fa16 f202 	lsls.w	r2, r6, r2
    5096:	fa28 f303 	lsr.w	r3, r8, r3
    509a:	ea42 0003 	orr.w	r0, r2, r3
    509e:	f7fd fafd 	bl	269c <__aeabi_ui2d>
    50a2:	f5a5 6586 	sub.w	r5, r5, #1072	; 0x430
    50a6:	2201      	movs	r2, #1
    50a8:	3d03      	subs	r5, #3
    50aa:	9219      	str	r2, [sp, #100]	; 0x64
    50ac:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
    50b0:	e770      	b.n	4f94 <_dtoa_r+0xfc>
    50b2:	f249 0078 	movw	r0, #36984	; 0x9078
    50b6:	f2c0 0000 	movt	r0, #0
    50ba:	e72e      	b.n	4f1a <_dtoa_r+0x82>
    50bc:	f249 1330 	movw	r3, #37168	; 0x9130
    50c0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    50c4:	f2c0 0300 	movt	r3, #0
    50c8:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    50cc:	e9d3 2300 	ldrd	r2, r3, [r3]
    50d0:	f003 fb00 	bl	86d4 <__aeabi_dcmplt>
    50d4:	2800      	cmp	r0, #0
    50d6:	f040 8320 	bne.w	571a <_dtoa_r+0x882>
    50da:	9018      	str	r0, [sp, #96]	; 0x60
    50dc:	e794      	b.n	5008 <_dtoa_r+0x170>
    50de:	bf00      	nop
    50e0:	636f4361 	.word	0x636f4361
    50e4:	3fd287a7 	.word	0x3fd287a7
    50e8:	8b60c8b3 	.word	0x8b60c8b3
    50ec:	3fc68a28 	.word	0x3fc68a28
    50f0:	509f79fb 	.word	0x509f79fb
    50f4:	3fd34413 	.word	0x3fd34413
    50f8:	00009079 	.word	0x00009079
    50fc:	2300      	movs	r3, #0
    50fe:	f04f 30ff 	mov.w	r0, #4294967295
    5102:	461f      	mov	r7, r3
    5104:	2101      	movs	r1, #1
    5106:	932a      	str	r3, [sp, #168]	; 0xa8
    5108:	9011      	str	r0, [sp, #68]	; 0x44
    510a:	9116      	str	r1, [sp, #88]	; 0x58
    510c:	9008      	str	r0, [sp, #32]
    510e:	932b      	str	r3, [sp, #172]	; 0xac
    5110:	6a65      	ldr	r5, [r4, #36]	; 0x24
    5112:	2300      	movs	r3, #0
    5114:	606b      	str	r3, [r5, #4]
    5116:	4620      	mov	r0, r4
    5118:	6869      	ldr	r1, [r5, #4]
    511a:	f002 f9c5 	bl	74a8 <_Balloc>
    511e:	6a63      	ldr	r3, [r4, #36]	; 0x24
    5120:	6028      	str	r0, [r5, #0]
    5122:	681b      	ldr	r3, [r3, #0]
    5124:	9310      	str	r3, [sp, #64]	; 0x40
    5126:	2f00      	cmp	r7, #0
    5128:	f000 815b 	beq.w	53e2 <_dtoa_r+0x54a>
    512c:	2e00      	cmp	r6, #0
    512e:	f340 842a 	ble.w	5986 <_dtoa_r+0xaee>
    5132:	f249 1330 	movw	r3, #37168	; 0x9130
    5136:	f006 020f 	and.w	r2, r6, #15
    513a:	f2c0 0300 	movt	r3, #0
    513e:	1135      	asrs	r5, r6, #4
    5140:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
    5144:	f015 0f10 	tst.w	r5, #16
    5148:	e9d3 0100 	ldrd	r0, r1, [r3]
    514c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5150:	f000 82e7 	beq.w	5722 <_dtoa_r+0x88a>
    5154:	f249 2308 	movw	r3, #37384	; 0x9208
    5158:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    515c:	f2c0 0300 	movt	r3, #0
    5160:	f005 050f 	and.w	r5, r5, #15
    5164:	f04f 0803 	mov.w	r8, #3
    5168:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
    516c:	f7fd fc36 	bl	29dc <__aeabi_ddiv>
    5170:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
    5174:	b1bd      	cbz	r5, 51a6 <_dtoa_r+0x30e>
    5176:	f249 2708 	movw	r7, #37384	; 0x9208
    517a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    517e:	f2c0 0700 	movt	r7, #0
    5182:	f015 0f01 	tst.w	r5, #1
    5186:	4610      	mov	r0, r2
    5188:	4619      	mov	r1, r3
    518a:	d007      	beq.n	519c <_dtoa_r+0x304>
    518c:	e9d7 2300 	ldrd	r2, r3, [r7]
    5190:	f108 0801 	add.w	r8, r8, #1
    5194:	f7fd faf8 	bl	2788 <__aeabi_dmul>
    5198:	4602      	mov	r2, r0
    519a:	460b      	mov	r3, r1
    519c:	3708      	adds	r7, #8
    519e:	106d      	asrs	r5, r5, #1
    51a0:	d1ef      	bne.n	5182 <_dtoa_r+0x2ea>
    51a2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    51a6:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    51aa:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
    51ae:	f7fd fc15 	bl	29dc <__aeabi_ddiv>
    51b2:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    51b6:	9918      	ldr	r1, [sp, #96]	; 0x60
    51b8:	2900      	cmp	r1, #0
    51ba:	f000 80de 	beq.w	537a <_dtoa_r+0x4e2>
    51be:	f240 0300 	movw	r3, #0
    51c2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    51c6:	2200      	movs	r2, #0
    51c8:	f6c3 73f0 	movt	r3, #16368	; 0x3ff0
    51cc:	f04f 0500 	mov.w	r5, #0
    51d0:	f003 fa80 	bl	86d4 <__aeabi_dcmplt>
    51d4:	b108      	cbz	r0, 51da <_dtoa_r+0x342>
    51d6:	f04f 0501 	mov.w	r5, #1
    51da:	9a08      	ldr	r2, [sp, #32]
    51dc:	2a00      	cmp	r2, #0
    51de:	bfd4      	ite	le
    51e0:	2500      	movle	r5, #0
    51e2:	f005 0501 	andgt.w	r5, r5, #1
    51e6:	2d00      	cmp	r5, #0
    51e8:	f000 80c7 	beq.w	537a <_dtoa_r+0x4e2>
    51ec:	9b11      	ldr	r3, [sp, #68]	; 0x44
    51ee:	2b00      	cmp	r3, #0
    51f0:	f340 80f5 	ble.w	53de <_dtoa_r+0x546>
    51f4:	f240 0300 	movw	r3, #0
    51f8:	2200      	movs	r2, #0
    51fa:	f2c4 0324 	movt	r3, #16420	; 0x4024
    51fe:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5202:	f7fd fac1 	bl	2788 <__aeabi_dmul>
    5206:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    520a:	f108 0001 	add.w	r0, r8, #1
    520e:	1e71      	subs	r1, r6, #1
    5210:	9112      	str	r1, [sp, #72]	; 0x48
    5212:	f7fd fa53 	bl	26bc <__aeabi_i2d>
    5216:	4602      	mov	r2, r0
    5218:	460b      	mov	r3, r1
    521a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    521e:	f7fd fab3 	bl	2788 <__aeabi_dmul>
    5222:	f240 0300 	movw	r3, #0
    5226:	2200      	movs	r2, #0
    5228:	f2c4 031c 	movt	r3, #16412	; 0x401c
    522c:	f7fd f8fa 	bl	2424 <__adddf3>
    5230:	f8dd c044 	ldr.w	ip, [sp, #68]	; 0x44
    5234:	4680      	mov	r8, r0
    5236:	f1a1 7950 	sub.w	r9, r1, #54525952	; 0x3400000
    523a:	9b16      	ldr	r3, [sp, #88]	; 0x58
    523c:	2b00      	cmp	r3, #0
    523e:	f000 83ad 	beq.w	599c <_dtoa_r+0xb04>
    5242:	f249 1330 	movw	r3, #37168	; 0x9130
    5246:	f240 0100 	movw	r1, #0
    524a:	f2c0 0300 	movt	r3, #0
    524e:	2000      	movs	r0, #0
    5250:	eb03 03cc 	add.w	r3, r3, ip, lsl #3
    5254:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    5258:	f8cd c00c 	str.w	ip, [sp, #12]
    525c:	e953 2302 	ldrd	r2, r3, [r3, #-8]
    5260:	f7fd fbbc 	bl	29dc <__aeabi_ddiv>
    5264:	4642      	mov	r2, r8
    5266:	464b      	mov	r3, r9
    5268:	9d10      	ldr	r5, [sp, #64]	; 0x40
    526a:	f7fd f8d9 	bl	2420 <__aeabi_dsub>
    526e:	4680      	mov	r8, r0
    5270:	4689      	mov	r9, r1
    5272:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5276:	f003 fa55 	bl	8724 <__aeabi_d2iz>
    527a:	4607      	mov	r7, r0
    527c:	f7fd fa1e 	bl	26bc <__aeabi_i2d>
    5280:	4602      	mov	r2, r0
    5282:	460b      	mov	r3, r1
    5284:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5288:	f7fd f8ca 	bl	2420 <__aeabi_dsub>
    528c:	f107 0330 	add.w	r3, r7, #48	; 0x30
    5290:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5294:	4640      	mov	r0, r8
    5296:	f805 3b01 	strb.w	r3, [r5], #1
    529a:	4649      	mov	r1, r9
    529c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    52a0:	f003 fa36 	bl	8710 <__aeabi_dcmpgt>
    52a4:	2800      	cmp	r0, #0
    52a6:	f040 8213 	bne.w	56d0 <_dtoa_r+0x838>
    52aa:	f240 0100 	movw	r1, #0
    52ae:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    52b2:	2000      	movs	r0, #0
    52b4:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    52b8:	f7fd f8b2 	bl	2420 <__aeabi_dsub>
    52bc:	4602      	mov	r2, r0
    52be:	460b      	mov	r3, r1
    52c0:	4640      	mov	r0, r8
    52c2:	4649      	mov	r1, r9
    52c4:	f003 fa24 	bl	8710 <__aeabi_dcmpgt>
    52c8:	f8dd c00c 	ldr.w	ip, [sp, #12]
    52cc:	2800      	cmp	r0, #0
    52ce:	f040 83e7 	bne.w	5aa0 <_dtoa_r+0xc08>
    52d2:	f1bc 0f01 	cmp.w	ip, #1
    52d6:	f340 8082 	ble.w	53de <_dtoa_r+0x546>
    52da:	f8cd b068 	str.w	fp, [sp, #104]	; 0x68
    52de:	2701      	movs	r7, #1
    52e0:	f8cd a070 	str.w	sl, [sp, #112]	; 0x70
    52e4:	961d      	str	r6, [sp, #116]	; 0x74
    52e6:	4666      	mov	r6, ip
    52e8:	e9dd ab0c 	ldrd	sl, fp, [sp, #48]	; 0x30
    52ec:	940c      	str	r4, [sp, #48]	; 0x30
    52ee:	e010      	b.n	5312 <_dtoa_r+0x47a>
    52f0:	f240 0100 	movw	r1, #0
    52f4:	2000      	movs	r0, #0
    52f6:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    52fa:	f7fd f891 	bl	2420 <__aeabi_dsub>
    52fe:	4642      	mov	r2, r8
    5300:	464b      	mov	r3, r9
    5302:	f003 f9e7 	bl	86d4 <__aeabi_dcmplt>
    5306:	2800      	cmp	r0, #0
    5308:	f040 83c7 	bne.w	5a9a <_dtoa_r+0xc02>
    530c:	42b7      	cmp	r7, r6
    530e:	f280 848b 	bge.w	5c28 <_dtoa_r+0xd90>
    5312:	f240 0300 	movw	r3, #0
    5316:	4640      	mov	r0, r8
    5318:	4649      	mov	r1, r9
    531a:	2200      	movs	r2, #0
    531c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5320:	3501      	adds	r5, #1
    5322:	f7fd fa31 	bl	2788 <__aeabi_dmul>
    5326:	f240 0300 	movw	r3, #0
    532a:	2200      	movs	r2, #0
    532c:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5330:	4680      	mov	r8, r0
    5332:	4689      	mov	r9, r1
    5334:	4650      	mov	r0, sl
    5336:	4659      	mov	r1, fp
    5338:	f7fd fa26 	bl	2788 <__aeabi_dmul>
    533c:	468b      	mov	fp, r1
    533e:	4682      	mov	sl, r0
    5340:	f003 f9f0 	bl	8724 <__aeabi_d2iz>
    5344:	4604      	mov	r4, r0
    5346:	f7fd f9b9 	bl	26bc <__aeabi_i2d>
    534a:	3430      	adds	r4, #48	; 0x30
    534c:	4602      	mov	r2, r0
    534e:	460b      	mov	r3, r1
    5350:	4650      	mov	r0, sl
    5352:	4659      	mov	r1, fp
    5354:	f7fd f864 	bl	2420 <__aeabi_dsub>
    5358:	9a10      	ldr	r2, [sp, #64]	; 0x40
    535a:	464b      	mov	r3, r9
    535c:	55d4      	strb	r4, [r2, r7]
    535e:	4642      	mov	r2, r8
    5360:	3701      	adds	r7, #1
    5362:	4682      	mov	sl, r0
    5364:	468b      	mov	fp, r1
    5366:	f003 f9b5 	bl	86d4 <__aeabi_dcmplt>
    536a:	4652      	mov	r2, sl
    536c:	465b      	mov	r3, fp
    536e:	2800      	cmp	r0, #0
    5370:	d0be      	beq.n	52f0 <_dtoa_r+0x458>
    5372:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5376:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5378:	e1aa      	b.n	56d0 <_dtoa_r+0x838>
    537a:	4640      	mov	r0, r8
    537c:	f7fd f99e 	bl	26bc <__aeabi_i2d>
    5380:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5384:	f7fd fa00 	bl	2788 <__aeabi_dmul>
    5388:	f240 0300 	movw	r3, #0
    538c:	2200      	movs	r2, #0
    538e:	f2c4 031c 	movt	r3, #16412	; 0x401c
    5392:	f7fd f847 	bl	2424 <__adddf3>
    5396:	9a08      	ldr	r2, [sp, #32]
    5398:	f1a1 7550 	sub.w	r5, r1, #54525952	; 0x3400000
    539c:	4680      	mov	r8, r0
    539e:	46a9      	mov	r9, r5
    53a0:	2a00      	cmp	r2, #0
    53a2:	f040 82ec 	bne.w	597e <_dtoa_r+0xae6>
    53a6:	f240 0300 	movw	r3, #0
    53aa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    53ae:	2200      	movs	r2, #0
    53b0:	f2c4 0314 	movt	r3, #16404	; 0x4014
    53b4:	f7fd f834 	bl	2420 <__aeabi_dsub>
    53b8:	4642      	mov	r2, r8
    53ba:	462b      	mov	r3, r5
    53bc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    53c0:	f003 f9a6 	bl	8710 <__aeabi_dcmpgt>
    53c4:	2800      	cmp	r0, #0
    53c6:	f040 824a 	bne.w	585e <_dtoa_r+0x9c6>
    53ca:	4642      	mov	r2, r8
    53cc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    53d0:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
    53d4:	f003 f97e 	bl	86d4 <__aeabi_dcmplt>
    53d8:	2800      	cmp	r0, #0
    53da:	f040 81d5 	bne.w	5788 <_dtoa_r+0x8f0>
    53de:	e9dd 8906 	ldrd	r8, r9, [sp, #24]
    53e2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
    53e4:	ea6f 0703 	mvn.w	r7, r3
    53e8:	ea4f 77d7 	mov.w	r7, r7, lsr #31
    53ec:	2e0e      	cmp	r6, #14
    53ee:	bfcc      	ite	gt
    53f0:	2700      	movgt	r7, #0
    53f2:	f007 0701 	andle.w	r7, r7, #1
    53f6:	2f00      	cmp	r7, #0
    53f8:	f000 80b7 	beq.w	556a <_dtoa_r+0x6d2>
    53fc:	982b      	ldr	r0, [sp, #172]	; 0xac
    53fe:	f249 1330 	movw	r3, #37168	; 0x9130
    5402:	f2c0 0300 	movt	r3, #0
    5406:	9908      	ldr	r1, [sp, #32]
    5408:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
    540c:	0fc2      	lsrs	r2, r0, #31
    540e:	2900      	cmp	r1, #0
    5410:	bfcc      	ite	gt
    5412:	2200      	movgt	r2, #0
    5414:	f002 0201 	andle.w	r2, r2, #1
    5418:	e9d3 0100 	ldrd	r0, r1, [r3]
    541c:	e9cd 0104 	strd	r0, r1, [sp, #16]
    5420:	2a00      	cmp	r2, #0
    5422:	f040 81a0 	bne.w	5766 <_dtoa_r+0x8ce>
    5426:	4602      	mov	r2, r0
    5428:	460b      	mov	r3, r1
    542a:	4640      	mov	r0, r8
    542c:	4649      	mov	r1, r9
    542e:	f7fd fad5 	bl	29dc <__aeabi_ddiv>
    5432:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5434:	f003 f976 	bl	8724 <__aeabi_d2iz>
    5438:	4682      	mov	sl, r0
    543a:	f7fd f93f 	bl	26bc <__aeabi_i2d>
    543e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    5442:	f7fd f9a1 	bl	2788 <__aeabi_dmul>
    5446:	4602      	mov	r2, r0
    5448:	460b      	mov	r3, r1
    544a:	4640      	mov	r0, r8
    544c:	4649      	mov	r1, r9
    544e:	f7fc ffe7 	bl	2420 <__aeabi_dsub>
    5452:	f10a 0330 	add.w	r3, sl, #48	; 0x30
    5456:	f805 3b01 	strb.w	r3, [r5], #1
    545a:	9a08      	ldr	r2, [sp, #32]
    545c:	2a01      	cmp	r2, #1
    545e:	4680      	mov	r8, r0
    5460:	4689      	mov	r9, r1
    5462:	d052      	beq.n	550a <_dtoa_r+0x672>
    5464:	f240 0300 	movw	r3, #0
    5468:	2200      	movs	r2, #0
    546a:	f2c4 0324 	movt	r3, #16420	; 0x4024
    546e:	f7fd f98b 	bl	2788 <__aeabi_dmul>
    5472:	2200      	movs	r2, #0
    5474:	2300      	movs	r3, #0
    5476:	e9cd 0106 	strd	r0, r1, [sp, #24]
    547a:	f003 f921 	bl	86c0 <__aeabi_dcmpeq>
    547e:	2800      	cmp	r0, #0
    5480:	f040 81eb 	bne.w	585a <_dtoa_r+0x9c2>
    5484:	9810      	ldr	r0, [sp, #64]	; 0x40
    5486:	f04f 0801 	mov.w	r8, #1
    548a:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
    548e:	46a3      	mov	fp, r4
    5490:	1c87      	adds	r7, r0, #2
    5492:	960f      	str	r6, [sp, #60]	; 0x3c
    5494:	f8dd 9020 	ldr.w	r9, [sp, #32]
    5498:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
    549c:	e00a      	b.n	54b4 <_dtoa_r+0x61c>
    549e:	f7fd f973 	bl	2788 <__aeabi_dmul>
    54a2:	2200      	movs	r2, #0
    54a4:	2300      	movs	r3, #0
    54a6:	4604      	mov	r4, r0
    54a8:	460d      	mov	r5, r1
    54aa:	f003 f909 	bl	86c0 <__aeabi_dcmpeq>
    54ae:	2800      	cmp	r0, #0
    54b0:	f040 81ce 	bne.w	5850 <_dtoa_r+0x9b8>
    54b4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    54b8:	4620      	mov	r0, r4
    54ba:	4629      	mov	r1, r5
    54bc:	f108 0801 	add.w	r8, r8, #1
    54c0:	f7fd fa8c 	bl	29dc <__aeabi_ddiv>
    54c4:	463e      	mov	r6, r7
    54c6:	f003 f92d 	bl	8724 <__aeabi_d2iz>
    54ca:	4682      	mov	sl, r0
    54cc:	f7fd f8f6 	bl	26bc <__aeabi_i2d>
    54d0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
    54d4:	f7fd f958 	bl	2788 <__aeabi_dmul>
    54d8:	4602      	mov	r2, r0
    54da:	460b      	mov	r3, r1
    54dc:	4620      	mov	r0, r4
    54de:	4629      	mov	r1, r5
    54e0:	f7fc ff9e 	bl	2420 <__aeabi_dsub>
    54e4:	2200      	movs	r2, #0
    54e6:	f10a 0c30 	add.w	ip, sl, #48	; 0x30
    54ea:	f807 cc01 	strb.w	ip, [r7, #-1]
    54ee:	3701      	adds	r7, #1
    54f0:	45c1      	cmp	r9, r8
    54f2:	f240 0300 	movw	r3, #0
    54f6:	f2c4 0324 	movt	r3, #16420	; 0x4024
    54fa:	d1d0      	bne.n	549e <_dtoa_r+0x606>
    54fc:	4635      	mov	r5, r6
    54fe:	465c      	mov	r4, fp
    5500:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5502:	4680      	mov	r8, r0
    5504:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    5508:	4689      	mov	r9, r1
    550a:	4642      	mov	r2, r8
    550c:	464b      	mov	r3, r9
    550e:	4640      	mov	r0, r8
    5510:	4649      	mov	r1, r9
    5512:	f7fc ff87 	bl	2424 <__adddf3>
    5516:	4680      	mov	r8, r0
    5518:	4689      	mov	r9, r1
    551a:	4642      	mov	r2, r8
    551c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5520:	464b      	mov	r3, r9
    5522:	f003 f8d7 	bl	86d4 <__aeabi_dcmplt>
    5526:	b960      	cbnz	r0, 5542 <_dtoa_r+0x6aa>
    5528:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    552c:	4642      	mov	r2, r8
    552e:	464b      	mov	r3, r9
    5530:	f003 f8c6 	bl	86c0 <__aeabi_dcmpeq>
    5534:	2800      	cmp	r0, #0
    5536:	f000 8190 	beq.w	585a <_dtoa_r+0x9c2>
    553a:	f01a 0f01 	tst.w	sl, #1
    553e:	f000 818c 	beq.w	585a <_dtoa_r+0x9c2>
    5542:	9910      	ldr	r1, [sp, #64]	; 0x40
    5544:	e000      	b.n	5548 <_dtoa_r+0x6b0>
    5546:	461d      	mov	r5, r3
    5548:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    554c:	1e6b      	subs	r3, r5, #1
    554e:	2a39      	cmp	r2, #57	; 0x39
    5550:	f040 8367 	bne.w	5c22 <_dtoa_r+0xd8a>
    5554:	428b      	cmp	r3, r1
    5556:	d1f6      	bne.n	5546 <_dtoa_r+0x6ae>
    5558:	9910      	ldr	r1, [sp, #64]	; 0x40
    555a:	2330      	movs	r3, #48	; 0x30
    555c:	3601      	adds	r6, #1
    555e:	2231      	movs	r2, #49	; 0x31
    5560:	700b      	strb	r3, [r1, #0]
    5562:	9b10      	ldr	r3, [sp, #64]	; 0x40
    5564:	701a      	strb	r2, [r3, #0]
    5566:	9612      	str	r6, [sp, #72]	; 0x48
    5568:	e0b2      	b.n	56d0 <_dtoa_r+0x838>
    556a:	9a16      	ldr	r2, [sp, #88]	; 0x58
    556c:	2a00      	cmp	r2, #0
    556e:	f040 80df 	bne.w	5730 <_dtoa_r+0x898>
    5572:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5574:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5576:	920c      	str	r2, [sp, #48]	; 0x30
    5578:	2d00      	cmp	r5, #0
    557a:	bfd4      	ite	le
    557c:	2300      	movle	r3, #0
    557e:	2301      	movgt	r3, #1
    5580:	f1ba 0f00 	cmp.w	sl, #0
    5584:	bfd4      	ite	le
    5586:	2300      	movle	r3, #0
    5588:	f003 0301 	andgt.w	r3, r3, #1
    558c:	b14b      	cbz	r3, 55a2 <_dtoa_r+0x70a>
    558e:	45aa      	cmp	sl, r5
    5590:	bfb4      	ite	lt
    5592:	4653      	movlt	r3, sl
    5594:	462b      	movge	r3, r5
    5596:	980f      	ldr	r0, [sp, #60]	; 0x3c
    5598:	ebc3 0a0a 	rsb	sl, r3, sl
    559c:	1aed      	subs	r5, r5, r3
    559e:	1ac0      	subs	r0, r0, r3
    55a0:	900f      	str	r0, [sp, #60]	; 0x3c
    55a2:	9915      	ldr	r1, [sp, #84]	; 0x54
    55a4:	2900      	cmp	r1, #0
    55a6:	dd1c      	ble.n	55e2 <_dtoa_r+0x74a>
    55a8:	9a16      	ldr	r2, [sp, #88]	; 0x58
    55aa:	2a00      	cmp	r2, #0
    55ac:	f000 82e9 	beq.w	5b82 <_dtoa_r+0xcea>
    55b0:	2f00      	cmp	r7, #0
    55b2:	dd12      	ble.n	55da <_dtoa_r+0x742>
    55b4:	990c      	ldr	r1, [sp, #48]	; 0x30
    55b6:	463a      	mov	r2, r7
    55b8:	4620      	mov	r0, r4
    55ba:	f002 f9d5 	bl	7968 <__pow5mult>
    55be:	465a      	mov	r2, fp
    55c0:	900c      	str	r0, [sp, #48]	; 0x30
    55c2:	4620      	mov	r0, r4
    55c4:	990c      	ldr	r1, [sp, #48]	; 0x30
    55c6:	f002 f8e7 	bl	7798 <__multiply>
    55ca:	4659      	mov	r1, fp
    55cc:	4603      	mov	r3, r0
    55ce:	4620      	mov	r0, r4
    55d0:	9303      	str	r3, [sp, #12]
    55d2:	f001 ff4d 	bl	7470 <_Bfree>
    55d6:	9b03      	ldr	r3, [sp, #12]
    55d8:	469b      	mov	fp, r3
    55da:	9b15      	ldr	r3, [sp, #84]	; 0x54
    55dc:	1bda      	subs	r2, r3, r7
    55de:	f040 8311 	bne.w	5c04 <_dtoa_r+0xd6c>
    55e2:	2101      	movs	r1, #1
    55e4:	4620      	mov	r0, r4
    55e6:	f002 f971 	bl	78cc <__i2b>
    55ea:	9006      	str	r0, [sp, #24]
    55ec:	9817      	ldr	r0, [sp, #92]	; 0x5c
    55ee:	2800      	cmp	r0, #0
    55f0:	dd05      	ble.n	55fe <_dtoa_r+0x766>
    55f2:	9906      	ldr	r1, [sp, #24]
    55f4:	4620      	mov	r0, r4
    55f6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    55f8:	f002 f9b6 	bl	7968 <__pow5mult>
    55fc:	9006      	str	r0, [sp, #24]
    55fe:	992a      	ldr	r1, [sp, #168]	; 0xa8
    5600:	2901      	cmp	r1, #1
    5602:	f340 810a 	ble.w	581a <_dtoa_r+0x982>
    5606:	2700      	movs	r7, #0
    5608:	9b17      	ldr	r3, [sp, #92]	; 0x5c
    560a:	2b00      	cmp	r3, #0
    560c:	f040 8261 	bne.w	5ad2 <_dtoa_r+0xc3a>
    5610:	2301      	movs	r3, #1
    5612:	4453      	add	r3, sl
    5614:	f013 031f 	ands.w	r3, r3, #31
    5618:	f040 812a 	bne.w	5870 <_dtoa_r+0x9d8>
    561c:	231c      	movs	r3, #28
    561e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5620:	449a      	add	sl, r3
    5622:	18ed      	adds	r5, r5, r3
    5624:	18d2      	adds	r2, r2, r3
    5626:	920f      	str	r2, [sp, #60]	; 0x3c
    5628:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
    562a:	2b00      	cmp	r3, #0
    562c:	dd05      	ble.n	563a <_dtoa_r+0x7a2>
    562e:	4659      	mov	r1, fp
    5630:	461a      	mov	r2, r3
    5632:	4620      	mov	r0, r4
    5634:	f002 f852 	bl	76dc <__lshift>
    5638:	4683      	mov	fp, r0
    563a:	f1ba 0f00 	cmp.w	sl, #0
    563e:	dd05      	ble.n	564c <_dtoa_r+0x7b4>
    5640:	9906      	ldr	r1, [sp, #24]
    5642:	4652      	mov	r2, sl
    5644:	4620      	mov	r0, r4
    5646:	f002 f849 	bl	76dc <__lshift>
    564a:	9006      	str	r0, [sp, #24]
    564c:	9818      	ldr	r0, [sp, #96]	; 0x60
    564e:	2800      	cmp	r0, #0
    5650:	f040 8229 	bne.w	5aa6 <_dtoa_r+0xc0e>
    5654:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5656:	9908      	ldr	r1, [sp, #32]
    5658:	2802      	cmp	r0, #2
    565a:	bfd4      	ite	le
    565c:	2300      	movle	r3, #0
    565e:	2301      	movgt	r3, #1
    5660:	2900      	cmp	r1, #0
    5662:	bfcc      	ite	gt
    5664:	2300      	movgt	r3, #0
    5666:	f003 0301 	andle.w	r3, r3, #1
    566a:	2b00      	cmp	r3, #0
    566c:	f000 810c 	beq.w	5888 <_dtoa_r+0x9f0>
    5670:	2900      	cmp	r1, #0
    5672:	f040 808c 	bne.w	578e <_dtoa_r+0x8f6>
    5676:	2205      	movs	r2, #5
    5678:	9906      	ldr	r1, [sp, #24]
    567a:	9b08      	ldr	r3, [sp, #32]
    567c:	4620      	mov	r0, r4
    567e:	f002 f92f 	bl	78e0 <__multadd>
    5682:	9006      	str	r0, [sp, #24]
    5684:	4658      	mov	r0, fp
    5686:	9906      	ldr	r1, [sp, #24]
    5688:	f001 fdb8 	bl	71fc <__mcmp>
    568c:	2800      	cmp	r0, #0
    568e:	dd7e      	ble.n	578e <_dtoa_r+0x8f6>
    5690:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5692:	3601      	adds	r6, #1
    5694:	2700      	movs	r7, #0
    5696:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    569a:	2331      	movs	r3, #49	; 0x31
    569c:	f805 3b01 	strb.w	r3, [r5], #1
    56a0:	9906      	ldr	r1, [sp, #24]
    56a2:	4620      	mov	r0, r4
    56a4:	f001 fee4 	bl	7470 <_Bfree>
    56a8:	f1ba 0f00 	cmp.w	sl, #0
    56ac:	f000 80d5 	beq.w	585a <_dtoa_r+0x9c2>
    56b0:	1e3b      	subs	r3, r7, #0
    56b2:	bf18      	it	ne
    56b4:	2301      	movne	r3, #1
    56b6:	4557      	cmp	r7, sl
    56b8:	bf0c      	ite	eq
    56ba:	2300      	moveq	r3, #0
    56bc:	f003 0301 	andne.w	r3, r3, #1
    56c0:	2b00      	cmp	r3, #0
    56c2:	f040 80d0 	bne.w	5866 <_dtoa_r+0x9ce>
    56c6:	4651      	mov	r1, sl
    56c8:	4620      	mov	r0, r4
    56ca:	f001 fed1 	bl	7470 <_Bfree>
    56ce:	9612      	str	r6, [sp, #72]	; 0x48
    56d0:	4620      	mov	r0, r4
    56d2:	4659      	mov	r1, fp
    56d4:	f001 fecc 	bl	7470 <_Bfree>
    56d8:	9a12      	ldr	r2, [sp, #72]	; 0x48
    56da:	1c53      	adds	r3, r2, #1
    56dc:	2200      	movs	r2, #0
    56de:	702a      	strb	r2, [r5, #0]
    56e0:	982c      	ldr	r0, [sp, #176]	; 0xb0
    56e2:	992e      	ldr	r1, [sp, #184]	; 0xb8
    56e4:	6003      	str	r3, [r0, #0]
    56e6:	2900      	cmp	r1, #0
    56e8:	f000 81d4 	beq.w	5a94 <_dtoa_r+0xbfc>
    56ec:	9a2e      	ldr	r2, [sp, #184]	; 0xb8
    56ee:	9810      	ldr	r0, [sp, #64]	; 0x40
    56f0:	6015      	str	r5, [r2, #0]
    56f2:	e412      	b.n	4f1a <_dtoa_r+0x82>
    56f4:	2010      	movs	r0, #16
    56f6:	f001 f889 	bl	680c <malloc>
    56fa:	60c6      	str	r6, [r0, #12]
    56fc:	6046      	str	r6, [r0, #4]
    56fe:	6086      	str	r6, [r0, #8]
    5700:	6006      	str	r6, [r0, #0]
    5702:	4606      	mov	r6, r0
    5704:	6260      	str	r0, [r4, #36]	; 0x24
    5706:	f7ff bbd2 	b.w	4eae <_dtoa_r+0x16>
    570a:	980f      	ldr	r0, [sp, #60]	; 0x3c
    570c:	4271      	negs	r1, r6
    570e:	2200      	movs	r2, #0
    5710:	9115      	str	r1, [sp, #84]	; 0x54
    5712:	1b80      	subs	r0, r0, r6
    5714:	9217      	str	r2, [sp, #92]	; 0x5c
    5716:	900f      	str	r0, [sp, #60]	; 0x3c
    5718:	e48a      	b.n	5030 <_dtoa_r+0x198>
    571a:	2100      	movs	r1, #0
    571c:	3e01      	subs	r6, #1
    571e:	9118      	str	r1, [sp, #96]	; 0x60
    5720:	e472      	b.n	5008 <_dtoa_r+0x170>
    5722:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
    5726:	f04f 0802 	mov.w	r8, #2
    572a:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
    572e:	e521      	b.n	5174 <_dtoa_r+0x2dc>
    5730:	982a      	ldr	r0, [sp, #168]	; 0xa8
    5732:	2801      	cmp	r0, #1
    5734:	f340 826c 	ble.w	5c10 <_dtoa_r+0xd78>
    5738:	9a08      	ldr	r2, [sp, #32]
    573a:	9815      	ldr	r0, [sp, #84]	; 0x54
    573c:	1e53      	subs	r3, r2, #1
    573e:	4298      	cmp	r0, r3
    5740:	f2c0 8258 	blt.w	5bf4 <_dtoa_r+0xd5c>
    5744:	1ac7      	subs	r7, r0, r3
    5746:	9b08      	ldr	r3, [sp, #32]
    5748:	2b00      	cmp	r3, #0
    574a:	bfa8      	it	ge
    574c:	9d0f      	ldrge	r5, [sp, #60]	; 0x3c
    574e:	f2c0 8273 	blt.w	5c38 <_dtoa_r+0xda0>
    5752:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5754:	4620      	mov	r0, r4
    5756:	2101      	movs	r1, #1
    5758:	449a      	add	sl, r3
    575a:	18d2      	adds	r2, r2, r3
    575c:	920f      	str	r2, [sp, #60]	; 0x3c
    575e:	f002 f8b5 	bl	78cc <__i2b>
    5762:	900c      	str	r0, [sp, #48]	; 0x30
    5764:	e708      	b.n	5578 <_dtoa_r+0x6e0>
    5766:	9b08      	ldr	r3, [sp, #32]
    5768:	b973      	cbnz	r3, 5788 <_dtoa_r+0x8f0>
    576a:	f240 0300 	movw	r3, #0
    576e:	2200      	movs	r2, #0
    5770:	f2c4 0314 	movt	r3, #16404	; 0x4014
    5774:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
    5778:	f7fd f806 	bl	2788 <__aeabi_dmul>
    577c:	4642      	mov	r2, r8
    577e:	464b      	mov	r3, r9
    5780:	f002 ffbc 	bl	86fc <__aeabi_dcmpge>
    5784:	2800      	cmp	r0, #0
    5786:	d06a      	beq.n	585e <_dtoa_r+0x9c6>
    5788:	2200      	movs	r2, #0
    578a:	9206      	str	r2, [sp, #24]
    578c:	920c      	str	r2, [sp, #48]	; 0x30
    578e:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    5790:	2700      	movs	r7, #0
    5792:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    5796:	43de      	mvns	r6, r3
    5798:	9d10      	ldr	r5, [sp, #64]	; 0x40
    579a:	e781      	b.n	56a0 <_dtoa_r+0x808>
    579c:	2100      	movs	r1, #0
    579e:	9116      	str	r1, [sp, #88]	; 0x58
    57a0:	982b      	ldr	r0, [sp, #172]	; 0xac
    57a2:	2800      	cmp	r0, #0
    57a4:	f340 819f 	ble.w	5ae6 <_dtoa_r+0xc4e>
    57a8:	982b      	ldr	r0, [sp, #172]	; 0xac
    57aa:	4601      	mov	r1, r0
    57ac:	9011      	str	r0, [sp, #68]	; 0x44
    57ae:	9008      	str	r0, [sp, #32]
    57b0:	6a65      	ldr	r5, [r4, #36]	; 0x24
    57b2:	2200      	movs	r2, #0
    57b4:	2917      	cmp	r1, #23
    57b6:	606a      	str	r2, [r5, #4]
    57b8:	f240 82ab 	bls.w	5d12 <_dtoa_r+0xe7a>
    57bc:	2304      	movs	r3, #4
    57be:	005b      	lsls	r3, r3, #1
    57c0:	3201      	adds	r2, #1
    57c2:	f103 0014 	add.w	r0, r3, #20
    57c6:	4288      	cmp	r0, r1
    57c8:	d9f9      	bls.n	57be <_dtoa_r+0x926>
    57ca:	9b08      	ldr	r3, [sp, #32]
    57cc:	606a      	str	r2, [r5, #4]
    57ce:	2b0e      	cmp	r3, #14
    57d0:	bf8c      	ite	hi
    57d2:	2700      	movhi	r7, #0
    57d4:	f007 0701 	andls.w	r7, r7, #1
    57d8:	e49d      	b.n	5116 <_dtoa_r+0x27e>
    57da:	2201      	movs	r2, #1
    57dc:	9216      	str	r2, [sp, #88]	; 0x58
    57de:	9b2b      	ldr	r3, [sp, #172]	; 0xac
    57e0:	18f3      	adds	r3, r6, r3
    57e2:	9311      	str	r3, [sp, #68]	; 0x44
    57e4:	1c59      	adds	r1, r3, #1
    57e6:	2900      	cmp	r1, #0
    57e8:	bfc8      	it	gt
    57ea:	9108      	strgt	r1, [sp, #32]
    57ec:	dce0      	bgt.n	57b0 <_dtoa_r+0x918>
    57ee:	290e      	cmp	r1, #14
    57f0:	bf8c      	ite	hi
    57f2:	2700      	movhi	r7, #0
    57f4:	f007 0701 	andls.w	r7, r7, #1
    57f8:	9108      	str	r1, [sp, #32]
    57fa:	e489      	b.n	5110 <_dtoa_r+0x278>
    57fc:	2301      	movs	r3, #1
    57fe:	9316      	str	r3, [sp, #88]	; 0x58
    5800:	e7ce      	b.n	57a0 <_dtoa_r+0x908>
    5802:	2200      	movs	r2, #0
    5804:	9216      	str	r2, [sp, #88]	; 0x58
    5806:	e7ea      	b.n	57de <_dtoa_r+0x946>
    5808:	f04f 33ff 	mov.w	r3, #4294967295
    580c:	2700      	movs	r7, #0
    580e:	2001      	movs	r0, #1
    5810:	9311      	str	r3, [sp, #68]	; 0x44
    5812:	9016      	str	r0, [sp, #88]	; 0x58
    5814:	9308      	str	r3, [sp, #32]
    5816:	972b      	str	r7, [sp, #172]	; 0xac
    5818:	e47a      	b.n	5110 <_dtoa_r+0x278>
    581a:	f1b8 0f00 	cmp.w	r8, #0
    581e:	f47f aef2 	bne.w	5606 <_dtoa_r+0x76e>
    5822:	f029 437f 	bic.w	r3, r9, #4278190080	; 0xff000000
    5826:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    582a:	2b00      	cmp	r3, #0
    582c:	f47f aeeb 	bne.w	5606 <_dtoa_r+0x76e>
    5830:	f240 0300 	movw	r3, #0
    5834:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    5838:	ea09 0303 	and.w	r3, r9, r3
    583c:	2b00      	cmp	r3, #0
    583e:	f43f aee2 	beq.w	5606 <_dtoa_r+0x76e>
    5842:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
    5844:	f10a 0a01 	add.w	sl, sl, #1
    5848:	2701      	movs	r7, #1
    584a:	3201      	adds	r2, #1
    584c:	920f      	str	r2, [sp, #60]	; 0x3c
    584e:	e6db      	b.n	5608 <_dtoa_r+0x770>
    5850:	4635      	mov	r5, r6
    5852:	465c      	mov	r4, fp
    5854:	9e0f      	ldr	r6, [sp, #60]	; 0x3c
    5856:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
    585a:	9612      	str	r6, [sp, #72]	; 0x48
    585c:	e738      	b.n	56d0 <_dtoa_r+0x838>
    585e:	2000      	movs	r0, #0
    5860:	9006      	str	r0, [sp, #24]
    5862:	900c      	str	r0, [sp, #48]	; 0x30
    5864:	e714      	b.n	5690 <_dtoa_r+0x7f8>
    5866:	4639      	mov	r1, r7
    5868:	4620      	mov	r0, r4
    586a:	f001 fe01 	bl	7470 <_Bfree>
    586e:	e72a      	b.n	56c6 <_dtoa_r+0x82e>
    5870:	f1c3 0320 	rsb	r3, r3, #32
    5874:	2b04      	cmp	r3, #4
    5876:	f340 8254 	ble.w	5d22 <_dtoa_r+0xe8a>
    587a:	990f      	ldr	r1, [sp, #60]	; 0x3c
    587c:	3b04      	subs	r3, #4
    587e:	449a      	add	sl, r3
    5880:	18ed      	adds	r5, r5, r3
    5882:	18c9      	adds	r1, r1, r3
    5884:	910f      	str	r1, [sp, #60]	; 0x3c
    5886:	e6cf      	b.n	5628 <_dtoa_r+0x790>
    5888:	9916      	ldr	r1, [sp, #88]	; 0x58
    588a:	2900      	cmp	r1, #0
    588c:	f000 8131 	beq.w	5af2 <_dtoa_r+0xc5a>
    5890:	2d00      	cmp	r5, #0
    5892:	dd05      	ble.n	58a0 <_dtoa_r+0xa08>
    5894:	990c      	ldr	r1, [sp, #48]	; 0x30
    5896:	462a      	mov	r2, r5
    5898:	4620      	mov	r0, r4
    589a:	f001 ff1f 	bl	76dc <__lshift>
    589e:	900c      	str	r0, [sp, #48]	; 0x30
    58a0:	2f00      	cmp	r7, #0
    58a2:	f040 81ea 	bne.w	5c7a <_dtoa_r+0xde2>
    58a6:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    58aa:	9d10      	ldr	r5, [sp, #64]	; 0x40
    58ac:	2301      	movs	r3, #1
    58ae:	f008 0001 	and.w	r0, r8, #1
    58b2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
    58b4:	9011      	str	r0, [sp, #68]	; 0x44
    58b6:	950f      	str	r5, [sp, #60]	; 0x3c
    58b8:	461d      	mov	r5, r3
    58ba:	960c      	str	r6, [sp, #48]	; 0x30
    58bc:	9906      	ldr	r1, [sp, #24]
    58be:	4658      	mov	r0, fp
    58c0:	f7ff fa5a 	bl	4d78 <quorem>
    58c4:	4639      	mov	r1, r7
    58c6:	3030      	adds	r0, #48	; 0x30
    58c8:	900b      	str	r0, [sp, #44]	; 0x2c
    58ca:	4658      	mov	r0, fp
    58cc:	f001 fc96 	bl	71fc <__mcmp>
    58d0:	9906      	ldr	r1, [sp, #24]
    58d2:	4652      	mov	r2, sl
    58d4:	4606      	mov	r6, r0
    58d6:	4620      	mov	r0, r4
    58d8:	f001 fe84 	bl	75e4 <__mdiff>
    58dc:	68c3      	ldr	r3, [r0, #12]
    58de:	4680      	mov	r8, r0
    58e0:	2b00      	cmp	r3, #0
    58e2:	d03d      	beq.n	5960 <_dtoa_r+0xac8>
    58e4:	f04f 0901 	mov.w	r9, #1
    58e8:	4641      	mov	r1, r8
    58ea:	4620      	mov	r0, r4
    58ec:	f001 fdc0 	bl	7470 <_Bfree>
    58f0:	992a      	ldr	r1, [sp, #168]	; 0xa8
    58f2:	ea59 0101 	orrs.w	r1, r9, r1
    58f6:	d103      	bne.n	5900 <_dtoa_r+0xa68>
    58f8:	9a11      	ldr	r2, [sp, #68]	; 0x44
    58fa:	2a00      	cmp	r2, #0
    58fc:	f000 81eb 	beq.w	5cd6 <_dtoa_r+0xe3e>
    5900:	2e00      	cmp	r6, #0
    5902:	f2c0 819e 	blt.w	5c42 <_dtoa_r+0xdaa>
    5906:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
    5908:	4332      	orrs	r2, r6
    590a:	d103      	bne.n	5914 <_dtoa_r+0xa7c>
    590c:	9b11      	ldr	r3, [sp, #68]	; 0x44
    590e:	2b00      	cmp	r3, #0
    5910:	f000 8197 	beq.w	5c42 <_dtoa_r+0xdaa>
    5914:	f1b9 0f00 	cmp.w	r9, #0
    5918:	f300 81ce 	bgt.w	5cb8 <_dtoa_r+0xe20>
    591c:	990f      	ldr	r1, [sp, #60]	; 0x3c
    591e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5920:	f801 2b01 	strb.w	r2, [r1], #1
    5924:	9b08      	ldr	r3, [sp, #32]
    5926:	910f      	str	r1, [sp, #60]	; 0x3c
    5928:	429d      	cmp	r5, r3
    592a:	f000 81c2 	beq.w	5cb2 <_dtoa_r+0xe1a>
    592e:	4659      	mov	r1, fp
    5930:	220a      	movs	r2, #10
    5932:	2300      	movs	r3, #0
    5934:	4620      	mov	r0, r4
    5936:	f001 ffd3 	bl	78e0 <__multadd>
    593a:	4557      	cmp	r7, sl
    593c:	4639      	mov	r1, r7
    593e:	4683      	mov	fp, r0
    5940:	d014      	beq.n	596c <_dtoa_r+0xad4>
    5942:	220a      	movs	r2, #10
    5944:	2300      	movs	r3, #0
    5946:	4620      	mov	r0, r4
    5948:	3501      	adds	r5, #1
    594a:	f001 ffc9 	bl	78e0 <__multadd>
    594e:	4651      	mov	r1, sl
    5950:	220a      	movs	r2, #10
    5952:	2300      	movs	r3, #0
    5954:	4607      	mov	r7, r0
    5956:	4620      	mov	r0, r4
    5958:	f001 ffc2 	bl	78e0 <__multadd>
    595c:	4682      	mov	sl, r0
    595e:	e7ad      	b.n	58bc <_dtoa_r+0xa24>
    5960:	4658      	mov	r0, fp
    5962:	4641      	mov	r1, r8
    5964:	f001 fc4a 	bl	71fc <__mcmp>
    5968:	4681      	mov	r9, r0
    596a:	e7bd      	b.n	58e8 <_dtoa_r+0xa50>
    596c:	4620      	mov	r0, r4
    596e:	220a      	movs	r2, #10
    5970:	2300      	movs	r3, #0
    5972:	3501      	adds	r5, #1
    5974:	f001 ffb4 	bl	78e0 <__multadd>
    5978:	4607      	mov	r7, r0
    597a:	4682      	mov	sl, r0
    597c:	e79e      	b.n	58bc <_dtoa_r+0xa24>
    597e:	9612      	str	r6, [sp, #72]	; 0x48
    5980:	f8dd c020 	ldr.w	ip, [sp, #32]
    5984:	e459      	b.n	523a <_dtoa_r+0x3a2>
    5986:	4275      	negs	r5, r6
    5988:	2d00      	cmp	r5, #0
    598a:	f040 8101 	bne.w	5b90 <_dtoa_r+0xcf8>
    598e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5992:	f04f 0802 	mov.w	r8, #2
    5996:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    599a:	e40c      	b.n	51b6 <_dtoa_r+0x31e>
    599c:	f249 1130 	movw	r1, #37168	; 0x9130
    59a0:	4642      	mov	r2, r8
    59a2:	f2c0 0100 	movt	r1, #0
    59a6:	464b      	mov	r3, r9
    59a8:	eb01 01cc 	add.w	r1, r1, ip, lsl #3
    59ac:	f8cd c00c 	str.w	ip, [sp, #12]
    59b0:	9d10      	ldr	r5, [sp, #64]	; 0x40
    59b2:	e951 0102 	ldrd	r0, r1, [r1, #-8]
    59b6:	f7fc fee7 	bl	2788 <__aeabi_dmul>
    59ba:	e9cd 011a 	strd	r0, r1, [sp, #104]	; 0x68
    59be:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    59c2:	f002 feaf 	bl	8724 <__aeabi_d2iz>
    59c6:	4607      	mov	r7, r0
    59c8:	f7fc fe78 	bl	26bc <__aeabi_i2d>
    59cc:	460b      	mov	r3, r1
    59ce:	4602      	mov	r2, r0
    59d0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    59d4:	f7fc fd24 	bl	2420 <__aeabi_dsub>
    59d8:	f107 0330 	add.w	r3, r7, #48	; 0x30
    59dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    59e0:	f805 3b01 	strb.w	r3, [r5], #1
    59e4:	f8dd c00c 	ldr.w	ip, [sp, #12]
    59e8:	f1bc 0f01 	cmp.w	ip, #1
    59ec:	d029      	beq.n	5a42 <_dtoa_r+0xbaa>
    59ee:	46d1      	mov	r9, sl
    59f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    59f4:	46b2      	mov	sl, r6
    59f6:	9e10      	ldr	r6, [sp, #64]	; 0x40
    59f8:	951c      	str	r5, [sp, #112]	; 0x70
    59fa:	2701      	movs	r7, #1
    59fc:	4665      	mov	r5, ip
    59fe:	46a0      	mov	r8, r4
    5a00:	f240 0300 	movw	r3, #0
    5a04:	2200      	movs	r2, #0
    5a06:	f2c4 0324 	movt	r3, #16420	; 0x4024
    5a0a:	f7fc febd 	bl	2788 <__aeabi_dmul>
    5a0e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5a12:	f002 fe87 	bl	8724 <__aeabi_d2iz>
    5a16:	4604      	mov	r4, r0
    5a18:	f7fc fe50 	bl	26bc <__aeabi_i2d>
    5a1c:	3430      	adds	r4, #48	; 0x30
    5a1e:	4602      	mov	r2, r0
    5a20:	460b      	mov	r3, r1
    5a22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5a26:	f7fc fcfb 	bl	2420 <__aeabi_dsub>
    5a2a:	55f4      	strb	r4, [r6, r7]
    5a2c:	3701      	adds	r7, #1
    5a2e:	42af      	cmp	r7, r5
    5a30:	d1e6      	bne.n	5a00 <_dtoa_r+0xb68>
    5a32:	9d1c      	ldr	r5, [sp, #112]	; 0x70
    5a34:	3f01      	subs	r7, #1
    5a36:	4656      	mov	r6, sl
    5a38:	4644      	mov	r4, r8
    5a3a:	46ca      	mov	sl, r9
    5a3c:	19ed      	adds	r5, r5, r7
    5a3e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5a42:	f240 0300 	movw	r3, #0
    5a46:	2200      	movs	r2, #0
    5a48:	f6c3 73e0 	movt	r3, #16352	; 0x3fe0
    5a4c:	e9dd 011a 	ldrd	r0, r1, [sp, #104]	; 0x68
    5a50:	f7fc fce8 	bl	2424 <__adddf3>
    5a54:	4602      	mov	r2, r0
    5a56:	460b      	mov	r3, r1
    5a58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5a5c:	f002 fe58 	bl	8710 <__aeabi_dcmpgt>
    5a60:	b9f0      	cbnz	r0, 5aa0 <_dtoa_r+0xc08>
    5a62:	f240 0100 	movw	r1, #0
    5a66:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
    5a6a:	2000      	movs	r0, #0
    5a6c:	f6c3 71e0 	movt	r1, #16352	; 0x3fe0
    5a70:	f7fc fcd6 	bl	2420 <__aeabi_dsub>
    5a74:	4602      	mov	r2, r0
    5a76:	460b      	mov	r3, r1
    5a78:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
    5a7c:	f002 fe2a 	bl	86d4 <__aeabi_dcmplt>
    5a80:	2800      	cmp	r0, #0
    5a82:	f43f acac 	beq.w	53de <_dtoa_r+0x546>
    5a86:	462b      	mov	r3, r5
    5a88:	461d      	mov	r5, r3
    5a8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    5a8e:	2a30      	cmp	r2, #48	; 0x30
    5a90:	d0fa      	beq.n	5a88 <_dtoa_r+0xbf0>
    5a92:	e61d      	b.n	56d0 <_dtoa_r+0x838>
    5a94:	9810      	ldr	r0, [sp, #64]	; 0x40
    5a96:	f7ff ba40 	b.w	4f1a <_dtoa_r+0x82>
    5a9a:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5a9e:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5aa0:	9e12      	ldr	r6, [sp, #72]	; 0x48
    5aa2:	9910      	ldr	r1, [sp, #64]	; 0x40
    5aa4:	e550      	b.n	5548 <_dtoa_r+0x6b0>
    5aa6:	4658      	mov	r0, fp
    5aa8:	9906      	ldr	r1, [sp, #24]
    5aaa:	f001 fba7 	bl	71fc <__mcmp>
    5aae:	2800      	cmp	r0, #0
    5ab0:	f6bf add0 	bge.w	5654 <_dtoa_r+0x7bc>
    5ab4:	4659      	mov	r1, fp
    5ab6:	4620      	mov	r0, r4
    5ab8:	220a      	movs	r2, #10
    5aba:	2300      	movs	r3, #0
    5abc:	f001 ff10 	bl	78e0 <__multadd>
    5ac0:	9916      	ldr	r1, [sp, #88]	; 0x58
    5ac2:	3e01      	subs	r6, #1
    5ac4:	4683      	mov	fp, r0
    5ac6:	2900      	cmp	r1, #0
    5ac8:	f040 8119 	bne.w	5cfe <_dtoa_r+0xe66>
    5acc:	9a11      	ldr	r2, [sp, #68]	; 0x44
    5ace:	9208      	str	r2, [sp, #32]
    5ad0:	e5c0      	b.n	5654 <_dtoa_r+0x7bc>
    5ad2:	9806      	ldr	r0, [sp, #24]
    5ad4:	6903      	ldr	r3, [r0, #16]
    5ad6:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    5ada:	6918      	ldr	r0, [r3, #16]
    5adc:	f001 fb3c 	bl	7158 <__hi0bits>
    5ae0:	f1c0 0320 	rsb	r3, r0, #32
    5ae4:	e595      	b.n	5612 <_dtoa_r+0x77a>
    5ae6:	2101      	movs	r1, #1
    5ae8:	9111      	str	r1, [sp, #68]	; 0x44
    5aea:	9108      	str	r1, [sp, #32]
    5aec:	912b      	str	r1, [sp, #172]	; 0xac
    5aee:	f7ff bb0f 	b.w	5110 <_dtoa_r+0x278>
    5af2:	9d10      	ldr	r5, [sp, #64]	; 0x40
    5af4:	46b1      	mov	r9, r6
    5af6:	9f16      	ldr	r7, [sp, #88]	; 0x58
    5af8:	46aa      	mov	sl, r5
    5afa:	f8dd 8018 	ldr.w	r8, [sp, #24]
    5afe:	9e08      	ldr	r6, [sp, #32]
    5b00:	e002      	b.n	5b08 <_dtoa_r+0xc70>
    5b02:	f001 feed 	bl	78e0 <__multadd>
    5b06:	4683      	mov	fp, r0
    5b08:	4641      	mov	r1, r8
    5b0a:	4658      	mov	r0, fp
    5b0c:	f7ff f934 	bl	4d78 <quorem>
    5b10:	3501      	adds	r5, #1
    5b12:	220a      	movs	r2, #10
    5b14:	2300      	movs	r3, #0
    5b16:	4659      	mov	r1, fp
    5b18:	f100 0c30 	add.w	ip, r0, #48	; 0x30
    5b1c:	f80a c007 	strb.w	ip, [sl, r7]
    5b20:	3701      	adds	r7, #1
    5b22:	4620      	mov	r0, r4
    5b24:	42be      	cmp	r6, r7
    5b26:	dcec      	bgt.n	5b02 <_dtoa_r+0xc6a>
    5b28:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
    5b2c:	464e      	mov	r6, r9
    5b2e:	2700      	movs	r7, #0
    5b30:	f8cd c02c 	str.w	ip, [sp, #44]	; 0x2c
    5b34:	4659      	mov	r1, fp
    5b36:	2201      	movs	r2, #1
    5b38:	4620      	mov	r0, r4
    5b3a:	f001 fdcf 	bl	76dc <__lshift>
    5b3e:	9906      	ldr	r1, [sp, #24]
    5b40:	4683      	mov	fp, r0
    5b42:	f001 fb5b 	bl	71fc <__mcmp>
    5b46:	2800      	cmp	r0, #0
    5b48:	dd0f      	ble.n	5b6a <_dtoa_r+0xcd2>
    5b4a:	9910      	ldr	r1, [sp, #64]	; 0x40
    5b4c:	e000      	b.n	5b50 <_dtoa_r+0xcb8>
    5b4e:	461d      	mov	r5, r3
    5b50:	f815 2c01 	ldrb.w	r2, [r5, #-1]
    5b54:	1e6b      	subs	r3, r5, #1
    5b56:	2a39      	cmp	r2, #57	; 0x39
    5b58:	f040 808c 	bne.w	5c74 <_dtoa_r+0xddc>
    5b5c:	428b      	cmp	r3, r1
    5b5e:	d1f6      	bne.n	5b4e <_dtoa_r+0xcb6>
    5b60:	9910      	ldr	r1, [sp, #64]	; 0x40
    5b62:	2331      	movs	r3, #49	; 0x31
    5b64:	3601      	adds	r6, #1
    5b66:	700b      	strb	r3, [r1, #0]
    5b68:	e59a      	b.n	56a0 <_dtoa_r+0x808>
    5b6a:	d103      	bne.n	5b74 <_dtoa_r+0xcdc>
    5b6c:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5b6e:	f010 0f01 	tst.w	r0, #1
    5b72:	d1ea      	bne.n	5b4a <_dtoa_r+0xcb2>
    5b74:	462b      	mov	r3, r5
    5b76:	461d      	mov	r5, r3
    5b78:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
    5b7c:	2a30      	cmp	r2, #48	; 0x30
    5b7e:	d0fa      	beq.n	5b76 <_dtoa_r+0xcde>
    5b80:	e58e      	b.n	56a0 <_dtoa_r+0x808>
    5b82:	4659      	mov	r1, fp
    5b84:	9a15      	ldr	r2, [sp, #84]	; 0x54
    5b86:	4620      	mov	r0, r4
    5b88:	f001 feee 	bl	7968 <__pow5mult>
    5b8c:	4683      	mov	fp, r0
    5b8e:	e528      	b.n	55e2 <_dtoa_r+0x74a>
    5b90:	f005 030f 	and.w	r3, r5, #15
    5b94:	f249 1230 	movw	r2, #37168	; 0x9130
    5b98:	f2c0 0200 	movt	r2, #0
    5b9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
    5ba0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
    5ba4:	e9d3 2300 	ldrd	r2, r3, [r3]
    5ba8:	f7fc fdee 	bl	2788 <__aeabi_dmul>
    5bac:	112d      	asrs	r5, r5, #4
    5bae:	bf08      	it	eq
    5bb0:	f04f 0802 	moveq.w	r8, #2
    5bb4:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
    5bb8:	f43f aafd 	beq.w	51b6 <_dtoa_r+0x31e>
    5bbc:	f249 2708 	movw	r7, #37384	; 0x9208
    5bc0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
    5bc4:	f04f 0802 	mov.w	r8, #2
    5bc8:	f2c0 0700 	movt	r7, #0
    5bcc:	f015 0f01 	tst.w	r5, #1
    5bd0:	4610      	mov	r0, r2
    5bd2:	4619      	mov	r1, r3
    5bd4:	d007      	beq.n	5be6 <_dtoa_r+0xd4e>
    5bd6:	e9d7 2300 	ldrd	r2, r3, [r7]
    5bda:	f108 0801 	add.w	r8, r8, #1
    5bde:	f7fc fdd3 	bl	2788 <__aeabi_dmul>
    5be2:	4602      	mov	r2, r0
    5be4:	460b      	mov	r3, r1
    5be6:	3708      	adds	r7, #8
    5be8:	106d      	asrs	r5, r5, #1
    5bea:	d1ef      	bne.n	5bcc <_dtoa_r+0xd34>
    5bec:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    5bf0:	f7ff bae1 	b.w	51b6 <_dtoa_r+0x31e>
    5bf4:	9915      	ldr	r1, [sp, #84]	; 0x54
    5bf6:	9a17      	ldr	r2, [sp, #92]	; 0x5c
    5bf8:	1a5b      	subs	r3, r3, r1
    5bfa:	18c9      	adds	r1, r1, r3
    5bfc:	18d2      	adds	r2, r2, r3
    5bfe:	9115      	str	r1, [sp, #84]	; 0x54
    5c00:	9217      	str	r2, [sp, #92]	; 0x5c
    5c02:	e5a0      	b.n	5746 <_dtoa_r+0x8ae>
    5c04:	4659      	mov	r1, fp
    5c06:	4620      	mov	r0, r4
    5c08:	f001 feae 	bl	7968 <__pow5mult>
    5c0c:	4683      	mov	fp, r0
    5c0e:	e4e8      	b.n	55e2 <_dtoa_r+0x74a>
    5c10:	9919      	ldr	r1, [sp, #100]	; 0x64
    5c12:	2900      	cmp	r1, #0
    5c14:	d047      	beq.n	5ca6 <_dtoa_r+0xe0e>
    5c16:	f503 6386 	add.w	r3, r3, #1072	; 0x430
    5c1a:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5c1c:	3303      	adds	r3, #3
    5c1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5c20:	e597      	b.n	5752 <_dtoa_r+0x8ba>
    5c22:	3201      	adds	r2, #1
    5c24:	b2d2      	uxtb	r2, r2
    5c26:	e49d      	b.n	5564 <_dtoa_r+0x6cc>
    5c28:	f8dd b068 	ldr.w	fp, [sp, #104]	; 0x68
    5c2c:	f8dd a070 	ldr.w	sl, [sp, #112]	; 0x70
    5c30:	9e1d      	ldr	r6, [sp, #116]	; 0x74
    5c32:	9c0c      	ldr	r4, [sp, #48]	; 0x30
    5c34:	f7ff bbd3 	b.w	53de <_dtoa_r+0x546>
    5c38:	990f      	ldr	r1, [sp, #60]	; 0x3c
    5c3a:	2300      	movs	r3, #0
    5c3c:	9808      	ldr	r0, [sp, #32]
    5c3e:	1a0d      	subs	r5, r1, r0
    5c40:	e587      	b.n	5752 <_dtoa_r+0x8ba>
    5c42:	f1b9 0f00 	cmp.w	r9, #0
    5c46:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5c48:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5c4a:	dd0f      	ble.n	5c6c <_dtoa_r+0xdd4>
    5c4c:	4659      	mov	r1, fp
    5c4e:	2201      	movs	r2, #1
    5c50:	4620      	mov	r0, r4
    5c52:	f001 fd43 	bl	76dc <__lshift>
    5c56:	9906      	ldr	r1, [sp, #24]
    5c58:	4683      	mov	fp, r0
    5c5a:	f001 facf 	bl	71fc <__mcmp>
    5c5e:	2800      	cmp	r0, #0
    5c60:	dd47      	ble.n	5cf2 <_dtoa_r+0xe5a>
    5c62:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5c64:	2939      	cmp	r1, #57	; 0x39
    5c66:	d031      	beq.n	5ccc <_dtoa_r+0xe34>
    5c68:	3101      	adds	r1, #1
    5c6a:	910b      	str	r1, [sp, #44]	; 0x2c
    5c6c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
    5c6e:	f805 2b01 	strb.w	r2, [r5], #1
    5c72:	e515      	b.n	56a0 <_dtoa_r+0x808>
    5c74:	3201      	adds	r2, #1
    5c76:	701a      	strb	r2, [r3, #0]
    5c78:	e512      	b.n	56a0 <_dtoa_r+0x808>
    5c7a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
    5c7c:	4620      	mov	r0, r4
    5c7e:	6851      	ldr	r1, [r2, #4]
    5c80:	f001 fc12 	bl	74a8 <_Balloc>
    5c84:	9b0c      	ldr	r3, [sp, #48]	; 0x30
    5c86:	f103 010c 	add.w	r1, r3, #12
    5c8a:	691a      	ldr	r2, [r3, #16]
    5c8c:	3202      	adds	r2, #2
    5c8e:	0092      	lsls	r2, r2, #2
    5c90:	4605      	mov	r5, r0
    5c92:	300c      	adds	r0, #12
    5c94:	f001 f8ce 	bl	6e34 <memcpy>
    5c98:	4620      	mov	r0, r4
    5c9a:	4629      	mov	r1, r5
    5c9c:	2201      	movs	r2, #1
    5c9e:	f001 fd1d 	bl	76dc <__lshift>
    5ca2:	4682      	mov	sl, r0
    5ca4:	e601      	b.n	58aa <_dtoa_r+0xa12>
    5ca6:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
    5ca8:	9f15      	ldr	r7, [sp, #84]	; 0x54
    5caa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5cac:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
    5cb0:	e54f      	b.n	5752 <_dtoa_r+0x8ba>
    5cb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5cb4:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5cb6:	e73d      	b.n	5b34 <_dtoa_r+0xc9c>
    5cb8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
    5cba:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5cbc:	2b39      	cmp	r3, #57	; 0x39
    5cbe:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5cc0:	d004      	beq.n	5ccc <_dtoa_r+0xe34>
    5cc2:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5cc4:	1c43      	adds	r3, r0, #1
    5cc6:	f805 3b01 	strb.w	r3, [r5], #1
    5cca:	e4e9      	b.n	56a0 <_dtoa_r+0x808>
    5ccc:	2339      	movs	r3, #57	; 0x39
    5cce:	f805 3b01 	strb.w	r3, [r5], #1
    5cd2:	9910      	ldr	r1, [sp, #64]	; 0x40
    5cd4:	e73c      	b.n	5b50 <_dtoa_r+0xcb8>
    5cd6:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5cd8:	4633      	mov	r3, r6
    5cda:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
    5cdc:	2839      	cmp	r0, #57	; 0x39
    5cde:	9e0c      	ldr	r6, [sp, #48]	; 0x30
    5ce0:	d0f4      	beq.n	5ccc <_dtoa_r+0xe34>
    5ce2:	2b00      	cmp	r3, #0
    5ce4:	dd01      	ble.n	5cea <_dtoa_r+0xe52>
    5ce6:	3001      	adds	r0, #1
    5ce8:	900b      	str	r0, [sp, #44]	; 0x2c
    5cea:	990b      	ldr	r1, [sp, #44]	; 0x2c
    5cec:	f805 1b01 	strb.w	r1, [r5], #1
    5cf0:	e4d6      	b.n	56a0 <_dtoa_r+0x808>
    5cf2:	d1bb      	bne.n	5c6c <_dtoa_r+0xdd4>
    5cf4:	980b      	ldr	r0, [sp, #44]	; 0x2c
    5cf6:	f010 0f01 	tst.w	r0, #1
    5cfa:	d0b7      	beq.n	5c6c <_dtoa_r+0xdd4>
    5cfc:	e7b1      	b.n	5c62 <_dtoa_r+0xdca>
    5cfe:	2300      	movs	r3, #0
    5d00:	990c      	ldr	r1, [sp, #48]	; 0x30
    5d02:	4620      	mov	r0, r4
    5d04:	220a      	movs	r2, #10
    5d06:	f001 fdeb 	bl	78e0 <__multadd>
    5d0a:	9b11      	ldr	r3, [sp, #68]	; 0x44
    5d0c:	9308      	str	r3, [sp, #32]
    5d0e:	900c      	str	r0, [sp, #48]	; 0x30
    5d10:	e4a0      	b.n	5654 <_dtoa_r+0x7bc>
    5d12:	9908      	ldr	r1, [sp, #32]
    5d14:	290e      	cmp	r1, #14
    5d16:	bf8c      	ite	hi
    5d18:	2700      	movhi	r7, #0
    5d1a:	f007 0701 	andls.w	r7, r7, #1
    5d1e:	f7ff b9fa 	b.w	5116 <_dtoa_r+0x27e>
    5d22:	f43f ac81 	beq.w	5628 <_dtoa_r+0x790>
    5d26:	331c      	adds	r3, #28
    5d28:	e479      	b.n	561e <_dtoa_r+0x786>
    5d2a:	2701      	movs	r7, #1
    5d2c:	f7ff b98a 	b.w	5044 <_dtoa_r+0x1ac>

00005d30 <_fflush_r>:
    5d30:	690b      	ldr	r3, [r1, #16]
    5d32:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    5d36:	460c      	mov	r4, r1
    5d38:	4680      	mov	r8, r0
    5d3a:	2b00      	cmp	r3, #0
    5d3c:	d071      	beq.n	5e22 <_fflush_r+0xf2>
    5d3e:	b110      	cbz	r0, 5d46 <_fflush_r+0x16>
    5d40:	6983      	ldr	r3, [r0, #24]
    5d42:	2b00      	cmp	r3, #0
    5d44:	d078      	beq.n	5e38 <_fflush_r+0x108>
    5d46:	f249 038c 	movw	r3, #37004	; 0x908c
    5d4a:	f2c0 0300 	movt	r3, #0
    5d4e:	429c      	cmp	r4, r3
    5d50:	bf08      	it	eq
    5d52:	f8d8 4004 	ldreq.w	r4, [r8, #4]
    5d56:	d010      	beq.n	5d7a <_fflush_r+0x4a>
    5d58:	f249 03ac 	movw	r3, #37036	; 0x90ac
    5d5c:	f2c0 0300 	movt	r3, #0
    5d60:	429c      	cmp	r4, r3
    5d62:	bf08      	it	eq
    5d64:	f8d8 4008 	ldreq.w	r4, [r8, #8]
    5d68:	d007      	beq.n	5d7a <_fflush_r+0x4a>
    5d6a:	f249 03cc 	movw	r3, #37068	; 0x90cc
    5d6e:	f2c0 0300 	movt	r3, #0
    5d72:	429c      	cmp	r4, r3
    5d74:	bf08      	it	eq
    5d76:	f8d8 400c 	ldreq.w	r4, [r8, #12]
    5d7a:	89a3      	ldrh	r3, [r4, #12]
    5d7c:	b21a      	sxth	r2, r3
    5d7e:	f012 0f08 	tst.w	r2, #8
    5d82:	d135      	bne.n	5df0 <_fflush_r+0xc0>
    5d84:	6862      	ldr	r2, [r4, #4]
    5d86:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    5d8a:	81a3      	strh	r3, [r4, #12]
    5d8c:	2a00      	cmp	r2, #0
    5d8e:	dd5e      	ble.n	5e4e <_fflush_r+0x11e>
    5d90:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    5d92:	2e00      	cmp	r6, #0
    5d94:	d045      	beq.n	5e22 <_fflush_r+0xf2>
    5d96:	b29b      	uxth	r3, r3
    5d98:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
    5d9c:	bf18      	it	ne
    5d9e:	6d65      	ldrne	r5, [r4, #84]	; 0x54
    5da0:	d059      	beq.n	5e56 <_fflush_r+0x126>
    5da2:	f013 0f04 	tst.w	r3, #4
    5da6:	d14a      	bne.n	5e3e <_fflush_r+0x10e>
    5da8:	2300      	movs	r3, #0
    5daa:	4640      	mov	r0, r8
    5dac:	6a21      	ldr	r1, [r4, #32]
    5dae:	462a      	mov	r2, r5
    5db0:	47b0      	blx	r6
    5db2:	4285      	cmp	r5, r0
    5db4:	d138      	bne.n	5e28 <_fflush_r+0xf8>
    5db6:	89a1      	ldrh	r1, [r4, #12]
    5db8:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
    5dbc:	6922      	ldr	r2, [r4, #16]
    5dbe:	f2c0 0300 	movt	r3, #0
    5dc2:	ea01 0303 	and.w	r3, r1, r3
    5dc6:	2100      	movs	r1, #0
    5dc8:	6061      	str	r1, [r4, #4]
    5dca:	f413 5f80 	tst.w	r3, #4096	; 0x1000
    5dce:	6b61      	ldr	r1, [r4, #52]	; 0x34
    5dd0:	81a3      	strh	r3, [r4, #12]
    5dd2:	6022      	str	r2, [r4, #0]
    5dd4:	bf18      	it	ne
    5dd6:	6565      	strne	r5, [r4, #84]	; 0x54
    5dd8:	b319      	cbz	r1, 5e22 <_fflush_r+0xf2>
    5dda:	f104 0344 	add.w	r3, r4, #68	; 0x44
    5dde:	4299      	cmp	r1, r3
    5de0:	d002      	beq.n	5de8 <_fflush_r+0xb8>
    5de2:	4640      	mov	r0, r8
    5de4:	f000 f998 	bl	6118 <_free_r>
    5de8:	2000      	movs	r0, #0
    5dea:	6360      	str	r0, [r4, #52]	; 0x34
    5dec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5df0:	6926      	ldr	r6, [r4, #16]
    5df2:	b1b6      	cbz	r6, 5e22 <_fflush_r+0xf2>
    5df4:	6825      	ldr	r5, [r4, #0]
    5df6:	6026      	str	r6, [r4, #0]
    5df8:	1bad      	subs	r5, r5, r6
    5dfa:	f012 0f03 	tst.w	r2, #3
    5dfe:	bf0c      	ite	eq
    5e00:	6963      	ldreq	r3, [r4, #20]
    5e02:	2300      	movne	r3, #0
    5e04:	60a3      	str	r3, [r4, #8]
    5e06:	e00a      	b.n	5e1e <_fflush_r+0xee>
    5e08:	4632      	mov	r2, r6
    5e0a:	462b      	mov	r3, r5
    5e0c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    5e0e:	4640      	mov	r0, r8
    5e10:	6a21      	ldr	r1, [r4, #32]
    5e12:	47b8      	blx	r7
    5e14:	2800      	cmp	r0, #0
    5e16:	ebc0 0505 	rsb	r5, r0, r5
    5e1a:	4406      	add	r6, r0
    5e1c:	dd04      	ble.n	5e28 <_fflush_r+0xf8>
    5e1e:	2d00      	cmp	r5, #0
    5e20:	dcf2      	bgt.n	5e08 <_fflush_r+0xd8>
    5e22:	2000      	movs	r0, #0
    5e24:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5e28:	89a3      	ldrh	r3, [r4, #12]
    5e2a:	f04f 30ff 	mov.w	r0, #4294967295
    5e2e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5e32:	81a3      	strh	r3, [r4, #12]
    5e34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    5e38:	f000 f8ea 	bl	6010 <__sinit>
    5e3c:	e783      	b.n	5d46 <_fflush_r+0x16>
    5e3e:	6862      	ldr	r2, [r4, #4]
    5e40:	6b63      	ldr	r3, [r4, #52]	; 0x34
    5e42:	1aad      	subs	r5, r5, r2
    5e44:	2b00      	cmp	r3, #0
    5e46:	d0af      	beq.n	5da8 <_fflush_r+0x78>
    5e48:	6c23      	ldr	r3, [r4, #64]	; 0x40
    5e4a:	1aed      	subs	r5, r5, r3
    5e4c:	e7ac      	b.n	5da8 <_fflush_r+0x78>
    5e4e:	6c22      	ldr	r2, [r4, #64]	; 0x40
    5e50:	2a00      	cmp	r2, #0
    5e52:	dc9d      	bgt.n	5d90 <_fflush_r+0x60>
    5e54:	e7e5      	b.n	5e22 <_fflush_r+0xf2>
    5e56:	2301      	movs	r3, #1
    5e58:	4640      	mov	r0, r8
    5e5a:	6a21      	ldr	r1, [r4, #32]
    5e5c:	47b0      	blx	r6
    5e5e:	f1b0 3fff 	cmp.w	r0, #4294967295
    5e62:	4605      	mov	r5, r0
    5e64:	d002      	beq.n	5e6c <_fflush_r+0x13c>
    5e66:	89a3      	ldrh	r3, [r4, #12]
    5e68:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
    5e6a:	e79a      	b.n	5da2 <_fflush_r+0x72>
    5e6c:	f8d8 3000 	ldr.w	r3, [r8]
    5e70:	2b1d      	cmp	r3, #29
    5e72:	d0d6      	beq.n	5e22 <_fflush_r+0xf2>
    5e74:	89a3      	ldrh	r3, [r4, #12]
    5e76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    5e7a:	81a3      	strh	r3, [r4, #12]
    5e7c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00005e80 <fflush>:
    5e80:	4601      	mov	r1, r0
    5e82:	b128      	cbz	r0, 5e90 <fflush+0x10>
    5e84:	f240 0334 	movw	r3, #52	; 0x34
    5e88:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5e8c:	6818      	ldr	r0, [r3, #0]
    5e8e:	e74f      	b.n	5d30 <_fflush_r>
    5e90:	f249 0310 	movw	r3, #36880	; 0x9010
    5e94:	f645 5131 	movw	r1, #23857	; 0x5d31
    5e98:	f2c0 0300 	movt	r3, #0
    5e9c:	f2c0 0100 	movt	r1, #0
    5ea0:	6818      	ldr	r0, [r3, #0]
    5ea2:	f000 bbb3 	b.w	660c <_fwalk_reent>
    5ea6:	bf00      	nop

00005ea8 <__sfp_lock_acquire>:
    5ea8:	4770      	bx	lr
    5eaa:	bf00      	nop

00005eac <__sfp_lock_release>:
    5eac:	4770      	bx	lr
    5eae:	bf00      	nop

00005eb0 <__sinit_lock_acquire>:
    5eb0:	4770      	bx	lr
    5eb2:	bf00      	nop

00005eb4 <__sinit_lock_release>:
    5eb4:	4770      	bx	lr
    5eb6:	bf00      	nop

00005eb8 <__fp_lock>:
    5eb8:	2000      	movs	r0, #0
    5eba:	4770      	bx	lr

00005ebc <__fp_unlock>:
    5ebc:	2000      	movs	r0, #0
    5ebe:	4770      	bx	lr

00005ec0 <__fp_unlock_all>:
    5ec0:	f240 0334 	movw	r3, #52	; 0x34
    5ec4:	f645 61bd 	movw	r1, #24253	; 0x5ebd
    5ec8:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ecc:	f2c0 0100 	movt	r1, #0
    5ed0:	6818      	ldr	r0, [r3, #0]
    5ed2:	f000 bbc5 	b.w	6660 <_fwalk>
    5ed6:	bf00      	nop

00005ed8 <__fp_lock_all>:
    5ed8:	f240 0334 	movw	r3, #52	; 0x34
    5edc:	f645 61b9 	movw	r1, #24249	; 0x5eb9
    5ee0:	f2c2 0300 	movt	r3, #8192	; 0x2000
    5ee4:	f2c0 0100 	movt	r1, #0
    5ee8:	6818      	ldr	r0, [r3, #0]
    5eea:	f000 bbb9 	b.w	6660 <_fwalk>
    5eee:	bf00      	nop

00005ef0 <_cleanup_r>:
    5ef0:	f248 21d9 	movw	r1, #33497	; 0x82d9
    5ef4:	f2c0 0100 	movt	r1, #0
    5ef8:	f000 bbb2 	b.w	6660 <_fwalk>

00005efc <_cleanup>:
    5efc:	f249 0310 	movw	r3, #36880	; 0x9010
    5f00:	f2c0 0300 	movt	r3, #0
    5f04:	6818      	ldr	r0, [r3, #0]
    5f06:	e7f3      	b.n	5ef0 <_cleanup_r>

00005f08 <std>:
    5f08:	b510      	push	{r4, lr}
    5f0a:	4604      	mov	r4, r0
    5f0c:	2300      	movs	r3, #0
    5f0e:	305c      	adds	r0, #92	; 0x5c
    5f10:	81a1      	strh	r1, [r4, #12]
    5f12:	4619      	mov	r1, r3
    5f14:	81e2      	strh	r2, [r4, #14]
    5f16:	2208      	movs	r2, #8
    5f18:	6023      	str	r3, [r4, #0]
    5f1a:	6063      	str	r3, [r4, #4]
    5f1c:	60a3      	str	r3, [r4, #8]
    5f1e:	6663      	str	r3, [r4, #100]	; 0x64
    5f20:	6123      	str	r3, [r4, #16]
    5f22:	6163      	str	r3, [r4, #20]
    5f24:	61a3      	str	r3, [r4, #24]
    5f26:	f001 f8a9 	bl	707c <memset>
    5f2a:	f647 7039 	movw	r0, #32569	; 0x7f39
    5f2e:	f647 61fd 	movw	r1, #32509	; 0x7efd
    5f32:	f647 62d5 	movw	r2, #32469	; 0x7ed5
    5f36:	f647 63cd 	movw	r3, #32461	; 0x7ecd
    5f3a:	f2c0 0000 	movt	r0, #0
    5f3e:	f2c0 0100 	movt	r1, #0
    5f42:	f2c0 0200 	movt	r2, #0
    5f46:	f2c0 0300 	movt	r3, #0
    5f4a:	6260      	str	r0, [r4, #36]	; 0x24
    5f4c:	62a1      	str	r1, [r4, #40]	; 0x28
    5f4e:	62e2      	str	r2, [r4, #44]	; 0x2c
    5f50:	6323      	str	r3, [r4, #48]	; 0x30
    5f52:	6224      	str	r4, [r4, #32]
    5f54:	bd10      	pop	{r4, pc}
    5f56:	bf00      	nop

00005f58 <__sfmoreglue>:
    5f58:	b570      	push	{r4, r5, r6, lr}
    5f5a:	2568      	movs	r5, #104	; 0x68
    5f5c:	460e      	mov	r6, r1
    5f5e:	fb05 f501 	mul.w	r5, r5, r1
    5f62:	f105 010c 	add.w	r1, r5, #12
    5f66:	f000 fc59 	bl	681c <_malloc_r>
    5f6a:	4604      	mov	r4, r0
    5f6c:	b148      	cbz	r0, 5f82 <__sfmoreglue+0x2a>
    5f6e:	f100 030c 	add.w	r3, r0, #12
    5f72:	2100      	movs	r1, #0
    5f74:	6046      	str	r6, [r0, #4]
    5f76:	462a      	mov	r2, r5
    5f78:	4618      	mov	r0, r3
    5f7a:	6021      	str	r1, [r4, #0]
    5f7c:	60a3      	str	r3, [r4, #8]
    5f7e:	f001 f87d 	bl	707c <memset>
    5f82:	4620      	mov	r0, r4
    5f84:	bd70      	pop	{r4, r5, r6, pc}
    5f86:	bf00      	nop

00005f88 <__sfp>:
    5f88:	f249 0310 	movw	r3, #36880	; 0x9010
    5f8c:	f2c0 0300 	movt	r3, #0
    5f90:	b570      	push	{r4, r5, r6, lr}
    5f92:	681d      	ldr	r5, [r3, #0]
    5f94:	4606      	mov	r6, r0
    5f96:	69ab      	ldr	r3, [r5, #24]
    5f98:	2b00      	cmp	r3, #0
    5f9a:	d02a      	beq.n	5ff2 <__sfp+0x6a>
    5f9c:	35d8      	adds	r5, #216	; 0xd8
    5f9e:	686b      	ldr	r3, [r5, #4]
    5fa0:	68ac      	ldr	r4, [r5, #8]
    5fa2:	3b01      	subs	r3, #1
    5fa4:	d503      	bpl.n	5fae <__sfp+0x26>
    5fa6:	e020      	b.n	5fea <__sfp+0x62>
    5fa8:	3468      	adds	r4, #104	; 0x68
    5faa:	3b01      	subs	r3, #1
    5fac:	d41d      	bmi.n	5fea <__sfp+0x62>
    5fae:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
    5fb2:	2a00      	cmp	r2, #0
    5fb4:	d1f8      	bne.n	5fa8 <__sfp+0x20>
    5fb6:	2500      	movs	r5, #0
    5fb8:	f04f 33ff 	mov.w	r3, #4294967295
    5fbc:	6665      	str	r5, [r4, #100]	; 0x64
    5fbe:	f104 005c 	add.w	r0, r4, #92	; 0x5c
    5fc2:	81e3      	strh	r3, [r4, #14]
    5fc4:	4629      	mov	r1, r5
    5fc6:	f04f 0301 	mov.w	r3, #1
    5fca:	6025      	str	r5, [r4, #0]
    5fcc:	81a3      	strh	r3, [r4, #12]
    5fce:	2208      	movs	r2, #8
    5fd0:	60a5      	str	r5, [r4, #8]
    5fd2:	6065      	str	r5, [r4, #4]
    5fd4:	6125      	str	r5, [r4, #16]
    5fd6:	6165      	str	r5, [r4, #20]
    5fd8:	61a5      	str	r5, [r4, #24]
    5fda:	f001 f84f 	bl	707c <memset>
    5fde:	64e5      	str	r5, [r4, #76]	; 0x4c
    5fe0:	6365      	str	r5, [r4, #52]	; 0x34
    5fe2:	63a5      	str	r5, [r4, #56]	; 0x38
    5fe4:	64a5      	str	r5, [r4, #72]	; 0x48
    5fe6:	4620      	mov	r0, r4
    5fe8:	bd70      	pop	{r4, r5, r6, pc}
    5fea:	6828      	ldr	r0, [r5, #0]
    5fec:	b128      	cbz	r0, 5ffa <__sfp+0x72>
    5fee:	4605      	mov	r5, r0
    5ff0:	e7d5      	b.n	5f9e <__sfp+0x16>
    5ff2:	4628      	mov	r0, r5
    5ff4:	f000 f80c 	bl	6010 <__sinit>
    5ff8:	e7d0      	b.n	5f9c <__sfp+0x14>
    5ffa:	4630      	mov	r0, r6
    5ffc:	2104      	movs	r1, #4
    5ffe:	f7ff ffab 	bl	5f58 <__sfmoreglue>
    6002:	6028      	str	r0, [r5, #0]
    6004:	2800      	cmp	r0, #0
    6006:	d1f2      	bne.n	5fee <__sfp+0x66>
    6008:	230c      	movs	r3, #12
    600a:	4604      	mov	r4, r0
    600c:	6033      	str	r3, [r6, #0]
    600e:	e7ea      	b.n	5fe6 <__sfp+0x5e>

00006010 <__sinit>:
    6010:	b570      	push	{r4, r5, r6, lr}
    6012:	6986      	ldr	r6, [r0, #24]
    6014:	4604      	mov	r4, r0
    6016:	b106      	cbz	r6, 601a <__sinit+0xa>
    6018:	bd70      	pop	{r4, r5, r6, pc}
    601a:	f645 63f1 	movw	r3, #24305	; 0x5ef1
    601e:	2501      	movs	r5, #1
    6020:	f2c0 0300 	movt	r3, #0
    6024:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
    6028:	6283      	str	r3, [r0, #40]	; 0x28
    602a:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
    602e:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
    6032:	6185      	str	r5, [r0, #24]
    6034:	f7ff ffa8 	bl	5f88 <__sfp>
    6038:	6060      	str	r0, [r4, #4]
    603a:	4620      	mov	r0, r4
    603c:	f7ff ffa4 	bl	5f88 <__sfp>
    6040:	60a0      	str	r0, [r4, #8]
    6042:	4620      	mov	r0, r4
    6044:	f7ff ffa0 	bl	5f88 <__sfp>
    6048:	4632      	mov	r2, r6
    604a:	2104      	movs	r1, #4
    604c:	4623      	mov	r3, r4
    604e:	60e0      	str	r0, [r4, #12]
    6050:	6860      	ldr	r0, [r4, #4]
    6052:	f7ff ff59 	bl	5f08 <std>
    6056:	462a      	mov	r2, r5
    6058:	68a0      	ldr	r0, [r4, #8]
    605a:	2109      	movs	r1, #9
    605c:	4623      	mov	r3, r4
    605e:	f7ff ff53 	bl	5f08 <std>
    6062:	4623      	mov	r3, r4
    6064:	68e0      	ldr	r0, [r4, #12]
    6066:	2112      	movs	r1, #18
    6068:	2202      	movs	r2, #2
    606a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
    606e:	e74b      	b.n	5f08 <std>

00006070 <_malloc_trim_r>:
    6070:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    6072:	f240 1428 	movw	r4, #296	; 0x128
    6076:	f2c2 0400 	movt	r4, #8192	; 0x2000
    607a:	460f      	mov	r7, r1
    607c:	4605      	mov	r5, r0
    607e:	f001 f867 	bl	7150 <__malloc_lock>
    6082:	68a3      	ldr	r3, [r4, #8]
    6084:	685e      	ldr	r6, [r3, #4]
    6086:	f026 0603 	bic.w	r6, r6, #3
    608a:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
    608e:	330f      	adds	r3, #15
    6090:	1bdf      	subs	r7, r3, r7
    6092:	0b3f      	lsrs	r7, r7, #12
    6094:	3f01      	subs	r7, #1
    6096:	033f      	lsls	r7, r7, #12
    6098:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
    609c:	db07      	blt.n	60ae <_malloc_trim_r+0x3e>
    609e:	2100      	movs	r1, #0
    60a0:	4628      	mov	r0, r5
    60a2:	f001 feff 	bl	7ea4 <_sbrk_r>
    60a6:	68a3      	ldr	r3, [r4, #8]
    60a8:	18f3      	adds	r3, r6, r3
    60aa:	4283      	cmp	r3, r0
    60ac:	d004      	beq.n	60b8 <_malloc_trim_r+0x48>
    60ae:	4628      	mov	r0, r5
    60b0:	f001 f850 	bl	7154 <__malloc_unlock>
    60b4:	2000      	movs	r0, #0
    60b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    60b8:	4279      	negs	r1, r7
    60ba:	4628      	mov	r0, r5
    60bc:	f001 fef2 	bl	7ea4 <_sbrk_r>
    60c0:	f1b0 3fff 	cmp.w	r0, #4294967295
    60c4:	d010      	beq.n	60e8 <_malloc_trim_r+0x78>
    60c6:	68a2      	ldr	r2, [r4, #8]
    60c8:	f240 5358 	movw	r3, #1368	; 0x558
    60cc:	f2c2 0300 	movt	r3, #8192	; 0x2000
    60d0:	1bf6      	subs	r6, r6, r7
    60d2:	f046 0601 	orr.w	r6, r6, #1
    60d6:	4628      	mov	r0, r5
    60d8:	6056      	str	r6, [r2, #4]
    60da:	681a      	ldr	r2, [r3, #0]
    60dc:	1bd7      	subs	r7, r2, r7
    60de:	601f      	str	r7, [r3, #0]
    60e0:	f001 f838 	bl	7154 <__malloc_unlock>
    60e4:	2001      	movs	r0, #1
    60e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    60e8:	2100      	movs	r1, #0
    60ea:	4628      	mov	r0, r5
    60ec:	f001 feda 	bl	7ea4 <_sbrk_r>
    60f0:	68a3      	ldr	r3, [r4, #8]
    60f2:	1ac2      	subs	r2, r0, r3
    60f4:	2a0f      	cmp	r2, #15
    60f6:	ddda      	ble.n	60ae <_malloc_trim_r+0x3e>
    60f8:	f240 5430 	movw	r4, #1328	; 0x530
    60fc:	f240 5158 	movw	r1, #1368	; 0x558
    6100:	f2c2 0400 	movt	r4, #8192	; 0x2000
    6104:	f2c2 0100 	movt	r1, #8192	; 0x2000
    6108:	f042 0201 	orr.w	r2, r2, #1
    610c:	6824      	ldr	r4, [r4, #0]
    610e:	1b00      	subs	r0, r0, r4
    6110:	6008      	str	r0, [r1, #0]
    6112:	605a      	str	r2, [r3, #4]
    6114:	e7cb      	b.n	60ae <_malloc_trim_r+0x3e>
    6116:	bf00      	nop

00006118 <_free_r>:
    6118:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    611c:	4605      	mov	r5, r0
    611e:	460c      	mov	r4, r1
    6120:	2900      	cmp	r1, #0
    6122:	f000 8088 	beq.w	6236 <_free_r+0x11e>
    6126:	f001 f813 	bl	7150 <__malloc_lock>
    612a:	f1a4 0208 	sub.w	r2, r4, #8
    612e:	f240 1028 	movw	r0, #296	; 0x128
    6132:	6856      	ldr	r6, [r2, #4]
    6134:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6138:	f026 0301 	bic.w	r3, r6, #1
    613c:	f8d0 c008 	ldr.w	ip, [r0, #8]
    6140:	18d1      	adds	r1, r2, r3
    6142:	458c      	cmp	ip, r1
    6144:	684f      	ldr	r7, [r1, #4]
    6146:	f027 0703 	bic.w	r7, r7, #3
    614a:	f000 8095 	beq.w	6278 <_free_r+0x160>
    614e:	f016 0601 	ands.w	r6, r6, #1
    6152:	604f      	str	r7, [r1, #4]
    6154:	d05f      	beq.n	6216 <_free_r+0xfe>
    6156:	2600      	movs	r6, #0
    6158:	19cc      	adds	r4, r1, r7
    615a:	6864      	ldr	r4, [r4, #4]
    615c:	f014 0f01 	tst.w	r4, #1
    6160:	d106      	bne.n	6170 <_free_r+0x58>
    6162:	19db      	adds	r3, r3, r7
    6164:	2e00      	cmp	r6, #0
    6166:	d07a      	beq.n	625e <_free_r+0x146>
    6168:	688c      	ldr	r4, [r1, #8]
    616a:	68c9      	ldr	r1, [r1, #12]
    616c:	608c      	str	r4, [r1, #8]
    616e:	60e1      	str	r1, [r4, #12]
    6170:	f043 0101 	orr.w	r1, r3, #1
    6174:	50d3      	str	r3, [r2, r3]
    6176:	6051      	str	r1, [r2, #4]
    6178:	2e00      	cmp	r6, #0
    617a:	d147      	bne.n	620c <_free_r+0xf4>
    617c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
    6180:	d35b      	bcc.n	623a <_free_r+0x122>
    6182:	0a59      	lsrs	r1, r3, #9
    6184:	2904      	cmp	r1, #4
    6186:	bf9e      	ittt	ls
    6188:	ea4f 1c93 	movls.w	ip, r3, lsr #6
    618c:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
    6190:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    6194:	d928      	bls.n	61e8 <_free_r+0xd0>
    6196:	2914      	cmp	r1, #20
    6198:	bf9c      	itt	ls
    619a:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
    619e:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    61a2:	d921      	bls.n	61e8 <_free_r+0xd0>
    61a4:	2954      	cmp	r1, #84	; 0x54
    61a6:	bf9e      	ittt	ls
    61a8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
    61ac:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
    61b0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    61b4:	d918      	bls.n	61e8 <_free_r+0xd0>
    61b6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
    61ba:	bf9e      	ittt	ls
    61bc:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
    61c0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
    61c4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    61c8:	d90e      	bls.n	61e8 <_free_r+0xd0>
    61ca:	f240 5c54 	movw	ip, #1364	; 0x554
    61ce:	4561      	cmp	r1, ip
    61d0:	bf95      	itete	ls
    61d2:	ea4f 4c93 	movls.w	ip, r3, lsr #18
    61d6:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
    61da:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
    61de:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
    61e2:	bf98      	it	ls
    61e4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
    61e8:	1904      	adds	r4, r0, r4
    61ea:	68a1      	ldr	r1, [r4, #8]
    61ec:	42a1      	cmp	r1, r4
    61ee:	d103      	bne.n	61f8 <_free_r+0xe0>
    61f0:	e064      	b.n	62bc <_free_r+0x1a4>
    61f2:	6889      	ldr	r1, [r1, #8]
    61f4:	428c      	cmp	r4, r1
    61f6:	d004      	beq.n	6202 <_free_r+0xea>
    61f8:	6848      	ldr	r0, [r1, #4]
    61fa:	f020 0003 	bic.w	r0, r0, #3
    61fe:	4283      	cmp	r3, r0
    6200:	d3f7      	bcc.n	61f2 <_free_r+0xda>
    6202:	68cb      	ldr	r3, [r1, #12]
    6204:	60d3      	str	r3, [r2, #12]
    6206:	6091      	str	r1, [r2, #8]
    6208:	60ca      	str	r2, [r1, #12]
    620a:	609a      	str	r2, [r3, #8]
    620c:	4628      	mov	r0, r5
    620e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    6212:	f000 bf9f 	b.w	7154 <__malloc_unlock>
    6216:	f854 4c08 	ldr.w	r4, [r4, #-8]
    621a:	f100 0c08 	add.w	ip, r0, #8
    621e:	1b12      	subs	r2, r2, r4
    6220:	191b      	adds	r3, r3, r4
    6222:	6894      	ldr	r4, [r2, #8]
    6224:	4564      	cmp	r4, ip
    6226:	d047      	beq.n	62b8 <_free_r+0x1a0>
    6228:	f8d2 c00c 	ldr.w	ip, [r2, #12]
    622c:	f8cc 4008 	str.w	r4, [ip, #8]
    6230:	f8c4 c00c 	str.w	ip, [r4, #12]
    6234:	e790      	b.n	6158 <_free_r+0x40>
    6236:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    623a:	08db      	lsrs	r3, r3, #3
    623c:	f04f 0c01 	mov.w	ip, #1
    6240:	6846      	ldr	r6, [r0, #4]
    6242:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
    6246:	109b      	asrs	r3, r3, #2
    6248:	fa0c f303 	lsl.w	r3, ip, r3
    624c:	60d1      	str	r1, [r2, #12]
    624e:	688c      	ldr	r4, [r1, #8]
    6250:	ea46 0303 	orr.w	r3, r6, r3
    6254:	6043      	str	r3, [r0, #4]
    6256:	6094      	str	r4, [r2, #8]
    6258:	60e2      	str	r2, [r4, #12]
    625a:	608a      	str	r2, [r1, #8]
    625c:	e7d6      	b.n	620c <_free_r+0xf4>
    625e:	688c      	ldr	r4, [r1, #8]
    6260:	4f1c      	ldr	r7, [pc, #112]	; (62d4 <_free_r+0x1bc>)
    6262:	42bc      	cmp	r4, r7
    6264:	d181      	bne.n	616a <_free_r+0x52>
    6266:	50d3      	str	r3, [r2, r3]
    6268:	f043 0301 	orr.w	r3, r3, #1
    626c:	60e2      	str	r2, [r4, #12]
    626e:	60a2      	str	r2, [r4, #8]
    6270:	6053      	str	r3, [r2, #4]
    6272:	6094      	str	r4, [r2, #8]
    6274:	60d4      	str	r4, [r2, #12]
    6276:	e7c9      	b.n	620c <_free_r+0xf4>
    6278:	18fb      	adds	r3, r7, r3
    627a:	f016 0f01 	tst.w	r6, #1
    627e:	d107      	bne.n	6290 <_free_r+0x178>
    6280:	f854 1c08 	ldr.w	r1, [r4, #-8]
    6284:	1a52      	subs	r2, r2, r1
    6286:	185b      	adds	r3, r3, r1
    6288:	68d4      	ldr	r4, [r2, #12]
    628a:	6891      	ldr	r1, [r2, #8]
    628c:	60a1      	str	r1, [r4, #8]
    628e:	60cc      	str	r4, [r1, #12]
    6290:	f240 5134 	movw	r1, #1332	; 0x534
    6294:	6082      	str	r2, [r0, #8]
    6296:	f2c2 0100 	movt	r1, #8192	; 0x2000
    629a:	f043 0001 	orr.w	r0, r3, #1
    629e:	6050      	str	r0, [r2, #4]
    62a0:	680a      	ldr	r2, [r1, #0]
    62a2:	4293      	cmp	r3, r2
    62a4:	d3b2      	bcc.n	620c <_free_r+0xf4>
    62a6:	f240 5354 	movw	r3, #1364	; 0x554
    62aa:	4628      	mov	r0, r5
    62ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
    62b0:	6819      	ldr	r1, [r3, #0]
    62b2:	f7ff fedd 	bl	6070 <_malloc_trim_r>
    62b6:	e7a9      	b.n	620c <_free_r+0xf4>
    62b8:	2601      	movs	r6, #1
    62ba:	e74d      	b.n	6158 <_free_r+0x40>
    62bc:	2601      	movs	r6, #1
    62be:	6844      	ldr	r4, [r0, #4]
    62c0:	ea4f 0cac 	mov.w	ip, ip, asr #2
    62c4:	460b      	mov	r3, r1
    62c6:	fa06 fc0c 	lsl.w	ip, r6, ip
    62ca:	ea44 040c 	orr.w	r4, r4, ip
    62ce:	6044      	str	r4, [r0, #4]
    62d0:	e798      	b.n	6204 <_free_r+0xec>
    62d2:	bf00      	nop
    62d4:	20000130 	.word	0x20000130

000062d8 <__sfvwrite_r>:
    62d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    62dc:	6893      	ldr	r3, [r2, #8]
    62de:	b085      	sub	sp, #20
    62e0:	4690      	mov	r8, r2
    62e2:	460c      	mov	r4, r1
    62e4:	9003      	str	r0, [sp, #12]
    62e6:	2b00      	cmp	r3, #0
    62e8:	d064      	beq.n	63b4 <__sfvwrite_r+0xdc>
    62ea:	8988      	ldrh	r0, [r1, #12]
    62ec:	fa1f fa80 	uxth.w	sl, r0
    62f0:	f01a 0f08 	tst.w	sl, #8
    62f4:	f000 80a0 	beq.w	6438 <__sfvwrite_r+0x160>
    62f8:	690b      	ldr	r3, [r1, #16]
    62fa:	2b00      	cmp	r3, #0
    62fc:	f000 809c 	beq.w	6438 <__sfvwrite_r+0x160>
    6300:	f01a 0b02 	ands.w	fp, sl, #2
    6304:	f8d8 5000 	ldr.w	r5, [r8]
    6308:	bf1c      	itt	ne
    630a:	f04f 0a00 	movne.w	sl, #0
    630e:	4657      	movne	r7, sl
    6310:	d136      	bne.n	6380 <__sfvwrite_r+0xa8>
    6312:	f01a 0a01 	ands.w	sl, sl, #1
    6316:	bf1d      	ittte	ne
    6318:	46dc      	movne	ip, fp
    631a:	46d9      	movne	r9, fp
    631c:	465f      	movne	r7, fp
    631e:	4656      	moveq	r6, sl
    6320:	d152      	bne.n	63c8 <__sfvwrite_r+0xf0>
    6322:	b326      	cbz	r6, 636e <__sfvwrite_r+0x96>
    6324:	b280      	uxth	r0, r0
    6326:	68a7      	ldr	r7, [r4, #8]
    6328:	f410 7f00 	tst.w	r0, #512	; 0x200
    632c:	f000 808f 	beq.w	644e <__sfvwrite_r+0x176>
    6330:	42be      	cmp	r6, r7
    6332:	46bb      	mov	fp, r7
    6334:	f080 80a7 	bcs.w	6486 <__sfvwrite_r+0x1ae>
    6338:	6820      	ldr	r0, [r4, #0]
    633a:	4637      	mov	r7, r6
    633c:	46b3      	mov	fp, r6
    633e:	465a      	mov	r2, fp
    6340:	4651      	mov	r1, sl
    6342:	f000 fe3f 	bl	6fc4 <memmove>
    6346:	68a2      	ldr	r2, [r4, #8]
    6348:	6823      	ldr	r3, [r4, #0]
    634a:	46b1      	mov	r9, r6
    634c:	1bd7      	subs	r7, r2, r7
    634e:	60a7      	str	r7, [r4, #8]
    6350:	4637      	mov	r7, r6
    6352:	445b      	add	r3, fp
    6354:	6023      	str	r3, [r4, #0]
    6356:	f8d8 3008 	ldr.w	r3, [r8, #8]
    635a:	ebc9 0606 	rsb	r6, r9, r6
    635e:	44ca      	add	sl, r9
    6360:	1bdf      	subs	r7, r3, r7
    6362:	f8c8 7008 	str.w	r7, [r8, #8]
    6366:	b32f      	cbz	r7, 63b4 <__sfvwrite_r+0xdc>
    6368:	89a0      	ldrh	r0, [r4, #12]
    636a:	2e00      	cmp	r6, #0
    636c:	d1da      	bne.n	6324 <__sfvwrite_r+0x4c>
    636e:	f8d5 a000 	ldr.w	sl, [r5]
    6372:	686e      	ldr	r6, [r5, #4]
    6374:	3508      	adds	r5, #8
    6376:	e7d4      	b.n	6322 <__sfvwrite_r+0x4a>
    6378:	f8d5 a000 	ldr.w	sl, [r5]
    637c:	686f      	ldr	r7, [r5, #4]
    637e:	3508      	adds	r5, #8
    6380:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
    6384:	bf34      	ite	cc
    6386:	463b      	movcc	r3, r7
    6388:	f44f 6380 	movcs.w	r3, #1024	; 0x400
    638c:	4652      	mov	r2, sl
    638e:	9803      	ldr	r0, [sp, #12]
    6390:	2f00      	cmp	r7, #0
    6392:	d0f1      	beq.n	6378 <__sfvwrite_r+0xa0>
    6394:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6396:	6a21      	ldr	r1, [r4, #32]
    6398:	47b0      	blx	r6
    639a:	2800      	cmp	r0, #0
    639c:	4482      	add	sl, r0
    639e:	ebc0 0707 	rsb	r7, r0, r7
    63a2:	f340 80ec 	ble.w	657e <__sfvwrite_r+0x2a6>
    63a6:	f8d8 3008 	ldr.w	r3, [r8, #8]
    63aa:	1a18      	subs	r0, r3, r0
    63ac:	f8c8 0008 	str.w	r0, [r8, #8]
    63b0:	2800      	cmp	r0, #0
    63b2:	d1e5      	bne.n	6380 <__sfvwrite_r+0xa8>
    63b4:	2000      	movs	r0, #0
    63b6:	b005      	add	sp, #20
    63b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    63bc:	f8d5 9000 	ldr.w	r9, [r5]
    63c0:	f04f 0c00 	mov.w	ip, #0
    63c4:	686f      	ldr	r7, [r5, #4]
    63c6:	3508      	adds	r5, #8
    63c8:	2f00      	cmp	r7, #0
    63ca:	d0f7      	beq.n	63bc <__sfvwrite_r+0xe4>
    63cc:	f1bc 0f00 	cmp.w	ip, #0
    63d0:	f000 80b5 	beq.w	653e <__sfvwrite_r+0x266>
    63d4:	6963      	ldr	r3, [r4, #20]
    63d6:	45bb      	cmp	fp, r7
    63d8:	bf34      	ite	cc
    63da:	46da      	movcc	sl, fp
    63dc:	46ba      	movcs	sl, r7
    63de:	68a6      	ldr	r6, [r4, #8]
    63e0:	6820      	ldr	r0, [r4, #0]
    63e2:	6922      	ldr	r2, [r4, #16]
    63e4:	199e      	adds	r6, r3, r6
    63e6:	4290      	cmp	r0, r2
    63e8:	bf94      	ite	ls
    63ea:	2200      	movls	r2, #0
    63ec:	2201      	movhi	r2, #1
    63ee:	45b2      	cmp	sl, r6
    63f0:	bfd4      	ite	le
    63f2:	2200      	movle	r2, #0
    63f4:	f002 0201 	andgt.w	r2, r2, #1
    63f8:	2a00      	cmp	r2, #0
    63fa:	f040 80ae 	bne.w	655a <__sfvwrite_r+0x282>
    63fe:	459a      	cmp	sl, r3
    6400:	f2c0 8082 	blt.w	6508 <__sfvwrite_r+0x230>
    6404:	6aa6      	ldr	r6, [r4, #40]	; 0x28
    6406:	464a      	mov	r2, r9
    6408:	f8cd c004 	str.w	ip, [sp, #4]
    640c:	9803      	ldr	r0, [sp, #12]
    640e:	6a21      	ldr	r1, [r4, #32]
    6410:	47b0      	blx	r6
    6412:	f8dd c004 	ldr.w	ip, [sp, #4]
    6416:	1e06      	subs	r6, r0, #0
    6418:	f340 80b1 	ble.w	657e <__sfvwrite_r+0x2a6>
    641c:	ebbb 0b06 	subs.w	fp, fp, r6
    6420:	f000 8086 	beq.w	6530 <__sfvwrite_r+0x258>
    6424:	f8d8 3008 	ldr.w	r3, [r8, #8]
    6428:	44b1      	add	r9, r6
    642a:	1bbf      	subs	r7, r7, r6
    642c:	1b9e      	subs	r6, r3, r6
    642e:	f8c8 6008 	str.w	r6, [r8, #8]
    6432:	2e00      	cmp	r6, #0
    6434:	d1c8      	bne.n	63c8 <__sfvwrite_r+0xf0>
    6436:	e7bd      	b.n	63b4 <__sfvwrite_r+0xdc>
    6438:	9803      	ldr	r0, [sp, #12]
    643a:	4621      	mov	r1, r4
    643c:	f7fe fc1a 	bl	4c74 <__swsetup_r>
    6440:	2800      	cmp	r0, #0
    6442:	f040 80d4 	bne.w	65ee <__sfvwrite_r+0x316>
    6446:	89a0      	ldrh	r0, [r4, #12]
    6448:	fa1f fa80 	uxth.w	sl, r0
    644c:	e758      	b.n	6300 <__sfvwrite_r+0x28>
    644e:	6820      	ldr	r0, [r4, #0]
    6450:	46b9      	mov	r9, r7
    6452:	6923      	ldr	r3, [r4, #16]
    6454:	4298      	cmp	r0, r3
    6456:	bf94      	ite	ls
    6458:	2300      	movls	r3, #0
    645a:	2301      	movhi	r3, #1
    645c:	42b7      	cmp	r7, r6
    645e:	bf2c      	ite	cs
    6460:	2300      	movcs	r3, #0
    6462:	f003 0301 	andcc.w	r3, r3, #1
    6466:	2b00      	cmp	r3, #0
    6468:	f040 809d 	bne.w	65a6 <__sfvwrite_r+0x2ce>
    646c:	6963      	ldr	r3, [r4, #20]
    646e:	429e      	cmp	r6, r3
    6470:	f0c0 808c 	bcc.w	658c <__sfvwrite_r+0x2b4>
    6474:	6aa7      	ldr	r7, [r4, #40]	; 0x28
    6476:	4652      	mov	r2, sl
    6478:	9803      	ldr	r0, [sp, #12]
    647a:	6a21      	ldr	r1, [r4, #32]
    647c:	47b8      	blx	r7
    647e:	1e07      	subs	r7, r0, #0
    6480:	dd7d      	ble.n	657e <__sfvwrite_r+0x2a6>
    6482:	46b9      	mov	r9, r7
    6484:	e767      	b.n	6356 <__sfvwrite_r+0x7e>
    6486:	f410 6f90 	tst.w	r0, #1152	; 0x480
    648a:	bf08      	it	eq
    648c:	6820      	ldreq	r0, [r4, #0]
    648e:	f43f af56 	beq.w	633e <__sfvwrite_r+0x66>
    6492:	6962      	ldr	r2, [r4, #20]
    6494:	6921      	ldr	r1, [r4, #16]
    6496:	6823      	ldr	r3, [r4, #0]
    6498:	eb02 0942 	add.w	r9, r2, r2, lsl #1
    649c:	1a5b      	subs	r3, r3, r1
    649e:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
    64a2:	f103 0c01 	add.w	ip, r3, #1
    64a6:	44b4      	add	ip, r6
    64a8:	ea4f 0969 	mov.w	r9, r9, asr #1
    64ac:	45e1      	cmp	r9, ip
    64ae:	464a      	mov	r2, r9
    64b0:	bf3c      	itt	cc
    64b2:	46e1      	movcc	r9, ip
    64b4:	464a      	movcc	r2, r9
    64b6:	f410 6f80 	tst.w	r0, #1024	; 0x400
    64ba:	f000 8083 	beq.w	65c4 <__sfvwrite_r+0x2ec>
    64be:	4611      	mov	r1, r2
    64c0:	9803      	ldr	r0, [sp, #12]
    64c2:	9302      	str	r3, [sp, #8]
    64c4:	f000 f9aa 	bl	681c <_malloc_r>
    64c8:	9b02      	ldr	r3, [sp, #8]
    64ca:	2800      	cmp	r0, #0
    64cc:	f000 8099 	beq.w	6602 <__sfvwrite_r+0x32a>
    64d0:	461a      	mov	r2, r3
    64d2:	6921      	ldr	r1, [r4, #16]
    64d4:	9302      	str	r3, [sp, #8]
    64d6:	9001      	str	r0, [sp, #4]
    64d8:	f000 fcac 	bl	6e34 <memcpy>
    64dc:	89a2      	ldrh	r2, [r4, #12]
    64de:	9b02      	ldr	r3, [sp, #8]
    64e0:	f8dd c004 	ldr.w	ip, [sp, #4]
    64e4:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
    64e8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
    64ec:	81a2      	strh	r2, [r4, #12]
    64ee:	ebc3 0209 	rsb	r2, r3, r9
    64f2:	eb0c 0003 	add.w	r0, ip, r3
    64f6:	4637      	mov	r7, r6
    64f8:	46b3      	mov	fp, r6
    64fa:	60a2      	str	r2, [r4, #8]
    64fc:	f8c4 c010 	str.w	ip, [r4, #16]
    6500:	6020      	str	r0, [r4, #0]
    6502:	f8c4 9014 	str.w	r9, [r4, #20]
    6506:	e71a      	b.n	633e <__sfvwrite_r+0x66>
    6508:	4652      	mov	r2, sl
    650a:	4649      	mov	r1, r9
    650c:	4656      	mov	r6, sl
    650e:	f8cd c004 	str.w	ip, [sp, #4]
    6512:	f000 fd57 	bl	6fc4 <memmove>
    6516:	68a2      	ldr	r2, [r4, #8]
    6518:	6823      	ldr	r3, [r4, #0]
    651a:	ebbb 0b06 	subs.w	fp, fp, r6
    651e:	ebca 0202 	rsb	r2, sl, r2
    6522:	f8dd c004 	ldr.w	ip, [sp, #4]
    6526:	4453      	add	r3, sl
    6528:	60a2      	str	r2, [r4, #8]
    652a:	6023      	str	r3, [r4, #0]
    652c:	f47f af7a 	bne.w	6424 <__sfvwrite_r+0x14c>
    6530:	9803      	ldr	r0, [sp, #12]
    6532:	4621      	mov	r1, r4
    6534:	f7ff fbfc 	bl	5d30 <_fflush_r>
    6538:	bb08      	cbnz	r0, 657e <__sfvwrite_r+0x2a6>
    653a:	46dc      	mov	ip, fp
    653c:	e772      	b.n	6424 <__sfvwrite_r+0x14c>
    653e:	4648      	mov	r0, r9
    6540:	210a      	movs	r1, #10
    6542:	463a      	mov	r2, r7
    6544:	f000 fc3c 	bl	6dc0 <memchr>
    6548:	2800      	cmp	r0, #0
    654a:	d04b      	beq.n	65e4 <__sfvwrite_r+0x30c>
    654c:	f100 0b01 	add.w	fp, r0, #1
    6550:	f04f 0c01 	mov.w	ip, #1
    6554:	ebc9 0b0b 	rsb	fp, r9, fp
    6558:	e73c      	b.n	63d4 <__sfvwrite_r+0xfc>
    655a:	4649      	mov	r1, r9
    655c:	4632      	mov	r2, r6
    655e:	f8cd c004 	str.w	ip, [sp, #4]
    6562:	f000 fd2f 	bl	6fc4 <memmove>
    6566:	6823      	ldr	r3, [r4, #0]
    6568:	4621      	mov	r1, r4
    656a:	9803      	ldr	r0, [sp, #12]
    656c:	199b      	adds	r3, r3, r6
    656e:	6023      	str	r3, [r4, #0]
    6570:	f7ff fbde 	bl	5d30 <_fflush_r>
    6574:	f8dd c004 	ldr.w	ip, [sp, #4]
    6578:	2800      	cmp	r0, #0
    657a:	f43f af4f 	beq.w	641c <__sfvwrite_r+0x144>
    657e:	89a3      	ldrh	r3, [r4, #12]
    6580:	f04f 30ff 	mov.w	r0, #4294967295
    6584:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    6588:	81a3      	strh	r3, [r4, #12]
    658a:	e714      	b.n	63b6 <__sfvwrite_r+0xde>
    658c:	4632      	mov	r2, r6
    658e:	4651      	mov	r1, sl
    6590:	f000 fd18 	bl	6fc4 <memmove>
    6594:	68a2      	ldr	r2, [r4, #8]
    6596:	6823      	ldr	r3, [r4, #0]
    6598:	4637      	mov	r7, r6
    659a:	1b92      	subs	r2, r2, r6
    659c:	46b1      	mov	r9, r6
    659e:	199b      	adds	r3, r3, r6
    65a0:	60a2      	str	r2, [r4, #8]
    65a2:	6023      	str	r3, [r4, #0]
    65a4:	e6d7      	b.n	6356 <__sfvwrite_r+0x7e>
    65a6:	4651      	mov	r1, sl
    65a8:	463a      	mov	r2, r7
    65aa:	f000 fd0b 	bl	6fc4 <memmove>
    65ae:	6823      	ldr	r3, [r4, #0]
    65b0:	9803      	ldr	r0, [sp, #12]
    65b2:	4621      	mov	r1, r4
    65b4:	19db      	adds	r3, r3, r7
    65b6:	6023      	str	r3, [r4, #0]
    65b8:	f7ff fbba 	bl	5d30 <_fflush_r>
    65bc:	2800      	cmp	r0, #0
    65be:	f43f aeca 	beq.w	6356 <__sfvwrite_r+0x7e>
    65c2:	e7dc      	b.n	657e <__sfvwrite_r+0x2a6>
    65c4:	9803      	ldr	r0, [sp, #12]
    65c6:	9302      	str	r3, [sp, #8]
    65c8:	f001 fa72 	bl	7ab0 <_realloc_r>
    65cc:	9b02      	ldr	r3, [sp, #8]
    65ce:	4684      	mov	ip, r0
    65d0:	2800      	cmp	r0, #0
    65d2:	d18c      	bne.n	64ee <__sfvwrite_r+0x216>
    65d4:	6921      	ldr	r1, [r4, #16]
    65d6:	9803      	ldr	r0, [sp, #12]
    65d8:	f7ff fd9e 	bl	6118 <_free_r>
    65dc:	9903      	ldr	r1, [sp, #12]
    65de:	230c      	movs	r3, #12
    65e0:	600b      	str	r3, [r1, #0]
    65e2:	e7cc      	b.n	657e <__sfvwrite_r+0x2a6>
    65e4:	f107 0b01 	add.w	fp, r7, #1
    65e8:	f04f 0c01 	mov.w	ip, #1
    65ec:	e6f2      	b.n	63d4 <__sfvwrite_r+0xfc>
    65ee:	9903      	ldr	r1, [sp, #12]
    65f0:	2209      	movs	r2, #9
    65f2:	89a3      	ldrh	r3, [r4, #12]
    65f4:	f04f 30ff 	mov.w	r0, #4294967295
    65f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
    65fc:	600a      	str	r2, [r1, #0]
    65fe:	81a3      	strh	r3, [r4, #12]
    6600:	e6d9      	b.n	63b6 <__sfvwrite_r+0xde>
    6602:	9a03      	ldr	r2, [sp, #12]
    6604:	230c      	movs	r3, #12
    6606:	6013      	str	r3, [r2, #0]
    6608:	e7b9      	b.n	657e <__sfvwrite_r+0x2a6>
    660a:	bf00      	nop

0000660c <_fwalk_reent>:
    660c:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    6610:	4607      	mov	r7, r0
    6612:	468a      	mov	sl, r1
    6614:	f7ff fc48 	bl	5ea8 <__sfp_lock_acquire>
    6618:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
    661c:	bf08      	it	eq
    661e:	46b0      	moveq	r8, r6
    6620:	d018      	beq.n	6654 <_fwalk_reent+0x48>
    6622:	f04f 0800 	mov.w	r8, #0
    6626:	6875      	ldr	r5, [r6, #4]
    6628:	68b4      	ldr	r4, [r6, #8]
    662a:	3d01      	subs	r5, #1
    662c:	d40f      	bmi.n	664e <_fwalk_reent+0x42>
    662e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    6632:	b14b      	cbz	r3, 6648 <_fwalk_reent+0x3c>
    6634:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    6638:	4621      	mov	r1, r4
    663a:	4638      	mov	r0, r7
    663c:	f1b3 3fff 	cmp.w	r3, #4294967295
    6640:	d002      	beq.n	6648 <_fwalk_reent+0x3c>
    6642:	47d0      	blx	sl
    6644:	ea48 0800 	orr.w	r8, r8, r0
    6648:	3468      	adds	r4, #104	; 0x68
    664a:	3d01      	subs	r5, #1
    664c:	d5ef      	bpl.n	662e <_fwalk_reent+0x22>
    664e:	6836      	ldr	r6, [r6, #0]
    6650:	2e00      	cmp	r6, #0
    6652:	d1e8      	bne.n	6626 <_fwalk_reent+0x1a>
    6654:	f7ff fc2a 	bl	5eac <__sfp_lock_release>
    6658:	4640      	mov	r0, r8
    665a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    665e:	bf00      	nop

00006660 <_fwalk>:
    6660:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    6664:	4606      	mov	r6, r0
    6666:	4688      	mov	r8, r1
    6668:	f7ff fc1e 	bl	5ea8 <__sfp_lock_acquire>
    666c:	36d8      	adds	r6, #216	; 0xd8
    666e:	bf08      	it	eq
    6670:	4637      	moveq	r7, r6
    6672:	d015      	beq.n	66a0 <_fwalk+0x40>
    6674:	2700      	movs	r7, #0
    6676:	6875      	ldr	r5, [r6, #4]
    6678:	68b4      	ldr	r4, [r6, #8]
    667a:	3d01      	subs	r5, #1
    667c:	d40d      	bmi.n	669a <_fwalk+0x3a>
    667e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
    6682:	b13b      	cbz	r3, 6694 <_fwalk+0x34>
    6684:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
    6688:	4620      	mov	r0, r4
    668a:	f1b3 3fff 	cmp.w	r3, #4294967295
    668e:	d001      	beq.n	6694 <_fwalk+0x34>
    6690:	47c0      	blx	r8
    6692:	4307      	orrs	r7, r0
    6694:	3468      	adds	r4, #104	; 0x68
    6696:	3d01      	subs	r5, #1
    6698:	d5f1      	bpl.n	667e <_fwalk+0x1e>
    669a:	6836      	ldr	r6, [r6, #0]
    669c:	2e00      	cmp	r6, #0
    669e:	d1ea      	bne.n	6676 <_fwalk+0x16>
    66a0:	f7ff fc04 	bl	5eac <__sfp_lock_release>
    66a4:	4638      	mov	r0, r7
    66a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    66aa:	bf00      	nop

000066ac <__locale_charset>:
    66ac:	f249 03ec 	movw	r3, #37100	; 0x90ec
    66b0:	f2c0 0300 	movt	r3, #0
    66b4:	6818      	ldr	r0, [r3, #0]
    66b6:	4770      	bx	lr

000066b8 <_localeconv_r>:
    66b8:	4800      	ldr	r0, [pc, #0]	; (66bc <_localeconv_r+0x4>)
    66ba:	4770      	bx	lr
    66bc:	000090f0 	.word	0x000090f0

000066c0 <localeconv>:
    66c0:	4800      	ldr	r0, [pc, #0]	; (66c4 <localeconv+0x4>)
    66c2:	4770      	bx	lr
    66c4:	000090f0 	.word	0x000090f0

000066c8 <_setlocale_r>:
    66c8:	b570      	push	{r4, r5, r6, lr}
    66ca:	4605      	mov	r5, r0
    66cc:	460e      	mov	r6, r1
    66ce:	4614      	mov	r4, r2
    66d0:	b172      	cbz	r2, 66f0 <_setlocale_r+0x28>
    66d2:	f249 0114 	movw	r1, #36884	; 0x9014
    66d6:	4610      	mov	r0, r2
    66d8:	f2c0 0100 	movt	r1, #0
    66dc:	f001 fc3e 	bl	7f5c <strcmp>
    66e0:	b958      	cbnz	r0, 66fa <_setlocale_r+0x32>
    66e2:	f249 0014 	movw	r0, #36884	; 0x9014
    66e6:	622c      	str	r4, [r5, #32]
    66e8:	f2c0 0000 	movt	r0, #0
    66ec:	61ee      	str	r6, [r5, #28]
    66ee:	bd70      	pop	{r4, r5, r6, pc}
    66f0:	f249 0014 	movw	r0, #36884	; 0x9014
    66f4:	f2c0 0000 	movt	r0, #0
    66f8:	bd70      	pop	{r4, r5, r6, pc}
    66fa:	f249 0148 	movw	r1, #36936	; 0x9048
    66fe:	4620      	mov	r0, r4
    6700:	f2c0 0100 	movt	r1, #0
    6704:	f001 fc2a 	bl	7f5c <strcmp>
    6708:	2800      	cmp	r0, #0
    670a:	d0ea      	beq.n	66e2 <_setlocale_r+0x1a>
    670c:	2000      	movs	r0, #0
    670e:	bd70      	pop	{r4, r5, r6, pc}

00006710 <setlocale>:
    6710:	f240 0334 	movw	r3, #52	; 0x34
    6714:	460a      	mov	r2, r1
    6716:	f2c2 0300 	movt	r3, #8192	; 0x2000
    671a:	4601      	mov	r1, r0
    671c:	6818      	ldr	r0, [r3, #0]
    671e:	e7d3      	b.n	66c8 <_setlocale_r>

00006720 <__smakebuf_r>:
    6720:	898b      	ldrh	r3, [r1, #12]
    6722:	b5f0      	push	{r4, r5, r6, r7, lr}
    6724:	460c      	mov	r4, r1
    6726:	b29a      	uxth	r2, r3
    6728:	b091      	sub	sp, #68	; 0x44
    672a:	f012 0f02 	tst.w	r2, #2
    672e:	4605      	mov	r5, r0
    6730:	d141      	bne.n	67b6 <__smakebuf_r+0x96>
    6732:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    6736:	2900      	cmp	r1, #0
    6738:	db18      	blt.n	676c <__smakebuf_r+0x4c>
    673a:	aa01      	add	r2, sp, #4
    673c:	f001 fdd4 	bl	82e8 <_fstat_r>
    6740:	2800      	cmp	r0, #0
    6742:	db11      	blt.n	6768 <__smakebuf_r+0x48>
    6744:	9b02      	ldr	r3, [sp, #8]
    6746:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
    674a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
    674e:	bf14      	ite	ne
    6750:	2700      	movne	r7, #0
    6752:	2701      	moveq	r7, #1
    6754:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    6758:	d040      	beq.n	67dc <__smakebuf_r+0xbc>
    675a:	89a3      	ldrh	r3, [r4, #12]
    675c:	f44f 6680 	mov.w	r6, #1024	; 0x400
    6760:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    6764:	81a3      	strh	r3, [r4, #12]
    6766:	e00b      	b.n	6780 <__smakebuf_r+0x60>
    6768:	89a3      	ldrh	r3, [r4, #12]
    676a:	b29a      	uxth	r2, r3
    676c:	f012 0f80 	tst.w	r2, #128	; 0x80
    6770:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
    6774:	bf0c      	ite	eq
    6776:	f44f 6680 	moveq.w	r6, #1024	; 0x400
    677a:	2640      	movne	r6, #64	; 0x40
    677c:	2700      	movs	r7, #0
    677e:	81a3      	strh	r3, [r4, #12]
    6780:	4628      	mov	r0, r5
    6782:	4631      	mov	r1, r6
    6784:	f000 f84a 	bl	681c <_malloc_r>
    6788:	b170      	cbz	r0, 67a8 <__smakebuf_r+0x88>
    678a:	89a1      	ldrh	r1, [r4, #12]
    678c:	f645 62f1 	movw	r2, #24305	; 0x5ef1
    6790:	f2c0 0200 	movt	r2, #0
    6794:	6120      	str	r0, [r4, #16]
    6796:	f041 0180 	orr.w	r1, r1, #128	; 0x80
    679a:	6166      	str	r6, [r4, #20]
    679c:	62aa      	str	r2, [r5, #40]	; 0x28
    679e:	81a1      	strh	r1, [r4, #12]
    67a0:	6020      	str	r0, [r4, #0]
    67a2:	b97f      	cbnz	r7, 67c4 <__smakebuf_r+0xa4>
    67a4:	b011      	add	sp, #68	; 0x44
    67a6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    67a8:	89a3      	ldrh	r3, [r4, #12]
    67aa:	f413 7f00 	tst.w	r3, #512	; 0x200
    67ae:	d1f9      	bne.n	67a4 <__smakebuf_r+0x84>
    67b0:	f043 0302 	orr.w	r3, r3, #2
    67b4:	81a3      	strh	r3, [r4, #12]
    67b6:	f104 0347 	add.w	r3, r4, #71	; 0x47
    67ba:	6123      	str	r3, [r4, #16]
    67bc:	6023      	str	r3, [r4, #0]
    67be:	2301      	movs	r3, #1
    67c0:	6163      	str	r3, [r4, #20]
    67c2:	e7ef      	b.n	67a4 <__smakebuf_r+0x84>
    67c4:	4628      	mov	r0, r5
    67c6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    67ca:	f001 fda3 	bl	8314 <_isatty_r>
    67ce:	2800      	cmp	r0, #0
    67d0:	d0e8      	beq.n	67a4 <__smakebuf_r+0x84>
    67d2:	89a3      	ldrh	r3, [r4, #12]
    67d4:	f043 0301 	orr.w	r3, r3, #1
    67d8:	81a3      	strh	r3, [r4, #12]
    67da:	e7e3      	b.n	67a4 <__smakebuf_r+0x84>
    67dc:	f647 63d5 	movw	r3, #32469	; 0x7ed5
    67e0:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
    67e2:	f2c0 0300 	movt	r3, #0
    67e6:	429a      	cmp	r2, r3
    67e8:	d1b7      	bne.n	675a <__smakebuf_r+0x3a>
    67ea:	89a2      	ldrh	r2, [r4, #12]
    67ec:	f44f 6380 	mov.w	r3, #1024	; 0x400
    67f0:	461e      	mov	r6, r3
    67f2:	6523      	str	r3, [r4, #80]	; 0x50
    67f4:	ea42 0303 	orr.w	r3, r2, r3
    67f8:	81a3      	strh	r3, [r4, #12]
    67fa:	e7c1      	b.n	6780 <__smakebuf_r+0x60>

000067fc <free>:
    67fc:	f240 0334 	movw	r3, #52	; 0x34
    6800:	4601      	mov	r1, r0
    6802:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6806:	6818      	ldr	r0, [r3, #0]
    6808:	f7ff bc86 	b.w	6118 <_free_r>

0000680c <malloc>:
    680c:	f240 0334 	movw	r3, #52	; 0x34
    6810:	4601      	mov	r1, r0
    6812:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6816:	6818      	ldr	r0, [r3, #0]
    6818:	f000 b800 	b.w	681c <_malloc_r>

0000681c <_malloc_r>:
    681c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    6820:	f101 040b 	add.w	r4, r1, #11
    6824:	2c16      	cmp	r4, #22
    6826:	b083      	sub	sp, #12
    6828:	4606      	mov	r6, r0
    682a:	d82f      	bhi.n	688c <_malloc_r+0x70>
    682c:	2300      	movs	r3, #0
    682e:	2410      	movs	r4, #16
    6830:	428c      	cmp	r4, r1
    6832:	bf2c      	ite	cs
    6834:	4619      	movcs	r1, r3
    6836:	f043 0101 	orrcc.w	r1, r3, #1
    683a:	2900      	cmp	r1, #0
    683c:	d130      	bne.n	68a0 <_malloc_r+0x84>
    683e:	4630      	mov	r0, r6
    6840:	f000 fc86 	bl	7150 <__malloc_lock>
    6844:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
    6848:	d22e      	bcs.n	68a8 <_malloc_r+0x8c>
    684a:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
    684e:	f240 1528 	movw	r5, #296	; 0x128
    6852:	f2c2 0500 	movt	r5, #8192	; 0x2000
    6856:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
    685a:	68d3      	ldr	r3, [r2, #12]
    685c:	4293      	cmp	r3, r2
    685e:	f000 8206 	beq.w	6c6e <_malloc_r+0x452>
    6862:	685a      	ldr	r2, [r3, #4]
    6864:	f103 0508 	add.w	r5, r3, #8
    6868:	68d9      	ldr	r1, [r3, #12]
    686a:	4630      	mov	r0, r6
    686c:	f022 0c03 	bic.w	ip, r2, #3
    6870:	689a      	ldr	r2, [r3, #8]
    6872:	4463      	add	r3, ip
    6874:	685c      	ldr	r4, [r3, #4]
    6876:	608a      	str	r2, [r1, #8]
    6878:	f044 0401 	orr.w	r4, r4, #1
    687c:	60d1      	str	r1, [r2, #12]
    687e:	605c      	str	r4, [r3, #4]
    6880:	f000 fc68 	bl	7154 <__malloc_unlock>
    6884:	4628      	mov	r0, r5
    6886:	b003      	add	sp, #12
    6888:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    688c:	f024 0407 	bic.w	r4, r4, #7
    6890:	0fe3      	lsrs	r3, r4, #31
    6892:	428c      	cmp	r4, r1
    6894:	bf2c      	ite	cs
    6896:	4619      	movcs	r1, r3
    6898:	f043 0101 	orrcc.w	r1, r3, #1
    689c:	2900      	cmp	r1, #0
    689e:	d0ce      	beq.n	683e <_malloc_r+0x22>
    68a0:	230c      	movs	r3, #12
    68a2:	2500      	movs	r5, #0
    68a4:	6033      	str	r3, [r6, #0]
    68a6:	e7ed      	b.n	6884 <_malloc_r+0x68>
    68a8:	ea5f 2e54 	movs.w	lr, r4, lsr #9
    68ac:	bf04      	itt	eq
    68ae:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
    68b2:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
    68b6:	f040 8090 	bne.w	69da <_malloc_r+0x1be>
    68ba:	f240 1528 	movw	r5, #296	; 0x128
    68be:	f2c2 0500 	movt	r5, #8192	; 0x2000
    68c2:	1828      	adds	r0, r5, r0
    68c4:	68c3      	ldr	r3, [r0, #12]
    68c6:	4298      	cmp	r0, r3
    68c8:	d106      	bne.n	68d8 <_malloc_r+0xbc>
    68ca:	e00d      	b.n	68e8 <_malloc_r+0xcc>
    68cc:	2a00      	cmp	r2, #0
    68ce:	f280 816f 	bge.w	6bb0 <_malloc_r+0x394>
    68d2:	68db      	ldr	r3, [r3, #12]
    68d4:	4298      	cmp	r0, r3
    68d6:	d007      	beq.n	68e8 <_malloc_r+0xcc>
    68d8:	6859      	ldr	r1, [r3, #4]
    68da:	f021 0103 	bic.w	r1, r1, #3
    68de:	1b0a      	subs	r2, r1, r4
    68e0:	2a0f      	cmp	r2, #15
    68e2:	ddf3      	ble.n	68cc <_malloc_r+0xb0>
    68e4:	f10e 3eff 	add.w	lr, lr, #4294967295
    68e8:	f10e 0e01 	add.w	lr, lr, #1
    68ec:	f240 1728 	movw	r7, #296	; 0x128
    68f0:	f2c2 0700 	movt	r7, #8192	; 0x2000
    68f4:	f107 0108 	add.w	r1, r7, #8
    68f8:	688b      	ldr	r3, [r1, #8]
    68fa:	4299      	cmp	r1, r3
    68fc:	bf08      	it	eq
    68fe:	687a      	ldreq	r2, [r7, #4]
    6900:	d026      	beq.n	6950 <_malloc_r+0x134>
    6902:	685a      	ldr	r2, [r3, #4]
    6904:	f022 0c03 	bic.w	ip, r2, #3
    6908:	ebc4 020c 	rsb	r2, r4, ip
    690c:	2a0f      	cmp	r2, #15
    690e:	f300 8194 	bgt.w	6c3a <_malloc_r+0x41e>
    6912:	2a00      	cmp	r2, #0
    6914:	60c9      	str	r1, [r1, #12]
    6916:	6089      	str	r1, [r1, #8]
    6918:	f280 8099 	bge.w	6a4e <_malloc_r+0x232>
    691c:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
    6920:	f080 8165 	bcs.w	6bee <_malloc_r+0x3d2>
    6924:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
    6928:	f04f 0a01 	mov.w	sl, #1
    692c:	687a      	ldr	r2, [r7, #4]
    692e:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
    6932:	ea4f 0cac 	mov.w	ip, ip, asr #2
    6936:	fa0a fc0c 	lsl.w	ip, sl, ip
    693a:	60d8      	str	r0, [r3, #12]
    693c:	f8d0 8008 	ldr.w	r8, [r0, #8]
    6940:	ea4c 0202 	orr.w	r2, ip, r2
    6944:	607a      	str	r2, [r7, #4]
    6946:	f8c3 8008 	str.w	r8, [r3, #8]
    694a:	f8c8 300c 	str.w	r3, [r8, #12]
    694e:	6083      	str	r3, [r0, #8]
    6950:	f04f 0c01 	mov.w	ip, #1
    6954:	ea4f 03ae 	mov.w	r3, lr, asr #2
    6958:	fa0c fc03 	lsl.w	ip, ip, r3
    695c:	4594      	cmp	ip, r2
    695e:	f200 8082 	bhi.w	6a66 <_malloc_r+0x24a>
    6962:	ea12 0f0c 	tst.w	r2, ip
    6966:	d108      	bne.n	697a <_malloc_r+0x15e>
    6968:	f02e 0e03 	bic.w	lr, lr, #3
    696c:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6970:	f10e 0e04 	add.w	lr, lr, #4
    6974:	ea12 0f0c 	tst.w	r2, ip
    6978:	d0f8      	beq.n	696c <_malloc_r+0x150>
    697a:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
    697e:	46f2      	mov	sl, lr
    6980:	46c8      	mov	r8, r9
    6982:	f8d8 300c 	ldr.w	r3, [r8, #12]
    6986:	4598      	cmp	r8, r3
    6988:	d107      	bne.n	699a <_malloc_r+0x17e>
    698a:	e168      	b.n	6c5e <_malloc_r+0x442>
    698c:	2a00      	cmp	r2, #0
    698e:	f280 8178 	bge.w	6c82 <_malloc_r+0x466>
    6992:	68db      	ldr	r3, [r3, #12]
    6994:	4598      	cmp	r8, r3
    6996:	f000 8162 	beq.w	6c5e <_malloc_r+0x442>
    699a:	6858      	ldr	r0, [r3, #4]
    699c:	f020 0003 	bic.w	r0, r0, #3
    69a0:	1b02      	subs	r2, r0, r4
    69a2:	2a0f      	cmp	r2, #15
    69a4:	ddf2      	ble.n	698c <_malloc_r+0x170>
    69a6:	461d      	mov	r5, r3
    69a8:	191f      	adds	r7, r3, r4
    69aa:	f8d3 c00c 	ldr.w	ip, [r3, #12]
    69ae:	f044 0e01 	orr.w	lr, r4, #1
    69b2:	f855 4f08 	ldr.w	r4, [r5, #8]!
    69b6:	4630      	mov	r0, r6
    69b8:	50ba      	str	r2, [r7, r2]
    69ba:	f042 0201 	orr.w	r2, r2, #1
    69be:	f8c3 e004 	str.w	lr, [r3, #4]
    69c2:	f8cc 4008 	str.w	r4, [ip, #8]
    69c6:	f8c4 c00c 	str.w	ip, [r4, #12]
    69ca:	608f      	str	r7, [r1, #8]
    69cc:	60cf      	str	r7, [r1, #12]
    69ce:	607a      	str	r2, [r7, #4]
    69d0:	60b9      	str	r1, [r7, #8]
    69d2:	60f9      	str	r1, [r7, #12]
    69d4:	f000 fbbe 	bl	7154 <__malloc_unlock>
    69d8:	e754      	b.n	6884 <_malloc_r+0x68>
    69da:	f1be 0f04 	cmp.w	lr, #4
    69de:	bf9e      	ittt	ls
    69e0:	ea4f 1e94 	movls.w	lr, r4, lsr #6
    69e4:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
    69e8:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    69ec:	f67f af65 	bls.w	68ba <_malloc_r+0x9e>
    69f0:	f1be 0f14 	cmp.w	lr, #20
    69f4:	bf9c      	itt	ls
    69f6:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
    69fa:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    69fe:	f67f af5c 	bls.w	68ba <_malloc_r+0x9e>
    6a02:	f1be 0f54 	cmp.w	lr, #84	; 0x54
    6a06:	bf9e      	ittt	ls
    6a08:	ea4f 3e14 	movls.w	lr, r4, lsr #12
    6a0c:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
    6a10:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    6a14:	f67f af51 	bls.w	68ba <_malloc_r+0x9e>
    6a18:	f5be 7faa 	cmp.w	lr, #340	; 0x154
    6a1c:	bf9e      	ittt	ls
    6a1e:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
    6a22:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
    6a26:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    6a2a:	f67f af46 	bls.w	68ba <_malloc_r+0x9e>
    6a2e:	f240 5354 	movw	r3, #1364	; 0x554
    6a32:	459e      	cmp	lr, r3
    6a34:	bf95      	itete	ls
    6a36:	ea4f 4e94 	movls.w	lr, r4, lsr #18
    6a3a:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
    6a3e:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
    6a42:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
    6a46:	bf98      	it	ls
    6a48:	ea4f 00ce 	movls.w	r0, lr, lsl #3
    6a4c:	e735      	b.n	68ba <_malloc_r+0x9e>
    6a4e:	eb03 020c 	add.w	r2, r3, ip
    6a52:	f103 0508 	add.w	r5, r3, #8
    6a56:	4630      	mov	r0, r6
    6a58:	6853      	ldr	r3, [r2, #4]
    6a5a:	f043 0301 	orr.w	r3, r3, #1
    6a5e:	6053      	str	r3, [r2, #4]
    6a60:	f000 fb78 	bl	7154 <__malloc_unlock>
    6a64:	e70e      	b.n	6884 <_malloc_r+0x68>
    6a66:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6a6a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    6a6e:	f023 0903 	bic.w	r9, r3, #3
    6a72:	ebc4 0209 	rsb	r2, r4, r9
    6a76:	454c      	cmp	r4, r9
    6a78:	bf94      	ite	ls
    6a7a:	2300      	movls	r3, #0
    6a7c:	2301      	movhi	r3, #1
    6a7e:	2a0f      	cmp	r2, #15
    6a80:	bfd8      	it	le
    6a82:	f043 0301 	orrle.w	r3, r3, #1
    6a86:	2b00      	cmp	r3, #0
    6a88:	f000 80a1 	beq.w	6bce <_malloc_r+0x3b2>
    6a8c:	f240 5b54 	movw	fp, #1364	; 0x554
    6a90:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
    6a94:	f2c2 0b00 	movt	fp, #8192	; 0x2000
    6a98:	f8db 3000 	ldr.w	r3, [fp]
    6a9c:	3310      	adds	r3, #16
    6a9e:	191b      	adds	r3, r3, r4
    6aa0:	f1b2 3fff 	cmp.w	r2, #4294967295
    6aa4:	d006      	beq.n	6ab4 <_malloc_r+0x298>
    6aa6:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
    6aaa:	331f      	adds	r3, #31
    6aac:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
    6ab0:	f023 031f 	bic.w	r3, r3, #31
    6ab4:	4619      	mov	r1, r3
    6ab6:	4630      	mov	r0, r6
    6ab8:	9301      	str	r3, [sp, #4]
    6aba:	f001 f9f3 	bl	7ea4 <_sbrk_r>
    6abe:	9b01      	ldr	r3, [sp, #4]
    6ac0:	f1b0 3fff 	cmp.w	r0, #4294967295
    6ac4:	4682      	mov	sl, r0
    6ac6:	f000 80f4 	beq.w	6cb2 <_malloc_r+0x496>
    6aca:	eb08 0109 	add.w	r1, r8, r9
    6ace:	4281      	cmp	r1, r0
    6ad0:	f200 80ec 	bhi.w	6cac <_malloc_r+0x490>
    6ad4:	f8db 2004 	ldr.w	r2, [fp, #4]
    6ad8:	189a      	adds	r2, r3, r2
    6ada:	4551      	cmp	r1, sl
    6adc:	f8cb 2004 	str.w	r2, [fp, #4]
    6ae0:	f000 8145 	beq.w	6d6e <_malloc_r+0x552>
    6ae4:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
    6ae8:	f240 1028 	movw	r0, #296	; 0x128
    6aec:	f2c2 0000 	movt	r0, #8192	; 0x2000
    6af0:	f1b5 3fff 	cmp.w	r5, #4294967295
    6af4:	bf08      	it	eq
    6af6:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
    6afa:	d003      	beq.n	6b04 <_malloc_r+0x2e8>
    6afc:	4452      	add	r2, sl
    6afe:	1a51      	subs	r1, r2, r1
    6b00:	f8cb 1004 	str.w	r1, [fp, #4]
    6b04:	f01a 0507 	ands.w	r5, sl, #7
    6b08:	4630      	mov	r0, r6
    6b0a:	bf17      	itett	ne
    6b0c:	f1c5 0508 	rsbne	r5, r5, #8
    6b10:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
    6b14:	44aa      	addne	sl, r5
    6b16:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
    6b1a:	4453      	add	r3, sl
    6b1c:	051b      	lsls	r3, r3, #20
    6b1e:	0d1b      	lsrs	r3, r3, #20
    6b20:	1aed      	subs	r5, r5, r3
    6b22:	4629      	mov	r1, r5
    6b24:	f001 f9be 	bl	7ea4 <_sbrk_r>
    6b28:	f1b0 3fff 	cmp.w	r0, #4294967295
    6b2c:	f000 812c 	beq.w	6d88 <_malloc_r+0x56c>
    6b30:	ebca 0100 	rsb	r1, sl, r0
    6b34:	1949      	adds	r1, r1, r5
    6b36:	f041 0101 	orr.w	r1, r1, #1
    6b3a:	f8db 2004 	ldr.w	r2, [fp, #4]
    6b3e:	f240 5354 	movw	r3, #1364	; 0x554
    6b42:	f8c7 a008 	str.w	sl, [r7, #8]
    6b46:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b4a:	18aa      	adds	r2, r5, r2
    6b4c:	45b8      	cmp	r8, r7
    6b4e:	f8cb 2004 	str.w	r2, [fp, #4]
    6b52:	f8ca 1004 	str.w	r1, [sl, #4]
    6b56:	d017      	beq.n	6b88 <_malloc_r+0x36c>
    6b58:	f1b9 0f0f 	cmp.w	r9, #15
    6b5c:	f240 80df 	bls.w	6d1e <_malloc_r+0x502>
    6b60:	f1a9 010c 	sub.w	r1, r9, #12
    6b64:	2505      	movs	r5, #5
    6b66:	f021 0107 	bic.w	r1, r1, #7
    6b6a:	eb08 0001 	add.w	r0, r8, r1
    6b6e:	290f      	cmp	r1, #15
    6b70:	6085      	str	r5, [r0, #8]
    6b72:	6045      	str	r5, [r0, #4]
    6b74:	f8d8 0004 	ldr.w	r0, [r8, #4]
    6b78:	f000 0001 	and.w	r0, r0, #1
    6b7c:	ea41 0000 	orr.w	r0, r1, r0
    6b80:	f8c8 0004 	str.w	r0, [r8, #4]
    6b84:	f200 80ac 	bhi.w	6ce0 <_malloc_r+0x4c4>
    6b88:	46d0      	mov	r8, sl
    6b8a:	f240 5354 	movw	r3, #1364	; 0x554
    6b8e:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
    6b92:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6b96:	428a      	cmp	r2, r1
    6b98:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
    6b9c:	bf88      	it	hi
    6b9e:	62da      	strhi	r2, [r3, #44]	; 0x2c
    6ba0:	f240 5354 	movw	r3, #1364	; 0x554
    6ba4:	f2c2 0300 	movt	r3, #8192	; 0x2000
    6ba8:	428a      	cmp	r2, r1
    6baa:	bf88      	it	hi
    6bac:	631a      	strhi	r2, [r3, #48]	; 0x30
    6bae:	e082      	b.n	6cb6 <_malloc_r+0x49a>
    6bb0:	185c      	adds	r4, r3, r1
    6bb2:	689a      	ldr	r2, [r3, #8]
    6bb4:	68d9      	ldr	r1, [r3, #12]
    6bb6:	4630      	mov	r0, r6
    6bb8:	6866      	ldr	r6, [r4, #4]
    6bba:	f103 0508 	add.w	r5, r3, #8
    6bbe:	608a      	str	r2, [r1, #8]
    6bc0:	f046 0301 	orr.w	r3, r6, #1
    6bc4:	60d1      	str	r1, [r2, #12]
    6bc6:	6063      	str	r3, [r4, #4]
    6bc8:	f000 fac4 	bl	7154 <__malloc_unlock>
    6bcc:	e65a      	b.n	6884 <_malloc_r+0x68>
    6bce:	eb08 0304 	add.w	r3, r8, r4
    6bd2:	f042 0201 	orr.w	r2, r2, #1
    6bd6:	f044 0401 	orr.w	r4, r4, #1
    6bda:	4630      	mov	r0, r6
    6bdc:	f8c8 4004 	str.w	r4, [r8, #4]
    6be0:	f108 0508 	add.w	r5, r8, #8
    6be4:	605a      	str	r2, [r3, #4]
    6be6:	60bb      	str	r3, [r7, #8]
    6be8:	f000 fab4 	bl	7154 <__malloc_unlock>
    6bec:	e64a      	b.n	6884 <_malloc_r+0x68>
    6bee:	ea4f 225c 	mov.w	r2, ip, lsr #9
    6bf2:	2a04      	cmp	r2, #4
    6bf4:	d954      	bls.n	6ca0 <_malloc_r+0x484>
    6bf6:	2a14      	cmp	r2, #20
    6bf8:	f200 8089 	bhi.w	6d0e <_malloc_r+0x4f2>
    6bfc:	325b      	adds	r2, #91	; 0x5b
    6bfe:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6c02:	44a8      	add	r8, r5
    6c04:	f240 1728 	movw	r7, #296	; 0x128
    6c08:	f2c2 0700 	movt	r7, #8192	; 0x2000
    6c0c:	f8d8 0008 	ldr.w	r0, [r8, #8]
    6c10:	4540      	cmp	r0, r8
    6c12:	d103      	bne.n	6c1c <_malloc_r+0x400>
    6c14:	e06f      	b.n	6cf6 <_malloc_r+0x4da>
    6c16:	6880      	ldr	r0, [r0, #8]
    6c18:	4580      	cmp	r8, r0
    6c1a:	d004      	beq.n	6c26 <_malloc_r+0x40a>
    6c1c:	6842      	ldr	r2, [r0, #4]
    6c1e:	f022 0203 	bic.w	r2, r2, #3
    6c22:	4594      	cmp	ip, r2
    6c24:	d3f7      	bcc.n	6c16 <_malloc_r+0x3fa>
    6c26:	f8d0 c00c 	ldr.w	ip, [r0, #12]
    6c2a:	f8c3 c00c 	str.w	ip, [r3, #12]
    6c2e:	6098      	str	r0, [r3, #8]
    6c30:	687a      	ldr	r2, [r7, #4]
    6c32:	60c3      	str	r3, [r0, #12]
    6c34:	f8cc 3008 	str.w	r3, [ip, #8]
    6c38:	e68a      	b.n	6950 <_malloc_r+0x134>
    6c3a:	191f      	adds	r7, r3, r4
    6c3c:	4630      	mov	r0, r6
    6c3e:	f044 0401 	orr.w	r4, r4, #1
    6c42:	60cf      	str	r7, [r1, #12]
    6c44:	605c      	str	r4, [r3, #4]
    6c46:	f103 0508 	add.w	r5, r3, #8
    6c4a:	50ba      	str	r2, [r7, r2]
    6c4c:	f042 0201 	orr.w	r2, r2, #1
    6c50:	608f      	str	r7, [r1, #8]
    6c52:	607a      	str	r2, [r7, #4]
    6c54:	60b9      	str	r1, [r7, #8]
    6c56:	60f9      	str	r1, [r7, #12]
    6c58:	f000 fa7c 	bl	7154 <__malloc_unlock>
    6c5c:	e612      	b.n	6884 <_malloc_r+0x68>
    6c5e:	f10a 0a01 	add.w	sl, sl, #1
    6c62:	f01a 0f03 	tst.w	sl, #3
    6c66:	d05f      	beq.n	6d28 <_malloc_r+0x50c>
    6c68:	f103 0808 	add.w	r8, r3, #8
    6c6c:	e689      	b.n	6982 <_malloc_r+0x166>
    6c6e:	f103 0208 	add.w	r2, r3, #8
    6c72:	68d3      	ldr	r3, [r2, #12]
    6c74:	429a      	cmp	r2, r3
    6c76:	bf08      	it	eq
    6c78:	f10e 0e02 	addeq.w	lr, lr, #2
    6c7c:	f43f ae36 	beq.w	68ec <_malloc_r+0xd0>
    6c80:	e5ef      	b.n	6862 <_malloc_r+0x46>
    6c82:	461d      	mov	r5, r3
    6c84:	1819      	adds	r1, r3, r0
    6c86:	68da      	ldr	r2, [r3, #12]
    6c88:	4630      	mov	r0, r6
    6c8a:	f855 3f08 	ldr.w	r3, [r5, #8]!
    6c8e:	684c      	ldr	r4, [r1, #4]
    6c90:	6093      	str	r3, [r2, #8]
    6c92:	f044 0401 	orr.w	r4, r4, #1
    6c96:	60da      	str	r2, [r3, #12]
    6c98:	604c      	str	r4, [r1, #4]
    6c9a:	f000 fa5b 	bl	7154 <__malloc_unlock>
    6c9e:	e5f1      	b.n	6884 <_malloc_r+0x68>
    6ca0:	ea4f 129c 	mov.w	r2, ip, lsr #6
    6ca4:	3238      	adds	r2, #56	; 0x38
    6ca6:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6caa:	e7aa      	b.n	6c02 <_malloc_r+0x3e6>
    6cac:	45b8      	cmp	r8, r7
    6cae:	f43f af11 	beq.w	6ad4 <_malloc_r+0x2b8>
    6cb2:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6cb6:	f8d8 2004 	ldr.w	r2, [r8, #4]
    6cba:	f022 0203 	bic.w	r2, r2, #3
    6cbe:	4294      	cmp	r4, r2
    6cc0:	bf94      	ite	ls
    6cc2:	2300      	movls	r3, #0
    6cc4:	2301      	movhi	r3, #1
    6cc6:	1b12      	subs	r2, r2, r4
    6cc8:	2a0f      	cmp	r2, #15
    6cca:	bfd8      	it	le
    6ccc:	f043 0301 	orrle.w	r3, r3, #1
    6cd0:	2b00      	cmp	r3, #0
    6cd2:	f43f af7c 	beq.w	6bce <_malloc_r+0x3b2>
    6cd6:	4630      	mov	r0, r6
    6cd8:	2500      	movs	r5, #0
    6cda:	f000 fa3b 	bl	7154 <__malloc_unlock>
    6cde:	e5d1      	b.n	6884 <_malloc_r+0x68>
    6ce0:	f108 0108 	add.w	r1, r8, #8
    6ce4:	4630      	mov	r0, r6
    6ce6:	9301      	str	r3, [sp, #4]
    6ce8:	f7ff fa16 	bl	6118 <_free_r>
    6cec:	9b01      	ldr	r3, [sp, #4]
    6cee:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6cf2:	685a      	ldr	r2, [r3, #4]
    6cf4:	e749      	b.n	6b8a <_malloc_r+0x36e>
    6cf6:	f04f 0a01 	mov.w	sl, #1
    6cfa:	f8d7 8004 	ldr.w	r8, [r7, #4]
    6cfe:	1092      	asrs	r2, r2, #2
    6d00:	4684      	mov	ip, r0
    6d02:	fa0a f202 	lsl.w	r2, sl, r2
    6d06:	ea48 0202 	orr.w	r2, r8, r2
    6d0a:	607a      	str	r2, [r7, #4]
    6d0c:	e78d      	b.n	6c2a <_malloc_r+0x40e>
    6d0e:	2a54      	cmp	r2, #84	; 0x54
    6d10:	d824      	bhi.n	6d5c <_malloc_r+0x540>
    6d12:	ea4f 321c 	mov.w	r2, ip, lsr #12
    6d16:	326e      	adds	r2, #110	; 0x6e
    6d18:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6d1c:	e771      	b.n	6c02 <_malloc_r+0x3e6>
    6d1e:	2301      	movs	r3, #1
    6d20:	46d0      	mov	r8, sl
    6d22:	f8ca 3004 	str.w	r3, [sl, #4]
    6d26:	e7c6      	b.n	6cb6 <_malloc_r+0x49a>
    6d28:	464a      	mov	r2, r9
    6d2a:	f01e 0f03 	tst.w	lr, #3
    6d2e:	4613      	mov	r3, r2
    6d30:	f10e 3eff 	add.w	lr, lr, #4294967295
    6d34:	d033      	beq.n	6d9e <_malloc_r+0x582>
    6d36:	f853 2908 	ldr.w	r2, [r3], #-8
    6d3a:	429a      	cmp	r2, r3
    6d3c:	d0f5      	beq.n	6d2a <_malloc_r+0x50e>
    6d3e:	687b      	ldr	r3, [r7, #4]
    6d40:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6d44:	459c      	cmp	ip, r3
    6d46:	f63f ae8e 	bhi.w	6a66 <_malloc_r+0x24a>
    6d4a:	f1bc 0f00 	cmp.w	ip, #0
    6d4e:	f43f ae8a 	beq.w	6a66 <_malloc_r+0x24a>
    6d52:	ea1c 0f03 	tst.w	ip, r3
    6d56:	d027      	beq.n	6da8 <_malloc_r+0x58c>
    6d58:	46d6      	mov	lr, sl
    6d5a:	e60e      	b.n	697a <_malloc_r+0x15e>
    6d5c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
    6d60:	d815      	bhi.n	6d8e <_malloc_r+0x572>
    6d62:	ea4f 32dc 	mov.w	r2, ip, lsr #15
    6d66:	3277      	adds	r2, #119	; 0x77
    6d68:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6d6c:	e749      	b.n	6c02 <_malloc_r+0x3e6>
    6d6e:	0508      	lsls	r0, r1, #20
    6d70:	0d00      	lsrs	r0, r0, #20
    6d72:	2800      	cmp	r0, #0
    6d74:	f47f aeb6 	bne.w	6ae4 <_malloc_r+0x2c8>
    6d78:	f8d7 8008 	ldr.w	r8, [r7, #8]
    6d7c:	444b      	add	r3, r9
    6d7e:	f043 0301 	orr.w	r3, r3, #1
    6d82:	f8c8 3004 	str.w	r3, [r8, #4]
    6d86:	e700      	b.n	6b8a <_malloc_r+0x36e>
    6d88:	2101      	movs	r1, #1
    6d8a:	2500      	movs	r5, #0
    6d8c:	e6d5      	b.n	6b3a <_malloc_r+0x31e>
    6d8e:	f240 5054 	movw	r0, #1364	; 0x554
    6d92:	4282      	cmp	r2, r0
    6d94:	d90d      	bls.n	6db2 <_malloc_r+0x596>
    6d96:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
    6d9a:	227e      	movs	r2, #126	; 0x7e
    6d9c:	e731      	b.n	6c02 <_malloc_r+0x3e6>
    6d9e:	687b      	ldr	r3, [r7, #4]
    6da0:	ea23 030c 	bic.w	r3, r3, ip
    6da4:	607b      	str	r3, [r7, #4]
    6da6:	e7cb      	b.n	6d40 <_malloc_r+0x524>
    6da8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
    6dac:	f10a 0a04 	add.w	sl, sl, #4
    6db0:	e7cf      	b.n	6d52 <_malloc_r+0x536>
    6db2:	ea4f 429c 	mov.w	r2, ip, lsr #18
    6db6:	327c      	adds	r2, #124	; 0x7c
    6db8:	ea4f 08c2 	mov.w	r8, r2, lsl #3
    6dbc:	e721      	b.n	6c02 <_malloc_r+0x3e6>
    6dbe:	bf00      	nop

00006dc0 <memchr>:
    6dc0:	f010 0f03 	tst.w	r0, #3
    6dc4:	b2c9      	uxtb	r1, r1
    6dc6:	b410      	push	{r4}
    6dc8:	d010      	beq.n	6dec <memchr+0x2c>
    6dca:	2a00      	cmp	r2, #0
    6dcc:	d02f      	beq.n	6e2e <memchr+0x6e>
    6dce:	7803      	ldrb	r3, [r0, #0]
    6dd0:	428b      	cmp	r3, r1
    6dd2:	d02a      	beq.n	6e2a <memchr+0x6a>
    6dd4:	3a01      	subs	r2, #1
    6dd6:	e005      	b.n	6de4 <memchr+0x24>
    6dd8:	2a00      	cmp	r2, #0
    6dda:	d028      	beq.n	6e2e <memchr+0x6e>
    6ddc:	7803      	ldrb	r3, [r0, #0]
    6dde:	3a01      	subs	r2, #1
    6de0:	428b      	cmp	r3, r1
    6de2:	d022      	beq.n	6e2a <memchr+0x6a>
    6de4:	3001      	adds	r0, #1
    6de6:	f010 0f03 	tst.w	r0, #3
    6dea:	d1f5      	bne.n	6dd8 <memchr+0x18>
    6dec:	2a03      	cmp	r2, #3
    6dee:	d911      	bls.n	6e14 <memchr+0x54>
    6df0:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
    6df4:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
    6df8:	6803      	ldr	r3, [r0, #0]
    6dfa:	ea84 0303 	eor.w	r3, r4, r3
    6dfe:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
    6e02:	ea2c 0303 	bic.w	r3, ip, r3
    6e06:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
    6e0a:	d103      	bne.n	6e14 <memchr+0x54>
    6e0c:	3a04      	subs	r2, #4
    6e0e:	3004      	adds	r0, #4
    6e10:	2a03      	cmp	r2, #3
    6e12:	d8f1      	bhi.n	6df8 <memchr+0x38>
    6e14:	b15a      	cbz	r2, 6e2e <memchr+0x6e>
    6e16:	7803      	ldrb	r3, [r0, #0]
    6e18:	428b      	cmp	r3, r1
    6e1a:	d006      	beq.n	6e2a <memchr+0x6a>
    6e1c:	3a01      	subs	r2, #1
    6e1e:	b132      	cbz	r2, 6e2e <memchr+0x6e>
    6e20:	f810 3f01 	ldrb.w	r3, [r0, #1]!
    6e24:	3a01      	subs	r2, #1
    6e26:	428b      	cmp	r3, r1
    6e28:	d1f9      	bne.n	6e1e <memchr+0x5e>
    6e2a:	bc10      	pop	{r4}
    6e2c:	4770      	bx	lr
    6e2e:	2000      	movs	r0, #0
    6e30:	e7fb      	b.n	6e2a <memchr+0x6a>
    6e32:	bf00      	nop

00006e34 <memcpy>:
    6e34:	2a03      	cmp	r2, #3
    6e36:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
    6e3a:	d80b      	bhi.n	6e54 <memcpy+0x20>
    6e3c:	b13a      	cbz	r2, 6e4e <memcpy+0x1a>
    6e3e:	2300      	movs	r3, #0
    6e40:	f811 c003 	ldrb.w	ip, [r1, r3]
    6e44:	f800 c003 	strb.w	ip, [r0, r3]
    6e48:	3301      	adds	r3, #1
    6e4a:	4293      	cmp	r3, r2
    6e4c:	d1f8      	bne.n	6e40 <memcpy+0xc>
    6e4e:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
    6e52:	4770      	bx	lr
    6e54:	1882      	adds	r2, r0, r2
    6e56:	460c      	mov	r4, r1
    6e58:	4603      	mov	r3, r0
    6e5a:	e003      	b.n	6e64 <memcpy+0x30>
    6e5c:	f814 1c01 	ldrb.w	r1, [r4, #-1]
    6e60:	f803 1c01 	strb.w	r1, [r3, #-1]
    6e64:	f003 0603 	and.w	r6, r3, #3
    6e68:	4619      	mov	r1, r3
    6e6a:	46a4      	mov	ip, r4
    6e6c:	3301      	adds	r3, #1
    6e6e:	3401      	adds	r4, #1
    6e70:	2e00      	cmp	r6, #0
    6e72:	d1f3      	bne.n	6e5c <memcpy+0x28>
    6e74:	f01c 0403 	ands.w	r4, ip, #3
    6e78:	4663      	mov	r3, ip
    6e7a:	bf08      	it	eq
    6e7c:	ebc1 0c02 	rsbeq	ip, r1, r2
    6e80:	d068      	beq.n	6f54 <memcpy+0x120>
    6e82:	4265      	negs	r5, r4
    6e84:	f1c4 0a04 	rsb	sl, r4, #4
    6e88:	eb0c 0705 	add.w	r7, ip, r5
    6e8c:	4633      	mov	r3, r6
    6e8e:	ea4f 0aca 	mov.w	sl, sl, lsl #3
    6e92:	f85c 6005 	ldr.w	r6, [ip, r5]
    6e96:	ea4f 08c4 	mov.w	r8, r4, lsl #3
    6e9a:	1a55      	subs	r5, r2, r1
    6e9c:	e008      	b.n	6eb0 <memcpy+0x7c>
    6e9e:	f857 4f04 	ldr.w	r4, [r7, #4]!
    6ea2:	4626      	mov	r6, r4
    6ea4:	fa04 f40a 	lsl.w	r4, r4, sl
    6ea8:	ea49 0404 	orr.w	r4, r9, r4
    6eac:	50cc      	str	r4, [r1, r3]
    6eae:	3304      	adds	r3, #4
    6eb0:	185c      	adds	r4, r3, r1
    6eb2:	2d03      	cmp	r5, #3
    6eb4:	fa26 f908 	lsr.w	r9, r6, r8
    6eb8:	f1a5 0504 	sub.w	r5, r5, #4
    6ebc:	eb0c 0603 	add.w	r6, ip, r3
    6ec0:	dced      	bgt.n	6e9e <memcpy+0x6a>
    6ec2:	2300      	movs	r3, #0
    6ec4:	e002      	b.n	6ecc <memcpy+0x98>
    6ec6:	5cf1      	ldrb	r1, [r6, r3]
    6ec8:	54e1      	strb	r1, [r4, r3]
    6eca:	3301      	adds	r3, #1
    6ecc:	1919      	adds	r1, r3, r4
    6ece:	4291      	cmp	r1, r2
    6ed0:	d3f9      	bcc.n	6ec6 <memcpy+0x92>
    6ed2:	e7bc      	b.n	6e4e <memcpy+0x1a>
    6ed4:	f853 4c40 	ldr.w	r4, [r3, #-64]
    6ed8:	f841 4c40 	str.w	r4, [r1, #-64]
    6edc:	f853 4c3c 	ldr.w	r4, [r3, #-60]
    6ee0:	f841 4c3c 	str.w	r4, [r1, #-60]
    6ee4:	f853 4c38 	ldr.w	r4, [r3, #-56]
    6ee8:	f841 4c38 	str.w	r4, [r1, #-56]
    6eec:	f853 4c34 	ldr.w	r4, [r3, #-52]
    6ef0:	f841 4c34 	str.w	r4, [r1, #-52]
    6ef4:	f853 4c30 	ldr.w	r4, [r3, #-48]
    6ef8:	f841 4c30 	str.w	r4, [r1, #-48]
    6efc:	f853 4c2c 	ldr.w	r4, [r3, #-44]
    6f00:	f841 4c2c 	str.w	r4, [r1, #-44]
    6f04:	f853 4c28 	ldr.w	r4, [r3, #-40]
    6f08:	f841 4c28 	str.w	r4, [r1, #-40]
    6f0c:	f853 4c24 	ldr.w	r4, [r3, #-36]
    6f10:	f841 4c24 	str.w	r4, [r1, #-36]
    6f14:	f853 4c20 	ldr.w	r4, [r3, #-32]
    6f18:	f841 4c20 	str.w	r4, [r1, #-32]
    6f1c:	f853 4c1c 	ldr.w	r4, [r3, #-28]
    6f20:	f841 4c1c 	str.w	r4, [r1, #-28]
    6f24:	f853 4c18 	ldr.w	r4, [r3, #-24]
    6f28:	f841 4c18 	str.w	r4, [r1, #-24]
    6f2c:	f853 4c14 	ldr.w	r4, [r3, #-20]
    6f30:	f841 4c14 	str.w	r4, [r1, #-20]
    6f34:	f853 4c10 	ldr.w	r4, [r3, #-16]
    6f38:	f841 4c10 	str.w	r4, [r1, #-16]
    6f3c:	f853 4c0c 	ldr.w	r4, [r3, #-12]
    6f40:	f841 4c0c 	str.w	r4, [r1, #-12]
    6f44:	f853 4c08 	ldr.w	r4, [r3, #-8]
    6f48:	f841 4c08 	str.w	r4, [r1, #-8]
    6f4c:	f853 4c04 	ldr.w	r4, [r3, #-4]
    6f50:	f841 4c04 	str.w	r4, [r1, #-4]
    6f54:	461c      	mov	r4, r3
    6f56:	460d      	mov	r5, r1
    6f58:	3340      	adds	r3, #64	; 0x40
    6f5a:	3140      	adds	r1, #64	; 0x40
    6f5c:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
    6f60:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
    6f64:	dcb6      	bgt.n	6ed4 <memcpy+0xa0>
    6f66:	4621      	mov	r1, r4
    6f68:	462b      	mov	r3, r5
    6f6a:	1b54      	subs	r4, r2, r5
    6f6c:	e00f      	b.n	6f8e <memcpy+0x15a>
    6f6e:	f851 5c10 	ldr.w	r5, [r1, #-16]
    6f72:	f843 5c10 	str.w	r5, [r3, #-16]
    6f76:	f851 5c0c 	ldr.w	r5, [r1, #-12]
    6f7a:	f843 5c0c 	str.w	r5, [r3, #-12]
    6f7e:	f851 5c08 	ldr.w	r5, [r1, #-8]
    6f82:	f843 5c08 	str.w	r5, [r3, #-8]
    6f86:	f851 5c04 	ldr.w	r5, [r1, #-4]
    6f8a:	f843 5c04 	str.w	r5, [r3, #-4]
    6f8e:	2c0f      	cmp	r4, #15
    6f90:	460d      	mov	r5, r1
    6f92:	469c      	mov	ip, r3
    6f94:	f101 0110 	add.w	r1, r1, #16
    6f98:	f103 0310 	add.w	r3, r3, #16
    6f9c:	f1a4 0410 	sub.w	r4, r4, #16
    6fa0:	dce5      	bgt.n	6f6e <memcpy+0x13a>
    6fa2:	ebcc 0102 	rsb	r1, ip, r2
    6fa6:	2300      	movs	r3, #0
    6fa8:	e003      	b.n	6fb2 <memcpy+0x17e>
    6faa:	58ec      	ldr	r4, [r5, r3]
    6fac:	f84c 4003 	str.w	r4, [ip, r3]
    6fb0:	3304      	adds	r3, #4
    6fb2:	195e      	adds	r6, r3, r5
    6fb4:	2903      	cmp	r1, #3
    6fb6:	eb03 040c 	add.w	r4, r3, ip
    6fba:	f1a1 0104 	sub.w	r1, r1, #4
    6fbe:	dcf4      	bgt.n	6faa <memcpy+0x176>
    6fc0:	e77f      	b.n	6ec2 <memcpy+0x8e>
    6fc2:	bf00      	nop

00006fc4 <memmove>:
    6fc4:	4288      	cmp	r0, r1
    6fc6:	468c      	mov	ip, r1
    6fc8:	b470      	push	{r4, r5, r6}
    6fca:	4605      	mov	r5, r0
    6fcc:	4614      	mov	r4, r2
    6fce:	d90e      	bls.n	6fee <memmove+0x2a>
    6fd0:	188b      	adds	r3, r1, r2
    6fd2:	4298      	cmp	r0, r3
    6fd4:	d20b      	bcs.n	6fee <memmove+0x2a>
    6fd6:	b142      	cbz	r2, 6fea <memmove+0x26>
    6fd8:	ebc2 0c03 	rsb	ip, r2, r3
    6fdc:	4601      	mov	r1, r0
    6fde:	1e53      	subs	r3, r2, #1
    6fe0:	f81c 2003 	ldrb.w	r2, [ip, r3]
    6fe4:	54ca      	strb	r2, [r1, r3]
    6fe6:	3b01      	subs	r3, #1
    6fe8:	d2fa      	bcs.n	6fe0 <memmove+0x1c>
    6fea:	bc70      	pop	{r4, r5, r6}
    6fec:	4770      	bx	lr
    6fee:	2a0f      	cmp	r2, #15
    6ff0:	d809      	bhi.n	7006 <memmove+0x42>
    6ff2:	2c00      	cmp	r4, #0
    6ff4:	d0f9      	beq.n	6fea <memmove+0x26>
    6ff6:	2300      	movs	r3, #0
    6ff8:	f81c 2003 	ldrb.w	r2, [ip, r3]
    6ffc:	54ea      	strb	r2, [r5, r3]
    6ffe:	3301      	adds	r3, #1
    7000:	42a3      	cmp	r3, r4
    7002:	d1f9      	bne.n	6ff8 <memmove+0x34>
    7004:	e7f1      	b.n	6fea <memmove+0x26>
    7006:	ea41 0300 	orr.w	r3, r1, r0
    700a:	f013 0f03 	tst.w	r3, #3
    700e:	d1f0      	bne.n	6ff2 <memmove+0x2e>
    7010:	4694      	mov	ip, r2
    7012:	460c      	mov	r4, r1
    7014:	4603      	mov	r3, r0
    7016:	6825      	ldr	r5, [r4, #0]
    7018:	f1ac 0c10 	sub.w	ip, ip, #16
    701c:	601d      	str	r5, [r3, #0]
    701e:	6865      	ldr	r5, [r4, #4]
    7020:	605d      	str	r5, [r3, #4]
    7022:	68a5      	ldr	r5, [r4, #8]
    7024:	609d      	str	r5, [r3, #8]
    7026:	68e5      	ldr	r5, [r4, #12]
    7028:	3410      	adds	r4, #16
    702a:	60dd      	str	r5, [r3, #12]
    702c:	3310      	adds	r3, #16
    702e:	f1bc 0f0f 	cmp.w	ip, #15
    7032:	d8f0      	bhi.n	7016 <memmove+0x52>
    7034:	3a10      	subs	r2, #16
    7036:	ea4f 1c12 	mov.w	ip, r2, lsr #4
    703a:	f10c 0501 	add.w	r5, ip, #1
    703e:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
    7042:	012d      	lsls	r5, r5, #4
    7044:	eb02 160c 	add.w	r6, r2, ip, lsl #4
    7048:	eb01 0c05 	add.w	ip, r1, r5
    704c:	1945      	adds	r5, r0, r5
    704e:	2e03      	cmp	r6, #3
    7050:	4634      	mov	r4, r6
    7052:	d9ce      	bls.n	6ff2 <memmove+0x2e>
    7054:	2300      	movs	r3, #0
    7056:	f85c 2003 	ldr.w	r2, [ip, r3]
    705a:	50ea      	str	r2, [r5, r3]
    705c:	3304      	adds	r3, #4
    705e:	1af2      	subs	r2, r6, r3
    7060:	2a03      	cmp	r2, #3
    7062:	d8f8      	bhi.n	7056 <memmove+0x92>
    7064:	3e04      	subs	r6, #4
    7066:	08b3      	lsrs	r3, r6, #2
    7068:	1c5a      	adds	r2, r3, #1
    706a:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
    706e:	0092      	lsls	r2, r2, #2
    7070:	4494      	add	ip, r2
    7072:	eb06 0483 	add.w	r4, r6, r3, lsl #2
    7076:	18ad      	adds	r5, r5, r2
    7078:	e7bb      	b.n	6ff2 <memmove+0x2e>
    707a:	bf00      	nop

0000707c <memset>:
    707c:	2a03      	cmp	r2, #3
    707e:	b2c9      	uxtb	r1, r1
    7080:	b430      	push	{r4, r5}
    7082:	d807      	bhi.n	7094 <memset+0x18>
    7084:	b122      	cbz	r2, 7090 <memset+0x14>
    7086:	2300      	movs	r3, #0
    7088:	54c1      	strb	r1, [r0, r3]
    708a:	3301      	adds	r3, #1
    708c:	4293      	cmp	r3, r2
    708e:	d1fb      	bne.n	7088 <memset+0xc>
    7090:	bc30      	pop	{r4, r5}
    7092:	4770      	bx	lr
    7094:	eb00 0c02 	add.w	ip, r0, r2
    7098:	4603      	mov	r3, r0
    709a:	e001      	b.n	70a0 <memset+0x24>
    709c:	f803 1c01 	strb.w	r1, [r3, #-1]
    70a0:	f003 0403 	and.w	r4, r3, #3
    70a4:	461a      	mov	r2, r3
    70a6:	3301      	adds	r3, #1
    70a8:	2c00      	cmp	r4, #0
    70aa:	d1f7      	bne.n	709c <memset+0x20>
    70ac:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
    70b0:	ebc2 040c 	rsb	r4, r2, ip
    70b4:	fb03 f301 	mul.w	r3, r3, r1
    70b8:	e01f      	b.n	70fa <memset+0x7e>
    70ba:	f842 3c40 	str.w	r3, [r2, #-64]
    70be:	f842 3c3c 	str.w	r3, [r2, #-60]
    70c2:	f842 3c38 	str.w	r3, [r2, #-56]
    70c6:	f842 3c34 	str.w	r3, [r2, #-52]
    70ca:	f842 3c30 	str.w	r3, [r2, #-48]
    70ce:	f842 3c2c 	str.w	r3, [r2, #-44]
    70d2:	f842 3c28 	str.w	r3, [r2, #-40]
    70d6:	f842 3c24 	str.w	r3, [r2, #-36]
    70da:	f842 3c20 	str.w	r3, [r2, #-32]
    70de:	f842 3c1c 	str.w	r3, [r2, #-28]
    70e2:	f842 3c18 	str.w	r3, [r2, #-24]
    70e6:	f842 3c14 	str.w	r3, [r2, #-20]
    70ea:	f842 3c10 	str.w	r3, [r2, #-16]
    70ee:	f842 3c0c 	str.w	r3, [r2, #-12]
    70f2:	f842 3c08 	str.w	r3, [r2, #-8]
    70f6:	f842 3c04 	str.w	r3, [r2, #-4]
    70fa:	4615      	mov	r5, r2
    70fc:	3240      	adds	r2, #64	; 0x40
    70fe:	2c3f      	cmp	r4, #63	; 0x3f
    7100:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
    7104:	dcd9      	bgt.n	70ba <memset+0x3e>
    7106:	462a      	mov	r2, r5
    7108:	ebc5 040c 	rsb	r4, r5, ip
    710c:	e007      	b.n	711e <memset+0xa2>
    710e:	f842 3c10 	str.w	r3, [r2, #-16]
    7112:	f842 3c0c 	str.w	r3, [r2, #-12]
    7116:	f842 3c08 	str.w	r3, [r2, #-8]
    711a:	f842 3c04 	str.w	r3, [r2, #-4]
    711e:	4615      	mov	r5, r2
    7120:	3210      	adds	r2, #16
    7122:	2c0f      	cmp	r4, #15
    7124:	f1a4 0410 	sub.w	r4, r4, #16
    7128:	dcf1      	bgt.n	710e <memset+0x92>
    712a:	462a      	mov	r2, r5
    712c:	ebc5 050c 	rsb	r5, r5, ip
    7130:	e001      	b.n	7136 <memset+0xba>
    7132:	f842 3c04 	str.w	r3, [r2, #-4]
    7136:	4614      	mov	r4, r2
    7138:	3204      	adds	r2, #4
    713a:	2d03      	cmp	r5, #3
    713c:	f1a5 0504 	sub.w	r5, r5, #4
    7140:	dcf7      	bgt.n	7132 <memset+0xb6>
    7142:	e001      	b.n	7148 <memset+0xcc>
    7144:	f804 1b01 	strb.w	r1, [r4], #1
    7148:	4564      	cmp	r4, ip
    714a:	d3fb      	bcc.n	7144 <memset+0xc8>
    714c:	e7a0      	b.n	7090 <memset+0x14>
    714e:	bf00      	nop

00007150 <__malloc_lock>:
    7150:	4770      	bx	lr
    7152:	bf00      	nop

00007154 <__malloc_unlock>:
    7154:	4770      	bx	lr
    7156:	bf00      	nop

00007158 <__hi0bits>:
    7158:	0c02      	lsrs	r2, r0, #16
    715a:	4603      	mov	r3, r0
    715c:	0412      	lsls	r2, r2, #16
    715e:	b1b2      	cbz	r2, 718e <__hi0bits+0x36>
    7160:	2000      	movs	r0, #0
    7162:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
    7166:	d101      	bne.n	716c <__hi0bits+0x14>
    7168:	3008      	adds	r0, #8
    716a:	021b      	lsls	r3, r3, #8
    716c:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
    7170:	d101      	bne.n	7176 <__hi0bits+0x1e>
    7172:	3004      	adds	r0, #4
    7174:	011b      	lsls	r3, r3, #4
    7176:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
    717a:	d101      	bne.n	7180 <__hi0bits+0x28>
    717c:	3002      	adds	r0, #2
    717e:	009b      	lsls	r3, r3, #2
    7180:	2b00      	cmp	r3, #0
    7182:	db03      	blt.n	718c <__hi0bits+0x34>
    7184:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
    7188:	d004      	beq.n	7194 <__hi0bits+0x3c>
    718a:	3001      	adds	r0, #1
    718c:	4770      	bx	lr
    718e:	0403      	lsls	r3, r0, #16
    7190:	2010      	movs	r0, #16
    7192:	e7e6      	b.n	7162 <__hi0bits+0xa>
    7194:	2020      	movs	r0, #32
    7196:	4770      	bx	lr

00007198 <__lo0bits>:
    7198:	6803      	ldr	r3, [r0, #0]
    719a:	4602      	mov	r2, r0
    719c:	f013 0007 	ands.w	r0, r3, #7
    71a0:	d009      	beq.n	71b6 <__lo0bits+0x1e>
    71a2:	f013 0f01 	tst.w	r3, #1
    71a6:	d121      	bne.n	71ec <__lo0bits+0x54>
    71a8:	f013 0f02 	tst.w	r3, #2
    71ac:	d122      	bne.n	71f4 <__lo0bits+0x5c>
    71ae:	089b      	lsrs	r3, r3, #2
    71b0:	2002      	movs	r0, #2
    71b2:	6013      	str	r3, [r2, #0]
    71b4:	4770      	bx	lr
    71b6:	b299      	uxth	r1, r3
    71b8:	b909      	cbnz	r1, 71be <__lo0bits+0x26>
    71ba:	0c1b      	lsrs	r3, r3, #16
    71bc:	2010      	movs	r0, #16
    71be:	f013 0fff 	tst.w	r3, #255	; 0xff
    71c2:	d101      	bne.n	71c8 <__lo0bits+0x30>
    71c4:	3008      	adds	r0, #8
    71c6:	0a1b      	lsrs	r3, r3, #8
    71c8:	f013 0f0f 	tst.w	r3, #15
    71cc:	d101      	bne.n	71d2 <__lo0bits+0x3a>
    71ce:	3004      	adds	r0, #4
    71d0:	091b      	lsrs	r3, r3, #4
    71d2:	f013 0f03 	tst.w	r3, #3
    71d6:	d101      	bne.n	71dc <__lo0bits+0x44>
    71d8:	3002      	adds	r0, #2
    71da:	089b      	lsrs	r3, r3, #2
    71dc:	f013 0f01 	tst.w	r3, #1
    71e0:	d102      	bne.n	71e8 <__lo0bits+0x50>
    71e2:	085b      	lsrs	r3, r3, #1
    71e4:	d004      	beq.n	71f0 <__lo0bits+0x58>
    71e6:	3001      	adds	r0, #1
    71e8:	6013      	str	r3, [r2, #0]
    71ea:	4770      	bx	lr
    71ec:	2000      	movs	r0, #0
    71ee:	4770      	bx	lr
    71f0:	2020      	movs	r0, #32
    71f2:	4770      	bx	lr
    71f4:	085b      	lsrs	r3, r3, #1
    71f6:	2001      	movs	r0, #1
    71f8:	6013      	str	r3, [r2, #0]
    71fa:	4770      	bx	lr

000071fc <__mcmp>:
    71fc:	4603      	mov	r3, r0
    71fe:	690a      	ldr	r2, [r1, #16]
    7200:	6900      	ldr	r0, [r0, #16]
    7202:	b410      	push	{r4}
    7204:	1a80      	subs	r0, r0, r2
    7206:	d111      	bne.n	722c <__mcmp+0x30>
    7208:	3204      	adds	r2, #4
    720a:	f103 0c14 	add.w	ip, r3, #20
    720e:	0092      	lsls	r2, r2, #2
    7210:	189b      	adds	r3, r3, r2
    7212:	1889      	adds	r1, r1, r2
    7214:	3104      	adds	r1, #4
    7216:	3304      	adds	r3, #4
    7218:	f853 4c04 	ldr.w	r4, [r3, #-4]
    721c:	3b04      	subs	r3, #4
    721e:	f851 2c04 	ldr.w	r2, [r1, #-4]
    7222:	3904      	subs	r1, #4
    7224:	4294      	cmp	r4, r2
    7226:	d103      	bne.n	7230 <__mcmp+0x34>
    7228:	459c      	cmp	ip, r3
    722a:	d3f5      	bcc.n	7218 <__mcmp+0x1c>
    722c:	bc10      	pop	{r4}
    722e:	4770      	bx	lr
    7230:	bf38      	it	cc
    7232:	f04f 30ff 	movcc.w	r0, #4294967295
    7236:	d3f9      	bcc.n	722c <__mcmp+0x30>
    7238:	2001      	movs	r0, #1
    723a:	e7f7      	b.n	722c <__mcmp+0x30>

0000723c <__ulp>:
    723c:	f240 0300 	movw	r3, #0
    7240:	f6c7 73f0 	movt	r3, #32752	; 0x7ff0
    7244:	ea01 0303 	and.w	r3, r1, r3
    7248:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
    724c:	2b00      	cmp	r3, #0
    724e:	dd02      	ble.n	7256 <__ulp+0x1a>
    7250:	4619      	mov	r1, r3
    7252:	2000      	movs	r0, #0
    7254:	4770      	bx	lr
    7256:	425b      	negs	r3, r3
    7258:	151b      	asrs	r3, r3, #20
    725a:	2b13      	cmp	r3, #19
    725c:	dd0e      	ble.n	727c <__ulp+0x40>
    725e:	3b14      	subs	r3, #20
    7260:	2b1e      	cmp	r3, #30
    7262:	dd03      	ble.n	726c <__ulp+0x30>
    7264:	2301      	movs	r3, #1
    7266:	2100      	movs	r1, #0
    7268:	4618      	mov	r0, r3
    726a:	4770      	bx	lr
    726c:	2201      	movs	r2, #1
    726e:	f1c3 031f 	rsb	r3, r3, #31
    7272:	2100      	movs	r1, #0
    7274:	fa12 f303 	lsls.w	r3, r2, r3
    7278:	4618      	mov	r0, r3
    727a:	4770      	bx	lr
    727c:	f44f 2200 	mov.w	r2, #524288	; 0x80000
    7280:	2000      	movs	r0, #0
    7282:	fa52 f103 	asrs.w	r1, r2, r3
    7286:	4770      	bx	lr

00007288 <__b2d>:
    7288:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    728c:	6904      	ldr	r4, [r0, #16]
    728e:	f100 0614 	add.w	r6, r0, #20
    7292:	460f      	mov	r7, r1
    7294:	3404      	adds	r4, #4
    7296:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
    729a:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    729e:	46a0      	mov	r8, r4
    72a0:	4628      	mov	r0, r5
    72a2:	f7ff ff59 	bl	7158 <__hi0bits>
    72a6:	280a      	cmp	r0, #10
    72a8:	f1c0 0320 	rsb	r3, r0, #32
    72ac:	603b      	str	r3, [r7, #0]
    72ae:	dc14      	bgt.n	72da <__b2d+0x52>
    72b0:	42a6      	cmp	r6, r4
    72b2:	f1c0 030b 	rsb	r3, r0, #11
    72b6:	d237      	bcs.n	7328 <__b2d+0xa0>
    72b8:	f854 1c04 	ldr.w	r1, [r4, #-4]
    72bc:	40d9      	lsrs	r1, r3
    72be:	fa25 fc03 	lsr.w	ip, r5, r3
    72c2:	3015      	adds	r0, #21
    72c4:	f04c 537e 	orr.w	r3, ip, #1065353216	; 0x3f800000
    72c8:	4085      	lsls	r5, r0
    72ca:	f443 03e0 	orr.w	r3, r3, #7340032	; 0x700000
    72ce:	ea41 0205 	orr.w	r2, r1, r5
    72d2:	4610      	mov	r0, r2
    72d4:	4619      	mov	r1, r3
    72d6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    72da:	42a6      	cmp	r6, r4
    72dc:	d320      	bcc.n	7320 <__b2d+0x98>
    72de:	2100      	movs	r1, #0
    72e0:	380b      	subs	r0, #11
    72e2:	bf02      	ittt	eq
    72e4:	f045 537e 	orreq.w	r3, r5, #1065353216	; 0x3f800000
    72e8:	460a      	moveq	r2, r1
    72ea:	f443 03e0 	orreq.w	r3, r3, #7340032	; 0x700000
    72ee:	d0f0      	beq.n	72d2 <__b2d+0x4a>
    72f0:	42b4      	cmp	r4, r6
    72f2:	f1c0 0320 	rsb	r3, r0, #32
    72f6:	d919      	bls.n	732c <__b2d+0xa4>
    72f8:	f854 4c04 	ldr.w	r4, [r4, #-4]
    72fc:	40dc      	lsrs	r4, r3
    72fe:	4085      	lsls	r5, r0
    7300:	fa21 fc03 	lsr.w	ip, r1, r3
    7304:	f045 557e 	orr.w	r5, r5, #1065353216	; 0x3f800000
    7308:	fa11 f000 	lsls.w	r0, r1, r0
    730c:	f445 05e0 	orr.w	r5, r5, #7340032	; 0x700000
    7310:	ea44 0200 	orr.w	r2, r4, r0
    7314:	ea45 030c 	orr.w	r3, r5, ip
    7318:	4610      	mov	r0, r2
    731a:	4619      	mov	r1, r3
    731c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    7320:	f854 1c04 	ldr.w	r1, [r4, #-4]
    7324:	3c04      	subs	r4, #4
    7326:	e7db      	b.n	72e0 <__b2d+0x58>
    7328:	2100      	movs	r1, #0
    732a:	e7c8      	b.n	72be <__b2d+0x36>
    732c:	2400      	movs	r4, #0
    732e:	e7e6      	b.n	72fe <__b2d+0x76>

00007330 <__ratio>:
    7330:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
    7334:	b083      	sub	sp, #12
    7336:	460e      	mov	r6, r1
    7338:	a901      	add	r1, sp, #4
    733a:	4607      	mov	r7, r0
    733c:	f7ff ffa4 	bl	7288 <__b2d>
    7340:	460d      	mov	r5, r1
    7342:	4604      	mov	r4, r0
    7344:	4669      	mov	r1, sp
    7346:	4630      	mov	r0, r6
    7348:	f7ff ff9e 	bl	7288 <__b2d>
    734c:	f8dd c004 	ldr.w	ip, [sp, #4]
    7350:	46a9      	mov	r9, r5
    7352:	46a0      	mov	r8, r4
    7354:	460b      	mov	r3, r1
    7356:	4602      	mov	r2, r0
    7358:	6931      	ldr	r1, [r6, #16]
    735a:	4616      	mov	r6, r2
    735c:	6938      	ldr	r0, [r7, #16]
    735e:	461f      	mov	r7, r3
    7360:	1a40      	subs	r0, r0, r1
    7362:	9900      	ldr	r1, [sp, #0]
    7364:	ebc1 010c 	rsb	r1, r1, ip
    7368:	eb01 1140 	add.w	r1, r1, r0, lsl #5
    736c:	2900      	cmp	r1, #0
    736e:	bfc9      	itett	gt
    7370:	eb05 5901 	addgt.w	r9, r5, r1, lsl #20
    7374:	eba3 5701 	suble.w	r7, r3, r1, lsl #20
    7378:	4624      	movgt	r4, r4
    737a:	464d      	movgt	r5, r9
    737c:	bfdc      	itt	le
    737e:	4612      	movle	r2, r2
    7380:	463b      	movle	r3, r7
    7382:	4620      	mov	r0, r4
    7384:	4629      	mov	r1, r5
    7386:	f7fb fb29 	bl	29dc <__aeabi_ddiv>
    738a:	b003      	add	sp, #12
    738c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00007390 <_mprec_log10>:
    7390:	2817      	cmp	r0, #23
    7392:	b510      	push	{r4, lr}
    7394:	4604      	mov	r4, r0
    7396:	dd0e      	ble.n	73b6 <_mprec_log10+0x26>
    7398:	f240 0100 	movw	r1, #0
    739c:	2000      	movs	r0, #0
    739e:	f6c3 71f0 	movt	r1, #16368	; 0x3ff0
    73a2:	f240 0300 	movw	r3, #0
    73a6:	2200      	movs	r2, #0
    73a8:	f2c4 0324 	movt	r3, #16420	; 0x4024
    73ac:	f7fb f9ec 	bl	2788 <__aeabi_dmul>
    73b0:	3c01      	subs	r4, #1
    73b2:	d1f6      	bne.n	73a2 <_mprec_log10+0x12>
    73b4:	bd10      	pop	{r4, pc}
    73b6:	f249 1330 	movw	r3, #37168	; 0x9130
    73ba:	f2c0 0300 	movt	r3, #0
    73be:	eb03 03c0 	add.w	r3, r3, r0, lsl #3
    73c2:	e9d3 0100 	ldrd	r0, r1, [r3]
    73c6:	bd10      	pop	{r4, pc}

000073c8 <__copybits>:
    73c8:	6913      	ldr	r3, [r2, #16]
    73ca:	3901      	subs	r1, #1
    73cc:	f102 0c14 	add.w	ip, r2, #20
    73d0:	b410      	push	{r4}
    73d2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
    73d6:	114c      	asrs	r4, r1, #5
    73d8:	3214      	adds	r2, #20
    73da:	3401      	adds	r4, #1
    73dc:	4594      	cmp	ip, r2
    73de:	eb00 0484 	add.w	r4, r0, r4, lsl #2
    73e2:	d20f      	bcs.n	7404 <__copybits+0x3c>
    73e4:	2300      	movs	r3, #0
    73e6:	f85c 1003 	ldr.w	r1, [ip, r3]
    73ea:	50c1      	str	r1, [r0, r3]
    73ec:	3304      	adds	r3, #4
    73ee:	eb03 010c 	add.w	r1, r3, ip
    73f2:	428a      	cmp	r2, r1
    73f4:	d8f7      	bhi.n	73e6 <__copybits+0x1e>
    73f6:	ea6f 0c0c 	mvn.w	ip, ip
    73fa:	4462      	add	r2, ip
    73fc:	f022 0203 	bic.w	r2, r2, #3
    7400:	3204      	adds	r2, #4
    7402:	1880      	adds	r0, r0, r2
    7404:	4284      	cmp	r4, r0
    7406:	d904      	bls.n	7412 <__copybits+0x4a>
    7408:	2300      	movs	r3, #0
    740a:	f840 3b04 	str.w	r3, [r0], #4
    740e:	4284      	cmp	r4, r0
    7410:	d8fb      	bhi.n	740a <__copybits+0x42>
    7412:	bc10      	pop	{r4}
    7414:	4770      	bx	lr
    7416:	bf00      	nop

00007418 <__any_on>:
    7418:	6902      	ldr	r2, [r0, #16]
    741a:	114b      	asrs	r3, r1, #5
    741c:	429a      	cmp	r2, r3
    741e:	db10      	blt.n	7442 <__any_on+0x2a>
    7420:	dd0e      	ble.n	7440 <__any_on+0x28>
    7422:	f011 011f 	ands.w	r1, r1, #31
    7426:	d00b      	beq.n	7440 <__any_on+0x28>
    7428:	461a      	mov	r2, r3
    742a:	eb00 0383 	add.w	r3, r0, r3, lsl #2
    742e:	695b      	ldr	r3, [r3, #20]
    7430:	fa23 fc01 	lsr.w	ip, r3, r1
    7434:	fa0c f101 	lsl.w	r1, ip, r1
    7438:	4299      	cmp	r1, r3
    743a:	d002      	beq.n	7442 <__any_on+0x2a>
    743c:	2001      	movs	r0, #1
    743e:	4770      	bx	lr
    7440:	461a      	mov	r2, r3
    7442:	3204      	adds	r2, #4
    7444:	f100 0114 	add.w	r1, r0, #20
    7448:	eb00 0382 	add.w	r3, r0, r2, lsl #2
    744c:	f103 0c04 	add.w	ip, r3, #4
    7450:	4561      	cmp	r1, ip
    7452:	d20b      	bcs.n	746c <__any_on+0x54>
    7454:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
    7458:	2a00      	cmp	r2, #0
    745a:	d1ef      	bne.n	743c <__any_on+0x24>
    745c:	4299      	cmp	r1, r3
    745e:	d205      	bcs.n	746c <__any_on+0x54>
    7460:	f853 2d04 	ldr.w	r2, [r3, #-4]!
    7464:	2a00      	cmp	r2, #0
    7466:	d1e9      	bne.n	743c <__any_on+0x24>
    7468:	4299      	cmp	r1, r3
    746a:	d3f9      	bcc.n	7460 <__any_on+0x48>
    746c:	2000      	movs	r0, #0
    746e:	4770      	bx	lr

00007470 <_Bfree>:
    7470:	b530      	push	{r4, r5, lr}
    7472:	6a45      	ldr	r5, [r0, #36]	; 0x24
    7474:	b083      	sub	sp, #12
    7476:	4604      	mov	r4, r0
    7478:	b155      	cbz	r5, 7490 <_Bfree+0x20>
    747a:	b139      	cbz	r1, 748c <_Bfree+0x1c>
    747c:	6a63      	ldr	r3, [r4, #36]	; 0x24
    747e:	684a      	ldr	r2, [r1, #4]
    7480:	68db      	ldr	r3, [r3, #12]
    7482:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
    7486:	6008      	str	r0, [r1, #0]
    7488:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    748c:	b003      	add	sp, #12
    748e:	bd30      	pop	{r4, r5, pc}
    7490:	2010      	movs	r0, #16
    7492:	9101      	str	r1, [sp, #4]
    7494:	f7ff f9ba 	bl	680c <malloc>
    7498:	9901      	ldr	r1, [sp, #4]
    749a:	6260      	str	r0, [r4, #36]	; 0x24
    749c:	60c5      	str	r5, [r0, #12]
    749e:	6045      	str	r5, [r0, #4]
    74a0:	6085      	str	r5, [r0, #8]
    74a2:	6005      	str	r5, [r0, #0]
    74a4:	e7e9      	b.n	747a <_Bfree+0xa>
    74a6:	bf00      	nop

000074a8 <_Balloc>:
    74a8:	b570      	push	{r4, r5, r6, lr}
    74aa:	6a44      	ldr	r4, [r0, #36]	; 0x24
    74ac:	4606      	mov	r6, r0
    74ae:	460d      	mov	r5, r1
    74b0:	b164      	cbz	r4, 74cc <_Balloc+0x24>
    74b2:	68e2      	ldr	r2, [r4, #12]
    74b4:	b1a2      	cbz	r2, 74e0 <_Balloc+0x38>
    74b6:	f852 3025 	ldr.w	r3, [r2, r5, lsl #2]
    74ba:	b1eb      	cbz	r3, 74f8 <_Balloc+0x50>
    74bc:	6819      	ldr	r1, [r3, #0]
    74be:	f842 1025 	str.w	r1, [r2, r5, lsl #2]
    74c2:	2200      	movs	r2, #0
    74c4:	60da      	str	r2, [r3, #12]
    74c6:	611a      	str	r2, [r3, #16]
    74c8:	4618      	mov	r0, r3
    74ca:	bd70      	pop	{r4, r5, r6, pc}
    74cc:	2010      	movs	r0, #16
    74ce:	f7ff f99d 	bl	680c <malloc>
    74d2:	2300      	movs	r3, #0
    74d4:	4604      	mov	r4, r0
    74d6:	6270      	str	r0, [r6, #36]	; 0x24
    74d8:	60c3      	str	r3, [r0, #12]
    74da:	6043      	str	r3, [r0, #4]
    74dc:	6083      	str	r3, [r0, #8]
    74de:	6003      	str	r3, [r0, #0]
    74e0:	2210      	movs	r2, #16
    74e2:	4630      	mov	r0, r6
    74e4:	2104      	movs	r1, #4
    74e6:	f000 fe57 	bl	8198 <_calloc_r>
    74ea:	6a73      	ldr	r3, [r6, #36]	; 0x24
    74ec:	60e0      	str	r0, [r4, #12]
    74ee:	68da      	ldr	r2, [r3, #12]
    74f0:	2a00      	cmp	r2, #0
    74f2:	d1e0      	bne.n	74b6 <_Balloc+0xe>
    74f4:	4613      	mov	r3, r2
    74f6:	e7e7      	b.n	74c8 <_Balloc+0x20>
    74f8:	2401      	movs	r4, #1
    74fa:	4630      	mov	r0, r6
    74fc:	4621      	mov	r1, r4
    74fe:	40ac      	lsls	r4, r5
    7500:	1d62      	adds	r2, r4, #5
    7502:	0092      	lsls	r2, r2, #2
    7504:	f000 fe48 	bl	8198 <_calloc_r>
    7508:	4603      	mov	r3, r0
    750a:	2800      	cmp	r0, #0
    750c:	d0dc      	beq.n	74c8 <_Balloc+0x20>
    750e:	6045      	str	r5, [r0, #4]
    7510:	6084      	str	r4, [r0, #8]
    7512:	e7d6      	b.n	74c2 <_Balloc+0x1a>

00007514 <__d2b>:
    7514:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    7518:	b083      	sub	sp, #12
    751a:	2101      	movs	r1, #1
    751c:	461d      	mov	r5, r3
    751e:	4614      	mov	r4, r2
    7520:	9f0a      	ldr	r7, [sp, #40]	; 0x28
    7522:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
    7524:	f7ff ffc0 	bl	74a8 <_Balloc>
    7528:	f025 4200 	bic.w	r2, r5, #2147483648	; 0x80000000
    752c:	f025 437f 	bic.w	r3, r5, #4278190080	; 0xff000000
    7530:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
    7534:	4615      	mov	r5, r2
    7536:	ea5f 5a12 	movs.w	sl, r2, lsr #20
    753a:	9300      	str	r3, [sp, #0]
    753c:	bf1c      	itt	ne
    753e:	f443 1380 	orrne.w	r3, r3, #1048576	; 0x100000
    7542:	9300      	strne	r3, [sp, #0]
    7544:	4680      	mov	r8, r0
    7546:	2c00      	cmp	r4, #0
    7548:	d023      	beq.n	7592 <__d2b+0x7e>
    754a:	a802      	add	r0, sp, #8
    754c:	f840 4d04 	str.w	r4, [r0, #-4]!
    7550:	f7ff fe22 	bl	7198 <__lo0bits>
    7554:	4603      	mov	r3, r0
    7556:	2800      	cmp	r0, #0
    7558:	d137      	bne.n	75ca <__d2b+0xb6>
    755a:	9901      	ldr	r1, [sp, #4]
    755c:	9a00      	ldr	r2, [sp, #0]
    755e:	f8c8 1014 	str.w	r1, [r8, #20]
    7562:	2a00      	cmp	r2, #0
    7564:	bf14      	ite	ne
    7566:	2402      	movne	r4, #2
    7568:	2401      	moveq	r4, #1
    756a:	f8c8 2018 	str.w	r2, [r8, #24]
    756e:	f8c8 4010 	str.w	r4, [r8, #16]
    7572:	f1ba 0f00 	cmp.w	sl, #0
    7576:	d01b      	beq.n	75b0 <__d2b+0x9c>
    7578:	f5aa 6a86 	sub.w	sl, sl, #1072	; 0x430
    757c:	f1c3 0235 	rsb	r2, r3, #53	; 0x35
    7580:	f1aa 0a03 	sub.w	sl, sl, #3
    7584:	4453      	add	r3, sl
    7586:	603b      	str	r3, [r7, #0]
    7588:	6032      	str	r2, [r6, #0]
    758a:	4640      	mov	r0, r8
    758c:	b003      	add	sp, #12
    758e:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    7592:	4668      	mov	r0, sp
    7594:	f7ff fe00 	bl	7198 <__lo0bits>
    7598:	2301      	movs	r3, #1
    759a:	461c      	mov	r4, r3
    759c:	f8c8 3010 	str.w	r3, [r8, #16]
    75a0:	9b00      	ldr	r3, [sp, #0]
    75a2:	f8c8 3014 	str.w	r3, [r8, #20]
    75a6:	f100 0320 	add.w	r3, r0, #32
    75aa:	f1ba 0f00 	cmp.w	sl, #0
    75ae:	d1e3      	bne.n	7578 <__d2b+0x64>
    75b0:	eb08 0284 	add.w	r2, r8, r4, lsl #2
    75b4:	f5a3 6386 	sub.w	r3, r3, #1072	; 0x430
    75b8:	3b02      	subs	r3, #2
    75ba:	603b      	str	r3, [r7, #0]
    75bc:	6910      	ldr	r0, [r2, #16]
    75be:	f7ff fdcb 	bl	7158 <__hi0bits>
    75c2:	ebc0 1044 	rsb	r0, r0, r4, lsl #5
    75c6:	6030      	str	r0, [r6, #0]
    75c8:	e7df      	b.n	758a <__d2b+0x76>
    75ca:	9a00      	ldr	r2, [sp, #0]
    75cc:	f1c0 0120 	rsb	r1, r0, #32
    75d0:	fa12 f101 	lsls.w	r1, r2, r1
    75d4:	40c2      	lsrs	r2, r0
    75d6:	9801      	ldr	r0, [sp, #4]
    75d8:	4301      	orrs	r1, r0
    75da:	f8c8 1014 	str.w	r1, [r8, #20]
    75de:	9200      	str	r2, [sp, #0]
    75e0:	e7bf      	b.n	7562 <__d2b+0x4e>
    75e2:	bf00      	nop

000075e4 <__mdiff>:
    75e4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
    75e8:	6913      	ldr	r3, [r2, #16]
    75ea:	690f      	ldr	r7, [r1, #16]
    75ec:	460c      	mov	r4, r1
    75ee:	4615      	mov	r5, r2
    75f0:	1aff      	subs	r7, r7, r3
    75f2:	2f00      	cmp	r7, #0
    75f4:	d04f      	beq.n	7696 <__mdiff+0xb2>
    75f6:	db6a      	blt.n	76ce <__mdiff+0xea>
    75f8:	2700      	movs	r7, #0
    75fa:	f101 0614 	add.w	r6, r1, #20
    75fe:	6861      	ldr	r1, [r4, #4]
    7600:	f7ff ff52 	bl	74a8 <_Balloc>
    7604:	f8d5 8010 	ldr.w	r8, [r5, #16]
    7608:	f8d4 c010 	ldr.w	ip, [r4, #16]
    760c:	f105 0114 	add.w	r1, r5, #20
    7610:	2200      	movs	r2, #0
    7612:	eb05 0588 	add.w	r5, r5, r8, lsl #2
    7616:	eb04 048c 	add.w	r4, r4, ip, lsl #2
    761a:	f105 0814 	add.w	r8, r5, #20
    761e:	3414      	adds	r4, #20
    7620:	f100 0314 	add.w	r3, r0, #20
    7624:	60c7      	str	r7, [r0, #12]
    7626:	f851 7b04 	ldr.w	r7, [r1], #4
    762a:	f856 5b04 	ldr.w	r5, [r6], #4
    762e:	46bb      	mov	fp, r7
    7630:	fa1f fa87 	uxth.w	sl, r7
    7634:	0c3f      	lsrs	r7, r7, #16
    7636:	fa1f f985 	uxth.w	r9, r5
    763a:	ebc7 4715 	rsb	r7, r7, r5, lsr #16
    763e:	ebca 0a09 	rsb	sl, sl, r9
    7642:	4452      	add	r2, sl
    7644:	eb07 4722 	add.w	r7, r7, r2, asr #16
    7648:	b292      	uxth	r2, r2
    764a:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
    764e:	f843 2b04 	str.w	r2, [r3], #4
    7652:	143a      	asrs	r2, r7, #16
    7654:	4588      	cmp	r8, r1
    7656:	d8e6      	bhi.n	7626 <__mdiff+0x42>
    7658:	42a6      	cmp	r6, r4
    765a:	d20e      	bcs.n	767a <__mdiff+0x96>
    765c:	f856 1b04 	ldr.w	r1, [r6], #4
    7660:	b28d      	uxth	r5, r1
    7662:	0c09      	lsrs	r1, r1, #16
    7664:	1952      	adds	r2, r2, r5
    7666:	eb01 4122 	add.w	r1, r1, r2, asr #16
    766a:	b292      	uxth	r2, r2
    766c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
    7670:	f843 2b04 	str.w	r2, [r3], #4
    7674:	140a      	asrs	r2, r1, #16
    7676:	42b4      	cmp	r4, r6
    7678:	d8f0      	bhi.n	765c <__mdiff+0x78>
    767a:	f853 2c04 	ldr.w	r2, [r3, #-4]
    767e:	b932      	cbnz	r2, 768e <__mdiff+0xaa>
    7680:	f853 2c08 	ldr.w	r2, [r3, #-8]
    7684:	f10c 3cff 	add.w	ip, ip, #4294967295
    7688:	3b04      	subs	r3, #4
    768a:	2a00      	cmp	r2, #0
    768c:	d0f8      	beq.n	7680 <__mdiff+0x9c>
    768e:	f8c0 c010 	str.w	ip, [r0, #16]
    7692:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7696:	3304      	adds	r3, #4
    7698:	f101 0614 	add.w	r6, r1, #20
    769c:	009b      	lsls	r3, r3, #2
    769e:	18d2      	adds	r2, r2, r3
    76a0:	18cb      	adds	r3, r1, r3
    76a2:	3304      	adds	r3, #4
    76a4:	3204      	adds	r2, #4
    76a6:	f853 cc04 	ldr.w	ip, [r3, #-4]
    76aa:	3b04      	subs	r3, #4
    76ac:	f852 1c04 	ldr.w	r1, [r2, #-4]
    76b0:	3a04      	subs	r2, #4
    76b2:	458c      	cmp	ip, r1
    76b4:	d10a      	bne.n	76cc <__mdiff+0xe8>
    76b6:	429e      	cmp	r6, r3
    76b8:	d3f5      	bcc.n	76a6 <__mdiff+0xc2>
    76ba:	2100      	movs	r1, #0
    76bc:	f7ff fef4 	bl	74a8 <_Balloc>
    76c0:	2301      	movs	r3, #1
    76c2:	6103      	str	r3, [r0, #16]
    76c4:	2300      	movs	r3, #0
    76c6:	6143      	str	r3, [r0, #20]
    76c8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
    76cc:	d297      	bcs.n	75fe <__mdiff+0x1a>
    76ce:	4623      	mov	r3, r4
    76d0:	462c      	mov	r4, r5
    76d2:	2701      	movs	r7, #1
    76d4:	461d      	mov	r5, r3
    76d6:	f104 0614 	add.w	r6, r4, #20
    76da:	e790      	b.n	75fe <__mdiff+0x1a>

000076dc <__lshift>:
    76dc:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    76e0:	690d      	ldr	r5, [r1, #16]
    76e2:	688b      	ldr	r3, [r1, #8]
    76e4:	1156      	asrs	r6, r2, #5
    76e6:	3501      	adds	r5, #1
    76e8:	460c      	mov	r4, r1
    76ea:	19ad      	adds	r5, r5, r6
    76ec:	4690      	mov	r8, r2
    76ee:	429d      	cmp	r5, r3
    76f0:	4682      	mov	sl, r0
    76f2:	6849      	ldr	r1, [r1, #4]
    76f4:	dd03      	ble.n	76fe <__lshift+0x22>
    76f6:	005b      	lsls	r3, r3, #1
    76f8:	3101      	adds	r1, #1
    76fa:	429d      	cmp	r5, r3
    76fc:	dcfb      	bgt.n	76f6 <__lshift+0x1a>
    76fe:	4650      	mov	r0, sl
    7700:	f7ff fed2 	bl	74a8 <_Balloc>
    7704:	2e00      	cmp	r6, #0
    7706:	4607      	mov	r7, r0
    7708:	f100 0214 	add.w	r2, r0, #20
    770c:	dd0a      	ble.n	7724 <__lshift+0x48>
    770e:	2300      	movs	r3, #0
    7710:	4619      	mov	r1, r3
    7712:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    7716:	3301      	adds	r3, #1
    7718:	42b3      	cmp	r3, r6
    771a:	d1fa      	bne.n	7712 <__lshift+0x36>
    771c:	eb07 0383 	add.w	r3, r7, r3, lsl #2
    7720:	f103 0214 	add.w	r2, r3, #20
    7724:	6920      	ldr	r0, [r4, #16]
    7726:	f104 0314 	add.w	r3, r4, #20
    772a:	eb04 0080 	add.w	r0, r4, r0, lsl #2
    772e:	3014      	adds	r0, #20
    7730:	f018 081f 	ands.w	r8, r8, #31
    7734:	d01b      	beq.n	776e <__lshift+0x92>
    7736:	f1c8 0e20 	rsb	lr, r8, #32
    773a:	2100      	movs	r1, #0
    773c:	681e      	ldr	r6, [r3, #0]
    773e:	fa06 fc08 	lsl.w	ip, r6, r8
    7742:	ea41 010c 	orr.w	r1, r1, ip
    7746:	f842 1b04 	str.w	r1, [r2], #4
    774a:	f853 1b04 	ldr.w	r1, [r3], #4
    774e:	4298      	cmp	r0, r3
    7750:	fa21 f10e 	lsr.w	r1, r1, lr
    7754:	d8f2      	bhi.n	773c <__lshift+0x60>
    7756:	6011      	str	r1, [r2, #0]
    7758:	b101      	cbz	r1, 775c <__lshift+0x80>
    775a:	3501      	adds	r5, #1
    775c:	4650      	mov	r0, sl
    775e:	3d01      	subs	r5, #1
    7760:	4621      	mov	r1, r4
    7762:	613d      	str	r5, [r7, #16]
    7764:	f7ff fe84 	bl	7470 <_Bfree>
    7768:	4638      	mov	r0, r7
    776a:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    776e:	f853 1008 	ldr.w	r1, [r3, r8]
    7772:	f842 1008 	str.w	r1, [r2, r8]
    7776:	f108 0804 	add.w	r8, r8, #4
    777a:	eb08 0103 	add.w	r1, r8, r3
    777e:	4288      	cmp	r0, r1
    7780:	d9ec      	bls.n	775c <__lshift+0x80>
    7782:	f853 1008 	ldr.w	r1, [r3, r8]
    7786:	f842 1008 	str.w	r1, [r2, r8]
    778a:	f108 0804 	add.w	r8, r8, #4
    778e:	eb08 0103 	add.w	r1, r8, r3
    7792:	4288      	cmp	r0, r1
    7794:	d8eb      	bhi.n	776e <__lshift+0x92>
    7796:	e7e1      	b.n	775c <__lshift+0x80>

00007798 <__multiply>:
    7798:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    779c:	f8d1 8010 	ldr.w	r8, [r1, #16]
    77a0:	6917      	ldr	r7, [r2, #16]
    77a2:	460d      	mov	r5, r1
    77a4:	4616      	mov	r6, r2
    77a6:	b087      	sub	sp, #28
    77a8:	45b8      	cmp	r8, r7
    77aa:	bfb5      	itete	lt
    77ac:	4615      	movlt	r5, r2
    77ae:	463b      	movge	r3, r7
    77b0:	460b      	movlt	r3, r1
    77b2:	4647      	movge	r7, r8
    77b4:	bfb4      	ite	lt
    77b6:	461e      	movlt	r6, r3
    77b8:	4698      	movge	r8, r3
    77ba:	68ab      	ldr	r3, [r5, #8]
    77bc:	eb08 0407 	add.w	r4, r8, r7
    77c0:	6869      	ldr	r1, [r5, #4]
    77c2:	429c      	cmp	r4, r3
    77c4:	bfc8      	it	gt
    77c6:	3101      	addgt	r1, #1
    77c8:	f7ff fe6e 	bl	74a8 <_Balloc>
    77cc:	eb00 0384 	add.w	r3, r0, r4, lsl #2
    77d0:	f100 0b14 	add.w	fp, r0, #20
    77d4:	3314      	adds	r3, #20
    77d6:	9003      	str	r0, [sp, #12]
    77d8:	459b      	cmp	fp, r3
    77da:	9304      	str	r3, [sp, #16]
    77dc:	d206      	bcs.n	77ec <__multiply+0x54>
    77de:	9904      	ldr	r1, [sp, #16]
    77e0:	465b      	mov	r3, fp
    77e2:	2200      	movs	r2, #0
    77e4:	f843 2b04 	str.w	r2, [r3], #4
    77e8:	4299      	cmp	r1, r3
    77ea:	d8fb      	bhi.n	77e4 <__multiply+0x4c>
    77ec:	eb06 0888 	add.w	r8, r6, r8, lsl #2
    77f0:	f106 0914 	add.w	r9, r6, #20
    77f4:	f108 0814 	add.w	r8, r8, #20
    77f8:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
    77fc:	3514      	adds	r5, #20
    77fe:	45c1      	cmp	r9, r8
    7800:	f8cd 8004 	str.w	r8, [sp, #4]
    7804:	f10c 0c14 	add.w	ip, ip, #20
    7808:	9502      	str	r5, [sp, #8]
    780a:	d24b      	bcs.n	78a4 <__multiply+0x10c>
    780c:	f04f 0a00 	mov.w	sl, #0
    7810:	9405      	str	r4, [sp, #20]
    7812:	f859 400a 	ldr.w	r4, [r9, sl]
    7816:	eb0a 080b 	add.w	r8, sl, fp
    781a:	b2a0      	uxth	r0, r4
    781c:	b1d8      	cbz	r0, 7856 <__multiply+0xbe>
    781e:	9a02      	ldr	r2, [sp, #8]
    7820:	4643      	mov	r3, r8
    7822:	2400      	movs	r4, #0
    7824:	f852 5b04 	ldr.w	r5, [r2], #4
    7828:	6819      	ldr	r1, [r3, #0]
    782a:	b2af      	uxth	r7, r5
    782c:	0c2d      	lsrs	r5, r5, #16
    782e:	b28e      	uxth	r6, r1
    7830:	0c09      	lsrs	r1, r1, #16
    7832:	fb00 6607 	mla	r6, r0, r7, r6
    7836:	fb00 1105 	mla	r1, r0, r5, r1
    783a:	1936      	adds	r6, r6, r4
    783c:	eb01 4116 	add.w	r1, r1, r6, lsr #16
    7840:	b2b6      	uxth	r6, r6
    7842:	0c0c      	lsrs	r4, r1, #16
    7844:	4594      	cmp	ip, r2
    7846:	ea46 4601 	orr.w	r6, r6, r1, lsl #16
    784a:	f843 6b04 	str.w	r6, [r3], #4
    784e:	d8e9      	bhi.n	7824 <__multiply+0x8c>
    7850:	601c      	str	r4, [r3, #0]
    7852:	f859 400a 	ldr.w	r4, [r9, sl]
    7856:	0c24      	lsrs	r4, r4, #16
    7858:	d01c      	beq.n	7894 <__multiply+0xfc>
    785a:	f85b 200a 	ldr.w	r2, [fp, sl]
    785e:	4641      	mov	r1, r8
    7860:	9b02      	ldr	r3, [sp, #8]
    7862:	2500      	movs	r5, #0
    7864:	4610      	mov	r0, r2
    7866:	881e      	ldrh	r6, [r3, #0]
    7868:	b297      	uxth	r7, r2
    786a:	fb06 5504 	mla	r5, r6, r4, r5
    786e:	eb05 4510 	add.w	r5, r5, r0, lsr #16
    7872:	ea47 4705 	orr.w	r7, r7, r5, lsl #16
    7876:	600f      	str	r7, [r1, #0]
    7878:	f851 0f04 	ldr.w	r0, [r1, #4]!
    787c:	f853 2b04 	ldr.w	r2, [r3], #4
    7880:	b286      	uxth	r6, r0
    7882:	0c12      	lsrs	r2, r2, #16
    7884:	fb02 6204 	mla	r2, r2, r4, r6
    7888:	eb02 4215 	add.w	r2, r2, r5, lsr #16
    788c:	0c15      	lsrs	r5, r2, #16
    788e:	459c      	cmp	ip, r3
    7890:	d8e9      	bhi.n	7866 <__multiply+0xce>
    7892:	600a      	str	r2, [r1, #0]
    7894:	f10a 0a04 	add.w	sl, sl, #4
    7898:	9a01      	ldr	r2, [sp, #4]
    789a:	eb0a 0309 	add.w	r3, sl, r9
    789e:	429a      	cmp	r2, r3
    78a0:	d8b7      	bhi.n	7812 <__multiply+0x7a>
    78a2:	9c05      	ldr	r4, [sp, #20]
    78a4:	2c00      	cmp	r4, #0
    78a6:	dd0b      	ble.n	78c0 <__multiply+0x128>
    78a8:	9a04      	ldr	r2, [sp, #16]
    78aa:	f852 3c04 	ldr.w	r3, [r2, #-4]
    78ae:	b93b      	cbnz	r3, 78c0 <__multiply+0x128>
    78b0:	4613      	mov	r3, r2
    78b2:	e003      	b.n	78bc <__multiply+0x124>
    78b4:	f853 2c08 	ldr.w	r2, [r3, #-8]
    78b8:	3b04      	subs	r3, #4
    78ba:	b90a      	cbnz	r2, 78c0 <__multiply+0x128>
    78bc:	3c01      	subs	r4, #1
    78be:	d1f9      	bne.n	78b4 <__multiply+0x11c>
    78c0:	9b03      	ldr	r3, [sp, #12]
    78c2:	4618      	mov	r0, r3
    78c4:	611c      	str	r4, [r3, #16]
    78c6:	b007      	add	sp, #28
    78c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

000078cc <__i2b>:
    78cc:	b510      	push	{r4, lr}
    78ce:	460c      	mov	r4, r1
    78d0:	2101      	movs	r1, #1
    78d2:	f7ff fde9 	bl	74a8 <_Balloc>
    78d6:	2201      	movs	r2, #1
    78d8:	6144      	str	r4, [r0, #20]
    78da:	6102      	str	r2, [r0, #16]
    78dc:	bd10      	pop	{r4, pc}
    78de:	bf00      	nop

000078e0 <__multadd>:
    78e0:	e92d 45f0 	stmdb	sp!, {r4, r5, r6, r7, r8, sl, lr}
    78e4:	460d      	mov	r5, r1
    78e6:	2100      	movs	r1, #0
    78e8:	4606      	mov	r6, r0
    78ea:	692c      	ldr	r4, [r5, #16]
    78ec:	b083      	sub	sp, #12
    78ee:	f105 0814 	add.w	r8, r5, #20
    78f2:	4608      	mov	r0, r1
    78f4:	f858 7001 	ldr.w	r7, [r8, r1]
    78f8:	3001      	adds	r0, #1
    78fa:	fa1f fa87 	uxth.w	sl, r7
    78fe:	ea4f 4c17 	mov.w	ip, r7, lsr #16
    7902:	fb0a 3302 	mla	r3, sl, r2, r3
    7906:	fb0c fc02 	mul.w	ip, ip, r2
    790a:	eb0c 4c13 	add.w	ip, ip, r3, lsr #16
    790e:	b29b      	uxth	r3, r3
    7910:	eb03 430c 	add.w	r3, r3, ip, lsl #16
    7914:	f848 3001 	str.w	r3, [r8, r1]
    7918:	3104      	adds	r1, #4
    791a:	4284      	cmp	r4, r0
    791c:	ea4f 431c 	mov.w	r3, ip, lsr #16
    7920:	dce8      	bgt.n	78f4 <__multadd+0x14>
    7922:	b13b      	cbz	r3, 7934 <__multadd+0x54>
    7924:	68aa      	ldr	r2, [r5, #8]
    7926:	4294      	cmp	r4, r2
    7928:	da08      	bge.n	793c <__multadd+0x5c>
    792a:	eb05 0284 	add.w	r2, r5, r4, lsl #2
    792e:	3401      	adds	r4, #1
    7930:	612c      	str	r4, [r5, #16]
    7932:	6153      	str	r3, [r2, #20]
    7934:	4628      	mov	r0, r5
    7936:	b003      	add	sp, #12
    7938:	e8bd 85f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, sl, pc}
    793c:	6869      	ldr	r1, [r5, #4]
    793e:	4630      	mov	r0, r6
    7940:	9301      	str	r3, [sp, #4]
    7942:	3101      	adds	r1, #1
    7944:	f7ff fdb0 	bl	74a8 <_Balloc>
    7948:	692a      	ldr	r2, [r5, #16]
    794a:	f105 010c 	add.w	r1, r5, #12
    794e:	3202      	adds	r2, #2
    7950:	0092      	lsls	r2, r2, #2
    7952:	4607      	mov	r7, r0
    7954:	300c      	adds	r0, #12
    7956:	f7ff fa6d 	bl	6e34 <memcpy>
    795a:	4629      	mov	r1, r5
    795c:	4630      	mov	r0, r6
    795e:	463d      	mov	r5, r7
    7960:	f7ff fd86 	bl	7470 <_Bfree>
    7964:	9b01      	ldr	r3, [sp, #4]
    7966:	e7e0      	b.n	792a <__multadd+0x4a>

00007968 <__pow5mult>:
    7968:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    796c:	4615      	mov	r5, r2
    796e:	f012 0203 	ands.w	r2, r2, #3
    7972:	4604      	mov	r4, r0
    7974:	4688      	mov	r8, r1
    7976:	d12c      	bne.n	79d2 <__pow5mult+0x6a>
    7978:	10ad      	asrs	r5, r5, #2
    797a:	d01e      	beq.n	79ba <__pow5mult+0x52>
    797c:	6a66      	ldr	r6, [r4, #36]	; 0x24
    797e:	2e00      	cmp	r6, #0
    7980:	d034      	beq.n	79ec <__pow5mult+0x84>
    7982:	68b7      	ldr	r7, [r6, #8]
    7984:	2f00      	cmp	r7, #0
    7986:	d03b      	beq.n	7a00 <__pow5mult+0x98>
    7988:	f015 0f01 	tst.w	r5, #1
    798c:	d108      	bne.n	79a0 <__pow5mult+0x38>
    798e:	106d      	asrs	r5, r5, #1
    7990:	d013      	beq.n	79ba <__pow5mult+0x52>
    7992:	683e      	ldr	r6, [r7, #0]
    7994:	b1a6      	cbz	r6, 79c0 <__pow5mult+0x58>
    7996:	4630      	mov	r0, r6
    7998:	4607      	mov	r7, r0
    799a:	f015 0f01 	tst.w	r5, #1
    799e:	d0f6      	beq.n	798e <__pow5mult+0x26>
    79a0:	4641      	mov	r1, r8
    79a2:	463a      	mov	r2, r7
    79a4:	4620      	mov	r0, r4
    79a6:	f7ff fef7 	bl	7798 <__multiply>
    79aa:	4641      	mov	r1, r8
    79ac:	4606      	mov	r6, r0
    79ae:	4620      	mov	r0, r4
    79b0:	f7ff fd5e 	bl	7470 <_Bfree>
    79b4:	106d      	asrs	r5, r5, #1
    79b6:	46b0      	mov	r8, r6
    79b8:	d1eb      	bne.n	7992 <__pow5mult+0x2a>
    79ba:	4640      	mov	r0, r8
    79bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    79c0:	4639      	mov	r1, r7
    79c2:	463a      	mov	r2, r7
    79c4:	4620      	mov	r0, r4
    79c6:	f7ff fee7 	bl	7798 <__multiply>
    79ca:	6038      	str	r0, [r7, #0]
    79cc:	4607      	mov	r7, r0
    79ce:	6006      	str	r6, [r0, #0]
    79d0:	e7e3      	b.n	799a <__pow5mult+0x32>
    79d2:	f249 1c30 	movw	ip, #37168	; 0x9130
    79d6:	2300      	movs	r3, #0
    79d8:	f2c0 0c00 	movt	ip, #0
    79dc:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
    79e0:	f8d2 20c4 	ldr.w	r2, [r2, #196]	; 0xc4
    79e4:	f7ff ff7c 	bl	78e0 <__multadd>
    79e8:	4680      	mov	r8, r0
    79ea:	e7c5      	b.n	7978 <__pow5mult+0x10>
    79ec:	2010      	movs	r0, #16
    79ee:	f7fe ff0d 	bl	680c <malloc>
    79f2:	2300      	movs	r3, #0
    79f4:	4606      	mov	r6, r0
    79f6:	6260      	str	r0, [r4, #36]	; 0x24
    79f8:	60c3      	str	r3, [r0, #12]
    79fa:	6043      	str	r3, [r0, #4]
    79fc:	6083      	str	r3, [r0, #8]
    79fe:	6003      	str	r3, [r0, #0]
    7a00:	4620      	mov	r0, r4
    7a02:	f240 2171 	movw	r1, #625	; 0x271
    7a06:	f7ff ff61 	bl	78cc <__i2b>
    7a0a:	2300      	movs	r3, #0
    7a0c:	60b0      	str	r0, [r6, #8]
    7a0e:	4607      	mov	r7, r0
    7a10:	6003      	str	r3, [r0, #0]
    7a12:	e7b9      	b.n	7988 <__pow5mult+0x20>

00007a14 <__s2b>:
    7a14:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
    7a18:	461e      	mov	r6, r3
    7a1a:	f648 6339 	movw	r3, #36409	; 0x8e39
    7a1e:	f106 0c08 	add.w	ip, r6, #8
    7a22:	f6c3 03e3 	movt	r3, #14563	; 0x38e3
    7a26:	4688      	mov	r8, r1
    7a28:	4605      	mov	r5, r0
    7a2a:	4617      	mov	r7, r2
    7a2c:	fb83 130c 	smull	r1, r3, r3, ip
    7a30:	ea4f 7cec 	mov.w	ip, ip, asr #31
    7a34:	ebcc 0c63 	rsb	ip, ip, r3, asr #1
    7a38:	f1bc 0f01 	cmp.w	ip, #1
    7a3c:	dd35      	ble.n	7aaa <__s2b+0x96>
    7a3e:	2100      	movs	r1, #0
    7a40:	2201      	movs	r2, #1
    7a42:	0052      	lsls	r2, r2, #1
    7a44:	3101      	adds	r1, #1
    7a46:	4594      	cmp	ip, r2
    7a48:	dcfb      	bgt.n	7a42 <__s2b+0x2e>
    7a4a:	4628      	mov	r0, r5
    7a4c:	f7ff fd2c 	bl	74a8 <_Balloc>
    7a50:	9b08      	ldr	r3, [sp, #32]
    7a52:	6143      	str	r3, [r0, #20]
    7a54:	2301      	movs	r3, #1
    7a56:	2f09      	cmp	r7, #9
    7a58:	6103      	str	r3, [r0, #16]
    7a5a:	dd22      	ble.n	7aa2 <__s2b+0x8e>
    7a5c:	f108 0a09 	add.w	sl, r8, #9
    7a60:	2409      	movs	r4, #9
    7a62:	f818 3004 	ldrb.w	r3, [r8, r4]
    7a66:	4601      	mov	r1, r0
    7a68:	220a      	movs	r2, #10
    7a6a:	3401      	adds	r4, #1
    7a6c:	3b30      	subs	r3, #48	; 0x30
    7a6e:	4628      	mov	r0, r5
    7a70:	f7ff ff36 	bl	78e0 <__multadd>
    7a74:	42a7      	cmp	r7, r4
    7a76:	dcf4      	bgt.n	7a62 <__s2b+0x4e>
    7a78:	eb0a 0807 	add.w	r8, sl, r7
    7a7c:	f1a8 0808 	sub.w	r8, r8, #8
    7a80:	42be      	cmp	r6, r7
    7a82:	dd0c      	ble.n	7a9e <__s2b+0x8a>
    7a84:	2400      	movs	r4, #0
    7a86:	f818 3004 	ldrb.w	r3, [r8, r4]
    7a8a:	4601      	mov	r1, r0
    7a8c:	3401      	adds	r4, #1
    7a8e:	220a      	movs	r2, #10
    7a90:	3b30      	subs	r3, #48	; 0x30
    7a92:	4628      	mov	r0, r5
    7a94:	f7ff ff24 	bl	78e0 <__multadd>
    7a98:	19e3      	adds	r3, r4, r7
    7a9a:	429e      	cmp	r6, r3
    7a9c:	dcf3      	bgt.n	7a86 <__s2b+0x72>
    7a9e:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
    7aa2:	f108 080a 	add.w	r8, r8, #10
    7aa6:	2709      	movs	r7, #9
    7aa8:	e7ea      	b.n	7a80 <__s2b+0x6c>
    7aaa:	2100      	movs	r1, #0
    7aac:	e7cd      	b.n	7a4a <__s2b+0x36>
    7aae:	bf00      	nop

00007ab0 <_realloc_r>:
    7ab0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7ab4:	4691      	mov	r9, r2
    7ab6:	b083      	sub	sp, #12
    7ab8:	4607      	mov	r7, r0
    7aba:	460e      	mov	r6, r1
    7abc:	2900      	cmp	r1, #0
    7abe:	f000 813a 	beq.w	7d36 <_realloc_r+0x286>
    7ac2:	f1a1 0808 	sub.w	r8, r1, #8
    7ac6:	f109 040b 	add.w	r4, r9, #11
    7aca:	f7ff fb41 	bl	7150 <__malloc_lock>
    7ace:	2c16      	cmp	r4, #22
    7ad0:	f8d8 1004 	ldr.w	r1, [r8, #4]
    7ad4:	460b      	mov	r3, r1
    7ad6:	f200 80a0 	bhi.w	7c1a <_realloc_r+0x16a>
    7ada:	2210      	movs	r2, #16
    7adc:	2500      	movs	r5, #0
    7ade:	4614      	mov	r4, r2
    7ae0:	454c      	cmp	r4, r9
    7ae2:	bf38      	it	cc
    7ae4:	f045 0501 	orrcc.w	r5, r5, #1
    7ae8:	2d00      	cmp	r5, #0
    7aea:	f040 812a 	bne.w	7d42 <_realloc_r+0x292>
    7aee:	f021 0a03 	bic.w	sl, r1, #3
    7af2:	4592      	cmp	sl, r2
    7af4:	bfa2      	ittt	ge
    7af6:	4640      	movge	r0, r8
    7af8:	4655      	movge	r5, sl
    7afa:	f108 0808 	addge.w	r8, r8, #8
    7afe:	da75      	bge.n	7bec <_realloc_r+0x13c>
    7b00:	f240 1328 	movw	r3, #296	; 0x128
    7b04:	eb08 000a 	add.w	r0, r8, sl
    7b08:	f2c2 0300 	movt	r3, #8192	; 0x2000
    7b0c:	f8d3 e008 	ldr.w	lr, [r3, #8]
    7b10:	4586      	cmp	lr, r0
    7b12:	f000 811a 	beq.w	7d4a <_realloc_r+0x29a>
    7b16:	f8d0 c004 	ldr.w	ip, [r0, #4]
    7b1a:	f02c 0b01 	bic.w	fp, ip, #1
    7b1e:	4483      	add	fp, r0
    7b20:	f8db b004 	ldr.w	fp, [fp, #4]
    7b24:	f01b 0f01 	tst.w	fp, #1
    7b28:	d07c      	beq.n	7c24 <_realloc_r+0x174>
    7b2a:	46ac      	mov	ip, r5
    7b2c:	4628      	mov	r0, r5
    7b2e:	f011 0f01 	tst.w	r1, #1
    7b32:	f040 809b 	bne.w	7c6c <_realloc_r+0x1bc>
    7b36:	f856 1c08 	ldr.w	r1, [r6, #-8]
    7b3a:	ebc1 0b08 	rsb	fp, r1, r8
    7b3e:	f8db 5004 	ldr.w	r5, [fp, #4]
    7b42:	f025 0503 	bic.w	r5, r5, #3
    7b46:	2800      	cmp	r0, #0
    7b48:	f000 80dd 	beq.w	7d06 <_realloc_r+0x256>
    7b4c:	4570      	cmp	r0, lr
    7b4e:	f000 811f 	beq.w	7d90 <_realloc_r+0x2e0>
    7b52:	eb05 030a 	add.w	r3, r5, sl
    7b56:	eb0c 0503 	add.w	r5, ip, r3
    7b5a:	4295      	cmp	r5, r2
    7b5c:	bfb8      	it	lt
    7b5e:	461d      	movlt	r5, r3
    7b60:	f2c0 80d2 	blt.w	7d08 <_realloc_r+0x258>
    7b64:	6881      	ldr	r1, [r0, #8]
    7b66:	465b      	mov	r3, fp
    7b68:	68c0      	ldr	r0, [r0, #12]
    7b6a:	f1aa 0204 	sub.w	r2, sl, #4
    7b6e:	2a24      	cmp	r2, #36	; 0x24
    7b70:	6081      	str	r1, [r0, #8]
    7b72:	60c8      	str	r0, [r1, #12]
    7b74:	f853 1f08 	ldr.w	r1, [r3, #8]!
    7b78:	f8db 000c 	ldr.w	r0, [fp, #12]
    7b7c:	6081      	str	r1, [r0, #8]
    7b7e:	60c8      	str	r0, [r1, #12]
    7b80:	f200 80d0 	bhi.w	7d24 <_realloc_r+0x274>
    7b84:	2a13      	cmp	r2, #19
    7b86:	469c      	mov	ip, r3
    7b88:	d921      	bls.n	7bce <_realloc_r+0x11e>
    7b8a:	4631      	mov	r1, r6
    7b8c:	f10b 0c10 	add.w	ip, fp, #16
    7b90:	f851 0b04 	ldr.w	r0, [r1], #4
    7b94:	f8cb 0008 	str.w	r0, [fp, #8]
    7b98:	6870      	ldr	r0, [r6, #4]
    7b9a:	1d0e      	adds	r6, r1, #4
    7b9c:	2a1b      	cmp	r2, #27
    7b9e:	f8cb 000c 	str.w	r0, [fp, #12]
    7ba2:	d914      	bls.n	7bce <_realloc_r+0x11e>
    7ba4:	6848      	ldr	r0, [r1, #4]
    7ba6:	1d31      	adds	r1, r6, #4
    7ba8:	f10b 0c18 	add.w	ip, fp, #24
    7bac:	f8cb 0010 	str.w	r0, [fp, #16]
    7bb0:	6870      	ldr	r0, [r6, #4]
    7bb2:	1d0e      	adds	r6, r1, #4
    7bb4:	2a24      	cmp	r2, #36	; 0x24
    7bb6:	f8cb 0014 	str.w	r0, [fp, #20]
    7bba:	d108      	bne.n	7bce <_realloc_r+0x11e>
    7bbc:	684a      	ldr	r2, [r1, #4]
    7bbe:	f10b 0c20 	add.w	ip, fp, #32
    7bc2:	f8cb 2018 	str.w	r2, [fp, #24]
    7bc6:	6872      	ldr	r2, [r6, #4]
    7bc8:	3608      	adds	r6, #8
    7bca:	f8cb 201c 	str.w	r2, [fp, #28]
    7bce:	4631      	mov	r1, r6
    7bd0:	4698      	mov	r8, r3
    7bd2:	4662      	mov	r2, ip
    7bd4:	4658      	mov	r0, fp
    7bd6:	f851 3b04 	ldr.w	r3, [r1], #4
    7bda:	f842 3b04 	str.w	r3, [r2], #4
    7bde:	6873      	ldr	r3, [r6, #4]
    7be0:	f8cc 3004 	str.w	r3, [ip, #4]
    7be4:	684b      	ldr	r3, [r1, #4]
    7be6:	6053      	str	r3, [r2, #4]
    7be8:	f8db 3004 	ldr.w	r3, [fp, #4]
    7bec:	ebc4 0c05 	rsb	ip, r4, r5
    7bf0:	f1bc 0f0f 	cmp.w	ip, #15
    7bf4:	d826      	bhi.n	7c44 <_realloc_r+0x194>
    7bf6:	1942      	adds	r2, r0, r5
    7bf8:	f003 0301 	and.w	r3, r3, #1
    7bfc:	ea43 0505 	orr.w	r5, r3, r5
    7c00:	6045      	str	r5, [r0, #4]
    7c02:	6853      	ldr	r3, [r2, #4]
    7c04:	f043 0301 	orr.w	r3, r3, #1
    7c08:	6053      	str	r3, [r2, #4]
    7c0a:	4638      	mov	r0, r7
    7c0c:	4645      	mov	r5, r8
    7c0e:	f7ff faa1 	bl	7154 <__malloc_unlock>
    7c12:	4628      	mov	r0, r5
    7c14:	b003      	add	sp, #12
    7c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    7c1a:	f024 0407 	bic.w	r4, r4, #7
    7c1e:	4622      	mov	r2, r4
    7c20:	0fe5      	lsrs	r5, r4, #31
    7c22:	e75d      	b.n	7ae0 <_realloc_r+0x30>
    7c24:	f02c 0c03 	bic.w	ip, ip, #3
    7c28:	eb0c 050a 	add.w	r5, ip, sl
    7c2c:	4295      	cmp	r5, r2
    7c2e:	f6ff af7e 	blt.w	7b2e <_realloc_r+0x7e>
    7c32:	6882      	ldr	r2, [r0, #8]
    7c34:	460b      	mov	r3, r1
    7c36:	68c1      	ldr	r1, [r0, #12]
    7c38:	4640      	mov	r0, r8
    7c3a:	f108 0808 	add.w	r8, r8, #8
    7c3e:	608a      	str	r2, [r1, #8]
    7c40:	60d1      	str	r1, [r2, #12]
    7c42:	e7d3      	b.n	7bec <_realloc_r+0x13c>
    7c44:	1901      	adds	r1, r0, r4
    7c46:	f003 0301 	and.w	r3, r3, #1
    7c4a:	eb01 020c 	add.w	r2, r1, ip
    7c4e:	ea43 0404 	orr.w	r4, r3, r4
    7c52:	f04c 0301 	orr.w	r3, ip, #1
    7c56:	6044      	str	r4, [r0, #4]
    7c58:	604b      	str	r3, [r1, #4]
    7c5a:	4638      	mov	r0, r7
    7c5c:	6853      	ldr	r3, [r2, #4]
    7c5e:	3108      	adds	r1, #8
    7c60:	f043 0301 	orr.w	r3, r3, #1
    7c64:	6053      	str	r3, [r2, #4]
    7c66:	f7fe fa57 	bl	6118 <_free_r>
    7c6a:	e7ce      	b.n	7c0a <_realloc_r+0x15a>
    7c6c:	4649      	mov	r1, r9
    7c6e:	4638      	mov	r0, r7
    7c70:	f7fe fdd4 	bl	681c <_malloc_r>
    7c74:	4605      	mov	r5, r0
    7c76:	2800      	cmp	r0, #0
    7c78:	d041      	beq.n	7cfe <_realloc_r+0x24e>
    7c7a:	f8d8 3004 	ldr.w	r3, [r8, #4]
    7c7e:	f1a0 0208 	sub.w	r2, r0, #8
    7c82:	f023 0101 	bic.w	r1, r3, #1
    7c86:	4441      	add	r1, r8
    7c88:	428a      	cmp	r2, r1
    7c8a:	f000 80d7 	beq.w	7e3c <_realloc_r+0x38c>
    7c8e:	f1aa 0204 	sub.w	r2, sl, #4
    7c92:	4631      	mov	r1, r6
    7c94:	2a24      	cmp	r2, #36	; 0x24
    7c96:	d878      	bhi.n	7d8a <_realloc_r+0x2da>
    7c98:	2a13      	cmp	r2, #19
    7c9a:	4603      	mov	r3, r0
    7c9c:	d921      	bls.n	7ce2 <_realloc_r+0x232>
    7c9e:	4634      	mov	r4, r6
    7ca0:	f854 3b04 	ldr.w	r3, [r4], #4
    7ca4:	1d21      	adds	r1, r4, #4
    7ca6:	f840 3b04 	str.w	r3, [r0], #4
    7caa:	1d03      	adds	r3, r0, #4
    7cac:	f8d6 c004 	ldr.w	ip, [r6, #4]
    7cb0:	2a1b      	cmp	r2, #27
    7cb2:	f8c5 c004 	str.w	ip, [r5, #4]
    7cb6:	d914      	bls.n	7ce2 <_realloc_r+0x232>
    7cb8:	f8d4 e004 	ldr.w	lr, [r4, #4]
    7cbc:	1d1c      	adds	r4, r3, #4
    7cbe:	f101 0c04 	add.w	ip, r1, #4
    7cc2:	f8c0 e004 	str.w	lr, [r0, #4]
    7cc6:	6848      	ldr	r0, [r1, #4]
    7cc8:	f10c 0104 	add.w	r1, ip, #4
    7ccc:	6058      	str	r0, [r3, #4]
    7cce:	1d23      	adds	r3, r4, #4
    7cd0:	2a24      	cmp	r2, #36	; 0x24
    7cd2:	d106      	bne.n	7ce2 <_realloc_r+0x232>
    7cd4:	f8dc 2004 	ldr.w	r2, [ip, #4]
    7cd8:	6062      	str	r2, [r4, #4]
    7cda:	684a      	ldr	r2, [r1, #4]
    7cdc:	3108      	adds	r1, #8
    7cde:	605a      	str	r2, [r3, #4]
    7ce0:	3308      	adds	r3, #8
    7ce2:	4608      	mov	r0, r1
    7ce4:	461a      	mov	r2, r3
    7ce6:	f850 4b04 	ldr.w	r4, [r0], #4
    7cea:	f842 4b04 	str.w	r4, [r2], #4
    7cee:	6849      	ldr	r1, [r1, #4]
    7cf0:	6059      	str	r1, [r3, #4]
    7cf2:	6843      	ldr	r3, [r0, #4]
    7cf4:	6053      	str	r3, [r2, #4]
    7cf6:	4631      	mov	r1, r6
    7cf8:	4638      	mov	r0, r7
    7cfa:	f7fe fa0d 	bl	6118 <_free_r>
    7cfe:	4638      	mov	r0, r7
    7d00:	f7ff fa28 	bl	7154 <__malloc_unlock>
    7d04:	e785      	b.n	7c12 <_realloc_r+0x162>
    7d06:	4455      	add	r5, sl
    7d08:	4295      	cmp	r5, r2
    7d0a:	dbaf      	blt.n	7c6c <_realloc_r+0x1bc>
    7d0c:	465b      	mov	r3, fp
    7d0e:	f8db 000c 	ldr.w	r0, [fp, #12]
    7d12:	f1aa 0204 	sub.w	r2, sl, #4
    7d16:	f853 1f08 	ldr.w	r1, [r3, #8]!
    7d1a:	2a24      	cmp	r2, #36	; 0x24
    7d1c:	6081      	str	r1, [r0, #8]
    7d1e:	60c8      	str	r0, [r1, #12]
    7d20:	f67f af30 	bls.w	7b84 <_realloc_r+0xd4>
    7d24:	4618      	mov	r0, r3
    7d26:	4631      	mov	r1, r6
    7d28:	4698      	mov	r8, r3
    7d2a:	f7ff f94b 	bl	6fc4 <memmove>
    7d2e:	4658      	mov	r0, fp
    7d30:	f8db 3004 	ldr.w	r3, [fp, #4]
    7d34:	e75a      	b.n	7bec <_realloc_r+0x13c>
    7d36:	4611      	mov	r1, r2
    7d38:	b003      	add	sp, #12
    7d3a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    7d3e:	f7fe bd6d 	b.w	681c <_malloc_r>
    7d42:	230c      	movs	r3, #12
    7d44:	2500      	movs	r5, #0
    7d46:	603b      	str	r3, [r7, #0]
    7d48:	e763      	b.n	7c12 <_realloc_r+0x162>
    7d4a:	f8de 5004 	ldr.w	r5, [lr, #4]
    7d4e:	f104 0b10 	add.w	fp, r4, #16
    7d52:	f025 0c03 	bic.w	ip, r5, #3
    7d56:	eb0c 000a 	add.w	r0, ip, sl
    7d5a:	4558      	cmp	r0, fp
    7d5c:	bfb8      	it	lt
    7d5e:	4670      	movlt	r0, lr
    7d60:	f6ff aee5 	blt.w	7b2e <_realloc_r+0x7e>
    7d64:	eb08 0204 	add.w	r2, r8, r4
    7d68:	1b01      	subs	r1, r0, r4
    7d6a:	f041 0101 	orr.w	r1, r1, #1
    7d6e:	609a      	str	r2, [r3, #8]
    7d70:	6051      	str	r1, [r2, #4]
    7d72:	4638      	mov	r0, r7
    7d74:	f8d8 1004 	ldr.w	r1, [r8, #4]
    7d78:	4635      	mov	r5, r6
    7d7a:	f001 0301 	and.w	r3, r1, #1
    7d7e:	431c      	orrs	r4, r3
    7d80:	f8c8 4004 	str.w	r4, [r8, #4]
    7d84:	f7ff f9e6 	bl	7154 <__malloc_unlock>
    7d88:	e743      	b.n	7c12 <_realloc_r+0x162>
    7d8a:	f7ff f91b 	bl	6fc4 <memmove>
    7d8e:	e7b2      	b.n	7cf6 <_realloc_r+0x246>
    7d90:	4455      	add	r5, sl
    7d92:	f104 0110 	add.w	r1, r4, #16
    7d96:	44ac      	add	ip, r5
    7d98:	458c      	cmp	ip, r1
    7d9a:	dbb5      	blt.n	7d08 <_realloc_r+0x258>
    7d9c:	465d      	mov	r5, fp
    7d9e:	f8db 000c 	ldr.w	r0, [fp, #12]
    7da2:	f1aa 0204 	sub.w	r2, sl, #4
    7da6:	f855 1f08 	ldr.w	r1, [r5, #8]!
    7daa:	2a24      	cmp	r2, #36	; 0x24
    7dac:	6081      	str	r1, [r0, #8]
    7dae:	60c8      	str	r0, [r1, #12]
    7db0:	d84c      	bhi.n	7e4c <_realloc_r+0x39c>
    7db2:	2a13      	cmp	r2, #19
    7db4:	4628      	mov	r0, r5
    7db6:	d924      	bls.n	7e02 <_realloc_r+0x352>
    7db8:	4631      	mov	r1, r6
    7dba:	f10b 0010 	add.w	r0, fp, #16
    7dbe:	f851 eb04 	ldr.w	lr, [r1], #4
    7dc2:	f8cb e008 	str.w	lr, [fp, #8]
    7dc6:	f8d6 e004 	ldr.w	lr, [r6, #4]
    7dca:	1d0e      	adds	r6, r1, #4
    7dcc:	2a1b      	cmp	r2, #27
    7dce:	f8cb e00c 	str.w	lr, [fp, #12]
    7dd2:	d916      	bls.n	7e02 <_realloc_r+0x352>
    7dd4:	f8d1 e004 	ldr.w	lr, [r1, #4]
    7dd8:	1d31      	adds	r1, r6, #4
    7dda:	f10b 0018 	add.w	r0, fp, #24
    7dde:	f8cb e010 	str.w	lr, [fp, #16]
    7de2:	f8d6 e004 	ldr.w	lr, [r6, #4]
    7de6:	1d0e      	adds	r6, r1, #4
    7de8:	2a24      	cmp	r2, #36	; 0x24
    7dea:	f8cb e014 	str.w	lr, [fp, #20]
    7dee:	d108      	bne.n	7e02 <_realloc_r+0x352>
    7df0:	684a      	ldr	r2, [r1, #4]
    7df2:	f10b 0020 	add.w	r0, fp, #32
    7df6:	f8cb 2018 	str.w	r2, [fp, #24]
    7dfa:	6872      	ldr	r2, [r6, #4]
    7dfc:	3608      	adds	r6, #8
    7dfe:	f8cb 201c 	str.w	r2, [fp, #28]
    7e02:	4631      	mov	r1, r6
    7e04:	4602      	mov	r2, r0
    7e06:	f851 eb04 	ldr.w	lr, [r1], #4
    7e0a:	f842 eb04 	str.w	lr, [r2], #4
    7e0e:	6876      	ldr	r6, [r6, #4]
    7e10:	6046      	str	r6, [r0, #4]
    7e12:	6849      	ldr	r1, [r1, #4]
    7e14:	6051      	str	r1, [r2, #4]
    7e16:	eb0b 0204 	add.w	r2, fp, r4
    7e1a:	ebc4 010c 	rsb	r1, r4, ip
    7e1e:	f041 0101 	orr.w	r1, r1, #1
    7e22:	609a      	str	r2, [r3, #8]
    7e24:	6051      	str	r1, [r2, #4]
    7e26:	4638      	mov	r0, r7
    7e28:	f8db 1004 	ldr.w	r1, [fp, #4]
    7e2c:	f001 0301 	and.w	r3, r1, #1
    7e30:	431c      	orrs	r4, r3
    7e32:	f8cb 4004 	str.w	r4, [fp, #4]
    7e36:	f7ff f98d 	bl	7154 <__malloc_unlock>
    7e3a:	e6ea      	b.n	7c12 <_realloc_r+0x162>
    7e3c:	6855      	ldr	r5, [r2, #4]
    7e3e:	4640      	mov	r0, r8
    7e40:	f108 0808 	add.w	r8, r8, #8
    7e44:	f025 0503 	bic.w	r5, r5, #3
    7e48:	4455      	add	r5, sl
    7e4a:	e6cf      	b.n	7bec <_realloc_r+0x13c>
    7e4c:	4631      	mov	r1, r6
    7e4e:	4628      	mov	r0, r5
    7e50:	9300      	str	r3, [sp, #0]
    7e52:	f8cd c004 	str.w	ip, [sp, #4]
    7e56:	f7ff f8b5 	bl	6fc4 <memmove>
    7e5a:	f8dd c004 	ldr.w	ip, [sp, #4]
    7e5e:	9b00      	ldr	r3, [sp, #0]
    7e60:	e7d9      	b.n	7e16 <_realloc_r+0x366>
    7e62:	bf00      	nop

00007e64 <__isinfd>:
    7e64:	4602      	mov	r2, r0
    7e66:	4240      	negs	r0, r0
    7e68:	ea40 0302 	orr.w	r3, r0, r2
    7e6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7e70:	ea41 73d3 	orr.w	r3, r1, r3, lsr #31
    7e74:	f1c3 43fe 	rsb	r3, r3, #2130706432	; 0x7f000000
    7e78:	f503 0370 	add.w	r3, r3, #15728640	; 0xf00000
    7e7c:	4258      	negs	r0, r3
    7e7e:	ea40 0303 	orr.w	r3, r0, r3
    7e82:	17d8      	asrs	r0, r3, #31
    7e84:	3001      	adds	r0, #1
    7e86:	4770      	bx	lr

00007e88 <__isnand>:
    7e88:	4602      	mov	r2, r0
    7e8a:	4240      	negs	r0, r0
    7e8c:	4310      	orrs	r0, r2
    7e8e:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
    7e92:	ea41 70d0 	orr.w	r0, r1, r0, lsr #31
    7e96:	f1c0 40fe 	rsb	r0, r0, #2130706432	; 0x7f000000
    7e9a:	f500 0070 	add.w	r0, r0, #15728640	; 0xf00000
    7e9e:	0fc0      	lsrs	r0, r0, #31
    7ea0:	4770      	bx	lr
    7ea2:	bf00      	nop

00007ea4 <_sbrk_r>:
    7ea4:	b538      	push	{r3, r4, r5, lr}
    7ea6:	f240 648c 	movw	r4, #1676	; 0x68c
    7eaa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    7eae:	4605      	mov	r5, r0
    7eb0:	4608      	mov	r0, r1
    7eb2:	2300      	movs	r3, #0
    7eb4:	6023      	str	r3, [r4, #0]
    7eb6:	f7f9 fb19 	bl	14ec <_sbrk>
    7eba:	f1b0 3fff 	cmp.w	r0, #4294967295
    7ebe:	d000      	beq.n	7ec2 <_sbrk_r+0x1e>
    7ec0:	bd38      	pop	{r3, r4, r5, pc}
    7ec2:	6823      	ldr	r3, [r4, #0]
    7ec4:	2b00      	cmp	r3, #0
    7ec6:	d0fb      	beq.n	7ec0 <_sbrk_r+0x1c>
    7ec8:	602b      	str	r3, [r5, #0]
    7eca:	bd38      	pop	{r3, r4, r5, pc}

00007ecc <__sclose>:
    7ecc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7ed0:	f000 b990 	b.w	81f4 <_close_r>

00007ed4 <__sseek>:
    7ed4:	b510      	push	{r4, lr}
    7ed6:	460c      	mov	r4, r1
    7ed8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7edc:	f000 fa2e 	bl	833c <_lseek_r>
    7ee0:	89a3      	ldrh	r3, [r4, #12]
    7ee2:	f1b0 3fff 	cmp.w	r0, #4294967295
    7ee6:	bf15      	itete	ne
    7ee8:	6560      	strne	r0, [r4, #84]	; 0x54
    7eea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
    7eee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
    7ef2:	81a3      	strheq	r3, [r4, #12]
    7ef4:	bf18      	it	ne
    7ef6:	81a3      	strhne	r3, [r4, #12]
    7ef8:	bd10      	pop	{r4, pc}
    7efa:	bf00      	nop

00007efc <__swrite>:
    7efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
    7f00:	461d      	mov	r5, r3
    7f02:	898b      	ldrh	r3, [r1, #12]
    7f04:	460c      	mov	r4, r1
    7f06:	4616      	mov	r6, r2
    7f08:	4607      	mov	r7, r0
    7f0a:	f413 7f80 	tst.w	r3, #256	; 0x100
    7f0e:	d006      	beq.n	7f1e <__swrite+0x22>
    7f10:	2302      	movs	r3, #2
    7f12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7f16:	2200      	movs	r2, #0
    7f18:	f000 fa10 	bl	833c <_lseek_r>
    7f1c:	89a3      	ldrh	r3, [r4, #12]
    7f1e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    7f22:	4638      	mov	r0, r7
    7f24:	81a3      	strh	r3, [r4, #12]
    7f26:	4632      	mov	r2, r6
    7f28:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
    7f2c:	462b      	mov	r3, r5
    7f2e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    7f32:	f7f9 bab7 	b.w	14a4 <_write_r>
    7f36:	bf00      	nop

00007f38 <__sread>:
    7f38:	b510      	push	{r4, lr}
    7f3a:	460c      	mov	r4, r1
    7f3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
    7f40:	f000 fa12 	bl	8368 <_read_r>
    7f44:	2800      	cmp	r0, #0
    7f46:	db03      	blt.n	7f50 <__sread+0x18>
    7f48:	6d63      	ldr	r3, [r4, #84]	; 0x54
    7f4a:	181b      	adds	r3, r3, r0
    7f4c:	6563      	str	r3, [r4, #84]	; 0x54
    7f4e:	bd10      	pop	{r4, pc}
    7f50:	89a3      	ldrh	r3, [r4, #12]
    7f52:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
    7f56:	81a3      	strh	r3, [r4, #12]
    7f58:	bd10      	pop	{r4, pc}
    7f5a:	bf00      	nop

00007f5c <strcmp>:
    7f5c:	ea80 0201 	eor.w	r2, r0, r1
    7f60:	f012 0f03 	tst.w	r2, #3
    7f64:	d13a      	bne.n	7fdc <strcmp_unaligned>
    7f66:	f010 0203 	ands.w	r2, r0, #3
    7f6a:	f020 0003 	bic.w	r0, r0, #3
    7f6e:	f021 0103 	bic.w	r1, r1, #3
    7f72:	f850 cb04 	ldr.w	ip, [r0], #4
    7f76:	bf08      	it	eq
    7f78:	f851 3b04 	ldreq.w	r3, [r1], #4
    7f7c:	d00d      	beq.n	7f9a <strcmp+0x3e>
    7f7e:	f082 0203 	eor.w	r2, r2, #3
    7f82:	ea4f 02c2 	mov.w	r2, r2, lsl #3
    7f86:	f06f 437f 	mvn.w	r3, #4278190080	; 0xff000000
    7f8a:	fa23 f202 	lsr.w	r2, r3, r2
    7f8e:	f851 3b04 	ldr.w	r3, [r1], #4
    7f92:	ea4c 0c02 	orr.w	ip, ip, r2
    7f96:	ea43 0302 	orr.w	r3, r3, r2
    7f9a:	bf00      	nop
    7f9c:	f1ac 3201 	sub.w	r2, ip, #16843009	; 0x1010101
    7fa0:	459c      	cmp	ip, r3
    7fa2:	bf01      	itttt	eq
    7fa4:	ea22 020c 	biceq.w	r2, r2, ip
    7fa8:	f012 3f80 	tsteq.w	r2, #2155905152	; 0x80808080
    7fac:	f850 cb04 	ldreq.w	ip, [r0], #4
    7fb0:	f851 3b04 	ldreq.w	r3, [r1], #4
    7fb4:	d0f2      	beq.n	7f9c <strcmp+0x40>
    7fb6:	ea4f 600c 	mov.w	r0, ip, lsl #24
    7fba:	ea4f 2c1c 	mov.w	ip, ip, lsr #8
    7fbe:	2801      	cmp	r0, #1
    7fc0:	bf28      	it	cs
    7fc2:	ebb0 6f03 	cmpcs.w	r0, r3, lsl #24
    7fc6:	bf08      	it	eq
    7fc8:	0a1b      	lsreq	r3, r3, #8
    7fca:	d0f4      	beq.n	7fb6 <strcmp+0x5a>
    7fcc:	f003 03ff 	and.w	r3, r3, #255	; 0xff
    7fd0:	ea4f 6010 	mov.w	r0, r0, lsr #24
    7fd4:	eba0 0003 	sub.w	r0, r0, r3
    7fd8:	4770      	bx	lr
    7fda:	bf00      	nop

00007fdc <strcmp_unaligned>:
    7fdc:	f010 0f03 	tst.w	r0, #3
    7fe0:	d00a      	beq.n	7ff8 <strcmp_unaligned+0x1c>
    7fe2:	f810 2b01 	ldrb.w	r2, [r0], #1
    7fe6:	f811 3b01 	ldrb.w	r3, [r1], #1
    7fea:	2a01      	cmp	r2, #1
    7fec:	bf28      	it	cs
    7fee:	429a      	cmpcs	r2, r3
    7ff0:	d0f4      	beq.n	7fdc <strcmp_unaligned>
    7ff2:	eba2 0003 	sub.w	r0, r2, r3
    7ff6:	4770      	bx	lr
    7ff8:	f84d 5d04 	str.w	r5, [sp, #-4]!
    7ffc:	f84d 4d04 	str.w	r4, [sp, #-4]!
    8000:	f04f 0201 	mov.w	r2, #1
    8004:	ea42 2202 	orr.w	r2, r2, r2, lsl #8
    8008:	ea42 4202 	orr.w	r2, r2, r2, lsl #16
    800c:	f001 0c03 	and.w	ip, r1, #3
    8010:	f021 0103 	bic.w	r1, r1, #3
    8014:	f850 4b04 	ldr.w	r4, [r0], #4
    8018:	f851 5b04 	ldr.w	r5, [r1], #4
    801c:	f1bc 0f02 	cmp.w	ip, #2
    8020:	d026      	beq.n	8070 <strcmp_unaligned+0x94>
    8022:	d84b      	bhi.n	80bc <strcmp_unaligned+0xe0>
    8024:	f024 4c7f 	bic.w	ip, r4, #4278190080	; 0xff000000
    8028:	ebbc 2f15 	cmp.w	ip, r5, lsr #8
    802c:	eba4 0302 	sub.w	r3, r4, r2
    8030:	ea23 0304 	bic.w	r3, r3, r4
    8034:	d10d      	bne.n	8052 <strcmp_unaligned+0x76>
    8036:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    803a:	bf08      	it	eq
    803c:	f851 5b04 	ldreq.w	r5, [r1], #4
    8040:	d10a      	bne.n	8058 <strcmp_unaligned+0x7c>
    8042:	ea8c 0c04 	eor.w	ip, ip, r4
    8046:	ebbc 6f05 	cmp.w	ip, r5, lsl #24
    804a:	d10c      	bne.n	8066 <strcmp_unaligned+0x8a>
    804c:	f850 4b04 	ldr.w	r4, [r0], #4
    8050:	e7e8      	b.n	8024 <strcmp_unaligned+0x48>
    8052:	ea4f 2515 	mov.w	r5, r5, lsr #8
    8056:	e05c      	b.n	8112 <strcmp_unaligned+0x136>
    8058:	f033 437f 	bics.w	r3, r3, #4278190080	; 0xff000000
    805c:	d152      	bne.n	8104 <strcmp_unaligned+0x128>
    805e:	780d      	ldrb	r5, [r1, #0]
    8060:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    8064:	e055      	b.n	8112 <strcmp_unaligned+0x136>
    8066:	ea4f 6c14 	mov.w	ip, r4, lsr #24
    806a:	f005 05ff 	and.w	r5, r5, #255	; 0xff
    806e:	e050      	b.n	8112 <strcmp_unaligned+0x136>
    8070:	ea4f 4c04 	mov.w	ip, r4, lsl #16
    8074:	eba4 0302 	sub.w	r3, r4, r2
    8078:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
    807c:	ea23 0304 	bic.w	r3, r3, r4
    8080:	ebbc 4f15 	cmp.w	ip, r5, lsr #16
    8084:	d117      	bne.n	80b6 <strcmp_unaligned+0xda>
    8086:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    808a:	bf08      	it	eq
    808c:	f851 5b04 	ldreq.w	r5, [r1], #4
    8090:	d107      	bne.n	80a2 <strcmp_unaligned+0xc6>
    8092:	ea8c 0c04 	eor.w	ip, ip, r4
    8096:	ebbc 4f05 	cmp.w	ip, r5, lsl #16
    809a:	d108      	bne.n	80ae <strcmp_unaligned+0xd2>
    809c:	f850 4b04 	ldr.w	r4, [r0], #4
    80a0:	e7e6      	b.n	8070 <strcmp_unaligned+0x94>
    80a2:	041b      	lsls	r3, r3, #16
    80a4:	d12e      	bne.n	8104 <strcmp_unaligned+0x128>
    80a6:	880d      	ldrh	r5, [r1, #0]
    80a8:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    80ac:	e031      	b.n	8112 <strcmp_unaligned+0x136>
    80ae:	ea4f 4505 	mov.w	r5, r5, lsl #16
    80b2:	ea4f 4c14 	mov.w	ip, r4, lsr #16
    80b6:	ea4f 4515 	mov.w	r5, r5, lsr #16
    80ba:	e02a      	b.n	8112 <strcmp_unaligned+0x136>
    80bc:	f004 0cff 	and.w	ip, r4, #255	; 0xff
    80c0:	ebbc 6f15 	cmp.w	ip, r5, lsr #24
    80c4:	eba4 0302 	sub.w	r3, r4, r2
    80c8:	ea23 0304 	bic.w	r3, r3, r4
    80cc:	d10d      	bne.n	80ea <strcmp_unaligned+0x10e>
    80ce:	ea13 13c2 	ands.w	r3, r3, r2, lsl #7
    80d2:	bf08      	it	eq
    80d4:	f851 5b04 	ldreq.w	r5, [r1], #4
    80d8:	d10a      	bne.n	80f0 <strcmp_unaligned+0x114>
    80da:	ea8c 0c04 	eor.w	ip, ip, r4
    80de:	ebbc 2f05 	cmp.w	ip, r5, lsl #8
    80e2:	d10a      	bne.n	80fa <strcmp_unaligned+0x11e>
    80e4:	f850 4b04 	ldr.w	r4, [r0], #4
    80e8:	e7e8      	b.n	80bc <strcmp_unaligned+0xe0>
    80ea:	ea4f 6515 	mov.w	r5, r5, lsr #24
    80ee:	e010      	b.n	8112 <strcmp_unaligned+0x136>
    80f0:	f014 0fff 	tst.w	r4, #255	; 0xff
    80f4:	d006      	beq.n	8104 <strcmp_unaligned+0x128>
    80f6:	f851 5b04 	ldr.w	r5, [r1], #4
    80fa:	ea4f 2c14 	mov.w	ip, r4, lsr #8
    80fe:	f025 457f 	bic.w	r5, r5, #4278190080	; 0xff000000
    8102:	e006      	b.n	8112 <strcmp_unaligned+0x136>
    8104:	f04f 0000 	mov.w	r0, #0
    8108:	f85d 4b04 	ldr.w	r4, [sp], #4
    810c:	f85d 5b04 	ldr.w	r5, [sp], #4
    8110:	4770      	bx	lr
    8112:	f00c 02ff 	and.w	r2, ip, #255	; 0xff
    8116:	f005 00ff 	and.w	r0, r5, #255	; 0xff
    811a:	2801      	cmp	r0, #1
    811c:	bf28      	it	cs
    811e:	4290      	cmpcs	r0, r2
    8120:	bf04      	itt	eq
    8122:	ea4f 2c1c 	moveq.w	ip, ip, lsr #8
    8126:	0a2d      	lsreq	r5, r5, #8
    8128:	d0f3      	beq.n	8112 <strcmp_unaligned+0x136>
    812a:	eba2 0000 	sub.w	r0, r2, r0
    812e:	f85d 4b04 	ldr.w	r4, [sp], #4
    8132:	f85d 5b04 	ldr.w	r5, [sp], #4
    8136:	4770      	bx	lr

00008138 <strlen>:
    8138:	f020 0103 	bic.w	r1, r0, #3
    813c:	f010 0003 	ands.w	r0, r0, #3
    8140:	f1c0 0000 	rsb	r0, r0, #0
    8144:	f851 3b04 	ldr.w	r3, [r1], #4
    8148:	f100 0c04 	add.w	ip, r0, #4
    814c:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
    8150:	f06f 0200 	mvn.w	r2, #0
    8154:	bf1c      	itt	ne
    8156:	fa22 f20c 	lsrne.w	r2, r2, ip
    815a:	4313      	orrne	r3, r2
    815c:	f04f 0c01 	mov.w	ip, #1
    8160:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
    8164:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
    8168:	eba3 020c 	sub.w	r2, r3, ip
    816c:	ea22 0203 	bic.w	r2, r2, r3
    8170:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
    8174:	bf04      	itt	eq
    8176:	f851 3b04 	ldreq.w	r3, [r1], #4
    817a:	3004      	addeq	r0, #4
    817c:	d0f4      	beq.n	8168 <strlen+0x30>
    817e:	f013 0fff 	tst.w	r3, #255	; 0xff
    8182:	bf1f      	itttt	ne
    8184:	3001      	addne	r0, #1
    8186:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
    818a:	3001      	addne	r0, #1
    818c:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
    8190:	bf18      	it	ne
    8192:	3001      	addne	r0, #1
    8194:	4770      	bx	lr
    8196:	bf00      	nop

00008198 <_calloc_r>:
    8198:	b538      	push	{r3, r4, r5, lr}
    819a:	fb01 f102 	mul.w	r1, r1, r2
    819e:	f7fe fb3d 	bl	681c <_malloc_r>
    81a2:	4604      	mov	r4, r0
    81a4:	b1f8      	cbz	r0, 81e6 <_calloc_r+0x4e>
    81a6:	f850 2c04 	ldr.w	r2, [r0, #-4]
    81aa:	f022 0203 	bic.w	r2, r2, #3
    81ae:	3a04      	subs	r2, #4
    81b0:	2a24      	cmp	r2, #36	; 0x24
    81b2:	d81a      	bhi.n	81ea <_calloc_r+0x52>
    81b4:	2a13      	cmp	r2, #19
    81b6:	4603      	mov	r3, r0
    81b8:	d90f      	bls.n	81da <_calloc_r+0x42>
    81ba:	2100      	movs	r1, #0
    81bc:	f840 1b04 	str.w	r1, [r0], #4
    81c0:	1d03      	adds	r3, r0, #4
    81c2:	2a1b      	cmp	r2, #27
    81c4:	6061      	str	r1, [r4, #4]
    81c6:	d908      	bls.n	81da <_calloc_r+0x42>
    81c8:	1d1d      	adds	r5, r3, #4
    81ca:	6041      	str	r1, [r0, #4]
    81cc:	6059      	str	r1, [r3, #4]
    81ce:	1d2b      	adds	r3, r5, #4
    81d0:	2a24      	cmp	r2, #36	; 0x24
    81d2:	bf02      	ittt	eq
    81d4:	6069      	streq	r1, [r5, #4]
    81d6:	6059      	streq	r1, [r3, #4]
    81d8:	3308      	addeq	r3, #8
    81da:	461a      	mov	r2, r3
    81dc:	2100      	movs	r1, #0
    81de:	f842 1b04 	str.w	r1, [r2], #4
    81e2:	6059      	str	r1, [r3, #4]
    81e4:	6051      	str	r1, [r2, #4]
    81e6:	4620      	mov	r0, r4
    81e8:	bd38      	pop	{r3, r4, r5, pc}
    81ea:	2100      	movs	r1, #0
    81ec:	f7fe ff46 	bl	707c <memset>
    81f0:	4620      	mov	r0, r4
    81f2:	bd38      	pop	{r3, r4, r5, pc}

000081f4 <_close_r>:
    81f4:	b538      	push	{r3, r4, r5, lr}
    81f6:	f240 648c 	movw	r4, #1676	; 0x68c
    81fa:	f2c2 0400 	movt	r4, #8192	; 0x2000
    81fe:	4605      	mov	r5, r0
    8200:	4608      	mov	r0, r1
    8202:	2300      	movs	r3, #0
    8204:	6023      	str	r3, [r4, #0]
    8206:	f7f9 f935 	bl	1474 <_close>
    820a:	f1b0 3fff 	cmp.w	r0, #4294967295
    820e:	d000      	beq.n	8212 <_close_r+0x1e>
    8210:	bd38      	pop	{r3, r4, r5, pc}
    8212:	6823      	ldr	r3, [r4, #0]
    8214:	2b00      	cmp	r3, #0
    8216:	d0fb      	beq.n	8210 <_close_r+0x1c>
    8218:	602b      	str	r3, [r5, #0]
    821a:	bd38      	pop	{r3, r4, r5, pc}

0000821c <_fclose_r>:
    821c:	b570      	push	{r4, r5, r6, lr}
    821e:	4605      	mov	r5, r0
    8220:	460c      	mov	r4, r1
    8222:	2900      	cmp	r1, #0
    8224:	d04b      	beq.n	82be <_fclose_r+0xa2>
    8226:	f7fd fe3f 	bl	5ea8 <__sfp_lock_acquire>
    822a:	b115      	cbz	r5, 8232 <_fclose_r+0x16>
    822c:	69ab      	ldr	r3, [r5, #24]
    822e:	2b00      	cmp	r3, #0
    8230:	d048      	beq.n	82c4 <_fclose_r+0xa8>
    8232:	f249 038c 	movw	r3, #37004	; 0x908c
    8236:	f2c0 0300 	movt	r3, #0
    823a:	429c      	cmp	r4, r3
    823c:	bf08      	it	eq
    823e:	686c      	ldreq	r4, [r5, #4]
    8240:	d00e      	beq.n	8260 <_fclose_r+0x44>
    8242:	f249 03ac 	movw	r3, #37036	; 0x90ac
    8246:	f2c0 0300 	movt	r3, #0
    824a:	429c      	cmp	r4, r3
    824c:	bf08      	it	eq
    824e:	68ac      	ldreq	r4, [r5, #8]
    8250:	d006      	beq.n	8260 <_fclose_r+0x44>
    8252:	f249 03cc 	movw	r3, #37068	; 0x90cc
    8256:	f2c0 0300 	movt	r3, #0
    825a:	429c      	cmp	r4, r3
    825c:	bf08      	it	eq
    825e:	68ec      	ldreq	r4, [r5, #12]
    8260:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
    8264:	b33e      	cbz	r6, 82b6 <_fclose_r+0x9a>
    8266:	4628      	mov	r0, r5
    8268:	4621      	mov	r1, r4
    826a:	f7fd fd61 	bl	5d30 <_fflush_r>
    826e:	6b23      	ldr	r3, [r4, #48]	; 0x30
    8270:	4606      	mov	r6, r0
    8272:	b13b      	cbz	r3, 8284 <_fclose_r+0x68>
    8274:	4628      	mov	r0, r5
    8276:	6a21      	ldr	r1, [r4, #32]
    8278:	4798      	blx	r3
    827a:	ea36 0620 	bics.w	r6, r6, r0, asr #32
    827e:	bf28      	it	cs
    8280:	f04f 36ff 	movcs.w	r6, #4294967295
    8284:	89a3      	ldrh	r3, [r4, #12]
    8286:	f013 0f80 	tst.w	r3, #128	; 0x80
    828a:	d11f      	bne.n	82cc <_fclose_r+0xb0>
    828c:	6b61      	ldr	r1, [r4, #52]	; 0x34
    828e:	b141      	cbz	r1, 82a2 <_fclose_r+0x86>
    8290:	f104 0344 	add.w	r3, r4, #68	; 0x44
    8294:	4299      	cmp	r1, r3
    8296:	d002      	beq.n	829e <_fclose_r+0x82>
    8298:	4628      	mov	r0, r5
    829a:	f7fd ff3d 	bl	6118 <_free_r>
    829e:	2300      	movs	r3, #0
    82a0:	6363      	str	r3, [r4, #52]	; 0x34
    82a2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
    82a4:	b121      	cbz	r1, 82b0 <_fclose_r+0x94>
    82a6:	4628      	mov	r0, r5
    82a8:	f7fd ff36 	bl	6118 <_free_r>
    82ac:	2300      	movs	r3, #0
    82ae:	64a3      	str	r3, [r4, #72]	; 0x48
    82b0:	f04f 0300 	mov.w	r3, #0
    82b4:	81a3      	strh	r3, [r4, #12]
    82b6:	f7fd fdf9 	bl	5eac <__sfp_lock_release>
    82ba:	4630      	mov	r0, r6
    82bc:	bd70      	pop	{r4, r5, r6, pc}
    82be:	460e      	mov	r6, r1
    82c0:	4630      	mov	r0, r6
    82c2:	bd70      	pop	{r4, r5, r6, pc}
    82c4:	4628      	mov	r0, r5
    82c6:	f7fd fea3 	bl	6010 <__sinit>
    82ca:	e7b2      	b.n	8232 <_fclose_r+0x16>
    82cc:	4628      	mov	r0, r5
    82ce:	6921      	ldr	r1, [r4, #16]
    82d0:	f7fd ff22 	bl	6118 <_free_r>
    82d4:	e7da      	b.n	828c <_fclose_r+0x70>
    82d6:	bf00      	nop

000082d8 <fclose>:
    82d8:	f240 0334 	movw	r3, #52	; 0x34
    82dc:	4601      	mov	r1, r0
    82de:	f2c2 0300 	movt	r3, #8192	; 0x2000
    82e2:	6818      	ldr	r0, [r3, #0]
    82e4:	e79a      	b.n	821c <_fclose_r>
    82e6:	bf00      	nop

000082e8 <_fstat_r>:
    82e8:	b538      	push	{r3, r4, r5, lr}
    82ea:	f240 648c 	movw	r4, #1676	; 0x68c
    82ee:	f2c2 0400 	movt	r4, #8192	; 0x2000
    82f2:	4605      	mov	r5, r0
    82f4:	4608      	mov	r0, r1
    82f6:	4611      	mov	r1, r2
    82f8:	2300      	movs	r3, #0
    82fa:	6023      	str	r3, [r4, #0]
    82fc:	f7f9 f8c0 	bl	1480 <_fstat>
    8300:	f1b0 3fff 	cmp.w	r0, #4294967295
    8304:	d000      	beq.n	8308 <_fstat_r+0x20>
    8306:	bd38      	pop	{r3, r4, r5, pc}
    8308:	6823      	ldr	r3, [r4, #0]
    830a:	2b00      	cmp	r3, #0
    830c:	d0fb      	beq.n	8306 <_fstat_r+0x1e>
    830e:	602b      	str	r3, [r5, #0]
    8310:	bd38      	pop	{r3, r4, r5, pc}
    8312:	bf00      	nop

00008314 <_isatty_r>:
    8314:	b538      	push	{r3, r4, r5, lr}
    8316:	f240 648c 	movw	r4, #1676	; 0x68c
    831a:	f2c2 0400 	movt	r4, #8192	; 0x2000
    831e:	4605      	mov	r5, r0
    8320:	4608      	mov	r0, r1
    8322:	2300      	movs	r3, #0
    8324:	6023      	str	r3, [r4, #0]
    8326:	f7f9 f8b1 	bl	148c <_isatty>
    832a:	f1b0 3fff 	cmp.w	r0, #4294967295
    832e:	d000      	beq.n	8332 <_isatty_r+0x1e>
    8330:	bd38      	pop	{r3, r4, r5, pc}
    8332:	6823      	ldr	r3, [r4, #0]
    8334:	2b00      	cmp	r3, #0
    8336:	d0fb      	beq.n	8330 <_isatty_r+0x1c>
    8338:	602b      	str	r3, [r5, #0]
    833a:	bd38      	pop	{r3, r4, r5, pc}

0000833c <_lseek_r>:
    833c:	b538      	push	{r3, r4, r5, lr}
    833e:	f240 648c 	movw	r4, #1676	; 0x68c
    8342:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8346:	4605      	mov	r5, r0
    8348:	4608      	mov	r0, r1
    834a:	4611      	mov	r1, r2
    834c:	461a      	mov	r2, r3
    834e:	2300      	movs	r3, #0
    8350:	6023      	str	r3, [r4, #0]
    8352:	f7f9 f89f 	bl	1494 <_lseek>
    8356:	f1b0 3fff 	cmp.w	r0, #4294967295
    835a:	d000      	beq.n	835e <_lseek_r+0x22>
    835c:	bd38      	pop	{r3, r4, r5, pc}
    835e:	6823      	ldr	r3, [r4, #0]
    8360:	2b00      	cmp	r3, #0
    8362:	d0fb      	beq.n	835c <_lseek_r+0x20>
    8364:	602b      	str	r3, [r5, #0]
    8366:	bd38      	pop	{r3, r4, r5, pc}

00008368 <_read_r>:
    8368:	b538      	push	{r3, r4, r5, lr}
    836a:	f240 648c 	movw	r4, #1676	; 0x68c
    836e:	f2c2 0400 	movt	r4, #8192	; 0x2000
    8372:	4605      	mov	r5, r0
    8374:	4608      	mov	r0, r1
    8376:	4611      	mov	r1, r2
    8378:	461a      	mov	r2, r3
    837a:	2300      	movs	r3, #0
    837c:	6023      	str	r3, [r4, #0]
    837e:	f7f9 f88d 	bl	149c <_read>
    8382:	f1b0 3fff 	cmp.w	r0, #4294967295
    8386:	d000      	beq.n	838a <_read_r+0x22>
    8388:	bd38      	pop	{r3, r4, r5, pc}
    838a:	6823      	ldr	r3, [r4, #0]
    838c:	2b00      	cmp	r3, #0
    838e:	d0fb      	beq.n	8388 <_read_r+0x20>
    8390:	602b      	str	r3, [r5, #0]
    8392:	bd38      	pop	{r3, r4, r5, pc}
    8394:	0000      	lsls	r0, r0, #0
	...

00008398 <__aeabi_uidiv>:
    8398:	1e4a      	subs	r2, r1, #1
    839a:	bf08      	it	eq
    839c:	4770      	bxeq	lr
    839e:	f0c0 8124 	bcc.w	85ea <__aeabi_uidiv+0x252>
    83a2:	4288      	cmp	r0, r1
    83a4:	f240 8116 	bls.w	85d4 <__aeabi_uidiv+0x23c>
    83a8:	4211      	tst	r1, r2
    83aa:	f000 8117 	beq.w	85dc <__aeabi_uidiv+0x244>
    83ae:	fab0 f380 	clz	r3, r0
    83b2:	fab1 f281 	clz	r2, r1
    83b6:	eba2 0303 	sub.w	r3, r2, r3
    83ba:	f1c3 031f 	rsb	r3, r3, #31
    83be:	a204      	add	r2, pc, #16	; (adr r2, 83d0 <__aeabi_uidiv+0x38>)
    83c0:	eb02 1303 	add.w	r3, r2, r3, lsl #4
    83c4:	f04f 0200 	mov.w	r2, #0
    83c8:	469f      	mov	pc, r3
    83ca:	bf00      	nop
    83cc:	f3af 8000 	nop.w
    83d0:	ebb0 7fc1 	cmp.w	r0, r1, lsl #31
    83d4:	bf00      	nop
    83d6:	eb42 0202 	adc.w	r2, r2, r2
    83da:	bf28      	it	cs
    83dc:	eba0 70c1 	subcs.w	r0, r0, r1, lsl #31
    83e0:	ebb0 7f81 	cmp.w	r0, r1, lsl #30
    83e4:	bf00      	nop
    83e6:	eb42 0202 	adc.w	r2, r2, r2
    83ea:	bf28      	it	cs
    83ec:	eba0 7081 	subcs.w	r0, r0, r1, lsl #30
    83f0:	ebb0 7f41 	cmp.w	r0, r1, lsl #29
    83f4:	bf00      	nop
    83f6:	eb42 0202 	adc.w	r2, r2, r2
    83fa:	bf28      	it	cs
    83fc:	eba0 7041 	subcs.w	r0, r0, r1, lsl #29
    8400:	ebb0 7f01 	cmp.w	r0, r1, lsl #28
    8404:	bf00      	nop
    8406:	eb42 0202 	adc.w	r2, r2, r2
    840a:	bf28      	it	cs
    840c:	eba0 7001 	subcs.w	r0, r0, r1, lsl #28
    8410:	ebb0 6fc1 	cmp.w	r0, r1, lsl #27
    8414:	bf00      	nop
    8416:	eb42 0202 	adc.w	r2, r2, r2
    841a:	bf28      	it	cs
    841c:	eba0 60c1 	subcs.w	r0, r0, r1, lsl #27
    8420:	ebb0 6f81 	cmp.w	r0, r1, lsl #26
    8424:	bf00      	nop
    8426:	eb42 0202 	adc.w	r2, r2, r2
    842a:	bf28      	it	cs
    842c:	eba0 6081 	subcs.w	r0, r0, r1, lsl #26
    8430:	ebb0 6f41 	cmp.w	r0, r1, lsl #25
    8434:	bf00      	nop
    8436:	eb42 0202 	adc.w	r2, r2, r2
    843a:	bf28      	it	cs
    843c:	eba0 6041 	subcs.w	r0, r0, r1, lsl #25
    8440:	ebb0 6f01 	cmp.w	r0, r1, lsl #24
    8444:	bf00      	nop
    8446:	eb42 0202 	adc.w	r2, r2, r2
    844a:	bf28      	it	cs
    844c:	eba0 6001 	subcs.w	r0, r0, r1, lsl #24
    8450:	ebb0 5fc1 	cmp.w	r0, r1, lsl #23
    8454:	bf00      	nop
    8456:	eb42 0202 	adc.w	r2, r2, r2
    845a:	bf28      	it	cs
    845c:	eba0 50c1 	subcs.w	r0, r0, r1, lsl #23
    8460:	ebb0 5f81 	cmp.w	r0, r1, lsl #22
    8464:	bf00      	nop
    8466:	eb42 0202 	adc.w	r2, r2, r2
    846a:	bf28      	it	cs
    846c:	eba0 5081 	subcs.w	r0, r0, r1, lsl #22
    8470:	ebb0 5f41 	cmp.w	r0, r1, lsl #21
    8474:	bf00      	nop
    8476:	eb42 0202 	adc.w	r2, r2, r2
    847a:	bf28      	it	cs
    847c:	eba0 5041 	subcs.w	r0, r0, r1, lsl #21
    8480:	ebb0 5f01 	cmp.w	r0, r1, lsl #20
    8484:	bf00      	nop
    8486:	eb42 0202 	adc.w	r2, r2, r2
    848a:	bf28      	it	cs
    848c:	eba0 5001 	subcs.w	r0, r0, r1, lsl #20
    8490:	ebb0 4fc1 	cmp.w	r0, r1, lsl #19
    8494:	bf00      	nop
    8496:	eb42 0202 	adc.w	r2, r2, r2
    849a:	bf28      	it	cs
    849c:	eba0 40c1 	subcs.w	r0, r0, r1, lsl #19
    84a0:	ebb0 4f81 	cmp.w	r0, r1, lsl #18
    84a4:	bf00      	nop
    84a6:	eb42 0202 	adc.w	r2, r2, r2
    84aa:	bf28      	it	cs
    84ac:	eba0 4081 	subcs.w	r0, r0, r1, lsl #18
    84b0:	ebb0 4f41 	cmp.w	r0, r1, lsl #17
    84b4:	bf00      	nop
    84b6:	eb42 0202 	adc.w	r2, r2, r2
    84ba:	bf28      	it	cs
    84bc:	eba0 4041 	subcs.w	r0, r0, r1, lsl #17
    84c0:	ebb0 4f01 	cmp.w	r0, r1, lsl #16
    84c4:	bf00      	nop
    84c6:	eb42 0202 	adc.w	r2, r2, r2
    84ca:	bf28      	it	cs
    84cc:	eba0 4001 	subcs.w	r0, r0, r1, lsl #16
    84d0:	ebb0 3fc1 	cmp.w	r0, r1, lsl #15
    84d4:	bf00      	nop
    84d6:	eb42 0202 	adc.w	r2, r2, r2
    84da:	bf28      	it	cs
    84dc:	eba0 30c1 	subcs.w	r0, r0, r1, lsl #15
    84e0:	ebb0 3f81 	cmp.w	r0, r1, lsl #14
    84e4:	bf00      	nop
    84e6:	eb42 0202 	adc.w	r2, r2, r2
    84ea:	bf28      	it	cs
    84ec:	eba0 3081 	subcs.w	r0, r0, r1, lsl #14
    84f0:	ebb0 3f41 	cmp.w	r0, r1, lsl #13
    84f4:	bf00      	nop
    84f6:	eb42 0202 	adc.w	r2, r2, r2
    84fa:	bf28      	it	cs
    84fc:	eba0 3041 	subcs.w	r0, r0, r1, lsl #13
    8500:	ebb0 3f01 	cmp.w	r0, r1, lsl #12
    8504:	bf00      	nop
    8506:	eb42 0202 	adc.w	r2, r2, r2
    850a:	bf28      	it	cs
    850c:	eba0 3001 	subcs.w	r0, r0, r1, lsl #12
    8510:	ebb0 2fc1 	cmp.w	r0, r1, lsl #11
    8514:	bf00      	nop
    8516:	eb42 0202 	adc.w	r2, r2, r2
    851a:	bf28      	it	cs
    851c:	eba0 20c1 	subcs.w	r0, r0, r1, lsl #11
    8520:	ebb0 2f81 	cmp.w	r0, r1, lsl #10
    8524:	bf00      	nop
    8526:	eb42 0202 	adc.w	r2, r2, r2
    852a:	bf28      	it	cs
    852c:	eba0 2081 	subcs.w	r0, r0, r1, lsl #10
    8530:	ebb0 2f41 	cmp.w	r0, r1, lsl #9
    8534:	bf00      	nop
    8536:	eb42 0202 	adc.w	r2, r2, r2
    853a:	bf28      	it	cs
    853c:	eba0 2041 	subcs.w	r0, r0, r1, lsl #9
    8540:	ebb0 2f01 	cmp.w	r0, r1, lsl #8
    8544:	bf00      	nop
    8546:	eb42 0202 	adc.w	r2, r2, r2
    854a:	bf28      	it	cs
    854c:	eba0 2001 	subcs.w	r0, r0, r1, lsl #8
    8550:	ebb0 1fc1 	cmp.w	r0, r1, lsl #7
    8554:	bf00      	nop
    8556:	eb42 0202 	adc.w	r2, r2, r2
    855a:	bf28      	it	cs
    855c:	eba0 10c1 	subcs.w	r0, r0, r1, lsl #7
    8560:	ebb0 1f81 	cmp.w	r0, r1, lsl #6
    8564:	bf00      	nop
    8566:	eb42 0202 	adc.w	r2, r2, r2
    856a:	bf28      	it	cs
    856c:	eba0 1081 	subcs.w	r0, r0, r1, lsl #6
    8570:	ebb0 1f41 	cmp.w	r0, r1, lsl #5
    8574:	bf00      	nop
    8576:	eb42 0202 	adc.w	r2, r2, r2
    857a:	bf28      	it	cs
    857c:	eba0 1041 	subcs.w	r0, r0, r1, lsl #5
    8580:	ebb0 1f01 	cmp.w	r0, r1, lsl #4
    8584:	bf00      	nop
    8586:	eb42 0202 	adc.w	r2, r2, r2
    858a:	bf28      	it	cs
    858c:	eba0 1001 	subcs.w	r0, r0, r1, lsl #4
    8590:	ebb0 0fc1 	cmp.w	r0, r1, lsl #3
    8594:	bf00      	nop
    8596:	eb42 0202 	adc.w	r2, r2, r2
    859a:	bf28      	it	cs
    859c:	eba0 00c1 	subcs.w	r0, r0, r1, lsl #3
    85a0:	ebb0 0f81 	cmp.w	r0, r1, lsl #2
    85a4:	bf00      	nop
    85a6:	eb42 0202 	adc.w	r2, r2, r2
    85aa:	bf28      	it	cs
    85ac:	eba0 0081 	subcs.w	r0, r0, r1, lsl #2
    85b0:	ebb0 0f41 	cmp.w	r0, r1, lsl #1
    85b4:	bf00      	nop
    85b6:	eb42 0202 	adc.w	r2, r2, r2
    85ba:	bf28      	it	cs
    85bc:	eba0 0041 	subcs.w	r0, r0, r1, lsl #1
    85c0:	ebb0 0f01 	cmp.w	r0, r1
    85c4:	bf00      	nop
    85c6:	eb42 0202 	adc.w	r2, r2, r2
    85ca:	bf28      	it	cs
    85cc:	eba0 0001 	subcs.w	r0, r0, r1
    85d0:	4610      	mov	r0, r2
    85d2:	4770      	bx	lr
    85d4:	bf0c      	ite	eq
    85d6:	2001      	moveq	r0, #1
    85d8:	2000      	movne	r0, #0
    85da:	4770      	bx	lr
    85dc:	fab1 f281 	clz	r2, r1
    85e0:	f1c2 021f 	rsb	r2, r2, #31
    85e4:	fa20 f002 	lsr.w	r0, r0, r2
    85e8:	4770      	bx	lr
    85ea:	b108      	cbz	r0, 85f0 <__aeabi_uidiv+0x258>
    85ec:	f04f 30ff 	mov.w	r0, #4294967295
    85f0:	f000 b80e 	b.w	8610 <__aeabi_idiv0>

000085f4 <__aeabi_uidivmod>:
    85f4:	2900      	cmp	r1, #0
    85f6:	d0f8      	beq.n	85ea <__aeabi_uidiv+0x252>
    85f8:	e92d 4003 	stmdb	sp!, {r0, r1, lr}
    85fc:	f7ff fecc 	bl	8398 <__aeabi_uidiv>
    8600:	e8bd 4006 	ldmia.w	sp!, {r1, r2, lr}
    8604:	fb02 f300 	mul.w	r3, r2, r0
    8608:	eba1 0103 	sub.w	r1, r1, r3
    860c:	4770      	bx	lr
    860e:	bf00      	nop

00008610 <__aeabi_idiv0>:
    8610:	4770      	bx	lr
    8612:	bf00      	nop

00008614 <__gedf2>:
    8614:	f04f 3cff 	mov.w	ip, #4294967295
    8618:	e006      	b.n	8628 <__cmpdf2+0x4>
    861a:	bf00      	nop

0000861c <__ledf2>:
    861c:	f04f 0c01 	mov.w	ip, #1
    8620:	e002      	b.n	8628 <__cmpdf2+0x4>
    8622:	bf00      	nop

00008624 <__cmpdf2>:
    8624:	f04f 0c01 	mov.w	ip, #1
    8628:	f84d cd04 	str.w	ip, [sp, #-4]!
    862c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    8630:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8634:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    8638:	bf18      	it	ne
    863a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
    863e:	d01b      	beq.n	8678 <__cmpdf2+0x54>
    8640:	b001      	add	sp, #4
    8642:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
    8646:	bf0c      	ite	eq
    8648:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
    864c:	ea91 0f03 	teqne	r1, r3
    8650:	bf02      	ittt	eq
    8652:	ea90 0f02 	teqeq	r0, r2
    8656:	2000      	moveq	r0, #0
    8658:	4770      	bxeq	lr
    865a:	f110 0f00 	cmn.w	r0, #0
    865e:	ea91 0f03 	teq	r1, r3
    8662:	bf58      	it	pl
    8664:	4299      	cmppl	r1, r3
    8666:	bf08      	it	eq
    8668:	4290      	cmpeq	r0, r2
    866a:	bf2c      	ite	cs
    866c:	17d8      	asrcs	r0, r3, #31
    866e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
    8672:	f040 0001 	orr.w	r0, r0, #1
    8676:	4770      	bx	lr
    8678:	ea4f 0c41 	mov.w	ip, r1, lsl #1
    867c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8680:	d102      	bne.n	8688 <__cmpdf2+0x64>
    8682:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
    8686:	d107      	bne.n	8698 <__cmpdf2+0x74>
    8688:	ea4f 0c43 	mov.w	ip, r3, lsl #1
    868c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
    8690:	d1d6      	bne.n	8640 <__cmpdf2+0x1c>
    8692:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
    8696:	d0d3      	beq.n	8640 <__cmpdf2+0x1c>
    8698:	f85d 0b04 	ldr.w	r0, [sp], #4
    869c:	4770      	bx	lr
    869e:	bf00      	nop

000086a0 <__aeabi_cdrcmple>:
    86a0:	4684      	mov	ip, r0
    86a2:	4610      	mov	r0, r2
    86a4:	4662      	mov	r2, ip
    86a6:	468c      	mov	ip, r1
    86a8:	4619      	mov	r1, r3
    86aa:	4663      	mov	r3, ip
    86ac:	e000      	b.n	86b0 <__aeabi_cdcmpeq>
    86ae:	bf00      	nop

000086b0 <__aeabi_cdcmpeq>:
    86b0:	b501      	push	{r0, lr}
    86b2:	f7ff ffb7 	bl	8624 <__cmpdf2>
    86b6:	2800      	cmp	r0, #0
    86b8:	bf48      	it	mi
    86ba:	f110 0f00 	cmnmi.w	r0, #0
    86be:	bd01      	pop	{r0, pc}

000086c0 <__aeabi_dcmpeq>:
    86c0:	f84d ed08 	str.w	lr, [sp, #-8]!
    86c4:	f7ff fff4 	bl	86b0 <__aeabi_cdcmpeq>
    86c8:	bf0c      	ite	eq
    86ca:	2001      	moveq	r0, #1
    86cc:	2000      	movne	r0, #0
    86ce:	f85d fb08 	ldr.w	pc, [sp], #8
    86d2:	bf00      	nop

000086d4 <__aeabi_dcmplt>:
    86d4:	f84d ed08 	str.w	lr, [sp, #-8]!
    86d8:	f7ff ffea 	bl	86b0 <__aeabi_cdcmpeq>
    86dc:	bf34      	ite	cc
    86de:	2001      	movcc	r0, #1
    86e0:	2000      	movcs	r0, #0
    86e2:	f85d fb08 	ldr.w	pc, [sp], #8
    86e6:	bf00      	nop

000086e8 <__aeabi_dcmple>:
    86e8:	f84d ed08 	str.w	lr, [sp, #-8]!
    86ec:	f7ff ffe0 	bl	86b0 <__aeabi_cdcmpeq>
    86f0:	bf94      	ite	ls
    86f2:	2001      	movls	r0, #1
    86f4:	2000      	movhi	r0, #0
    86f6:	f85d fb08 	ldr.w	pc, [sp], #8
    86fa:	bf00      	nop

000086fc <__aeabi_dcmpge>:
    86fc:	f84d ed08 	str.w	lr, [sp, #-8]!
    8700:	f7ff ffce 	bl	86a0 <__aeabi_cdrcmple>
    8704:	bf94      	ite	ls
    8706:	2001      	movls	r0, #1
    8708:	2000      	movhi	r0, #0
    870a:	f85d fb08 	ldr.w	pc, [sp], #8
    870e:	bf00      	nop

00008710 <__aeabi_dcmpgt>:
    8710:	f84d ed08 	str.w	lr, [sp, #-8]!
    8714:	f7ff ffc4 	bl	86a0 <__aeabi_cdrcmple>
    8718:	bf34      	ite	cc
    871a:	2001      	movcc	r0, #1
    871c:	2000      	movcs	r0, #0
    871e:	f85d fb08 	ldr.w	pc, [sp], #8
    8722:	bf00      	nop

00008724 <__aeabi_d2iz>:
    8724:	ea4f 0241 	mov.w	r2, r1, lsl #1
    8728:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
    872c:	d215      	bcs.n	875a <__aeabi_d2iz+0x36>
    872e:	d511      	bpl.n	8754 <__aeabi_d2iz+0x30>
    8730:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
    8734:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
    8738:	d912      	bls.n	8760 <__aeabi_d2iz+0x3c>
    873a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
    873e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
    8742:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
    8746:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
    874a:	fa23 f002 	lsr.w	r0, r3, r2
    874e:	bf18      	it	ne
    8750:	4240      	negne	r0, r0
    8752:	4770      	bx	lr
    8754:	f04f 0000 	mov.w	r0, #0
    8758:	4770      	bx	lr
    875a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
    875e:	d105      	bne.n	876c <__aeabi_d2iz+0x48>
    8760:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
    8764:	bf08      	it	eq
    8766:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
    876a:	4770      	bx	lr
    876c:	f04f 0000 	mov.w	r0, #0
    8770:	4770      	bx	lr
    8772:	bf00      	nop

00008774 <__aeabi_uldivmod>:
    8774:	b94b      	cbnz	r3, 878a <__aeabi_uldivmod+0x16>
    8776:	b942      	cbnz	r2, 878a <__aeabi_uldivmod+0x16>
    8778:	2900      	cmp	r1, #0
    877a:	bf08      	it	eq
    877c:	2800      	cmpeq	r0, #0
    877e:	d002      	beq.n	8786 <__aeabi_uldivmod+0x12>
    8780:	f04f 31ff 	mov.w	r1, #4294967295
    8784:	4608      	mov	r0, r1
    8786:	f7ff bf43 	b.w	8610 <__aeabi_idiv0>
    878a:	b082      	sub	sp, #8
    878c:	46ec      	mov	ip, sp
    878e:	e92d 5000 	stmdb	sp!, {ip, lr}
    8792:	f000 f805 	bl	87a0 <__gnu_uldivmod_helper>
    8796:	f8dd e004 	ldr.w	lr, [sp, #4]
    879a:	b002      	add	sp, #8
    879c:	bc0c      	pop	{r2, r3}
    879e:	4770      	bx	lr

000087a0 <__gnu_uldivmod_helper>:
    87a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    87a2:	4614      	mov	r4, r2
    87a4:	461d      	mov	r5, r3
    87a6:	4606      	mov	r6, r0
    87a8:	460f      	mov	r7, r1
    87aa:	f000 f9d7 	bl	8b5c <__udivdi3>
    87ae:	fb00 f505 	mul.w	r5, r0, r5
    87b2:	fba0 2304 	umull	r2, r3, r0, r4
    87b6:	fb04 5401 	mla	r4, r4, r1, r5
    87ba:	18e3      	adds	r3, r4, r3
    87bc:	1ab6      	subs	r6, r6, r2
    87be:	eb67 0703 	sbc.w	r7, r7, r3
    87c2:	9b06      	ldr	r3, [sp, #24]
    87c4:	e9c3 6700 	strd	r6, r7, [r3]
    87c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    87ca:	bf00      	nop

000087cc <__gnu_ldivmod_helper>:
    87cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    87ce:	4614      	mov	r4, r2
    87d0:	461d      	mov	r5, r3
    87d2:	4606      	mov	r6, r0
    87d4:	460f      	mov	r7, r1
    87d6:	f000 f80f 	bl	87f8 <__divdi3>
    87da:	fb00 f505 	mul.w	r5, r0, r5
    87de:	fba0 2304 	umull	r2, r3, r0, r4
    87e2:	fb04 5401 	mla	r4, r4, r1, r5
    87e6:	18e3      	adds	r3, r4, r3
    87e8:	1ab6      	subs	r6, r6, r2
    87ea:	eb67 0703 	sbc.w	r7, r7, r3
    87ee:	9b06      	ldr	r3, [sp, #24]
    87f0:	e9c3 6700 	strd	r6, r7, [r3]
    87f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    87f6:	bf00      	nop

000087f8 <__divdi3>:
    87f8:	2900      	cmp	r1, #0
    87fa:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    87fe:	b085      	sub	sp, #20
    8800:	f2c0 80c8 	blt.w	8994 <__divdi3+0x19c>
    8804:	2600      	movs	r6, #0
    8806:	2b00      	cmp	r3, #0
    8808:	f2c0 80bf 	blt.w	898a <__divdi3+0x192>
    880c:	4689      	mov	r9, r1
    880e:	4614      	mov	r4, r2
    8810:	4605      	mov	r5, r0
    8812:	469b      	mov	fp, r3
    8814:	2b00      	cmp	r3, #0
    8816:	d14a      	bne.n	88ae <__divdi3+0xb6>
    8818:	428a      	cmp	r2, r1
    881a:	d957      	bls.n	88cc <__divdi3+0xd4>
    881c:	fab2 f382 	clz	r3, r2
    8820:	b153      	cbz	r3, 8838 <__divdi3+0x40>
    8822:	f1c3 0020 	rsb	r0, r3, #32
    8826:	fa01 f903 	lsl.w	r9, r1, r3
    882a:	fa25 f800 	lsr.w	r8, r5, r0
    882e:	fa12 f403 	lsls.w	r4, r2, r3
    8832:	409d      	lsls	r5, r3
    8834:	ea48 0909 	orr.w	r9, r8, r9
    8838:	0c27      	lsrs	r7, r4, #16
    883a:	4648      	mov	r0, r9
    883c:	4639      	mov	r1, r7
    883e:	fa1f fb84 	uxth.w	fp, r4
    8842:	f7ff fda9 	bl	8398 <__aeabi_uidiv>
    8846:	4639      	mov	r1, r7
    8848:	4682      	mov	sl, r0
    884a:	4648      	mov	r0, r9
    884c:	f7ff fed2 	bl	85f4 <__aeabi_uidivmod>
    8850:	0c2a      	lsrs	r2, r5, #16
    8852:	fb0b f30a 	mul.w	r3, fp, sl
    8856:	ea42 4901 	orr.w	r9, r2, r1, lsl #16
    885a:	454b      	cmp	r3, r9
    885c:	d909      	bls.n	8872 <__divdi3+0x7a>
    885e:	eb19 0904 	adds.w	r9, r9, r4
    8862:	f10a 3aff 	add.w	sl, sl, #4294967295
    8866:	d204      	bcs.n	8872 <__divdi3+0x7a>
    8868:	454b      	cmp	r3, r9
    886a:	bf84      	itt	hi
    886c:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8870:	44a1      	addhi	r9, r4
    8872:	ebc3 0909 	rsb	r9, r3, r9
    8876:	4639      	mov	r1, r7
    8878:	4648      	mov	r0, r9
    887a:	b2ad      	uxth	r5, r5
    887c:	f7ff fd8c 	bl	8398 <__aeabi_uidiv>
    8880:	4639      	mov	r1, r7
    8882:	4680      	mov	r8, r0
    8884:	4648      	mov	r0, r9
    8886:	f7ff feb5 	bl	85f4 <__aeabi_uidivmod>
    888a:	fb0b fb08 	mul.w	fp, fp, r8
    888e:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    8892:	45ab      	cmp	fp, r5
    8894:	d907      	bls.n	88a6 <__divdi3+0xae>
    8896:	192d      	adds	r5, r5, r4
    8898:	f108 38ff 	add.w	r8, r8, #4294967295
    889c:	d203      	bcs.n	88a6 <__divdi3+0xae>
    889e:	45ab      	cmp	fp, r5
    88a0:	bf88      	it	hi
    88a2:	f108 38ff 	addhi.w	r8, r8, #4294967295
    88a6:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    88aa:	2700      	movs	r7, #0
    88ac:	e003      	b.n	88b6 <__divdi3+0xbe>
    88ae:	428b      	cmp	r3, r1
    88b0:	d957      	bls.n	8962 <__divdi3+0x16a>
    88b2:	2700      	movs	r7, #0
    88b4:	46b8      	mov	r8, r7
    88b6:	4642      	mov	r2, r8
    88b8:	463b      	mov	r3, r7
    88ba:	b116      	cbz	r6, 88c2 <__divdi3+0xca>
    88bc:	4252      	negs	r2, r2
    88be:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    88c2:	4619      	mov	r1, r3
    88c4:	4610      	mov	r0, r2
    88c6:	b005      	add	sp, #20
    88c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    88cc:	b922      	cbnz	r2, 88d8 <__divdi3+0xe0>
    88ce:	4611      	mov	r1, r2
    88d0:	2001      	movs	r0, #1
    88d2:	f7ff fd61 	bl	8398 <__aeabi_uidiv>
    88d6:	4604      	mov	r4, r0
    88d8:	fab4 f884 	clz	r8, r4
    88dc:	f1b8 0f00 	cmp.w	r8, #0
    88e0:	d15e      	bne.n	89a0 <__divdi3+0x1a8>
    88e2:	ebc4 0809 	rsb	r8, r4, r9
    88e6:	0c27      	lsrs	r7, r4, #16
    88e8:	fa1f f984 	uxth.w	r9, r4
    88ec:	2101      	movs	r1, #1
    88ee:	9102      	str	r1, [sp, #8]
    88f0:	4639      	mov	r1, r7
    88f2:	4640      	mov	r0, r8
    88f4:	f7ff fd50 	bl	8398 <__aeabi_uidiv>
    88f8:	4639      	mov	r1, r7
    88fa:	4682      	mov	sl, r0
    88fc:	4640      	mov	r0, r8
    88fe:	f7ff fe79 	bl	85f4 <__aeabi_uidivmod>
    8902:	ea4f 4815 	mov.w	r8, r5, lsr #16
    8906:	fb09 f30a 	mul.w	r3, r9, sl
    890a:	ea48 4b01 	orr.w	fp, r8, r1, lsl #16
    890e:	455b      	cmp	r3, fp
    8910:	d909      	bls.n	8926 <__divdi3+0x12e>
    8912:	eb1b 0b04 	adds.w	fp, fp, r4
    8916:	f10a 3aff 	add.w	sl, sl, #4294967295
    891a:	d204      	bcs.n	8926 <__divdi3+0x12e>
    891c:	455b      	cmp	r3, fp
    891e:	bf84      	itt	hi
    8920:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8924:	44a3      	addhi	fp, r4
    8926:	ebc3 0b0b 	rsb	fp, r3, fp
    892a:	4639      	mov	r1, r7
    892c:	4658      	mov	r0, fp
    892e:	b2ad      	uxth	r5, r5
    8930:	f7ff fd32 	bl	8398 <__aeabi_uidiv>
    8934:	4639      	mov	r1, r7
    8936:	4680      	mov	r8, r0
    8938:	4658      	mov	r0, fp
    893a:	f7ff fe5b 	bl	85f4 <__aeabi_uidivmod>
    893e:	fb09 f908 	mul.w	r9, r9, r8
    8942:	ea45 4501 	orr.w	r5, r5, r1, lsl #16
    8946:	45a9      	cmp	r9, r5
    8948:	d907      	bls.n	895a <__divdi3+0x162>
    894a:	192d      	adds	r5, r5, r4
    894c:	f108 38ff 	add.w	r8, r8, #4294967295
    8950:	d203      	bcs.n	895a <__divdi3+0x162>
    8952:	45a9      	cmp	r9, r5
    8954:	bf88      	it	hi
    8956:	f108 38ff 	addhi.w	r8, r8, #4294967295
    895a:	ea48 480a 	orr.w	r8, r8, sl, lsl #16
    895e:	9f02      	ldr	r7, [sp, #8]
    8960:	e7a9      	b.n	88b6 <__divdi3+0xbe>
    8962:	fab3 f783 	clz	r7, r3
    8966:	2f00      	cmp	r7, #0
    8968:	d168      	bne.n	8a3c <__divdi3+0x244>
    896a:	428b      	cmp	r3, r1
    896c:	bf2c      	ite	cs
    896e:	f04f 0900 	movcs.w	r9, #0
    8972:	f04f 0901 	movcc.w	r9, #1
    8976:	4282      	cmp	r2, r0
    8978:	bf8c      	ite	hi
    897a:	464c      	movhi	r4, r9
    897c:	f049 0401 	orrls.w	r4, r9, #1
    8980:	2c00      	cmp	r4, #0
    8982:	d096      	beq.n	88b2 <__divdi3+0xba>
    8984:	f04f 0801 	mov.w	r8, #1
    8988:	e795      	b.n	88b6 <__divdi3+0xbe>
    898a:	4252      	negs	r2, r2
    898c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
    8990:	43f6      	mvns	r6, r6
    8992:	e73b      	b.n	880c <__divdi3+0x14>
    8994:	4240      	negs	r0, r0
    8996:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
    899a:	f04f 36ff 	mov.w	r6, #4294967295
    899e:	e732      	b.n	8806 <__divdi3+0xe>
    89a0:	fa04 f408 	lsl.w	r4, r4, r8
    89a4:	f1c8 0720 	rsb	r7, r8, #32
    89a8:	fa35 f307 	lsrs.w	r3, r5, r7
    89ac:	fa29 fa07 	lsr.w	sl, r9, r7
    89b0:	0c27      	lsrs	r7, r4, #16
    89b2:	fa09 fb08 	lsl.w	fp, r9, r8
    89b6:	4639      	mov	r1, r7
    89b8:	4650      	mov	r0, sl
    89ba:	ea43 020b 	orr.w	r2, r3, fp
    89be:	9202      	str	r2, [sp, #8]
    89c0:	f7ff fcea 	bl	8398 <__aeabi_uidiv>
    89c4:	4639      	mov	r1, r7
    89c6:	fa1f f984 	uxth.w	r9, r4
    89ca:	4683      	mov	fp, r0
    89cc:	4650      	mov	r0, sl
    89ce:	f7ff fe11 	bl	85f4 <__aeabi_uidivmod>
    89d2:	9802      	ldr	r0, [sp, #8]
    89d4:	fb09 f20b 	mul.w	r2, r9, fp
    89d8:	0c03      	lsrs	r3, r0, #16
    89da:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
    89de:	429a      	cmp	r2, r3
    89e0:	d904      	bls.n	89ec <__divdi3+0x1f4>
    89e2:	191b      	adds	r3, r3, r4
    89e4:	f10b 3bff 	add.w	fp, fp, #4294967295
    89e8:	f0c0 80b1 	bcc.w	8b4e <__divdi3+0x356>
    89ec:	1a9b      	subs	r3, r3, r2
    89ee:	4639      	mov	r1, r7
    89f0:	4618      	mov	r0, r3
    89f2:	9301      	str	r3, [sp, #4]
    89f4:	f7ff fcd0 	bl	8398 <__aeabi_uidiv>
    89f8:	9901      	ldr	r1, [sp, #4]
    89fa:	4682      	mov	sl, r0
    89fc:	4608      	mov	r0, r1
    89fe:	4639      	mov	r1, r7
    8a00:	f7ff fdf8 	bl	85f4 <__aeabi_uidivmod>
    8a04:	f8dd c008 	ldr.w	ip, [sp, #8]
    8a08:	fb09 f30a 	mul.w	r3, r9, sl
    8a0c:	fa1f f08c 	uxth.w	r0, ip
    8a10:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
    8a14:	4293      	cmp	r3, r2
    8a16:	d908      	bls.n	8a2a <__divdi3+0x232>
    8a18:	1912      	adds	r2, r2, r4
    8a1a:	f10a 3aff 	add.w	sl, sl, #4294967295
    8a1e:	d204      	bcs.n	8a2a <__divdi3+0x232>
    8a20:	4293      	cmp	r3, r2
    8a22:	bf84      	itt	hi
    8a24:	f10a 3aff 	addhi.w	sl, sl, #4294967295
    8a28:	1912      	addhi	r2, r2, r4
    8a2a:	fa05 f508 	lsl.w	r5, r5, r8
    8a2e:	ea4a 4e0b 	orr.w	lr, sl, fp, lsl #16
    8a32:	ebc3 0802 	rsb	r8, r3, r2
    8a36:	f8cd e008 	str.w	lr, [sp, #8]
    8a3a:	e759      	b.n	88f0 <__divdi3+0xf8>
    8a3c:	f1c7 0020 	rsb	r0, r7, #32
    8a40:	fa03 fa07 	lsl.w	sl, r3, r7
    8a44:	40c2      	lsrs	r2, r0
    8a46:	fa35 f300 	lsrs.w	r3, r5, r0
    8a4a:	ea42 0b0a 	orr.w	fp, r2, sl
    8a4e:	fa21 f800 	lsr.w	r8, r1, r0
    8a52:	fa01 f907 	lsl.w	r9, r1, r7
    8a56:	4640      	mov	r0, r8
    8a58:	ea4f 4a1b 	mov.w	sl, fp, lsr #16
    8a5c:	ea43 0109 	orr.w	r1, r3, r9
    8a60:	9102      	str	r1, [sp, #8]
    8a62:	4651      	mov	r1, sl
    8a64:	fa1f f28b 	uxth.w	r2, fp
    8a68:	9203      	str	r2, [sp, #12]
    8a6a:	f7ff fc95 	bl	8398 <__aeabi_uidiv>
    8a6e:	4651      	mov	r1, sl
    8a70:	4681      	mov	r9, r0
    8a72:	4640      	mov	r0, r8
    8a74:	f7ff fdbe 	bl	85f4 <__aeabi_uidivmod>
    8a78:	9b03      	ldr	r3, [sp, #12]
    8a7a:	f8dd c008 	ldr.w	ip, [sp, #8]
    8a7e:	fb03 f209 	mul.w	r2, r3, r9
    8a82:	ea4f 401c 	mov.w	r0, ip, lsr #16
    8a86:	fa14 f307 	lsls.w	r3, r4, r7
    8a8a:	ea40 4401 	orr.w	r4, r0, r1, lsl #16
    8a8e:	42a2      	cmp	r2, r4
    8a90:	d904      	bls.n	8a9c <__divdi3+0x2a4>
    8a92:	eb14 040b 	adds.w	r4, r4, fp
    8a96:	f109 39ff 	add.w	r9, r9, #4294967295
    8a9a:	d352      	bcc.n	8b42 <__divdi3+0x34a>
    8a9c:	1aa4      	subs	r4, r4, r2
    8a9e:	4651      	mov	r1, sl
    8aa0:	4620      	mov	r0, r4
    8aa2:	9301      	str	r3, [sp, #4]
    8aa4:	f7ff fc78 	bl	8398 <__aeabi_uidiv>
    8aa8:	4651      	mov	r1, sl
    8aaa:	4680      	mov	r8, r0
    8aac:	4620      	mov	r0, r4
    8aae:	f7ff fda1 	bl	85f4 <__aeabi_uidivmod>
    8ab2:	9803      	ldr	r0, [sp, #12]
    8ab4:	f8dd c008 	ldr.w	ip, [sp, #8]
    8ab8:	fb00 f208 	mul.w	r2, r0, r8
    8abc:	fa1f f38c 	uxth.w	r3, ip
    8ac0:	ea43 4001 	orr.w	r0, r3, r1, lsl #16
    8ac4:	9b01      	ldr	r3, [sp, #4]
    8ac6:	4282      	cmp	r2, r0
    8ac8:	d904      	bls.n	8ad4 <__divdi3+0x2dc>
    8aca:	eb10 000b 	adds.w	r0, r0, fp
    8ace:	f108 38ff 	add.w	r8, r8, #4294967295
    8ad2:	d330      	bcc.n	8b36 <__divdi3+0x33e>
    8ad4:	ea48 4809 	orr.w	r8, r8, r9, lsl #16
    8ad8:	fa1f fc83 	uxth.w	ip, r3
    8adc:	0c1b      	lsrs	r3, r3, #16
    8ade:	1a80      	subs	r0, r0, r2
    8ae0:	fa1f fe88 	uxth.w	lr, r8
    8ae4:	ea4f 4a18 	mov.w	sl, r8, lsr #16
    8ae8:	fb0c f90e 	mul.w	r9, ip, lr
    8aec:	fb0c fc0a 	mul.w	ip, ip, sl
    8af0:	fb03 c10e 	mla	r1, r3, lr, ip
    8af4:	fb03 f20a 	mul.w	r2, r3, sl
    8af8:	eb01 4119 	add.w	r1, r1, r9, lsr #16
    8afc:	458c      	cmp	ip, r1
    8afe:	bf88      	it	hi
    8b00:	f502 3280 	addhi.w	r2, r2, #65536	; 0x10000
    8b04:	eb02 4e11 	add.w	lr, r2, r1, lsr #16
    8b08:	4570      	cmp	r0, lr
    8b0a:	d310      	bcc.n	8b2e <__divdi3+0x336>
    8b0c:	fa1f f989 	uxth.w	r9, r9
    8b10:	fa05 f707 	lsl.w	r7, r5, r7
    8b14:	eb09 4001 	add.w	r0, r9, r1, lsl #16
    8b18:	bf14      	ite	ne
    8b1a:	2200      	movne	r2, #0
    8b1c:	2201      	moveq	r2, #1
    8b1e:	4287      	cmp	r7, r0
    8b20:	bf2c      	ite	cs
    8b22:	2700      	movcs	r7, #0
    8b24:	f002 0701 	andcc.w	r7, r2, #1
    8b28:	2f00      	cmp	r7, #0
    8b2a:	f43f aec4 	beq.w	88b6 <__divdi3+0xbe>
    8b2e:	f108 38ff 	add.w	r8, r8, #4294967295
    8b32:	2700      	movs	r7, #0
    8b34:	e6bf      	b.n	88b6 <__divdi3+0xbe>
    8b36:	4282      	cmp	r2, r0
    8b38:	bf84      	itt	hi
    8b3a:	4458      	addhi	r0, fp
    8b3c:	f108 38ff 	addhi.w	r8, r8, #4294967295
    8b40:	e7c8      	b.n	8ad4 <__divdi3+0x2dc>
    8b42:	42a2      	cmp	r2, r4
    8b44:	bf84      	itt	hi
    8b46:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8b4a:	445c      	addhi	r4, fp
    8b4c:	e7a6      	b.n	8a9c <__divdi3+0x2a4>
    8b4e:	429a      	cmp	r2, r3
    8b50:	bf84      	itt	hi
    8b52:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    8b56:	191b      	addhi	r3, r3, r4
    8b58:	e748      	b.n	89ec <__divdi3+0x1f4>
    8b5a:	bf00      	nop

00008b5c <__udivdi3>:
    8b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    8b60:	460c      	mov	r4, r1
    8b62:	b083      	sub	sp, #12
    8b64:	4680      	mov	r8, r0
    8b66:	4616      	mov	r6, r2
    8b68:	4689      	mov	r9, r1
    8b6a:	461f      	mov	r7, r3
    8b6c:	4615      	mov	r5, r2
    8b6e:	468a      	mov	sl, r1
    8b70:	2b00      	cmp	r3, #0
    8b72:	d14b      	bne.n	8c0c <__udivdi3+0xb0>
    8b74:	428a      	cmp	r2, r1
    8b76:	d95c      	bls.n	8c32 <__udivdi3+0xd6>
    8b78:	fab2 f382 	clz	r3, r2
    8b7c:	b15b      	cbz	r3, 8b96 <__udivdi3+0x3a>
    8b7e:	f1c3 0020 	rsb	r0, r3, #32
    8b82:	fa01 fa03 	lsl.w	sl, r1, r3
    8b86:	fa28 f200 	lsr.w	r2, r8, r0
    8b8a:	fa16 f503 	lsls.w	r5, r6, r3
    8b8e:	fa08 f803 	lsl.w	r8, r8, r3
    8b92:	ea42 0a0a 	orr.w	sl, r2, sl
    8b96:	0c2e      	lsrs	r6, r5, #16
    8b98:	4650      	mov	r0, sl
    8b9a:	4631      	mov	r1, r6
    8b9c:	b2af      	uxth	r7, r5
    8b9e:	f7ff fbfb 	bl	8398 <__aeabi_uidiv>
    8ba2:	4631      	mov	r1, r6
    8ba4:	ea4f 4418 	mov.w	r4, r8, lsr #16
    8ba8:	4681      	mov	r9, r0
    8baa:	4650      	mov	r0, sl
    8bac:	f7ff fd22 	bl	85f4 <__aeabi_uidivmod>
    8bb0:	fb07 f309 	mul.w	r3, r7, r9
    8bb4:	ea44 4a01 	orr.w	sl, r4, r1, lsl #16
    8bb8:	4553      	cmp	r3, sl
    8bba:	d909      	bls.n	8bd0 <__udivdi3+0x74>
    8bbc:	eb1a 0a05 	adds.w	sl, sl, r5
    8bc0:	f109 39ff 	add.w	r9, r9, #4294967295
    8bc4:	d204      	bcs.n	8bd0 <__udivdi3+0x74>
    8bc6:	4553      	cmp	r3, sl
    8bc8:	bf84      	itt	hi
    8bca:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8bce:	44aa      	addhi	sl, r5
    8bd0:	ebc3 0a0a 	rsb	sl, r3, sl
    8bd4:	4631      	mov	r1, r6
    8bd6:	4650      	mov	r0, sl
    8bd8:	fa1f f888 	uxth.w	r8, r8
    8bdc:	f7ff fbdc 	bl	8398 <__aeabi_uidiv>
    8be0:	4631      	mov	r1, r6
    8be2:	4604      	mov	r4, r0
    8be4:	4650      	mov	r0, sl
    8be6:	f7ff fd05 	bl	85f4 <__aeabi_uidivmod>
    8bea:	fb07 f704 	mul.w	r7, r7, r4
    8bee:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    8bf2:	4547      	cmp	r7, r8
    8bf4:	d906      	bls.n	8c04 <__udivdi3+0xa8>
    8bf6:	3c01      	subs	r4, #1
    8bf8:	eb18 0805 	adds.w	r8, r8, r5
    8bfc:	d202      	bcs.n	8c04 <__udivdi3+0xa8>
    8bfe:	4547      	cmp	r7, r8
    8c00:	bf88      	it	hi
    8c02:	3c01      	subhi	r4, #1
    8c04:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    8c08:	2600      	movs	r6, #0
    8c0a:	e05c      	b.n	8cc6 <__udivdi3+0x16a>
    8c0c:	428b      	cmp	r3, r1
    8c0e:	d858      	bhi.n	8cc2 <__udivdi3+0x166>
    8c10:	fab3 f683 	clz	r6, r3
    8c14:	2e00      	cmp	r6, #0
    8c16:	d15b      	bne.n	8cd0 <__udivdi3+0x174>
    8c18:	428b      	cmp	r3, r1
    8c1a:	bf2c      	ite	cs
    8c1c:	2200      	movcs	r2, #0
    8c1e:	2201      	movcc	r2, #1
    8c20:	4285      	cmp	r5, r0
    8c22:	bf8c      	ite	hi
    8c24:	4615      	movhi	r5, r2
    8c26:	f042 0501 	orrls.w	r5, r2, #1
    8c2a:	2d00      	cmp	r5, #0
    8c2c:	d049      	beq.n	8cc2 <__udivdi3+0x166>
    8c2e:	2401      	movs	r4, #1
    8c30:	e049      	b.n	8cc6 <__udivdi3+0x16a>
    8c32:	b922      	cbnz	r2, 8c3e <__udivdi3+0xe2>
    8c34:	4611      	mov	r1, r2
    8c36:	2001      	movs	r0, #1
    8c38:	f7ff fbae 	bl	8398 <__aeabi_uidiv>
    8c3c:	4605      	mov	r5, r0
    8c3e:	fab5 f685 	clz	r6, r5
    8c42:	2e00      	cmp	r6, #0
    8c44:	f040 80ba 	bne.w	8dbc <__udivdi3+0x260>
    8c48:	1b64      	subs	r4, r4, r5
    8c4a:	0c2f      	lsrs	r7, r5, #16
    8c4c:	fa1f fa85 	uxth.w	sl, r5
    8c50:	2601      	movs	r6, #1
    8c52:	4639      	mov	r1, r7
    8c54:	4620      	mov	r0, r4
    8c56:	f7ff fb9f 	bl	8398 <__aeabi_uidiv>
    8c5a:	4639      	mov	r1, r7
    8c5c:	ea4f 4b18 	mov.w	fp, r8, lsr #16
    8c60:	4681      	mov	r9, r0
    8c62:	4620      	mov	r0, r4
    8c64:	f7ff fcc6 	bl	85f4 <__aeabi_uidivmod>
    8c68:	fb0a f309 	mul.w	r3, sl, r9
    8c6c:	ea4b 4b01 	orr.w	fp, fp, r1, lsl #16
    8c70:	455b      	cmp	r3, fp
    8c72:	d909      	bls.n	8c88 <__udivdi3+0x12c>
    8c74:	eb1b 0b05 	adds.w	fp, fp, r5
    8c78:	f109 39ff 	add.w	r9, r9, #4294967295
    8c7c:	d204      	bcs.n	8c88 <__udivdi3+0x12c>
    8c7e:	455b      	cmp	r3, fp
    8c80:	bf84      	itt	hi
    8c82:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8c86:	44ab      	addhi	fp, r5
    8c88:	ebc3 0b0b 	rsb	fp, r3, fp
    8c8c:	4639      	mov	r1, r7
    8c8e:	4658      	mov	r0, fp
    8c90:	fa1f f888 	uxth.w	r8, r8
    8c94:	f7ff fb80 	bl	8398 <__aeabi_uidiv>
    8c98:	4639      	mov	r1, r7
    8c9a:	4604      	mov	r4, r0
    8c9c:	4658      	mov	r0, fp
    8c9e:	f7ff fca9 	bl	85f4 <__aeabi_uidivmod>
    8ca2:	fb0a fa04 	mul.w	sl, sl, r4
    8ca6:	ea48 4801 	orr.w	r8, r8, r1, lsl #16
    8caa:	45c2      	cmp	sl, r8
    8cac:	d906      	bls.n	8cbc <__udivdi3+0x160>
    8cae:	3c01      	subs	r4, #1
    8cb0:	eb18 0805 	adds.w	r8, r8, r5
    8cb4:	d202      	bcs.n	8cbc <__udivdi3+0x160>
    8cb6:	45c2      	cmp	sl, r8
    8cb8:	bf88      	it	hi
    8cba:	3c01      	subhi	r4, #1
    8cbc:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    8cc0:	e001      	b.n	8cc6 <__udivdi3+0x16a>
    8cc2:	2600      	movs	r6, #0
    8cc4:	4634      	mov	r4, r6
    8cc6:	4631      	mov	r1, r6
    8cc8:	4620      	mov	r0, r4
    8cca:	b003      	add	sp, #12
    8ccc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    8cd0:	f1c6 0020 	rsb	r0, r6, #32
    8cd4:	40b3      	lsls	r3, r6
    8cd6:	fa32 f700 	lsrs.w	r7, r2, r0
    8cda:	fa21 fb00 	lsr.w	fp, r1, r0
    8cde:	431f      	orrs	r7, r3
    8ce0:	fa14 f206 	lsls.w	r2, r4, r6
    8ce4:	fa28 f100 	lsr.w	r1, r8, r0
    8ce8:	4658      	mov	r0, fp
    8cea:	ea4f 4a17 	mov.w	sl, r7, lsr #16
    8cee:	4311      	orrs	r1, r2
    8cf0:	9100      	str	r1, [sp, #0]
    8cf2:	4651      	mov	r1, sl
    8cf4:	b2bb      	uxth	r3, r7
    8cf6:	9301      	str	r3, [sp, #4]
    8cf8:	f7ff fb4e 	bl	8398 <__aeabi_uidiv>
    8cfc:	4651      	mov	r1, sl
    8cfe:	40b5      	lsls	r5, r6
    8d00:	4681      	mov	r9, r0
    8d02:	4658      	mov	r0, fp
    8d04:	f7ff fc76 	bl	85f4 <__aeabi_uidivmod>
    8d08:	9c01      	ldr	r4, [sp, #4]
    8d0a:	9800      	ldr	r0, [sp, #0]
    8d0c:	fb04 f309 	mul.w	r3, r4, r9
    8d10:	ea4f 4c10 	mov.w	ip, r0, lsr #16
    8d14:	ea4c 4b01 	orr.w	fp, ip, r1, lsl #16
    8d18:	455b      	cmp	r3, fp
    8d1a:	d905      	bls.n	8d28 <__udivdi3+0x1cc>
    8d1c:	eb1b 0b07 	adds.w	fp, fp, r7
    8d20:	f109 39ff 	add.w	r9, r9, #4294967295
    8d24:	f0c0 808e 	bcc.w	8e44 <__udivdi3+0x2e8>
    8d28:	ebc3 0b0b 	rsb	fp, r3, fp
    8d2c:	4651      	mov	r1, sl
    8d2e:	4658      	mov	r0, fp
    8d30:	f7ff fb32 	bl	8398 <__aeabi_uidiv>
    8d34:	4651      	mov	r1, sl
    8d36:	4604      	mov	r4, r0
    8d38:	4658      	mov	r0, fp
    8d3a:	f7ff fc5b 	bl	85f4 <__aeabi_uidivmod>
    8d3e:	9801      	ldr	r0, [sp, #4]
    8d40:	9a00      	ldr	r2, [sp, #0]
    8d42:	fb00 f304 	mul.w	r3, r0, r4
    8d46:	fa1f fc82 	uxth.w	ip, r2
    8d4a:	ea4c 4201 	orr.w	r2, ip, r1, lsl #16
    8d4e:	4293      	cmp	r3, r2
    8d50:	d906      	bls.n	8d60 <__udivdi3+0x204>
    8d52:	3c01      	subs	r4, #1
    8d54:	19d2      	adds	r2, r2, r7
    8d56:	d203      	bcs.n	8d60 <__udivdi3+0x204>
    8d58:	4293      	cmp	r3, r2
    8d5a:	d901      	bls.n	8d60 <__udivdi3+0x204>
    8d5c:	19d2      	adds	r2, r2, r7
    8d5e:	3c01      	subs	r4, #1
    8d60:	ea44 4409 	orr.w	r4, r4, r9, lsl #16
    8d64:	b2a8      	uxth	r0, r5
    8d66:	1ad2      	subs	r2, r2, r3
    8d68:	0c2d      	lsrs	r5, r5, #16
    8d6a:	fa1f fc84 	uxth.w	ip, r4
    8d6e:	0c23      	lsrs	r3, r4, #16
    8d70:	fb00 f70c 	mul.w	r7, r0, ip
    8d74:	fb00 fe03 	mul.w	lr, r0, r3
    8d78:	fb05 e10c 	mla	r1, r5, ip, lr
    8d7c:	fb05 f503 	mul.w	r5, r5, r3
    8d80:	eb01 4117 	add.w	r1, r1, r7, lsr #16
    8d84:	458e      	cmp	lr, r1
    8d86:	bf88      	it	hi
    8d88:	f505 3580 	addhi.w	r5, r5, #65536	; 0x10000
    8d8c:	eb05 4511 	add.w	r5, r5, r1, lsr #16
    8d90:	42aa      	cmp	r2, r5
    8d92:	d310      	bcc.n	8db6 <__udivdi3+0x25a>
    8d94:	b2bf      	uxth	r7, r7
    8d96:	fa08 f606 	lsl.w	r6, r8, r6
    8d9a:	eb07 4201 	add.w	r2, r7, r1, lsl #16
    8d9e:	bf14      	ite	ne
    8da0:	f04f 0e00 	movne.w	lr, #0
    8da4:	f04f 0e01 	moveq.w	lr, #1
    8da8:	4296      	cmp	r6, r2
    8daa:	bf2c      	ite	cs
    8dac:	2600      	movcs	r6, #0
    8dae:	f00e 0601 	andcc.w	r6, lr, #1
    8db2:	2e00      	cmp	r6, #0
    8db4:	d087      	beq.n	8cc6 <__udivdi3+0x16a>
    8db6:	3c01      	subs	r4, #1
    8db8:	2600      	movs	r6, #0
    8dba:	e784      	b.n	8cc6 <__udivdi3+0x16a>
    8dbc:	40b5      	lsls	r5, r6
    8dbe:	f1c6 0120 	rsb	r1, r6, #32
    8dc2:	fa24 f901 	lsr.w	r9, r4, r1
    8dc6:	fa28 f201 	lsr.w	r2, r8, r1
    8dca:	0c2f      	lsrs	r7, r5, #16
    8dcc:	40b4      	lsls	r4, r6
    8dce:	4639      	mov	r1, r7
    8dd0:	4648      	mov	r0, r9
    8dd2:	4322      	orrs	r2, r4
    8dd4:	9200      	str	r2, [sp, #0]
    8dd6:	f7ff fadf 	bl	8398 <__aeabi_uidiv>
    8dda:	4639      	mov	r1, r7
    8ddc:	fa1f fa85 	uxth.w	sl, r5
    8de0:	4683      	mov	fp, r0
    8de2:	4648      	mov	r0, r9
    8de4:	f7ff fc06 	bl	85f4 <__aeabi_uidivmod>
    8de8:	9b00      	ldr	r3, [sp, #0]
    8dea:	0c1a      	lsrs	r2, r3, #16
    8dec:	fb0a f30b 	mul.w	r3, sl, fp
    8df0:	ea42 4401 	orr.w	r4, r2, r1, lsl #16
    8df4:	42a3      	cmp	r3, r4
    8df6:	d903      	bls.n	8e00 <__udivdi3+0x2a4>
    8df8:	1964      	adds	r4, r4, r5
    8dfa:	f10b 3bff 	add.w	fp, fp, #4294967295
    8dfe:	d327      	bcc.n	8e50 <__udivdi3+0x2f4>
    8e00:	1ae4      	subs	r4, r4, r3
    8e02:	4639      	mov	r1, r7
    8e04:	4620      	mov	r0, r4
    8e06:	f7ff fac7 	bl	8398 <__aeabi_uidiv>
    8e0a:	4639      	mov	r1, r7
    8e0c:	4681      	mov	r9, r0
    8e0e:	4620      	mov	r0, r4
    8e10:	f7ff fbf0 	bl	85f4 <__aeabi_uidivmod>
    8e14:	9800      	ldr	r0, [sp, #0]
    8e16:	fb0a f309 	mul.w	r3, sl, r9
    8e1a:	fa1f fc80 	uxth.w	ip, r0
    8e1e:	ea4c 4401 	orr.w	r4, ip, r1, lsl #16
    8e22:	42a3      	cmp	r3, r4
    8e24:	d908      	bls.n	8e38 <__udivdi3+0x2dc>
    8e26:	1964      	adds	r4, r4, r5
    8e28:	f109 39ff 	add.w	r9, r9, #4294967295
    8e2c:	d204      	bcs.n	8e38 <__udivdi3+0x2dc>
    8e2e:	42a3      	cmp	r3, r4
    8e30:	bf84      	itt	hi
    8e32:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8e36:	1964      	addhi	r4, r4, r5
    8e38:	fa08 f806 	lsl.w	r8, r8, r6
    8e3c:	1ae4      	subs	r4, r4, r3
    8e3e:	ea49 460b 	orr.w	r6, r9, fp, lsl #16
    8e42:	e706      	b.n	8c52 <__udivdi3+0xf6>
    8e44:	455b      	cmp	r3, fp
    8e46:	bf84      	itt	hi
    8e48:	f109 39ff 	addhi.w	r9, r9, #4294967295
    8e4c:	44bb      	addhi	fp, r7
    8e4e:	e76b      	b.n	8d28 <__udivdi3+0x1cc>
    8e50:	42a3      	cmp	r3, r4
    8e52:	bf84      	itt	hi
    8e54:	f10b 3bff 	addhi.w	fp, fp, #4294967295
    8e58:	1964      	addhi	r4, r4, r5
    8e5a:	e7d1      	b.n	8e00 <__udivdi3+0x2a4>
    8e5c:	73796f4a 	.word	0x73796f4a
    8e60:	6b636974 	.word	0x6b636974
    8e64:	50205820 	.word	0x50205820
    8e68:	7469736f 	.word	0x7469736f
    8e6c:	3a6e6f69 	.word	0x3a6e6f69
    8e70:	09642520 	.word	0x09642520
    8e74:	00000020 	.word	0x00000020
    8e78:	73796f4a 	.word	0x73796f4a
    8e7c:	6b636974 	.word	0x6b636974
    8e80:	50205920 	.word	0x50205920
    8e84:	7469736f 	.word	0x7469736f
    8e88:	3a6e6f69 	.word	0x3a6e6f69
    8e8c:	09642520 	.word	0x09642520
    8e90:	00000020 	.word	0x00000020
    8e94:	25203a41 	.word	0x25203a41
    8e98:	00002064 	.word	0x00002064
    8e9c:	25203a42 	.word	0x25203a42
    8ea0:	00002064 	.word	0x00002064
    8ea4:	25203a58 	.word	0x25203a58
    8ea8:	00002064 	.word	0x00002064
    8eac:	25203a59 	.word	0x25203a59
    8eb0:	00002064 	.word	0x00002064
    8eb4:	72617453 	.word	0x72617453
    8eb8:	25203a74 	.word	0x25203a74
    8ebc:	00002064 	.word	0x00002064
    8ec0:	25203a4c 	.word	0x25203a4c
    8ec4:	00002064 	.word	0x00002064
    8ec8:	25203a52 	.word	0x25203a52
    8ecc:	00002064 	.word	0x00002064
    8ed0:	25203a5a 	.word	0x25203a5a
    8ed4:	00002064 	.word	0x00002064
    8ed8:	70752d44 	.word	0x70752d44
    8edc:	6425203a 	.word	0x6425203a
    8ee0:	00000020 	.word	0x00000020
    8ee4:	6f642d44 	.word	0x6f642d44
    8ee8:	203a6e77 	.word	0x203a6e77
    8eec:	00206425 	.word	0x00206425
    8ef0:	69722d44 	.word	0x69722d44
    8ef4:	3a746867 	.word	0x3a746867
    8ef8:	20642520 	.word	0x20642520
    8efc:	00000000 	.word	0x00000000
    8f00:	656c2d44 	.word	0x656c2d44
    8f04:	203a7466 	.word	0x203a7466
    8f08:	0a0d6425 	.word	0x0a0d6425
    8f0c:	00000000 	.word	0x00000000
    8f10:	69676542 	.word	0x69676542
    8f14:	6e696e6e 	.word	0x6e696e6e
    8f18:	65532067 	.word	0x65532067
    8f1c:	79617767 	.word	0x79617767
    8f20:	000d0a21 	.word	0x000d0a21
    8f24:	70616548 	.word	0x70616548
    8f28:	646e6120 	.word	0x646e6120
    8f2c:	61747320 	.word	0x61747320
    8f30:	63206b63 	.word	0x63206b63
    8f34:	696c6c6f 	.word	0x696c6c6f
    8f38:	6e6f6973 	.word	0x6e6f6973
    8f3c:	0000000a 	.word	0x0000000a

00008f40 <g_gpio_irqn_lut>:
    8f40:	00210020 00230022 00250024 00270026      .!.".#.$.%.&.'.
    8f50:	00290028 002b002a 002d002c 002f002e     (.).*.+.,.-.../.
    8f60:	00310030 00330032 00350034 00370036     0.1.2.3.4.5.6.7.
    8f70:	00390038 003b003a 003d003c 003f003e     8.9.:.;.<.=.>.?.

00008f80 <g_config_reg_lut>:
    8f80:	40013000 40013004 40013008 4001300c     .0.@.0.@.0.@.0.@
    8f90:	40013010 40013014 40013018 4001301c     .0.@.0.@.0.@.0.@
    8fa0:	40013020 40013024 40013028 4001302c      0.@$0.@(0.@,0.@
    8fb0:	40013030 40013034 40013038 4001303c     00.@40.@80.@<0.@
    8fc0:	40013040 40013044 40013048 4001304c     @0.@D0.@H0.@L0.@
    8fd0:	40013050 40013054 40013058 4001305c     P0.@T0.@X0.@\0.@
    8fe0:	40013060 40013064 40013068 4001306c     `0.@d0.@h0.@l0.@
    8ff0:	40013070 40013074 40013078 4001307c     p0.@t0.@x0.@|0.@

00009000 <C.16.2565>:
    9000:	00000001 00000002 00000004 00000001     ................

00009010 <_global_impure_ptr>:
    9010:	20000038 00000043                       8.. C...

00009018 <blanks.3577>:
    9018:	20202020 20202020 20202020 20202020                     

00009028 <zeroes.3578>:
    9028:	30303030 30303030 30303030 30303030     0000000000000000
    9038:	33323130 37363534 42413938 46454443     0123456789ABCDEF
    9048:	00000000 00464e49 00666e69 004e414e     ....INF.inf.NAN.
    9058:	006e616e 33323130 37363534 62613938     nan.0123456789ab
    9068:	66656463 00000000 6c756e28 0000296c     cdef....(null)..
    9078:	00000030 69666e49 7974696e 00000000     0...Infinity....
    9088:	004e614e                                NaN.

0000908c <__sf_fake_stdin>:
	...

000090ac <__sf_fake_stdout>:
	...

000090cc <__sf_fake_stderr>:
	...

000090ec <charset>:
    90ec:	00009124                                $...

000090f0 <lconv>:
    90f0:	00009120 00009048 00009048 00009048      ...H...H...H...
    9100:	00009048 00009048 00009048 00009048     H...H...H...H...
    9110:	00009048 00009048 ffffffff ffffffff     H...H...........
    9120:	0000002e 2d4f5349 39353838 0000312d     ....ISO-8859-1..

00009130 <__mprec_tens>:
    9130:	00000000 3ff00000 00000000 40240000     .......?......$@
    9140:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
    9150:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
    9160:	00000000 412e8480 00000000 416312d0     .......A......cA
    9170:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
    9180:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
    9190:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
    91a0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
    91b0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
    91c0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
    91d0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
    91e0:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
    91f0:	79d99db4 44ea7843                       ...yCx.D

000091f8 <p05.2463>:
    91f8:	00000005 00000019 0000007d 00000000     ........}.......

00009208 <__mprec_bigtens>:
    9208:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
    9218:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
    9228:	7f73bf3c 75154fdd                       <.s..O.u

00009230 <__mprec_tinytens>:
    9230:	97d889bc 3c9cd2b2 d5a8a733 3949f623     .......<3...#.I9
    9240:	44f4a73d 32a50ffd cf8c979d 255bba08     =..D...2......[%
    9250:	64ac6f43 0ac80628                       Co.d(...

00009258 <_init>:
    9258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    925a:	bf00      	nop
    925c:	bcf8      	pop	{r3, r4, r5, r6, r7}
    925e:	bc08      	pop	{r3}
    9260:	469e      	mov	lr, r3
    9262:	4770      	bx	lr

00009264 <_fini>:
    9264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    9266:	bf00      	nop
    9268:	bcf8      	pop	{r3, r4, r5, r6, r7}
    926a:	bc08      	pop	{r3}
    926c:	469e      	mov	lr, r3
    926e:	4770      	bx	lr

00009270 <__frame_dummy_init_array_entry>:
    9270:	0485 0000                                   ....

00009274 <__do_global_dtors_aux_fini_array_entry>:
    9274:	0471 0000                                   q...
