; NOTE: Assertions have been autogenerated by utils/intel_update_vplan_checks.py
; RUN: opt -S -VPlanDriver -vplan-force-vf=2 -vplan-print-after-create-masked-vplan -vplan-enable-masked-variant < %s -disable-output | FileCheck %s

target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

define void @main() {
; CHECK-LABEL:  VPlan after emitting masked variant:
; CHECK-NEXT:  VPlan IR for: main:header.cloned.masked
; CHECK-NEXT:    Cloned.[[BB0:BB[0-9]+]]: # preds:
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB1:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB1]]: # preds: Cloned.[[BB0]]
; CHECK-NEXT:     [DA: Div] i32 [[VP0:%.*]] = reduction-init i32 0 i32 live-in0
; CHECK-NEXT:     [DA: Div] i32 [[VP1:%.*]] = induction-init{add} i32 live-in1 i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP2:%.*]] = induction-init-step{add} i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP3:%.*]] = induction-init-step{add} i32 1
; CHECK-NEXT:     [DA: Uni] i32 [[VP4:%.*]] = orig-trip-count for original loop header
; CHECK-NEXT:     [DA: Uni] i32 [[VP5:%.*]] = vector-trip-count i32 [[VP4]], UF = 1
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB2:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB2]]: # preds: Cloned.[[BB1]], new_latch
; CHECK-NEXT:     [DA: Uni] i32 [[VP6:%.*]] = phi  [ i32 0, Cloned.[[BB1]] ],  [ i32 [[VP7:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_IV:%.*]] = phi  [ i32 [[VP1]], Cloned.[[BB1]] ],  [ i32 [[VP8:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Div] i32 [[VP_ADD_PHI:%.*]] = phi  [ i32 [[VP0]], Cloned.[[BB1]] ],  [ i32 [[VP9:%.*]], new_latch ]
; CHECK-NEXT:     [DA: Uni] i1 [[VP10:%.*]] = icmp uge i32 [[VP6]] i32 [[VP5]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP10]], [[BB3:BB[0-9]+]], new_latch
; CHECK-EMPTY:
; CHECK-NEXT:      [[BB3]]: # preds: Cloned.[[BB2]]
; CHECK-NEXT:       [DA: Div] i32 [[VP_IV_NEXT:%.*]] = add i32 [[VP_IV]] i32 [[VP2]]
; CHECK-NEXT:       [DA: Div] i1 [[VP_COND1:%.*]] = icmp eq i32 [[VP_IV]] i32 8
; CHECK-NEXT:       [DA: Div] br i1 [[VP_COND1]], Cloned.[[BB4:BB[0-9]+]], Cloned.[[BB5:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:        Cloned.[[BB4]]: # preds: [[BB3]]
; CHECK-NEXT:         [DA: Div] i32 [[VP_X1:%.*]] = add i32 [[VP_IV]] i32 1
; CHECK-NEXT:         [DA: Div] i1 [[VP_COND2:%.*]] = icmp eq i32 [[VP_X1]] i32 16
; CHECK-NEXT:         [DA: Div] br i1 [[VP_COND2]], Cloned.[[BB6:BB[0-9]+]], Cloned.[[BB7:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:          Cloned.[[BB7]]: # preds: Cloned.[[BB4]]
; CHECK-NEXT:           [DA: Div] i32 [[VP_X3:%.*]] = add i32 [[VP_X1]] i32 2
; CHECK-NEXT:           [DA: Uni] br Cloned.[[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:        Cloned.[[BB6]]: # preds: Cloned.[[BB4]]
; CHECK-NEXT:         [DA: Div] i32 [[VP_X2:%.*]] = add i32 [[VP_X1]] i32 1
; CHECK-NEXT:         [DA: Uni] br Cloned.[[BB5]]
; CHECK-EMPTY:
; CHECK-NEXT:      Cloned.[[BB5]]: # preds: Cloned.[[BB6]], Cloned.[[BB7]], [[BB3]]
; CHECK-NEXT:       [DA: Div] i32 [[VP_ADD:%.*]] = add i32 [[VP_ADD_PHI]] i32 1
; CHECK-NEXT:       [DA: Uni] br new_latch
; CHECK-EMPTY:
; CHECK-NEXT:    new_latch: # preds: Cloned.[[BB5]], Cloned.[[BB2]]
; CHECK-NEXT:     [DA: Div] i32 [[VP8]] = phi  [ i32 [[VP_IV_NEXT]], Cloned.[[BB5]] ],  [ i32 [[VP_IV]], Cloned.[[BB2]] ]
; CHECK-NEXT:     [DA: Div] i32 [[VP9]] = phi  [ i32 [[VP_ADD]], Cloned.[[BB5]] ],  [ i32 [[VP_ADD_PHI]], Cloned.[[BB2]] ]
; CHECK-NEXT:     [DA: Uni] i32 [[VP7]] = add i32 [[VP6]] i32 [[VP3]]
; CHECK-NEXT:     [DA: Uni] i1 [[VP11:%.*]] = icmp uge i32 [[VP7]] i32 [[VP5]]
; CHECK-NEXT:     [DA: Uni] br i1 [[VP11]], Cloned.[[BB8:BB[0-9]+]], Cloned.[[BB2]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB8]]: # preds: new_latch
; CHECK-NEXT:     [DA: Uni] i32 [[VP12:%.*]] = reduction-final{u_add} i32 [[VP9]]
; CHECK-NEXT:     [DA: Uni] i32 [[VP13:%.*]] = induction-final{add} i32 live-in1 i32 1
; CHECK-NEXT:     [DA: Uni] br Cloned.[[BB9:BB[0-9]+]]
; CHECK-EMPTY:
; CHECK-NEXT:    Cloned.[[BB9]]: # preds: Cloned.[[BB8]]
; CHECK-NEXT:     [DA: Uni] br <External Block>
; CHECK-EMPTY:
; CHECK-NEXT:  External Uses:
; CHECK-NEXT:  Id: 0     [[LCSSA_PHI0:%.*]] = phi i32 [ [[ADD0:%.*]], [[LATCH0:%.*]] ] i32 [[VP12]] -> i32 [[ADD0]]
; CHECK-EMPTY:
; CHECK-NEXT:  Id: 1   no underlying for i32 [[VP13]]
;
entry:
  br label %preheader

preheader:
  %0 = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %header
; +--->header+---+
; |      |       |
; |      v       |
; |     bb1      |
; |      +       |
; |    +-+-+     |
; |    v   v     |
; |  bb2   bb3   |
; |  +       +   |
; |  |       |   |
; |  +>latch<+<-+
; |      |
; +------+
;        v
;       bb4
;        |
;        v
;       exit
header:
  %iv = phi i32 [ 0, %preheader ], [ %iv.next, %latch ]
  %add.phi = phi i32 [ 0, %preheader ], [ %add, %latch ]
  %iv.next = add nsw i32 %iv, 1
  %bottom_test = icmp eq i32 %iv.next, 128
  %cond1 = icmp eq i32 %iv, 8
  br i1 %cond1, label %bb1, label %latch

bb1:
  %x1 = add nsw i32 %iv, 1
  %cond2 = icmp eq i32 %x1, 16
  br i1 %cond2, label %bb2, label %bb3

bb2:
  %x2 = add nsw i32 %x1, 1
  br label %latch

bb3:
  %x3 = add nsw i32 %x1, 2
  br label %latch

latch:
  %add = add nsw i32 %add.phi, 1
  br i1 %bottom_test, label %loopexit, label %header

loopexit:
  %lcssa.phi = phi i32 [ %add, %latch ]
  %add.final = add nsw i32 %lcssa.phi, 1
  br label %bb4

bb4:
  call void @llvm.directive.region.exit(token %0) [ "DIR.OMP.END.SIMD"() ]
  br label %exit

exit:
  ret void
}

declare token @llvm.directive.region.entry() nounwind
declare void @llvm.directive.region.exit(token) nounwind
