[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 114
LIB: work
FILE: ${SURELOG_DIR}/tests/CondOpPattern/dut.sv
n<> u<113> t<Top_level_rule> c<1> l<1:1> el<14:1>
  n<> u<1> t<Null_rule> p<113> s<112> l<1:1>
  n<> u<112> t<Source_text> p<113> c<111> l<1:1> el<12:10>
    n<> u<111> t<Description> p<112> c<110> l<1:1> el<12:10>
      n<> u<110> t<Module_declaration> p<111> c<18> l<1:1> el<12:10>
        n<> u<18> t<Module_nonansi_header> p<110> c<2> s<40> l<1:1> el<1:27>
          n<module> u<2> t<Module_keyword> p<18> s<3> l<1:1> el<1:7>
          n<Example> u<3> t<STRING_CONST> p<18> s<4> l<1:8> el<1:15>
          n<> u<4> t<Package_import_declaration_list> p<18> s<17> l<1:15> el<1:15>
          n<> u<17> t<Port_list> p<18> c<10> l<1:15> el<1:26>
            n<> u<10> t<Port> p<17> c<9> s<16> l<1:16> el<1:20>
              n<> u<9> t<Port_expression> p<10> c<8> l<1:16> el<1:20>
                n<> u<8> t<Port_reference> p<9> c<5> l<1:16> el<1:20>
                  n<flag> u<5> t<STRING_CONST> p<8> s<7> l<1:16> el<1:20>
                  n<> u<7> t<Constant_select> p<8> c<6> l<1:20> el<1:20>
                    n<> u<6> t<Constant_bit_select> p<7> l<1:20> el<1:20>
            n<> u<16> t<Port> p<17> c<15> l<1:22> el<1:25>
              n<> u<15> t<Port_expression> p<16> c<14> l<1:22> el<1:25>
                n<> u<14> t<Port_reference> p<15> c<11> l<1:22> el<1:25>
                  n<out> u<11> t<STRING_CONST> p<14> s<13> l<1:22> el<1:25>
                  n<> u<13> t<Constant_select> p<14> c<12> l<1:25> el<1:25>
                    n<> u<12> t<Constant_bit_select> p<13> l<1:25> el<1:25>
        n<> u<40> t<Module_item> p<110> c<39> s<49> l<2:1> el<4:5>
          n<> u<39> t<Non_port_module_item> p<40> c<38> l<2:1> el<4:5>
            n<> u<38> t<Module_or_generate_item> p<39> c<37> l<2:1> el<4:5>
              n<> u<37> t<Module_common_item> p<38> c<36> l<2:1> el<4:5>
                n<> u<36> t<Module_or_generate_item_declaration> p<37> c<35> l<2:1> el<4:5>
                  n<> u<35> t<Package_or_generate_item_declaration> p<36> c<34> l<2:1> el<4:5>
                    n<> u<34> t<Data_declaration> p<35> c<33> l<2:1> el<4:5>
                      n<> u<33> t<Type_declaration> p<34> c<31> l<2:1> el<4:5>
                        n<> u<31> t<Data_type> p<33> c<20> s<32> l<2:9> el<4:2>
                          n<> u<20> t<Struct_union> p<31> c<19> s<21> l<2:9> el<2:15>
                            n<> u<19> t<Struct_keyword> p<20> l<2:9> el<2:15>
                          n<> u<21> t<Packed_keyword> p<31> s<30> l<2:16> el<2:22>
                          n<> u<30> t<Struct_union_member> p<31> c<24> l<3:5> el<3:16>
                            n<> u<24> t<Data_type_or_void> p<30> c<23> s<29> l<3:5> el<3:10>
                              n<> u<23> t<Data_type> p<24> c<22> l<3:5> el<3:10>
                                n<> u<22> t<IntVec_TypeLogic> p<23> l<3:5> el<3:10>
                            n<> u<29> t<Variable_decl_assignment_list> p<30> c<26> l<3:11> el<3:15>
                              n<> u<26> t<Variable_decl_assignment> p<29> c<25> s<28> l<3:11> el<3:12>
                                n<a> u<25> t<STRING_CONST> p<26> l<3:11> el<3:12>
                              n<> u<28> t<Variable_decl_assignment> p<29> c<27> l<3:14> el<3:15>
                                n<b> u<27> t<STRING_CONST> p<28> l<3:14> el<3:15>
                        n<T> u<32> t<STRING_CONST> p<33> l<4:3> el<4:4>
        n<> u<49> t<Module_item> p<110> c<48> s<58> l<5:1> el<5:14>
          n<> u<48> t<Port_declaration> p<49> c<47> l<5:1> el<5:13>
            n<> u<47> t<Output_declaration> p<48> c<44> l<5:1> el<5:13>
              n<> u<44> t<Net_port_type> p<47> c<43> s<46> l<5:8> el<5:9>
                n<> u<43> t<Data_type_or_implicit> p<44> c<42> l<5:8> el<5:9>
                  n<T> u<42> t<Data_type> p<43> c<41> l<5:8> el<5:9>
                    n<T> u<41> t<STRING_CONST> p<42> l<5:8> el<5:9>
              n<> u<46> t<Port_identifier_list> p<47> c<45> l<5:10> el<5:13>
                n<out> u<45> t<STRING_CONST> p<46> l<5:10> el<5:13>
        n<> u<58> t<Module_item> p<110> c<57> s<108> l<6:1> el<6:18>
          n<> u<57> t<Port_declaration> p<58> c<56> l<6:1> el<6:17>
            n<> u<56> t<Input_declaration> p<57> c<53> l<6:1> el<6:17>
              n<> u<53> t<Net_port_type> p<56> c<52> s<55> l<6:7> el<6:12>
                n<> u<52> t<Data_type_or_implicit> p<53> c<51> l<6:7> el<6:12>
                  n<> u<51> t<Data_type> p<52> c<50> l<6:7> el<6:12>
                    n<> u<50> t<IntVec_TypeLogic> p<51> l<6:7> el<6:12>
              n<> u<55> t<Port_identifier_list> p<56> c<54> l<6:13> el<6:17>
                n<flag> u<54> t<STRING_CONST> p<55> l<6:13> el<6:17>
        n<> u<108> t<Module_item> p<110> c<107> s<109> l<7:1> el<11:6>
          n<> u<107> t<Non_port_module_item> p<108> c<106> l<7:1> el<11:6>
            n<> u<106> t<Module_or_generate_item> p<107> c<105> l<7:1> el<11:6>
              n<> u<105> t<Module_common_item> p<106> c<104> l<7:1> el<11:6>
                n<> u<104> t<Continuous_assign> p<105> c<103> l<7:1> el<11:6>
                  n<> u<103> t<Net_assignment_list> p<104> c<102> l<7:8> el<10:28>
                    n<> u<102> t<Net_assignment> p<103> c<63> l<7:8> el<10:28>
                      n<> u<63> t<Net_lvalue> p<102> c<60> s<101> l<7:8> el<7:11>
                        n<> u<60> t<Ps_or_hierarchical_identifier> p<63> c<59> s<62> l<7:8> el<7:11>
                          n<out> u<59> t<STRING_CONST> p<60> l<7:8> el<7:11>
                        n<> u<62> t<Constant_select> p<63> c<61> l<7:12> el<7:12>
                          n<> u<61> t<Constant_bit_select> p<62> l<7:12> el<7:12>
                      n<> u<101> t<Expression> p<102> c<67> l<8:5> el<10:28>
                        n<> u<67> t<Expression> p<101> c<66> s<100> l<8:5> el<8:9>
                          n<> u<66> t<Primary> p<67> c<65> l<8:5> el<8:9>
                            n<> u<65> t<Primary_literal> p<66> c<64> l<8:5> el<8:9>
                              n<flag> u<64> t<STRING_CONST> p<65> l<8:5> el<8:9>
                        n<> u<100> t<QMARK> p<101> s<83> l<9:5> el<9:6>
                        n<> u<83> t<Expression> p<101> c<82> s<99> l<9:7> el<9:28>
                          n<> u<82> t<Primary> p<83> c<81> l<9:7> el<9:28>
                            n<> u<81> t<Assignment_pattern_expression> p<82> c<80> l<9:7> el<9:28>
                              n<> u<80> t<Assignment_pattern> p<81> c<69> l<9:7> el<9:28>
                                n<> u<69> t<Structure_pattern_key> p<80> c<68> s<73> l<9:10> el<9:11>
                                  n<a> u<68> t<STRING_CONST> p<69> l<9:10> el<9:11>
                                n<> u<73> t<Expression> p<80> c<72> s<75> l<9:13> el<9:17>
                                  n<> u<72> t<Primary> p<73> c<71> l<9:13> el<9:17>
                                    n<> u<71> t<Primary_literal> p<72> c<70> l<9:13> el<9:17>
                                      n<> u<70> t<Number_1Tickb1> p<71> l<9:13> el<9:17>
                                n<> u<75> t<Structure_pattern_key> p<80> c<74> s<79> l<9:19> el<9:20>
                                  n<b> u<74> t<STRING_CONST> p<75> l<9:19> el<9:20>
                                n<> u<79> t<Expression> p<80> c<78> l<9:22> el<9:26>
                                  n<> u<78> t<Primary> p<79> c<77> l<9:22> el<9:26>
                                    n<> u<77> t<Primary_literal> p<78> c<76> l<9:22> el<9:26>
                                      n<> u<76> t<Number_1Tickb0> p<77> l<9:22> el<9:26>
                        n<> u<99> t<Expression> p<101> c<98> l<10:7> el<10:28>
                          n<> u<98> t<Primary> p<99> c<97> l<10:7> el<10:28>
                            n<> u<97> t<Assignment_pattern_expression> p<98> c<96> l<10:7> el<10:28>
                              n<> u<96> t<Assignment_pattern> p<97> c<85> l<10:7> el<10:28>
                                n<> u<85> t<Structure_pattern_key> p<96> c<84> s<89> l<10:10> el<10:11>
                                  n<a> u<84> t<STRING_CONST> p<85> l<10:10> el<10:11>
                                n<> u<89> t<Expression> p<96> c<88> s<91> l<10:13> el<10:17>
                                  n<> u<88> t<Primary> p<89> c<87> l<10:13> el<10:17>
                                    n<> u<87> t<Primary_literal> p<88> c<86> l<10:13> el<10:17>
                                      n<> u<86> t<Number_1Tickb1> p<87> l<10:13> el<10:17>
                                n<> u<91> t<Structure_pattern_key> p<96> c<90> s<95> l<10:19> el<10:20>
                                  n<b> u<90> t<STRING_CONST> p<91> l<10:19> el<10:20>
                                n<> u<95> t<Expression> p<96> c<94> l<10:22> el<10:26>
                                  n<> u<94> t<Primary> p<95> c<93> l<10:22> el<10:26>
                                    n<> u<93> t<Primary_literal> p<94> c<92> l<10:22> el<10:26>
                                      n<> u<92> t<Number_1Tickb1> p<93> l<10:22> el<10:26>
        n<> u<109> t<ENDMODULE> p<110> l<12:1> el<12:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/CondOpPattern/dut.sv:1:1: No timescale set for "Example".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/CondOpPattern/dut.sv:1:1: Compile module "work@Example".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               4
ContAssign                                             1
Design                                                 1
LogicNet                                               1
LogicTypespec                                          4
Module                                                 1
Operation                                              3
Port                                                   2
RefObj                                                 2
RefTypespec                                           11
StringTypespec                                         4
StructNet                                              1
StructTypespec                                         1
TaggedPattern                                          4
TypedefTypespec                                        1
TypespecMember                                         2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/CondOpPattern/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiAllModules:
\_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@Example
  |vpiTypedef:
  \_TypedefTypespec: (T), line:4:3, endln:4:4
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:T
    |vpiTypedefAlias:
    \_RefTypespec: (work@Example.T), line:2:9, endln:4:2
      |vpiParent:
      \_TypedefTypespec: (T), line:4:3, endln:4:4
      |vpiFullName:work@Example.T
      |vpiActual:
      \_StructTypespec: , line:2:9, endln:4:2
  |vpiTypedef:
  \_StructTypespec: , line:2:9, endln:4:2
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiPacked:1
    |vpiTypespecMember:
    \_TypespecMember: (a), line:3:11, endln:3:12
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:4:2
      |vpiName:a
      |vpiTypespec:
      \_RefTypespec: (work@Example.a), line:3:5, endln:3:10
        |vpiParent:
        \_TypespecMember: (a), line:3:11, endln:3:12
        |vpiFullName:work@Example.a
        |vpiActual:
        \_LogicTypespec: 
    |vpiTypespecMember:
    \_TypespecMember: (b), line:3:14, endln:3:15
      |vpiParent:
      \_StructTypespec: , line:2:9, endln:4:2
      |vpiName:b
      |vpiTypespec:
      \_RefTypespec: (work@Example.b), line:3:5, endln:3:10
        |vpiParent:
        \_TypespecMember: (b), line:3:14, endln:3:15
        |vpiFullName:work@Example.b
        |vpiActual:
        \_LogicTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_StringTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
  |vpiImportTypespec:
  \_TypedefTypespec: (T), line:4:3, endln:4:4
  |vpiImportTypespec:
  \_StructTypespec: , line:2:9, endln:4:2
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_StringTypespec: 
  |vpiImportTypespec:
  \_StructNet: (work@Example.out), line:1:22, endln:1:25
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@Example.out.T), line:5:8, endln:5:9
      |vpiParent:
      \_StructNet: (work@Example.out), line:1:22, endln:1:25
      |vpiName:T
      |vpiFullName:work@Example.out.T
      |vpiActual:
      \_TypedefTypespec: (T), line:4:3, endln:4:4
    |vpiName:out
    |vpiFullName:work@Example.out
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@Example.flag), line:1:16, endln:1:20
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiTypespec:
    \_RefTypespec: (work@Example.flag), line:6:7, endln:6:12
      |vpiParent:
      \_LogicNet: (work@Example.flag), line:1:16, endln:1:20
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:flag
    |vpiFullName:work@Example.flag
    |vpiNetType:36
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@Example
  |vpiNet:
  \_StructNet: (work@Example.out), line:1:22, endln:1:25
  |vpiNet:
  \_LogicNet: (work@Example.flag), line:1:16, endln:1:20
  |vpiPort:
  \_Port: (flag), line:1:16, endln:1:20
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:flag
    |vpiDirection:1
    |vpiTypespec:
    \_RefTypespec: (work@Example.flag), line:6:7, endln:6:12
      |vpiParent:
      \_Port: (flag), line:1:16, endln:1:20
      |vpiFullName:work@Example.flag
      |vpiActual:
      \_LogicTypespec: 
  |vpiPort:
  \_Port: (out), line:1:22, endln:1:25
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiName:out
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@Example.out.T), line:5:8, endln:5:9
      |vpiParent:
      \_Port: (out), line:1:22, endln:1:25
      |vpiName:T
      |vpiFullName:work@Example.out.T
      |vpiActual:
      \_TypedefTypespec: (T), line:4:3, endln:4:4
  |vpiContAssign:
  \_ContAssign: , line:7:8, endln:10:28
    |vpiParent:
    \_Module: work@Example (work@Example), file:${SURELOG_DIR}/tests/CondOpPattern/dut.sv, line:1:1, endln:12:10
    |vpiRhs:
    \_Operation: , line:8:5, endln:10:28
      |vpiParent:
      \_ContAssign: , line:7:8, endln:10:28
      |vpiOpType:32
      |vpiOperand:
      \_RefObj: (work@Example.flag), line:8:5, endln:8:9
        |vpiParent:
        \_Operation: , line:8:5, endln:10:28
        |vpiName:flag
        |vpiFullName:work@Example.flag
        |vpiActual:
        \_LogicNet: (work@Example.flag), line:1:16, endln:1:20
      |vpiOperand:
      \_Operation: , line:9:7, endln:9:28
        |vpiParent:
        \_Operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_TaggedPattern: , line:9:10, endln:9:17
          |vpiParent:
          \_Operation: , line:9:7, endln:9:28
          |vpiPattern:
          \_Constant: , line:9:13, endln:9:17
            |vpiParent:
            \_TaggedPattern: , line:9:10, endln:9:17
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@Example.a), line:9:10, endln:9:11
            |vpiParent:
            \_TaggedPattern: , line:9:10, endln:9:17
            |vpiName:a
            |vpiFullName:work@Example.a
            |vpiActual:
            \_StringTypespec: 
        |vpiOperand:
        \_TaggedPattern: , line:9:19, endln:9:26
          |vpiParent:
          \_Operation: , line:9:7, endln:9:28
          |vpiPattern:
          \_Constant: , line:9:22, endln:9:26
            |vpiParent:
            \_TaggedPattern: , line:9:19, endln:9:26
            |vpiDecompile:1'b0
            |vpiSize:1
            |BIN:0
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@Example.b), line:9:19, endln:9:20
            |vpiParent:
            \_TaggedPattern: , line:9:19, endln:9:26
            |vpiName:b
            |vpiFullName:work@Example.b
            |vpiActual:
            \_StringTypespec: 
      |vpiOperand:
      \_Operation: , line:10:7, endln:10:28
        |vpiParent:
        \_Operation: , line:8:5, endln:10:28
        |vpiOpType:75
        |vpiOperand:
        \_TaggedPattern: , line:10:10, endln:10:17
          |vpiParent:
          \_Operation: , line:10:7, endln:10:28
          |vpiPattern:
          \_Constant: , line:10:13, endln:10:17
            |vpiParent:
            \_TaggedPattern: , line:10:10, endln:10:17
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@Example.a), line:10:10, endln:10:11
            |vpiParent:
            \_TaggedPattern: , line:10:10, endln:10:17
            |vpiName:a
            |vpiFullName:work@Example.a
            |vpiActual:
            \_StringTypespec: 
        |vpiOperand:
        \_TaggedPattern: , line:10:19, endln:10:26
          |vpiParent:
          \_Operation: , line:10:7, endln:10:28
          |vpiPattern:
          \_Constant: , line:10:22, endln:10:26
            |vpiParent:
            \_TaggedPattern: , line:10:19, endln:10:26
            |vpiDecompile:1'b1
            |vpiSize:1
            |BIN:1
            |vpiConstType:3
          |vpiTypespec:
          \_RefTypespec: (work@Example.b), line:10:19, endln:10:20
            |vpiParent:
            \_TaggedPattern: , line:10:19, endln:10:26
            |vpiName:b
            |vpiFullName:work@Example.b
            |vpiActual:
            \_StringTypespec: 
    |vpiLhs:
    \_RefObj: (work@Example.out), line:7:8, endln:7:11
      |vpiParent:
      \_ContAssign: , line:7:8, endln:10:28
      |vpiName:out
      |vpiFullName:work@Example.out
      |vpiActual:
      \_StructNet: (work@Example.out), line:1:22, endln:1:25
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
