Logfile for Reveal Analyzer
Version: Diamond 3.12.0.240.2
Platform: Windows8 64bit
Filename: C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
First created: jeu. 15. avr. 13:59:34 2021
[13:59:37] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[13:59:37] Connecting cableserver to run Reveal debugger....
[13:59:37] @Connect
[13:59:37] @SetSharableApplications,2,Reveal,Mico
[13:59:38] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[13:59:38] @LockCable
[13:59:38] @GetServerStatus
[13:59:38] @Read
[13:59:38] @SetTargetDevice,0
[13:59:38] Connecting core0....
[13:59:38] @ShiftIR,8,0,ER1
[13:59:38] @ShiftDR,21,0,data (select core0)
[13:59:38] @ShiftIR,8,0,ER2
[13:59:38] Configuring core0....
[13:59:38] @JumpState,RUN_TEST_IDLE
[13:59:38] @JumpState,RUN_TEST_IDLE
[13:59:38] @JumpState,RUN_TEST_IDLE
[13:59:38] @ShiftIR,8,0,NOP
[13:59:38] @JumpState,RUN_TEST_IDLE
[13:59:38] @ShiftIR,8,0,ER2
[13:59:38] @Set Odd Parity readback
[13:59:38] @Set Odd Parity
[13:59:38] @Set LA Start/Stop readback
[13:59:38] @Set LA Start/Stop 
[13:59:38] #Reveal IP Version = 1_6_042617
[13:59:38] @Get Pattern
[13:59:38] #pattern readout = a5a5
[13:59:38] pattern readout passed!
[13:59:38] @Get Tracy Signature
[13:59:38] @Get Tracy Signature
[13:59:38] #signature from core0 = 354344330
[13:59:38] signature from core0 passed!
[13:59:38] @Set Opcode Value
[13:59:38] @Set Comp Value
[13:59:38] @Set Mask Value
[13:59:38] @Set Opcode Value
[13:59:38] @Set Comp Value
[13:59:38] @Set Mask Value
[13:59:38] @Set Opcode Value
[13:59:38] @Set Comp Value
[13:59:38] @Set Mask Value
[13:59:39] @Set Opcode Value
[13:59:39] @Set Comp Value
[13:59:39] @Set Mask Value
[13:59:39] @Set Opcode Value
[13:59:39] @Set Comp Value
[13:59:39] @Set Mask Value
[13:59:39] @Set Opcode Value
[13:59:39] @Set Comp Value
[13:59:39] @Set Mask Value
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Event Count
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Event Count
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Event Count
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Event Count
[13:59:39] @Set Then Num
[13:59:39] @Set NEXT THEN
[13:59:39] @Set Cnt Cntg
[13:59:39] @Set Event Count
[13:59:39] @Set Event Count
[13:59:39] @Get BurstWrite CRC
[13:59:39] @Set Truth Tbl Addr Cnter Init
[13:59:39] @Set Truth Table Prog
[13:59:39] Configuring in burst mode....
[13:59:39] @Get BurstWrite CRC
[13:59:39] @Enable TE Trig
[13:59:39] @Enable Trig Output OR All readback
[13:59:39] @Enable Trig Output OR All
[13:59:39] @Set Pre-Trig Sample
[13:59:39] @Set Post-Trig Sample
[13:59:39] finished configuration of core0
[13:59:39] Starting all active cores....
[13:59:39] @ShiftIR,8,0,ER1
[13:59:39] @ShiftDR,21,0,data (select active cores)
[13:59:39] @ShiftIR,8,0,ER2
[13:59:39] @Set LA Start cores
[13:59:39] @UnlockCable
[13:59:39] Running all active cores....
[13:59:39] @LockCable
[13:59:39] Polling trigger memory of core0....
[13:59:39] @ShiftIR,8,0,ER1
[13:59:39] @ShiftDR,21,0,data (select core0)
[13:59:39] @ShiftIR,8,0,ER2
[13:59:39] @Get Force Trigger bit
[13:59:39] #TM_CTL_0=3
[13:59:39] @Get Trig Detected Cnt
[13:59:39] #numDetectedTriggers = 1
[13:59:39] @Get Mem Block Full Cnt
[13:59:39] #memFullCnt = 1
[13:59:39] Downloading trigger memory of core0....
[13:59:39] @Is LA Armed
[13:59:39] @Set LA Start/Stop readback
[13:59:39] @Set LA Start/Stop 
[13:59:39] @Set LA Start/Stop readback
[13:59:39] @Set LA Start/Stop 
[13:59:39] @Get Trig Detected Cnt
[13:59:39] #numDetectedTriggers = 1
[13:59:39] @Get Mem Block Full Cnt
[13:59:39] #memFullCnt = 1
[13:59:39] @Get Last Addr Written
[13:59:39] #lastAddrWritten = 3840
[13:59:39] @Get Multiple Trig Enbl
[13:59:39] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[13:59:39] @Get BurstRead CRC
[13:59:39] @Set Trace Mem Cnter Init
[13:59:39] Uploading in burst mode....
[13:59:39] @ShiftDR,491520,1,data (burst read)
[13:59:39] @GetTDO,data,491520
[13:59:39] @Get BurstRead CRC
[13:59:39] @Get BurstRead CRC
[13:59:39] @Get Pre-Trig Sample Num
[13:59:39] @Get Post-Trig Sample Num
[13:59:39] @Get Pre-Trig Samples Captured
[13:59:39] @Get Trig Ptr
[13:59:39] #trigPtr = 6
[13:59:39] #dataSize=15, numRead=4096, trace_out=3841
[13:59:39] #trig0={blockPosition:0,triggerPosition:1}
[13:59:39] finished download trigger memory of core0
[13:59:39] @UnlockCable
[13:59:39] @ReleaseCablePort
[13:59:39] @Disconnect
[13:59:39] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:00:01] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:00:01] Connecting cableserver to run Reveal debugger....
[14:00:01] @Connect
[14:00:01] @SetSharableApplications,2,Reveal,Mico
[14:00:02] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:00:02] @LockCable
[14:00:02] @GetServerStatus
[14:00:02] @Read
[14:00:02] @SetTargetDevice,0
[14:00:02] Connecting core0....
[14:00:02] @ShiftIR,8,0,ER1
[14:00:02] @ShiftDR,21,0,data (select core0)
[14:00:02] @ShiftIR,8,0,ER2
[14:00:02] Configuring core0....
[14:00:02] @JumpState,RUN_TEST_IDLE
[14:00:02] @JumpState,RUN_TEST_IDLE
[14:00:02] @JumpState,RUN_TEST_IDLE
[14:00:02] @ShiftIR,8,0,NOP
[14:00:02] @JumpState,RUN_TEST_IDLE
[14:00:02] @ShiftIR,8,0,ER2
[14:00:02] @Set Odd Parity readback
[14:00:02] @Set Odd Parity
[14:00:02] @Set LA Start/Stop readback
[14:00:02] @Set LA Start/Stop 
[14:00:02] #Reveal IP Version = 1_6_042617
[14:00:02] @Get Pattern
[14:00:02] #pattern readout = a5a5
[14:00:02] pattern readout passed!
[14:00:02] @Get Tracy Signature
[14:00:02] @Get Tracy Signature
[14:00:02] #signature from core0 = 354344330
[14:00:02] signature from core0 passed!
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Opcode Value
[14:00:02] @Set Comp Value
[14:00:02] @Set Mask Value
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Event Count
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Event Count
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Event Count
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Event Count
[14:00:02] @Set Then Num
[14:00:02] @Set NEXT THEN
[14:00:02] @Set Cnt Cntg
[14:00:02] @Set Event Count
[14:00:02] @Set Event Count
[14:00:02] @Get BurstWrite CRC
[14:00:02] @Set Truth Tbl Addr Cnter Init
[14:00:02] @Set Truth Table Prog
[14:00:02] Configuring in burst mode....
[14:00:02] @Get BurstWrite CRC
[14:00:02] @Enable TE Trig
[14:00:02] @Enable Trig Output OR All readback
[14:00:02] @Enable Trig Output OR All
[14:00:02] @Set Pre-Trig Sample
[14:00:02] @Set Post-Trig Sample
[14:00:02] finished configuration of core0
[14:00:02] Starting all active cores....
[14:00:02] @ShiftIR,8,0,ER1
[14:00:02] @ShiftDR,21,0,data (select active cores)
[14:00:02] @ShiftIR,8,0,ER2
[14:00:02] @Set LA Start cores
[14:00:02] @UnlockCable
[14:00:02] Running all active cores....
[14:00:02] @LockCable
[14:00:02] Polling trigger memory of core0....
[14:00:02] @ShiftIR,8,0,ER1
[14:00:02] @ShiftDR,21,0,data (select core0)
[14:00:02] @ShiftIR,8,0,ER2
[14:00:02] @Get Force Trigger bit
[14:00:02] #TM_CTL_0=3
[14:00:02] @Get Trig Detected Cnt
[14:00:02] #numDetectedTriggers = 1
[14:00:02] @Get Mem Block Full Cnt
[14:00:02] #memFullCnt = 1
[14:00:02] Downloading trigger memory of core0....
[14:00:02] @Is LA Armed
[14:00:02] @Set LA Start/Stop readback
[14:00:02] @Set LA Start/Stop 
[14:00:02] @Set LA Start/Stop readback
[14:00:02] @Set LA Start/Stop 
[14:00:02] @Get Trig Detected Cnt
[14:00:02] #numDetectedTriggers = 1
[14:00:02] @Get Mem Block Full Cnt
[14:00:02] #memFullCnt = 1
[14:00:02] @Get Last Addr Written
[14:00:02] #lastAddrWritten = 3840
[14:00:02] @Get Multiple Trig Enbl
[14:00:02] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:00:02] @Get BurstRead CRC
[14:00:02] @Set Trace Mem Cnter Init
[14:00:02] Uploading in burst mode....
[14:00:02] @ShiftDR,491520,1,data (burst read)
[14:00:02] @GetTDO,data,491520
[14:00:03] @Get BurstRead CRC
[14:00:03] @Get BurstRead CRC
[14:00:03] @Get Pre-Trig Sample Num
[14:00:03] @Get Post-Trig Sample Num
[14:00:03] @Get Pre-Trig Samples Captured
[14:00:03] @Get Trig Ptr
[14:00:03] #trigPtr = 6
[14:00:03] #dataSize=15, numRead=4096, trace_out=3841
[14:00:03] #trig0={blockPosition:0,triggerPosition:1}
[14:00:03] finished download trigger memory of core0
[14:00:03] @UnlockCable
[14:00:03] @ReleaseCablePort
[14:00:03] @Disconnect
[14:00:03] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:00:18] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:00:18] Connecting cableserver to run Reveal debugger....
[14:00:18] @Connect
[14:00:18] @SetSharableApplications,2,Reveal,Mico
[14:00:19] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:00:19] @LockCable
[14:00:19] @GetServerStatus
[14:00:19] @Read
[14:00:19] @SetTargetDevice,0
[14:00:19] Connecting core0....
[14:00:19] @ShiftIR,8,0,ER1
[14:00:19] @ShiftDR,21,0,data (select core0)
[14:00:19] @ShiftIR,8,0,ER2
[14:00:19] Configuring core0....
[14:00:19] @JumpState,RUN_TEST_IDLE
[14:00:19] @JumpState,RUN_TEST_IDLE
[14:00:19] @JumpState,RUN_TEST_IDLE
[14:00:19] @ShiftIR,8,0,NOP
[14:00:19] @JumpState,RUN_TEST_IDLE
[14:00:19] @ShiftIR,8,0,ER2
[14:00:19] @Set Odd Parity readback
[14:00:19] @Set Odd Parity
[14:00:19] @Set LA Start/Stop readback
[14:00:19] @Set LA Start/Stop 
[14:00:19] #Reveal IP Version = 1_6_042617
[14:00:19] @Get Pattern
[14:00:19] #pattern readout = a5a5
[14:00:19] pattern readout passed!
[14:00:19] @Get Tracy Signature
[14:00:19] @Get Tracy Signature
[14:00:19] #signature from core0 = 354344330
[14:00:19] signature from core0 passed!
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Opcode Value
[14:00:19] @Set Comp Value
[14:00:19] @Set Mask Value
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Event Count
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Event Count
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Event Count
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Event Count
[14:00:19] @Set Then Num
[14:00:19] @Set NEXT THEN
[14:00:19] @Set Cnt Cntg
[14:00:19] @Set Event Count
[14:00:19] @Set Event Count
[14:00:19] @Get BurstWrite CRC
[14:00:19] @Set Truth Tbl Addr Cnter Init
[14:00:19] @Set Truth Table Prog
[14:00:19] Configuring in burst mode....
[14:00:19] @Get BurstWrite CRC
[14:00:19] @Enable TE Trig
[14:00:19] @Enable Trig Output OR All readback
[14:00:19] @Enable Trig Output OR All
[14:00:19] @Set Pre-Trig Sample
[14:00:19] @Set Post-Trig Sample
[14:00:19] finished configuration of core0
[14:00:19] Starting all active cores....
[14:00:19] @ShiftIR,8,0,ER1
[14:00:19] @ShiftDR,21,0,data (select active cores)
[14:00:19] @ShiftIR,8,0,ER2
[14:00:19] @Set LA Start cores
[14:00:19] @UnlockCable
[14:00:19] Running all active cores....
[14:00:19] @LockCable
[14:00:19] Polling trigger memory of core0....
[14:00:19] @ShiftIR,8,0,ER1
[14:00:19] @ShiftDR,21,0,data (select core0)
[14:00:19] @ShiftIR,8,0,ER2
[14:00:19] @Get Force Trigger bit
[14:00:19] #TM_CTL_0=3
[14:00:19] @Get Trig Detected Cnt
[14:00:19] #numDetectedTriggers = 0
[14:00:19] @Get Mem Block Full Cnt
[14:00:19] #memFullCnt = 0
[14:00:19] detected 0 triggers of core0
[14:00:19] captured 0 memory blocks of core0
[14:00:19] @UnlockCable
[14:00:20] Running all active cores....
[14:00:20] @LockCable
[14:00:20] Polling trigger memory of core0....
[14:00:20] @ShiftIR,8,0,ER1
[14:00:20] @ShiftDR,21,0,data (select core0)
[14:00:20] @ShiftIR,8,0,ER2
[14:00:20] @Get Force Trigger bit
[14:00:20] #TM_CTL_0=3
[14:00:20] @Get Trig Detected Cnt
[14:00:20] #numDetectedTriggers = 0
[14:00:20] @Get Mem Block Full Cnt
[14:00:20] #memFullCnt = 0
[14:00:20] detected 0 triggers of core0
[14:00:20] captured 0 memory blocks of core0
[14:00:20] @UnlockCable
[14:00:21] Running all active cores....
[14:00:21] @LockCable
[14:00:21] Polling trigger memory of core0....
[14:00:21] @ShiftIR,8,0,ER1
[14:00:21] @ShiftDR,21,0,data (select core0)
[14:00:21] @ShiftIR,8,0,ER2
[14:00:21] @Get Force Trigger bit
[14:00:21] #TM_CTL_0=3
[14:00:21] @Get Trig Detected Cnt
[14:00:21] #numDetectedTriggers = 0
[14:00:21] @Get Mem Block Full Cnt
[14:00:21] #memFullCnt = 0
[14:00:21] detected 0 triggers of core0
[14:00:21] captured 0 memory blocks of core0
[14:00:21] @UnlockCable
[14:00:22] Running all active cores....
[14:00:22] @LockCable
[14:00:22] Polling trigger memory of core0....
[14:00:22] @ShiftIR,8,0,ER1
[14:00:22] @ShiftDR,21,0,data (select core0)
[14:00:22] @ShiftIR,8,0,ER2
[14:00:22] @Get Force Trigger bit
[14:00:22] #TM_CTL_0=3
[14:00:22] @Get Trig Detected Cnt
[14:00:22] #numDetectedTriggers = 0
[14:00:22] @Get Mem Block Full Cnt
[14:00:22] #memFullCnt = 0
[14:00:22] detected 0 triggers of core0
[14:00:22] captured 0 memory blocks of core0
[14:00:22] @UnlockCable
[14:00:24] Running all active cores....
[14:00:24] @LockCable
[14:00:24] Polling trigger memory of core0....
[14:00:24] @ShiftIR,8,0,ER1
[14:00:24] @ShiftDR,21,0,data (select core0)
[14:00:24] @ShiftIR,8,0,ER2
[14:00:24] @Get Force Trigger bit
[14:00:24] #TM_CTL_0=3
[14:00:24] @Get Trig Detected Cnt
[14:00:24] #numDetectedTriggers = 0
[14:00:24] @Get Mem Block Full Cnt
[14:00:24] #memFullCnt = 0
[14:00:24] detected 0 triggers of core0
[14:00:24] captured 0 memory blocks of core0
[14:00:24] @UnlockCable
[14:00:25] Running all active cores....
[14:00:25] @LockCable
[14:00:25] Polling trigger memory of core0....
[14:00:25] @ShiftIR,8,0,ER1
[14:00:25] @ShiftDR,21,0,data (select core0)
[14:00:25] @ShiftIR,8,0,ER2
[14:00:25] @Get Force Trigger bit
[14:00:25] #TM_CTL_0=3
[14:00:25] @Get Trig Detected Cnt
[14:00:25] #numDetectedTriggers = 0
[14:00:25] @Get Mem Block Full Cnt
[14:00:25] #memFullCnt = 0
[14:00:25] detected 0 triggers of core0
[14:00:25] captured 0 memory blocks of core0
[14:00:25] @UnlockCable
[14:00:26] Running all active cores....
[14:00:26] @LockCable
[14:00:26] Polling trigger memory of core0....
[14:00:26] @ShiftIR,8,0,ER1
[14:00:26] @ShiftDR,21,0,data (select core0)
[14:00:26] @ShiftIR,8,0,ER2
[14:00:26] @Get Force Trigger bit
[14:00:26] #TM_CTL_0=3
[14:00:26] @Get Trig Detected Cnt
[14:00:26] #numDetectedTriggers = 0
[14:00:26] @Get Mem Block Full Cnt
[14:00:26] #memFullCnt = 0
[14:00:26] detected 0 triggers of core0
[14:00:26] captured 0 memory blocks of core0
[14:00:26] @UnlockCable
[14:00:27] Running all active cores....
[14:00:27] @LockCable
[14:00:27] Polling trigger memory of core0....
[14:00:27] @ShiftIR,8,0,ER1
[14:00:27] @ShiftDR,21,0,data (select core0)
[14:00:27] @ShiftIR,8,0,ER2
[14:00:27] @Get Force Trigger bit
[14:00:27] #TM_CTL_0=3
[14:00:27] @Get Trig Detected Cnt
[14:00:27] #numDetectedTriggers = 0
[14:00:27] @Get Mem Block Full Cnt
[14:00:27] #memFullCnt = 0
[14:00:27] detected 0 triggers of core0
[14:00:27] captured 0 memory blocks of core0
[14:00:27] @UnlockCable
[14:00:28] Running all active cores....
[14:00:28] @LockCable
[14:00:28] Polling trigger memory of core0....
[14:00:28] @ShiftIR,8,0,ER1
[14:00:28] @ShiftDR,21,0,data (select core0)
[14:00:28] @ShiftIR,8,0,ER2
[14:00:28] @Get Force Trigger bit
[14:00:28] #TM_CTL_0=3
[14:00:28] User has manually triggered core0!
[14:00:28] @set Force Trigger bit
[14:00:28] @set Force Trigger bit
[14:00:28] @Get Trig Detected Cnt
[14:00:28] #numDetectedTriggers = 1
[14:00:28] @Get Mem Block Full Cnt
[14:00:28] #memFullCnt = 1
[14:00:28] Downloading trigger memory of core0....
[14:00:28] @Is LA Armed
[14:00:28] @Set LA Start/Stop readback
[14:00:28] @Set LA Start/Stop 
[14:00:28] @Set LA Start/Stop readback
[14:00:28] @Set LA Start/Stop 
[14:00:28] @Get Trig Detected Cnt
[14:00:28] #numDetectedTriggers = 1
[14:00:28] @Get Mem Block Full Cnt
[14:00:28] #memFullCnt = 1
[14:00:28] @Get Last Addr Written
[14:00:28] #lastAddrWritten = 3428
[14:00:28] @Get Multiple Trig Enbl
[14:00:28] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:00:28] @Get BurstRead CRC
[14:00:28] @Set Trace Mem Cnter Init
[14:00:28] Uploading in burst mode....
[14:00:28] @ShiftDR,491520,1,data (burst read)
[14:00:28] @GetTDO,data,491520
[14:00:28] @Get BurstRead CRC
[14:00:28] @Get BurstRead CRC
[14:00:28] @Get Pre-Trig Sample Num
[14:00:28] @Get Post-Trig Sample Num
[14:00:28] @Get Pre-Trig Samples Captured
[14:00:28] @Get Trig Ptr
[14:00:28] #trigPtr = 3690
[14:00:28] #dataSize=15, numRead=4096, trace_out=4096
[14:00:28] #trig0={blockPosition:0,triggerPosition:256}
[14:00:28] finished download trigger memory of core0
[14:00:28] @UnlockCable
[14:00:28] @ReleaseCablePort
[14:00:28] @Disconnect
[14:00:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:01:05] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:01:05] Connecting cableserver to run Reveal debugger....
[14:01:05] @Connect
[14:01:05] @SetSharableApplications,2,Reveal,Mico
[14:01:06] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:01:06] @LockCable
[14:01:06] @GetServerStatus
[14:01:06] @Read
[14:01:06] @SetTargetDevice,0
[14:01:06] Connecting core0....
[14:01:06] @ShiftIR,8,0,ER1
[14:01:06] @ShiftDR,21,0,data (select core0)
[14:01:06] @ShiftIR,8,0,ER2
[14:01:06] Configuring core0....
[14:01:06] @JumpState,RUN_TEST_IDLE
[14:01:06] @JumpState,RUN_TEST_IDLE
[14:01:06] @JumpState,RUN_TEST_IDLE
[14:01:06] @ShiftIR,8,0,NOP
[14:01:06] @JumpState,RUN_TEST_IDLE
[14:01:06] @ShiftIR,8,0,ER2
[14:01:06] @Set Odd Parity readback
[14:01:06] @Set Odd Parity
[14:01:06] @Set LA Start/Stop readback
[14:01:06] @Set LA Start/Stop 
[14:01:06] #Reveal IP Version = 1_6_042617
[14:01:06] @Get Pattern
[14:01:06] #pattern readout = a5a5
[14:01:06] pattern readout passed!
[14:01:06] @Get Tracy Signature
[14:01:06] @Get Tracy Signature
[14:01:06] #signature from core0 = 354344330
[14:01:06] signature from core0 passed!
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Opcode Value
[14:01:06] @Set Comp Value
[14:01:06] @Set Mask Value
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Event Count
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Event Count
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Event Count
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Event Count
[14:01:06] @Set Then Num
[14:01:06] @Set NEXT THEN
[14:01:06] @Set Cnt Cntg
[14:01:06] @Set Event Count
[14:01:06] @Set Event Count
[14:01:06] @Get BurstWrite CRC
[14:01:06] @Set Truth Tbl Addr Cnter Init
[14:01:06] @Set Truth Table Prog
[14:01:06] Configuring in burst mode....
[14:01:06] @Get BurstWrite CRC
[14:01:06] @Enable TE Trig
[14:01:06] @Enable Trig Output OR All readback
[14:01:06] @Enable Trig Output OR All
[14:01:06] @Set Pre-Trig Sample
[14:01:06] @Set Post-Trig Sample
[14:01:06] finished configuration of core0
[14:01:06] Starting all active cores....
[14:01:06] @ShiftIR,8,0,ER1
[14:01:06] @ShiftDR,21,0,data (select active cores)
[14:01:06] @ShiftIR,8,0,ER2
[14:01:06] @Set LA Start cores
[14:01:06] @UnlockCable
[14:01:06] Running all active cores....
[14:01:06] @LockCable
[14:01:06] Polling trigger memory of core0....
[14:01:06] @ShiftIR,8,0,ER1
[14:01:06] @ShiftDR,21,0,data (select core0)
[14:01:06] @ShiftIR,8,0,ER2
[14:01:06] @Get Force Trigger bit
[14:01:06] #TM_CTL_0=3
[14:01:06] @Get Trig Detected Cnt
[14:01:06] #numDetectedTriggers = 0
[14:01:07] @Get Mem Block Full Cnt
[14:01:07] #memFullCnt = 0
[14:01:07] detected 0 triggers of core0
[14:01:07] captured 0 memory blocks of core0
[14:01:07] @UnlockCable
[14:01:08] Running all active cores....
[14:01:08] @LockCable
[14:01:08] Polling trigger memory of core0....
[14:01:08] @ShiftIR,8,0,ER1
[14:01:08] @ShiftDR,21,0,data (select core0)
[14:01:08] @ShiftIR,8,0,ER2
[14:01:08] @Get Force Trigger bit
[14:01:08] #TM_CTL_0=3
[14:01:08] @Get Trig Detected Cnt
[14:01:08] #numDetectedTriggers = 0
[14:01:08] @Get Mem Block Full Cnt
[14:01:08] #memFullCnt = 0
[14:01:08] detected 0 triggers of core0
[14:01:08] captured 0 memory blocks of core0
[14:01:08] @UnlockCable
[14:01:09] Running all active cores....
[14:01:09] @LockCable
[14:01:09] Polling trigger memory of core0....
[14:01:09] @ShiftIR,8,0,ER1
[14:01:09] @ShiftDR,21,0,data (select core0)
[14:01:09] @ShiftIR,8,0,ER2
[14:01:09] @Get Force Trigger bit
[14:01:09] #TM_CTL_0=3
[14:01:09] @Get Trig Detected Cnt
[14:01:09] #numDetectedTriggers = 0
[14:01:09] @Get Mem Block Full Cnt
[14:01:09] #memFullCnt = 0
[14:01:09] detected 0 triggers of core0
[14:01:09] captured 0 memory blocks of core0
[14:01:09] @UnlockCable
[14:01:10] Running all active cores....
[14:01:10] @LockCable
[14:01:10] Polling trigger memory of core0....
[14:01:10] @ShiftIR,8,0,ER1
[14:01:10] @ShiftDR,21,0,data (select core0)
[14:01:10] @ShiftIR,8,0,ER2
[14:01:10] @Get Force Trigger bit
[14:01:10] #TM_CTL_0=3
[14:01:10] @Get Trig Detected Cnt
[14:01:10] #numDetectedTriggers = 0
[14:01:10] @Get Mem Block Full Cnt
[14:01:10] #memFullCnt = 0
[14:01:10] detected 0 triggers of core0
[14:01:10] captured 0 memory blocks of core0
[14:01:10] @UnlockCable
[14:01:11] Running all active cores....
[14:01:11] @LockCable
[14:01:11] Polling trigger memory of core0....
[14:01:11] @ShiftIR,8,0,ER1
[14:01:11] @ShiftDR,21,0,data (select core0)
[14:01:11] @ShiftIR,8,0,ER2
[14:01:11] @Get Force Trigger bit
[14:01:11] #TM_CTL_0=3
[14:01:11] @Get Trig Detected Cnt
[14:01:11] #numDetectedTriggers = 0
[14:01:11] @Get Mem Block Full Cnt
[14:01:11] #memFullCnt = 0
[14:01:11] detected 0 triggers of core0
[14:01:11] captured 0 memory blocks of core0
[14:01:11] @UnlockCable
[14:01:12] Running all active cores....
[14:01:12] @LockCable
[14:01:12] Polling trigger memory of core0....
[14:01:12] @ShiftIR,8,0,ER1
[14:01:12] @ShiftDR,21,0,data (select core0)
[14:01:12] @ShiftIR,8,0,ER2
[14:01:12] @Get Force Trigger bit
[14:01:12] #TM_CTL_0=3
[14:01:12] @Get Trig Detected Cnt
[14:01:12] #numDetectedTriggers = 0
[14:01:12] @Get Mem Block Full Cnt
[14:01:12] #memFullCnt = 0
[14:01:12] detected 0 triggers of core0
[14:01:12] captured 0 memory blocks of core0
[14:01:12] @UnlockCable
[14:01:13] Running all active cores....
[14:01:13] @LockCable
[14:01:13] Polling trigger memory of core0....
[14:01:13] @ShiftIR,8,0,ER1
[14:01:13] @ShiftDR,21,0,data (select core0)
[14:01:13] @ShiftIR,8,0,ER2
[14:01:13] @Get Force Trigger bit
[14:01:13] #TM_CTL_0=3
[14:01:13] @Get Trig Detected Cnt
[14:01:13] #numDetectedTriggers = 0
[14:01:13] @Get Mem Block Full Cnt
[14:01:13] #memFullCnt = 0
[14:01:13] detected 0 triggers of core0
[14:01:13] captured 0 memory blocks of core0
[14:01:13] @UnlockCable
[14:01:14] Running all active cores....
[14:01:14] @LockCable
[14:01:14] Polling trigger memory of core0....
[14:01:14] @ShiftIR,8,0,ER1
[14:01:14] @ShiftDR,21,0,data (select core0)
[14:01:14] @ShiftIR,8,0,ER2
[14:01:14] @Get Force Trigger bit
[14:01:14] #TM_CTL_0=5
[14:01:14] @Get Trig Detected Cnt
[14:01:14] #numDetectedTriggers = 1
[14:01:14] @Get Mem Block Full Cnt
[14:01:14] #memFullCnt = 1
[14:01:14] Downloading trigger memory of core0....
[14:01:14] @Is LA Armed
[14:01:14] @Set LA Start/Stop readback
[14:01:14] @Set LA Start/Stop 
[14:01:14] @Set LA Start/Stop readback
[14:01:14] @Set LA Start/Stop 
[14:01:14] @Get Trig Detected Cnt
[14:01:14] #numDetectedTriggers = 1
[14:01:14] @Get Mem Block Full Cnt
[14:01:14] #memFullCnt = 1
[14:01:14] @Get Last Addr Written
[14:01:14] #lastAddrWritten = 3323
[14:01:14] @Get Multiple Trig Enbl
[14:01:14] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:01:14] @Get BurstRead CRC
[14:01:14] @Set Trace Mem Cnter Init
[14:01:14] Uploading in burst mode....
[14:01:14] @ShiftDR,491520,1,data (burst read)
[14:01:14] @GetTDO,data,491520
[14:01:14] @Get BurstRead CRC
[14:01:14] @Get BurstRead CRC
[14:01:14] @Get Pre-Trig Sample Num
[14:01:14] @Get Post-Trig Sample Num
[14:01:14] @Get Pre-Trig Samples Captured
[14:01:14] @Get Trig Ptr
[14:01:14] #trigPtr = 3585
[14:01:14] #dataSize=15, numRead=4096, trace_out=4096
[14:01:14] #trig0={blockPosition:0,triggerPosition:256}
[14:01:14] finished download trigger memory of core0
[14:01:14] @UnlockCable
[14:01:14] @ReleaseCablePort
[14:01:14] @Disconnect
[14:01:14] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:01:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:01:50] Connecting cableserver to run Reveal debugger....
[14:01:50] @Connect
[14:01:50] @SetSharableApplications,2,Reveal,Mico
[14:01:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:01:51] @LockCable
[14:01:51] @GetServerStatus
[14:01:51] @Read
[14:01:51] @SetTargetDevice,0
[14:01:51] Connecting core0....
[14:01:51] @ShiftIR,8,0,ER1
[14:01:51] @ShiftDR,21,0,data (select core0)
[14:01:51] @ShiftIR,8,0,ER2
[14:01:51] Configuring core0....
[14:01:51] @JumpState,RUN_TEST_IDLE
[14:01:51] @JumpState,RUN_TEST_IDLE
[14:01:51] @JumpState,RUN_TEST_IDLE
[14:01:51] @ShiftIR,8,0,NOP
[14:01:51] @JumpState,RUN_TEST_IDLE
[14:01:51] @ShiftIR,8,0,ER2
[14:01:51] @Set Odd Parity readback
[14:01:51] @Set Odd Parity
[14:01:51] @Set LA Start/Stop readback
[14:01:51] @Set LA Start/Stop 
[14:01:51] #Reveal IP Version = 1_6_042617
[14:01:51] @Get Pattern
[14:01:51] #pattern readout = a5a5
[14:01:51] pattern readout passed!
[14:01:51] @Get Tracy Signature
[14:01:51] @Get Tracy Signature
[14:01:51] #signature from core0 = 354344330
[14:01:51] signature from core0 passed!
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Opcode Value
[14:01:51] @Set Comp Value
[14:01:51] @Set Mask Value
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Event Count
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Event Count
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Event Count
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Event Count
[14:01:51] @Set Then Num
[14:01:51] @Set NEXT THEN
[14:01:51] @Set Cnt Cntg
[14:01:51] @Set Event Count
[14:01:51] @Set Event Count
[14:01:51] @Get BurstWrite CRC
[14:01:51] @Set Truth Tbl Addr Cnter Init
[14:01:51] @Set Truth Table Prog
[14:01:51] Configuring in burst mode....
[14:01:51] @Get BurstWrite CRC
[14:01:51] @Enable TE Trig
[14:01:51] @Enable Trig Output OR All readback
[14:01:51] @Enable Trig Output OR All
[14:01:51] @Set Pre-Trig Sample
[14:01:51] @Set Post-Trig Sample
[14:01:51] finished configuration of core0
[14:01:51] Starting all active cores....
[14:01:51] @ShiftIR,8,0,ER1
[14:01:51] @ShiftDR,21,0,data (select active cores)
[14:01:51] @ShiftIR,8,0,ER2
[14:01:51] @Set LA Start cores
[14:01:51] @UnlockCable
[14:01:51] Running all active cores....
[14:01:51] @LockCable
[14:01:51] Polling trigger memory of core0....
[14:01:51] @ShiftIR,8,0,ER1
[14:01:51] @ShiftDR,21,0,data (select core0)
[14:01:51] @ShiftIR,8,0,ER2
[14:01:51] @Get Force Trigger bit
[14:01:51] #TM_CTL_0=3
[14:01:51] @Get Trig Detected Cnt
[14:01:51] #numDetectedTriggers = 0
[14:01:51] @Get Mem Block Full Cnt
[14:01:51] #memFullCnt = 0
[14:01:51] detected 0 triggers of core0
[14:01:51] captured 0 memory blocks of core0
[14:01:51] @UnlockCable
[14:01:52] Running all active cores....
[14:01:52] @LockCable
[14:01:52] Polling trigger memory of core0....
[14:01:52] @ShiftIR,8,0,ER1
[14:01:52] @ShiftDR,21,0,data (select core0)
[14:01:52] @ShiftIR,8,0,ER2
[14:01:52] @Get Force Trigger bit
[14:01:52] #TM_CTL_0=3
[14:01:53] @Get Trig Detected Cnt
[14:01:53] #numDetectedTriggers = 0
[14:01:53] @Get Mem Block Full Cnt
[14:01:53] #memFullCnt = 0
[14:01:53] detected 0 triggers of core0
[14:01:53] captured 0 memory blocks of core0
[14:01:53] @UnlockCable
[14:01:54] Running all active cores....
[14:01:54] @LockCable
[14:01:54] Polling trigger memory of core0....
[14:01:54] @ShiftIR,8,0,ER1
[14:01:54] @ShiftDR,21,0,data (select core0)
[14:01:54] @ShiftIR,8,0,ER2
[14:01:54] @Get Force Trigger bit
[14:01:54] #TM_CTL_0=3
[14:01:54] @Get Trig Detected Cnt
[14:01:54] #numDetectedTriggers = 0
[14:01:54] @Get Mem Block Full Cnt
[14:01:54] #memFullCnt = 0
[14:01:54] detected 0 triggers of core0
[14:01:54] captured 0 memory blocks of core0
[14:01:54] @UnlockCable
[14:01:55] Running all active cores....
[14:01:55] @LockCable
[14:01:55] Polling trigger memory of core0....
[14:01:55] @ShiftIR,8,0,ER1
[14:01:55] @ShiftDR,21,0,data (select core0)
[14:01:55] @ShiftIR,8,0,ER2
[14:01:55] @Get Force Trigger bit
[14:01:55] #TM_CTL_0=3
[14:01:55] @Get Trig Detected Cnt
[14:01:55] #numDetectedTriggers = 0
[14:01:55] @Get Mem Block Full Cnt
[14:01:55] #memFullCnt = 0
[14:01:55] detected 0 triggers of core0
[14:01:55] captured 0 memory blocks of core0
[14:01:55] @UnlockCable
[14:01:56] Running all active cores....
[14:01:56] @LockCable
[14:01:56] Polling trigger memory of core0....
[14:01:56] @ShiftIR,8,0,ER1
[14:01:56] @ShiftDR,21,0,data (select core0)
[14:01:56] @ShiftIR,8,0,ER2
[14:01:56] @Get Force Trigger bit
[14:01:56] #TM_CTL_0=3
[14:01:56] @Get Trig Detected Cnt
[14:01:56] #numDetectedTriggers = 0
[14:01:56] @Get Mem Block Full Cnt
[14:01:56] #memFullCnt = 0
[14:01:56] detected 0 triggers of core0
[14:01:56] captured 0 memory blocks of core0
[14:01:56] @UnlockCable
[14:01:57] Running all active cores....
[14:01:57] @LockCable
[14:01:57] Polling trigger memory of core0....
[14:01:57] @ShiftIR,8,0,ER1
[14:01:57] @ShiftDR,21,0,data (select core0)
[14:01:57] @ShiftIR,8,0,ER2
[14:01:57] @Get Force Trigger bit
[14:01:57] #TM_CTL_0=3
[14:01:57] @Get Trig Detected Cnt
[14:01:57] #numDetectedTriggers = 0
[14:01:57] @Get Mem Block Full Cnt
[14:01:57] #memFullCnt = 0
[14:01:57] detected 0 triggers of core0
[14:01:57] captured 0 memory blocks of core0
[14:01:57] @UnlockCable
[14:01:58] Running all active cores....
[14:01:58] @LockCable
[14:01:58] Polling trigger memory of core0....
[14:01:58] @ShiftIR,8,0,ER1
[14:01:58] @ShiftDR,21,0,data (select core0)
[14:01:58] @ShiftIR,8,0,ER2
[14:01:58] @Get Force Trigger bit
[14:01:58] #TM_CTL_0=3
[14:01:58] @Get Trig Detected Cnt
[14:01:58] #numDetectedTriggers = 0
[14:01:58] @Get Mem Block Full Cnt
[14:01:58] #memFullCnt = 0
[14:01:58] detected 0 triggers of core0
[14:01:58] captured 0 memory blocks of core0
[14:01:58] @UnlockCable
[14:01:59] Running all active cores....
[14:01:59] @LockCable
[14:01:59] Polling trigger memory of core0....
[14:01:59] @ShiftIR,8,0,ER1
[14:01:59] @ShiftDR,21,0,data (select core0)
[14:01:59] @ShiftIR,8,0,ER2
[14:01:59] @Get Force Trigger bit
[14:01:59] #TM_CTL_0=3
[14:01:59] @Get Trig Detected Cnt
[14:01:59] #numDetectedTriggers = 0
[14:01:59] @Get Mem Block Full Cnt
[14:01:59] #memFullCnt = 0
[14:01:59] detected 0 triggers of core0
[14:01:59] captured 0 memory blocks of core0
[14:01:59] @UnlockCable
[14:02:00] Running all active cores....
[14:02:00] @LockCable
[14:02:00] Polling trigger memory of core0....
[14:02:00] @ShiftIR,8,0,ER1
[14:02:00] @ShiftDR,21,0,data (select core0)
[14:02:00] @ShiftIR,8,0,ER2
[14:02:00] @Get Force Trigger bit
[14:02:00] #TM_CTL_0=3
[14:02:00] @Get Trig Detected Cnt
[14:02:00] #numDetectedTriggers = 0
[14:02:00] @Get Mem Block Full Cnt
[14:02:00] #memFullCnt = 0
[14:02:00] detected 0 triggers of core0
[14:02:00] captured 0 memory blocks of core0
[14:02:00] @UnlockCable
[14:02:01] Running all active cores....
[14:02:01] @LockCable
[14:02:01] Polling trigger memory of core0....
[14:02:01] @ShiftIR,8,0,ER1
[14:02:01] @ShiftDR,21,0,data (select core0)
[14:02:01] @ShiftIR,8,0,ER2
[14:02:01] @Get Force Trigger bit
[14:02:01] #TM_CTL_0=3
[14:02:01] @Get Trig Detected Cnt
[14:02:01] #numDetectedTriggers = 0
[14:02:01] @Get Mem Block Full Cnt
[14:02:01] #memFullCnt = 0
[14:02:01] detected 0 triggers of core0
[14:02:01] captured 0 memory blocks of core0
[14:02:01] @UnlockCable
[14:02:02] Running all active cores....
[14:02:02] @LockCable
[14:02:02] Polling trigger memory of core0....
[14:02:02] @ShiftIR,8,0,ER1
[14:02:02] @ShiftDR,21,0,data (select core0)
[14:02:02] @ShiftIR,8,0,ER2
[14:02:02] @Get Force Trigger bit
[14:02:02] #TM_CTL_0=3
[14:02:02] @Get Trig Detected Cnt
[14:02:02] #numDetectedTriggers = 0
[14:02:02] @Get Mem Block Full Cnt
[14:02:02] #memFullCnt = 0
[14:02:02] detected 0 triggers of core0
[14:02:02] captured 0 memory blocks of core0
[14:02:02] @UnlockCable
[14:02:03] Running all active cores....
[14:02:03] @LockCable
[14:02:03] Polling trigger memory of core0....
[14:02:03] @ShiftIR,8,0,ER1
[14:02:03] @ShiftDR,21,0,data (select core0)
[14:02:03] @ShiftIR,8,0,ER2
[14:02:03] @Get Force Trigger bit
[14:02:03] #TM_CTL_0=3
[14:02:03] @Get Trig Detected Cnt
[14:02:03] #numDetectedTriggers = 0
[14:02:03] @Get Mem Block Full Cnt
[14:02:03] #memFullCnt = 0
[14:02:03] detected 0 triggers of core0
[14:02:03] captured 0 memory blocks of core0
[14:02:03] @UnlockCable
[14:02:04] Running all active cores....
[14:02:04] @LockCable
[14:02:04] Polling trigger memory of core0....
[14:02:04] @ShiftIR,8,0,ER1
[14:02:04] @ShiftDR,21,0,data (select core0)
[14:02:04] @ShiftIR,8,0,ER2
[14:02:04] @Get Force Trigger bit
[14:02:04] #TM_CTL_0=3
[14:02:04] @Get Trig Detected Cnt
[14:02:04] #numDetectedTriggers = 0
[14:02:04] @Get Mem Block Full Cnt
[14:02:04] #memFullCnt = 0
[14:02:04] detected 0 triggers of core0
[14:02:04] captured 0 memory blocks of core0
[14:02:04] @UnlockCable
[14:02:05] Running all active cores....
[14:02:05] @LockCable
[14:02:05] Polling trigger memory of core0....
[14:02:05] @ShiftIR,8,0,ER1
[14:02:05] @ShiftDR,21,0,data (select core0)
[14:02:05] @ShiftIR,8,0,ER2
[14:02:05] @Get Force Trigger bit
[14:02:05] #TM_CTL_0=3
[14:02:05] @Get Trig Detected Cnt
[14:02:05] #numDetectedTriggers = 0
[14:02:05] @Get Mem Block Full Cnt
[14:02:05] #memFullCnt = 0
[14:02:05] detected 0 triggers of core0
[14:02:05] captured 0 memory blocks of core0
[14:02:05] @UnlockCable
[14:02:06] Running all active cores....
[14:02:06] @LockCable
[14:02:06] Polling trigger memory of core0....
[14:02:06] @ShiftIR,8,0,ER1
[14:02:06] @ShiftDR,21,0,data (select core0)
[14:02:06] @ShiftIR,8,0,ER2
[14:02:06] @Get Force Trigger bit
[14:02:06] #TM_CTL_0=3
[14:02:06] @Get Trig Detected Cnt
[14:02:06] #numDetectedTriggers = 0
[14:02:06] @Get Mem Block Full Cnt
[14:02:06] #memFullCnt = 0
[14:02:06] detected 0 triggers of core0
[14:02:06] captured 0 memory blocks of core0
[14:02:06] @UnlockCable
[14:02:07] Running all active cores....
[14:02:07] @LockCable
[14:02:07] Polling trigger memory of core0....
[14:02:07] @ShiftIR,8,0,ER1
[14:02:07] @ShiftDR,21,0,data (select core0)
[14:02:07] @ShiftIR,8,0,ER2
[14:02:07] @Get Force Trigger bit
[14:02:07] #TM_CTL_0=3
[14:02:08] @Get Trig Detected Cnt
[14:02:08] #numDetectedTriggers = 0
[14:02:08] @Get Mem Block Full Cnt
[14:02:08] #memFullCnt = 0
[14:02:08] detected 0 triggers of core0
[14:02:08] captured 0 memory blocks of core0
[14:02:08] @UnlockCable
[14:02:09] Running all active cores....
[14:02:09] @LockCable
[14:02:09] Polling trigger memory of core0....
[14:02:09] @ShiftIR,8,0,ER1
[14:02:09] @ShiftDR,21,0,data (select core0)
[14:02:09] @ShiftIR,8,0,ER2
[14:02:09] @Get Force Trigger bit
[14:02:09] #TM_CTL_0=3
[14:02:09] @Get Trig Detected Cnt
[14:02:09] #numDetectedTriggers = 0
[14:02:09] @Get Mem Block Full Cnt
[14:02:09] #memFullCnt = 0
[14:02:09] detected 0 triggers of core0
[14:02:09] captured 0 memory blocks of core0
[14:02:09] @UnlockCable
[14:02:10] Running all active cores....
[14:02:10] @LockCable
[14:02:10] Polling trigger memory of core0....
[14:02:10] @ShiftIR,8,0,ER1
[14:02:10] @ShiftDR,21,0,data (select core0)
[14:02:10] @ShiftIR,8,0,ER2
[14:02:10] @Get Force Trigger bit
[14:02:10] #TM_CTL_0=3
[14:02:10] @Get Trig Detected Cnt
[14:02:10] #numDetectedTriggers = 0
[14:02:10] @Get Mem Block Full Cnt
[14:02:10] #memFullCnt = 0
[14:02:10] detected 0 triggers of core0
[14:02:10] captured 0 memory blocks of core0
[14:02:10] @UnlockCable
[14:02:11] Running all active cores....
[14:02:11] @LockCable
[14:02:11] Polling trigger memory of core0....
[14:02:11] @ShiftIR,8,0,ER1
[14:02:11] @ShiftDR,21,0,data (select core0)
[14:02:11] @ShiftIR,8,0,ER2
[14:02:11] @Get Force Trigger bit
[14:02:11] #TM_CTL_0=3
[14:02:11] @Get Trig Detected Cnt
[14:02:11] #numDetectedTriggers = 0
[14:02:11] @Get Mem Block Full Cnt
[14:02:11] #memFullCnt = 0
[14:02:11] detected 0 triggers of core0
[14:02:11] captured 0 memory blocks of core0
[14:02:11] @UnlockCable
[14:02:12] Running all active cores....
[14:02:12] @LockCable
[14:02:12] Polling trigger memory of core0....
[14:02:12] @ShiftIR,8,0,ER1
[14:02:12] @ShiftDR,21,0,data (select core0)
[14:02:12] @ShiftIR,8,0,ER2
[14:02:12] @Get Force Trigger bit
[14:02:12] #TM_CTL_0=3
[14:02:12] @Get Trig Detected Cnt
[14:02:12] #numDetectedTriggers = 0
[14:02:12] @Get Mem Block Full Cnt
[14:02:12] #memFullCnt = 0
[14:02:12] detected 0 triggers of core0
[14:02:12] captured 0 memory blocks of core0
[14:02:12] @UnlockCable
[14:02:13] Running all active cores....
[14:02:13] @LockCable
[14:02:13] Polling trigger memory of core0....
[14:02:13] @ShiftIR,8,0,ER1
[14:02:13] @ShiftDR,21,0,data (select core0)
[14:02:13] @ShiftIR,8,0,ER2
[14:02:13] @Get Force Trigger bit
[14:02:13] #TM_CTL_0=3
[14:02:13] @Get Trig Detected Cnt
[14:02:13] #numDetectedTriggers = 0
[14:02:13] @Get Mem Block Full Cnt
[14:02:13] #memFullCnt = 0
[14:02:13] detected 0 triggers of core0
[14:02:13] captured 0 memory blocks of core0
[14:02:13] @UnlockCable
[14:02:14] Running all active cores....
[14:02:14] @LockCable
[14:02:14] Polling trigger memory of core0....
[14:02:14] @ShiftIR,8,0,ER1
[14:02:14] @ShiftDR,21,0,data (select core0)
[14:02:14] @ShiftIR,8,0,ER2
[14:02:14] @Get Force Trigger bit
[14:02:14] #TM_CTL_0=3
[14:02:14] @Get Trig Detected Cnt
[14:02:14] #numDetectedTriggers = 0
[14:02:14] @Get Mem Block Full Cnt
[14:02:14] #memFullCnt = 0
[14:02:14] detected 0 triggers of core0
[14:02:14] captured 0 memory blocks of core0
[14:02:14] @UnlockCable
[14:02:15] Running all active cores....
[14:02:15] @LockCable
[14:02:15] Polling trigger memory of core0....
[14:02:15] @ShiftIR,8,0,ER1
[14:02:15] @ShiftDR,21,0,data (select core0)
[14:02:15] @ShiftIR,8,0,ER2
[14:02:15] @Get Force Trigger bit
[14:02:15] #TM_CTL_0=3
[14:02:15] @Get Trig Detected Cnt
[14:02:15] #numDetectedTriggers = 0
[14:02:15] @Get Mem Block Full Cnt
[14:02:15] #memFullCnt = 0
[14:02:15] detected 0 triggers of core0
[14:02:15] captured 0 memory blocks of core0
[14:02:15] @UnlockCable
[14:02:16] Running all active cores....
[14:02:16] @LockCable
[14:02:16] Polling trigger memory of core0....
[14:02:16] @ShiftIR,8,0,ER1
[14:02:16] @ShiftDR,21,0,data (select core0)
[14:02:16] @ShiftIR,8,0,ER2
[14:02:16] @Get Force Trigger bit
[14:02:16] #TM_CTL_0=3
[14:02:16] @Get Trig Detected Cnt
[14:02:16] #numDetectedTriggers = 0
[14:02:16] @Get Mem Block Full Cnt
[14:02:16] #memFullCnt = 0
[14:02:16] detected 0 triggers of core0
[14:02:16] captured 0 memory blocks of core0
[14:02:16] @UnlockCable
[14:02:17] Running all active cores....
[14:02:17] @LockCable
[14:02:17] Polling trigger memory of core0....
[14:02:17] @ShiftIR,8,0,ER1
[14:02:17] @ShiftDR,21,0,data (select core0)
[14:02:17] @ShiftIR,8,0,ER2
[14:02:17] @Get Force Trigger bit
[14:02:17] #TM_CTL_0=3
[14:02:17] @Get Trig Detected Cnt
[14:02:17] #numDetectedTriggers = 0
[14:02:17] @Get Mem Block Full Cnt
[14:02:17] #memFullCnt = 0
[14:02:17] detected 0 triggers of core0
[14:02:17] captured 0 memory blocks of core0
[14:02:17] @UnlockCable
[14:02:18] Running all active cores....
[14:02:18] @LockCable
[14:02:18] Polling trigger memory of core0....
[14:02:18] @ShiftIR,8,0,ER1
[14:02:18] @ShiftDR,21,0,data (select core0)
[14:02:18] @ShiftIR,8,0,ER2
[14:02:18] @Get Force Trigger bit
[14:02:18] #TM_CTL_0=3
[14:02:18] @Get Trig Detected Cnt
[14:02:18] #numDetectedTriggers = 0
[14:02:18] @Get Mem Block Full Cnt
[14:02:18] #memFullCnt = 0
[14:02:18] detected 0 triggers of core0
[14:02:18] captured 0 memory blocks of core0
[14:02:18] @UnlockCable
[14:02:19] Running all active cores....
[14:02:19] @LockCable
[14:02:19] Polling trigger memory of core0....
[14:02:19] @ShiftIR,8,0,ER1
[14:02:19] @ShiftDR,21,0,data (select core0)
[14:02:19] @ShiftIR,8,0,ER2
[14:02:19] @Get Force Trigger bit
[14:02:19] #TM_CTL_0=3
[14:02:19] @Get Trig Detected Cnt
[14:02:19] #numDetectedTriggers = 0
[14:02:19] @Get Mem Block Full Cnt
[14:02:19] #memFullCnt = 0
[14:02:19] detected 0 triggers of core0
[14:02:19] captured 0 memory blocks of core0
[14:02:19] @UnlockCable
[14:02:20] Running all active cores....
[14:02:20] @LockCable
[14:02:20] Polling trigger memory of core0....
[14:02:20] @ShiftIR,8,0,ER1
[14:02:20] @ShiftDR,21,0,data (select core0)
[14:02:20] @ShiftIR,8,0,ER2
[14:02:20] @Get Force Trigger bit
[14:02:20] #TM_CTL_0=3
[14:02:20] @Get Trig Detected Cnt
[14:02:20] #numDetectedTriggers = 0
[14:02:20] @Get Mem Block Full Cnt
[14:02:20] #memFullCnt = 0
[14:02:20] detected 0 triggers of core0
[14:02:20] captured 0 memory blocks of core0
[14:02:20] @UnlockCable
[14:02:21] Running all active cores....
[14:02:21] @LockCable
[14:02:21] Polling trigger memory of core0....
[14:02:21] @ShiftIR,8,0,ER1
[14:02:21] @ShiftDR,21,0,data (select core0)
[14:02:21] @ShiftIR,8,0,ER2
[14:02:21] @Get Force Trigger bit
[14:02:21] #TM_CTL_0=3
[14:02:21] @Get Trig Detected Cnt
[14:02:21] #numDetectedTriggers = 0
[14:02:21] @Get Mem Block Full Cnt
[14:02:21] #memFullCnt = 0
[14:02:21] detected 0 triggers of core0
[14:02:21] captured 0 memory blocks of core0
[14:02:21] @UnlockCable
[14:02:22] Running all active cores....
[14:02:22] @LockCable
[14:02:22] Polling trigger memory of core0....
[14:02:22] @ShiftIR,8,0,ER1
[14:02:22] @ShiftDR,21,0,data (select core0)
[14:02:22] @ShiftIR,8,0,ER2
[14:02:22] @Get Force Trigger bit
[14:02:22] #TM_CTL_0=3
[14:02:22] @Get Trig Detected Cnt
[14:02:22] #numDetectedTriggers = 0
[14:02:22] @Get Mem Block Full Cnt
[14:02:22] #memFullCnt = 0
[14:02:22] detected 0 triggers of core0
[14:02:22] captured 0 memory blocks of core0
[14:02:22] @UnlockCable
[14:02:23] Running all active cores....
[14:02:23] @LockCable
[14:02:23] Polling trigger memory of core0....
[14:02:23] @ShiftIR,8,0,ER1
[14:02:23] @ShiftDR,21,0,data (select core0)
[14:02:23] @ShiftIR,8,0,ER2
[14:02:23] @Get Force Trigger bit
[14:02:23] #TM_CTL_0=3
[14:02:24] @Get Trig Detected Cnt
[14:02:24] #numDetectedTriggers = 0
[14:02:24] @Get Mem Block Full Cnt
[14:02:24] #memFullCnt = 0
[14:02:24] detected 0 triggers of core0
[14:02:24] captured 0 memory blocks of core0
[14:02:24] @UnlockCable
[14:02:25] Running all active cores....
[14:02:25] @LockCable
[14:02:25] Polling trigger memory of core0....
[14:02:25] @ShiftIR,8,0,ER1
[14:02:25] @ShiftDR,21,0,data (select core0)
[14:02:25] @ShiftIR,8,0,ER2
[14:02:25] @Get Force Trigger bit
[14:02:25] #TM_CTL_0=3
[14:02:25] @Get Trig Detected Cnt
[14:02:25] #numDetectedTriggers = 0
[14:02:25] @Get Mem Block Full Cnt
[14:02:25] #memFullCnt = 0
[14:02:25] detected 0 triggers of core0
[14:02:25] captured 0 memory blocks of core0
[14:02:25] @UnlockCable
[14:02:26] Running all active cores....
[14:02:26] @LockCable
[14:02:26] Polling trigger memory of core0....
[14:02:26] @ShiftIR,8,0,ER1
[14:02:26] @ShiftDR,21,0,data (select core0)
[14:02:26] @ShiftIR,8,0,ER2
[14:02:26] @Get Force Trigger bit
[14:02:26] #TM_CTL_0=3
[14:02:26] @Get Trig Detected Cnt
[14:02:26] #numDetectedTriggers = 0
[14:02:26] @Get Mem Block Full Cnt
[14:02:26] #memFullCnt = 0
[14:02:26] detected 0 triggers of core0
[14:02:26] captured 0 memory blocks of core0
[14:02:26] @UnlockCable
[14:02:27] Running all active cores....
[14:02:27] @LockCable
[14:02:27] Polling trigger memory of core0....
[14:02:27] @ShiftIR,8,0,ER1
[14:02:27] @ShiftDR,21,0,data (select core0)
[14:02:27] @ShiftIR,8,0,ER2
[14:02:27] @Get Force Trigger bit
[14:02:27] #TM_CTL_0=3
[14:02:27] @Get Trig Detected Cnt
[14:02:27] #numDetectedTriggers = 0
[14:02:27] @Get Mem Block Full Cnt
[14:02:27] #memFullCnt = 0
[14:02:27] detected 0 triggers of core0
[14:02:27] captured 0 memory blocks of core0
[14:02:27] @UnlockCable
[14:02:28] Running all active cores....
[14:02:28] @LockCable
[14:02:28] Polling trigger memory of core0....
[14:02:28] @ShiftIR,8,0,ER1
[14:02:28] @ShiftDR,21,0,data (select core0)
[14:02:28] @ShiftIR,8,0,ER2
[14:02:28] @Get Force Trigger bit
[14:02:28] #TM_CTL_0=3
[14:02:28] @Get Trig Detected Cnt
[14:02:28] #numDetectedTriggers = 0
[14:02:28] @Get Mem Block Full Cnt
[14:02:28] #memFullCnt = 0
[14:02:28] detected 0 triggers of core0
[14:02:28] captured 0 memory blocks of core0
[14:02:28] @UnlockCable
[14:02:29] Running all active cores....
[14:02:29] @LockCable
[14:02:29] Polling trigger memory of core0....
[14:02:29] @ShiftIR,8,0,ER1
[14:02:29] @ShiftDR,21,0,data (select core0)
[14:02:29] @ShiftIR,8,0,ER2
[14:02:29] @Get Force Trigger bit
[14:02:29] #TM_CTL_0=3
[14:02:29] @Get Trig Detected Cnt
[14:02:29] #numDetectedTriggers = 0
[14:02:29] @Get Mem Block Full Cnt
[14:02:29] #memFullCnt = 0
[14:02:29] detected 0 triggers of core0
[14:02:29] captured 0 memory blocks of core0
[14:02:29] @UnlockCable
[14:02:30] Running all active cores....
[14:02:30] @LockCable
[14:02:30] Polling trigger memory of core0....
[14:02:30] @ShiftIR,8,0,ER1
[14:02:30] @ShiftDR,21,0,data (select core0)
[14:02:30] @ShiftIR,8,0,ER2
[14:02:30] @Get Force Trigger bit
[14:02:30] #TM_CTL_0=3
[14:02:30] @Get Trig Detected Cnt
[14:02:30] #numDetectedTriggers = 0
[14:02:30] @Get Mem Block Full Cnt
[14:02:30] #memFullCnt = 0
[14:02:30] detected 0 triggers of core0
[14:02:30] captured 0 memory blocks of core0
[14:02:30] @UnlockCable
[14:02:31] Running all active cores....
[14:02:31] @LockCable
[14:02:31] Polling trigger memory of core0....
[14:02:31] @ShiftIR,8,0,ER1
[14:02:31] @ShiftDR,21,0,data (select core0)
[14:02:31] @ShiftIR,8,0,ER2
[14:02:31] @Get Force Trigger bit
[14:02:31] #TM_CTL_0=3
[14:02:31] @Get Trig Detected Cnt
[14:02:31] #numDetectedTriggers = 0
[14:02:31] @Get Mem Block Full Cnt
[14:02:31] #memFullCnt = 0
[14:02:31] detected 0 triggers of core0
[14:02:31] captured 0 memory blocks of core0
[14:02:31] @UnlockCable
[14:02:32] Running all active cores....
[14:02:32] @LockCable
[14:02:32] Polling trigger memory of core0....
[14:02:32] @ShiftIR,8,0,ER1
[14:02:32] @ShiftDR,21,0,data (select core0)
[14:02:32] @ShiftIR,8,0,ER2
[14:02:32] @Get Force Trigger bit
[14:02:32] #TM_CTL_0=3
[14:02:32] @Get Trig Detected Cnt
[14:02:32] #numDetectedTriggers = 0
[14:02:32] @Get Mem Block Full Cnt
[14:02:32] #memFullCnt = 0
[14:02:32] detected 0 triggers of core0
[14:02:32] captured 0 memory blocks of core0
[14:02:32] @UnlockCable
[14:02:33] Running all active cores....
[14:02:33] @LockCable
[14:02:33] Polling trigger memory of core0....
[14:02:33] @ShiftIR,8,0,ER1
[14:02:33] @ShiftDR,21,0,data (select core0)
[14:02:33] @ShiftIR,8,0,ER2
[14:02:33] @Get Force Trigger bit
[14:02:33] #TM_CTL_0=3
[14:02:33] @Get Trig Detected Cnt
[14:02:33] #numDetectedTriggers = 0
[14:02:33] @Get Mem Block Full Cnt
[14:02:33] #memFullCnt = 0
[14:02:33] detected 0 triggers of core0
[14:02:33] captured 0 memory blocks of core0
[14:02:33] @UnlockCable
[14:02:34] Running all active cores....
[14:02:34] @LockCable
[14:02:34] Polling trigger memory of core0....
[14:02:34] @ShiftIR,8,0,ER1
[14:02:34] @ShiftDR,21,0,data (select core0)
[14:02:34] @ShiftIR,8,0,ER2
[14:02:34] @Get Force Trigger bit
[14:02:34] #TM_CTL_0=3
[14:02:34] @Get Trig Detected Cnt
[14:02:34] #numDetectedTriggers = 0
[14:02:34] @Get Mem Block Full Cnt
[14:02:34] #memFullCnt = 0
[14:02:34] detected 0 triggers of core0
[14:02:34] captured 0 memory blocks of core0
[14:02:34] @UnlockCable
[14:02:35] Running all active cores....
[14:02:35] @LockCable
[14:02:35] Polling trigger memory of core0....
[14:02:35] @ShiftIR,8,0,ER1
[14:02:35] @ShiftDR,21,0,data (select core0)
[14:02:35] @ShiftIR,8,0,ER2
[14:02:35] @Get Force Trigger bit
[14:02:35] #TM_CTL_0=3
[14:02:35] @Get Trig Detected Cnt
[14:02:35] #numDetectedTriggers = 0
[14:02:35] @Get Mem Block Full Cnt
[14:02:35] #memFullCnt = 0
[14:02:35] detected 0 triggers of core0
[14:02:35] captured 0 memory blocks of core0
[14:02:35] @UnlockCable
[14:02:36] Running all active cores....
[14:02:36] @LockCable
[14:02:36] Polling trigger memory of core0....
[14:02:36] @ShiftIR,8,0,ER1
[14:02:36] @ShiftDR,21,0,data (select core0)
[14:02:36] @ShiftIR,8,0,ER2
[14:02:36] @Get Force Trigger bit
[14:02:36] #TM_CTL_0=3
[14:02:36] @Get Trig Detected Cnt
[14:02:36] #numDetectedTriggers = 0
[14:02:36] @Get Mem Block Full Cnt
[14:02:36] #memFullCnt = 0
[14:02:36] detected 0 triggers of core0
[14:02:36] captured 0 memory blocks of core0
[14:02:36] @UnlockCable
[14:02:37] Running all active cores....
[14:02:37] @LockCable
[14:02:37] Polling trigger memory of core0....
[14:02:37] @ShiftIR,8,0,ER1
[14:02:37] @ShiftDR,21,0,data (select core0)
[14:02:37] @ShiftIR,8,0,ER2
[14:02:37] @Get Force Trigger bit
[14:02:37] #TM_CTL_0=3
[14:02:37] @Get Trig Detected Cnt
[14:02:37] #numDetectedTriggers = 0
[14:02:37] @Get Mem Block Full Cnt
[14:02:37] #memFullCnt = 0
[14:02:37] detected 0 triggers of core0
[14:02:37] captured 0 memory blocks of core0
[14:02:37] @UnlockCable
[14:02:38] Running all active cores....
[14:02:38] @LockCable
[14:02:38] Polling trigger memory of core0....
[14:02:38] @ShiftIR,8,0,ER1
[14:02:38] @ShiftDR,21,0,data (select core0)
[14:02:38] @ShiftIR,8,0,ER2
[14:02:39] @Get Force Trigger bit
[14:02:39] #TM_CTL_0=3
[14:02:39] @Get Trig Detected Cnt
[14:02:39] #numDetectedTriggers = 0
[14:02:39] @Get Mem Block Full Cnt
[14:02:39] #memFullCnt = 0
[14:02:39] detected 0 triggers of core0
[14:02:39] captured 0 memory blocks of core0
[14:02:39] @UnlockCable
[14:02:40] Running all active cores....
[14:02:40] @LockCable
[14:02:40] Polling trigger memory of core0....
[14:02:40] @ShiftIR,8,0,ER1
[14:02:40] @ShiftDR,21,0,data (select core0)
[14:02:40] @ShiftIR,8,0,ER2
[14:02:40] @Get Force Trigger bit
[14:02:40] #TM_CTL_0=3
[14:02:40] @Get Trig Detected Cnt
[14:02:40] #numDetectedTriggers = 0
[14:02:40] @Get Mem Block Full Cnt
[14:02:40] #memFullCnt = 0
[14:02:40] detected 0 triggers of core0
[14:02:40] captured 0 memory blocks of core0
[14:02:40] @UnlockCable
[14:02:41] Running all active cores....
[14:02:41] @LockCable
[14:02:41] Polling trigger memory of core0....
[14:02:41] @ShiftIR,8,0,ER1
[14:02:41] @ShiftDR,21,0,data (select core0)
[14:02:41] @ShiftIR,8,0,ER2
[14:02:41] @Get Force Trigger bit
[14:02:41] #TM_CTL_0=3
[14:02:41] @Get Trig Detected Cnt
[14:02:41] #numDetectedTriggers = 0
[14:02:41] @Get Mem Block Full Cnt
[14:02:41] #memFullCnt = 0
[14:02:41] detected 0 triggers of core0
[14:02:41] captured 0 memory blocks of core0
[14:02:41] @UnlockCable
[14:02:42] Running all active cores....
[14:02:42] @LockCable
[14:02:42] Polling trigger memory of core0....
[14:02:42] @ShiftIR,8,0,ER1
[14:02:42] @ShiftDR,21,0,data (select core0)
[14:02:42] @ShiftIR,8,0,ER2
[14:02:42] @Get Force Trigger bit
[14:02:42] #TM_CTL_0=3
[14:02:42] @Get Trig Detected Cnt
[14:02:42] #numDetectedTriggers = 0
[14:02:42] @Get Mem Block Full Cnt
[14:02:42] #memFullCnt = 0
[14:02:42] detected 0 triggers of core0
[14:02:42] captured 0 memory blocks of core0
[14:02:42] @UnlockCable
[14:02:43] Running all active cores....
[14:02:43] @LockCable
[14:02:43] Polling trigger memory of core0....
[14:02:43] @ShiftIR,8,0,ER1
[14:02:43] @ShiftDR,21,0,data (select core0)
[14:02:43] @ShiftIR,8,0,ER2
[14:02:43] @Get Force Trigger bit
[14:02:43] #TM_CTL_0=3
[14:02:43] @Get Trig Detected Cnt
[14:02:43] #numDetectedTriggers = 0
[14:02:43] @Get Mem Block Full Cnt
[14:02:43] #memFullCnt = 0
[14:02:43] detected 0 triggers of core0
[14:02:43] captured 0 memory blocks of core0
[14:02:43] @UnlockCable
[14:02:44] Running all active cores....
[14:02:44] @LockCable
[14:02:44] Polling trigger memory of core0....
[14:02:44] @ShiftIR,8,0,ER1
[14:02:44] @ShiftDR,21,0,data (select core0)
[14:02:44] @ShiftIR,8,0,ER2
[14:02:44] @Get Force Trigger bit
[14:02:44] #TM_CTL_0=3
[14:02:44] @Get Trig Detected Cnt
[14:02:44] #numDetectedTriggers = 0
[14:02:44] @Get Mem Block Full Cnt
[14:02:44] #memFullCnt = 0
[14:02:44] detected 0 triggers of core0
[14:02:44] captured 0 memory blocks of core0
[14:02:44] @UnlockCable
[14:02:45] Running all active cores....
[14:02:45] @LockCable
[14:02:45] Polling trigger memory of core0....
[14:02:45] @ShiftIR,8,0,ER1
[14:02:45] @ShiftDR,21,0,data (select core0)
[14:02:45] @ShiftIR,8,0,ER2
[14:02:45] @Get Force Trigger bit
[14:02:45] #TM_CTL_0=5
[14:02:45] @Get Trig Detected Cnt
[14:02:45] #numDetectedTriggers = 1
[14:02:45] @Get Mem Block Full Cnt
[14:02:45] #memFullCnt = 1
[14:02:45] Downloading trigger memory of core0....
[14:02:45] @Is LA Armed
[14:02:45] @Set LA Start/Stop readback
[14:02:45] @Set LA Start/Stop 
[14:02:45] @Set LA Start/Stop readback
[14:02:45] @Set LA Start/Stop 
[14:02:45] @Get Trig Detected Cnt
[14:02:45] #numDetectedTriggers = 1
[14:02:45] @Get Mem Block Full Cnt
[14:02:45] #memFullCnt = 1
[14:02:45] @Get Last Addr Written
[14:02:45] #lastAddrWritten = 1540
[14:02:45] @Get Multiple Trig Enbl
[14:02:45] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:02:45] @Get BurstRead CRC
[14:02:45] @Set Trace Mem Cnter Init
[14:02:45] Uploading in burst mode....
[14:02:45] @ShiftDR,491520,1,data (burst read)
[14:02:45] @GetTDO,data,491520
[14:02:45] @Get BurstRead CRC
[14:02:45] @Get BurstRead CRC
[14:02:45] @Get Pre-Trig Sample Num
[14:02:45] @Get Post-Trig Sample Num
[14:02:45] @Get Pre-Trig Samples Captured
[14:02:45] @Get Trig Ptr
[14:02:45] #trigPtr = 1802
[14:02:45] #dataSize=15, numRead=4096, trace_out=4096
[14:02:45] #trig0={blockPosition:0,triggerPosition:256}
[14:02:45] finished download trigger memory of core0
[14:02:45] @UnlockCable
[14:02:45] @ReleaseCablePort
[14:02:45] @Disconnect
[14:02:45] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:03:10] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:03:10] Connecting cableserver to run Reveal debugger....
[14:03:10] @Connect
[14:03:10] @SetSharableApplications,2,Reveal,Mico
[14:03:11] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:03:11] @LockCable
[14:03:11] @GetServerStatus
[14:03:11] @Read
[14:03:11] @SetTargetDevice,0
[14:03:11] Connecting core0....
[14:03:11] @ShiftIR,8,0,ER1
[14:03:11] @ShiftDR,21,0,data (select core0)
[14:03:11] @ShiftIR,8,0,ER2
[14:03:11] Configuring core0....
[14:03:11] @JumpState,RUN_TEST_IDLE
[14:03:11] @JumpState,RUN_TEST_IDLE
[14:03:11] @JumpState,RUN_TEST_IDLE
[14:03:11] @ShiftIR,8,0,NOP
[14:03:11] @JumpState,RUN_TEST_IDLE
[14:03:11] @ShiftIR,8,0,ER2
[14:03:11] @Set Odd Parity readback
[14:03:11] @Set Odd Parity
[14:03:11] @Set LA Start/Stop readback
[14:03:11] @Set LA Start/Stop 
[14:03:11] #Reveal IP Version = 1_6_042617
[14:03:11] @Get Pattern
[14:03:11] #pattern readout = a5a5
[14:03:11] pattern readout passed!
[14:03:11] @Get Tracy Signature
[14:03:11] @Get Tracy Signature
[14:03:11] #signature from core0 = 354344330
[14:03:11] signature from core0 passed!
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Opcode Value
[14:03:11] @Set Comp Value
[14:03:11] @Set Mask Value
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Event Count
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Event Count
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Event Count
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Event Count
[14:03:11] @Set Then Num
[14:03:11] @Set NEXT THEN
[14:03:11] @Set Cnt Cntg
[14:03:11] @Set Event Count
[14:03:11] @Set Event Count
[14:03:11] @Get BurstWrite CRC
[14:03:11] @Set Truth Tbl Addr Cnter Init
[14:03:11] @Set Truth Table Prog
[14:03:11] Configuring in burst mode....
[14:03:11] @Get BurstWrite CRC
[14:03:11] @Enable TE Trig
[14:03:11] @Enable Trig Output OR All readback
[14:03:11] @Enable Trig Output OR All
[14:03:11] @Set Pre-Trig Sample
[14:03:11] @Set Post-Trig Sample
[14:03:11] finished configuration of core0
[14:03:11] Starting all active cores....
[14:03:11] @ShiftIR,8,0,ER1
[14:03:11] @ShiftDR,21,0,data (select active cores)
[14:03:11] @ShiftIR,8,0,ER2
[14:03:11] @Set LA Start cores
[14:03:11] @UnlockCable
[14:03:11] Running all active cores....
[14:03:11] @LockCable
[14:03:11] Polling trigger memory of core0....
[14:03:11] @ShiftIR,8,0,ER1
[14:03:11] @ShiftDR,21,0,data (select core0)
[14:03:11] @ShiftIR,8,0,ER2
[14:03:11] @Get Force Trigger bit
[14:03:11] #TM_CTL_0=3
[14:03:11] @Get Trig Detected Cnt
[14:03:11] #numDetectedTriggers = 0
[14:03:11] @Get Mem Block Full Cnt
[14:03:11] #memFullCnt = 0
[14:03:11] detected 0 triggers of core0
[14:03:11] captured 0 memory blocks of core0
[14:03:11] @UnlockCable
[14:03:12] Running all active cores....
[14:03:12] @LockCable
[14:03:12] Polling trigger memory of core0....
[14:03:12] @ShiftIR,8,0,ER1
[14:03:12] @ShiftDR,21,0,data (select core0)
[14:03:12] @ShiftIR,8,0,ER2
[14:03:12] @Get Force Trigger bit
[14:03:12] #TM_CTL_0=3
[14:03:12] @Get Trig Detected Cnt
[14:03:12] #numDetectedTriggers = 0
[14:03:12] @Get Mem Block Full Cnt
[14:03:12] #memFullCnt = 0
[14:03:12] detected 0 triggers of core0
[14:03:12] captured 0 memory blocks of core0
[14:03:12] @UnlockCable
[14:03:13] Running all active cores....
[14:03:13] @LockCable
[14:03:13] Polling trigger memory of core0....
[14:03:13] @ShiftIR,8,0,ER1
[14:03:13] @ShiftDR,21,0,data (select core0)
[14:03:13] @ShiftIR,8,0,ER2
[14:03:13] @Get Force Trigger bit
[14:03:13] #TM_CTL_0=3
[14:03:14] @Get Trig Detected Cnt
[14:03:14] #numDetectedTriggers = 0
[14:03:14] @Get Mem Block Full Cnt
[14:03:14] #memFullCnt = 0
[14:03:14] detected 0 triggers of core0
[14:03:14] captured 0 memory blocks of core0
[14:03:14] @UnlockCable
[14:03:15] Running all active cores....
[14:03:15] @LockCable
[14:03:15] Polling trigger memory of core0....
[14:03:15] @ShiftIR,8,0,ER1
[14:03:15] @ShiftDR,21,0,data (select core0)
[14:03:15] @ShiftIR,8,0,ER2
[14:03:15] @Get Force Trigger bit
[14:03:15] #TM_CTL_0=3
[14:03:15] @Get Trig Detected Cnt
[14:03:15] #numDetectedTriggers = 0
[14:03:15] @Get Mem Block Full Cnt
[14:03:15] #memFullCnt = 0
[14:03:15] detected 0 triggers of core0
[14:03:15] captured 0 memory blocks of core0
[14:03:15] @UnlockCable
[14:03:16] Running all active cores....
[14:03:16] @LockCable
[14:03:16] Polling trigger memory of core0....
[14:03:16] @ShiftIR,8,0,ER1
[14:03:16] @ShiftDR,21,0,data (select core0)
[14:03:16] @ShiftIR,8,0,ER2
[14:03:16] @Get Force Trigger bit
[14:03:16] #TM_CTL_0=3
[14:03:16] @Get Trig Detected Cnt
[14:03:16] #numDetectedTriggers = 0
[14:03:16] @Get Mem Block Full Cnt
[14:03:16] #memFullCnt = 0
[14:03:16] detected 0 triggers of core0
[14:03:16] captured 0 memory blocks of core0
[14:03:16] @UnlockCable
[14:03:17] Running all active cores....
[14:03:17] @LockCable
[14:03:17] Polling trigger memory of core0....
[14:03:17] @ShiftIR,8,0,ER1
[14:03:17] @ShiftDR,21,0,data (select core0)
[14:03:17] @ShiftIR,8,0,ER2
[14:03:17] @Get Force Trigger bit
[14:03:17] #TM_CTL_0=3
[14:03:17] @Get Trig Detected Cnt
[14:03:17] #numDetectedTriggers = 0
[14:03:17] @Get Mem Block Full Cnt
[14:03:17] #memFullCnt = 0
[14:03:17] detected 0 triggers of core0
[14:03:17] captured 0 memory blocks of core0
[14:03:17] @UnlockCable
[14:03:18] Running all active cores....
[14:03:18] @LockCable
[14:03:18] Polling trigger memory of core0....
[14:03:18] @ShiftIR,8,0,ER1
[14:03:18] @ShiftDR,21,0,data (select core0)
[14:03:18] @ShiftIR,8,0,ER2
[14:03:18] @Get Force Trigger bit
[14:03:18] #TM_CTL_0=3
[14:03:18] @Get Trig Detected Cnt
[14:03:18] #numDetectedTriggers = 0
[14:03:18] @Get Mem Block Full Cnt
[14:03:18] #memFullCnt = 0
[14:03:18] detected 0 triggers of core0
[14:03:18] captured 0 memory blocks of core0
[14:03:18] @UnlockCable
[14:03:19] Running all active cores....
[14:03:19] @LockCable
[14:03:19] Polling trigger memory of core0....
[14:03:19] @ShiftIR,8,0,ER1
[14:03:19] @ShiftDR,21,0,data (select core0)
[14:03:19] @ShiftIR,8,0,ER2
[14:03:19] @Get Force Trigger bit
[14:03:19] #TM_CTL_0=3
[14:03:19] @Get Trig Detected Cnt
[14:03:19] #numDetectedTriggers = 0
[14:03:19] @Get Mem Block Full Cnt
[14:03:19] #memFullCnt = 0
[14:03:19] detected 0 triggers of core0
[14:03:19] captured 0 memory blocks of core0
[14:03:19] @UnlockCable
[14:03:20] Running all active cores....
[14:03:20] @LockCable
[14:03:20] Polling trigger memory of core0....
[14:03:20] @ShiftIR,8,0,ER1
[14:03:20] @ShiftDR,21,0,data (select core0)
[14:03:20] @ShiftIR,8,0,ER2
[14:03:20] @Get Force Trigger bit
[14:03:20] #TM_CTL_0=3
[14:03:20] @Get Trig Detected Cnt
[14:03:20] #numDetectedTriggers = 0
[14:03:20] @Get Mem Block Full Cnt
[14:03:20] #memFullCnt = 0
[14:03:20] detected 0 triggers of core0
[14:03:20] captured 0 memory blocks of core0
[14:03:20] @UnlockCable
[14:03:21] Running all active cores....
[14:03:21] @LockCable
[14:03:21] Polling trigger memory of core0....
[14:03:21] @ShiftIR,8,0,ER1
[14:03:21] @ShiftDR,21,0,data (select core0)
[14:03:21] @ShiftIR,8,0,ER2
[14:03:21] @Get Force Trigger bit
[14:03:21] #TM_CTL_0=3
[14:03:21] @Get Trig Detected Cnt
[14:03:21] #numDetectedTriggers = 0
[14:03:21] @Get Mem Block Full Cnt
[14:03:21] #memFullCnt = 0
[14:03:21] detected 0 triggers of core0
[14:03:21] captured 0 memory blocks of core0
[14:03:21] @UnlockCable
[14:03:22] Running all active cores....
[14:03:22] @LockCable
[14:03:22] Polling trigger memory of core0....
[14:03:22] @ShiftIR,8,0,ER1
[14:03:22] @ShiftDR,21,0,data (select core0)
[14:03:22] @ShiftIR,8,0,ER2
[14:03:22] @Get Force Trigger bit
[14:03:22] #TM_CTL_0=3
[14:03:22] @Get Trig Detected Cnt
[14:03:22] #numDetectedTriggers = 0
[14:03:22] @Get Mem Block Full Cnt
[14:03:22] #memFullCnt = 0
[14:03:22] detected 0 triggers of core0
[14:03:22] captured 0 memory blocks of core0
[14:03:22] @UnlockCable
[14:03:23] Running all active cores....
[14:03:23] @LockCable
[14:03:23] Polling trigger memory of core0....
[14:03:23] @ShiftIR,8,0,ER1
[14:03:23] @ShiftDR,21,0,data (select core0)
[14:03:23] @ShiftIR,8,0,ER2
[14:03:23] @Get Force Trigger bit
[14:03:23] #TM_CTL_0=3
[14:03:23] @Get Trig Detected Cnt
[14:03:23] #numDetectedTriggers = 0
[14:03:23] @Get Mem Block Full Cnt
[14:03:23] #memFullCnt = 0
[14:03:23] detected 0 triggers of core0
[14:03:23] captured 0 memory blocks of core0
[14:03:23] @UnlockCable
[14:03:24] Running all active cores....
[14:03:24] @LockCable
[14:03:24] Polling trigger memory of core0....
[14:03:24] @ShiftIR,8,0,ER1
[14:03:24] @ShiftDR,21,0,data (select core0)
[14:03:24] @ShiftIR,8,0,ER2
[14:03:24] @Get Force Trigger bit
[14:03:24] #TM_CTL_0=3
[14:03:24] @Get Trig Detected Cnt
[14:03:24] #numDetectedTriggers = 0
[14:03:24] @Get Mem Block Full Cnt
[14:03:24] #memFullCnt = 0
[14:03:24] detected 0 triggers of core0
[14:03:24] captured 0 memory blocks of core0
[14:03:24] @UnlockCable
[14:03:25] Running all active cores....
[14:03:25] @LockCable
[14:03:25] Polling trigger memory of core0....
[14:03:25] @ShiftIR,8,0,ER1
[14:03:25] @ShiftDR,21,0,data (select core0)
[14:03:25] @ShiftIR,8,0,ER2
[14:03:25] @Get Force Trigger bit
[14:03:25] #TM_CTL_0=3
[14:03:25] @Get Trig Detected Cnt
[14:03:25] #numDetectedTriggers = 0
[14:03:25] @Get Mem Block Full Cnt
[14:03:25] #memFullCnt = 0
[14:03:25] detected 0 triggers of core0
[14:03:25] captured 0 memory blocks of core0
[14:03:25] @UnlockCable
[14:03:26] Running all active cores....
[14:03:26] @LockCable
[14:03:26] Polling trigger memory of core0....
[14:03:26] @ShiftIR,8,0,ER1
[14:03:26] @ShiftDR,21,0,data (select core0)
[14:03:26] @ShiftIR,8,0,ER2
[14:03:26] @Get Force Trigger bit
[14:03:26] #TM_CTL_0=3
[14:03:26] @Get Trig Detected Cnt
[14:03:26] #numDetectedTriggers = 0
[14:03:26] @Get Mem Block Full Cnt
[14:03:26] #memFullCnt = 0
[14:03:26] detected 0 triggers of core0
[14:03:26] captured 0 memory blocks of core0
[14:03:26] @UnlockCable
[14:03:27] Running all active cores....
[14:03:27] @LockCable
[14:03:27] Polling trigger memory of core0....
[14:03:27] @ShiftIR,8,0,ER1
[14:03:27] @ShiftDR,21,0,data (select core0)
[14:03:27] @ShiftIR,8,0,ER2
[14:03:27] @Get Force Trigger bit
[14:03:27] #TM_CTL_0=3
[14:03:27] @Get Trig Detected Cnt
[14:03:27] #numDetectedTriggers = 0
[14:03:27] @Get Mem Block Full Cnt
[14:03:27] #memFullCnt = 0
[14:03:27] detected 0 triggers of core0
[14:03:27] captured 0 memory blocks of core0
[14:03:27] @UnlockCable
[14:03:28] Running all active cores....
[14:03:28] @LockCable
[14:03:28] Polling trigger memory of core0....
[14:03:28] @ShiftIR,8,0,ER1
[14:03:28] @ShiftDR,21,0,data (select core0)
[14:03:28] @ShiftIR,8,0,ER2
[14:03:28] @Get Force Trigger bit
[14:03:28] #TM_CTL_0=3
[14:03:29] @Get Trig Detected Cnt
[14:03:29] #numDetectedTriggers = 0
[14:03:29] @Get Mem Block Full Cnt
[14:03:29] #memFullCnt = 0
[14:03:29] detected 0 triggers of core0
[14:03:29] captured 0 memory blocks of core0
[14:03:29] @UnlockCable
[14:03:30] Running all active cores....
[14:03:30] @LockCable
[14:03:30] Polling trigger memory of core0....
[14:03:30] @ShiftIR,8,0,ER1
[14:03:30] @ShiftDR,21,0,data (select core0)
[14:03:30] @ShiftIR,8,0,ER2
[14:03:30] @Get Force Trigger bit
[14:03:30] #TM_CTL_0=3
[14:03:30] @Get Trig Detected Cnt
[14:03:30] #numDetectedTriggers = 0
[14:03:30] @Get Mem Block Full Cnt
[14:03:30] #memFullCnt = 0
[14:03:30] detected 0 triggers of core0
[14:03:30] captured 0 memory blocks of core0
[14:03:30] @UnlockCable
[14:03:31] Running all active cores....
[14:03:31] @LockCable
[14:03:31] Polling trigger memory of core0....
[14:03:31] @ShiftIR,8,0,ER1
[14:03:31] @ShiftDR,21,0,data (select core0)
[14:03:31] @ShiftIR,8,0,ER2
[14:03:31] @Get Force Trigger bit
[14:03:31] #TM_CTL_0=3
[14:03:31] User has manually triggered core0!
[14:03:31] @set Force Trigger bit
[14:03:31] @set Force Trigger bit
[14:03:31] @Get Trig Detected Cnt
[14:03:31] #numDetectedTriggers = 1
[14:03:31] @Get Mem Block Full Cnt
[14:03:31] #memFullCnt = 1
[14:03:31] Downloading trigger memory of core0....
[14:03:31] @Is LA Armed
[14:03:31] @Set LA Start/Stop readback
[14:03:31] @Set LA Start/Stop 
[14:03:31] @Set LA Start/Stop readback
[14:03:31] @Set LA Start/Stop 
[14:03:31] @Get Trig Detected Cnt
[14:03:31] #numDetectedTriggers = 1
[14:03:31] @Get Mem Block Full Cnt
[14:03:31] #memFullCnt = 1
[14:03:31] @Get Last Addr Written
[14:03:31] #lastAddrWritten = 2556
[14:03:31] @Get Multiple Trig Enbl
[14:03:31] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:03:31] @Get BurstRead CRC
[14:03:31] @Set Trace Mem Cnter Init
[14:03:31] Uploading in burst mode....
[14:03:31] @ShiftDR,491520,1,data (burst read)
[14:03:31] @GetTDO,data,491520
[14:03:31] @Get BurstRead CRC
[14:03:31] @Get BurstRead CRC
[14:03:31] @Get Pre-Trig Sample Num
[14:03:31] @Get Post-Trig Sample Num
[14:03:31] @Get Pre-Trig Samples Captured
[14:03:31] @Get Trig Ptr
[14:03:31] #trigPtr = 2818
[14:03:31] #dataSize=15, numRead=4096, trace_out=4096
[14:03:31] #trig0={blockPosition:0,triggerPosition:256}
[14:03:31] finished download trigger memory of core0
[14:03:31] @UnlockCable
[14:03:31] @ReleaseCablePort
[14:03:31] @Disconnect
[14:03:31] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:04:53] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:04:53] Connecting cableserver to run Reveal debugger....
[14:04:53] @Connect
[14:04:53] @SetSharableApplications,2,Reveal,Mico
[14:04:54] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:04:54] @LockCable
[14:04:54] @GetServerStatus
[14:04:54] @Read
[14:04:54] @SetTargetDevice,0
[14:04:54] Connecting core0....
[14:04:54] @ShiftIR,8,0,ER1
[14:04:54] @ShiftDR,21,0,data (select core0)
[14:04:54] @ShiftIR,8,0,ER2
[14:04:54] Configuring core0....
[14:04:54] @JumpState,RUN_TEST_IDLE
[14:04:54] @JumpState,RUN_TEST_IDLE
[14:04:54] @JumpState,RUN_TEST_IDLE
[14:04:54] @ShiftIR,8,0,NOP
[14:04:54] @JumpState,RUN_TEST_IDLE
[14:04:54] @ShiftIR,8,0,ER2
[14:04:54] @Set Odd Parity readback
[14:04:54] @Set Odd Parity
[14:04:54] @Set LA Start/Stop readback
[14:04:54] @Set LA Start/Stop 
[14:04:54] #Reveal IP Version = 1_6_042617
[14:04:54] @Get Pattern
[14:04:54] #pattern readout = a5a5
[14:04:54] pattern readout passed!
[14:04:54] @Get Tracy Signature
[14:04:54] @Get Tracy Signature
[14:04:54] #signature from core0 = 354344330
[14:04:54] signature from core0 passed!
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Opcode Value
[14:04:54] @Set Comp Value
[14:04:54] @Set Mask Value
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Event Count
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Event Count
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Event Count
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Event Count
[14:04:54] @Set Then Num
[14:04:54] @Set NEXT THEN
[14:04:54] @Set Cnt Cntg
[14:04:54] @Set Event Count
[14:04:54] @Set Event Count
[14:04:54] @Get BurstWrite CRC
[14:04:54] @Set Truth Tbl Addr Cnter Init
[14:04:54] @Set Truth Table Prog
[14:04:54] Configuring in burst mode....
[14:04:54] @Get BurstWrite CRC
[14:04:54] @Enable TE Trig
[14:04:54] @Enable Trig Output OR All readback
[14:04:54] @Enable Trig Output OR All
[14:04:54] @Set Pre-Trig Sample
[14:04:54] @Set Post-Trig Sample
[14:04:54] finished configuration of core0
[14:04:54] Starting all active cores....
[14:04:54] @ShiftIR,8,0,ER1
[14:04:54] @ShiftDR,21,0,data (select active cores)
[14:04:54] @ShiftIR,8,0,ER2
[14:04:54] @Set LA Start cores
[14:04:54] @UnlockCable
[14:04:54] Running all active cores....
[14:04:54] @LockCable
[14:04:54] Polling trigger memory of core0....
[14:04:54] @ShiftIR,8,0,ER1
[14:04:54] @ShiftDR,21,0,data (select core0)
[14:04:54] @ShiftIR,8,0,ER2
[14:04:54] @Get Force Trigger bit
[14:04:54] #TM_CTL_0=3
[14:04:54] @Get Trig Detected Cnt
[14:04:54] #numDetectedTriggers = 0
[14:04:54] @Get Mem Block Full Cnt
[14:04:54] #memFullCnt = 0
[14:04:54] detected 0 triggers of core0
[14:04:54] captured 0 memory blocks of core0
[14:04:54] @UnlockCable
[14:04:55] Running all active cores....
[14:04:55] @LockCable
[14:04:55] Polling trigger memory of core0....
[14:04:55] @ShiftIR,8,0,ER1
[14:04:55] @ShiftDR,21,0,data (select core0)
[14:04:55] @ShiftIR,8,0,ER2
[14:04:55] @Get Force Trigger bit
[14:04:55] #TM_CTL_0=3
[14:04:55] @Get Trig Detected Cnt
[14:04:55] #numDetectedTriggers = 0
[14:04:55] @Get Mem Block Full Cnt
[14:04:55] #memFullCnt = 0
[14:04:55] detected 0 triggers of core0
[14:04:55] captured 0 memory blocks of core0
[14:04:55] @UnlockCable
[14:04:56] Running all active cores....
[14:04:56] @LockCable
[14:04:56] Polling trigger memory of core0....
[14:04:56] @ShiftIR,8,0,ER1
[14:04:56] @ShiftDR,21,0,data (select core0)
[14:04:56] @ShiftIR,8,0,ER2
[14:04:56] @Get Force Trigger bit
[14:04:56] #TM_CTL_0=3
[14:04:56] @Get Trig Detected Cnt
[14:04:56] #numDetectedTriggers = 0
[14:04:56] @Get Mem Block Full Cnt
[14:04:56] #memFullCnt = 0
[14:04:56] detected 0 triggers of core0
[14:04:56] captured 0 memory blocks of core0
[14:04:56] @UnlockCable
[14:04:57] Running all active cores....
[14:04:57] @LockCable
[14:04:57] Polling trigger memory of core0....
[14:04:57] @ShiftIR,8,0,ER1
[14:04:57] @ShiftDR,21,0,data (select core0)
[14:04:57] @ShiftIR,8,0,ER2
[14:04:57] @Get Force Trigger bit
[14:04:57] #TM_CTL_0=3
[14:04:57] @Get Trig Detected Cnt
[14:04:57] #numDetectedTriggers = 0
[14:04:57] @Get Mem Block Full Cnt
[14:04:57] #memFullCnt = 0
[14:04:57] detected 0 triggers of core0
[14:04:57] captured 0 memory blocks of core0
[14:04:57] @UnlockCable
[14:04:58] Running all active cores....
[14:04:58] @LockCable
[14:04:58] Polling trigger memory of core0....
[14:04:58] @ShiftIR,8,0,ER1
[14:04:58] @ShiftDR,21,0,data (select core0)
[14:04:58] @ShiftIR,8,0,ER2
[14:04:58] @Get Force Trigger bit
[14:04:58] #TM_CTL_0=3
[14:04:58] @Get Trig Detected Cnt
[14:04:58] #numDetectedTriggers = 0
[14:04:58] @Get Mem Block Full Cnt
[14:04:58] #memFullCnt = 0
[14:04:58] detected 0 triggers of core0
[14:04:58] captured 0 memory blocks of core0
[14:04:58] @UnlockCable
[14:04:59] Running all active cores....
[14:04:59] @LockCable
[14:04:59] Polling trigger memory of core0....
[14:04:59] @ShiftIR,8,0,ER1
[14:04:59] @ShiftDR,21,0,data (select core0)
[14:04:59] @ShiftIR,8,0,ER2
[14:04:59] @Get Force Trigger bit
[14:04:59] #TM_CTL_0=3
[14:04:59] @Get Trig Detected Cnt
[14:04:59] #numDetectedTriggers = 0
[14:04:59] @Get Mem Block Full Cnt
[14:04:59] #memFullCnt = 0
[14:04:59] detected 0 triggers of core0
[14:04:59] captured 0 memory blocks of core0
[14:04:59] @UnlockCable
[14:05:00] Running all active cores....
[14:05:00] @LockCable
[14:05:00] Polling trigger memory of core0....
[14:05:00] @ShiftIR,8,0,ER1
[14:05:00] @ShiftDR,21,0,data (select core0)
[14:05:00] @ShiftIR,8,0,ER2
[14:05:00] @Get Force Trigger bit
[14:05:00] #TM_CTL_0=3
[14:05:00] @Get Trig Detected Cnt
[14:05:00] #numDetectedTriggers = 0
[14:05:00] @Get Mem Block Full Cnt
[14:05:00] #memFullCnt = 0
[14:05:00] detected 0 triggers of core0
[14:05:00] captured 0 memory blocks of core0
[14:05:00] @UnlockCable
[14:05:01] Running all active cores....
[14:05:01] @LockCable
[14:05:01] Polling trigger memory of core0....
[14:05:01] @ShiftIR,8,0,ER1
[14:05:01] @ShiftDR,21,0,data (select core0)
[14:05:01] @ShiftIR,8,0,ER2
[14:05:01] @Get Force Trigger bit
[14:05:01] #TM_CTL_0=3
[14:05:01] User has manually triggered core0!
[14:05:01] @set Force Trigger bit
[14:05:01] @set Force Trigger bit
[14:05:01] @Get Trig Detected Cnt
[14:05:01] #numDetectedTriggers = 1
[14:05:01] @Get Mem Block Full Cnt
[14:05:01] #memFullCnt = 1
[14:05:01] Downloading trigger memory of core0....
[14:05:01] @Is LA Armed
[14:05:01] @Set LA Start/Stop readback
[14:05:01] @Set LA Start/Stop 
[14:05:01] @Set LA Start/Stop readback
[14:05:01] @Set LA Start/Stop 
[14:05:01] @Get Trig Detected Cnt
[14:05:01] #numDetectedTriggers = 1
[14:05:01] @Get Mem Block Full Cnt
[14:05:01] #memFullCnt = 1
[14:05:01] @Get Last Addr Written
[14:05:01] #lastAddrWritten = 139
[14:05:01] @Get Multiple Trig Enbl
[14:05:01] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:01] @Get BurstRead CRC
[14:05:01] @Set Trace Mem Cnter Init
[14:05:01] Uploading in burst mode....
[14:05:02] @ShiftDR,491520,1,data (burst read)
[14:05:02] @GetTDO,data,491520
[14:05:02] @Get BurstRead CRC
[14:05:02] @Get BurstRead CRC
[14:05:02] @Get Pre-Trig Sample Num
[14:05:02] @Get Post-Trig Sample Num
[14:05:02] @Get Pre-Trig Samples Captured
[14:05:02] @Get Trig Ptr
[14:05:02] #trigPtr = 401
[14:05:02] #dataSize=15, numRead=4096, trace_out=4096
[14:05:02] #trig0={blockPosition:0,triggerPosition:256}
[14:05:02] finished download trigger memory of core0
[14:05:02] @UnlockCable
[14:05:02] @ReleaseCablePort
[14:05:02] @Disconnect
[14:05:02] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:05:03] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:05:03] Connecting cableserver to run Reveal debugger....
[14:05:03] @Connect
[14:05:03] @SetSharableApplications,2,Reveal,Mico
[14:05:04] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:05:04] @LockCable
[14:05:04] @GetServerStatus
[14:05:04] @Read
[14:05:04] @SetTargetDevice,0
[14:05:04] Connecting core0....
[14:05:04] @ShiftIR,8,0,ER1
[14:05:04] @ShiftDR,21,0,data (select core0)
[14:05:04] @ShiftIR,8,0,ER2
[14:05:04] Configuring core0....
[14:05:04] @JumpState,RUN_TEST_IDLE
[14:05:04] @JumpState,RUN_TEST_IDLE
[14:05:04] @JumpState,RUN_TEST_IDLE
[14:05:04] @ShiftIR,8,0,NOP
[14:05:04] @JumpState,RUN_TEST_IDLE
[14:05:04] @ShiftIR,8,0,ER2
[14:05:04] @Set Odd Parity readback
[14:05:04] @Set Odd Parity
[14:05:04] @Set LA Start/Stop readback
[14:05:04] @Set LA Start/Stop 
[14:05:04] #Reveal IP Version = 1_6_042617
[14:05:04] @Get Pattern
[14:05:04] #pattern readout = a5a5
[14:05:04] pattern readout passed!
[14:05:04] @Get Tracy Signature
[14:05:04] @Get Tracy Signature
[14:05:04] #signature from core0 = 354344330
[14:05:04] signature from core0 passed!
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Opcode Value
[14:05:04] @Set Comp Value
[14:05:04] @Set Mask Value
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Event Count
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Event Count
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Event Count
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Event Count
[14:05:04] @Set Then Num
[14:05:04] @Set NEXT THEN
[14:05:04] @Set Cnt Cntg
[14:05:04] @Set Event Count
[14:05:04] @Set Event Count
[14:05:04] @Get BurstWrite CRC
[14:05:04] @Set Truth Tbl Addr Cnter Init
[14:05:04] @Set Truth Table Prog
[14:05:04] Configuring in burst mode....
[14:05:04] @Get BurstWrite CRC
[14:05:04] @Enable TE Trig
[14:05:04] @Enable Trig Output OR All readback
[14:05:04] @Enable Trig Output OR All
[14:05:04] @Set Pre-Trig Sample
[14:05:04] @Set Post-Trig Sample
[14:05:04] finished configuration of core0
[14:05:04] Starting all active cores....
[14:05:04] @ShiftIR,8,0,ER1
[14:05:04] @ShiftDR,21,0,data (select active cores)
[14:05:04] @ShiftIR,8,0,ER2
[14:05:04] @Set LA Start cores
[14:05:04] @UnlockCable
[14:05:04] Running all active cores....
[14:05:04] @LockCable
[14:05:04] Polling trigger memory of core0....
[14:05:04] @ShiftIR,8,0,ER1
[14:05:04] @ShiftDR,21,0,data (select core0)
[14:05:04] @ShiftIR,8,0,ER2
[14:05:04] @Get Force Trigger bit
[14:05:04] #TM_CTL_0=3
[14:05:04] @Get Trig Detected Cnt
[14:05:04] #numDetectedTriggers = 0
[14:05:04] @Get Mem Block Full Cnt
[14:05:04] #memFullCnt = 0
[14:05:04] detected 0 triggers of core0
[14:05:04] captured 0 memory blocks of core0
[14:05:04] @UnlockCable
[14:05:05] Running all active cores....
[14:05:05] @LockCable
[14:05:05] Polling trigger memory of core0....
[14:05:05] @ShiftIR,8,0,ER1
[14:05:05] @ShiftDR,21,0,data (select core0)
[14:05:05] @ShiftIR,8,0,ER2
[14:05:05] @Get Force Trigger bit
[14:05:05] #TM_CTL_0=3
[14:05:05] @Get Trig Detected Cnt
[14:05:05] #numDetectedTriggers = 0
[14:05:05] @Get Mem Block Full Cnt
[14:05:05] #memFullCnt = 0
[14:05:05] detected 0 triggers of core0
[14:05:05] captured 0 memory blocks of core0
[14:05:05] @UnlockCable
[14:05:06] Running all active cores....
[14:05:06] @LockCable
[14:05:06] Polling trigger memory of core0....
[14:05:06] @ShiftIR,8,0,ER1
[14:05:06] @ShiftDR,21,0,data (select core0)
[14:05:06] @ShiftIR,8,0,ER2
[14:05:06] @Get Force Trigger bit
[14:05:06] #TM_CTL_0=3
[14:05:06] User has manually triggered core0!
[14:05:06] @set Force Trigger bit
[14:05:06] @set Force Trigger bit
[14:05:06] @Get Trig Detected Cnt
[14:05:06] #numDetectedTriggers = 1
[14:05:06] @Get Mem Block Full Cnt
[14:05:06] #memFullCnt = 1
[14:05:06] Downloading trigger memory of core0....
[14:05:06] @Is LA Armed
[14:05:06] @Set LA Start/Stop readback
[14:05:06] @Set LA Start/Stop 
[14:05:06] @Set LA Start/Stop readback
[14:05:06] @Set LA Start/Stop 
[14:05:06] @Get Trig Detected Cnt
[14:05:06] #numDetectedTriggers = 1
[14:05:06] @Get Mem Block Full Cnt
[14:05:06] #memFullCnt = 1
[14:05:06] @Get Last Addr Written
[14:05:06] #lastAddrWritten = 2448
[14:05:06] @Get Multiple Trig Enbl
[14:05:06] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:06] @Get BurstRead CRC
[14:05:06] @Set Trace Mem Cnter Init
[14:05:06] Uploading in burst mode....
[14:05:06] @ShiftDR,491520,1,data (burst read)
[14:05:06] @GetTDO,data,491520
[14:05:06] @Get BurstRead CRC
[14:05:06] @Get BurstRead CRC
[14:05:07] @Get Pre-Trig Sample Num
[14:05:07] @Get Post-Trig Sample Num
[14:05:07] @Get Pre-Trig Samples Captured
[14:05:07] @Get Trig Ptr
[14:05:07] #trigPtr = 2710
[14:05:07] #dataSize=15, numRead=4096, trace_out=4096
[14:05:07] #trig0={blockPosition:0,triggerPosition:256}
[14:05:07] finished download trigger memory of core0
[14:05:07] @UnlockCable
[14:05:07] @ReleaseCablePort
[14:05:07] @Disconnect
[14:05:07] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:05:08] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:05:08] Connecting cableserver to run Reveal debugger....
[14:05:08] @Connect
[14:05:08] @SetSharableApplications,2,Reveal,Mico
[14:05:09] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:05:09] @LockCable
[14:05:09] @GetServerStatus
[14:05:09] @Read
[14:05:09] @SetTargetDevice,0
[14:05:09] Connecting core0....
[14:05:09] @ShiftIR,8,0,ER1
[14:05:09] @ShiftDR,21,0,data (select core0)
[14:05:09] @ShiftIR,8,0,ER2
[14:05:09] Configuring core0....
[14:05:09] @JumpState,RUN_TEST_IDLE
[14:05:09] @JumpState,RUN_TEST_IDLE
[14:05:09] @JumpState,RUN_TEST_IDLE
[14:05:09] @ShiftIR,8,0,NOP
[14:05:09] @JumpState,RUN_TEST_IDLE
[14:05:09] @ShiftIR,8,0,ER2
[14:05:09] @Set Odd Parity readback
[14:05:09] @Set Odd Parity
[14:05:09] @Set LA Start/Stop readback
[14:05:09] @Set LA Start/Stop 
[14:05:09] #Reveal IP Version = 1_6_042617
[14:05:09] @Get Pattern
[14:05:09] #pattern readout = a5a5
[14:05:09] pattern readout passed!
[14:05:09] @Get Tracy Signature
[14:05:09] @Get Tracy Signature
[14:05:09] #signature from core0 = 354344330
[14:05:09] signature from core0 passed!
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Opcode Value
[14:05:09] @Set Comp Value
[14:05:09] @Set Mask Value
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Event Count
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Event Count
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Event Count
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Event Count
[14:05:09] @Set Then Num
[14:05:09] @Set NEXT THEN
[14:05:09] @Set Cnt Cntg
[14:05:09] @Set Event Count
[14:05:09] @Set Event Count
[14:05:09] @Get BurstWrite CRC
[14:05:09] @Set Truth Tbl Addr Cnter Init
[14:05:09] @Set Truth Table Prog
[14:05:09] Configuring in burst mode....
[14:05:09] @Get BurstWrite CRC
[14:05:09] @Enable TE Trig
[14:05:09] @Enable Trig Output OR All readback
[14:05:09] @Enable Trig Output OR All
[14:05:09] @Set Pre-Trig Sample
[14:05:09] @Set Post-Trig Sample
[14:05:09] finished configuration of core0
[14:05:09] Starting all active cores....
[14:05:09] @ShiftIR,8,0,ER1
[14:05:09] @ShiftDR,21,0,data (select active cores)
[14:05:09] @ShiftIR,8,0,ER2
[14:05:09] @Set LA Start cores
[14:05:09] @UnlockCable
[14:05:09] Running all active cores....
[14:05:09] @LockCable
[14:05:09] Polling trigger memory of core0....
[14:05:09] @ShiftIR,8,0,ER1
[14:05:09] @ShiftDR,21,0,data (select core0)
[14:05:09] @ShiftIR,8,0,ER2
[14:05:09] @Get Force Trigger bit
[14:05:09] #TM_CTL_0=3
[14:05:09] @Get Trig Detected Cnt
[14:05:09] #numDetectedTriggers = 0
[14:05:09] @Get Mem Block Full Cnt
[14:05:09] #memFullCnt = 0
[14:05:09] detected 0 triggers of core0
[14:05:09] captured 0 memory blocks of core0
[14:05:09] @UnlockCable
[14:05:10] Running all active cores....
[14:05:10] @LockCable
[14:05:10] Polling trigger memory of core0....
[14:05:10] @ShiftIR,8,0,ER1
[14:05:10] @ShiftDR,21,0,data (select core0)
[14:05:10] @ShiftIR,8,0,ER2
[14:05:10] @Get Force Trigger bit
[14:05:10] #TM_CTL_0=3
[14:05:10] @Get Trig Detected Cnt
[14:05:10] #numDetectedTriggers = 0
[14:05:10] @Get Mem Block Full Cnt
[14:05:10] #memFullCnt = 0
[14:05:10] detected 0 triggers of core0
[14:05:10] captured 0 memory blocks of core0
[14:05:10] @UnlockCable
[14:05:11] Running all active cores....
[14:05:11] @LockCable
[14:05:11] Polling trigger memory of core0....
[14:05:11] @ShiftIR,8,0,ER1
[14:05:11] @ShiftDR,21,0,data (select core0)
[14:05:11] @ShiftIR,8,0,ER2
[14:05:12] @Get Force Trigger bit
[14:05:12] #TM_CTL_0=3
[14:05:12] User has manually triggered core0!
[14:05:12] @set Force Trigger bit
[14:05:12] @set Force Trigger bit
[14:05:12] @Get Trig Detected Cnt
[14:05:12] #numDetectedTriggers = 1
[14:05:12] @Get Mem Block Full Cnt
[14:05:12] #memFullCnt = 1
[14:05:12] Downloading trigger memory of core0....
[14:05:12] @Is LA Armed
[14:05:12] @Set LA Start/Stop readback
[14:05:12] @Set LA Start/Stop 
[14:05:12] @Set LA Start/Stop readback
[14:05:12] @Set LA Start/Stop 
[14:05:12] @Get Trig Detected Cnt
[14:05:12] #numDetectedTriggers = 1
[14:05:12] @Get Mem Block Full Cnt
[14:05:12] #memFullCnt = 1
[14:05:12] @Get Last Addr Written
[14:05:12] #lastAddrWritten = 3723
[14:05:12] @Get Multiple Trig Enbl
[14:05:12] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:12] @Get BurstRead CRC
[14:05:12] @Set Trace Mem Cnter Init
[14:05:12] Uploading in burst mode....
[14:05:12] @ShiftDR,491520,1,data (burst read)
[14:05:12] @GetTDO,data,491520
[14:05:12] @Get BurstRead CRC
[14:05:12] @Get BurstRead CRC
[14:05:12] @Get Pre-Trig Sample Num
[14:05:12] @Get Post-Trig Sample Num
[14:05:12] @Get Pre-Trig Samples Captured
[14:05:12] @Get Trig Ptr
[14:05:12] #trigPtr = 3985
[14:05:12] #dataSize=15, numRead=4096, trace_out=4096
[14:05:12] #trig0={blockPosition:0,triggerPosition:256}
[14:05:12] finished download trigger memory of core0
[14:05:12] @UnlockCable
[14:05:12] @ReleaseCablePort
[14:05:12] @Disconnect
[14:05:12] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:05:13] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:05:13] Connecting cableserver to run Reveal debugger....
[14:05:13] @Connect
[14:05:13] @SetSharableApplications,2,Reveal,Mico
[14:05:14] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:05:14] @LockCable
[14:05:14] @GetServerStatus
[14:05:14] @Read
[14:05:14] @SetTargetDevice,0
[14:05:14] Connecting core0....
[14:05:14] @ShiftIR,8,0,ER1
[14:05:14] @ShiftDR,21,0,data (select core0)
[14:05:14] @ShiftIR,8,0,ER2
[14:05:14] Configuring core0....
[14:05:14] @JumpState,RUN_TEST_IDLE
[14:05:14] @JumpState,RUN_TEST_IDLE
[14:05:14] @JumpState,RUN_TEST_IDLE
[14:05:14] @ShiftIR,8,0,NOP
[14:05:14] @JumpState,RUN_TEST_IDLE
[14:05:14] @ShiftIR,8,0,ER2
[14:05:14] @Set Odd Parity readback
[14:05:14] @Set Odd Parity
[14:05:14] @Set LA Start/Stop readback
[14:05:14] @Set LA Start/Stop 
[14:05:14] #Reveal IP Version = 1_6_042617
[14:05:14] @Get Pattern
[14:05:14] #pattern readout = a5a5
[14:05:14] pattern readout passed!
[14:05:14] @Get Tracy Signature
[14:05:14] @Get Tracy Signature
[14:05:14] #signature from core0 = 354344330
[14:05:14] signature from core0 passed!
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Opcode Value
[14:05:14] @Set Comp Value
[14:05:14] @Set Mask Value
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Event Count
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Event Count
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Event Count
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Event Count
[14:05:14] @Set Then Num
[14:05:14] @Set NEXT THEN
[14:05:14] @Set Cnt Cntg
[14:05:14] @Set Event Count
[14:05:14] @Set Event Count
[14:05:14] @Get BurstWrite CRC
[14:05:14] @Set Truth Tbl Addr Cnter Init
[14:05:14] @Set Truth Table Prog
[14:05:14] Configuring in burst mode....
[14:05:14] @Get BurstWrite CRC
[14:05:14] @Enable TE Trig
[14:05:14] @Enable Trig Output OR All readback
[14:05:14] @Enable Trig Output OR All
[14:05:14] @Set Pre-Trig Sample
[14:05:14] @Set Post-Trig Sample
[14:05:14] finished configuration of core0
[14:05:14] Starting all active cores....
[14:05:14] @ShiftIR,8,0,ER1
[14:05:14] @ShiftDR,21,0,data (select active cores)
[14:05:14] @ShiftIR,8,0,ER2
[14:05:14] @Set LA Start cores
[14:05:14] @UnlockCable
[14:05:14] Running all active cores....
[14:05:14] @LockCable
[14:05:14] Polling trigger memory of core0....
[14:05:14] @ShiftIR,8,0,ER1
[14:05:14] @ShiftDR,21,0,data (select core0)
[14:05:14] @ShiftIR,8,0,ER2
[14:05:14] @Get Force Trigger bit
[14:05:14] #TM_CTL_0=3
[14:05:14] @Get Trig Detected Cnt
[14:05:14] #numDetectedTriggers = 0
[14:05:14] @Get Mem Block Full Cnt
[14:05:14] #memFullCnt = 0
[14:05:14] detected 0 triggers of core0
[14:05:14] captured 0 memory blocks of core0
[14:05:14] @UnlockCable
[14:05:15] Running all active cores....
[14:05:15] @LockCable
[14:05:15] Polling trigger memory of core0....
[14:05:15] @ShiftIR,8,0,ER1
[14:05:15] @ShiftDR,21,0,data (select core0)
[14:05:15] @ShiftIR,8,0,ER2
[14:05:15] @Get Force Trigger bit
[14:05:15] #TM_CTL_0=3
[14:05:15] @Get Trig Detected Cnt
[14:05:15] #numDetectedTriggers = 0
[14:05:15] @Get Mem Block Full Cnt
[14:05:15] #memFullCnt = 0
[14:05:15] detected 0 triggers of core0
[14:05:15] captured 0 memory blocks of core0
[14:05:15] @UnlockCable
[14:05:16] Running all active cores....
[14:05:16] @LockCable
[14:05:16] Polling trigger memory of core0....
[14:05:16] @ShiftIR,8,0,ER1
[14:05:16] @ShiftDR,21,0,data (select core0)
[14:05:16] @ShiftIR,8,0,ER2
[14:05:16] @Get Force Trigger bit
[14:05:16] #TM_CTL_0=3
[14:05:16] @Get Trig Detected Cnt
[14:05:16] #numDetectedTriggers = 0
[14:05:16] @Get Mem Block Full Cnt
[14:05:16] #memFullCnt = 0
[14:05:16] detected 0 triggers of core0
[14:05:16] captured 0 memory blocks of core0
[14:05:16] @UnlockCable
[14:05:17] Running all active cores....
[14:05:17] @LockCable
[14:05:17] Polling trigger memory of core0....
[14:05:17] @ShiftIR,8,0,ER1
[14:05:17] @ShiftDR,21,0,data (select core0)
[14:05:17] @ShiftIR,8,0,ER2
[14:05:17] @Get Force Trigger bit
[14:05:17] #TM_CTL_0=3
[14:05:17] @Get Trig Detected Cnt
[14:05:17] #numDetectedTriggers = 0
[14:05:17] @Get Mem Block Full Cnt
[14:05:17] #memFullCnt = 0
[14:05:17] detected 0 triggers of core0
[14:05:17] captured 0 memory blocks of core0
[14:05:17] @UnlockCable
[14:05:18] Running all active cores....
[14:05:18] @LockCable
[14:05:18] Polling trigger memory of core0....
[14:05:18] @ShiftIR,8,0,ER1
[14:05:18] @ShiftDR,21,0,data (select core0)
[14:05:18] @ShiftIR,8,0,ER2
[14:05:18] @Get Force Trigger bit
[14:05:18] #TM_CTL_0=3
[14:05:19] @Get Trig Detected Cnt
[14:05:19] #numDetectedTriggers = 0
[14:05:19] @Get Mem Block Full Cnt
[14:05:19] #memFullCnt = 0
[14:05:19] detected 0 triggers of core0
[14:05:19] captured 0 memory blocks of core0
[14:05:19] @UnlockCable
[14:05:20] Running all active cores....
[14:05:20] @LockCable
[14:05:20] Polling trigger memory of core0....
[14:05:20] @ShiftIR,8,0,ER1
[14:05:20] @ShiftDR,21,0,data (select core0)
[14:05:20] @ShiftIR,8,0,ER2
[14:05:20] @Get Force Trigger bit
[14:05:20] #TM_CTL_0=3
[14:05:20] User has manually triggered core0!
[14:05:20] @set Force Trigger bit
[14:05:20] @set Force Trigger bit
[14:05:20] @Get Trig Detected Cnt
[14:05:20] #numDetectedTriggers = 1
[14:05:20] @Get Mem Block Full Cnt
[14:05:20] #memFullCnt = 1
[14:05:20] Downloading trigger memory of core0....
[14:05:20] @Is LA Armed
[14:05:20] @Set LA Start/Stop readback
[14:05:20] @Set LA Start/Stop 
[14:05:20] @Set LA Start/Stop readback
[14:05:20] @Set LA Start/Stop 
[14:05:20] @Get Trig Detected Cnt
[14:05:20] #numDetectedTriggers = 1
[14:05:20] @Get Mem Block Full Cnt
[14:05:20] #memFullCnt = 1
[14:05:20] @Get Last Addr Written
[14:05:20] #lastAddrWritten = 192
[14:05:20] @Get Multiple Trig Enbl
[14:05:20] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:20] @Get BurstRead CRC
[14:05:20] @Set Trace Mem Cnter Init
[14:05:20] Uploading in burst mode....
[14:05:20] @ShiftDR,491520,1,data (burst read)
[14:05:20] @GetTDO,data,491520
[14:05:20] @Get BurstRead CRC
[14:05:20] @Get BurstRead CRC
[14:05:20] @Get Pre-Trig Sample Num
[14:05:20] @Get Post-Trig Sample Num
[14:05:20] @Get Pre-Trig Samples Captured
[14:05:20] @Get Trig Ptr
[14:05:20] #trigPtr = 454
[14:05:20] #dataSize=15, numRead=4096, trace_out=4096
[14:05:20] #trig0={blockPosition:0,triggerPosition:256}
[14:05:20] finished download trigger memory of core0
[14:05:20] @UnlockCable
[14:05:20] @ReleaseCablePort
[14:05:20] @Disconnect
[14:05:20] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:05:21] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:05:21] Connecting cableserver to run Reveal debugger....
[14:05:21] @Connect
[14:05:21] @SetSharableApplications,2,Reveal,Mico
[14:05:22] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:05:22] @LockCable
[14:05:22] @GetServerStatus
[14:05:22] @Read
[14:05:22] @SetTargetDevice,0
[14:05:22] Connecting core0....
[14:05:22] @ShiftIR,8,0,ER1
[14:05:22] @ShiftDR,21,0,data (select core0)
[14:05:22] @ShiftIR,8,0,ER2
[14:05:22] Configuring core0....
[14:05:22] @JumpState,RUN_TEST_IDLE
[14:05:22] @JumpState,RUN_TEST_IDLE
[14:05:22] @JumpState,RUN_TEST_IDLE
[14:05:22] @ShiftIR,8,0,NOP
[14:05:22] @JumpState,RUN_TEST_IDLE
[14:05:22] @ShiftIR,8,0,ER2
[14:05:22] @Set Odd Parity readback
[14:05:22] @Set Odd Parity
[14:05:23] @Set LA Start/Stop readback
[14:05:23] @Set LA Start/Stop 
[14:05:23] #Reveal IP Version = 1_6_042617
[14:05:23] @Get Pattern
[14:05:23] #pattern readout = a5a5
[14:05:23] pattern readout passed!
[14:05:23] @Get Tracy Signature
[14:05:23] @Get Tracy Signature
[14:05:23] #signature from core0 = 354344330
[14:05:23] signature from core0 passed!
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Opcode Value
[14:05:23] @Set Comp Value
[14:05:23] @Set Mask Value
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Event Count
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Event Count
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Event Count
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Event Count
[14:05:23] @Set Then Num
[14:05:23] @Set NEXT THEN
[14:05:23] @Set Cnt Cntg
[14:05:23] @Set Event Count
[14:05:23] @Set Event Count
[14:05:23] @Get BurstWrite CRC
[14:05:23] @Set Truth Tbl Addr Cnter Init
[14:05:23] @Set Truth Table Prog
[14:05:23] Configuring in burst mode....
[14:05:23] @Get BurstWrite CRC
[14:05:23] @Enable TE Trig
[14:05:23] @Enable Trig Output OR All readback
[14:05:23] @Enable Trig Output OR All
[14:05:23] @Set Pre-Trig Sample
[14:05:23] @Set Post-Trig Sample
[14:05:23] finished configuration of core0
[14:05:23] Starting all active cores....
[14:05:23] @ShiftIR,8,0,ER1
[14:05:23] @ShiftDR,21,0,data (select active cores)
[14:05:23] @ShiftIR,8,0,ER2
[14:05:23] @Set LA Start cores
[14:05:23] @UnlockCable
[14:05:23] Running all active cores....
[14:05:23] @LockCable
[14:05:23] Polling trigger memory of core0....
[14:05:23] @ShiftIR,8,0,ER1
[14:05:23] @ShiftDR,21,0,data (select core0)
[14:05:23] @ShiftIR,8,0,ER2
[14:05:23] @Get Force Trigger bit
[14:05:23] #TM_CTL_0=3
[14:05:23] @Get Trig Detected Cnt
[14:05:23] #numDetectedTriggers = 0
[14:05:23] @Get Mem Block Full Cnt
[14:05:23] #memFullCnt = 0
[14:05:23] detected 0 triggers of core0
[14:05:23] captured 0 memory blocks of core0
[14:05:23] @UnlockCable
[14:05:24] Running all active cores....
[14:05:24] @LockCable
[14:05:24] Polling trigger memory of core0....
[14:05:24] @ShiftIR,8,0,ER1
[14:05:24] @ShiftDR,21,0,data (select core0)
[14:05:24] @ShiftIR,8,0,ER2
[14:05:24] @Get Force Trigger bit
[14:05:24] #TM_CTL_0=3
[14:05:24] @Get Trig Detected Cnt
[14:05:24] #numDetectedTriggers = 0
[14:05:24] @Get Mem Block Full Cnt
[14:05:24] #memFullCnt = 0
[14:05:24] detected 0 triggers of core0
[14:05:24] captured 0 memory blocks of core0
[14:05:24] @UnlockCable
[14:05:25] Running all active cores....
[14:05:25] @LockCable
[14:05:25] Polling trigger memory of core0....
[14:05:25] @ShiftIR,8,0,ER1
[14:05:25] @ShiftDR,21,0,data (select core0)
[14:05:25] @ShiftIR,8,0,ER2
[14:05:25] @Get Force Trigger bit
[14:05:25] #TM_CTL_0=3
[14:05:25] @Get Trig Detected Cnt
[14:05:25] #numDetectedTriggers = 0
[14:05:25] @Get Mem Block Full Cnt
[14:05:25] #memFullCnt = 0
[14:05:25] detected 0 triggers of core0
[14:05:25] captured 0 memory blocks of core0
[14:05:25] @UnlockCable
[14:05:26] Running all active cores....
[14:05:26] @LockCable
[14:05:26] Polling trigger memory of core0....
[14:05:26] @ShiftIR,8,0,ER1
[14:05:26] @ShiftDR,21,0,data (select core0)
[14:05:26] @ShiftIR,8,0,ER2
[14:05:26] @Get Force Trigger bit
[14:05:26] #TM_CTL_0=3
[14:05:26] @Get Trig Detected Cnt
[14:05:26] #numDetectedTriggers = 0
[14:05:26] @Get Mem Block Full Cnt
[14:05:26] #memFullCnt = 0
[14:05:26] detected 0 triggers of core0
[14:05:26] captured 0 memory blocks of core0
[14:05:26] @UnlockCable
[14:05:27] Running all active cores....
[14:05:27] @LockCable
[14:05:27] Polling trigger memory of core0....
[14:05:27] @ShiftIR,8,0,ER1
[14:05:27] @ShiftDR,21,0,data (select core0)
[14:05:27] @ShiftIR,8,0,ER2
[14:05:27] @Get Force Trigger bit
[14:05:27] #TM_CTL_0=3
[14:05:27] @Get Trig Detected Cnt
[14:05:27] #numDetectedTriggers = 0
[14:05:27] @Get Mem Block Full Cnt
[14:05:27] #memFullCnt = 0
[14:05:27] detected 0 triggers of core0
[14:05:27] captured 0 memory blocks of core0
[14:05:27] @UnlockCable
[14:05:28] Running all active cores....
[14:05:28] @LockCable
[14:05:28] Polling trigger memory of core0....
[14:05:28] @ShiftIR,8,0,ER1
[14:05:28] @ShiftDR,21,0,data (select core0)
[14:05:28] @ShiftIR,8,0,ER2
[14:05:28] @Get Force Trigger bit
[14:05:28] #TM_CTL_0=3
[14:05:28] @Get Trig Detected Cnt
[14:05:28] #numDetectedTriggers = 0
[14:05:28] @Get Mem Block Full Cnt
[14:05:28] #memFullCnt = 0
[14:05:28] detected 0 triggers of core0
[14:05:28] captured 0 memory blocks of core0
[14:05:28] @UnlockCable
[14:05:29] Running all active cores....
[14:05:29] @LockCable
[14:05:29] Polling trigger memory of core0....
[14:05:29] @ShiftIR,8,0,ER1
[14:05:29] @ShiftDR,21,0,data (select core0)
[14:05:29] @ShiftIR,8,0,ER2
[14:05:29] @Get Force Trigger bit
[14:05:29] #TM_CTL_0=3
[14:05:29] @Get Trig Detected Cnt
[14:05:29] #numDetectedTriggers = 0
[14:05:29] @Get Mem Block Full Cnt
[14:05:29] #memFullCnt = 0
[14:05:29] detected 0 triggers of core0
[14:05:29] captured 0 memory blocks of core0
[14:05:29] @UnlockCable
[14:05:30] Running all active cores....
[14:05:30] @LockCable
[14:05:30] Polling trigger memory of core0....
[14:05:30] @ShiftIR,8,0,ER1
[14:05:30] @ShiftDR,21,0,data (select core0)
[14:05:30] @ShiftIR,8,0,ER2
[14:05:30] @Get Force Trigger bit
[14:05:30] #TM_CTL_0=3
[14:05:30] @Get Trig Detected Cnt
[14:05:30] #numDetectedTriggers = 0
[14:05:30] @Get Mem Block Full Cnt
[14:05:30] #memFullCnt = 0
[14:05:30] detected 0 triggers of core0
[14:05:30] captured 0 memory blocks of core0
[14:05:30] @UnlockCable
[14:05:31] Running all active cores....
[14:05:31] @LockCable
[14:05:31] Polling trigger memory of core0....
[14:05:31] @ShiftIR,8,0,ER1
[14:05:31] @ShiftDR,21,0,data (select core0)
[14:05:31] @ShiftIR,8,0,ER2
[14:05:31] @Get Force Trigger bit
[14:05:31] #TM_CTL_0=3
[14:05:31] @Get Trig Detected Cnt
[14:05:31] #numDetectedTriggers = 0
[14:05:31] @Get Mem Block Full Cnt
[14:05:31] #memFullCnt = 0
[14:05:31] detected 0 triggers of core0
[14:05:31] captured 0 memory blocks of core0
[14:05:31] @UnlockCable
[14:05:32] Running all active cores....
[14:05:32] @LockCable
[14:05:32] Polling trigger memory of core0....
[14:05:32] @ShiftIR,8,0,ER1
[14:05:32] @ShiftDR,21,0,data (select core0)
[14:05:32] @ShiftIR,8,0,ER2
[14:05:32] @Get Force Trigger bit
[14:05:32] #TM_CTL_0=3
[14:05:32] @Get Trig Detected Cnt
[14:05:32] #numDetectedTriggers = 0
[14:05:32] @Get Mem Block Full Cnt
[14:05:32] #memFullCnt = 0
[14:05:32] detected 0 triggers of core0
[14:05:32] captured 0 memory blocks of core0
[14:05:32] @UnlockCable
[14:05:33] Running all active cores....
[14:05:33] @LockCable
[14:05:33] Polling trigger memory of core0....
[14:05:33] @ShiftIR,8,0,ER1
[14:05:33] @ShiftDR,21,0,data (select core0)
[14:05:33] @ShiftIR,8,0,ER2
[14:05:33] @Get Force Trigger bit
[14:05:33] #TM_CTL_0=3
[14:05:33] @Get Trig Detected Cnt
[14:05:33] #numDetectedTriggers = 0
[14:05:33] @Get Mem Block Full Cnt
[14:05:33] #memFullCnt = 0
[14:05:33] detected 0 triggers of core0
[14:05:33] captured 0 memory blocks of core0
[14:05:33] @UnlockCable
[14:05:35] Running all active cores....
[14:05:35] @LockCable
[14:05:35] Polling trigger memory of core0....
[14:05:35] @ShiftIR,8,0,ER1
[14:05:35] @ShiftDR,21,0,data (select core0)
[14:05:35] @ShiftIR,8,0,ER2
[14:05:35] @Get Force Trigger bit
[14:05:35] #TM_CTL_0=3
[14:05:35] @Get Trig Detected Cnt
[14:05:35] #numDetectedTriggers = 0
[14:05:35] @Get Mem Block Full Cnt
[14:05:35] #memFullCnt = 0
[14:05:35] detected 0 triggers of core0
[14:05:35] captured 0 memory blocks of core0
[14:05:35] @UnlockCable
[14:05:36] Running all active cores....
[14:05:36] @LockCable
[14:05:36] Polling trigger memory of core0....
[14:05:36] @ShiftIR,8,0,ER1
[14:05:36] @ShiftDR,21,0,data (select core0)
[14:05:36] @ShiftIR,8,0,ER2
[14:05:36] @Get Force Trigger bit
[14:05:36] #TM_CTL_0=3
[14:05:36] @Get Trig Detected Cnt
[14:05:36] #numDetectedTriggers = 0
[14:05:36] @Get Mem Block Full Cnt
[14:05:36] #memFullCnt = 0
[14:05:36] detected 0 triggers of core0
[14:05:36] captured 0 memory blocks of core0
[14:05:36] @UnlockCable
[14:05:37] Running all active cores....
[14:05:37] @LockCable
[14:05:37] Polling trigger memory of core0....
[14:05:37] @ShiftIR,8,0,ER1
[14:05:37] @ShiftDR,21,0,data (select core0)
[14:05:37] @ShiftIR,8,0,ER2
[14:05:37] @Get Force Trigger bit
[14:05:37] #TM_CTL_0=3
[14:05:37] User has manually triggered core0!
[14:05:37] @set Force Trigger bit
[14:05:37] @set Force Trigger bit
[14:05:37] @Get Trig Detected Cnt
[14:05:37] #numDetectedTriggers = 1
[14:05:37] @Get Mem Block Full Cnt
[14:05:37] #memFullCnt = 1
[14:05:37] Downloading trigger memory of core0....
[14:05:37] @Is LA Armed
[14:05:37] @Set LA Start/Stop readback
[14:05:37] @Set LA Start/Stop 
[14:05:37] @Set LA Start/Stop readback
[14:05:37] @Set LA Start/Stop 
[14:05:37] @Get Trig Detected Cnt
[14:05:37] #numDetectedTriggers = 1
[14:05:37] @Get Mem Block Full Cnt
[14:05:37] #memFullCnt = 1
[14:05:37] @Get Last Addr Written
[14:05:37] #lastAddrWritten = 3876
[14:05:37] @Get Multiple Trig Enbl
[14:05:37] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:37] @Get BurstRead CRC
[14:05:37] @Set Trace Mem Cnter Init
[14:05:37] Uploading in burst mode....
[14:05:37] @ShiftDR,491520,1,data (burst read)
[14:05:37] @GetTDO,data,491520
[14:05:37] @Get BurstRead CRC
[14:05:37] @Get BurstRead CRC
[14:05:37] @Get Pre-Trig Sample Num
[14:05:37] @Get Post-Trig Sample Num
[14:05:37] @Get Pre-Trig Samples Captured
[14:05:37] @Get Trig Ptr
[14:05:37] #trigPtr = 42
[14:05:37] #dataSize=15, numRead=4096, trace_out=4096
[14:05:37] #trig0={blockPosition:0,triggerPosition:256}
[14:05:37] finished download trigger memory of core0
[14:05:37] @UnlockCable
[14:05:37] @ReleaseCablePort
[14:05:37] @Disconnect
[14:05:37] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:05:38] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:05:38] Connecting cableserver to run Reveal debugger....
[14:05:38] @Connect
[14:05:38] @SetSharableApplications,2,Reveal,Mico
[14:05:39] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:05:39] @LockCable
[14:05:39] @GetServerStatus
[14:05:39] @Read
[14:05:39] @SetTargetDevice,0
[14:05:39] Connecting core0....
[14:05:39] @ShiftIR,8,0,ER1
[14:05:39] @ShiftDR,21,0,data (select core0)
[14:05:39] @ShiftIR,8,0,ER2
[14:05:39] Configuring core0....
[14:05:39] @JumpState,RUN_TEST_IDLE
[14:05:39] @JumpState,RUN_TEST_IDLE
[14:05:39] @JumpState,RUN_TEST_IDLE
[14:05:39] @ShiftIR,8,0,NOP
[14:05:39] @JumpState,RUN_TEST_IDLE
[14:05:39] @ShiftIR,8,0,ER2
[14:05:39] @Set Odd Parity readback
[14:05:39] @Set Odd Parity
[14:05:39] @Set LA Start/Stop readback
[14:05:39] @Set LA Start/Stop 
[14:05:39] #Reveal IP Version = 1_6_042617
[14:05:39] @Get Pattern
[14:05:39] #pattern readout = a5a5
[14:05:39] pattern readout passed!
[14:05:39] @Get Tracy Signature
[14:05:39] @Get Tracy Signature
[14:05:39] #signature from core0 = 354344330
[14:05:39] signature from core0 passed!
[14:05:39] @Set Opcode Value
[14:05:39] @Set Comp Value
[14:05:39] @Set Mask Value
[14:05:39] @Set Opcode Value
[14:05:39] @Set Comp Value
[14:05:39] @Set Mask Value
[14:05:39] @Set Opcode Value
[14:05:39] @Set Comp Value
[14:05:40] @Set Mask Value
[14:05:40] @Set Opcode Value
[14:05:40] @Set Comp Value
[14:05:40] @Set Mask Value
[14:05:40] @Set Opcode Value
[14:05:40] @Set Comp Value
[14:05:40] @Set Mask Value
[14:05:40] @Set Opcode Value
[14:05:40] @Set Comp Value
[14:05:40] @Set Mask Value
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Event Count
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Event Count
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Event Count
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Event Count
[14:05:40] @Set Then Num
[14:05:40] @Set NEXT THEN
[14:05:40] @Set Cnt Cntg
[14:05:40] @Set Event Count
[14:05:40] @Set Event Count
[14:05:40] @Get BurstWrite CRC
[14:05:40] @Set Truth Tbl Addr Cnter Init
[14:05:40] @Set Truth Table Prog
[14:05:40] Configuring in burst mode....
[14:05:40] @Get BurstWrite CRC
[14:05:40] @Enable TE Trig
[14:05:40] @Enable Trig Output OR All readback
[14:05:40] @Enable Trig Output OR All
[14:05:40] @Set Pre-Trig Sample
[14:05:40] @Set Post-Trig Sample
[14:05:40] finished configuration of core0
[14:05:40] Starting all active cores....
[14:05:40] @ShiftIR,8,0,ER1
[14:05:40] @ShiftDR,21,0,data (select active cores)
[14:05:40] @ShiftIR,8,0,ER2
[14:05:40] @Set LA Start cores
[14:05:40] @UnlockCable
[14:05:40] Running all active cores....
[14:05:40] @LockCable
[14:05:40] Polling trigger memory of core0....
[14:05:40] @ShiftIR,8,0,ER1
[14:05:40] @ShiftDR,21,0,data (select core0)
[14:05:40] @ShiftIR,8,0,ER2
[14:05:40] @Get Force Trigger bit
[14:05:40] #TM_CTL_0=3
[14:05:40] @Get Trig Detected Cnt
[14:05:40] #numDetectedTriggers = 0
[14:05:40] @Get Mem Block Full Cnt
[14:05:40] #memFullCnt = 0
[14:05:40] detected 0 triggers of core0
[14:05:40] captured 0 memory blocks of core0
[14:05:40] @UnlockCable
[14:05:41] Running all active cores....
[14:05:41] @LockCable
[14:05:41] Polling trigger memory of core0....
[14:05:41] @ShiftIR,8,0,ER1
[14:05:41] @ShiftDR,21,0,data (select core0)
[14:05:41] @ShiftIR,8,0,ER2
[14:05:41] @Get Force Trigger bit
[14:05:41] #TM_CTL_0=3
[14:05:41] @Get Trig Detected Cnt
[14:05:41] #numDetectedTriggers = 0
[14:05:41] @Get Mem Block Full Cnt
[14:05:41] #memFullCnt = 0
[14:05:41] detected 0 triggers of core0
[14:05:41] captured 0 memory blocks of core0
[14:05:41] @UnlockCable
[14:05:42] Running all active cores....
[14:05:42] @LockCable
[14:05:42] Polling trigger memory of core0....
[14:05:42] @ShiftIR,8,0,ER1
[14:05:42] @ShiftDR,21,0,data (select core0)
[14:05:42] @ShiftIR,8,0,ER2
[14:05:42] @Get Force Trigger bit
[14:05:42] #TM_CTL_0=3
[14:05:42] @Get Trig Detected Cnt
[14:05:42] #numDetectedTriggers = 0
[14:05:42] @Get Mem Block Full Cnt
[14:05:42] #memFullCnt = 0
[14:05:42] detected 0 triggers of core0
[14:05:42] captured 0 memory blocks of core0
[14:05:42] @UnlockCable
[14:05:43] Running all active cores....
[14:05:43] @LockCable
[14:05:43] Polling trigger memory of core0....
[14:05:43] @ShiftIR,8,0,ER1
[14:05:43] @ShiftDR,21,0,data (select core0)
[14:05:43] @ShiftIR,8,0,ER2
[14:05:43] @Get Force Trigger bit
[14:05:43] #TM_CTL_0=3
[14:05:43] @Get Trig Detected Cnt
[14:05:43] #numDetectedTriggers = 0
[14:05:43] @Get Mem Block Full Cnt
[14:05:43] #memFullCnt = 0
[14:05:43] detected 0 triggers of core0
[14:05:43] captured 0 memory blocks of core0
[14:05:43] @UnlockCable
[14:05:44] Running all active cores....
[14:05:44] @LockCable
[14:05:44] Polling trigger memory of core0....
[14:05:44] @ShiftIR,8,0,ER1
[14:05:44] @ShiftDR,21,0,data (select core0)
[14:05:44] @ShiftIR,8,0,ER2
[14:05:44] @Get Force Trigger bit
[14:05:44] #TM_CTL_0=3
[14:05:44] @Get Trig Detected Cnt
[14:05:44] #numDetectedTriggers = 0
[14:05:44] @Get Mem Block Full Cnt
[14:05:44] #memFullCnt = 0
[14:05:44] detected 0 triggers of core0
[14:05:44] captured 0 memory blocks of core0
[14:05:44] @UnlockCable
[14:05:45] Running all active cores....
[14:05:45] @LockCable
[14:05:45] Polling trigger memory of core0....
[14:05:45] @ShiftIR,8,0,ER1
[14:05:45] @ShiftDR,21,0,data (select core0)
[14:05:45] @ShiftIR,8,0,ER2
[14:05:45] @Get Force Trigger bit
[14:05:45] #TM_CTL_0=3
[14:05:45] @Get Trig Detected Cnt
[14:05:45] #numDetectedTriggers = 0
[14:05:45] @Get Mem Block Full Cnt
[14:05:45] #memFullCnt = 0
[14:05:45] detected 0 triggers of core0
[14:05:45] captured 0 memory blocks of core0
[14:05:45] @UnlockCable
[14:05:46] Running all active cores....
[14:05:46] @LockCable
[14:05:46] Polling trigger memory of core0....
[14:05:46] @ShiftIR,8,0,ER1
[14:05:46] @ShiftDR,21,0,data (select core0)
[14:05:46] @ShiftIR,8,0,ER2
[14:05:46] @Get Force Trigger bit
[14:05:46] #TM_CTL_0=3
[14:05:46] User has manually triggered core0!
[14:05:46] @set Force Trigger bit
[14:05:46] @set Force Trigger bit
[14:05:46] @Get Trig Detected Cnt
[14:05:46] #numDetectedTriggers = 1
[14:05:46] @Get Mem Block Full Cnt
[14:05:46] #memFullCnt = 1
[14:05:46] Downloading trigger memory of core0....
[14:05:46] @Is LA Armed
[14:05:46] @Set LA Start/Stop readback
[14:05:46] @Set LA Start/Stop 
[14:05:46] @Set LA Start/Stop readback
[14:05:46] @Set LA Start/Stop 
[14:05:46] @Get Trig Detected Cnt
[14:05:46] #numDetectedTriggers = 1
[14:05:46] @Get Mem Block Full Cnt
[14:05:46] #memFullCnt = 1
[14:05:46] @Get Last Addr Written
[14:05:46] #lastAddrWritten = 2289
[14:05:46] @Get Multiple Trig Enbl
[14:05:46] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:05:46] @Get BurstRead CRC
[14:05:46] @Set Trace Mem Cnter Init
[14:05:46] Uploading in burst mode....
[14:05:46] @ShiftDR,491520,1,data (burst read)
[14:05:46] @GetTDO,data,491520
[14:05:46] @Get BurstRead CRC
[14:05:46] @Get BurstRead CRC
[14:05:46] @Get Pre-Trig Sample Num
[14:05:46] @Get Post-Trig Sample Num
[14:05:46] @Get Pre-Trig Samples Captured
[14:05:46] @Get Trig Ptr
[14:05:46] #trigPtr = 2551
[14:05:46] #dataSize=15, numRead=4096, trace_out=4096
[14:05:46] #trig0={blockPosition:0,triggerPosition:256}
[14:05:46] finished download trigger memory of core0
[14:05:46] @UnlockCable
[14:05:47] @ReleaseCablePort
[14:05:47] @Disconnect
[14:05:47] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:06:00] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:06:00] Connecting cableserver to run Reveal debugger....
[14:06:00] @Connect
[14:06:00] @SetSharableApplications,2,Reveal,Mico
[14:06:01] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:06:01] @LockCable
[14:06:01] @GetServerStatus
[14:06:01] @Read
[14:06:01] @SetTargetDevice,0
[14:06:01] Connecting core0....
[14:06:01] @ShiftIR,8,0,ER1
[14:06:01] @ShiftDR,21,0,data (select core0)
[14:06:01] @ShiftIR,8,0,ER2
[14:06:01] Configuring core0....
[14:06:01] @JumpState,RUN_TEST_IDLE
[14:06:01] @JumpState,RUN_TEST_IDLE
[14:06:01] @JumpState,RUN_TEST_IDLE
[14:06:01] @ShiftIR,8,0,NOP
[14:06:01] @JumpState,RUN_TEST_IDLE
[14:06:01] @ShiftIR,8,0,ER2
[14:06:01] @Set Odd Parity readback
[14:06:01] @Set Odd Parity
[14:06:01] @Set LA Start/Stop readback
[14:06:01] @Set LA Start/Stop 
[14:06:01] #Reveal IP Version = 1_6_042617
[14:06:01] @Get Pattern
[14:06:01] #pattern readout = a5a5
[14:06:01] pattern readout passed!
[14:06:01] @Get Tracy Signature
[14:06:01] @Get Tracy Signature
[14:06:01] #signature from core0 = 354344330
[14:06:01] signature from core0 passed!
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Opcode Value
[14:06:01] @Set Comp Value
[14:06:01] @Set Mask Value
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Event Count
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Event Count
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Event Count
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Event Count
[14:06:01] @Set Then Num
[14:06:01] @Set NEXT THEN
[14:06:01] @Set Cnt Cntg
[14:06:01] @Set Event Count
[14:06:01] @Set Event Count
[14:06:01] @Get BurstWrite CRC
[14:06:01] @Set Truth Tbl Addr Cnter Init
[14:06:01] @Set Truth Table Prog
[14:06:01] Configuring in burst mode....
[14:06:01] @Get BurstWrite CRC
[14:06:01] @Enable TE Trig
[14:06:01] @Enable Trig Output OR All readback
[14:06:01] @Enable Trig Output OR All
[14:06:01] @Set Pre-Trig Sample
[14:06:01] @Set Post-Trig Sample
[14:06:01] finished configuration of core0
[14:06:01] Starting all active cores....
[14:06:01] @ShiftIR,8,0,ER1
[14:06:01] @ShiftDR,21,0,data (select active cores)
[14:06:01] @ShiftIR,8,0,ER2
[14:06:01] @Set LA Start cores
[14:06:01] @UnlockCable
[14:06:01] Running all active cores....
[14:06:01] @LockCable
[14:06:01] Polling trigger memory of core0....
[14:06:01] @ShiftIR,8,0,ER1
[14:06:01] @ShiftDR,21,0,data (select core0)
[14:06:01] @ShiftIR,8,0,ER2
[14:06:01] @Get Force Trigger bit
[14:06:01] #TM_CTL_0=3
[14:06:01] @Get Trig Detected Cnt
[14:06:01] #numDetectedTriggers = 0
[14:06:01] @Get Mem Block Full Cnt
[14:06:01] #memFullCnt = 0
[14:06:01] detected 0 triggers of core0
[14:06:01] captured 0 memory blocks of core0
[14:06:01] @UnlockCable
[14:06:02] Running all active cores....
[14:06:02] @LockCable
[14:06:02] Polling trigger memory of core0....
[14:06:02] @ShiftIR,8,0,ER1
[14:06:02] @ShiftDR,21,0,data (select core0)
[14:06:02] @ShiftIR,8,0,ER2
[14:06:02] @Get Force Trigger bit
[14:06:02] #TM_CTL_0=3
[14:06:02] @Get Trig Detected Cnt
[14:06:02] #numDetectedTriggers = 0
[14:06:02] @Get Mem Block Full Cnt
[14:06:02] #memFullCnt = 0
[14:06:02] detected 0 triggers of core0
[14:06:02] captured 0 memory blocks of core0
[14:06:02] @UnlockCable
[14:06:03] Running all active cores....
[14:06:03] @LockCable
[14:06:03] Polling trigger memory of core0....
[14:06:03] @ShiftIR,8,0,ER1
[14:06:03] @ShiftDR,21,0,data (select core0)
[14:06:03] @ShiftIR,8,0,ER2
[14:06:03] @Get Force Trigger bit
[14:06:03] #TM_CTL_0=3
[14:06:03] @Get Trig Detected Cnt
[14:06:03] #numDetectedTriggers = 0
[14:06:03] @Get Mem Block Full Cnt
[14:06:03] #memFullCnt = 0
[14:06:03] detected 0 triggers of core0
[14:06:03] captured 0 memory blocks of core0
[14:06:03] @UnlockCable
[14:06:04] Running all active cores....
[14:06:04] @LockCable
[14:06:04] Polling trigger memory of core0....
[14:06:04] @ShiftIR,8,0,ER1
[14:06:04] @ShiftDR,21,0,data (select core0)
[14:06:04] @ShiftIR,8,0,ER2
[14:06:04] @Get Force Trigger bit
[14:06:04] #TM_CTL_0=5
[14:06:04] @Get Trig Detected Cnt
[14:06:04] #numDetectedTriggers = 1
[14:06:04] @Get Mem Block Full Cnt
[14:06:04] #memFullCnt = 1
[14:06:04] Downloading trigger memory of core0....
[14:06:04] @Is LA Armed
[14:06:04] @Set LA Start/Stop readback
[14:06:04] @Set LA Start/Stop 
[14:06:04] @Set LA Start/Stop readback
[14:06:04] @Set LA Start/Stop 
[14:06:04] @Get Trig Detected Cnt
[14:06:04] #numDetectedTriggers = 1
[14:06:04] @Get Mem Block Full Cnt
[14:06:04] #memFullCnt = 1
[14:06:04] @Get Last Addr Written
[14:06:04] #lastAddrWritten = 1725
[14:06:04] @Get Multiple Trig Enbl
[14:06:04] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:06:04] @Get BurstRead CRC
[14:06:04] @Set Trace Mem Cnter Init
[14:06:04] Uploading in burst mode....
[14:06:05] @ShiftDR,491520,1,data (burst read)
[14:06:05] @GetTDO,data,491520
[14:06:05] @Get BurstRead CRC
[14:06:05] @Get BurstRead CRC
[14:06:05] @Get Pre-Trig Sample Num
[14:06:05] @Get Post-Trig Sample Num
[14:06:05] @Get Pre-Trig Samples Captured
[14:06:05] @Get Trig Ptr
[14:06:05] #trigPtr = 1987
[14:06:05] #dataSize=15, numRead=4096, trace_out=4096
[14:06:05] #trig0={blockPosition:0,triggerPosition:256}
[14:06:05] finished download trigger memory of core0
[14:06:05] @UnlockCable
[14:06:05] @ReleaseCablePort
[14:06:05] @Disconnect
[14:06:05] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:06:47] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:06:47] Connecting cableserver to run Reveal debugger....
[14:06:47] @Connect
[14:06:47] @SetSharableApplications,2,Reveal,Mico
[14:06:48] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:06:48] @LockCable
[14:06:48] @GetServerStatus
[14:06:48] @Read
[14:06:48] @SetTargetDevice,0
[14:06:48] Connecting core0....
[14:06:48] @ShiftIR,8,0,ER1
[14:06:48] @ShiftDR,21,0,data (select core0)
[14:06:48] @ShiftIR,8,0,ER2
[14:06:48] Configuring core0....
[14:06:48] @JumpState,RUN_TEST_IDLE
[14:06:48] @JumpState,RUN_TEST_IDLE
[14:06:48] @JumpState,RUN_TEST_IDLE
[14:06:48] @ShiftIR,8,0,NOP
[14:06:48] @JumpState,RUN_TEST_IDLE
[14:06:48] @ShiftIR,8,0,ER2
[14:06:48] @Set Odd Parity readback
[14:06:48] @Set Odd Parity
[14:06:48] @Set LA Start/Stop readback
[14:06:48] @Set LA Start/Stop 
[14:06:48] #Reveal IP Version = 1_6_042617
[14:06:48] @Get Pattern
[14:06:48] #pattern readout = a5a5
[14:06:48] pattern readout passed!
[14:06:48] @Get Tracy Signature
[14:06:48] @Get Tracy Signature
[14:06:48] #signature from core0 = 354344330
[14:06:48] signature from core0 passed!
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Opcode Value
[14:06:48] @Set Comp Value
[14:06:48] @Set Mask Value
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Event Count
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Event Count
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Event Count
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Event Count
[14:06:48] @Set Then Num
[14:06:48] @Set NEXT THEN
[14:06:48] @Set Cnt Cntg
[14:06:48] @Set Event Count
[14:06:48] @Set Event Count
[14:06:48] @Get BurstWrite CRC
[14:06:48] @Set Truth Tbl Addr Cnter Init
[14:06:48] @Set Truth Table Prog
[14:06:48] Configuring in burst mode....
[14:06:48] @Get BurstWrite CRC
[14:06:48] @Enable TE Trig
[14:06:48] @Enable Trig Output OR All readback
[14:06:48] @Enable Trig Output OR All
[14:06:48] @Set Pre-Trig Sample
[14:06:48] @Set Post-Trig Sample
[14:06:48] finished configuration of core0
[14:06:48] Starting all active cores....
[14:06:48] @ShiftIR,8,0,ER1
[14:06:48] @ShiftDR,21,0,data (select active cores)
[14:06:48] @ShiftIR,8,0,ER2
[14:06:48] @Set LA Start cores
[14:06:48] @UnlockCable
[14:06:48] Running all active cores....
[14:06:48] @LockCable
[14:06:48] Polling trigger memory of core0....
[14:06:48] @ShiftIR,8,0,ER1
[14:06:48] @ShiftDR,21,0,data (select core0)
[14:06:48] @ShiftIR,8,0,ER2
[14:06:48] @Get Force Trigger bit
[14:06:48] #TM_CTL_0=3
[14:06:48] @Get Trig Detected Cnt
[14:06:48] #numDetectedTriggers = 0
[14:06:48] @Get Mem Block Full Cnt
[14:06:48] #memFullCnt = 0
[14:06:48] detected 0 triggers of core0
[14:06:48] captured 0 memory blocks of core0
[14:06:48] @UnlockCable
[14:06:49] Running all active cores....
[14:06:49] @LockCable
[14:06:49] Polling trigger memory of core0....
[14:06:49] @ShiftIR,8,0,ER1
[14:06:49] @ShiftDR,21,0,data (select core0)
[14:06:49] @ShiftIR,8,0,ER2
[14:06:49] @Get Force Trigger bit
[14:06:49] #TM_CTL_0=3
[14:06:49] @Get Trig Detected Cnt
[14:06:49] #numDetectedTriggers = 0
[14:06:49] @Get Mem Block Full Cnt
[14:06:49] #memFullCnt = 0
[14:06:49] detected 0 triggers of core0
[14:06:49] captured 0 memory blocks of core0
[14:06:49] @UnlockCable
[14:06:50] Running all active cores....
[14:06:50] @LockCable
[14:06:50] Polling trigger memory of core0....
[14:06:50] @ShiftIR,8,0,ER1
[14:06:50] @ShiftDR,21,0,data (select core0)
[14:06:50] @ShiftIR,8,0,ER2
[14:06:50] @Get Force Trigger bit
[14:06:50] #TM_CTL_0=3
[14:06:50] @Get Trig Detected Cnt
[14:06:50] #numDetectedTriggers = 0
[14:06:50] @Get Mem Block Full Cnt
[14:06:50] #memFullCnt = 0
[14:06:50] detected 0 triggers of core0
[14:06:50] captured 0 memory blocks of core0
[14:06:50] @UnlockCable
[14:06:51] Running all active cores....
[14:06:51] @LockCable
[14:06:51] Polling trigger memory of core0....
[14:06:51] @ShiftIR,8,0,ER1
[14:06:51] @ShiftDR,21,0,data (select core0)
[14:06:51] @ShiftIR,8,0,ER2
[14:06:51] @Get Force Trigger bit
[14:06:51] #TM_CTL_0=3
[14:06:51] @Get Trig Detected Cnt
[14:06:51] #numDetectedTriggers = 0
[14:06:51] @Get Mem Block Full Cnt
[14:06:51] #memFullCnt = 0
[14:06:51] detected 0 triggers of core0
[14:06:51] captured 0 memory blocks of core0
[14:06:51] @UnlockCable
[14:06:52] Running all active cores....
[14:06:52] @LockCable
[14:06:52] Polling trigger memory of core0....
[14:06:52] @ShiftIR,8,0,ER1
[14:06:52] @ShiftDR,21,0,data (select core0)
[14:06:52] @ShiftIR,8,0,ER2
[14:06:52] @Get Force Trigger bit
[14:06:52] #TM_CTL_0=3
[14:06:52] @Get Trig Detected Cnt
[14:06:52] #numDetectedTriggers = 0
[14:06:52] @Get Mem Block Full Cnt
[14:06:52] #memFullCnt = 0
[14:06:52] detected 0 triggers of core0
[14:06:52] captured 0 memory blocks of core0
[14:06:52] @UnlockCable
[14:06:53] Running all active cores....
[14:06:53] @LockCable
[14:06:53] Polling trigger memory of core0....
[14:06:53] @ShiftIR,8,0,ER1
[14:06:53] @ShiftDR,21,0,data (select core0)
[14:06:53] @ShiftIR,8,0,ER2
[14:06:53] @Get Force Trigger bit
[14:06:53] #TM_CTL_0=3
[14:06:53] @Get Trig Detected Cnt
[14:06:53] #numDetectedTriggers = 0
[14:06:53] @Get Mem Block Full Cnt
[14:06:53] #memFullCnt = 0
[14:06:53] detected 0 triggers of core0
[14:06:53] captured 0 memory blocks of core0
[14:06:53] @UnlockCable
[14:06:54] Running all active cores....
[14:06:54] @LockCable
[14:06:54] Polling trigger memory of core0....
[14:06:54] @ShiftIR,8,0,ER1
[14:06:54] @ShiftDR,21,0,data (select core0)
[14:06:54] @ShiftIR,8,0,ER2
[14:06:54] @Get Force Trigger bit
[14:06:54] #TM_CTL_0=3
[14:06:54] @Get Trig Detected Cnt
[14:06:54] #numDetectedTriggers = 0
[14:06:54] @Get Mem Block Full Cnt
[14:06:54] #memFullCnt = 0
[14:06:54] detected 0 triggers of core0
[14:06:54] captured 0 memory blocks of core0
[14:06:54] @UnlockCable
[14:06:55] Running all active cores....
[14:06:55] @LockCable
[14:06:55] Polling trigger memory of core0....
[14:06:55] @ShiftIR,8,0,ER1
[14:06:55] @ShiftDR,21,0,data (select core0)
[14:06:55] @ShiftIR,8,0,ER2
[14:06:55] @Get Force Trigger bit
[14:06:55] #TM_CTL_0=3
[14:06:55] @Get Trig Detected Cnt
[14:06:55] #numDetectedTriggers = 0
[14:06:55] @Get Mem Block Full Cnt
[14:06:55] #memFullCnt = 0
[14:06:55] detected 0 triggers of core0
[14:06:55] captured 0 memory blocks of core0
[14:06:55] @UnlockCable
[14:06:56] Running all active cores....
[14:06:56] @LockCable
[14:06:56] Polling trigger memory of core0....
[14:06:56] @ShiftIR,8,0,ER1
[14:06:56] @ShiftDR,21,0,data (select core0)
[14:06:56] @ShiftIR,8,0,ER2
[14:06:56] @Get Force Trigger bit
[14:06:56] #TM_CTL_0=3
[14:06:56] @Get Trig Detected Cnt
[14:06:56] #numDetectedTriggers = 0
[14:06:56] @Get Mem Block Full Cnt
[14:06:56] #memFullCnt = 0
[14:06:56] detected 0 triggers of core0
[14:06:56] captured 0 memory blocks of core0
[14:06:56] @UnlockCable
[14:06:58] Running all active cores....
[14:06:58] @LockCable
[14:06:58] Polling trigger memory of core0....
[14:06:58] @ShiftIR,8,0,ER1
[14:06:58] @ShiftDR,21,0,data (select core0)
[14:06:58] @ShiftIR,8,0,ER2
[14:06:58] @Get Force Trigger bit
[14:06:58] #TM_CTL_0=3
[14:06:58] @Get Trig Detected Cnt
[14:06:58] #numDetectedTriggers = 0
[14:06:58] @Get Mem Block Full Cnt
[14:06:58] #memFullCnt = 0
[14:06:58] detected 0 triggers of core0
[14:06:58] captured 0 memory blocks of core0
[14:06:58] @UnlockCable
[14:06:59] Running all active cores....
[14:06:59] @LockCable
[14:06:59] Polling trigger memory of core0....
[14:06:59] @ShiftIR,8,0,ER1
[14:06:59] @ShiftDR,21,0,data (select core0)
[14:06:59] @ShiftIR,8,0,ER2
[14:06:59] @Get Force Trigger bit
[14:06:59] #TM_CTL_0=3
[14:06:59] @Get Trig Detected Cnt
[14:06:59] #numDetectedTriggers = 0
[14:06:59] @Get Mem Block Full Cnt
[14:06:59] #memFullCnt = 0
[14:06:59] detected 0 triggers of core0
[14:06:59] captured 0 memory blocks of core0
[14:06:59] @UnlockCable
[14:07:00] Running all active cores....
[14:07:00] @LockCable
[14:07:00] Polling trigger memory of core0....
[14:07:00] @ShiftIR,8,0,ER1
[14:07:00] @ShiftDR,21,0,data (select core0)
[14:07:00] @ShiftIR,8,0,ER2
[14:07:00] @Get Force Trigger bit
[14:07:00] #TM_CTL_0=3
[14:07:00] @Get Trig Detected Cnt
[14:07:00] #numDetectedTriggers = 0
[14:07:00] @Get Mem Block Full Cnt
[14:07:00] #memFullCnt = 0
[14:07:00] detected 0 triggers of core0
[14:07:00] captured 0 memory blocks of core0
[14:07:00] @UnlockCable
[14:07:01] Running all active cores....
[14:07:01] @LockCable
[14:07:01] Polling trigger memory of core0....
[14:07:01] @ShiftIR,8,0,ER1
[14:07:01] @ShiftDR,21,0,data (select core0)
[14:07:01] @ShiftIR,8,0,ER2
[14:07:01] @Get Force Trigger bit
[14:07:01] #TM_CTL_0=3
[14:07:01] @Get Trig Detected Cnt
[14:07:01] #numDetectedTriggers = 0
[14:07:01] @Get Mem Block Full Cnt
[14:07:01] #memFullCnt = 0
[14:07:01] detected 0 triggers of core0
[14:07:01] captured 0 memory blocks of core0
[14:07:01] @UnlockCable
[14:07:02] Running all active cores....
[14:07:02] @LockCable
[14:07:02] Polling trigger memory of core0....
[14:07:02] @ShiftIR,8,0,ER1
[14:07:02] @ShiftDR,21,0,data (select core0)
[14:07:02] @ShiftIR,8,0,ER2
[14:07:02] @Get Force Trigger bit
[14:07:02] #TM_CTL_0=3
[14:07:02] @Get Trig Detected Cnt
[14:07:02] #numDetectedTriggers = 0
[14:07:02] @Get Mem Block Full Cnt
[14:07:02] #memFullCnt = 0
[14:07:02] detected 0 triggers of core0
[14:07:02] captured 0 memory blocks of core0
[14:07:02] @UnlockCable
[14:07:03] Running all active cores....
[14:07:03] @LockCable
[14:07:03] Polling trigger memory of core0....
[14:07:03] @ShiftIR,8,0,ER1
[14:07:03] @ShiftDR,21,0,data (select core0)
[14:07:03] @ShiftIR,8,0,ER2
[14:07:03] @Get Force Trigger bit
[14:07:03] #TM_CTL_0=3
[14:07:03] @Get Trig Detected Cnt
[14:07:03] #numDetectedTriggers = 0
[14:07:03] @Get Mem Block Full Cnt
[14:07:03] #memFullCnt = 0
[14:07:03] detected 0 triggers of core0
[14:07:03] captured 0 memory blocks of core0
[14:07:03] @UnlockCable
[14:07:04] Running all active cores....
[14:07:04] @LockCable
[14:07:04] Polling trigger memory of core0....
[14:07:04] @ShiftIR,8,0,ER1
[14:07:04] @ShiftDR,21,0,data (select core0)
[14:07:04] @ShiftIR,8,0,ER2
[14:07:04] @Get Force Trigger bit
[14:07:04] #TM_CTL_0=3
[14:07:04] @Get Trig Detected Cnt
[14:07:04] #numDetectedTriggers = 0
[14:07:04] @Get Mem Block Full Cnt
[14:07:04] #memFullCnt = 0
[14:07:04] detected 0 triggers of core0
[14:07:04] captured 0 memory blocks of core0
[14:07:04] @UnlockCable
[14:07:05] Running all active cores....
[14:07:05] @LockCable
[14:07:05] Polling trigger memory of core0....
[14:07:05] @ShiftIR,8,0,ER1
[14:07:05] @ShiftDR,21,0,data (select core0)
[14:07:05] @ShiftIR,8,0,ER2
[14:07:05] @Get Force Trigger bit
[14:07:05] #TM_CTL_0=3
[14:07:05] @Get Trig Detected Cnt
[14:07:05] #numDetectedTriggers = 0
[14:07:05] @Get Mem Block Full Cnt
[14:07:05] #memFullCnt = 0
[14:07:05] detected 0 triggers of core0
[14:07:05] captured 0 memory blocks of core0
[14:07:05] @UnlockCable
[14:07:06] Running all active cores....
[14:07:06] @LockCable
[14:07:06] Polling trigger memory of core0....
[14:07:06] @ShiftIR,8,0,ER1
[14:07:06] @ShiftDR,21,0,data (select core0)
[14:07:06] @ShiftIR,8,0,ER2
[14:07:06] @Get Force Trigger bit
[14:07:06] #TM_CTL_0=3
[14:07:06] @Get Trig Detected Cnt
[14:07:06] #numDetectedTriggers = 0
[14:07:06] @Get Mem Block Full Cnt
[14:07:06] #memFullCnt = 0
[14:07:06] detected 0 triggers of core0
[14:07:06] captured 0 memory blocks of core0
[14:07:06] @UnlockCable
[14:07:07] Running all active cores....
[14:07:07] @LockCable
[14:07:07] Polling trigger memory of core0....
[14:07:07] @ShiftIR,8,0,ER1
[14:07:07] @ShiftDR,21,0,data (select core0)
[14:07:07] @ShiftIR,8,0,ER2
[14:07:07] @Get Force Trigger bit
[14:07:07] #TM_CTL_0=3
[14:07:07] @Get Trig Detected Cnt
[14:07:07] #numDetectedTriggers = 0
[14:07:07] @Get Mem Block Full Cnt
[14:07:07] #memFullCnt = 0
[14:07:07] detected 0 triggers of core0
[14:07:07] captured 0 memory blocks of core0
[14:07:07] @UnlockCable
[14:07:08] Running all active cores....
[14:07:08] @LockCable
[14:07:08] Polling trigger memory of core0....
[14:07:08] @ShiftIR,8,0,ER1
[14:07:08] @ShiftDR,21,0,data (select core0)
[14:07:08] @ShiftIR,8,0,ER2
[14:07:08] @Get Force Trigger bit
[14:07:08] #TM_CTL_0=3
[14:07:08] @Get Trig Detected Cnt
[14:07:08] #numDetectedTriggers = 0
[14:07:08] @Get Mem Block Full Cnt
[14:07:08] #memFullCnt = 0
[14:07:08] detected 0 triggers of core0
[14:07:08] captured 0 memory blocks of core0
[14:07:08] @UnlockCable
[14:07:09] Running all active cores....
[14:07:09] @LockCable
[14:07:09] Polling trigger memory of core0....
[14:07:09] @ShiftIR,8,0,ER1
[14:07:09] @ShiftDR,21,0,data (select core0)
[14:07:09] @ShiftIR,8,0,ER2
[14:07:09] @Get Force Trigger bit
[14:07:09] #TM_CTL_0=3
[14:07:09] @Get Trig Detected Cnt
[14:07:09] #numDetectedTriggers = 0
[14:07:09] @Get Mem Block Full Cnt
[14:07:09] #memFullCnt = 0
[14:07:09] detected 0 triggers of core0
[14:07:09] captured 0 memory blocks of core0
[14:07:09] @UnlockCable
[14:07:10] Running all active cores....
[14:07:10] @LockCable
[14:07:10] Polling trigger memory of core0....
[14:07:10] @ShiftIR,8,0,ER1
[14:07:10] @ShiftDR,21,0,data (select core0)
[14:07:10] @ShiftIR,8,0,ER2
[14:07:10] @Get Force Trigger bit
[14:07:10] #TM_CTL_0=3
[14:07:10] @Get Trig Detected Cnt
[14:07:10] #numDetectedTriggers = 0
[14:07:10] @Get Mem Block Full Cnt
[14:07:10] #memFullCnt = 0
[14:07:10] detected 0 triggers of core0
[14:07:10] captured 0 memory blocks of core0
[14:07:10] @UnlockCable
[14:07:11] Running all active cores....
[14:07:11] @LockCable
[14:07:11] Polling trigger memory of core0....
[14:07:11] @ShiftIR,8,0,ER1
[14:07:11] @ShiftDR,21,0,data (select core0)
[14:07:11] @ShiftIR,8,0,ER2
[14:07:11] @Get Force Trigger bit
[14:07:11] #TM_CTL_0=3
[14:07:11] @Get Trig Detected Cnt
[14:07:11] #numDetectedTriggers = 0
[14:07:11] @Get Mem Block Full Cnt
[14:07:11] #memFullCnt = 0
[14:07:11] detected 0 triggers of core0
[14:07:11] captured 0 memory blocks of core0
[14:07:11] @UnlockCable
[14:07:12] Running all active cores....
[14:07:12] @LockCable
[14:07:12] Polling trigger memory of core0....
[14:07:12] @ShiftIR,8,0,ER1
[14:07:12] @ShiftDR,21,0,data (select core0)
[14:07:12] @ShiftIR,8,0,ER2
[14:07:12] @Get Force Trigger bit
[14:07:12] #TM_CTL_0=3
[14:07:12] @Get Trig Detected Cnt
[14:07:12] #numDetectedTriggers = 0
[14:07:13] @Get Mem Block Full Cnt
[14:07:13] #memFullCnt = 0
[14:07:13] detected 0 triggers of core0
[14:07:13] captured 0 memory blocks of core0
[14:07:13] @UnlockCable
[14:07:14] Running all active cores....
[14:07:14] @LockCable
[14:07:14] Polling trigger memory of core0....
[14:07:14] @ShiftIR,8,0,ER1
[14:07:14] @ShiftDR,21,0,data (select core0)
[14:07:14] @ShiftIR,8,0,ER2
[14:07:14] @Get Force Trigger bit
[14:07:14] #TM_CTL_0=3
[14:07:14] @Get Trig Detected Cnt
[14:07:14] #numDetectedTriggers = 0
[14:07:14] @Get Mem Block Full Cnt
[14:07:14] #memFullCnt = 0
[14:07:14] detected 0 triggers of core0
[14:07:14] captured 0 memory blocks of core0
[14:07:14] @UnlockCable
[14:07:15] Running all active cores....
[14:07:15] @LockCable
[14:07:15] Polling trigger memory of core0....
[14:07:15] @ShiftIR,8,0,ER1
[14:07:15] @ShiftDR,21,0,data (select core0)
[14:07:15] @ShiftIR,8,0,ER2
[14:07:15] @Get Force Trigger bit
[14:07:15] #TM_CTL_0=3
[14:07:15] @Get Trig Detected Cnt
[14:07:15] #numDetectedTriggers = 0
[14:07:15] @Get Mem Block Full Cnt
[14:07:15] #memFullCnt = 0
[14:07:15] detected 0 triggers of core0
[14:07:15] captured 0 memory blocks of core0
[14:07:15] @UnlockCable
[14:07:16] Running all active cores....
[14:07:16] @LockCable
[14:07:16] Polling trigger memory of core0....
[14:07:16] @ShiftIR,8,0,ER1
[14:07:16] @ShiftDR,21,0,data (select core0)
[14:07:16] @ShiftIR,8,0,ER2
[14:07:16] @Get Force Trigger bit
[14:07:16] #TM_CTL_0=3
[14:07:16] @Get Trig Detected Cnt
[14:07:16] #numDetectedTriggers = 0
[14:07:16] @Get Mem Block Full Cnt
[14:07:16] #memFullCnt = 0
[14:07:16] detected 0 triggers of core0
[14:07:16] captured 0 memory blocks of core0
[14:07:16] @UnlockCable
[14:07:17] Running all active cores....
[14:07:17] @LockCable
[14:07:17] Polling trigger memory of core0....
[14:07:17] @ShiftIR,8,0,ER1
[14:07:17] @ShiftDR,21,0,data (select core0)
[14:07:17] @ShiftIR,8,0,ER2
[14:07:17] @Get Force Trigger bit
[14:07:17] #TM_CTL_0=3
[14:07:17] @Get Trig Detected Cnt
[14:07:17] #numDetectedTriggers = 0
[14:07:17] @Get Mem Block Full Cnt
[14:07:17] #memFullCnt = 0
[14:07:17] detected 0 triggers of core0
[14:07:17] captured 0 memory blocks of core0
[14:07:17] @UnlockCable
[14:07:18] Running all active cores....
[14:07:18] @LockCable
[14:07:18] Polling trigger memory of core0....
[14:07:18] @ShiftIR,8,0,ER1
[14:07:18] @ShiftDR,21,0,data (select core0)
[14:07:18] @ShiftIR,8,0,ER2
[14:07:18] @Get Force Trigger bit
[14:07:18] #TM_CTL_0=3
[14:07:18] @Get Trig Detected Cnt
[14:07:18] #numDetectedTriggers = 0
[14:07:18] @Get Mem Block Full Cnt
[14:07:18] #memFullCnt = 0
[14:07:18] detected 0 triggers of core0
[14:07:18] captured 0 memory blocks of core0
[14:07:18] @UnlockCable
[14:07:19] Running all active cores....
[14:07:19] @LockCable
[14:07:19] Polling trigger memory of core0....
[14:07:19] @ShiftIR,8,0,ER1
[14:07:19] @ShiftDR,21,0,data (select core0)
[14:07:19] @ShiftIR,8,0,ER2
[14:07:19] @Get Force Trigger bit
[14:07:19] #TM_CTL_0=3
[14:07:19] @Get Trig Detected Cnt
[14:07:19] #numDetectedTriggers = 0
[14:07:19] @Get Mem Block Full Cnt
[14:07:19] #memFullCnt = 0
[14:07:19] detected 0 triggers of core0
[14:07:19] captured 0 memory blocks of core0
[14:07:19] @UnlockCable
[14:07:20] Running all active cores....
[14:07:20] @LockCable
[14:07:20] Polling trigger memory of core0....
[14:07:20] @ShiftIR,8,0,ER1
[14:07:20] @ShiftDR,21,0,data (select core0)
[14:07:20] @ShiftIR,8,0,ER2
[14:07:20] @Get Force Trigger bit
[14:07:20] #TM_CTL_0=3
[14:07:20] @Get Trig Detected Cnt
[14:07:20] #numDetectedTriggers = 0
[14:07:20] @Get Mem Block Full Cnt
[14:07:20] #memFullCnt = 0
[14:07:20] detected 0 triggers of core0
[14:07:20] captured 0 memory blocks of core0
[14:07:20] @UnlockCable
[14:07:21] Running all active cores....
[14:07:21] @LockCable
[14:07:21] Polling trigger memory of core0....
[14:07:21] @ShiftIR,8,0,ER1
[14:07:21] @ShiftDR,21,0,data (select core0)
[14:07:21] @ShiftIR,8,0,ER2
[14:07:21] @Get Force Trigger bit
[14:07:21] #TM_CTL_0=3
[14:07:21] @Get Trig Detected Cnt
[14:07:21] #numDetectedTriggers = 0
[14:07:21] @Get Mem Block Full Cnt
[14:07:21] #memFullCnt = 0
[14:07:21] detected 0 triggers of core0
[14:07:21] captured 0 memory blocks of core0
[14:07:21] @UnlockCable
[14:07:22] Running all active cores....
[14:07:22] @LockCable
[14:07:22] Polling trigger memory of core0....
[14:07:22] @ShiftIR,8,0,ER1
[14:07:22] @ShiftDR,21,0,data (select core0)
[14:07:22] @ShiftIR,8,0,ER2
[14:07:22] @Get Force Trigger bit
[14:07:22] #TM_CTL_0=3
[14:07:22] @Get Trig Detected Cnt
[14:07:22] #numDetectedTriggers = 0
[14:07:22] @Get Mem Block Full Cnt
[14:07:22] #memFullCnt = 0
[14:07:22] detected 0 triggers of core0
[14:07:22] captured 0 memory blocks of core0
[14:07:22] @UnlockCable
[14:07:23] Running all active cores....
[14:07:23] @LockCable
[14:07:23] Polling trigger memory of core0....
[14:07:23] @ShiftIR,8,0,ER1
[14:07:23] @ShiftDR,21,0,data (select core0)
[14:07:23] @ShiftIR,8,0,ER2
[14:07:23] @Get Force Trigger bit
[14:07:23] #TM_CTL_0=3
[14:07:23] @Get Trig Detected Cnt
[14:07:23] #numDetectedTriggers = 0
[14:07:23] @Get Mem Block Full Cnt
[14:07:23] #memFullCnt = 0
[14:07:23] detected 0 triggers of core0
[14:07:23] captured 0 memory blocks of core0
[14:07:23] @UnlockCable
[14:07:24] Running all active cores....
[14:07:24] @LockCable
[14:07:24] Polling trigger memory of core0....
[14:07:24] @ShiftIR,8,0,ER1
[14:07:24] @ShiftDR,21,0,data (select core0)
[14:07:24] @ShiftIR,8,0,ER2
[14:07:24] @Get Force Trigger bit
[14:07:24] #TM_CTL_0=3
[14:07:24] @Get Trig Detected Cnt
[14:07:24] #numDetectedTriggers = 0
[14:07:24] @Get Mem Block Full Cnt
[14:07:24] #memFullCnt = 0
[14:07:24] detected 0 triggers of core0
[14:07:24] captured 0 memory blocks of core0
[14:07:24] @UnlockCable
[14:07:25] Running all active cores....
[14:07:25] @LockCable
[14:07:25] Polling trigger memory of core0....
[14:07:25] @ShiftIR,8,0,ER1
[14:07:25] @ShiftDR,21,0,data (select core0)
[14:07:25] @ShiftIR,8,0,ER2
[14:07:25] @Get Force Trigger bit
[14:07:25] #TM_CTL_0=3
[14:07:25] User has manually triggered core0!
[14:07:25] @set Force Trigger bit
[14:07:25] @set Force Trigger bit
[14:07:25] @Get Trig Detected Cnt
[14:07:25] #numDetectedTriggers = 1
[14:07:25] @Get Mem Block Full Cnt
[14:07:25] #memFullCnt = 1
[14:07:25] Downloading trigger memory of core0....
[14:07:25] @Is LA Armed
[14:07:25] @Set LA Start/Stop readback
[14:07:25] @Set LA Start/Stop 
[14:07:25] @Set LA Start/Stop readback
[14:07:25] @Set LA Start/Stop 
[14:07:25] @Get Trig Detected Cnt
[14:07:25] #numDetectedTriggers = 1
[14:07:25] @Get Mem Block Full Cnt
[14:07:25] #memFullCnt = 1
[14:07:25] @Get Last Addr Written
[14:07:25] #lastAddrWritten = 332
[14:07:25] @Get Multiple Trig Enbl
[14:07:25] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:07:25] @Get BurstRead CRC
[14:07:26] @Set Trace Mem Cnter Init
[14:07:26] Uploading in burst mode....
[14:07:26] @ShiftDR,491520,1,data (burst read)
[14:07:26] @GetTDO,data,491520
[14:07:26] @Get BurstRead CRC
[14:07:26] @Get BurstRead CRC
[14:07:26] @Get Pre-Trig Sample Num
[14:07:26] @Get Post-Trig Sample Num
[14:07:26] @Get Pre-Trig Samples Captured
[14:07:26] @Get Trig Ptr
[14:07:26] #trigPtr = 594
[14:07:26] #dataSize=15, numRead=4096, trace_out=4096
[14:07:26] #trig0={blockPosition:0,triggerPosition:256}
[14:07:26] finished download trigger memory of core0
[14:07:26] @UnlockCable
[14:07:26] @ReleaseCablePort
[14:07:26] @Disconnect
[14:07:26] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:18:05] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:18:05] Connecting cableserver to run Reveal debugger....
[14:18:05] @Connect
[14:18:05] @SetSharableApplications,2,Reveal,Mico
[14:18:06] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:18:06] @LockCable
[14:18:06] @GetServerStatus
[14:18:06] @Read
[14:18:06] @SetTargetDevice,0
[14:18:06] Connecting core0....
[14:18:06] @ShiftIR,8,0,ER1
[14:18:06] @ShiftDR,21,0,data (select core0)
[14:18:06] @ShiftIR,8,0,ER2
[14:18:06] Configuring core0....
[14:18:06] @JumpState,RUN_TEST_IDLE
[14:18:06] @JumpState,RUN_TEST_IDLE
[14:18:06] @JumpState,RUN_TEST_IDLE
[14:18:06] @ShiftIR,8,0,NOP
[14:18:06] @JumpState,RUN_TEST_IDLE
[14:18:06] @ShiftIR,8,0,ER2
[14:18:06] @Set Odd Parity readback
[14:18:06] @Set Odd Parity
[14:18:06] @Set LA Start/Stop readback
[14:18:06] @Set LA Start/Stop 
[14:18:06] #Reveal IP Version = 1_6_042617
[14:18:06] @Get Pattern
[14:18:06] #pattern readout = a5a5
[14:18:06] pattern readout passed!
[14:18:06] @Get Tracy Signature
[14:18:06] @Get Tracy Signature
[14:18:06] #signature from core0 = 354344330
[14:18:06] signature from core0 passed!
[14:18:06] @Set Opcode Value
[14:18:06] @Set Comp Value
[14:18:06] @Set Mask Value
[14:18:06] @Set Opcode Value
[14:18:06] @Set Comp Value
[14:18:06] @Set Mask Value
[14:18:06] @Set Opcode Value
[14:18:06] @Set Comp Value
[14:18:06] @Set Mask Value
[14:18:07] @Set Opcode Value
[14:18:07] @Set Comp Value
[14:18:07] @Set Mask Value
[14:18:07] @Set Opcode Value
[14:18:07] @Set Comp Value
[14:18:07] @Set Mask Value
[14:18:07] @Set Opcode Value
[14:18:07] @Set Comp Value
[14:18:07] @Set Mask Value
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Event Count
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Event Count
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Event Count
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Event Count
[14:18:07] @Set Then Num
[14:18:07] @Set NEXT THEN
[14:18:07] @Set Cnt Cntg
[14:18:07] @Set Event Count
[14:18:07] @Set Event Count
[14:18:07] @Get BurstWrite CRC
[14:18:07] @Set Truth Tbl Addr Cnter Init
[14:18:07] @Set Truth Table Prog
[14:18:07] Configuring in burst mode....
[14:18:07] @Get BurstWrite CRC
[14:18:07] @Enable TE Trig
[14:18:07] @Enable Trig Output OR All readback
[14:18:07] @Enable Trig Output OR All
[14:18:07] @Set Pre-Trig Sample
[14:18:07] @Set Post-Trig Sample
[14:18:07] finished configuration of core0
[14:18:07] Starting all active cores....
[14:18:07] @ShiftIR,8,0,ER1
[14:18:07] @ShiftDR,21,0,data (select active cores)
[14:18:07] @ShiftIR,8,0,ER2
[14:18:07] @Set LA Start cores
[14:18:07] @UnlockCable
[14:18:07] Running all active cores....
[14:18:07] @LockCable
[14:18:07] Polling trigger memory of core0....
[14:18:07] @ShiftIR,8,0,ER1
[14:18:07] @ShiftDR,21,0,data (select core0)
[14:18:07] @ShiftIR,8,0,ER2
[14:18:07] @Get Force Trigger bit
[14:18:07] #TM_CTL_0=3
[14:18:07] @Get Trig Detected Cnt
[14:18:07] #numDetectedTriggers = 0
[14:18:07] @Get Mem Block Full Cnt
[14:18:07] #memFullCnt = 0
[14:18:07] detected 0 triggers of core0
[14:18:07] captured 0 memory blocks of core0
[14:18:07] @UnlockCable
[14:18:08] Running all active cores....
[14:18:08] @LockCable
[14:18:08] Polling trigger memory of core0....
[14:18:08] @ShiftIR,8,0,ER1
[14:18:08] @ShiftDR,21,0,data (select core0)
[14:18:08] @ShiftIR,8,0,ER2
[14:18:08] @Get Force Trigger bit
[14:18:08] #TM_CTL_0=3
[14:18:08] @Get Trig Detected Cnt
[14:18:08] #numDetectedTriggers = 0
[14:18:08] @Get Mem Block Full Cnt
[14:18:08] #memFullCnt = 0
[14:18:08] detected 0 triggers of core0
[14:18:08] captured 0 memory blocks of core0
[14:18:08] @UnlockCable
[14:18:09] Running all active cores....
[14:18:09] @LockCable
[14:18:09] Polling trigger memory of core0....
[14:18:09] @ShiftIR,8,0,ER1
[14:18:09] @ShiftDR,21,0,data (select core0)
[14:18:09] @ShiftIR,8,0,ER2
[14:18:09] @Get Force Trigger bit
[14:18:09] #TM_CTL_0=3
[14:18:09] User has manually triggered core0!
[14:18:09] @set Force Trigger bit
[14:18:09] @set Force Trigger bit
[14:18:09] @Get Trig Detected Cnt
[14:18:09] #numDetectedTriggers = 1
[14:18:09] @Get Mem Block Full Cnt
[14:18:09] #memFullCnt = 1
[14:18:09] Downloading trigger memory of core0....
[14:18:09] @Is LA Armed
[14:18:09] @Set LA Start/Stop readback
[14:18:09] @Set LA Start/Stop 
[14:18:09] @Set LA Start/Stop readback
[14:18:09] @Set LA Start/Stop 
[14:18:09] @Get Trig Detected Cnt
[14:18:09] #numDetectedTriggers = 1
[14:18:09] @Get Mem Block Full Cnt
[14:18:09] #memFullCnt = 1
[14:18:09] @Get Last Addr Written
[14:18:09] #lastAddrWritten = 593
[14:18:09] @Get Multiple Trig Enbl
[14:18:09] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:18:09] @Get BurstRead CRC
[14:18:09] @Set Trace Mem Cnter Init
[14:18:09] Uploading in burst mode....
[14:18:09] @ShiftDR,491520,1,data (burst read)
[14:18:09] @GetTDO,data,491520
[14:18:09] @Get BurstRead CRC
[14:18:09] @Get BurstRead CRC
[14:18:09] @Get Pre-Trig Sample Num
[14:18:09] @Get Post-Trig Sample Num
[14:18:09] @Get Pre-Trig Samples Captured
[14:18:09] @Get Trig Ptr
[14:18:09] #trigPtr = 855
[14:18:09] #dataSize=15, numRead=4096, trace_out=4096
[14:18:09] #trig0={blockPosition:0,triggerPosition:256}
[14:18:09] finished download trigger memory of core0
[14:18:09] @UnlockCable
[14:18:09] @ReleaseCablePort
[14:18:09] @Disconnect
[14:18:09] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:18:54] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:18:54] Connecting cableserver to run Reveal debugger....
[14:18:54] @Connect
[14:18:54] @SetSharableApplications,2,Reveal,Mico
[14:18:55] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:18:55] @LockCable
[14:18:55] @GetServerStatus
[14:18:55] @Read
[14:18:55] @SetTargetDevice,0
[14:18:55] Connecting core0....
[14:18:55] @ShiftIR,8,0,ER1
[14:18:55] @ShiftDR,21,0,data (select core0)
[14:18:55] @ShiftIR,8,0,ER2
[14:18:55] Configuring core0....
[14:18:55] @JumpState,RUN_TEST_IDLE
[14:18:55] @JumpState,RUN_TEST_IDLE
[14:18:55] @JumpState,RUN_TEST_IDLE
[14:18:55] @ShiftIR,8,0,NOP
[14:18:55] @JumpState,RUN_TEST_IDLE
[14:18:55] @ShiftIR,8,0,ER2
[14:18:55] @Set Odd Parity readback
[14:18:55] @Set Odd Parity
[14:18:55] @Set LA Start/Stop readback
[14:18:55] @Set LA Start/Stop 
[14:18:55] #Reveal IP Version = 1_6_042617
[14:18:55] @Get Pattern
[14:18:55] #pattern readout = a5a5
[14:18:55] pattern readout passed!
[14:18:55] @Get Tracy Signature
[14:18:55] @Get Tracy Signature
[14:18:55] #signature from core0 = 354344330
[14:18:55] signature from core0 passed!
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Opcode Value
[14:18:55] @Set Comp Value
[14:18:55] @Set Mask Value
[14:18:55] @Set Then Num
[14:18:55] @Set NEXT THEN
[14:18:55] @Set Cnt Cntg
[14:18:55] @Set Event Count
[14:18:55] @Set Then Num
[14:18:55] @Set NEXT THEN
[14:18:55] @Set Cnt Cntg
[14:18:55] @Set Event Count
[14:18:55] @Set Event Count
[14:18:55] @Set Then Num
[14:18:55] @Set NEXT THEN
[14:18:55] @Set Cnt Cntg
[14:18:55] @Set Event Count
[14:18:55] @Set Event Count
[14:18:55] @Set Then Num
[14:18:55] @Set NEXT THEN
[14:18:55] @Set Cnt Cntg
[14:18:56] @Set Event Count
[14:18:56] @Set Event Count
[14:18:56] @Set Then Num
[14:18:56] @Set NEXT THEN
[14:18:56] @Set Cnt Cntg
[14:18:56] @Set Event Count
[14:18:56] @Set Event Count
[14:18:56] @Set Then Num
[14:18:56] @Set NEXT THEN
[14:18:56] @Set Cnt Cntg
[14:18:56] @Set Event Count
[14:18:56] @Set Event Count
[14:18:56] @Get BurstWrite CRC
[14:18:56] @Set Truth Tbl Addr Cnter Init
[14:18:56] @Set Truth Table Prog
[14:18:56] Configuring in burst mode....
[14:18:56] @Get BurstWrite CRC
[14:18:56] @Enable TE Trig
[14:18:56] @Enable Trig Output OR All readback
[14:18:56] @Enable Trig Output OR All
[14:18:56] @Set Pre-Trig Sample
[14:18:56] @Set Post-Trig Sample
[14:18:56] finished configuration of core0
[14:18:56] Starting all active cores....
[14:18:56] @ShiftIR,8,0,ER1
[14:18:56] @ShiftDR,21,0,data (select active cores)
[14:18:56] @ShiftIR,8,0,ER2
[14:18:56] @Set LA Start cores
[14:18:56] @UnlockCable
[14:18:56] Running all active cores....
[14:18:56] @LockCable
[14:18:56] Polling trigger memory of core0....
[14:18:56] @ShiftIR,8,0,ER1
[14:18:56] @ShiftDR,21,0,data (select core0)
[14:18:56] @ShiftIR,8,0,ER2
[14:18:56] @Get Force Trigger bit
[14:18:56] #TM_CTL_0=3
[14:18:56] @Get Trig Detected Cnt
[14:18:56] #numDetectedTriggers = 0
[14:18:56] @Get Mem Block Full Cnt
[14:18:56] #memFullCnt = 0
[14:18:56] detected 0 triggers of core0
[14:18:56] captured 0 memory blocks of core0
[14:18:56] @UnlockCable
[14:18:57] Running all active cores....
[14:18:57] @LockCable
[14:18:57] Polling trigger memory of core0....
[14:18:57] @ShiftIR,8,0,ER1
[14:18:57] @ShiftDR,21,0,data (select core0)
[14:18:57] @ShiftIR,8,0,ER2
[14:18:57] @Get Force Trigger bit
[14:18:57] #TM_CTL_0=3
[14:18:57] @Get Trig Detected Cnt
[14:18:57] #numDetectedTriggers = 0
[14:18:57] @Get Mem Block Full Cnt
[14:18:57] #memFullCnt = 0
[14:18:57] detected 0 triggers of core0
[14:18:57] captured 0 memory blocks of core0
[14:18:57] @UnlockCable
[14:18:58] Running all active cores....
[14:18:58] @LockCable
[14:18:58] Polling trigger memory of core0....
[14:18:58] @ShiftIR,8,0,ER1
[14:18:58] @ShiftDR,21,0,data (select core0)
[14:18:58] @ShiftIR,8,0,ER2
[14:18:58] @Get Force Trigger bit
[14:18:58] #TM_CTL_0=3
[14:18:58] @Get Trig Detected Cnt
[14:18:58] #numDetectedTriggers = 0
[14:18:58] @Get Mem Block Full Cnt
[14:18:58] #memFullCnt = 0
[14:18:58] detected 0 triggers of core0
[14:18:58] captured 0 memory blocks of core0
[14:18:58] @UnlockCable
[14:18:59] Running all active cores....
[14:18:59] @LockCable
[14:18:59] Polling trigger memory of core0....
[14:18:59] @ShiftIR,8,0,ER1
[14:18:59] @ShiftDR,21,0,data (select core0)
[14:18:59] @ShiftIR,8,0,ER2
[14:18:59] @Get Force Trigger bit
[14:18:59] #TM_CTL_0=3
[14:18:59] @Get Trig Detected Cnt
[14:18:59] #numDetectedTriggers = 0
[14:18:59] @Get Mem Block Full Cnt
[14:18:59] #memFullCnt = 0
[14:18:59] detected 0 triggers of core0
[14:18:59] captured 0 memory blocks of core0
[14:18:59] @UnlockCable
[14:19:00] Running all active cores....
[14:19:00] @LockCable
[14:19:00] Polling trigger memory of core0....
[14:19:00] @ShiftIR,8,0,ER1
[14:19:00] @ShiftDR,21,0,data (select core0)
[14:19:00] @ShiftIR,8,0,ER2
[14:19:00] @Get Force Trigger bit
[14:19:00] #TM_CTL_0=3
[14:19:00] @Get Trig Detected Cnt
[14:19:00] #numDetectedTriggers = 0
[14:19:00] @Get Mem Block Full Cnt
[14:19:00] #memFullCnt = 0
[14:19:00] detected 0 triggers of core0
[14:19:00] captured 0 memory blocks of core0
[14:19:00] @UnlockCable
[14:19:01] Running all active cores....
[14:19:01] @LockCable
[14:19:01] Polling trigger memory of core0....
[14:19:01] @ShiftIR,8,0,ER1
[14:19:01] @ShiftDR,21,0,data (select core0)
[14:19:01] @ShiftIR,8,0,ER2
[14:19:01] @Get Force Trigger bit
[14:19:01] #TM_CTL_0=3
[14:19:01] @Get Trig Detected Cnt
[14:19:01] #numDetectedTriggers = 0
[14:19:01] @Get Mem Block Full Cnt
[14:19:01] #memFullCnt = 0
[14:19:01] detected 0 triggers of core0
[14:19:01] captured 0 memory blocks of core0
[14:19:01] @UnlockCable
[14:19:02] Running all active cores....
[14:19:02] @LockCable
[14:19:02] Polling trigger memory of core0....
[14:19:02] @ShiftIR,8,0,ER1
[14:19:02] @ShiftDR,21,0,data (select core0)
[14:19:02] @ShiftIR,8,0,ER2
[14:19:02] @Get Force Trigger bit
[14:19:02] #TM_CTL_0=3
[14:19:02] @Get Trig Detected Cnt
[14:19:02] #numDetectedTriggers = 0
[14:19:02] @Get Mem Block Full Cnt
[14:19:02] #memFullCnt = 0
[14:19:02] detected 0 triggers of core0
[14:19:02] captured 0 memory blocks of core0
[14:19:02] @UnlockCable
[14:19:03] Running all active cores....
[14:19:03] @LockCable
[14:19:03] Polling trigger memory of core0....
[14:19:03] @ShiftIR,8,0,ER1
[14:19:03] @ShiftDR,21,0,data (select core0)
[14:19:03] @ShiftIR,8,0,ER2
[14:19:03] @Get Force Trigger bit
[14:19:03] #TM_CTL_0=3
[14:19:03] @Get Trig Detected Cnt
[14:19:03] #numDetectedTriggers = 0
[14:19:03] @Get Mem Block Full Cnt
[14:19:03] #memFullCnt = 0
[14:19:03] detected 0 triggers of core0
[14:19:03] captured 0 memory blocks of core0
[14:19:03] @UnlockCable
[14:19:04] Running all active cores....
[14:19:04] @LockCable
[14:19:04] Polling trigger memory of core0....
[14:19:04] @ShiftIR,8,0,ER1
[14:19:04] @ShiftDR,21,0,data (select core0)
[14:19:04] @ShiftIR,8,0,ER2
[14:19:04] @Get Force Trigger bit
[14:19:04] #TM_CTL_0=3
[14:19:04] User has manually triggered core0!
[14:19:04] @set Force Trigger bit
[14:19:04] @set Force Trigger bit
[14:19:04] @Get Trig Detected Cnt
[14:19:04] #numDetectedTriggers = 1
[14:19:04] @Get Mem Block Full Cnt
[14:19:04] #memFullCnt = 1
[14:19:04] Downloading trigger memory of core0....
[14:19:04] @Is LA Armed
[14:19:04] @Set LA Start/Stop readback
[14:19:04] @Set LA Start/Stop 
[14:19:04] @Set LA Start/Stop readback
[14:19:04] @Set LA Start/Stop 
[14:19:04] @Get Trig Detected Cnt
[14:19:04] #numDetectedTriggers = 1
[14:19:04] @Get Mem Block Full Cnt
[14:19:04] #memFullCnt = 1
[14:19:04] @Get Last Addr Written
[14:19:04] #lastAddrWritten = 2526
[14:19:04] @Get Multiple Trig Enbl
[14:19:04] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:19:04] @Get BurstRead CRC
[14:19:04] @Set Trace Mem Cnter Init
[14:19:04] Uploading in burst mode....
[14:19:05] @ShiftDR,491520,1,data (burst read)
[14:19:05] @GetTDO,data,491520
[14:19:05] @Get BurstRead CRC
[14:19:05] @Get BurstRead CRC
[14:19:05] @Get Pre-Trig Sample Num
[14:19:05] @Get Post-Trig Sample Num
[14:19:05] @Get Pre-Trig Samples Captured
[14:19:05] @Get Trig Ptr
[14:19:05] #trigPtr = 2788
[14:19:05] #dataSize=15, numRead=4096, trace_out=4096
[14:19:05] #trig0={blockPosition:0,triggerPosition:256}
[14:19:05] finished download trigger memory of core0
[14:19:05] @UnlockCable
[14:19:05] @ReleaseCablePort
[14:19:05] @Disconnect
[14:19:05] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:22:59] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:22:59] Connecting cableserver to run Reveal debugger....
[14:23:07] @Connect
[14:23:07] @SetSharableApplications,2,Reveal,Mico
[14:23:08] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:23:08] @LockCable
[14:23:08] @GetServerStatus
[14:23:08] @Read
[14:23:08] @SetTargetDevice,0
[14:23:08] Connecting core0....
[14:23:08] @ShiftIR,8,0,ER1
[14:23:08] @ShiftDR,21,0,data (select core0)
[14:23:08] @ShiftIR,8,0,ER2
[14:23:08] Configuring core0....
[14:23:08] @JumpState,RUN_TEST_IDLE
[14:23:08] @JumpState,RUN_TEST_IDLE
[14:23:08] @JumpState,RUN_TEST_IDLE
[14:23:08] @ShiftIR,8,0,NOP
[14:23:08] @JumpState,RUN_TEST_IDLE
[14:23:08] @ShiftIR,8,0,ER2
[14:23:08] @Set Odd Parity readback
[14:23:08] @Set Odd Parity
[14:23:08] @Set LA Start/Stop readback
[14:23:08] @Set LA Start/Stop 
[14:23:08] #Reveal IP Version = 1_6_042617
[14:23:08] @Get Pattern
[14:23:08] #pattern readout = a5a5
[14:23:08] pattern readout passed!
[14:23:08] @Get Tracy Signature
[14:23:08] @Get Tracy Signature
[14:23:08] #signature from core0 = 354344330
[14:23:08] signature from core0 passed!
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Opcode Value
[14:23:08] @Set Comp Value
[14:23:08] @Set Mask Value
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Event Count
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Event Count
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Event Count
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Event Count
[14:23:08] @Set Then Num
[14:23:08] @Set NEXT THEN
[14:23:08] @Set Cnt Cntg
[14:23:08] @Set Event Count
[14:23:08] @Set Event Count
[14:23:08] @Get BurstWrite CRC
[14:23:08] @Set Truth Tbl Addr Cnter Init
[14:23:08] @Set Truth Table Prog
[14:23:08] Configuring in burst mode....
[14:23:08] @Get BurstWrite CRC
[14:23:08] @Enable TE Trig
[14:23:08] @Enable Trig Output OR All readback
[14:23:08] @Enable Trig Output OR All
[14:23:08] @Set Pre-Trig Sample
[14:23:08] @Set Post-Trig Sample
[14:23:08] finished configuration of core0
[14:23:08] Starting all active cores....
[14:23:08] @ShiftIR,8,0,ER1
[14:23:08] @ShiftDR,21,0,data (select active cores)
[14:23:08] @ShiftIR,8,0,ER2
[14:23:08] @Set LA Start cores
[14:23:08] @UnlockCable
[14:23:08] Running all active cores....
[14:23:08] @LockCable
[14:23:08] Polling trigger memory of core0....
[14:23:08] @ShiftIR,8,0,ER1
[14:23:08] @ShiftDR,21,0,data (select core0)
[14:23:08] @ShiftIR,8,0,ER2
[14:23:08] @Get Force Trigger bit
[14:23:08] #TM_CTL_0=3
[14:23:08] @Get Trig Detected Cnt
[14:23:08] #numDetectedTriggers = 0
[14:23:08] @Get Mem Block Full Cnt
[14:23:08] #memFullCnt = 0
[14:23:08] detected 0 triggers of core0
[14:23:08] captured 0 memory blocks of core0
[14:23:08] @UnlockCable
[14:23:09] Running all active cores....
[14:23:09] @LockCable
[14:23:09] Polling trigger memory of core0....
[14:23:09] @ShiftIR,8,0,ER1
[14:23:09] @ShiftDR,21,0,data (select core0)
[14:23:09] @ShiftIR,8,0,ER2
[14:23:09] @Get Force Trigger bit
[14:23:09] #TM_CTL_0=3
[14:23:09] User has manually triggered core0!
[14:23:09] @set Force Trigger bit
[14:23:09] @set Force Trigger bit
[14:23:10] @Get Trig Detected Cnt
[14:23:10] #numDetectedTriggers = 1
[14:23:10] @Get Mem Block Full Cnt
[14:23:10] #memFullCnt = 1
[14:23:10] Downloading trigger memory of core0....
[14:23:10] @Is LA Armed
[14:23:10] @Set LA Start/Stop readback
[14:23:10] @Set LA Start/Stop 
[14:23:10] @Set LA Start/Stop readback
[14:23:10] @Set LA Start/Stop 
[14:23:10] @Get Trig Detected Cnt
[14:23:10] #numDetectedTriggers = 1
[14:23:10] @Get Mem Block Full Cnt
[14:23:10] #memFullCnt = 1
[14:23:10] @Get Last Addr Written
[14:23:10] #lastAddrWritten = 862
[14:23:10] @Get Multiple Trig Enbl
[14:23:10] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:23:10] @Get BurstRead CRC
[14:23:10] @Set Trace Mem Cnter Init
[14:23:10] Uploading in burst mode....
[14:23:10] @ShiftDR,491520,1,data (burst read)
[14:23:10] @GetTDO,data,491520
[14:23:10] @Get BurstRead CRC
[14:23:10] @Get BurstRead CRC
[14:23:10] @Get Pre-Trig Sample Num
[14:23:10] @Get Post-Trig Sample Num
[14:23:10] @Get Pre-Trig Samples Captured
[14:23:10] @Get Trig Ptr
[14:23:10] #trigPtr = 1124
[14:23:10] #dataSize=15, numRead=4096, trace_out=4096
[14:23:10] #trig0={blockPosition:0,triggerPosition:256}
[14:23:10] finished download trigger memory of core0
[14:23:10] @UnlockCable
[14:23:10] @ReleaseCablePort
[14:23:10] @Disconnect
[14:23:10] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:25:15] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:25:15] Connecting cableserver to run Reveal debugger....
[14:25:22] @Connect
[14:25:22] @SetSharableApplications,2,Reveal,Mico
[14:25:23] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:25:23] @LockCable
[14:25:23] @GetServerStatus
[14:25:23] @Read
[14:25:23] @SetTargetDevice,0
[14:25:23] Connecting core0....
[14:25:23] @ShiftIR,8,0,ER1
[14:25:23] @ShiftDR,21,0,data (select core0)
[14:25:23] @ShiftIR,8,0,ER2
[14:25:23] Configuring core0....
[14:25:23] @JumpState,RUN_TEST_IDLE
[14:25:23] @JumpState,RUN_TEST_IDLE
[14:25:23] @JumpState,RUN_TEST_IDLE
[14:25:23] @ShiftIR,8,0,NOP
[14:25:23] @JumpState,RUN_TEST_IDLE
[14:25:23] @ShiftIR,8,0,ER2
[14:25:23] @Set Odd Parity readback
[14:25:23] @Set Odd Parity
[14:25:23] @Set LA Start/Stop readback
[14:25:23] @Set LA Start/Stop 
[14:25:23] #Reveal IP Version = 1_6_042617
[14:25:23] @Get Pattern
[14:25:23] #pattern readout = a5a5
[14:25:23] pattern readout passed!
[14:25:23] @Get Tracy Signature
[14:25:23] @Get Tracy Signature
[14:25:23] #signature from core0 = 354344330
[14:25:23] signature from core0 passed!
[14:25:23] @Set Opcode Value
[14:25:23] @Set Comp Value
[14:25:23] @Set Mask Value
[14:25:23] @Set Opcode Value
[14:25:23] @Set Comp Value
[14:25:23] @Set Mask Value
[14:25:23] @Set Opcode Value
[14:25:23] @Set Comp Value
[14:25:23] @Set Mask Value
[14:25:23] @Set Opcode Value
[14:25:23] @Set Comp Value
[14:25:24] @Set Mask Value
[14:25:24] @Set Opcode Value
[14:25:24] @Set Comp Value
[14:25:24] @Set Mask Value
[14:25:24] @Set Opcode Value
[14:25:24] @Set Comp Value
[14:25:24] @Set Mask Value
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Event Count
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Event Count
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Event Count
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Event Count
[14:25:24] @Set Then Num
[14:25:24] @Set NEXT THEN
[14:25:24] @Set Cnt Cntg
[14:25:24] @Set Event Count
[14:25:24] @Set Event Count
[14:25:24] @Get BurstWrite CRC
[14:25:24] @Set Truth Tbl Addr Cnter Init
[14:25:24] @Set Truth Table Prog
[14:25:24] Configuring in burst mode....
[14:25:24] @Get BurstWrite CRC
[14:25:24] @Enable TE Trig
[14:25:24] @Enable Trig Output OR All readback
[14:25:24] @Enable Trig Output OR All
[14:25:24] @Set Pre-Trig Sample
[14:25:24] @Set Post-Trig Sample
[14:25:24] finished configuration of core0
[14:25:24] Starting all active cores....
[14:25:24] @ShiftIR,8,0,ER1
[14:25:24] @ShiftDR,21,0,data (select active cores)
[14:25:24] @ShiftIR,8,0,ER2
[14:25:24] @Set LA Start cores
[14:25:24] @UnlockCable
[14:25:24] Running all active cores....
[14:25:24] @LockCable
[14:25:24] Polling trigger memory of core0....
[14:25:24] @ShiftIR,8,0,ER1
[14:25:24] @ShiftDR,21,0,data (select core0)
[14:25:24] @ShiftIR,8,0,ER2
[14:25:24] @Get Force Trigger bit
[14:25:24] #TM_CTL_0=3
[14:25:24] @Get Trig Detected Cnt
[14:25:24] #numDetectedTriggers = 0
[14:25:24] @Get Mem Block Full Cnt
[14:25:24] #memFullCnt = 0
[14:25:24] detected 0 triggers of core0
[14:25:24] captured 0 memory blocks of core0
[14:25:24] @UnlockCable
[14:25:25] Running all active cores....
[14:25:25] @LockCable
[14:25:25] Polling trigger memory of core0....
[14:25:25] @ShiftIR,8,0,ER1
[14:25:25] @ShiftDR,21,0,data (select core0)
[14:25:25] @ShiftIR,8,0,ER2
[14:25:25] @Get Force Trigger bit
[14:25:25] #TM_CTL_0=3
[14:25:25] @Get Trig Detected Cnt
[14:25:25] #numDetectedTriggers = 0
[14:25:25] @Get Mem Block Full Cnt
[14:25:25] #memFullCnt = 0
[14:25:25] detected 0 triggers of core0
[14:25:25] captured 0 memory blocks of core0
[14:25:25] @UnlockCable
[14:25:26] Running all active cores....
[14:25:26] @LockCable
[14:25:26] Polling trigger memory of core0....
[14:25:26] @ShiftIR,8,0,ER1
[14:25:26] @ShiftDR,21,0,data (select core0)
[14:25:26] @ShiftIR,8,0,ER2
[14:25:26] @Get Force Trigger bit
[14:25:26] #TM_CTL_0=3
[14:25:26] @Get Trig Detected Cnt
[14:25:26] #numDetectedTriggers = 0
[14:25:26] @Get Mem Block Full Cnt
[14:25:26] #memFullCnt = 0
[14:25:26] detected 0 triggers of core0
[14:25:26] captured 0 memory blocks of core0
[14:25:26] @UnlockCable
[14:25:27] Running all active cores....
[14:25:27] @LockCable
[14:25:27] Polling trigger memory of core0....
[14:25:27] @ShiftIR,8,0,ER1
[14:25:27] @ShiftDR,21,0,data (select core0)
[14:25:27] @ShiftIR,8,0,ER2
[14:25:27] @Get Force Trigger bit
[14:25:27] #TM_CTL_0=3
[14:25:27] @Get Trig Detected Cnt
[14:25:27] #numDetectedTriggers = 0
[14:25:27] @Get Mem Block Full Cnt
[14:25:27] #memFullCnt = 0
[14:25:27] detected 0 triggers of core0
[14:25:27] captured 0 memory blocks of core0
[14:25:27] @UnlockCable
[14:25:28] Running all active cores....
[14:25:28] @LockCable
[14:25:28] Polling trigger memory of core0....
[14:25:28] @ShiftIR,8,0,ER1
[14:25:28] @ShiftDR,21,0,data (select core0)
[14:25:28] @ShiftIR,8,0,ER2
[14:25:28] @Get Force Trigger bit
[14:25:28] #TM_CTL_0=3
[14:25:28] @Get Trig Detected Cnt
[14:25:28] #numDetectedTriggers = 0
[14:25:28] @Get Mem Block Full Cnt
[14:25:28] #memFullCnt = 0
[14:25:28] detected 0 triggers of core0
[14:25:28] captured 0 memory blocks of core0
[14:25:28] @UnlockCable
[14:25:29] Running all active cores....
[14:25:29] @LockCable
[14:25:29] Polling trigger memory of core0....
[14:25:29] @ShiftIR,8,0,ER1
[14:25:29] @ShiftDR,21,0,data (select core0)
[14:25:29] @ShiftIR,8,0,ER2
[14:25:29] @Get Force Trigger bit
[14:25:29] #TM_CTL_0=3
[14:25:29] User has manually triggered core0!
[14:25:29] @set Force Trigger bit
[14:25:29] @set Force Trigger bit
[14:25:29] @Get Trig Detected Cnt
[14:25:29] #numDetectedTriggers = 1
[14:25:29] @Get Mem Block Full Cnt
[14:25:29] #memFullCnt = 1
[14:25:29] Downloading trigger memory of core0....
[14:25:29] @Is LA Armed
[14:25:29] @Set LA Start/Stop readback
[14:25:29] @Set LA Start/Stop 
[14:25:29] @Set LA Start/Stop readback
[14:25:29] @Set LA Start/Stop 
[14:25:29] @Get Trig Detected Cnt
[14:25:29] #numDetectedTriggers = 1
[14:25:29] @Get Mem Block Full Cnt
[14:25:29] #memFullCnt = 1
[14:25:29] @Get Last Addr Written
[14:25:29] #lastAddrWritten = 148
[14:25:29] @Get Multiple Trig Enbl
[14:25:29] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:25:29] @Get BurstRead CRC
[14:25:29] @Set Trace Mem Cnter Init
[14:25:29] Uploading in burst mode....
[14:25:29] @ShiftDR,491520,1,data (burst read)
[14:25:29] @GetTDO,data,491520
[14:25:29] @Get BurstRead CRC
[14:25:29] @Get BurstRead CRC
[14:25:30] @Get Pre-Trig Sample Num
[14:25:30] @Get Post-Trig Sample Num
[14:25:30] @Get Pre-Trig Samples Captured
[14:25:30] @Get Trig Ptr
[14:25:30] #trigPtr = 410
[14:25:30] #dataSize=15, numRead=4096, trace_out=4096
[14:25:30] #trig0={blockPosition:0,triggerPosition:256}
[14:25:30] finished download trigger memory of core0
[14:25:30] @UnlockCable
[14:25:30] @ReleaseCablePort
[14:25:30] @Disconnect
[14:25:30] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:32:20] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:32:20] Connecting cableserver to run Reveal debugger....
[14:32:20] @Connect
[14:32:20] @SetSharableApplications,2,Reveal,Mico
[14:32:21] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:32:21] @LockCable
[14:32:21] @GetServerStatus
[14:32:21] @Read
[14:32:21] @SetTargetDevice,0
[14:32:21] Connecting core0....
[14:32:21] @ShiftIR,8,0,ER1
[14:32:21] @ShiftDR,21,0,data (select core0)
[14:32:21] @ShiftIR,8,0,ER2
[14:32:21] Configuring core0....
[14:32:21] @JumpState,RUN_TEST_IDLE
[14:32:21] @JumpState,RUN_TEST_IDLE
[14:32:21] @JumpState,RUN_TEST_IDLE
[14:32:21] @ShiftIR,8,0,NOP
[14:32:21] @JumpState,RUN_TEST_IDLE
[14:32:21] @ShiftIR,8,0,ER2
[14:32:21] @Set Odd Parity readback
[14:32:21] @Set Odd Parity
[14:32:21] @Set LA Start/Stop readback
[14:32:21] @Set LA Start/Stop 
[14:32:21] #Reveal IP Version = 1_6_042617
[14:32:21] @Get Pattern
[14:32:21] #pattern readout = a5a5
[14:32:21] pattern readout passed!
[14:32:21] @Get Tracy Signature
[14:32:21] @Get Tracy Signature
[14:32:21] #signature from core0 = 354344330
[14:32:21] signature from core0 passed!
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Opcode Value
[14:32:21] @Set Comp Value
[14:32:21] @Set Mask Value
[14:32:21] @Set Then Num
[14:32:21] @Set NEXT THEN
[14:32:21] @Set Cnt Cntg
[14:32:21] @Set Event Count
[14:32:21] @Set Then Num
[14:32:21] @Set NEXT THEN
[14:32:21] @Set Cnt Cntg
[14:32:21] @Set Event Count
[14:32:21] @Set Event Count
[14:32:21] @Set Then Num
[14:32:21] @Set NEXT THEN
[14:32:21] @Set Cnt Cntg
[14:32:21] @Set Event Count
[14:32:21] @Set Event Count
[14:32:22] @Set Then Num
[14:32:22] @Set NEXT THEN
[14:32:22] @Set Cnt Cntg
[14:32:22] @Set Event Count
[14:32:22] @Set Event Count
[14:32:22] @Set Then Num
[14:32:22] @Set NEXT THEN
[14:32:22] @Set Cnt Cntg
[14:32:22] @Set Event Count
[14:32:22] @Set Event Count
[14:32:22] @Set Then Num
[14:32:22] @Set NEXT THEN
[14:32:22] @Set Cnt Cntg
[14:32:22] @Set Event Count
[14:32:22] @Set Event Count
[14:32:22] @Get BurstWrite CRC
[14:32:22] @Set Truth Tbl Addr Cnter Init
[14:32:22] @Set Truth Table Prog
[14:32:22] Configuring in burst mode....
[14:32:22] @Get BurstWrite CRC
[14:32:22] @Enable TE Trig
[14:32:22] @Enable Trig Output OR All readback
[14:32:22] @Enable Trig Output OR All
[14:32:22] @Set Pre-Trig Sample
[14:32:22] @Set Post-Trig Sample
[14:32:22] finished configuration of core0
[14:32:22] Starting all active cores....
[14:32:22] @ShiftIR,8,0,ER1
[14:32:22] @ShiftDR,21,0,data (select active cores)
[14:32:22] @ShiftIR,8,0,ER2
[14:32:22] @Set LA Start cores
[14:32:22] @UnlockCable
[14:32:22] Running all active cores....
[14:32:22] @LockCable
[14:32:22] Polling trigger memory of core0....
[14:32:22] @ShiftIR,8,0,ER1
[14:32:22] @ShiftDR,21,0,data (select core0)
[14:32:22] @ShiftIR,8,0,ER2
[14:32:22] @Get Force Trigger bit
[14:32:22] #TM_CTL_0=3
[14:32:22] @Get Trig Detected Cnt
[14:32:22] #numDetectedTriggers = 0
[14:32:22] @Get Mem Block Full Cnt
[14:32:22] #memFullCnt = 0
[14:32:22] detected 0 triggers of core0
[14:32:22] captured 0 memory blocks of core0
[14:32:22] @UnlockCable
[14:32:23] Running all active cores....
[14:32:23] @LockCable
[14:32:23] Polling trigger memory of core0....
[14:32:23] @ShiftIR,8,0,ER1
[14:32:23] @ShiftDR,21,0,data (select core0)
[14:32:23] @ShiftIR,8,0,ER2
[14:32:23] @Get Force Trigger bit
[14:32:23] #TM_CTL_0=3
[14:32:23] @Get Trig Detected Cnt
[14:32:23] #numDetectedTriggers = 0
[14:32:23] @Get Mem Block Full Cnt
[14:32:23] #memFullCnt = 0
[14:32:23] detected 0 triggers of core0
[14:32:23] captured 0 memory blocks of core0
[14:32:23] @UnlockCable
[14:32:24] Running all active cores....
[14:32:24] @LockCable
[14:32:24] Polling trigger memory of core0....
[14:32:24] @ShiftIR,8,0,ER1
[14:32:24] @ShiftDR,21,0,data (select core0)
[14:32:24] @ShiftIR,8,0,ER2
[14:32:24] @Get Force Trigger bit
[14:32:24] #TM_CTL_0=3
[14:32:24] User has manually triggered core0!
[14:32:24] @set Force Trigger bit
[14:32:24] @set Force Trigger bit
[14:32:24] @Get Trig Detected Cnt
[14:32:24] #numDetectedTriggers = 1
[14:32:24] @Get Mem Block Full Cnt
[14:32:24] #memFullCnt = 1
[14:32:24] Downloading trigger memory of core0....
[14:32:24] @Is LA Armed
[14:32:24] @Set LA Start/Stop readback
[14:32:24] @Set LA Start/Stop 
[14:32:24] @Set LA Start/Stop readback
[14:32:24] @Set LA Start/Stop 
[14:32:24] @Get Trig Detected Cnt
[14:32:24] #numDetectedTriggers = 1
[14:32:24] @Get Mem Block Full Cnt
[14:32:24] #memFullCnt = 1
[14:32:24] @Get Last Addr Written
[14:32:24] #lastAddrWritten = 2221
[14:32:24] @Get Multiple Trig Enbl
[14:32:24] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:32:24] @Get BurstRead CRC
[14:32:24] @Set Trace Mem Cnter Init
[14:32:24] Uploading in burst mode....
[14:32:24] @ShiftDR,491520,1,data (burst read)
[14:32:24] @GetTDO,data,491520
[14:32:24] @Get BurstRead CRC
[14:32:24] @Get BurstRead CRC
[14:32:24] @Get Pre-Trig Sample Num
[14:32:24] @Get Post-Trig Sample Num
[14:32:24] @Get Pre-Trig Samples Captured
[14:32:24] @Get Trig Ptr
[14:32:24] #trigPtr = 2483
[14:32:24] #dataSize=15, numRead=4096, trace_out=4096
[14:32:24] #trig0={blockPosition:0,triggerPosition:256}
[14:32:24] finished download trigger memory of core0
[14:32:24] @UnlockCable
[14:32:24] @ReleaseCablePort
[14:32:24] @Disconnect
[14:32:24] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:32:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:32:33] Connecting cableserver to run Reveal debugger....
[14:32:33] @Connect
[14:32:33] @SetSharableApplications,2,Reveal,Mico
[14:32:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:32:34] @LockCable
[14:32:34] @GetServerStatus
[14:32:34] @Read
[14:32:34] @SetTargetDevice,0
[14:32:34] Connecting core0....
[14:32:34] @ShiftIR,8,0,ER1
[14:32:34] @ShiftDR,21,0,data (select core0)
[14:32:34] @ShiftIR,8,0,ER2
[14:32:34] Configuring core0....
[14:32:34] @JumpState,RUN_TEST_IDLE
[14:32:34] @JumpState,RUN_TEST_IDLE
[14:32:34] @JumpState,RUN_TEST_IDLE
[14:32:34] @ShiftIR,8,0,NOP
[14:32:34] @JumpState,RUN_TEST_IDLE
[14:32:34] @ShiftIR,8,0,ER2
[14:32:34] @Set Odd Parity readback
[14:32:34] @Set Odd Parity
[14:32:34] @Set LA Start/Stop readback
[14:32:34] @Set LA Start/Stop 
[14:32:34] #Reveal IP Version = 1_6_042617
[14:32:34] @Get Pattern
[14:32:34] #pattern readout = a5a5
[14:32:34] pattern readout passed!
[14:32:34] @Get Tracy Signature
[14:32:34] @Get Tracy Signature
[14:32:34] #signature from core0 = 354344330
[14:32:34] signature from core0 passed!
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Opcode Value
[14:32:34] @Set Comp Value
[14:32:34] @Set Mask Value
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Event Count
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Event Count
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Event Count
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Event Count
[14:32:34] @Set Then Num
[14:32:34] @Set NEXT THEN
[14:32:34] @Set Cnt Cntg
[14:32:34] @Set Event Count
[14:32:34] @Set Event Count
[14:32:34] @Get BurstWrite CRC
[14:32:34] @Set Truth Tbl Addr Cnter Init
[14:32:34] @Set Truth Table Prog
[14:32:34] Configuring in burst mode....
[14:32:34] @Get BurstWrite CRC
[14:32:34] @Enable TE Trig
[14:32:34] @Enable Trig Output OR All readback
[14:32:34] @Enable Trig Output OR All
[14:32:34] @Set Pre-Trig Sample
[14:32:34] @Set Post-Trig Sample
[14:32:34] finished configuration of core0
[14:32:34] Starting all active cores....
[14:32:34] @ShiftIR,8,0,ER1
[14:32:34] @ShiftDR,21,0,data (select active cores)
[14:32:34] @ShiftIR,8,0,ER2
[14:32:34] @Set LA Start cores
[14:32:34] @UnlockCable
[14:32:34] Running all active cores....
[14:32:34] @LockCable
[14:32:34] Polling trigger memory of core0....
[14:32:34] @ShiftIR,8,0,ER1
[14:32:34] @ShiftDR,21,0,data (select core0)
[14:32:34] @ShiftIR,8,0,ER2
[14:32:34] @Get Force Trigger bit
[14:32:34] #TM_CTL_0=3
[14:32:34] @Get Trig Detected Cnt
[14:32:34] #numDetectedTriggers = 0
[14:32:34] @Get Mem Block Full Cnt
[14:32:34] #memFullCnt = 0
[14:32:34] detected 0 triggers of core0
[14:32:34] captured 0 memory blocks of core0
[14:32:34] @UnlockCable
[14:32:35] Running all active cores....
[14:32:35] @LockCable
[14:32:35] Polling trigger memory of core0....
[14:32:35] @ShiftIR,8,0,ER1
[14:32:35] @ShiftDR,21,0,data (select core0)
[14:32:35] @ShiftIR,8,0,ER2
[14:32:35] @Get Force Trigger bit
[14:32:35] #TM_CTL_0=3
[14:32:35] @Get Trig Detected Cnt
[14:32:35] #numDetectedTriggers = 0
[14:32:35] @Get Mem Block Full Cnt
[14:32:35] #memFullCnt = 0
[14:32:35] detected 0 triggers of core0
[14:32:35] captured 0 memory blocks of core0
[14:32:35] @UnlockCable
[14:32:36] Running all active cores....
[14:32:36] @LockCable
[14:32:36] Polling trigger memory of core0....
[14:32:36] @ShiftIR,8,0,ER1
[14:32:36] @ShiftDR,21,0,data (select core0)
[14:32:36] @ShiftIR,8,0,ER2
[14:32:36] @Get Force Trigger bit
[14:32:36] #TM_CTL_0=3
[14:32:36] @Get Trig Detected Cnt
[14:32:36] #numDetectedTriggers = 0
[14:32:36] @Get Mem Block Full Cnt
[14:32:36] #memFullCnt = 0
[14:32:36] detected 0 triggers of core0
[14:32:36] captured 0 memory blocks of core0
[14:32:36] @UnlockCable
[14:32:37] Running all active cores....
[14:32:37] @LockCable
[14:32:37] Polling trigger memory of core0....
[14:32:37] @ShiftIR,8,0,ER1
[14:32:37] @ShiftDR,21,0,data (select core0)
[14:32:37] @ShiftIR,8,0,ER2
[14:32:37] @Get Force Trigger bit
[14:32:37] #TM_CTL_0=3
[14:32:37] @Get Trig Detected Cnt
[14:32:37] #numDetectedTriggers = 0
[14:32:37] @Get Mem Block Full Cnt
[14:32:37] #memFullCnt = 0
[14:32:37] detected 0 triggers of core0
[14:32:37] captured 0 memory blocks of core0
[14:32:37] @UnlockCable
[14:32:38] Running all active cores....
[14:32:38] @LockCable
[14:32:38] Polling trigger memory of core0....
[14:32:38] @ShiftIR,8,0,ER1
[14:32:38] @ShiftDR,21,0,data (select core0)
[14:32:38] @ShiftIR,8,0,ER2
[14:32:38] @Get Force Trigger bit
[14:32:38] #TM_CTL_0=3
[14:32:38] @Get Trig Detected Cnt
[14:32:38] #numDetectedTriggers = 0
[14:32:38] @Get Mem Block Full Cnt
[14:32:38] #memFullCnt = 0
[14:32:38] detected 0 triggers of core0
[14:32:38] captured 0 memory blocks of core0
[14:32:38] @UnlockCable
[14:32:39] Running all active cores....
[14:32:39] @LockCable
[14:32:39] Polling trigger memory of core0....
[14:32:39] @ShiftIR,8,0,ER1
[14:32:39] @ShiftDR,21,0,data (select core0)
[14:32:39] @ShiftIR,8,0,ER2
[14:32:39] @Get Force Trigger bit
[14:32:39] #TM_CTL_0=3
[14:32:39] @Get Trig Detected Cnt
[14:32:39] #numDetectedTriggers = 0
[14:32:39] @Get Mem Block Full Cnt
[14:32:39] #memFullCnt = 0
[14:32:39] detected 0 triggers of core0
[14:32:39] captured 0 memory blocks of core0
[14:32:39] @UnlockCable
[14:32:40] Running all active cores....
[14:32:40] @LockCable
[14:32:40] Polling trigger memory of core0....
[14:32:40] @ShiftIR,8,0,ER1
[14:32:40] @ShiftDR,21,0,data (select core0)
[14:32:40] @ShiftIR,8,0,ER2
[14:32:40] @Get Force Trigger bit
[14:32:40] #TM_CTL_0=3
[14:32:40] @Get Trig Detected Cnt
[14:32:40] #numDetectedTriggers = 0
[14:32:40] @Get Mem Block Full Cnt
[14:32:40] #memFullCnt = 0
[14:32:40] detected 0 triggers of core0
[14:32:40] captured 0 memory blocks of core0
[14:32:40] @UnlockCable
[14:32:41] Running all active cores....
[14:32:41] @LockCable
[14:32:41] Polling trigger memory of core0....
[14:32:41] @ShiftIR,8,0,ER1
[14:32:41] @ShiftDR,21,0,data (select core0)
[14:32:41] @ShiftIR,8,0,ER2
[14:32:41] @Get Force Trigger bit
[14:32:41] #TM_CTL_0=3
[14:32:41] @Get Trig Detected Cnt
[14:32:41] #numDetectedTriggers = 0
[14:32:41] @Get Mem Block Full Cnt
[14:32:41] #memFullCnt = 0
[14:32:41] detected 0 triggers of core0
[14:32:41] captured 0 memory blocks of core0
[14:32:41] @UnlockCable
[14:32:42] Running all active cores....
[14:32:42] @LockCable
[14:32:42] Polling trigger memory of core0....
[14:32:42] @ShiftIR,8,0,ER1
[14:32:42] @ShiftDR,21,0,data (select core0)
[14:32:42] @ShiftIR,8,0,ER2
[14:32:42] @Get Force Trigger bit
[14:32:42] #TM_CTL_0=3
[14:32:42] @Get Trig Detected Cnt
[14:32:42] #numDetectedTriggers = 0
[14:32:42] @Get Mem Block Full Cnt
[14:32:42] #memFullCnt = 0
[14:32:42] detected 0 triggers of core0
[14:32:42] captured 0 memory blocks of core0
[14:32:42] @UnlockCable
[14:32:43] Running all active cores....
[14:32:43] @LockCable
[14:32:43] Polling trigger memory of core0....
[14:32:43] @ShiftIR,8,0,ER1
[14:32:43] @ShiftDR,21,0,data (select core0)
[14:32:43] @ShiftIR,8,0,ER2
[14:32:44] @Get Force Trigger bit
[14:32:44] #TM_CTL_0=3
[14:32:44] @Get Trig Detected Cnt
[14:32:44] #numDetectedTriggers = 0
[14:32:44] @Get Mem Block Full Cnt
[14:32:44] #memFullCnt = 0
[14:32:44] detected 0 triggers of core0
[14:32:44] captured 0 memory blocks of core0
[14:32:44] @UnlockCable
[14:32:45] Running all active cores....
[14:32:45] @LockCable
[14:32:45] Polling trigger memory of core0....
[14:32:45] @ShiftIR,8,0,ER1
[14:32:45] @ShiftDR,21,0,data (select core0)
[14:32:45] @ShiftIR,8,0,ER2
[14:32:45] @Get Force Trigger bit
[14:32:45] #TM_CTL_0=3
[14:32:45] @Get Trig Detected Cnt
[14:32:45] #numDetectedTriggers = 0
[14:32:45] @Get Mem Block Full Cnt
[14:32:45] #memFullCnt = 0
[14:32:45] detected 0 triggers of core0
[14:32:45] captured 0 memory blocks of core0
[14:32:45] @UnlockCable
[14:32:46] Running all active cores....
[14:32:46] @LockCable
[14:32:46] Polling trigger memory of core0....
[14:32:46] @ShiftIR,8,0,ER1
[14:32:46] @ShiftDR,21,0,data (select core0)
[14:32:46] @ShiftIR,8,0,ER2
[14:32:46] @Get Force Trigger bit
[14:32:46] #TM_CTL_0=3
[14:32:46] @Get Trig Detected Cnt
[14:32:46] #numDetectedTriggers = 0
[14:32:46] @Get Mem Block Full Cnt
[14:32:46] #memFullCnt = 0
[14:32:46] detected 0 triggers of core0
[14:32:46] captured 0 memory blocks of core0
[14:32:46] @UnlockCable
[14:32:47] Running all active cores....
[14:32:47] @LockCable
[14:32:47] Polling trigger memory of core0....
[14:32:47] @ShiftIR,8,0,ER1
[14:32:47] @ShiftDR,21,0,data (select core0)
[14:32:47] @ShiftIR,8,0,ER2
[14:32:47] @Get Force Trigger bit
[14:32:47] #TM_CTL_0=3
[14:32:47] @Get Trig Detected Cnt
[14:32:47] #numDetectedTriggers = 0
[14:32:47] @Get Mem Block Full Cnt
[14:32:47] #memFullCnt = 0
[14:32:47] detected 0 triggers of core0
[14:32:47] captured 0 memory blocks of core0
[14:32:47] @UnlockCable
[14:32:48] Running all active cores....
[14:32:48] @LockCable
[14:32:48] Polling trigger memory of core0....
[14:32:48] @ShiftIR,8,0,ER1
[14:32:48] @ShiftDR,21,0,data (select core0)
[14:32:48] @ShiftIR,8,0,ER2
[14:32:48] @Get Force Trigger bit
[14:32:48] #TM_CTL_0=3
[14:32:48] @Get Trig Detected Cnt
[14:32:48] #numDetectedTriggers = 0
[14:32:48] @Get Mem Block Full Cnt
[14:32:48] #memFullCnt = 0
[14:32:48] detected 0 triggers of core0
[14:32:48] captured 0 memory blocks of core0
[14:32:48] @UnlockCable
[14:32:49] Running all active cores....
[14:32:49] @LockCable
[14:32:49] Polling trigger memory of core0....
[14:32:49] @ShiftIR,8,0,ER1
[14:32:49] @ShiftDR,21,0,data (select core0)
[14:32:49] @ShiftIR,8,0,ER2
[14:32:49] @Get Force Trigger bit
[14:32:49] #TM_CTL_0=3
[14:32:49] @Get Trig Detected Cnt
[14:32:49] #numDetectedTriggers = 0
[14:32:49] @Get Mem Block Full Cnt
[14:32:49] #memFullCnt = 0
[14:32:49] detected 0 triggers of core0
[14:32:49] captured 0 memory blocks of core0
[14:32:49] @UnlockCable
[14:32:50] Running all active cores....
[14:32:50] @LockCable
[14:32:50] Polling trigger memory of core0....
[14:32:50] @ShiftIR,8,0,ER1
[14:32:50] @ShiftDR,21,0,data (select core0)
[14:32:50] @ShiftIR,8,0,ER2
[14:32:50] @Get Force Trigger bit
[14:32:50] #TM_CTL_0=3
[14:32:50] User has manually triggered core0!
[14:32:50] @set Force Trigger bit
[14:32:50] @set Force Trigger bit
[14:32:50] @Get Trig Detected Cnt
[14:32:50] #numDetectedTriggers = 1
[14:32:50] @Get Mem Block Full Cnt
[14:32:50] #memFullCnt = 1
[14:32:50] Downloading trigger memory of core0....
[14:32:50] @Is LA Armed
[14:32:50] @Set LA Start/Stop readback
[14:32:50] @Set LA Start/Stop 
[14:32:50] @Set LA Start/Stop readback
[14:32:50] @Set LA Start/Stop 
[14:32:50] @Get Trig Detected Cnt
[14:32:50] #numDetectedTriggers = 1
[14:32:50] @Get Mem Block Full Cnt
[14:32:50] #memFullCnt = 1
[14:32:50] @Get Last Addr Written
[14:32:50] #lastAddrWritten = 1416
[14:32:50] @Get Multiple Trig Enbl
[14:32:50] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:32:50] @Get BurstRead CRC
[14:32:50] @Set Trace Mem Cnter Init
[14:32:50] Uploading in burst mode....
[14:32:50] @ShiftDR,491520,1,data (burst read)
[14:32:50] @GetTDO,data,491520
[14:32:50] @Get BurstRead CRC
[14:32:50] @Get BurstRead CRC
[14:32:50] @Get Pre-Trig Sample Num
[14:32:50] @Get Post-Trig Sample Num
[14:32:50] @Get Pre-Trig Samples Captured
[14:32:50] @Get Trig Ptr
[14:32:50] #trigPtr = 1678
[14:32:50] #dataSize=15, numRead=4096, trace_out=4096
[14:32:50] #trig0={blockPosition:0,triggerPosition:256}
[14:32:50] finished download trigger memory of core0
[14:32:50] @UnlockCable
[14:32:50] @ReleaseCablePort
[14:32:50] @Disconnect
[14:32:50] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:32:52] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:32:52] Connecting cableserver to run Reveal debugger....
[14:32:52] @Connect
[14:32:52] @SetSharableApplications,2,Reveal,Mico
[14:32:53] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:32:53] @LockCable
[14:32:53] @GetServerStatus
[14:32:53] @Read
[14:32:53] @SetTargetDevice,0
[14:32:53] Connecting core0....
[14:32:53] @ShiftIR,8,0,ER1
[14:32:53] @ShiftDR,21,0,data (select core0)
[14:32:53] @ShiftIR,8,0,ER2
[14:32:53] Configuring core0....
[14:32:53] @JumpState,RUN_TEST_IDLE
[14:32:53] @JumpState,RUN_TEST_IDLE
[14:32:53] @JumpState,RUN_TEST_IDLE
[14:32:53] @ShiftIR,8,0,NOP
[14:32:53] @JumpState,RUN_TEST_IDLE
[14:32:53] @ShiftIR,8,0,ER2
[14:32:53] @Set Odd Parity readback
[14:32:53] @Set Odd Parity
[14:32:53] @Set LA Start/Stop readback
[14:32:53] @Set LA Start/Stop 
[14:32:53] #Reveal IP Version = 1_6_042617
[14:32:53] @Get Pattern
[14:32:53] #pattern readout = a5a5
[14:32:53] pattern readout passed!
[14:32:53] @Get Tracy Signature
[14:32:53] @Get Tracy Signature
[14:32:53] #signature from core0 = 354344330
[14:32:53] signature from core0 passed!
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Opcode Value
[14:32:53] @Set Comp Value
[14:32:53] @Set Mask Value
[14:32:53] @Set Then Num
[14:32:53] @Set NEXT THEN
[14:32:53] @Set Cnt Cntg
[14:32:53] @Set Event Count
[14:32:53] @Set Then Num
[14:32:53] @Set NEXT THEN
[14:32:53] @Set Cnt Cntg
[14:32:53] @Set Event Count
[14:32:53] @Set Event Count
[14:32:53] @Set Then Num
[14:32:53] @Set NEXT THEN
[14:32:53] @Set Cnt Cntg
[14:32:53] @Set Event Count
[14:32:53] @Set Event Count
[14:32:53] @Set Then Num
[14:32:53] @Set NEXT THEN
[14:32:53] @Set Cnt Cntg
[14:32:53] @Set Event Count
[14:32:53] @Set Event Count
[14:32:53] @Set Then Num
[14:32:53] @Set NEXT THEN
[14:32:53] @Set Cnt Cntg
[14:32:53] @Set Event Count
[14:32:53] @Set Event Count
[14:32:53] @Set Then Num
[14:32:54] @Set NEXT THEN
[14:32:54] @Set Cnt Cntg
[14:32:54] @Set Event Count
[14:32:54] @Set Event Count
[14:32:54] @Get BurstWrite CRC
[14:32:54] @Set Truth Tbl Addr Cnter Init
[14:32:54] @Set Truth Table Prog
[14:32:54] Configuring in burst mode....
[14:32:54] @Get BurstWrite CRC
[14:32:54] @Enable TE Trig
[14:32:54] @Enable Trig Output OR All readback
[14:32:54] @Enable Trig Output OR All
[14:32:54] @Set Pre-Trig Sample
[14:32:54] @Set Post-Trig Sample
[14:32:54] finished configuration of core0
[14:32:54] Starting all active cores....
[14:32:54] @ShiftIR,8,0,ER1
[14:32:54] @ShiftDR,21,0,data (select active cores)
[14:32:54] @ShiftIR,8,0,ER2
[14:32:54] @Set LA Start cores
[14:32:54] @UnlockCable
[14:32:54] Running all active cores....
[14:32:54] @LockCable
[14:32:54] Polling trigger memory of core0....
[14:32:54] @ShiftIR,8,0,ER1
[14:32:54] @ShiftDR,21,0,data (select core0)
[14:32:54] @ShiftIR,8,0,ER2
[14:32:54] @Get Force Trigger bit
[14:32:54] #TM_CTL_0=3
[14:32:54] @Get Trig Detected Cnt
[14:32:54] #numDetectedTriggers = 0
[14:32:54] @Get Mem Block Full Cnt
[14:32:54] #memFullCnt = 0
[14:32:54] detected 0 triggers of core0
[14:32:54] captured 0 memory blocks of core0
[14:32:54] @UnlockCable
[14:32:55] Running all active cores....
[14:32:55] @LockCable
[14:32:55] Polling trigger memory of core0....
[14:32:55] @ShiftIR,8,0,ER1
[14:32:55] @ShiftDR,21,0,data (select core0)
[14:32:55] @ShiftIR,8,0,ER2
[14:32:55] @Get Force Trigger bit
[14:32:55] #TM_CTL_0=3
[14:32:55] @Get Trig Detected Cnt
[14:32:55] #numDetectedTriggers = 0
[14:32:55] @Get Mem Block Full Cnt
[14:32:55] #memFullCnt = 0
[14:32:55] detected 0 triggers of core0
[14:32:55] captured 0 memory blocks of core0
[14:32:55] @UnlockCable
[14:32:56] Running all active cores....
[14:32:56] @LockCable
[14:32:56] Polling trigger memory of core0....
[14:32:56] @ShiftIR,8,0,ER1
[14:32:56] @ShiftDR,21,0,data (select core0)
[14:32:56] @ShiftIR,8,0,ER2
[14:32:56] @Get Force Trigger bit
[14:32:56] #TM_CTL_0=3
[14:32:56] User has manually triggered core0!
[14:32:56] @set Force Trigger bit
[14:32:56] @set Force Trigger bit
[14:32:56] @Get Trig Detected Cnt
[14:32:56] #numDetectedTriggers = 1
[14:32:56] @Get Mem Block Full Cnt
[14:32:56] #memFullCnt = 1
[14:32:56] Downloading trigger memory of core0....
[14:32:56] @Is LA Armed
[14:32:56] @Set LA Start/Stop readback
[14:32:56] @Set LA Start/Stop 
[14:32:56] @Set LA Start/Stop readback
[14:32:56] @Set LA Start/Stop 
[14:32:56] @Get Trig Detected Cnt
[14:32:56] #numDetectedTriggers = 1
[14:32:56] @Get Mem Block Full Cnt
[14:32:56] #memFullCnt = 1
[14:32:56] @Get Last Addr Written
[14:32:56] #lastAddrWritten = 1536
[14:32:56] @Get Multiple Trig Enbl
[14:32:56] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:32:56] @Get BurstRead CRC
[14:32:56] @Set Trace Mem Cnter Init
[14:32:56] Uploading in burst mode....
[14:32:56] @ShiftDR,491520,1,data (burst read)
[14:32:56] @GetTDO,data,491520
[14:32:56] @Get BurstRead CRC
[14:32:56] @Get BurstRead CRC
[14:32:56] @Get Pre-Trig Sample Num
[14:32:56] @Get Post-Trig Sample Num
[14:32:56] @Get Pre-Trig Samples Captured
[14:32:56] @Get Trig Ptr
[14:32:56] #trigPtr = 1798
[14:32:56] #dataSize=15, numRead=4096, trace_out=4096
[14:32:56] #trig0={blockPosition:0,triggerPosition:256}
[14:32:56] finished download trigger memory of core0
[14:32:56] @UnlockCable
[14:32:56] @ReleaseCablePort
[14:32:56] @Disconnect
[14:32:56] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:33:00] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:33:00] Connecting cableserver to run Reveal debugger....
[14:33:00] @Connect
[14:33:00] @SetSharableApplications,2,Reveal,Mico
[14:33:01] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:33:01] @LockCable
[14:33:01] @GetServerStatus
[14:33:01] @Read
[14:33:01] @SetTargetDevice,0
[14:33:01] Connecting core0....
[14:33:01] @ShiftIR,8,0,ER1
[14:33:01] @ShiftDR,21,0,data (select core0)
[14:33:01] @ShiftIR,8,0,ER2
[14:33:01] Configuring core0....
[14:33:01] @JumpState,RUN_TEST_IDLE
[14:33:01] @JumpState,RUN_TEST_IDLE
[14:33:01] @JumpState,RUN_TEST_IDLE
[14:33:01] @ShiftIR,8,0,NOP
[14:33:01] @JumpState,RUN_TEST_IDLE
[14:33:01] @ShiftIR,8,0,ER2
[14:33:01] @Set Odd Parity readback
[14:33:01] @Set Odd Parity
[14:33:01] @Set LA Start/Stop readback
[14:33:01] @Set LA Start/Stop 
[14:33:01] #Reveal IP Version = 1_6_042617
[14:33:01] @Get Pattern
[14:33:01] #pattern readout = a5a5
[14:33:01] pattern readout passed!
[14:33:01] @Get Tracy Signature
[14:33:01] @Get Tracy Signature
[14:33:01] #signature from core0 = 354344330
[14:33:01] signature from core0 passed!
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Opcode Value
[14:33:01] @Set Comp Value
[14:33:01] @Set Mask Value
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Event Count
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Event Count
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Event Count
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Event Count
[14:33:01] @Set Then Num
[14:33:01] @Set NEXT THEN
[14:33:01] @Set Cnt Cntg
[14:33:01] @Set Event Count
[14:33:01] @Set Event Count
[14:33:01] @Get BurstWrite CRC
[14:33:01] @Set Truth Tbl Addr Cnter Init
[14:33:01] @Set Truth Table Prog
[14:33:01] Configuring in burst mode....
[14:33:01] @Get BurstWrite CRC
[14:33:01] @Enable TE Trig
[14:33:01] @Enable Trig Output OR All readback
[14:33:01] @Enable Trig Output OR All
[14:33:01] @Set Pre-Trig Sample
[14:33:01] @Set Post-Trig Sample
[14:33:01] finished configuration of core0
[14:33:01] Starting all active cores....
[14:33:01] @ShiftIR,8,0,ER1
[14:33:01] @ShiftDR,21,0,data (select active cores)
[14:33:01] @ShiftIR,8,0,ER2
[14:33:01] @Set LA Start cores
[14:33:01] @UnlockCable
[14:33:01] Running all active cores....
[14:33:01] @LockCable
[14:33:01] Polling trigger memory of core0....
[14:33:01] @ShiftIR,8,0,ER1
[14:33:01] @ShiftDR,21,0,data (select core0)
[14:33:01] @ShiftIR,8,0,ER2
[14:33:01] @Get Force Trigger bit
[14:33:01] #TM_CTL_0=3
[14:33:01] @Get Trig Detected Cnt
[14:33:01] #numDetectedTriggers = 0
[14:33:01] @Get Mem Block Full Cnt
[14:33:01] #memFullCnt = 0
[14:33:01] detected 0 triggers of core0
[14:33:01] captured 0 memory blocks of core0
[14:33:01] @UnlockCable
[14:33:02] Running all active cores....
[14:33:02] @LockCable
[14:33:02] Polling trigger memory of core0....
[14:33:02] @ShiftIR,8,0,ER1
[14:33:02] @ShiftDR,21,0,data (select core0)
[14:33:02] @ShiftIR,8,0,ER2
[14:33:02] @Get Force Trigger bit
[14:33:02] #TM_CTL_0=3
[14:33:02] @Get Trig Detected Cnt
[14:33:02] #numDetectedTriggers = 0
[14:33:02] @Get Mem Block Full Cnt
[14:33:02] #memFullCnt = 0
[14:33:02] detected 0 triggers of core0
[14:33:02] captured 0 memory blocks of core0
[14:33:02] @UnlockCable
[14:33:03] Running all active cores....
[14:33:03] @LockCable
[14:33:03] Polling trigger memory of core0....
[14:33:03] @ShiftIR,8,0,ER1
[14:33:03] @ShiftDR,21,0,data (select core0)
[14:33:03] @ShiftIR,8,0,ER2
[14:33:03] @Get Force Trigger bit
[14:33:03] #TM_CTL_0=3
[14:33:03] @Get Trig Detected Cnt
[14:33:03] #numDetectedTriggers = 0
[14:33:03] @Get Mem Block Full Cnt
[14:33:03] #memFullCnt = 0
[14:33:03] detected 0 triggers of core0
[14:33:03] captured 0 memory blocks of core0
[14:33:03] @UnlockCable
[14:33:04] Running all active cores....
[14:33:04] @LockCable
[14:33:04] Polling trigger memory of core0....
[14:33:04] @ShiftIR,8,0,ER1
[14:33:04] @ShiftDR,21,0,data (select core0)
[14:33:04] @ShiftIR,8,0,ER2
[14:33:04] @Get Force Trigger bit
[14:33:04] #TM_CTL_0=3
[14:33:04] @Get Trig Detected Cnt
[14:33:04] #numDetectedTriggers = 0
[14:33:04] @Get Mem Block Full Cnt
[14:33:04] #memFullCnt = 0
[14:33:04] detected 0 triggers of core0
[14:33:04] captured 0 memory blocks of core0
[14:33:04] @UnlockCable
[14:33:05] Running all active cores....
[14:33:05] @LockCable
[14:33:05] Polling trigger memory of core0....
[14:33:05] @ShiftIR,8,0,ER1
[14:33:05] @ShiftDR,21,0,data (select core0)
[14:33:05] @ShiftIR,8,0,ER2
[14:33:05] @Get Force Trigger bit
[14:33:05] #TM_CTL_0=3
[14:33:05] @Get Trig Detected Cnt
[14:33:05] #numDetectedTriggers = 0
[14:33:05] @Get Mem Block Full Cnt
[14:33:05] #memFullCnt = 0
[14:33:05] detected 0 triggers of core0
[14:33:05] captured 0 memory blocks of core0
[14:33:05] @UnlockCable
[14:33:06] Running all active cores....
[14:33:06] @LockCable
[14:33:06] Polling trigger memory of core0....
[14:33:06] @ShiftIR,8,0,ER1
[14:33:06] @ShiftDR,21,0,data (select core0)
[14:33:06] @ShiftIR,8,0,ER2
[14:33:06] @Get Force Trigger bit
[14:33:06] #TM_CTL_0=3
[14:33:06] @Get Trig Detected Cnt
[14:33:06] #numDetectedTriggers = 0
[14:33:06] @Get Mem Block Full Cnt
[14:33:06] #memFullCnt = 0
[14:33:06] detected 0 triggers of core0
[14:33:06] captured 0 memory blocks of core0
[14:33:06] @UnlockCable
[14:33:07] Running all active cores....
[14:33:07] @LockCable
[14:33:07] Polling trigger memory of core0....
[14:33:07] @ShiftIR,8,0,ER1
[14:33:07] @ShiftDR,21,0,data (select core0)
[14:33:07] @ShiftIR,8,0,ER2
[14:33:07] @Get Force Trigger bit
[14:33:07] #TM_CTL_0=3
[14:33:08] @Get Trig Detected Cnt
[14:33:08] #numDetectedTriggers = 0
[14:33:08] @Get Mem Block Full Cnt
[14:33:08] #memFullCnt = 0
[14:33:08] detected 0 triggers of core0
[14:33:08] captured 0 memory blocks of core0
[14:33:08] @UnlockCable
[14:33:09] Running all active cores....
[14:33:09] @LockCable
[14:33:09] Polling trigger memory of core0....
[14:33:09] @ShiftIR,8,0,ER1
[14:33:09] @ShiftDR,21,0,data (select core0)
[14:33:09] @ShiftIR,8,0,ER2
[14:33:09] @Get Force Trigger bit
[14:33:09] #TM_CTL_0=3
[14:33:09] @Get Trig Detected Cnt
[14:33:09] #numDetectedTriggers = 0
[14:33:09] @Get Mem Block Full Cnt
[14:33:09] #memFullCnt = 0
[14:33:09] detected 0 triggers of core0
[14:33:09] captured 0 memory blocks of core0
[14:33:09] @UnlockCable
[14:33:10] Running all active cores....
[14:33:10] @LockCable
[14:33:10] Polling trigger memory of core0....
[14:33:10] @ShiftIR,8,0,ER1
[14:33:10] @ShiftDR,21,0,data (select core0)
[14:33:10] @ShiftIR,8,0,ER2
[14:33:10] @Get Force Trigger bit
[14:33:10] #TM_CTL_0=3
[14:33:10] @Get Trig Detected Cnt
[14:33:10] #numDetectedTriggers = 0
[14:33:10] @Get Mem Block Full Cnt
[14:33:10] #memFullCnt = 0
[14:33:10] detected 0 triggers of core0
[14:33:10] captured 0 memory blocks of core0
[14:33:10] @UnlockCable
[14:33:11] Running all active cores....
[14:33:11] @LockCable
[14:33:11] Polling trigger memory of core0....
[14:33:11] @ShiftIR,8,0,ER1
[14:33:11] @ShiftDR,21,0,data (select core0)
[14:33:11] @ShiftIR,8,0,ER2
[14:33:11] @Get Force Trigger bit
[14:33:11] #TM_CTL_0=3
[14:33:11] @Get Trig Detected Cnt
[14:33:11] #numDetectedTriggers = 0
[14:33:11] @Get Mem Block Full Cnt
[14:33:11] #memFullCnt = 0
[14:33:11] detected 0 triggers of core0
[14:33:11] captured 0 memory blocks of core0
[14:33:11] @UnlockCable
[14:33:12] Running all active cores....
[14:33:12] @LockCable
[14:33:12] Polling trigger memory of core0....
[14:33:12] @ShiftIR,8,0,ER1
[14:33:12] @ShiftDR,21,0,data (select core0)
[14:33:12] @ShiftIR,8,0,ER2
[14:33:12] @Get Force Trigger bit
[14:33:12] #TM_CTL_0=3
[14:33:12] @Get Trig Detected Cnt
[14:33:12] #numDetectedTriggers = 0
[14:33:12] @Get Mem Block Full Cnt
[14:33:12] #memFullCnt = 0
[14:33:12] detected 0 triggers of core0
[14:33:12] captured 0 memory blocks of core0
[14:33:12] @UnlockCable
[14:33:13] Running all active cores....
[14:33:13] @LockCable
[14:33:13] Polling trigger memory of core0....
[14:33:13] @ShiftIR,8,0,ER1
[14:33:13] @ShiftDR,21,0,data (select core0)
[14:33:13] @ShiftIR,8,0,ER2
[14:33:13] @Get Force Trigger bit
[14:33:13] #TM_CTL_0=3
[14:33:13] @Get Trig Detected Cnt
[14:33:13] #numDetectedTriggers = 0
[14:33:13] @Get Mem Block Full Cnt
[14:33:13] #memFullCnt = 0
[14:33:13] detected 0 triggers of core0
[14:33:13] captured 0 memory blocks of core0
[14:33:13] @UnlockCable
[14:33:14] Running all active cores....
[14:33:14] @LockCable
[14:33:14] Polling trigger memory of core0....
[14:33:14] @ShiftIR,8,0,ER1
[14:33:14] @ShiftDR,21,0,data (select core0)
[14:33:14] @ShiftIR,8,0,ER2
[14:33:14] @Get Force Trigger bit
[14:33:14] #TM_CTL_0=3
[14:33:14] @Get Trig Detected Cnt
[14:33:14] #numDetectedTriggers = 0
[14:33:14] @Get Mem Block Full Cnt
[14:33:14] #memFullCnt = 0
[14:33:14] detected 0 triggers of core0
[14:33:14] captured 0 memory blocks of core0
[14:33:14] @UnlockCable
[14:33:15] Running all active cores....
[14:33:15] @LockCable
[14:33:15] Polling trigger memory of core0....
[14:33:15] @ShiftIR,8,0,ER1
[14:33:15] @ShiftDR,21,0,data (select core0)
[14:33:15] @ShiftIR,8,0,ER2
[14:33:15] @Get Force Trigger bit
[14:33:15] #TM_CTL_0=3
[14:33:15] @Get Trig Detected Cnt
[14:33:15] #numDetectedTriggers = 0
[14:33:15] @Get Mem Block Full Cnt
[14:33:15] #memFullCnt = 0
[14:33:15] detected 0 triggers of core0
[14:33:15] captured 0 memory blocks of core0
[14:33:15] @UnlockCable
[14:33:16] Running all active cores....
[14:33:16] @LockCable
[14:33:16] Polling trigger memory of core0....
[14:33:16] @ShiftIR,8,0,ER1
[14:33:16] @ShiftDR,21,0,data (select core0)
[14:33:16] @ShiftIR,8,0,ER2
[14:33:16] @Get Force Trigger bit
[14:33:16] #TM_CTL_0=3
[14:33:16] @Get Trig Detected Cnt
[14:33:16] #numDetectedTriggers = 0
[14:33:16] @Get Mem Block Full Cnt
[14:33:16] #memFullCnt = 0
[14:33:16] detected 0 triggers of core0
[14:33:16] captured 0 memory blocks of core0
[14:33:16] @UnlockCable
[14:33:17] Running all active cores....
[14:33:17] @LockCable
[14:33:17] Polling trigger memory of core0....
[14:33:17] @ShiftIR,8,0,ER1
[14:33:17] @ShiftDR,21,0,data (select core0)
[14:33:17] @ShiftIR,8,0,ER2
[14:33:17] @Get Force Trigger bit
[14:33:17] #TM_CTL_0=3
[14:33:17] @Get Trig Detected Cnt
[14:33:17] #numDetectedTriggers = 0
[14:33:17] @Get Mem Block Full Cnt
[14:33:17] #memFullCnt = 0
[14:33:17] detected 0 triggers of core0
[14:33:17] captured 0 memory blocks of core0
[14:33:17] @UnlockCable
[14:33:18] Running all active cores....
[14:33:18] @LockCable
[14:33:18] Polling trigger memory of core0....
[14:33:18] @ShiftIR,8,0,ER1
[14:33:18] @ShiftDR,21,0,data (select core0)
[14:33:18] @ShiftIR,8,0,ER2
[14:33:18] @Get Force Trigger bit
[14:33:18] #TM_CTL_0=3
[14:33:18] @Get Trig Detected Cnt
[14:33:18] #numDetectedTriggers = 0
[14:33:18] @Get Mem Block Full Cnt
[14:33:18] #memFullCnt = 0
[14:33:18] detected 0 triggers of core0
[14:33:18] captured 0 memory blocks of core0
[14:33:18] @UnlockCable
[14:33:19] Running all active cores....
[14:33:19] @LockCable
[14:33:19] Polling trigger memory of core0....
[14:33:19] @ShiftIR,8,0,ER1
[14:33:19] @ShiftDR,21,0,data (select core0)
[14:33:19] @ShiftIR,8,0,ER2
[14:33:19] @Get Force Trigger bit
[14:33:19] #TM_CTL_0=3
[14:33:19] @Get Trig Detected Cnt
[14:33:19] #numDetectedTriggers = 0
[14:33:19] @Get Mem Block Full Cnt
[14:33:19] #memFullCnt = 0
[14:33:19] detected 0 triggers of core0
[14:33:19] captured 0 memory blocks of core0
[14:33:19] @UnlockCable
[14:33:20] Running all active cores....
[14:33:20] @LockCable
[14:33:20] Polling trigger memory of core0....
[14:33:20] @ShiftIR,8,0,ER1
[14:33:20] @ShiftDR,21,0,data (select core0)
[14:33:20] @ShiftIR,8,0,ER2
[14:33:20] @Get Force Trigger bit
[14:33:20] #TM_CTL_0=3
[14:33:20] @Get Trig Detected Cnt
[14:33:20] #numDetectedTriggers = 0
[14:33:20] @Get Mem Block Full Cnt
[14:33:20] #memFullCnt = 0
[14:33:20] detected 0 triggers of core0
[14:33:20] captured 0 memory blocks of core0
[14:33:20] @UnlockCable
[14:33:21] Running all active cores....
[14:33:21] @LockCable
[14:33:21] Polling trigger memory of core0....
[14:33:21] @ShiftIR,8,0,ER1
[14:33:21] @ShiftDR,21,0,data (select core0)
[14:33:21] @ShiftIR,8,0,ER2
[14:33:21] @Get Force Trigger bit
[14:33:21] #TM_CTL_0=3
[14:33:21] @Get Trig Detected Cnt
[14:33:21] #numDetectedTriggers = 0
[14:33:21] @Get Mem Block Full Cnt
[14:33:21] #memFullCnt = 0
[14:33:21] detected 0 triggers of core0
[14:33:21] captured 0 memory blocks of core0
[14:33:21] @UnlockCable
[14:33:23] Running all active cores....
[14:33:23] @LockCable
[14:33:23] Polling trigger memory of core0....
[14:33:23] @ShiftIR,8,0,ER1
[14:33:23] @ShiftDR,21,0,data (select core0)
[14:33:23] @ShiftIR,8,0,ER2
[14:33:23] @Get Force Trigger bit
[14:33:23] #TM_CTL_0=3
[14:33:23] @Get Trig Detected Cnt
[14:33:23] #numDetectedTriggers = 0
[14:33:23] @Get Mem Block Full Cnt
[14:33:23] #memFullCnt = 0
[14:33:23] detected 0 triggers of core0
[14:33:23] captured 0 memory blocks of core0
[14:33:23] @UnlockCable
[14:33:24] Running all active cores....
[14:33:24] @LockCable
[14:33:24] Polling trigger memory of core0....
[14:33:24] @ShiftIR,8,0,ER1
[14:33:24] @ShiftDR,21,0,data (select core0)
[14:33:24] @ShiftIR,8,0,ER2
[14:33:24] @Get Force Trigger bit
[14:33:24] #TM_CTL_0=3
[14:33:24] @Get Trig Detected Cnt
[14:33:24] #numDetectedTriggers = 0
[14:33:24] @Get Mem Block Full Cnt
[14:33:24] #memFullCnt = 0
[14:33:24] detected 0 triggers of core0
[14:33:24] captured 0 memory blocks of core0
[14:33:24] @UnlockCable
[14:33:25] Running all active cores....
[14:33:25] @LockCable
[14:33:25] Polling trigger memory of core0....
[14:33:25] @ShiftIR,8,0,ER1
[14:33:25] @ShiftDR,21,0,data (select core0)
[14:33:25] @ShiftIR,8,0,ER2
[14:33:25] @Get Force Trigger bit
[14:33:25] #TM_CTL_0=3
[14:33:25] @Get Trig Detected Cnt
[14:33:25] #numDetectedTriggers = 0
[14:33:25] @Get Mem Block Full Cnt
[14:33:25] #memFullCnt = 0
[14:33:25] detected 0 triggers of core0
[14:33:25] captured 0 memory blocks of core0
[14:33:25] @UnlockCable
[14:33:26] Running all active cores....
[14:33:26] @LockCable
[14:33:26] Polling trigger memory of core0....
[14:33:26] @ShiftIR,8,0,ER1
[14:33:26] @ShiftDR,21,0,data (select core0)
[14:33:26] @ShiftIR,8,0,ER2
[14:33:26] @Get Force Trigger bit
[14:33:26] #TM_CTL_0=3
[14:33:26] User has manually triggered core0!
[14:33:26] @set Force Trigger bit
[14:33:26] @set Force Trigger bit
[14:33:26] @Get Trig Detected Cnt
[14:33:26] #numDetectedTriggers = 1
[14:33:26] @Get Mem Block Full Cnt
[14:33:26] #memFullCnt = 1
[14:33:26] Downloading trigger memory of core0....
[14:33:26] @Is LA Armed
[14:33:26] @Set LA Start/Stop readback
[14:33:26] @Set LA Start/Stop 
[14:33:26] @Set LA Start/Stop readback
[14:33:26] @Set LA Start/Stop 
[14:33:26] @Get Trig Detected Cnt
[14:33:26] #numDetectedTriggers = 1
[14:33:26] @Get Mem Block Full Cnt
[14:33:26] #memFullCnt = 1
[14:33:26] @Get Last Addr Written
[14:33:26] #lastAddrWritten = 2092
[14:33:26] @Get Multiple Trig Enbl
[14:33:26] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:33:26] @Get BurstRead CRC
[14:33:26] @Set Trace Mem Cnter Init
[14:33:26] Uploading in burst mode....
[14:33:26] @ShiftDR,491520,1,data (burst read)
[14:33:26] @GetTDO,data,491520
[14:33:26] @Get BurstRead CRC
[14:33:26] @Get BurstRead CRC
[14:33:26] @Get Pre-Trig Sample Num
[14:33:26] @Get Post-Trig Sample Num
[14:33:26] @Get Pre-Trig Samples Captured
[14:33:26] @Get Trig Ptr
[14:33:26] #trigPtr = 2354
[14:33:26] #dataSize=15, numRead=4096, trace_out=4096
[14:33:26] #trig0={blockPosition:0,triggerPosition:256}
[14:33:26] finished download trigger memory of core0
[14:33:26] @UnlockCable
[14:33:26] @ReleaseCablePort
[14:33:26] @Disconnect
[14:33:26] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:33:27] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:33:27] Connecting cableserver to run Reveal debugger....
[14:33:27] @Connect
[14:33:27] @SetSharableApplications,2,Reveal,Mico
[14:33:28] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:33:28] @LockCable
[14:33:28] @GetServerStatus
[14:33:28] @Read
[14:33:28] @SetTargetDevice,0
[14:33:28] Connecting core0....
[14:33:28] @ShiftIR,8,0,ER1
[14:33:28] @ShiftDR,21,0,data (select core0)
[14:33:28] @ShiftIR,8,0,ER2
[14:33:28] Configuring core0....
[14:33:28] @JumpState,RUN_TEST_IDLE
[14:33:28] @JumpState,RUN_TEST_IDLE
[14:33:28] @JumpState,RUN_TEST_IDLE
[14:33:28] @ShiftIR,8,0,NOP
[14:33:28] @JumpState,RUN_TEST_IDLE
[14:33:28] @ShiftIR,8,0,ER2
[14:33:28] @Set Odd Parity readback
[14:33:28] @Set Odd Parity
[14:33:28] @Set LA Start/Stop readback
[14:33:28] @Set LA Start/Stop 
[14:33:28] #Reveal IP Version = 1_6_042617
[14:33:28] @Get Pattern
[14:33:28] #pattern readout = a5a5
[14:33:28] pattern readout passed!
[14:33:28] @Get Tracy Signature
[14:33:28] @Get Tracy Signature
[14:33:28] #signature from core0 = 354344330
[14:33:28] signature from core0 passed!
[14:33:28] @Set Opcode Value
[14:33:28] @Set Comp Value
[14:33:28] @Set Mask Value
[14:33:28] @Set Opcode Value
[14:33:28] @Set Comp Value
[14:33:28] @Set Mask Value
[14:33:28] @Set Opcode Value
[14:33:28] @Set Comp Value
[14:33:29] @Set Mask Value
[14:33:29] @Set Opcode Value
[14:33:29] @Set Comp Value
[14:33:29] @Set Mask Value
[14:33:29] @Set Opcode Value
[14:33:29] @Set Comp Value
[14:33:29] @Set Mask Value
[14:33:29] @Set Opcode Value
[14:33:29] @Set Comp Value
[14:33:29] @Set Mask Value
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Event Count
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Event Count
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Event Count
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Event Count
[14:33:29] @Set Then Num
[14:33:29] @Set NEXT THEN
[14:33:29] @Set Cnt Cntg
[14:33:29] @Set Event Count
[14:33:29] @Set Event Count
[14:33:29] @Get BurstWrite CRC
[14:33:29] @Set Truth Tbl Addr Cnter Init
[14:33:29] @Set Truth Table Prog
[14:33:29] Configuring in burst mode....
[14:33:29] @Get BurstWrite CRC
[14:33:29] @Enable TE Trig
[14:33:29] @Enable Trig Output OR All readback
[14:33:29] @Enable Trig Output OR All
[14:33:29] @Set Pre-Trig Sample
[14:33:29] @Set Post-Trig Sample
[14:33:29] finished configuration of core0
[14:33:29] Starting all active cores....
[14:33:29] @ShiftIR,8,0,ER1
[14:33:29] @ShiftDR,21,0,data (select active cores)
[14:33:29] @ShiftIR,8,0,ER2
[14:33:29] @Set LA Start cores
[14:33:29] @UnlockCable
[14:33:29] Running all active cores....
[14:33:29] @LockCable
[14:33:29] Polling trigger memory of core0....
[14:33:29] @ShiftIR,8,0,ER1
[14:33:29] @ShiftDR,21,0,data (select core0)
[14:33:29] @ShiftIR,8,0,ER2
[14:33:29] @Get Force Trigger bit
[14:33:29] #TM_CTL_0=3
[14:33:29] @Get Trig Detected Cnt
[14:33:29] #numDetectedTriggers = 1
[14:33:29] @Get Mem Block Full Cnt
[14:33:29] #memFullCnt = 1
[14:33:29] Downloading trigger memory of core0....
[14:33:29] @Is LA Armed
[14:33:29] @Set LA Start/Stop readback
[14:33:29] @Set LA Start/Stop 
[14:33:29] @Set LA Start/Stop readback
[14:33:29] @Set LA Start/Stop 
[14:33:29] @Get Trig Detected Cnt
[14:33:29] #numDetectedTriggers = 1
[14:33:29] @Get Mem Block Full Cnt
[14:33:29] #memFullCnt = 1
[14:33:29] @Get Last Addr Written
[14:33:29] #lastAddrWritten = 3840
[14:33:29] @Get Multiple Trig Enbl
[14:33:29] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:33:29] @Get BurstRead CRC
[14:33:29] @Set Trace Mem Cnter Init
[14:33:29] Uploading in burst mode....
[14:33:29] @ShiftDR,491520,1,data (burst read)
[14:33:29] @GetTDO,data,491520
[14:33:29] @Get BurstRead CRC
[14:33:29] @Get BurstRead CRC
[14:33:29] @Get Pre-Trig Sample Num
[14:33:29] @Get Post-Trig Sample Num
[14:33:29] @Get Pre-Trig Samples Captured
[14:33:29] @Get Trig Ptr
[14:33:29] #trigPtr = 6
[14:33:29] #dataSize=15, numRead=4096, trace_out=3841
[14:33:29] #trig0={blockPosition:0,triggerPosition:1}
[14:33:29] finished download trigger memory of core0
[14:33:29] @UnlockCable
[14:33:29] @ReleaseCablePort
[14:33:29] @Disconnect
[14:33:29] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:33:43] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:33:43] Connecting cableserver to run Reveal debugger....
[14:33:43] @Connect
[14:33:43] @SetSharableApplications,2,Reveal,Mico
[14:33:44] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:33:44] @LockCable
[14:33:44] @GetServerStatus
[14:33:44] @Read
[14:33:44] @SetTargetDevice,0
[14:33:44] Connecting core0....
[14:33:44] @ShiftIR,8,0,ER1
[14:33:44] @ShiftDR,21,0,data (select core0)
[14:33:44] @ShiftIR,8,0,ER2
[14:33:44] Configuring core0....
[14:33:44] @JumpState,RUN_TEST_IDLE
[14:33:44] @JumpState,RUN_TEST_IDLE
[14:33:44] @JumpState,RUN_TEST_IDLE
[14:33:44] @ShiftIR,8,0,NOP
[14:33:44] @JumpState,RUN_TEST_IDLE
[14:33:44] @ShiftIR,8,0,ER2
[14:33:44] @Set Odd Parity readback
[14:33:44] @Set Odd Parity
[14:33:44] @Set LA Start/Stop readback
[14:33:44] @Set LA Start/Stop 
[14:33:44] #Reveal IP Version = 1_6_042617
[14:33:44] @Get Pattern
[14:33:44] #pattern readout = a5a5
[14:33:44] pattern readout passed!
[14:33:44] @Get Tracy Signature
[14:33:44] @Get Tracy Signature
[14:33:44] #signature from core0 = 354344330
[14:33:44] signature from core0 passed!
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Opcode Value
[14:33:44] @Set Comp Value
[14:33:44] @Set Mask Value
[14:33:44] @Set Then Num
[14:33:44] @Set NEXT THEN
[14:33:44] @Set Cnt Cntg
[14:33:44] @Set Event Count
[14:33:44] @Set Then Num
[14:33:44] @Set NEXT THEN
[14:33:44] @Set Cnt Cntg
[14:33:44] @Set Event Count
[14:33:44] @Set Event Count
[14:33:44] @Set Then Num
[14:33:44] @Set NEXT THEN
[14:33:44] @Set Cnt Cntg
[14:33:45] @Set Event Count
[14:33:45] @Set Event Count
[14:33:45] @Set Then Num
[14:33:45] @Set NEXT THEN
[14:33:45] @Set Cnt Cntg
[14:33:45] @Set Event Count
[14:33:45] @Set Event Count
[14:33:45] @Set Then Num
[14:33:45] @Set NEXT THEN
[14:33:45] @Set Cnt Cntg
[14:33:45] @Set Event Count
[14:33:45] @Set Event Count
[14:33:45] @Set Then Num
[14:33:45] @Set NEXT THEN
[14:33:45] @Set Cnt Cntg
[14:33:45] @Set Event Count
[14:33:45] @Set Event Count
[14:33:45] @Get BurstWrite CRC
[14:33:45] @Set Truth Tbl Addr Cnter Init
[14:33:45] @Set Truth Table Prog
[14:33:45] Configuring in burst mode....
[14:33:45] @Get BurstWrite CRC
[14:33:45] @Enable TE Trig
[14:33:45] @Enable Trig Output OR All readback
[14:33:45] @Enable Trig Output OR All
[14:33:45] @Set Pre-Trig Sample
[14:33:45] @Set Post-Trig Sample
[14:33:45] finished configuration of core0
[14:33:45] Starting all active cores....
[14:33:45] @ShiftIR,8,0,ER1
[14:33:45] @ShiftDR,21,0,data (select active cores)
[14:33:45] @ShiftIR,8,0,ER2
[14:33:45] @Set LA Start cores
[14:33:45] @UnlockCable
[14:33:45] Running all active cores....
[14:33:45] @LockCable
[14:33:45] Polling trigger memory of core0....
[14:33:45] @ShiftIR,8,0,ER1
[14:33:45] @ShiftDR,21,0,data (select core0)
[14:33:45] @ShiftIR,8,0,ER2
[14:33:45] @Get Force Trigger bit
[14:33:45] #TM_CTL_0=3
[14:33:45] @Get Trig Detected Cnt
[14:33:45] #numDetectedTriggers = 0
[14:33:45] @Get Mem Block Full Cnt
[14:33:45] #memFullCnt = 0
[14:33:45] detected 0 triggers of core0
[14:33:45] captured 0 memory blocks of core0
[14:33:45] @UnlockCable
[14:33:46] Running all active cores....
[14:33:46] @LockCable
[14:33:46] Polling trigger memory of core0....
[14:33:46] @ShiftIR,8,0,ER1
[14:33:46] @ShiftDR,21,0,data (select core0)
[14:33:46] @ShiftIR,8,0,ER2
[14:33:46] @Get Force Trigger bit
[14:33:46] #TM_CTL_0=3
[14:33:46] @Get Trig Detected Cnt
[14:33:46] #numDetectedTriggers = 0
[14:33:46] @Get Mem Block Full Cnt
[14:33:46] #memFullCnt = 0
[14:33:46] detected 0 triggers of core0
[14:33:46] captured 0 memory blocks of core0
[14:33:46] @UnlockCable
[14:33:47] Running all active cores....
[14:33:47] @LockCable
[14:33:47] Polling trigger memory of core0....
[14:33:47] @ShiftIR,8,0,ER1
[14:33:47] @ShiftDR,21,0,data (select core0)
[14:33:47] @ShiftIR,8,0,ER2
[14:33:47] @Get Force Trigger bit
[14:33:47] #TM_CTL_0=3
[14:33:47] @Get Trig Detected Cnt
[14:33:47] #numDetectedTriggers = 0
[14:33:47] @Get Mem Block Full Cnt
[14:33:47] #memFullCnt = 0
[14:33:47] detected 0 triggers of core0
[14:33:47] captured 0 memory blocks of core0
[14:33:47] @UnlockCable
[14:33:48] Running all active cores....
[14:33:48] @LockCable
[14:33:48] Polling trigger memory of core0....
[14:33:48] @ShiftIR,8,0,ER1
[14:33:48] @ShiftDR,21,0,data (select core0)
[14:33:48] @ShiftIR,8,0,ER2
[14:33:48] @Get Force Trigger bit
[14:33:48] #TM_CTL_0=3
[14:33:48] @Get Trig Detected Cnt
[14:33:48] #numDetectedTriggers = 0
[14:33:48] @Get Mem Block Full Cnt
[14:33:48] #memFullCnt = 0
[14:33:48] detected 0 triggers of core0
[14:33:48] captured 0 memory blocks of core0
[14:33:48] @UnlockCable
[14:33:49] Running all active cores....
[14:33:49] @LockCable
[14:33:49] Polling trigger memory of core0....
[14:33:49] @ShiftIR,8,0,ER1
[14:33:49] @ShiftDR,21,0,data (select core0)
[14:33:49] @ShiftIR,8,0,ER2
[14:33:49] @Get Force Trigger bit
[14:33:49] #TM_CTL_0=3
[14:33:49] @Get Trig Detected Cnt
[14:33:49] #numDetectedTriggers = 0
[14:33:49] @Get Mem Block Full Cnt
[14:33:49] #memFullCnt = 0
[14:33:49] detected 0 triggers of core0
[14:33:49] captured 0 memory blocks of core0
[14:33:49] @UnlockCable
[14:33:50] Running all active cores....
[14:33:50] @LockCable
[14:33:50] Polling trigger memory of core0....
[14:33:50] @ShiftIR,8,0,ER1
[14:33:50] @ShiftDR,21,0,data (select core0)
[14:33:50] @ShiftIR,8,0,ER2
[14:33:50] @Get Force Trigger bit
[14:33:50] #TM_CTL_0=3
[14:33:50] @Get Trig Detected Cnt
[14:33:50] #numDetectedTriggers = 0
[14:33:50] @Get Mem Block Full Cnt
[14:33:50] #memFullCnt = 0
[14:33:50] detected 0 triggers of core0
[14:33:50] captured 0 memory blocks of core0
[14:33:50] @UnlockCable
[14:33:51] Running all active cores....
[14:33:51] @LockCable
[14:33:51] Polling trigger memory of core0....
[14:33:51] @ShiftIR,8,0,ER1
[14:33:51] @ShiftDR,21,0,data (select core0)
[14:33:51] @ShiftIR,8,0,ER2
[14:33:51] @Get Force Trigger bit
[14:33:51] #TM_CTL_0=3
[14:33:51] @Get Trig Detected Cnt
[14:33:51] #numDetectedTriggers = 0
[14:33:51] @Get Mem Block Full Cnt
[14:33:51] #memFullCnt = 0
[14:33:51] detected 0 triggers of core0
[14:33:51] captured 0 memory blocks of core0
[14:33:51] @UnlockCable
[14:33:52] Running all active cores....
[14:33:52] @LockCable
[14:33:52] Polling trigger memory of core0....
[14:33:52] @ShiftIR,8,0,ER1
[14:33:52] @ShiftDR,21,0,data (select core0)
[14:33:52] @ShiftIR,8,0,ER2
[14:33:52] @Get Force Trigger bit
[14:33:52] #TM_CTL_0=3
[14:33:52] @Get Trig Detected Cnt
[14:33:52] #numDetectedTriggers = 0
[14:33:52] @Get Mem Block Full Cnt
[14:33:52] #memFullCnt = 0
[14:33:52] detected 0 triggers of core0
[14:33:52] captured 0 memory blocks of core0
[14:33:52] @UnlockCable
[14:33:53] Running all active cores....
[14:33:53] @LockCable
[14:33:53] Polling trigger memory of core0....
[14:33:53] @ShiftIR,8,0,ER1
[14:33:53] @ShiftDR,21,0,data (select core0)
[14:33:53] @ShiftIR,8,0,ER2
[14:33:53] @Get Force Trigger bit
[14:33:53] #TM_CTL_0=5
[14:33:53] @Get Trig Detected Cnt
[14:33:53] #numDetectedTriggers = 1
[14:33:53] @Get Mem Block Full Cnt
[14:33:53] #memFullCnt = 1
[14:33:53] Downloading trigger memory of core0....
[14:33:53] @Is LA Armed
[14:33:53] @Set LA Start/Stop readback
[14:33:53] @Set LA Start/Stop 
[14:33:53] @Set LA Start/Stop readback
[14:33:53] @Set LA Start/Stop 
[14:33:53] @Get Trig Detected Cnt
[14:33:53] #numDetectedTriggers = 1
[14:33:53] @Get Mem Block Full Cnt
[14:33:53] #memFullCnt = 1
[14:33:53] @Get Last Addr Written
[14:33:53] #lastAddrWritten = 159
[14:33:53] @Get Multiple Trig Enbl
[14:33:53] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:33:53] @Get BurstRead CRC
[14:33:53] @Set Trace Mem Cnter Init
[14:33:54] Uploading in burst mode....
[14:33:54] @ShiftDR,491520,1,data (burst read)
[14:33:54] @GetTDO,data,491520
[14:33:54] @Get BurstRead CRC
[14:33:54] @Get BurstRead CRC
[14:33:54] @Get Pre-Trig Sample Num
[14:33:54] @Get Post-Trig Sample Num
[14:33:54] @Get Pre-Trig Samples Captured
[14:33:54] @Get Trig Ptr
[14:33:54] #trigPtr = 421
[14:33:54] #dataSize=15, numRead=4096, trace_out=4096
[14:33:54] #trig0={blockPosition:0,triggerPosition:256}
[14:33:54] finished download trigger memory of core0
[14:33:54] @UnlockCable
[14:33:54] @ReleaseCablePort
[14:33:54] @Disconnect
[14:33:54] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:34:26] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:34:26] Connecting cableserver to run Reveal debugger....
[14:34:26] @Connect
[14:34:26] @SetSharableApplications,2,Reveal,Mico
[14:34:27] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:34:27] @LockCable
[14:34:27] @GetServerStatus
[14:34:27] @Read
[14:34:27] @SetTargetDevice,0
[14:34:27] Connecting core0....
[14:34:27] @ShiftIR,8,0,ER1
[14:34:27] @ShiftDR,21,0,data (select core0)
[14:34:27] @ShiftIR,8,0,ER2
[14:34:27] Configuring core0....
[14:34:27] @JumpState,RUN_TEST_IDLE
[14:34:27] @JumpState,RUN_TEST_IDLE
[14:34:27] @JumpState,RUN_TEST_IDLE
[14:34:27] @ShiftIR,8,0,NOP
[14:34:27] @JumpState,RUN_TEST_IDLE
[14:34:27] @ShiftIR,8,0,ER2
[14:34:27] @Set Odd Parity readback
[14:34:27] @Set Odd Parity
[14:34:27] @Set LA Start/Stop readback
[14:34:27] @Set LA Start/Stop 
[14:34:27] #Reveal IP Version = 1_6_042617
[14:34:27] @Get Pattern
[14:34:27] #pattern readout = a5a5
[14:34:27] pattern readout passed!
[14:34:28] @Get Tracy Signature
[14:34:28] @Get Tracy Signature
[14:34:28] #signature from core0 = 354344330
[14:34:28] signature from core0 passed!
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Opcode Value
[14:34:28] @Set Comp Value
[14:34:28] @Set Mask Value
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Event Count
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Event Count
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Event Count
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Event Count
[14:34:28] @Set Then Num
[14:34:28] @Set NEXT THEN
[14:34:28] @Set Cnt Cntg
[14:34:28] @Set Event Count
[14:34:28] @Set Event Count
[14:34:28] @Get BurstWrite CRC
[14:34:28] @Set Truth Tbl Addr Cnter Init
[14:34:28] @Set Truth Table Prog
[14:34:28] Configuring in burst mode....
[14:34:28] @Get BurstWrite CRC
[14:34:28] @Enable TE Trig
[14:34:28] @Enable Trig Output OR All readback
[14:34:28] @Enable Trig Output OR All
[14:34:28] @Set Pre-Trig Sample
[14:34:28] @Set Post-Trig Sample
[14:34:28] finished configuration of core0
[14:34:28] Starting all active cores....
[14:34:28] @ShiftIR,8,0,ER1
[14:34:28] @ShiftDR,21,0,data (select active cores)
[14:34:28] @ShiftIR,8,0,ER2
[14:34:28] @Set LA Start cores
[14:34:28] @UnlockCable
[14:34:28] Running all active cores....
[14:34:28] @LockCable
[14:34:28] Polling trigger memory of core0....
[14:34:28] @ShiftIR,8,0,ER1
[14:34:28] @ShiftDR,21,0,data (select core0)
[14:34:28] @ShiftIR,8,0,ER2
[14:34:28] @Get Force Trigger bit
[14:34:28] #TM_CTL_0=3
[14:34:28] @Get Trig Detected Cnt
[14:34:28] #numDetectedTriggers = 0
[14:34:28] @Get Mem Block Full Cnt
[14:34:28] #memFullCnt = 0
[14:34:28] detected 0 triggers of core0
[14:34:28] captured 0 memory blocks of core0
[14:34:28] @UnlockCable
[14:34:29] Running all active cores....
[14:34:29] @LockCable
[14:34:29] Polling trigger memory of core0....
[14:34:29] @ShiftIR,8,0,ER1
[14:34:29] @ShiftDR,21,0,data (select core0)
[14:34:29] @ShiftIR,8,0,ER2
[14:34:29] @Get Force Trigger bit
[14:34:29] #TM_CTL_0=3
[14:34:29] @Get Trig Detected Cnt
[14:34:29] #numDetectedTriggers = 0
[14:34:29] @Get Mem Block Full Cnt
[14:34:29] #memFullCnt = 0
[14:34:29] detected 0 triggers of core0
[14:34:29] captured 0 memory blocks of core0
[14:34:29] @UnlockCable
[14:34:30] Running all active cores....
[14:34:30] @LockCable
[14:34:30] Polling trigger memory of core0....
[14:34:30] @ShiftIR,8,0,ER1
[14:34:30] @ShiftDR,21,0,data (select core0)
[14:34:30] @ShiftIR,8,0,ER2
[14:34:30] @Get Force Trigger bit
[14:34:30] #TM_CTL_0=3
[14:34:30] @Get Trig Detected Cnt
[14:34:30] #numDetectedTriggers = 0
[14:34:30] @Get Mem Block Full Cnt
[14:34:30] #memFullCnt = 0
[14:34:30] detected 0 triggers of core0
[14:34:30] captured 0 memory blocks of core0
[14:34:30] @UnlockCable
[14:34:31] Running all active cores....
[14:34:31] @LockCable
[14:34:31] Polling trigger memory of core0....
[14:34:31] @ShiftIR,8,0,ER1
[14:34:31] @ShiftDR,21,0,data (select core0)
[14:34:31] @ShiftIR,8,0,ER2
[14:34:31] @Get Force Trigger bit
[14:34:31] #TM_CTL_0=3
[14:34:31] @Get Trig Detected Cnt
[14:34:31] #numDetectedTriggers = 0
[14:34:31] @Get Mem Block Full Cnt
[14:34:31] #memFullCnt = 0
[14:34:31] detected 0 triggers of core0
[14:34:31] captured 0 memory blocks of core0
[14:34:31] @UnlockCable
[14:34:32] Running all active cores....
[14:34:32] @LockCable
[14:34:32] Polling trigger memory of core0....
[14:34:32] @ShiftIR,8,0,ER1
[14:34:32] @ShiftDR,21,0,data (select core0)
[14:34:32] @ShiftIR,8,0,ER2
[14:34:32] @Get Force Trigger bit
[14:34:32] #TM_CTL_0=3
[14:34:32] @Get Trig Detected Cnt
[14:34:32] #numDetectedTriggers = 0
[14:34:32] @Get Mem Block Full Cnt
[14:34:32] #memFullCnt = 0
[14:34:32] detected 0 triggers of core0
[14:34:32] captured 0 memory blocks of core0
[14:34:32] @UnlockCable
[14:34:33] Running all active cores....
[14:34:33] @LockCable
[14:34:33] Polling trigger memory of core0....
[14:34:33] @ShiftIR,8,0,ER1
[14:34:33] @ShiftDR,21,0,data (select core0)
[14:34:33] @ShiftIR,8,0,ER2
[14:34:33] @Get Force Trigger bit
[14:34:33] #TM_CTL_0=3
[14:34:33] @Get Trig Detected Cnt
[14:34:33] #numDetectedTriggers = 0
[14:34:33] @Get Mem Block Full Cnt
[14:34:33] #memFullCnt = 0
[14:34:33] detected 0 triggers of core0
[14:34:33] captured 0 memory blocks of core0
[14:34:33] @UnlockCable
[14:34:34] Running all active cores....
[14:34:34] @LockCable
[14:34:34] Polling trigger memory of core0....
[14:34:34] @ShiftIR,8,0,ER1
[14:34:34] @ShiftDR,21,0,data (select core0)
[14:34:34] @ShiftIR,8,0,ER2
[14:34:34] @Get Force Trigger bit
[14:34:34] #TM_CTL_0=3
[14:34:34] @Get Trig Detected Cnt
[14:34:34] #numDetectedTriggers = 0
[14:34:34] @Get Mem Block Full Cnt
[14:34:34] #memFullCnt = 0
[14:34:34] detected 0 triggers of core0
[14:34:34] captured 0 memory blocks of core0
[14:34:34] @UnlockCable
[14:34:35] Running all active cores....
[14:34:35] @LockCable
[14:34:35] Polling trigger memory of core0....
[14:34:35] @ShiftIR,8,0,ER1
[14:34:35] @ShiftDR,21,0,data (select core0)
[14:34:35] @ShiftIR,8,0,ER2
[14:34:35] @Get Force Trigger bit
[14:34:35] #TM_CTL_0=3
[14:34:35] @Get Trig Detected Cnt
[14:34:35] #numDetectedTriggers = 0
[14:34:35] @Get Mem Block Full Cnt
[14:34:35] #memFullCnt = 0
[14:34:35] detected 0 triggers of core0
[14:34:35] captured 0 memory blocks of core0
[14:34:35] @UnlockCable
[14:34:36] Running all active cores....
[14:34:36] @LockCable
[14:34:37] Polling trigger memory of core0....
[14:34:37] @ShiftIR,8,0,ER1
[14:34:37] @ShiftDR,21,0,data (select core0)
[14:34:37] @ShiftIR,8,0,ER2
[14:34:37] @Get Force Trigger bit
[14:34:37] #TM_CTL_0=3
[14:34:37] @Get Trig Detected Cnt
[14:34:37] #numDetectedTriggers = 0
[14:34:37] @Get Mem Block Full Cnt
[14:34:37] #memFullCnt = 0
[14:34:37] detected 0 triggers of core0
[14:34:37] captured 0 memory blocks of core0
[14:34:37] @UnlockCable
[14:34:38] Running all active cores....
[14:34:38] @LockCable
[14:34:38] Polling trigger memory of core0....
[14:34:38] @ShiftIR,8,0,ER1
[14:34:38] @ShiftDR,21,0,data (select core0)
[14:34:38] @ShiftIR,8,0,ER2
[14:34:38] @Get Force Trigger bit
[14:34:38] #TM_CTL_0=3
[14:34:38] @Get Trig Detected Cnt
[14:34:38] #numDetectedTriggers = 0
[14:34:38] @Get Mem Block Full Cnt
[14:34:38] #memFullCnt = 0
[14:34:38] detected 0 triggers of core0
[14:34:38] captured 0 memory blocks of core0
[14:34:38] @UnlockCable
[14:34:39] Running all active cores....
[14:34:39] @LockCable
[14:34:39] Polling trigger memory of core0....
[14:34:39] @ShiftIR,8,0,ER1
[14:34:39] @ShiftDR,21,0,data (select core0)
[14:34:39] @ShiftIR,8,0,ER2
[14:34:39] @Get Force Trigger bit
[14:34:39] #TM_CTL_0=3
[14:34:39] User has manually triggered core0!
[14:34:39] @set Force Trigger bit
[14:34:39] @set Force Trigger bit
[14:34:39] @Get Trig Detected Cnt
[14:34:39] #numDetectedTriggers = 1
[14:34:39] @Get Mem Block Full Cnt
[14:34:39] #memFullCnt = 1
[14:34:39] Downloading trigger memory of core0....
[14:34:39] @Is LA Armed
[14:34:39] @Set LA Start/Stop readback
[14:34:39] @Set LA Start/Stop 
[14:34:39] @Set LA Start/Stop readback
[14:34:39] @Set LA Start/Stop 
[14:34:39] @Get Trig Detected Cnt
[14:34:39] #numDetectedTriggers = 1
[14:34:39] @Get Mem Block Full Cnt
[14:34:39] #memFullCnt = 1
[14:34:39] @Get Last Addr Written
[14:34:39] #lastAddrWritten = 1623
[14:34:39] @Get Multiple Trig Enbl
[14:34:39] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:34:39] @Get BurstRead CRC
[14:34:39] @Set Trace Mem Cnter Init
[14:34:39] Uploading in burst mode....
[14:34:39] @ShiftDR,491520,1,data (burst read)
[14:34:39] @GetTDO,data,491520
[14:34:39] @Get BurstRead CRC
[14:34:39] @Get BurstRead CRC
[14:34:39] @Get Pre-Trig Sample Num
[14:34:39] @Get Post-Trig Sample Num
[14:34:39] @Get Pre-Trig Samples Captured
[14:34:39] @Get Trig Ptr
[14:34:39] #trigPtr = 1885
[14:34:39] #dataSize=15, numRead=4096, trace_out=4096
[14:34:39] #trig0={blockPosition:0,triggerPosition:256}
[14:34:39] finished download trigger memory of core0
[14:34:39] @UnlockCable
[14:34:39] @ReleaseCablePort
[14:34:39] @Disconnect
[14:34:39] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:34:52] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:34:52] Connecting cableserver to run Reveal debugger....
[14:34:52] @Connect
[14:34:52] @SetSharableApplications,2,Reveal,Mico
[14:34:53] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:34:53] @LockCable
[14:34:53] @GetServerStatus
[14:34:53] @Read
[14:34:53] @SetTargetDevice,0
[14:34:53] Connecting core0....
[14:34:53] @ShiftIR,8,0,ER1
[14:34:53] @ShiftDR,21,0,data (select core0)
[14:34:53] @ShiftIR,8,0,ER2
[14:34:53] Configuring core0....
[14:34:53] @JumpState,RUN_TEST_IDLE
[14:34:53] @JumpState,RUN_TEST_IDLE
[14:34:53] @JumpState,RUN_TEST_IDLE
[14:34:53] @ShiftIR,8,0,NOP
[14:34:53] @JumpState,RUN_TEST_IDLE
[14:34:53] @ShiftIR,8,0,ER2
[14:34:53] @Set Odd Parity readback
[14:34:53] @Set Odd Parity
[14:34:53] @Set LA Start/Stop readback
[14:34:53] @Set LA Start/Stop 
[14:34:53] #Reveal IP Version = 1_6_042617
[14:34:53] @Get Pattern
[14:34:53] #pattern readout = a5a5
[14:34:53] pattern readout passed!
[14:34:53] @Get Tracy Signature
[14:34:53] @Get Tracy Signature
[14:34:53] #signature from core0 = 354344330
[14:34:53] signature from core0 passed!
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Opcode Value
[14:34:53] @Set Comp Value
[14:34:53] @Set Mask Value
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Event Count
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Event Count
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Event Count
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Event Count
[14:34:53] @Set Then Num
[14:34:53] @Set NEXT THEN
[14:34:53] @Set Cnt Cntg
[14:34:53] @Set Event Count
[14:34:53] @Set Event Count
[14:34:53] @Get BurstWrite CRC
[14:34:53] @Set Truth Tbl Addr Cnter Init
[14:34:53] @Set Truth Table Prog
[14:34:53] Configuring in burst mode....
[14:34:53] @Get BurstWrite CRC
[14:34:53] @Enable TE Trig
[14:34:53] @Enable Trig Output OR All readback
[14:34:53] @Enable Trig Output OR All
[14:34:53] @Set Pre-Trig Sample
[14:34:53] @Set Post-Trig Sample
[14:34:53] finished configuration of core0
[14:34:53] Starting all active cores....
[14:34:53] @ShiftIR,8,0,ER1
[14:34:53] @ShiftDR,21,0,data (select active cores)
[14:34:53] @ShiftIR,8,0,ER2
[14:34:53] @Set LA Start cores
[14:34:53] @UnlockCable
[14:34:53] Running all active cores....
[14:34:53] @LockCable
[14:34:53] Polling trigger memory of core0....
[14:34:53] @ShiftIR,8,0,ER1
[14:34:53] @ShiftDR,21,0,data (select core0)
[14:34:53] @ShiftIR,8,0,ER2
[14:34:53] @Get Force Trigger bit
[14:34:53] #TM_CTL_0=3
[14:34:53] @Get Trig Detected Cnt
[14:34:53] #numDetectedTriggers = 0
[14:34:54] @Get Mem Block Full Cnt
[14:34:54] #memFullCnt = 0
[14:34:54] detected 0 triggers of core0
[14:34:54] captured 0 memory blocks of core0
[14:34:54] @UnlockCable
[14:34:55] Running all active cores....
[14:34:55] @LockCable
[14:34:55] Polling trigger memory of core0....
[14:34:55] @ShiftIR,8,0,ER1
[14:34:55] @ShiftDR,21,0,data (select core0)
[14:34:55] @ShiftIR,8,0,ER2
[14:34:55] @Get Force Trigger bit
[14:34:55] #TM_CTL_0=3
[14:34:55] @Get Trig Detected Cnt
[14:34:55] #numDetectedTriggers = 0
[14:34:55] @Get Mem Block Full Cnt
[14:34:55] #memFullCnt = 0
[14:34:55] detected 0 triggers of core0
[14:34:55] captured 0 memory blocks of core0
[14:34:55] @UnlockCable
[14:34:56] Running all active cores....
[14:34:56] @LockCable
[14:34:56] Polling trigger memory of core0....
[14:34:56] @ShiftIR,8,0,ER1
[14:34:56] @ShiftDR,21,0,data (select core0)
[14:34:56] @ShiftIR,8,0,ER2
[14:34:56] @Get Force Trigger bit
[14:34:56] #TM_CTL_0=3
[14:34:56] @Get Trig Detected Cnt
[14:34:56] #numDetectedTriggers = 0
[14:34:56] @Get Mem Block Full Cnt
[14:34:56] #memFullCnt = 0
[14:34:56] detected 0 triggers of core0
[14:34:56] captured 0 memory blocks of core0
[14:34:56] @UnlockCable
[14:34:57] Running all active cores....
[14:34:57] @LockCable
[14:34:57] Polling trigger memory of core0....
[14:34:57] @ShiftIR,8,0,ER1
[14:34:57] @ShiftDR,21,0,data (select core0)
[14:34:57] @ShiftIR,8,0,ER2
[14:34:57] @Get Force Trigger bit
[14:34:57] #TM_CTL_0=3
[14:34:57] @Get Trig Detected Cnt
[14:34:57] #numDetectedTriggers = 0
[14:34:57] @Get Mem Block Full Cnt
[14:34:57] #memFullCnt = 0
[14:34:57] detected 0 triggers of core0
[14:34:57] captured 0 memory blocks of core0
[14:34:57] @UnlockCable
[14:34:58] Running all active cores....
[14:34:58] @LockCable
[14:34:58] Polling trigger memory of core0....
[14:34:58] @ShiftIR,8,0,ER1
[14:34:58] @ShiftDR,21,0,data (select core0)
[14:34:58] @ShiftIR,8,0,ER2
[14:34:58] @Get Force Trigger bit
[14:34:58] #TM_CTL_0=3
[14:34:58] @Get Trig Detected Cnt
[14:34:58] #numDetectedTriggers = 0
[14:34:58] @Get Mem Block Full Cnt
[14:34:58] #memFullCnt = 0
[14:34:58] detected 0 triggers of core0
[14:34:58] captured 0 memory blocks of core0
[14:34:58] @UnlockCable
[14:34:59] Running all active cores....
[14:34:59] @LockCable
[14:34:59] Polling trigger memory of core0....
[14:34:59] @ShiftIR,8,0,ER1
[14:34:59] @ShiftDR,21,0,data (select core0)
[14:34:59] @ShiftIR,8,0,ER2
[14:34:59] @Get Force Trigger bit
[14:34:59] #TM_CTL_0=3
[14:34:59] @Get Trig Detected Cnt
[14:34:59] #numDetectedTriggers = 0
[14:34:59] @Get Mem Block Full Cnt
[14:34:59] #memFullCnt = 0
[14:34:59] detected 0 triggers of core0
[14:34:59] captured 0 memory blocks of core0
[14:34:59] @UnlockCable
[14:35:00] Running all active cores....
[14:35:00] @LockCable
[14:35:00] Polling trigger memory of core0....
[14:35:00] @ShiftIR,8,0,ER1
[14:35:00] @ShiftDR,21,0,data (select core0)
[14:35:00] @ShiftIR,8,0,ER2
[14:35:00] @Get Force Trigger bit
[14:35:00] #TM_CTL_0=3
[14:35:00] @Get Trig Detected Cnt
[14:35:00] #numDetectedTriggers = 0
[14:35:00] @Get Mem Block Full Cnt
[14:35:00] #memFullCnt = 0
[14:35:00] detected 0 triggers of core0
[14:35:00] captured 0 memory blocks of core0
[14:35:00] @UnlockCable
[14:35:01] Running all active cores....
[14:35:01] @LockCable
[14:35:01] Polling trigger memory of core0....
[14:35:01] @ShiftIR,8,0,ER1
[14:35:01] @ShiftDR,21,0,data (select core0)
[14:35:01] @ShiftIR,8,0,ER2
[14:35:01] @Get Force Trigger bit
[14:35:01] #TM_CTL_0=3
[14:35:01] @Get Trig Detected Cnt
[14:35:01] #numDetectedTriggers = 0
[14:35:01] @Get Mem Block Full Cnt
[14:35:01] #memFullCnt = 0
[14:35:01] detected 0 triggers of core0
[14:35:01] captured 0 memory blocks of core0
[14:35:01] @UnlockCable
[14:35:02] Running all active cores....
[14:35:02] @LockCable
[14:35:02] Polling trigger memory of core0....
[14:35:02] @ShiftIR,8,0,ER1
[14:35:02] @ShiftDR,21,0,data (select core0)
[14:35:02] @ShiftIR,8,0,ER2
[14:35:02] @Get Force Trigger bit
[14:35:02] #TM_CTL_0=3
[14:35:02] @Get Trig Detected Cnt
[14:35:02] #numDetectedTriggers = 0
[14:35:02] @Get Mem Block Full Cnt
[14:35:02] #memFullCnt = 0
[14:35:02] detected 0 triggers of core0
[14:35:02] captured 0 memory blocks of core0
[14:35:02] @UnlockCable
[14:35:03] Running all active cores....
[14:35:03] @LockCable
[14:35:03] Polling trigger memory of core0....
[14:35:03] @ShiftIR,8,0,ER1
[14:35:03] @ShiftDR,21,0,data (select core0)
[14:35:03] @ShiftIR,8,0,ER2
[14:35:03] @Get Force Trigger bit
[14:35:03] #TM_CTL_0=3
[14:35:03] @Get Trig Detected Cnt
[14:35:03] #numDetectedTriggers = 0
[14:35:03] @Get Mem Block Full Cnt
[14:35:03] #memFullCnt = 0
[14:35:03] detected 0 triggers of core0
[14:35:03] captured 0 memory blocks of core0
[14:35:03] @UnlockCable
[14:35:04] Running all active cores....
[14:35:04] @LockCable
[14:35:04] Polling trigger memory of core0....
[14:35:04] @ShiftIR,8,0,ER1
[14:35:04] @ShiftDR,21,0,data (select core0)
[14:35:04] @ShiftIR,8,0,ER2
[14:35:04] @Get Force Trigger bit
[14:35:04] #TM_CTL_0=3
[14:35:04] User has manually triggered core0!
[14:35:04] @set Force Trigger bit
[14:35:04] @set Force Trigger bit
[14:35:04] @Get Trig Detected Cnt
[14:35:04] #numDetectedTriggers = 1
[14:35:04] @Get Mem Block Full Cnt
[14:35:04] #memFullCnt = 1
[14:35:04] Downloading trigger memory of core0....
[14:35:04] @Is LA Armed
[14:35:04] @Set LA Start/Stop readback
[14:35:04] @Set LA Start/Stop 
[14:35:04] @Set LA Start/Stop readback
[14:35:04] @Set LA Start/Stop 
[14:35:04] @Get Trig Detected Cnt
[14:35:04] #numDetectedTriggers = 1
[14:35:04] @Get Mem Block Full Cnt
[14:35:04] #memFullCnt = 1
[14:35:04] @Get Last Addr Written
[14:35:04] #lastAddrWritten = 2056
[14:35:04] @Get Multiple Trig Enbl
[14:35:04] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:35:04] @Get BurstRead CRC
[14:35:04] @Set Trace Mem Cnter Init
[14:35:04] Uploading in burst mode....
[14:35:05] @ShiftDR,491520,1,data (burst read)
[14:35:05] @GetTDO,data,491520
[14:35:05] @Get BurstRead CRC
[14:35:05] @Get BurstRead CRC
[14:35:05] @Get Pre-Trig Sample Num
[14:35:05] @Get Post-Trig Sample Num
[14:35:05] @Get Pre-Trig Samples Captured
[14:35:05] @Get Trig Ptr
[14:35:05] #trigPtr = 2318
[14:35:05] #dataSize=15, numRead=4096, trace_out=4096
[14:35:05] #trig0={blockPosition:0,triggerPosition:256}
[14:35:05] finished download trigger memory of core0
[14:35:05] @UnlockCable
[14:35:05] @ReleaseCablePort
[14:35:05] @Disconnect
[14:35:05] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[14:46:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[14:46:33] Connecting cableserver to run Reveal debugger....
[14:46:33] @Connect
[14:46:33] @SetSharableApplications,2,Reveal,Mico
[14:46:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[14:46:34] @LockCable
[14:46:34] @GetServerStatus
[14:46:34] @Read
[14:46:34] @SetTargetDevice,0
[14:46:34] Connecting core0....
[14:46:34] @ShiftIR,8,0,ER1
[14:46:34] @ShiftDR,21,0,data (select core0)
[14:46:34] @ShiftIR,8,0,ER2
[14:46:34] Configuring core0....
[14:46:34] @JumpState,RUN_TEST_IDLE
[14:46:34] @JumpState,RUN_TEST_IDLE
[14:46:34] @JumpState,RUN_TEST_IDLE
[14:46:34] @ShiftIR,8,0,NOP
[14:46:34] @JumpState,RUN_TEST_IDLE
[14:46:34] @ShiftIR,8,0,ER2
[14:46:34] @Set Odd Parity readback
[14:46:34] @Set Odd Parity
[14:46:34] @Set LA Start/Stop readback
[14:46:34] @Set LA Start/Stop 
[14:46:34] #Reveal IP Version = 1_6_042617
[14:46:34] @Get Pattern
[14:46:34] #pattern readout = a5a5
[14:46:34] pattern readout passed!
[14:46:34] @Get Tracy Signature
[14:46:34] @Get Tracy Signature
[14:46:34] #signature from core0 = 354344330
[14:46:34] signature from core0 passed!
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Opcode Value
[14:46:34] @Set Comp Value
[14:46:34] @Set Mask Value
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Event Count
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Event Count
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Event Count
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Event Count
[14:46:34] @Set Then Num
[14:46:34] @Set NEXT THEN
[14:46:34] @Set Cnt Cntg
[14:46:34] @Set Event Count
[14:46:34] @Set Event Count
[14:46:34] @Get BurstWrite CRC
[14:46:34] @Set Truth Tbl Addr Cnter Init
[14:46:34] @Set Truth Table Prog
[14:46:34] Configuring in burst mode....
[14:46:34] @Get BurstWrite CRC
[14:46:34] @Enable TE Trig
[14:46:34] @Enable Trig Output OR All readback
[14:46:34] @Enable Trig Output OR All
[14:46:34] @Set Pre-Trig Sample
[14:46:34] @Set Post-Trig Sample
[14:46:34] finished configuration of core0
[14:46:34] Starting all active cores....
[14:46:34] @ShiftIR,8,0,ER1
[14:46:34] @ShiftDR,21,0,data (select active cores)
[14:46:34] @ShiftIR,8,0,ER2
[14:46:34] @Set LA Start cores
[14:46:34] @UnlockCable
[14:46:34] Running all active cores....
[14:46:34] @LockCable
[14:46:34] Polling trigger memory of core0....
[14:46:34] @ShiftIR,8,0,ER1
[14:46:34] @ShiftDR,21,0,data (select core0)
[14:46:34] @ShiftIR,8,0,ER2
[14:46:34] @Get Force Trigger bit
[14:46:34] #TM_CTL_0=3
[14:46:34] @Get Trig Detected Cnt
[14:46:34] #numDetectedTriggers = 0
[14:46:34] @Get Mem Block Full Cnt
[14:46:34] #memFullCnt = 0
[14:46:34] detected 0 triggers of core0
[14:46:34] captured 0 memory blocks of core0
[14:46:34] @UnlockCable
[14:46:35] Running all active cores....
[14:46:35] @LockCable
[14:46:35] Polling trigger memory of core0....
[14:46:35] @ShiftIR,8,0,ER1
[14:46:35] @ShiftDR,21,0,data (select core0)
[14:46:35] @ShiftIR,8,0,ER2
[14:46:35] @Get Force Trigger bit
[14:46:35] #TM_CTL_0=3
[14:46:35] User has manually triggered core0!
[14:46:35] @set Force Trigger bit
[14:46:35] @set Force Trigger bit
[14:46:35] @Get Trig Detected Cnt
[14:46:35] #numDetectedTriggers = 1
[14:46:35] @Get Mem Block Full Cnt
[14:46:35] #memFullCnt = 1
[14:46:35] Downloading trigger memory of core0....
[14:46:35] @Is LA Armed
[14:46:35] @Set LA Start/Stop readback
[14:46:35] @Set LA Start/Stop 
[14:46:35] @Set LA Start/Stop readback
[14:46:35] @Set LA Start/Stop 
[14:46:35] @Get Trig Detected Cnt
[14:46:35] #numDetectedTriggers = 1
[14:46:35] @Get Mem Block Full Cnt
[14:46:35] #memFullCnt = 1
[14:46:35] @Get Last Addr Written
[14:46:35] #lastAddrWritten = 3275
[14:46:35] @Get Multiple Trig Enbl
[14:46:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[14:46:35] @Get BurstRead CRC
[14:46:35] @Set Trace Mem Cnter Init
[14:46:35] Uploading in burst mode....
[14:46:35] @ShiftDR,491520,1,data (burst read)
[14:46:35] @GetTDO,data,491520
[14:46:35] @Get BurstRead CRC
[14:46:35] @Get BurstRead CRC
[14:46:35] @Get Pre-Trig Sample Num
[14:46:35] @Get Post-Trig Sample Num
[14:46:35] @Get Pre-Trig Samples Captured
[14:46:35] @Get Trig Ptr
[14:46:35] #trigPtr = 3537
[14:46:35] #dataSize=15, numRead=4096, trace_out=4096
[14:46:35] #trig0={blockPosition:0,triggerPosition:256}
[14:46:35] finished download trigger memory of core0
[14:46:35] @UnlockCable
[14:46:35] @ReleaseCablePort
[14:46:35] @Disconnect
[14:46:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:00:11] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:00:11] Connecting cableserver to run Reveal debugger....
[15:00:11] @Connect
[15:00:11] @SetSharableApplications,2,Reveal,Mico
[15:00:12] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:00:12] @LockCable
[15:00:12] @GetServerStatus
[15:00:12] @Read
[15:00:12] @SetTargetDevice,0
[15:00:12] Connecting core0....
[15:00:12] @ShiftIR,8,0,ER1
[15:00:12] @ShiftDR,21,0,data (select core0)
[15:00:12] @ShiftIR,8,0,ER2
[15:00:12] Configuring core0....
[15:00:12] @JumpState,RUN_TEST_IDLE
[15:00:12] @JumpState,RUN_TEST_IDLE
[15:00:12] @JumpState,RUN_TEST_IDLE
[15:00:12] @ShiftIR,8,0,NOP
[15:00:12] @JumpState,RUN_TEST_IDLE
[15:00:12] @ShiftIR,8,0,ER2
[15:00:12] @Set Odd Parity readback
[15:00:12] @Set Odd Parity
[15:00:12] @Set LA Start/Stop readback
[15:00:12] @Set LA Start/Stop 
[15:00:12] #Reveal IP Version = 1_6_042617
[15:00:12] @Get Pattern
[15:00:12] #pattern readout = a5a5
[15:00:12] pattern readout passed!
[15:00:12] @Get Tracy Signature
[15:00:12] @Get Tracy Signature
[15:00:12] #signature from core0 = 354344330
[15:00:12] signature from core0 passed!
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Opcode Value
[15:00:12] @Set Comp Value
[15:00:12] @Set Mask Value
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Event Count
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Event Count
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Event Count
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Event Count
[15:00:12] @Set Then Num
[15:00:12] @Set NEXT THEN
[15:00:12] @Set Cnt Cntg
[15:00:12] @Set Event Count
[15:00:12] @Set Event Count
[15:00:12] @Get BurstWrite CRC
[15:00:12] @Set Truth Tbl Addr Cnter Init
[15:00:12] @Set Truth Table Prog
[15:00:12] Configuring in burst mode....
[15:00:12] @Get BurstWrite CRC
[15:00:12] @Enable TE Trig
[15:00:12] @Enable Trig Output OR All readback
[15:00:12] @Enable Trig Output OR All
[15:00:12] @Set Pre-Trig Sample
[15:00:12] @Set Post-Trig Sample
[15:00:12] finished configuration of core0
[15:00:13] Starting all active cores....
[15:00:13] @ShiftIR,8,0,ER1
[15:00:13] @ShiftDR,21,0,data (select active cores)
[15:00:13] @ShiftIR,8,0,ER2
[15:00:13] @Set LA Start cores
[15:00:13] @UnlockCable
[15:00:13] Running all active cores....
[15:00:13] @LockCable
[15:00:13] Polling trigger memory of core0....
[15:00:13] @ShiftIR,8,0,ER1
[15:00:13] @ShiftDR,21,0,data (select core0)
[15:00:13] @ShiftIR,8,0,ER2
[15:00:13] @Get Force Trigger bit
[15:00:13] #TM_CTL_0=3
[15:00:13] @Get Trig Detected Cnt
[15:00:13] #numDetectedTriggers = 0
[15:00:13] @Get Mem Block Full Cnt
[15:00:13] #memFullCnt = 0
[15:00:13] detected 0 triggers of core0
[15:00:13] captured 0 memory blocks of core0
[15:00:13] @UnlockCable
[15:00:14] Running all active cores....
[15:00:14] @LockCable
[15:00:14] Polling trigger memory of core0....
[15:00:14] @ShiftIR,8,0,ER1
[15:00:14] @ShiftDR,21,0,data (select core0)
[15:00:14] @ShiftIR,8,0,ER2
[15:00:14] @Get Force Trigger bit
[15:00:14] #TM_CTL_0=3
[15:00:14] User has manually triggered core0!
[15:00:14] @set Force Trigger bit
[15:00:14] @set Force Trigger bit
[15:00:14] @Get Trig Detected Cnt
[15:00:14] #numDetectedTriggers = 1
[15:00:14] @Get Mem Block Full Cnt
[15:00:14] #memFullCnt = 1
[15:00:14] Downloading trigger memory of core0....
[15:00:14] @Is LA Armed
[15:00:14] @Set LA Start/Stop readback
[15:00:14] @Set LA Start/Stop 
[15:00:14] @Set LA Start/Stop readback
[15:00:14] @Set LA Start/Stop 
[15:00:14] @Get Trig Detected Cnt
[15:00:14] #numDetectedTriggers = 1
[15:00:14] @Get Mem Block Full Cnt
[15:00:14] #memFullCnt = 1
[15:00:14] @Get Last Addr Written
[15:00:14] #lastAddrWritten = 1766
[15:00:14] @Get Multiple Trig Enbl
[15:00:14] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:00:14] @Get BurstRead CRC
[15:00:14] @Set Trace Mem Cnter Init
[15:00:14] Uploading in burst mode....
[15:00:14] @ShiftDR,491520,1,data (burst read)
[15:00:14] @GetTDO,data,491520
[15:00:14] @Get BurstRead CRC
[15:00:14] @Get BurstRead CRC
[15:00:14] @Get Pre-Trig Sample Num
[15:00:14] @Get Post-Trig Sample Num
[15:00:14] @Get Pre-Trig Samples Captured
[15:00:14] @Get Trig Ptr
[15:00:14] #trigPtr = 2028
[15:00:14] #dataSize=15, numRead=4096, trace_out=4096
[15:00:14] #trig0={blockPosition:0,triggerPosition:256}
[15:00:14] finished download trigger memory of core0
[15:00:14] @UnlockCable
[15:00:14] @ReleaseCablePort
[15:00:14] @Disconnect
[15:00:14] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:00:20] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:00:20] Connecting cableserver to run Reveal debugger....
[15:00:20] @Connect
[15:00:20] @SetSharableApplications,2,Reveal,Mico
[15:00:21] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:00:21] @LockCable
[15:00:21] @GetServerStatus
[15:00:21] @Read
[15:00:21] @SetTargetDevice,0
[15:00:21] Connecting core0....
[15:00:21] @ShiftIR,8,0,ER1
[15:00:21] @ShiftDR,21,0,data (select core0)
[15:00:21] @ShiftIR,8,0,ER2
[15:00:21] Configuring core0....
[15:00:21] @JumpState,RUN_TEST_IDLE
[15:00:21] @JumpState,RUN_TEST_IDLE
[15:00:21] @JumpState,RUN_TEST_IDLE
[15:00:21] @ShiftIR,8,0,NOP
[15:00:21] @JumpState,RUN_TEST_IDLE
[15:00:21] @ShiftIR,8,0,ER2
[15:00:21] @Set Odd Parity readback
[15:00:21] @Set Odd Parity
[15:00:21] @Set LA Start/Stop readback
[15:00:21] @Set LA Start/Stop 
[15:00:21] #Reveal IP Version = 1_6_042617
[15:00:21] @Get Pattern
[15:00:21] #pattern readout = a5a5
[15:00:21] pattern readout passed!
[15:00:21] @Get Tracy Signature
[15:00:21] @Get Tracy Signature
[15:00:21] #signature from core0 = 354344330
[15:00:21] signature from core0 passed!
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Opcode Value
[15:00:21] @Set Comp Value
[15:00:21] @Set Mask Value
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Event Count
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Event Count
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Event Count
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Event Count
[15:00:21] @Set Then Num
[15:00:21] @Set NEXT THEN
[15:00:21] @Set Cnt Cntg
[15:00:21] @Set Event Count
[15:00:21] @Set Event Count
[15:00:21] @Get BurstWrite CRC
[15:00:21] @Set Truth Tbl Addr Cnter Init
[15:00:21] @Set Truth Table Prog
[15:00:21] Configuring in burst mode....
[15:00:21] @Get BurstWrite CRC
[15:00:21] @Enable TE Trig
[15:00:21] @Enable Trig Output OR All readback
[15:00:21] @Enable Trig Output OR All
[15:00:21] @Set Pre-Trig Sample
[15:00:21] @Set Post-Trig Sample
[15:00:21] finished configuration of core0
[15:00:21] Starting all active cores....
[15:00:21] @ShiftIR,8,0,ER1
[15:00:21] @ShiftDR,21,0,data (select active cores)
[15:00:21] @ShiftIR,8,0,ER2
[15:00:21] @Set LA Start cores
[15:00:21] @UnlockCable
[15:00:21] Running all active cores....
[15:00:21] @LockCable
[15:00:21] Polling trigger memory of core0....
[15:00:21] @ShiftIR,8,0,ER1
[15:00:21] @ShiftDR,21,0,data (select core0)
[15:00:21] @ShiftIR,8,0,ER2
[15:00:21] @Get Force Trigger bit
[15:00:21] #TM_CTL_0=3
[15:00:21] @Get Trig Detected Cnt
[15:00:21] #numDetectedTriggers = 0
[15:00:21] @Get Mem Block Full Cnt
[15:00:21] #memFullCnt = 0
[15:00:21] detected 0 triggers of core0
[15:00:21] captured 0 memory blocks of core0
[15:00:21] @UnlockCable
[15:00:22] Running all active cores....
[15:00:22] @LockCable
[15:00:22] Polling trigger memory of core0....
[15:00:22] @ShiftIR,8,0,ER1
[15:00:22] @ShiftDR,21,0,data (select core0)
[15:00:22] @ShiftIR,8,0,ER2
[15:00:22] @Get Force Trigger bit
[15:00:22] #TM_CTL_0=3
[15:00:22] @Get Trig Detected Cnt
[15:00:22] #numDetectedTriggers = 0
[15:00:23] @Get Mem Block Full Cnt
[15:00:23] #memFullCnt = 0
[15:00:23] detected 0 triggers of core0
[15:00:23] captured 0 memory blocks of core0
[15:00:23] @UnlockCable
[15:00:24] Running all active cores....
[15:00:24] @LockCable
[15:00:24] Polling trigger memory of core0....
[15:00:24] @ShiftIR,8,0,ER1
[15:00:24] @ShiftDR,21,0,data (select core0)
[15:00:24] @ShiftIR,8,0,ER2
[15:00:24] @Get Force Trigger bit
[15:00:24] #TM_CTL_0=3
[15:00:24] @Get Trig Detected Cnt
[15:00:24] #numDetectedTriggers = 0
[15:00:24] @Get Mem Block Full Cnt
[15:00:24] #memFullCnt = 0
[15:00:24] detected 0 triggers of core0
[15:00:24] captured 0 memory blocks of core0
[15:00:24] @UnlockCable
[15:00:25] Running all active cores....
[15:00:25] @LockCable
[15:00:25] Polling trigger memory of core0....
[15:00:25] @ShiftIR,8,0,ER1
[15:00:25] @ShiftDR,21,0,data (select core0)
[15:00:25] @ShiftIR,8,0,ER2
[15:00:25] @Get Force Trigger bit
[15:00:25] #TM_CTL_0=3
[15:00:25] @Get Trig Detected Cnt
[15:00:25] #numDetectedTriggers = 0
[15:00:25] @Get Mem Block Full Cnt
[15:00:25] #memFullCnt = 0
[15:00:25] detected 0 triggers of core0
[15:00:25] captured 0 memory blocks of core0
[15:00:25] @UnlockCable
[15:00:26] Running all active cores....
[15:00:26] @LockCable
[15:00:26] Polling trigger memory of core0....
[15:00:26] @ShiftIR,8,0,ER1
[15:00:26] @ShiftDR,21,0,data (select core0)
[15:00:26] @ShiftIR,8,0,ER2
[15:00:26] @Get Force Trigger bit
[15:00:26] #TM_CTL_0=3
[15:00:26] @Get Trig Detected Cnt
[15:00:26] #numDetectedTriggers = 0
[15:00:26] @Get Mem Block Full Cnt
[15:00:26] #memFullCnt = 0
[15:00:26] detected 0 triggers of core0
[15:00:26] captured 0 memory blocks of core0
[15:00:26] @UnlockCable
[15:00:27] Running all active cores....
[15:00:27] @LockCable
[15:00:27] Polling trigger memory of core0....
[15:00:27] @ShiftIR,8,0,ER1
[15:00:27] @ShiftDR,21,0,data (select core0)
[15:00:27] @ShiftIR,8,0,ER2
[15:00:27] @Get Force Trigger bit
[15:00:27] #TM_CTL_0=3
[15:00:27] @Get Trig Detected Cnt
[15:00:27] #numDetectedTriggers = 0
[15:00:27] @Get Mem Block Full Cnt
[15:00:27] #memFullCnt = 0
[15:00:27] detected 0 triggers of core0
[15:00:27] captured 0 memory blocks of core0
[15:00:27] @UnlockCable
[15:00:28] Running all active cores....
[15:00:28] @LockCable
[15:00:28] Polling trigger memory of core0....
[15:00:28] @ShiftIR,8,0,ER1
[15:00:28] @ShiftDR,21,0,data (select core0)
[15:00:28] @ShiftIR,8,0,ER2
[15:00:28] @Get Force Trigger bit
[15:00:28] #TM_CTL_0=5
[15:00:28] @Get Trig Detected Cnt
[15:00:28] #numDetectedTriggers = 1
[15:00:28] @Get Mem Block Full Cnt
[15:00:28] #memFullCnt = 1
[15:00:28] Downloading trigger memory of core0....
[15:00:28] @Is LA Armed
[15:00:28] @Set LA Start/Stop readback
[15:00:28] @Set LA Start/Stop 
[15:00:28] @Set LA Start/Stop readback
[15:00:28] @Set LA Start/Stop 
[15:00:28] @Get Trig Detected Cnt
[15:00:28] #numDetectedTriggers = 1
[15:00:28] @Get Mem Block Full Cnt
[15:00:28] #memFullCnt = 1
[15:00:28] @Get Last Addr Written
[15:00:28] #lastAddrWritten = 1932
[15:00:28] @Get Multiple Trig Enbl
[15:00:28] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:00:28] @Get BurstRead CRC
[15:00:28] @Set Trace Mem Cnter Init
[15:00:28] Uploading in burst mode....
[15:00:28] @ShiftDR,491520,1,data (burst read)
[15:00:28] @GetTDO,data,491520
[15:00:28] @Get BurstRead CRC
[15:00:28] @Get BurstRead CRC
[15:00:28] @Get Pre-Trig Sample Num
[15:00:28] @Get Post-Trig Sample Num
[15:00:28] @Get Pre-Trig Samples Captured
[15:00:28] @Get Trig Ptr
[15:00:28] #trigPtr = 2194
[15:00:28] #dataSize=15, numRead=4096, trace_out=4096
[15:00:28] #trig0={blockPosition:0,triggerPosition:256}
[15:00:28] finished download trigger memory of core0
[15:00:28] @UnlockCable
[15:00:28] @ReleaseCablePort
[15:00:28] @Disconnect
[15:00:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:00:47] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:00:47] Connecting cableserver to run Reveal debugger....
[15:00:47] @Connect
[15:00:47] @SetSharableApplications,2,Reveal,Mico
[15:00:48] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:00:48] @LockCable
[15:00:48] @GetServerStatus
[15:00:48] @Read
[15:00:48] @SetTargetDevice,0
[15:00:48] Connecting core0....
[15:00:48] @ShiftIR,8,0,ER1
[15:00:48] @ShiftDR,21,0,data (select core0)
[15:00:48] @ShiftIR,8,0,ER2
[15:00:48] Configuring core0....
[15:00:48] @JumpState,RUN_TEST_IDLE
[15:00:48] @JumpState,RUN_TEST_IDLE
[15:00:48] @JumpState,RUN_TEST_IDLE
[15:00:48] @ShiftIR,8,0,NOP
[15:00:48] @JumpState,RUN_TEST_IDLE
[15:00:48] @ShiftIR,8,0,ER2
[15:00:48] @Set Odd Parity readback
[15:00:48] @Set Odd Parity
[15:00:48] @Set LA Start/Stop readback
[15:00:48] @Set LA Start/Stop 
[15:00:48] #Reveal IP Version = 1_6_042617
[15:00:48] @Get Pattern
[15:00:48] #pattern readout = a5a5
[15:00:48] pattern readout passed!
[15:00:48] @Get Tracy Signature
[15:00:48] @Get Tracy Signature
[15:00:48] #signature from core0 = 354344330
[15:00:48] signature from core0 passed!
[15:00:48] @Set Opcode Value
[15:00:48] @Set Comp Value
[15:00:48] @Set Mask Value
[15:00:48] @Set Opcode Value
[15:00:48] @Set Comp Value
[15:00:48] @Set Mask Value
[15:00:48] @Set Opcode Value
[15:00:48] @Set Comp Value
[15:00:48] @Set Mask Value
[15:00:48] @Set Opcode Value
[15:00:48] @Set Comp Value
[15:00:48] @Set Mask Value
[15:00:49] @Set Opcode Value
[15:00:49] @Set Comp Value
[15:00:49] @Set Mask Value
[15:00:49] @Set Opcode Value
[15:00:49] @Set Comp Value
[15:00:49] @Set Mask Value
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Event Count
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Event Count
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Event Count
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Event Count
[15:00:49] @Set Then Num
[15:00:49] @Set NEXT THEN
[15:00:49] @Set Cnt Cntg
[15:00:49] @Set Event Count
[15:00:49] @Set Event Count
[15:00:49] @Get BurstWrite CRC
[15:00:49] @Set Truth Tbl Addr Cnter Init
[15:00:49] @Set Truth Table Prog
[15:00:49] Configuring in burst mode....
[15:00:49] @Get BurstWrite CRC
[15:00:49] @Enable TE Trig
[15:00:49] @Enable Trig Output OR All readback
[15:00:49] @Enable Trig Output OR All
[15:00:49] @Set Pre-Trig Sample
[15:00:49] @Set Post-Trig Sample
[15:00:49] finished configuration of core0
[15:00:49] Starting all active cores....
[15:00:49] @ShiftIR,8,0,ER1
[15:00:49] @ShiftDR,21,0,data (select active cores)
[15:00:49] @ShiftIR,8,0,ER2
[15:00:49] @Set LA Start cores
[15:00:49] @UnlockCable
[15:00:49] Running all active cores....
[15:00:49] @LockCable
[15:00:49] Polling trigger memory of core0....
[15:00:49] @ShiftIR,8,0,ER1
[15:00:49] @ShiftDR,21,0,data (select core0)
[15:00:49] @ShiftIR,8,0,ER2
[15:00:49] @Get Force Trigger bit
[15:00:49] #TM_CTL_0=3
[15:00:49] @Get Trig Detected Cnt
[15:00:49] #numDetectedTriggers = 1
[15:00:49] @Get Mem Block Full Cnt
[15:00:49] #memFullCnt = 1
[15:00:49] Downloading trigger memory of core0....
[15:00:49] @Is LA Armed
[15:00:49] @Set LA Start/Stop readback
[15:00:49] @Set LA Start/Stop 
[15:00:49] @Set LA Start/Stop readback
[15:00:49] @Set LA Start/Stop 
[15:00:49] @Get Trig Detected Cnt
[15:00:49] #numDetectedTriggers = 1
[15:00:49] @Get Mem Block Full Cnt
[15:00:49] #memFullCnt = 1
[15:00:49] @Get Last Addr Written
[15:00:49] #lastAddrWritten = 3840
[15:00:49] @Get Multiple Trig Enbl
[15:00:49] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:00:49] @Get BurstRead CRC
[15:00:49] @Set Trace Mem Cnter Init
[15:00:49] Uploading in burst mode....
[15:00:49] @ShiftDR,491520,1,data (burst read)
[15:00:49] @GetTDO,data,491520
[15:00:49] @Get BurstRead CRC
[15:00:49] @Get BurstRead CRC
[15:00:50] @Get Pre-Trig Sample Num
[15:00:50] @Get Post-Trig Sample Num
[15:00:50] @Get Pre-Trig Samples Captured
[15:00:50] @Get Trig Ptr
[15:00:50] #trigPtr = 6
[15:00:50] #dataSize=15, numRead=4096, trace_out=3841
[15:00:50] #trig0={blockPosition:0,triggerPosition:1}
[15:00:50] finished download trigger memory of core0
[15:00:50] @UnlockCable
[15:00:50] @ReleaseCablePort
[15:00:50] @Disconnect
[15:00:50] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:00:58] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:00:58] Connecting cableserver to run Reveal debugger....
[15:00:58] @Connect
[15:00:58] @SetSharableApplications,2,Reveal,Mico
[15:00:59] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:00:59] @LockCable
[15:00:59] @GetServerStatus
[15:00:59] @Read
[15:00:59] @SetTargetDevice,0
[15:00:59] Connecting core0....
[15:00:59] @ShiftIR,8,0,ER1
[15:00:59] @ShiftDR,21,0,data (select core0)
[15:00:59] @ShiftIR,8,0,ER2
[15:00:59] Configuring core0....
[15:00:59] @JumpState,RUN_TEST_IDLE
[15:00:59] @JumpState,RUN_TEST_IDLE
[15:00:59] @JumpState,RUN_TEST_IDLE
[15:00:59] @ShiftIR,8,0,NOP
[15:00:59] @JumpState,RUN_TEST_IDLE
[15:00:59] @ShiftIR,8,0,ER2
[15:00:59] @Set Odd Parity readback
[15:00:59] @Set Odd Parity
[15:00:59] @Set LA Start/Stop readback
[15:00:59] @Set LA Start/Stop 
[15:00:59] #Reveal IP Version = 1_6_042617
[15:00:59] @Get Pattern
[15:00:59] #pattern readout = a5a5
[15:00:59] pattern readout passed!
[15:00:59] @Get Tracy Signature
[15:00:59] @Get Tracy Signature
[15:00:59] #signature from core0 = 354344330
[15:00:59] signature from core0 passed!
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Opcode Value
[15:00:59] @Set Comp Value
[15:00:59] @Set Mask Value
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Event Count
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Event Count
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Event Count
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Event Count
[15:00:59] @Set Then Num
[15:00:59] @Set NEXT THEN
[15:00:59] @Set Cnt Cntg
[15:00:59] @Set Event Count
[15:00:59] @Set Event Count
[15:00:59] @Get BurstWrite CRC
[15:00:59] @Set Truth Tbl Addr Cnter Init
[15:00:59] @Set Truth Table Prog
[15:00:59] Configuring in burst mode....
[15:00:59] @Get BurstWrite CRC
[15:00:59] @Enable TE Trig
[15:00:59] @Enable Trig Output OR All readback
[15:00:59] @Enable Trig Output OR All
[15:00:59] @Set Pre-Trig Sample
[15:00:59] @Set Post-Trig Sample
[15:00:59] finished configuration of core0
[15:00:59] Starting all active cores....
[15:00:59] @ShiftIR,8,0,ER1
[15:00:59] @ShiftDR,21,0,data (select active cores)
[15:00:59] @ShiftIR,8,0,ER2
[15:00:59] @Set LA Start cores
[15:00:59] @UnlockCable
[15:00:59] Running all active cores....
[15:00:59] @LockCable
[15:00:59] Polling trigger memory of core0....
[15:00:59] @ShiftIR,8,0,ER1
[15:00:59] @ShiftDR,21,0,data (select core0)
[15:00:59] @ShiftIR,8,0,ER2
[15:01:00] @Get Force Trigger bit
[15:01:00] #TM_CTL_0=3
[15:01:00] @Get Trig Detected Cnt
[15:01:00] #numDetectedTriggers = 1
[15:01:00] @Get Mem Block Full Cnt
[15:01:00] #memFullCnt = 1
[15:01:00] Downloading trigger memory of core0....
[15:01:00] @Is LA Armed
[15:01:00] @Set LA Start/Stop readback
[15:01:00] @Set LA Start/Stop 
[15:01:00] @Set LA Start/Stop readback
[15:01:00] @Set LA Start/Stop 
[15:01:00] @Get Trig Detected Cnt
[15:01:00] #numDetectedTriggers = 1
[15:01:00] @Get Mem Block Full Cnt
[15:01:00] #memFullCnt = 1
[15:01:00] @Get Last Addr Written
[15:01:00] #lastAddrWritten = 3840
[15:01:00] @Get Multiple Trig Enbl
[15:01:00] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:01:00] @Get BurstRead CRC
[15:01:00] @Set Trace Mem Cnter Init
[15:01:00] Uploading in burst mode....
[15:01:00] @ShiftDR,491520,1,data (burst read)
[15:01:00] @GetTDO,data,491520
[15:01:00] @Get BurstRead CRC
[15:01:00] @Get BurstRead CRC
[15:01:00] @Get Pre-Trig Sample Num
[15:01:00] @Get Post-Trig Sample Num
[15:01:00] @Get Pre-Trig Samples Captured
[15:01:00] @Get Trig Ptr
[15:01:00] #trigPtr = 6
[15:01:00] #dataSize=15, numRead=4096, trace_out=3841
[15:01:00] #trig0={blockPosition:0,triggerPosition:1}
[15:01:00] finished download trigger memory of core0
[15:01:00] @UnlockCable
[15:01:00] @ReleaseCablePort
[15:01:00] @Disconnect
[15:01:00] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:01:02] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:01:02] Connecting cableserver to run Reveal debugger....
[15:01:02] @Connect
[15:01:02] @SetSharableApplications,2,Reveal,Mico
[15:01:03] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:01:03] @LockCable
[15:01:03] @GetServerStatus
[15:01:03] @Read
[15:01:03] @SetTargetDevice,0
[15:01:03] Connecting core0....
[15:01:03] @ShiftIR,8,0,ER1
[15:01:03] @ShiftDR,21,0,data (select core0)
[15:01:03] @ShiftIR,8,0,ER2
[15:01:03] Configuring core0....
[15:01:03] @JumpState,RUN_TEST_IDLE
[15:01:03] @JumpState,RUN_TEST_IDLE
[15:01:03] @JumpState,RUN_TEST_IDLE
[15:01:03] @ShiftIR,8,0,NOP
[15:01:03] @JumpState,RUN_TEST_IDLE
[15:01:03] @ShiftIR,8,0,ER2
[15:01:03] @Set Odd Parity readback
[15:01:03] @Set Odd Parity
[15:01:03] @Set LA Start/Stop readback
[15:01:03] @Set LA Start/Stop 
[15:01:03] #Reveal IP Version = 1_6_042617
[15:01:03] @Get Pattern
[15:01:03] #pattern readout = a5a5
[15:01:03] pattern readout passed!
[15:01:03] @Get Tracy Signature
[15:01:03] @Get Tracy Signature
[15:01:03] #signature from core0 = 354344330
[15:01:03] signature from core0 passed!
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Opcode Value
[15:01:03] @Set Comp Value
[15:01:03] @Set Mask Value
[15:01:03] @Set Then Num
[15:01:03] @Set NEXT THEN
[15:01:03] @Set Cnt Cntg
[15:01:03] @Set Event Count
[15:01:03] @Set Then Num
[15:01:03] @Set NEXT THEN
[15:01:03] @Set Cnt Cntg
[15:01:03] @Set Event Count
[15:01:04] @Set Event Count
[15:01:04] @Set Then Num
[15:01:04] @Set NEXT THEN
[15:01:04] @Set Cnt Cntg
[15:01:04] @Set Event Count
[15:01:04] @Set Event Count
[15:01:04] @Set Then Num
[15:01:04] @Set NEXT THEN
[15:01:04] @Set Cnt Cntg
[15:01:04] @Set Event Count
[15:01:04] @Set Event Count
[15:01:04] @Set Then Num
[15:01:04] @Set NEXT THEN
[15:01:04] @Set Cnt Cntg
[15:01:04] @Set Event Count
[15:01:04] @Set Event Count
[15:01:04] @Set Then Num
[15:01:04] @Set NEXT THEN
[15:01:04] @Set Cnt Cntg
[15:01:04] @Set Event Count
[15:01:04] @Set Event Count
[15:01:04] @Get BurstWrite CRC
[15:01:04] @Set Truth Tbl Addr Cnter Init
[15:01:04] @Set Truth Table Prog
[15:01:04] Configuring in burst mode....
[15:01:04] @Get BurstWrite CRC
[15:01:04] @Enable TE Trig
[15:01:04] @Enable Trig Output OR All readback
[15:01:04] @Enable Trig Output OR All
[15:01:04] @Set Pre-Trig Sample
[15:01:04] @Set Post-Trig Sample
[15:01:04] finished configuration of core0
[15:01:04] Starting all active cores....
[15:01:04] @ShiftIR,8,0,ER1
[15:01:04] @ShiftDR,21,0,data (select active cores)
[15:01:04] @ShiftIR,8,0,ER2
[15:01:04] @Set LA Start cores
[15:01:04] @UnlockCable
[15:01:04] Running all active cores....
[15:01:04] @LockCable
[15:01:04] Polling trigger memory of core0....
[15:01:04] @ShiftIR,8,0,ER1
[15:01:04] @ShiftDR,21,0,data (select core0)
[15:01:04] @ShiftIR,8,0,ER2
[15:01:04] @Get Force Trigger bit
[15:01:04] #TM_CTL_0=3
[15:01:04] @Get Trig Detected Cnt
[15:01:04] #numDetectedTriggers = 1
[15:01:04] @Get Mem Block Full Cnt
[15:01:04] #memFullCnt = 1
[15:01:04] Downloading trigger memory of core0....
[15:01:04] @Is LA Armed
[15:01:04] @Set LA Start/Stop readback
[15:01:04] @Set LA Start/Stop 
[15:01:04] @Set LA Start/Stop readback
[15:01:04] @Set LA Start/Stop 
[15:01:04] @Get Trig Detected Cnt
[15:01:04] #numDetectedTriggers = 1
[15:01:04] @Get Mem Block Full Cnt
[15:01:04] #memFullCnt = 1
[15:01:04] @Get Last Addr Written
[15:01:04] #lastAddrWritten = 3840
[15:01:04] @Get Multiple Trig Enbl
[15:01:04] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:01:04] @Get BurstRead CRC
[15:01:04] @Set Trace Mem Cnter Init
[15:01:04] Uploading in burst mode....
[15:01:04] @ShiftDR,491520,1,data (burst read)
[15:01:04] @GetTDO,data,491520
[15:01:04] @Get BurstRead CRC
[15:01:04] @Get BurstRead CRC
[15:01:04] @Get Pre-Trig Sample Num
[15:01:04] @Get Post-Trig Sample Num
[15:01:04] @Get Pre-Trig Samples Captured
[15:01:04] @Get Trig Ptr
[15:01:04] #trigPtr = 6
[15:01:04] #dataSize=15, numRead=4096, trace_out=3841
[15:01:04] #trig0={blockPosition:0,triggerPosition:1}
[15:01:04] finished download trigger memory of core0
[15:01:04] @UnlockCable
[15:01:04] @ReleaseCablePort
[15:01:04] @Disconnect
[15:01:04] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:01:13] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:01:13] Connecting cableserver to run Reveal debugger....
[15:01:13] @Connect
[15:01:13] @SetSharableApplications,2,Reveal,Mico
[15:01:14] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:01:14] @LockCable
[15:01:14] @GetServerStatus
[15:01:14] @Read
[15:01:14] @SetTargetDevice,0
[15:01:14] Connecting core0....
[15:01:14] @ShiftIR,8,0,ER1
[15:01:14] @ShiftDR,21,0,data (select core0)
[15:01:14] @ShiftIR,8,0,ER2
[15:01:14] Configuring core0....
[15:01:14] @JumpState,RUN_TEST_IDLE
[15:01:14] @JumpState,RUN_TEST_IDLE
[15:01:14] @JumpState,RUN_TEST_IDLE
[15:01:14] @ShiftIR,8,0,NOP
[15:01:14] @JumpState,RUN_TEST_IDLE
[15:01:14] @ShiftIR,8,0,ER2
[15:01:14] @Set Odd Parity readback
[15:01:14] @Set Odd Parity
[15:01:14] @Set LA Start/Stop readback
[15:01:14] @Set LA Start/Stop 
[15:01:14] #Reveal IP Version = 1_6_042617
[15:01:14] @Get Pattern
[15:01:14] #pattern readout = a5a5
[15:01:14] pattern readout passed!
[15:01:14] @Get Tracy Signature
[15:01:14] @Get Tracy Signature
[15:01:14] #signature from core0 = 354344330
[15:01:14] signature from core0 passed!
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Opcode Value
[15:01:14] @Set Comp Value
[15:01:14] @Set Mask Value
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Event Count
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Event Count
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Event Count
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Event Count
[15:01:14] @Set Then Num
[15:01:14] @Set NEXT THEN
[15:01:14] @Set Cnt Cntg
[15:01:14] @Set Event Count
[15:01:14] @Set Event Count
[15:01:14] @Get BurstWrite CRC
[15:01:14] @Set Truth Tbl Addr Cnter Init
[15:01:14] @Set Truth Table Prog
[15:01:14] Configuring in burst mode....
[15:01:14] @Get BurstWrite CRC
[15:01:14] @Enable TE Trig
[15:01:14] @Enable Trig Output OR All readback
[15:01:14] @Enable Trig Output OR All
[15:01:14] @Set Pre-Trig Sample
[15:01:14] @Set Post-Trig Sample
[15:01:14] finished configuration of core0
[15:01:14] Starting all active cores....
[15:01:14] @ShiftIR,8,0,ER1
[15:01:14] @ShiftDR,21,0,data (select active cores)
[15:01:14] @ShiftIR,8,0,ER2
[15:01:14] @Set LA Start cores
[15:01:14] @UnlockCable
[15:01:14] Running all active cores....
[15:01:14] @LockCable
[15:01:14] Polling trigger memory of core0....
[15:01:14] @ShiftIR,8,0,ER1
[15:01:14] @ShiftDR,21,0,data (select core0)
[15:01:14] @ShiftIR,8,0,ER2
[15:01:14] @Get Force Trigger bit
[15:01:14] #TM_CTL_0=3
[15:01:14] @Get Trig Detected Cnt
[15:01:14] #numDetectedTriggers = 1
[15:01:14] @Get Mem Block Full Cnt
[15:01:14] #memFullCnt = 1
[15:01:14] Downloading trigger memory of core0....
[15:01:14] @Is LA Armed
[15:01:14] @Set LA Start/Stop readback
[15:01:14] @Set LA Start/Stop 
[15:01:14] @Set LA Start/Stop readback
[15:01:14] @Set LA Start/Stop 
[15:01:14] @Get Trig Detected Cnt
[15:01:14] #numDetectedTriggers = 1
[15:01:14] @Get Mem Block Full Cnt
[15:01:14] #memFullCnt = 1
[15:01:14] @Get Last Addr Written
[15:01:14] #lastAddrWritten = 3840
[15:01:14] @Get Multiple Trig Enbl
[15:01:14] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:01:14] @Get BurstRead CRC
[15:01:14] @Set Trace Mem Cnter Init
[15:01:14] Uploading in burst mode....
[15:01:14] @ShiftDR,491520,1,data (burst read)
[15:01:14] @GetTDO,data,491520
[15:01:15] @Get BurstRead CRC
[15:01:15] @Get BurstRead CRC
[15:01:15] @Get Pre-Trig Sample Num
[15:01:15] @Get Post-Trig Sample Num
[15:01:15] @Get Pre-Trig Samples Captured
[15:01:15] @Get Trig Ptr
[15:01:15] #trigPtr = 6
[15:01:15] #dataSize=15, numRead=4096, trace_out=3841
[15:01:15] #trig0={blockPosition:0,triggerPosition:1}
[15:01:15] finished download trigger memory of core0
[15:01:15] @UnlockCable
[15:01:15] @ReleaseCablePort
[15:01:15] @Disconnect
[15:01:15] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:01:21] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:01:21] Connecting cableserver to run Reveal debugger....
[15:01:21] @Connect
[15:01:21] @SetSharableApplications,2,Reveal,Mico
[15:01:22] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:01:22] @LockCable
[15:01:22] @GetServerStatus
[15:01:22] @Read
[15:01:22] @SetTargetDevice,0
[15:01:22] Connecting core0....
[15:01:22] @ShiftIR,8,0,ER1
[15:01:22] @ShiftDR,21,0,data (select core0)
[15:01:22] @ShiftIR,8,0,ER2
[15:01:22] Configuring core0....
[15:01:22] @JumpState,RUN_TEST_IDLE
[15:01:22] @JumpState,RUN_TEST_IDLE
[15:01:22] @JumpState,RUN_TEST_IDLE
[15:01:22] @ShiftIR,8,0,NOP
[15:01:22] @JumpState,RUN_TEST_IDLE
[15:01:22] @ShiftIR,8,0,ER2
[15:01:22] @Set Odd Parity readback
[15:01:22] @Set Odd Parity
[15:01:22] @Set LA Start/Stop readback
[15:01:22] @Set LA Start/Stop 
[15:01:22] #Reveal IP Version = 1_6_042617
[15:01:22] @Get Pattern
[15:01:22] #pattern readout = a5a5
[15:01:22] pattern readout passed!
[15:01:22] @Get Tracy Signature
[15:01:22] @Get Tracy Signature
[15:01:22] #signature from core0 = 354344330
[15:01:22] signature from core0 passed!
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Opcode Value
[15:01:22] @Set Comp Value
[15:01:22] @Set Mask Value
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Event Count
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Event Count
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Event Count
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Event Count
[15:01:22] @Set Then Num
[15:01:22] @Set NEXT THEN
[15:01:22] @Set Cnt Cntg
[15:01:22] @Set Event Count
[15:01:22] @Set Event Count
[15:01:22] @Get BurstWrite CRC
[15:01:22] @Set Truth Tbl Addr Cnter Init
[15:01:22] @Set Truth Table Prog
[15:01:22] Configuring in burst mode....
[15:01:22] @Get BurstWrite CRC
[15:01:22] @Enable TE Trig
[15:01:22] @Enable Trig Output OR All readback
[15:01:22] @Enable Trig Output OR All
[15:01:22] @Set Pre-Trig Sample
[15:01:22] @Set Post-Trig Sample
[15:01:22] finished configuration of core0
[15:01:22] Starting all active cores....
[15:01:22] @ShiftIR,8,0,ER1
[15:01:22] @ShiftDR,21,0,data (select active cores)
[15:01:22] @ShiftIR,8,0,ER2
[15:01:22] @Set LA Start cores
[15:01:22] @UnlockCable
[15:01:22] Running all active cores....
[15:01:22] @LockCable
[15:01:22] Polling trigger memory of core0....
[15:01:22] @ShiftIR,8,0,ER1
[15:01:22] @ShiftDR,21,0,data (select core0)
[15:01:22] @ShiftIR,8,0,ER2
[15:01:22] @Get Force Trigger bit
[15:01:22] #TM_CTL_0=3
[15:01:22] @Get Trig Detected Cnt
[15:01:22] #numDetectedTriggers = 1
[15:01:22] @Get Mem Block Full Cnt
[15:01:22] #memFullCnt = 1
[15:01:22] Downloading trigger memory of core0....
[15:01:22] @Is LA Armed
[15:01:22] @Set LA Start/Stop readback
[15:01:22] @Set LA Start/Stop 
[15:01:22] @Set LA Start/Stop readback
[15:01:22] @Set LA Start/Stop 
[15:01:22] @Get Trig Detected Cnt
[15:01:22] #numDetectedTriggers = 1
[15:01:22] @Get Mem Block Full Cnt
[15:01:22] #memFullCnt = 1
[15:01:22] @Get Last Addr Written
[15:01:22] #lastAddrWritten = 3840
[15:01:22] @Get Multiple Trig Enbl
[15:01:22] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:01:22] @Get BurstRead CRC
[15:01:22] @Set Trace Mem Cnter Init
[15:01:23] Uploading in burst mode....
[15:01:23] @ShiftDR,491520,1,data (burst read)
[15:01:23] @GetTDO,data,491520
[15:01:23] @Get BurstRead CRC
[15:01:23] @Get BurstRead CRC
[15:01:23] @Get Pre-Trig Sample Num
[15:01:23] @Get Post-Trig Sample Num
[15:01:23] @Get Pre-Trig Samples Captured
[15:01:23] @Get Trig Ptr
[15:01:23] #trigPtr = 6
[15:01:23] #dataSize=15, numRead=4096, trace_out=3841
[15:01:23] #trig0={blockPosition:0,triggerPosition:1}
[15:01:23] finished download trigger memory of core0
[15:01:23] @UnlockCable
[15:01:23] @ReleaseCablePort
[15:01:23] @Disconnect
[15:01:23] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:18:13] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:18:13] Connecting cableserver to run Reveal debugger....
[15:18:13] @Connect
[15:18:13] @SetSharableApplications,2,Reveal,Mico
[15:18:14] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:18:14] @LockCable
[15:18:14] @GetServerStatus
[15:18:14] @Read
[15:18:14] @SetTargetDevice,0
[15:18:14] Connecting core0....
[15:18:14] @ShiftIR,8,0,ER1
[15:18:14] @ShiftDR,21,0,data (select core0)
[15:18:14] @ShiftIR,8,0,ER2
[15:18:14] Configuring core0....
[15:18:14] @JumpState,RUN_TEST_IDLE
[15:18:14] @JumpState,RUN_TEST_IDLE
[15:18:14] @JumpState,RUN_TEST_IDLE
[15:18:14] @ShiftIR,8,0,NOP
[15:18:14] @JumpState,RUN_TEST_IDLE
[15:18:14] @ShiftIR,8,0,ER2
[15:18:14] @Set Odd Parity readback
[15:18:15] @Set Odd Parity
[15:18:15] @Set LA Start/Stop readback
[15:18:15] @Set LA Start/Stop 
[15:18:15] #Reveal IP Version = 1_6_042617
[15:18:15] @Get Pattern
[15:18:15] #pattern readout = a5a5
[15:18:15] pattern readout passed!
[15:18:15] @Get Tracy Signature
[15:18:15] @Get Tracy Signature
[15:18:15] #signature from core0 = 354344330
[15:18:15] signature from core0 passed!
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Opcode Value
[15:18:15] @Set Comp Value
[15:18:15] @Set Mask Value
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Event Count
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Event Count
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Event Count
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Event Count
[15:18:15] @Set Then Num
[15:18:15] @Set NEXT THEN
[15:18:15] @Set Cnt Cntg
[15:18:15] @Set Event Count
[15:18:15] @Set Event Count
[15:18:15] @Get BurstWrite CRC
[15:18:15] @Set Truth Tbl Addr Cnter Init
[15:18:15] @Set Truth Table Prog
[15:18:15] Configuring in burst mode....
[15:18:15] @Get BurstWrite CRC
[15:18:15] @Enable TE Trig
[15:18:15] @Enable Trig Output OR All readback
[15:18:15] @Enable Trig Output OR All
[15:18:15] @Set Pre-Trig Sample
[15:18:15] @Set Post-Trig Sample
[15:18:15] finished configuration of core0
[15:18:15] Starting all active cores....
[15:18:15] @ShiftIR,8,0,ER1
[15:18:15] @ShiftDR,21,0,data (select active cores)
[15:18:15] @ShiftIR,8,0,ER2
[15:18:15] @Set LA Start cores
[15:18:15] @UnlockCable
[15:18:15] Running all active cores....
[15:18:15] @LockCable
[15:18:15] Polling trigger memory of core0....
[15:18:15] @ShiftIR,8,0,ER1
[15:18:15] @ShiftDR,21,0,data (select core0)
[15:18:15] @ShiftIR,8,0,ER2
[15:18:15] @Get Force Trigger bit
[15:18:15] #TM_CTL_0=3
[15:18:15] @Get Trig Detected Cnt
[15:18:15] #numDetectedTriggers = 1
[15:18:15] @Get Mem Block Full Cnt
[15:18:15] #memFullCnt = 1
[15:18:15] Downloading trigger memory of core0....
[15:18:15] @Is LA Armed
[15:18:15] @Set LA Start/Stop readback
[15:18:15] @Set LA Start/Stop 
[15:18:15] @Set LA Start/Stop readback
[15:18:15] @Set LA Start/Stop 
[15:18:15] @Get Trig Detected Cnt
[15:18:15] #numDetectedTriggers = 1
[15:18:15] @Get Mem Block Full Cnt
[15:18:15] #memFullCnt = 1
[15:18:15] @Get Last Addr Written
[15:18:15] #lastAddrWritten = 3840
[15:18:15] @Get Multiple Trig Enbl
[15:18:15] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:18:15] @Get BurstRead CRC
[15:18:15] @Set Trace Mem Cnter Init
[15:18:15] Uploading in burst mode....
[15:18:15] @ShiftDR,491520,1,data (burst read)
[15:18:15] @GetTDO,data,491520
[15:18:15] @Get BurstRead CRC
[15:18:15] @Get BurstRead CRC
[15:18:15] @Get Pre-Trig Sample Num
[15:18:15] @Get Post-Trig Sample Num
[15:18:15] @Get Pre-Trig Samples Captured
[15:18:15] @Get Trig Ptr
[15:18:15] #trigPtr = 6
[15:18:15] #dataSize=15, numRead=4096, trace_out=3841
[15:18:15] #trig0={blockPosition:0,triggerPosition:1}
[15:18:15] finished download trigger memory of core0
[15:18:15] @UnlockCable
[15:18:16] @ReleaseCablePort
[15:18:16] @Disconnect
[15:18:16] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:18:39] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:18:39] Connecting cableserver to run Reveal debugger....
[15:18:39] @Connect
[15:18:39] @SetSharableApplications,2,Reveal,Mico
[15:18:40] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:18:40] @LockCable
[15:18:40] @GetServerStatus
[15:18:40] @Read
[15:18:40] @SetTargetDevice,0
[15:18:40] Connecting core0....
[15:18:40] @ShiftIR,8,0,ER1
[15:18:40] @ShiftDR,21,0,data (select core0)
[15:18:40] @ShiftIR,8,0,ER2
[15:18:40] Configuring core0....
[15:18:40] @JumpState,RUN_TEST_IDLE
[15:18:40] @JumpState,RUN_TEST_IDLE
[15:18:40] @JumpState,RUN_TEST_IDLE
[15:18:40] @ShiftIR,8,0,NOP
[15:18:40] @JumpState,RUN_TEST_IDLE
[15:18:40] @ShiftIR,8,0,ER2
[15:18:41] @Set Odd Parity readback
[15:18:41] @Set Odd Parity
[15:18:41] @Set LA Start/Stop readback
[15:18:41] @Set LA Start/Stop 
[15:18:41] #Reveal IP Version = 1_6_042617
[15:18:41] @Get Pattern
[15:18:41] #pattern readout = a5a5
[15:18:41] pattern readout passed!
[15:18:41] @Get Tracy Signature
[15:18:41] @Get Tracy Signature
[15:18:41] #signature from core0 = 354344330
[15:18:41] signature from core0 passed!
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Opcode Value
[15:18:41] @Set Comp Value
[15:18:41] @Set Mask Value
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Event Count
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Event Count
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Event Count
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Event Count
[15:18:41] @Set Then Num
[15:18:41] @Set NEXT THEN
[15:18:41] @Set Cnt Cntg
[15:18:41] @Set Event Count
[15:18:41] @Set Event Count
[15:18:41] @Get BurstWrite CRC
[15:18:41] @Set Truth Tbl Addr Cnter Init
[15:18:41] @Set Truth Table Prog
[15:18:41] Configuring in burst mode....
[15:18:41] @Get BurstWrite CRC
[15:18:41] @Enable TE Trig
[15:18:41] @Enable Trig Output OR All readback
[15:18:41] @Enable Trig Output OR All
[15:18:41] @Set Pre-Trig Sample
[15:18:41] @Set Post-Trig Sample
[15:18:41] finished configuration of core0
[15:18:41] Starting all active cores....
[15:18:41] @ShiftIR,8,0,ER1
[15:18:41] @ShiftDR,21,0,data (select active cores)
[15:18:41] @ShiftIR,8,0,ER2
[15:18:41] @Set LA Start cores
[15:18:41] @UnlockCable
[15:18:41] Running all active cores....
[15:18:41] @LockCable
[15:18:41] Polling trigger memory of core0....
[15:18:41] @ShiftIR,8,0,ER1
[15:18:41] @ShiftDR,21,0,data (select core0)
[15:18:41] @ShiftIR,8,0,ER2
[15:18:41] @Get Force Trigger bit
[15:18:41] #TM_CTL_0=3
[15:18:41] @Get Trig Detected Cnt
[15:18:41] #numDetectedTriggers = 0
[15:18:41] @Get Mem Block Full Cnt
[15:18:41] #memFullCnt = 0
[15:18:41] detected 0 triggers of core0
[15:18:41] captured 0 memory blocks of core0
[15:18:41] @UnlockCable
[15:18:42] Running all active cores....
[15:18:42] @LockCable
[15:18:42] Polling trigger memory of core0....
[15:18:42] @ShiftIR,8,0,ER1
[15:18:42] @ShiftDR,21,0,data (select core0)
[15:18:42] @ShiftIR,8,0,ER2
[15:18:42] @Get Force Trigger bit
[15:18:42] #TM_CTL_0=3
[15:18:42] @Get Trig Detected Cnt
[15:18:42] #numDetectedTriggers = 0
[15:18:42] @Get Mem Block Full Cnt
[15:18:42] #memFullCnt = 0
[15:18:42] detected 0 triggers of core0
[15:18:42] captured 0 memory blocks of core0
[15:18:42] @UnlockCable
[15:18:43] Running all active cores....
[15:18:43] @LockCable
[15:18:43] Polling trigger memory of core0....
[15:18:43] @ShiftIR,8,0,ER1
[15:18:43] @ShiftDR,21,0,data (select core0)
[15:18:43] @ShiftIR,8,0,ER2
[15:18:43] @Get Force Trigger bit
[15:18:43] #TM_CTL_0=3
[15:18:43] User has manually triggered core0!
[15:18:43] @set Force Trigger bit
[15:18:43] @set Force Trigger bit
[15:18:43] @Get Trig Detected Cnt
[15:18:43] #numDetectedTriggers = 1
[15:18:43] @Get Mem Block Full Cnt
[15:18:43] #memFullCnt = 1
[15:18:43] Downloading trigger memory of core0....
[15:18:43] @Is LA Armed
[15:18:43] @Set LA Start/Stop readback
[15:18:43] @Set LA Start/Stop 
[15:18:43] @Set LA Start/Stop readback
[15:18:43] @Set LA Start/Stop 
[15:18:43] @Get Trig Detected Cnt
[15:18:43] #numDetectedTriggers = 1
[15:18:43] @Get Mem Block Full Cnt
[15:18:43] #memFullCnt = 1
[15:18:43] @Get Last Addr Written
[15:18:43] #lastAddrWritten = 235
[15:18:43] @Get Multiple Trig Enbl
[15:18:43] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:18:43] @Get BurstRead CRC
[15:18:43] @Set Trace Mem Cnter Init
[15:18:43] Uploading in burst mode....
[15:18:44] @ShiftDR,491520,1,data (burst read)
[15:18:44] @GetTDO,data,491520
[15:18:44] @Get BurstRead CRC
[15:18:44] @Get BurstRead CRC
[15:18:44] @Get Pre-Trig Sample Num
[15:18:44] @Get Post-Trig Sample Num
[15:18:44] @Get Pre-Trig Samples Captured
[15:18:44] @Get Trig Ptr
[15:18:44] #trigPtr = 497
[15:18:44] #dataSize=15, numRead=4096, trace_out=4096
[15:18:44] #trig0={blockPosition:0,triggerPosition:256}
[15:18:44] finished download trigger memory of core0
[15:18:44] @UnlockCable
[15:18:44] @ReleaseCablePort
[15:18:44] @Disconnect
[15:18:44] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:18:47] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:18:47] Connecting cableserver to run Reveal debugger....
[15:18:47] @Connect
[15:18:47] @SetSharableApplications,2,Reveal,Mico
[15:18:48] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:18:48] @LockCable
[15:18:48] @GetServerStatus
[15:18:48] @Read
[15:18:48] @SetTargetDevice,0
[15:18:48] Connecting core0....
[15:18:48] @ShiftIR,8,0,ER1
[15:18:48] @ShiftDR,21,0,data (select core0)
[15:18:48] @ShiftIR,8,0,ER2
[15:18:48] Configuring core0....
[15:18:48] @JumpState,RUN_TEST_IDLE
[15:18:48] @JumpState,RUN_TEST_IDLE
[15:18:48] @JumpState,RUN_TEST_IDLE
[15:18:48] @ShiftIR,8,0,NOP
[15:18:48] @JumpState,RUN_TEST_IDLE
[15:18:48] @ShiftIR,8,0,ER2
[15:18:48] @Set Odd Parity readback
[15:18:48] @Set Odd Parity
[15:18:48] @Set LA Start/Stop readback
[15:18:48] @Set LA Start/Stop 
[15:18:48] #Reveal IP Version = 1_6_042617
[15:18:48] @Get Pattern
[15:18:48] #pattern readout = a5a5
[15:18:48] pattern readout passed!
[15:18:48] @Get Tracy Signature
[15:18:48] @Get Tracy Signature
[15:18:48] #signature from core0 = 354344330
[15:18:48] signature from core0 passed!
[15:18:48] @Set Opcode Value
[15:18:48] @Set Comp Value
[15:18:48] @Set Mask Value
[15:18:48] @Set Opcode Value
[15:18:49] @Set Comp Value
[15:18:49] @Set Mask Value
[15:18:49] @Set Opcode Value
[15:18:49] @Set Comp Value
[15:18:49] @Set Mask Value
[15:18:49] @Set Opcode Value
[15:18:49] @Set Comp Value
[15:18:49] @Set Mask Value
[15:18:49] @Set Opcode Value
[15:18:49] @Set Comp Value
[15:18:49] @Set Mask Value
[15:18:49] @Set Opcode Value
[15:18:49] @Set Comp Value
[15:18:49] @Set Mask Value
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Event Count
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Event Count
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Event Count
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Event Count
[15:18:49] @Set Then Num
[15:18:49] @Set NEXT THEN
[15:18:49] @Set Cnt Cntg
[15:18:49] @Set Event Count
[15:18:49] @Set Event Count
[15:18:49] @Get BurstWrite CRC
[15:18:49] @Set Truth Tbl Addr Cnter Init
[15:18:49] @Set Truth Table Prog
[15:18:49] Configuring in burst mode....
[15:18:49] @Get BurstWrite CRC
[15:18:49] @Enable TE Trig
[15:18:49] @Enable Trig Output OR All readback
[15:18:49] @Enable Trig Output OR All
[15:18:49] @Set Pre-Trig Sample
[15:18:49] @Set Post-Trig Sample
[15:18:49] finished configuration of core0
[15:18:49] Starting all active cores....
[15:18:49] @ShiftIR,8,0,ER1
[15:18:49] @ShiftDR,21,0,data (select active cores)
[15:18:49] @ShiftIR,8,0,ER2
[15:18:49] @Set LA Start cores
[15:18:49] @UnlockCable
[15:18:49] Running all active cores....
[15:18:49] @LockCable
[15:18:49] Polling trigger memory of core0....
[15:18:49] @ShiftIR,8,0,ER1
[15:18:49] @ShiftDR,21,0,data (select core0)
[15:18:49] @ShiftIR,8,0,ER2
[15:18:49] @Get Force Trigger bit
[15:18:49] #TM_CTL_0=3
[15:18:49] @Get Trig Detected Cnt
[15:18:49] #numDetectedTriggers = 0
[15:18:49] @Get Mem Block Full Cnt
[15:18:49] #memFullCnt = 0
[15:18:49] detected 0 triggers of core0
[15:18:49] captured 0 memory blocks of core0
[15:18:49] @UnlockCable
[15:18:50] Running all active cores....
[15:18:50] @LockCable
[15:18:50] Polling trigger memory of core0....
[15:18:50] @ShiftIR,8,0,ER1
[15:18:50] @ShiftDR,21,0,data (select core0)
[15:18:50] @ShiftIR,8,0,ER2
[15:18:50] @Get Force Trigger bit
[15:18:50] #TM_CTL_0=3
[15:18:50] @Get Trig Detected Cnt
[15:18:50] #numDetectedTriggers = 0
[15:18:50] @Get Mem Block Full Cnt
[15:18:50] #memFullCnt = 0
[15:18:50] detected 0 triggers of core0
[15:18:50] captured 0 memory blocks of core0
[15:18:50] @UnlockCable
[15:18:51] Running all active cores....
[15:18:51] @LockCable
[15:18:51] Polling trigger memory of core0....
[15:18:51] @ShiftIR,8,0,ER1
[15:18:51] @ShiftDR,21,0,data (select core0)
[15:18:51] @ShiftIR,8,0,ER2
[15:18:51] @Get Force Trigger bit
[15:18:51] #TM_CTL_0=3
[15:18:51] @Get Trig Detected Cnt
[15:18:51] #numDetectedTriggers = 0
[15:18:51] @Get Mem Block Full Cnt
[15:18:51] #memFullCnt = 0
[15:18:51] detected 0 triggers of core0
[15:18:51] captured 0 memory blocks of core0
[15:18:51] @UnlockCable
[15:18:52] Running all active cores....
[15:18:52] @LockCable
[15:18:52] Polling trigger memory of core0....
[15:18:52] @ShiftIR,8,0,ER1
[15:18:52] @ShiftDR,21,0,data (select core0)
[15:18:52] @ShiftIR,8,0,ER2
[15:18:52] @Get Force Trigger bit
[15:18:52] #TM_CTL_0=3
[15:18:52] @Get Trig Detected Cnt
[15:18:52] #numDetectedTriggers = 0
[15:18:52] @Get Mem Block Full Cnt
[15:18:52] #memFullCnt = 0
[15:18:52] detected 0 triggers of core0
[15:18:52] captured 0 memory blocks of core0
[15:18:52] @UnlockCable
[15:18:53] Running all active cores....
[15:18:53] @LockCable
[15:18:53] Polling trigger memory of core0....
[15:18:53] @ShiftIR,8,0,ER1
[15:18:53] @ShiftDR,21,0,data (select core0)
[15:18:53] @ShiftIR,8,0,ER2
[15:18:53] @Get Force Trigger bit
[15:18:53] #TM_CTL_0=3
[15:18:53] @Get Trig Detected Cnt
[15:18:53] #numDetectedTriggers = 0
[15:18:53] @Get Mem Block Full Cnt
[15:18:53] #memFullCnt = 0
[15:18:53] detected 0 triggers of core0
[15:18:53] captured 0 memory blocks of core0
[15:18:53] @UnlockCable
[15:18:54] Running all active cores....
[15:18:54] @LockCable
[15:18:54] Polling trigger memory of core0....
[15:18:54] @ShiftIR,8,0,ER1
[15:18:54] @ShiftDR,21,0,data (select core0)
[15:18:54] @ShiftIR,8,0,ER2
[15:18:54] @Get Force Trigger bit
[15:18:54] #TM_CTL_0=3
[15:18:54] @Get Trig Detected Cnt
[15:18:54] #numDetectedTriggers = 0
[15:18:54] @Get Mem Block Full Cnt
[15:18:54] #memFullCnt = 0
[15:18:54] detected 0 triggers of core0
[15:18:54] captured 0 memory blocks of core0
[15:18:54] @UnlockCable
[15:18:55] Running all active cores....
[15:18:55] @LockCable
[15:18:55] Polling trigger memory of core0....
[15:18:55] @ShiftIR,8,0,ER1
[15:18:55] @ShiftDR,21,0,data (select core0)
[15:18:55] @ShiftIR,8,0,ER2
[15:18:55] @Get Force Trigger bit
[15:18:55] #TM_CTL_0=3
[15:18:55] @Get Trig Detected Cnt
[15:18:55] #numDetectedTriggers = 0
[15:18:55] @Get Mem Block Full Cnt
[15:18:55] #memFullCnt = 0
[15:18:55] detected 0 triggers of core0
[15:18:55] captured 0 memory blocks of core0
[15:18:55] @UnlockCable
[15:18:56] Running all active cores....
[15:18:56] @LockCable
[15:18:56] Polling trigger memory of core0....
[15:18:56] @ShiftIR,8,0,ER1
[15:18:56] @ShiftDR,21,0,data (select core0)
[15:18:56] @ShiftIR,8,0,ER2
[15:18:56] @Get Force Trigger bit
[15:18:56] #TM_CTL_0=3
[15:18:56] @Get Trig Detected Cnt
[15:18:56] #numDetectedTriggers = 0
[15:18:56] @Get Mem Block Full Cnt
[15:18:56] #memFullCnt = 0
[15:18:56] detected 0 triggers of core0
[15:18:56] captured 0 memory blocks of core0
[15:18:56] @UnlockCable
[15:18:57] Running all active cores....
[15:18:57] @LockCable
[15:18:57] Polling trigger memory of core0....
[15:18:57] @ShiftIR,8,0,ER1
[15:18:57] @ShiftDR,21,0,data (select core0)
[15:18:57] @ShiftIR,8,0,ER2
[15:18:57] @Get Force Trigger bit
[15:18:57] #TM_CTL_0=3
[15:18:57] @Get Trig Detected Cnt
[15:18:57] #numDetectedTriggers = 0
[15:18:58] @Get Mem Block Full Cnt
[15:18:58] #memFullCnt = 0
[15:18:58] detected 0 triggers of core0
[15:18:58] captured 0 memory blocks of core0
[15:18:58] @UnlockCable
[15:18:59] Running all active cores....
[15:18:59] @LockCable
[15:18:59] Polling trigger memory of core0....
[15:18:59] @ShiftIR,8,0,ER1
[15:18:59] @ShiftDR,21,0,data (select core0)
[15:18:59] @ShiftIR,8,0,ER2
[15:18:59] @Get Force Trigger bit
[15:18:59] #TM_CTL_0=3
[15:18:59] User has manually triggered core0!
[15:18:59] @set Force Trigger bit
[15:18:59] @set Force Trigger bit
[15:18:59] @Get Trig Detected Cnt
[15:18:59] #numDetectedTriggers = 1
[15:18:59] @Get Mem Block Full Cnt
[15:18:59] #memFullCnt = 1
[15:18:59] Downloading trigger memory of core0....
[15:18:59] @Is LA Armed
[15:18:59] @Set LA Start/Stop readback
[15:18:59] @Set LA Start/Stop 
[15:18:59] @Set LA Start/Stop readback
[15:18:59] @Set LA Start/Stop 
[15:18:59] @Get Trig Detected Cnt
[15:18:59] #numDetectedTriggers = 1
[15:18:59] @Get Mem Block Full Cnt
[15:18:59] #memFullCnt = 1
[15:18:59] @Get Last Addr Written
[15:18:59] #lastAddrWritten = 2709
[15:18:59] @Get Multiple Trig Enbl
[15:18:59] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:18:59] @Get BurstRead CRC
[15:18:59] @Set Trace Mem Cnter Init
[15:18:59] Uploading in burst mode....
[15:18:59] @ShiftDR,491520,1,data (burst read)
[15:18:59] @GetTDO,data,491520
[15:18:59] @Get BurstRead CRC
[15:18:59] @Get BurstRead CRC
[15:18:59] @Get Pre-Trig Sample Num
[15:18:59] @Get Post-Trig Sample Num
[15:18:59] @Get Pre-Trig Samples Captured
[15:18:59] @Get Trig Ptr
[15:18:59] #trigPtr = 2971
[15:18:59] #dataSize=15, numRead=4096, trace_out=4096
[15:18:59] #trig0={blockPosition:0,triggerPosition:256}
[15:18:59] finished download trigger memory of core0
[15:18:59] @UnlockCable
[15:18:59] @ReleaseCablePort
[15:18:59] @Disconnect
[15:18:59] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:19:16] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:19:16] Connecting cableserver to run Reveal debugger....
[15:19:16] @Connect
[15:19:16] @SetSharableApplications,2,Reveal,Mico
[15:19:17] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:19:17] @LockCable
[15:19:17] @GetServerStatus
[15:19:17] @Read
[15:19:17] @SetTargetDevice,0
[15:19:17] Connecting core0....
[15:19:17] @ShiftIR,8,0,ER1
[15:19:17] @ShiftDR,21,0,data (select core0)
[15:19:17] @ShiftIR,8,0,ER2
[15:19:17] Configuring core0....
[15:19:17] @JumpState,RUN_TEST_IDLE
[15:19:17] @JumpState,RUN_TEST_IDLE
[15:19:17] @JumpState,RUN_TEST_IDLE
[15:19:17] @ShiftIR,8,0,NOP
[15:19:17] @JumpState,RUN_TEST_IDLE
[15:19:17] @ShiftIR,8,0,ER2
[15:19:17] @Set Odd Parity readback
[15:19:17] @Set Odd Parity
[15:19:17] @Set LA Start/Stop readback
[15:19:17] @Set LA Start/Stop 
[15:19:17] #Reveal IP Version = 1_6_042617
[15:19:17] @Get Pattern
[15:19:17] #pattern readout = a5a5
[15:19:17] pattern readout passed!
[15:19:18] @Get Tracy Signature
[15:19:18] @Get Tracy Signature
[15:19:18] #signature from core0 = 354344330
[15:19:18] signature from core0 passed!
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Opcode Value
[15:19:18] @Set Comp Value
[15:19:18] @Set Mask Value
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Event Count
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Event Count
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Event Count
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Event Count
[15:19:18] @Set Then Num
[15:19:18] @Set NEXT THEN
[15:19:18] @Set Cnt Cntg
[15:19:18] @Set Event Count
[15:19:18] @Set Event Count
[15:19:18] @Get BurstWrite CRC
[15:19:18] @Set Truth Tbl Addr Cnter Init
[15:19:18] @Set Truth Table Prog
[15:19:18] Configuring in burst mode....
[15:19:18] @Get BurstWrite CRC
[15:19:18] @Enable TE Trig
[15:19:18] @Enable Trig Output OR All readback
[15:19:18] @Enable Trig Output OR All
[15:19:18] @Set Pre-Trig Sample
[15:19:18] @Set Post-Trig Sample
[15:19:18] finished configuration of core0
[15:19:18] Starting all active cores....
[15:19:18] @ShiftIR,8,0,ER1
[15:19:18] @ShiftDR,21,0,data (select active cores)
[15:19:18] @ShiftIR,8,0,ER2
[15:19:18] @Set LA Start cores
[15:19:18] @UnlockCable
[15:19:18] Running all active cores....
[15:19:18] @LockCable
[15:19:18] Polling trigger memory of core0....
[15:19:18] @ShiftIR,8,0,ER1
[15:19:18] @ShiftDR,21,0,data (select core0)
[15:19:18] @ShiftIR,8,0,ER2
[15:19:18] @Get Force Trigger bit
[15:19:18] #TM_CTL_0=3
[15:19:18] @Get Trig Detected Cnt
[15:19:18] #numDetectedTriggers = 0
[15:19:18] @Get Mem Block Full Cnt
[15:19:18] #memFullCnt = 0
[15:19:18] detected 0 triggers of core0
[15:19:18] captured 0 memory blocks of core0
[15:19:18] @UnlockCable
[15:19:19] Running all active cores....
[15:19:19] @LockCable
[15:19:19] Polling trigger memory of core0....
[15:19:19] @ShiftIR,8,0,ER1
[15:19:19] @ShiftDR,21,0,data (select core0)
[15:19:19] @ShiftIR,8,0,ER2
[15:19:19] @Get Force Trigger bit
[15:19:19] #TM_CTL_0=3
[15:19:19] @Get Trig Detected Cnt
[15:19:19] #numDetectedTriggers = 0
[15:19:19] @Get Mem Block Full Cnt
[15:19:19] #memFullCnt = 0
[15:19:19] detected 0 triggers of core0
[15:19:19] captured 0 memory blocks of core0
[15:19:19] @UnlockCable
[15:19:20] Running all active cores....
[15:19:20] @LockCable
[15:19:20] Polling trigger memory of core0....
[15:19:20] @ShiftIR,8,0,ER1
[15:19:20] @ShiftDR,21,0,data (select core0)
[15:19:20] @ShiftIR,8,0,ER2
[15:19:20] @Get Force Trigger bit
[15:19:20] #TM_CTL_0=3
[15:19:20] @Get Trig Detected Cnt
[15:19:20] #numDetectedTriggers = 0
[15:19:20] @Get Mem Block Full Cnt
[15:19:20] #memFullCnt = 0
[15:19:20] detected 0 triggers of core0
[15:19:20] captured 0 memory blocks of core0
[15:19:20] @UnlockCable
[15:19:21] Running all active cores....
[15:19:21] @LockCable
[15:19:21] Polling trigger memory of core0....
[15:19:21] @ShiftIR,8,0,ER1
[15:19:21] @ShiftDR,21,0,data (select core0)
[15:19:21] @ShiftIR,8,0,ER2
[15:19:21] @Get Force Trigger bit
[15:19:21] #TM_CTL_0=3
[15:19:21] @Get Trig Detected Cnt
[15:19:21] #numDetectedTriggers = 0
[15:19:21] @Get Mem Block Full Cnt
[15:19:21] #memFullCnt = 0
[15:19:21] detected 0 triggers of core0
[15:19:21] captured 0 memory blocks of core0
[15:19:21] @UnlockCable
[15:19:22] Running all active cores....
[15:19:22] @LockCable
[15:19:22] Polling trigger memory of core0....
[15:19:22] @ShiftIR,8,0,ER1
[15:19:22] @ShiftDR,21,0,data (select core0)
[15:19:22] @ShiftIR,8,0,ER2
[15:19:22] @Get Force Trigger bit
[15:19:22] #TM_CTL_0=3
[15:19:22] @Get Trig Detected Cnt
[15:19:22] #numDetectedTriggers = 0
[15:19:22] @Get Mem Block Full Cnt
[15:19:22] #memFullCnt = 0
[15:19:22] detected 0 triggers of core0
[15:19:22] captured 0 memory blocks of core0
[15:19:22] @UnlockCable
[15:19:23] Running all active cores....
[15:19:23] @LockCable
[15:19:23] Polling trigger memory of core0....
[15:19:23] @ShiftIR,8,0,ER1
[15:19:23] @ShiftDR,21,0,data (select core0)
[15:19:23] @ShiftIR,8,0,ER2
[15:19:23] @Get Force Trigger bit
[15:19:23] #TM_CTL_0=3
[15:19:23] @Get Trig Detected Cnt
[15:19:23] #numDetectedTriggers = 0
[15:19:23] @Get Mem Block Full Cnt
[15:19:23] #memFullCnt = 0
[15:19:23] detected 0 triggers of core0
[15:19:23] captured 0 memory blocks of core0
[15:19:23] @UnlockCable
[15:19:24] Running all active cores....
[15:19:24] @LockCable
[15:19:24] Polling trigger memory of core0....
[15:19:24] @ShiftIR,8,0,ER1
[15:19:24] @ShiftDR,21,0,data (select core0)
[15:19:24] @ShiftIR,8,0,ER2
[15:19:24] @Get Force Trigger bit
[15:19:24] #TM_CTL_0=3
[15:19:24] User has manually triggered core0!
[15:19:24] @set Force Trigger bit
[15:19:24] @set Force Trigger bit
[15:19:24] @Get Trig Detected Cnt
[15:19:24] #numDetectedTriggers = 1
[15:19:24] @Get Mem Block Full Cnt
[15:19:24] #memFullCnt = 1
[15:19:24] Downloading trigger memory of core0....
[15:19:24] @Is LA Armed
[15:19:24] @Set LA Start/Stop readback
[15:19:24] @Set LA Start/Stop 
[15:19:24] @Set LA Start/Stop readback
[15:19:25] @Set LA Start/Stop 
[15:19:25] @Get Trig Detected Cnt
[15:19:25] #numDetectedTriggers = 1
[15:19:25] @Get Mem Block Full Cnt
[15:19:25] #memFullCnt = 1
[15:19:25] @Get Last Addr Written
[15:19:25] #lastAddrWritten = 1188
[15:19:25] @Get Multiple Trig Enbl
[15:19:25] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:19:25] @Get BurstRead CRC
[15:19:25] @Set Trace Mem Cnter Init
[15:19:25] Uploading in burst mode....
[15:19:25] @ShiftDR,491520,1,data (burst read)
[15:19:25] @GetTDO,data,491520
[15:19:25] @Get BurstRead CRC
[15:19:25] @Get BurstRead CRC
[15:19:25] @Get Pre-Trig Sample Num
[15:19:25] @Get Post-Trig Sample Num
[15:19:25] @Get Pre-Trig Samples Captured
[15:19:25] @Get Trig Ptr
[15:19:25] #trigPtr = 1450
[15:19:25] #dataSize=15, numRead=4096, trace_out=4096
[15:19:25] #trig0={blockPosition:0,triggerPosition:256}
[15:19:25] finished download trigger memory of core0
[15:19:25] @UnlockCable
[15:19:25] @ReleaseCablePort
[15:19:25] @Disconnect
[15:19:25] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:30:32] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:30:32] Connecting cableserver to run Reveal debugger....
[15:30:32] @Connect
[15:30:32] @SetSharableApplications,2,Reveal,Mico
[15:30:33] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:30:33] @LockCable
[15:30:33] @GetServerStatus
[15:30:33] @Read
[15:30:33] @SetTargetDevice,0
[15:30:33] Connecting core0....
[15:30:33] @ShiftIR,8,0,ER1
[15:30:33] @ShiftDR,21,0,data (select core0)
[15:30:33] @ShiftIR,8,0,ER2
[15:30:33] Configuring core0....
[15:30:33] @JumpState,RUN_TEST_IDLE
[15:30:33] @JumpState,RUN_TEST_IDLE
[15:30:33] @JumpState,RUN_TEST_IDLE
[15:30:33] @ShiftIR,8,0,NOP
[15:30:33] @JumpState,RUN_TEST_IDLE
[15:30:33] @ShiftIR,8,0,ER2
[15:30:33] @Set Odd Parity readback
[15:30:33] @Set Odd Parity
[15:30:33] @Set LA Start/Stop readback
[15:30:33] @Set LA Start/Stop 
[15:30:33] #Reveal IP Version = 1_6_042617
[15:30:33] @Get Pattern
[15:30:33] #pattern readout = a5a5
[15:30:33] pattern readout passed!
[15:30:33] @Get Tracy Signature
[15:30:33] @Get Tracy Signature
[15:30:33] #signature from core0 = 354344330
[15:30:33] signature from core0 passed!
[15:30:33] @Set Opcode Value
[15:30:33] @Set Comp Value
[15:30:33] @Set Mask Value
[15:30:33] @Set Opcode Value
[15:30:33] @Set Comp Value
[15:30:33] @Set Mask Value
[15:30:34] @Set Opcode Value
[15:30:34] @Set Comp Value
[15:30:34] @Set Mask Value
[15:30:34] @Set Opcode Value
[15:30:34] @Set Comp Value
[15:30:34] @Set Mask Value
[15:30:34] @Set Opcode Value
[15:30:34] @Set Comp Value
[15:30:34] @Set Mask Value
[15:30:34] @Set Opcode Value
[15:30:34] @Set Comp Value
[15:30:34] @Set Mask Value
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Event Count
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Event Count
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Event Count
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Event Count
[15:30:34] @Set Then Num
[15:30:34] @Set NEXT THEN
[15:30:34] @Set Cnt Cntg
[15:30:34] @Set Event Count
[15:30:34] @Set Event Count
[15:30:34] @Get BurstWrite CRC
[15:30:34] @Set Truth Tbl Addr Cnter Init
[15:30:34] @Set Truth Table Prog
[15:30:34] Configuring in burst mode....
[15:30:34] @Get BurstWrite CRC
[15:30:34] @Enable TE Trig
[15:30:34] @Enable Trig Output OR All readback
[15:30:34] @Enable Trig Output OR All
[15:30:34] @Set Pre-Trig Sample
[15:30:34] @Set Post-Trig Sample
[15:30:34] finished configuration of core0
[15:30:34] Starting all active cores....
[15:30:34] @ShiftIR,8,0,ER1
[15:30:34] @ShiftDR,21,0,data (select active cores)
[15:30:34] @ShiftIR,8,0,ER2
[15:30:34] @Set LA Start cores
[15:30:34] @UnlockCable
[15:30:34] Running all active cores....
[15:30:34] @LockCable
[15:30:34] Polling trigger memory of core0....
[15:30:34] @ShiftIR,8,0,ER1
[15:30:34] @ShiftDR,21,0,data (select core0)
[15:30:34] @ShiftIR,8,0,ER2
[15:30:34] @Get Force Trigger bit
[15:30:34] #TM_CTL_0=3
[15:30:34] @Get Trig Detected Cnt
[15:30:34] #numDetectedTriggers = 1
[15:30:34] @Get Mem Block Full Cnt
[15:30:34] #memFullCnt = 1
[15:30:34] Downloading trigger memory of core0....
[15:30:34] @Is LA Armed
[15:30:34] @Set LA Start/Stop readback
[15:30:34] @Set LA Start/Stop 
[15:30:34] @Set LA Start/Stop readback
[15:30:34] @Set LA Start/Stop 
[15:30:34] @Get Trig Detected Cnt
[15:30:34] #numDetectedTriggers = 1
[15:30:34] @Get Mem Block Full Cnt
[15:30:34] #memFullCnt = 1
[15:30:34] @Get Last Addr Written
[15:30:34] #lastAddrWritten = 3840
[15:30:34] @Get Multiple Trig Enbl
[15:30:34] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:30:34] @Get BurstRead CRC
[15:30:34] @Set Trace Mem Cnter Init
[15:30:34] Uploading in burst mode....
[15:30:34] @ShiftDR,491520,1,data (burst read)
[15:30:34] @GetTDO,data,491520
[15:30:34] @Get BurstRead CRC
[15:30:34] @Get BurstRead CRC
[15:30:35] @Get Pre-Trig Sample Num
[15:30:35] @Get Post-Trig Sample Num
[15:30:35] @Get Pre-Trig Samples Captured
[15:30:35] @Get Trig Ptr
[15:30:35] #trigPtr = 6
[15:30:35] #dataSize=15, numRead=4096, trace_out=3841
[15:30:35] #trig0={blockPosition:0,triggerPosition:1}
[15:30:35] finished download trigger memory of core0
[15:30:35] @UnlockCable
[15:30:35] @ReleaseCablePort
[15:30:35] @Disconnect
[15:30:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:31:40] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:31:40] Connecting cableserver to run Reveal debugger....
[15:31:40] @Connect
[15:31:40] @SetSharableApplications,2,Reveal,Mico
[15:31:41] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:31:41] @LockCable
[15:31:41] @GetServerStatus
[15:31:41] @Read
[15:31:41] @SetTargetDevice,0
[15:31:41] Connecting core0....
[15:31:41] @ShiftIR,8,0,ER1
[15:31:41] @ShiftDR,21,0,data (select core0)
[15:31:41] @ShiftIR,8,0,ER2
[15:31:41] Configuring core0....
[15:31:41] @JumpState,RUN_TEST_IDLE
[15:31:41] @JumpState,RUN_TEST_IDLE
[15:31:41] @JumpState,RUN_TEST_IDLE
[15:31:41] @ShiftIR,8,0,NOP
[15:31:41] @JumpState,RUN_TEST_IDLE
[15:31:41] @ShiftIR,8,0,ER2
[15:31:41] @Set Odd Parity readback
[15:31:41] @Set Odd Parity
[15:31:41] @Set LA Start/Stop readback
[15:31:41] @Set LA Start/Stop 
[15:31:41] #Reveal IP Version = 1_6_042617
[15:31:41] @Get Pattern
[15:31:41] #pattern readout = a5a5
[15:31:41] pattern readout passed!
[15:31:41] @Get Tracy Signature
[15:31:41] @Get Tracy Signature
[15:31:41] #signature from core0 = 354344330
[15:31:41] signature from core0 passed!
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Opcode Value
[15:31:41] @Set Comp Value
[15:31:41] @Set Mask Value
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Event Count
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Event Count
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Event Count
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Event Count
[15:31:41] @Set Then Num
[15:31:41] @Set NEXT THEN
[15:31:41] @Set Cnt Cntg
[15:31:41] @Set Event Count
[15:31:41] @Set Event Count
[15:31:41] @Get BurstWrite CRC
[15:31:41] @Set Truth Tbl Addr Cnter Init
[15:31:41] @Set Truth Table Prog
[15:31:41] Configuring in burst mode....
[15:31:41] @Get BurstWrite CRC
[15:31:41] @Enable TE Trig
[15:31:41] @Enable Trig Output OR All readback
[15:31:41] @Enable Trig Output OR All
[15:31:41] @Set Pre-Trig Sample
[15:31:41] @Set Post-Trig Sample
[15:31:41] finished configuration of core0
[15:31:41] Starting all active cores....
[15:31:41] @ShiftIR,8,0,ER1
[15:31:41] @ShiftDR,21,0,data (select active cores)
[15:31:41] @ShiftIR,8,0,ER2
[15:31:41] @Set LA Start cores
[15:31:41] @UnlockCable
[15:31:41] Running all active cores....
[15:31:41] @LockCable
[15:31:41] Polling trigger memory of core0....
[15:31:41] @ShiftIR,8,0,ER1
[15:31:41] @ShiftDR,21,0,data (select core0)
[15:31:41] @ShiftIR,8,0,ER2
[15:31:41] @Get Force Trigger bit
[15:31:41] #TM_CTL_0=3
[15:31:41] @Get Trig Detected Cnt
[15:31:41] #numDetectedTriggers = 1
[15:31:41] @Get Mem Block Full Cnt
[15:31:41] #memFullCnt = 1
[15:31:41] Downloading trigger memory of core0....
[15:31:41] @Is LA Armed
[15:31:41] @Set LA Start/Stop readback
[15:31:41] @Set LA Start/Stop 
[15:31:41] @Set LA Start/Stop readback
[15:31:41] @Set LA Start/Stop 
[15:31:41] @Get Trig Detected Cnt
[15:31:41] #numDetectedTriggers = 1
[15:31:41] @Get Mem Block Full Cnt
[15:31:41] #memFullCnt = 1
[15:31:41] @Get Last Addr Written
[15:31:41] #lastAddrWritten = 3840
[15:31:41] @Get Multiple Trig Enbl
[15:31:41] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:31:41] @Get BurstRead CRC
[15:31:41] @Set Trace Mem Cnter Init
[15:31:41] Uploading in burst mode....
[15:31:41] @ShiftDR,491520,1,data (burst read)
[15:31:41] @GetTDO,data,491520
[15:31:41] @Get BurstRead CRC
[15:31:41] @Get BurstRead CRC
[15:31:42] @Get Pre-Trig Sample Num
[15:31:42] @Get Post-Trig Sample Num
[15:31:42] @Get Pre-Trig Samples Captured
[15:31:42] @Get Trig Ptr
[15:31:42] #trigPtr = 6
[15:31:42] #dataSize=15, numRead=4096, trace_out=3841
[15:31:42] #trig0={blockPosition:0,triggerPosition:1}
[15:31:42] finished download trigger memory of core0
[15:31:42] @UnlockCable
[15:31:42] @ReleaseCablePort
[15:31:42] @Disconnect
[15:31:42] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:31:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:31:50] Connecting cableserver to run Reveal debugger....
[15:31:50] @Connect
[15:31:50] @SetSharableApplications,2,Reveal,Mico
[15:31:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:31:51] @LockCable
[15:31:51] @GetServerStatus
[15:31:51] @Read
[15:31:51] @SetTargetDevice,0
[15:31:51] Connecting core0....
[15:31:51] @ShiftIR,8,0,ER1
[15:31:51] @ShiftDR,21,0,data (select core0)
[15:31:51] @ShiftIR,8,0,ER2
[15:31:51] Configuring core0....
[15:31:51] @JumpState,RUN_TEST_IDLE
[15:31:51] @JumpState,RUN_TEST_IDLE
[15:31:51] @JumpState,RUN_TEST_IDLE
[15:31:51] @ShiftIR,8,0,NOP
[15:31:51] @JumpState,RUN_TEST_IDLE
[15:31:51] @ShiftIR,8,0,ER2
[15:31:51] @Set Odd Parity readback
[15:31:51] @Set Odd Parity
[15:31:51] @Set LA Start/Stop readback
[15:31:51] @Set LA Start/Stop 
[15:31:51] #Reveal IP Version = 1_6_042617
[15:31:51] @Get Pattern
[15:31:51] #pattern readout = a5a5
[15:31:51] pattern readout passed!
[15:31:51] @Get Tracy Signature
[15:31:51] @Get Tracy Signature
[15:31:51] #signature from core0 = 354344330
[15:31:51] signature from core0 passed!
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Opcode Value
[15:31:51] @Set Comp Value
[15:31:51] @Set Mask Value
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Event Count
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Event Count
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Event Count
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Event Count
[15:31:51] @Set Then Num
[15:31:51] @Set NEXT THEN
[15:31:51] @Set Cnt Cntg
[15:31:51] @Set Event Count
[15:31:51] @Set Event Count
[15:31:51] @Get BurstWrite CRC
[15:31:51] @Set Truth Tbl Addr Cnter Init
[15:31:51] @Set Truth Table Prog
[15:31:51] Configuring in burst mode....
[15:31:51] @Get BurstWrite CRC
[15:31:51] @Enable TE Trig
[15:31:51] @Enable Trig Output OR All readback
[15:31:51] @Enable Trig Output OR All
[15:31:51] @Set Pre-Trig Sample
[15:31:51] @Set Post-Trig Sample
[15:31:51] finished configuration of core0
[15:31:51] Starting all active cores....
[15:31:51] @ShiftIR,8,0,ER1
[15:31:51] @ShiftDR,21,0,data (select active cores)
[15:31:51] @ShiftIR,8,0,ER2
[15:31:51] @Set LA Start cores
[15:31:51] @UnlockCable
[15:31:51] Running all active cores....
[15:31:51] @LockCable
[15:31:51] Polling trigger memory of core0....
[15:31:51] @ShiftIR,8,0,ER1
[15:31:51] @ShiftDR,21,0,data (select core0)
[15:31:51] @ShiftIR,8,0,ER2
[15:31:51] @Get Force Trigger bit
[15:31:51] #TM_CTL_0=3
[15:31:51] @Get Trig Detected Cnt
[15:31:51] #numDetectedTriggers = 0
[15:31:51] @Get Mem Block Full Cnt
[15:31:51] #memFullCnt = 0
[15:31:51] detected 0 triggers of core0
[15:31:51] captured 0 memory blocks of core0
[15:31:51] @UnlockCable
[15:31:52] Running all active cores....
[15:31:52] @LockCable
[15:31:52] Polling trigger memory of core0....
[15:31:52] @ShiftIR,8,0,ER1
[15:31:52] @ShiftDR,21,0,data (select core0)
[15:31:52] @ShiftIR,8,0,ER2
[15:31:52] @Get Force Trigger bit
[15:31:52] #TM_CTL_0=3
[15:31:52] User has manually triggered core0!
[15:31:52] @set Force Trigger bit
[15:31:52] @set Force Trigger bit
[15:31:52] @Get Trig Detected Cnt
[15:31:52] #numDetectedTriggers = 1
[15:31:52] @Get Mem Block Full Cnt
[15:31:52] #memFullCnt = 1
[15:31:52] Downloading trigger memory of core0....
[15:31:52] @Is LA Armed
[15:31:52] @Set LA Start/Stop readback
[15:31:52] @Set LA Start/Stop 
[15:31:52] @Set LA Start/Stop readback
[15:31:52] @Set LA Start/Stop 
[15:31:52] @Get Trig Detected Cnt
[15:31:52] #numDetectedTriggers = 1
[15:31:52] @Get Mem Block Full Cnt
[15:31:52] #memFullCnt = 1
[15:31:52] @Get Last Addr Written
[15:31:52] #lastAddrWritten = 3223
[15:31:52] @Get Multiple Trig Enbl
[15:31:52] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:31:52] @Get BurstRead CRC
[15:31:52] @Set Trace Mem Cnter Init
[15:31:52] Uploading in burst mode....
[15:31:52] @ShiftDR,491520,1,data (burst read)
[15:31:52] @GetTDO,data,491520
[15:31:52] @Get BurstRead CRC
[15:31:52] @Get BurstRead CRC
[15:31:53] @Get Pre-Trig Sample Num
[15:31:53] @Get Post-Trig Sample Num
[15:31:53] @Get Pre-Trig Samples Captured
[15:31:53] @Get Trig Ptr
[15:31:53] #trigPtr = 3485
[15:31:53] #dataSize=15, numRead=4096, trace_out=4096
[15:31:53] #trig0={blockPosition:0,triggerPosition:256}
[15:31:53] finished download trigger memory of core0
[15:31:53] @UnlockCable
[15:31:53] @ReleaseCablePort
[15:31:53] @Disconnect
[15:31:53] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:32:54] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:32:54] Connecting cableserver to run Reveal debugger....
[15:32:54] @Connect
[15:32:54] @SetSharableApplications,2,Reveal,Mico
[15:32:55] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:32:55] @LockCable
[15:32:55] @GetServerStatus
[15:32:55] @Read
[15:32:55] @SetTargetDevice,0
[15:32:55] Connecting core0....
[15:32:55] @ShiftIR,8,0,ER1
[15:32:55] @ShiftDR,21,0,data (select core0)
[15:32:55] @ShiftIR,8,0,ER2
[15:32:55] Configuring core0....
[15:32:55] @JumpState,RUN_TEST_IDLE
[15:32:55] @JumpState,RUN_TEST_IDLE
[15:32:55] @JumpState,RUN_TEST_IDLE
[15:32:55] @ShiftIR,8,0,NOP
[15:32:55] @JumpState,RUN_TEST_IDLE
[15:32:55] @ShiftIR,8,0,ER2
[15:32:55] @Set Odd Parity readback
[15:32:55] @Set Odd Parity
[15:32:55] @Set LA Start/Stop readback
[15:32:55] @Set LA Start/Stop 
[15:32:55] #Reveal IP Version = 1_6_042617
[15:32:55] @Get Pattern
[15:32:55] #pattern readout = a5a5
[15:32:55] pattern readout passed!
[15:32:55] @Get Tracy Signature
[15:32:55] @Get Tracy Signature
[15:32:55] #signature from core0 = 354344330
[15:32:55] signature from core0 passed!
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Opcode Value
[15:32:55] @Set Comp Value
[15:32:55] @Set Mask Value
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Event Count
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Event Count
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Event Count
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Event Count
[15:32:55] @Set Then Num
[15:32:55] @Set NEXT THEN
[15:32:55] @Set Cnt Cntg
[15:32:55] @Set Event Count
[15:32:55] @Set Event Count
[15:32:55] @Get BurstWrite CRC
[15:32:55] @Set Truth Tbl Addr Cnter Init
[15:32:55] @Set Truth Table Prog
[15:32:55] Configuring in burst mode....
[15:32:55] @Get BurstWrite CRC
[15:32:55] @Enable TE Trig
[15:32:55] @Enable Trig Output OR All readback
[15:32:55] @Enable Trig Output OR All
[15:32:55] @Set Pre-Trig Sample
[15:32:55] @Set Post-Trig Sample
[15:32:55] finished configuration of core0
[15:32:55] Starting all active cores....
[15:32:55] @ShiftIR,8,0,ER1
[15:32:55] @ShiftDR,21,0,data (select active cores)
[15:32:55] @ShiftIR,8,0,ER2
[15:32:55] @Set LA Start cores
[15:32:55] @UnlockCable
[15:32:55] Running all active cores....
[15:32:55] @LockCable
[15:32:55] Polling trigger memory of core0....
[15:32:55] @ShiftIR,8,0,ER1
[15:32:55] @ShiftDR,21,0,data (select core0)
[15:32:55] @ShiftIR,8,0,ER2
[15:32:55] @Get Force Trigger bit
[15:32:55] #TM_CTL_0=3
[15:32:55] @Get Trig Detected Cnt
[15:32:55] #numDetectedTriggers = 0
[15:32:55] @Get Mem Block Full Cnt
[15:32:55] #memFullCnt = 0
[15:32:55] detected 0 triggers of core0
[15:32:55] captured 0 memory blocks of core0
[15:32:55] @UnlockCable
[15:32:56] Running all active cores....
[15:32:56] @LockCable
[15:32:56] Polling trigger memory of core0....
[15:32:56] @ShiftIR,8,0,ER1
[15:32:56] @ShiftDR,21,0,data (select core0)
[15:32:56] @ShiftIR,8,0,ER2
[15:32:56] @Get Force Trigger bit
[15:32:56] #TM_CTL_0=3
[15:32:56] @Get Trig Detected Cnt
[15:32:56] #numDetectedTriggers = 0
[15:32:56] @Get Mem Block Full Cnt
[15:32:56] #memFullCnt = 0
[15:32:56] detected 0 triggers of core0
[15:32:56] captured 0 memory blocks of core0
[15:32:56] @UnlockCable
[15:32:57] Running all active cores....
[15:32:57] @LockCable
[15:32:58] Polling trigger memory of core0....
[15:32:58] @ShiftIR,8,0,ER1
[15:32:58] @ShiftDR,21,0,data (select core0)
[15:32:58] @ShiftIR,8,0,ER2
[15:32:58] @Get Force Trigger bit
[15:32:58] #TM_CTL_0=3
[15:32:58] @Get Trig Detected Cnt
[15:32:58] #numDetectedTriggers = 0
[15:32:58] @Get Mem Block Full Cnt
[15:32:58] #memFullCnt = 0
[15:32:58] detected 0 triggers of core0
[15:32:58] captured 0 memory blocks of core0
[15:32:58] @UnlockCable
[15:32:59] Running all active cores....
[15:32:59] @LockCable
[15:32:59] Polling trigger memory of core0....
[15:32:59] @ShiftIR,8,0,ER1
[15:32:59] @ShiftDR,21,0,data (select core0)
[15:32:59] @ShiftIR,8,0,ER2
[15:32:59] @Get Force Trigger bit
[15:32:59] #TM_CTL_0=3
[15:32:59] @Get Trig Detected Cnt
[15:32:59] #numDetectedTriggers = 0
[15:32:59] @Get Mem Block Full Cnt
[15:32:59] #memFullCnt = 0
[15:32:59] detected 0 triggers of core0
[15:32:59] captured 0 memory blocks of core0
[15:32:59] @UnlockCable
[15:33:00] Running all active cores....
[15:33:00] @LockCable
[15:33:00] Polling trigger memory of core0....
[15:33:00] @ShiftIR,8,0,ER1
[15:33:00] @ShiftDR,21,0,data (select core0)
[15:33:00] @ShiftIR,8,0,ER2
[15:33:00] @Get Force Trigger bit
[15:33:00] #TM_CTL_0=3
[15:33:00] User has manually triggered core0!
[15:33:00] @set Force Trigger bit
[15:33:00] @set Force Trigger bit
[15:33:00] @Get Trig Detected Cnt
[15:33:00] #numDetectedTriggers = 1
[15:33:00] @Get Mem Block Full Cnt
[15:33:00] #memFullCnt = 1
[15:33:00] Downloading trigger memory of core0....
[15:33:00] @Is LA Armed
[15:33:00] @Set LA Start/Stop readback
[15:33:00] @Set LA Start/Stop 
[15:33:00] @Set LA Start/Stop readback
[15:33:00] @Set LA Start/Stop 
[15:33:00] @Get Trig Detected Cnt
[15:33:00] #numDetectedTriggers = 1
[15:33:00] @Get Mem Block Full Cnt
[15:33:00] #memFullCnt = 1
[15:33:00] @Get Last Addr Written
[15:33:00] #lastAddrWritten = 2608
[15:33:00] @Get Multiple Trig Enbl
[15:33:00] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:33:00] @Get BurstRead CRC
[15:33:00] @Set Trace Mem Cnter Init
[15:33:00] Uploading in burst mode....
[15:33:00] @ShiftDR,491520,1,data (burst read)
[15:33:00] @GetTDO,data,491520
[15:33:00] @Get BurstRead CRC
[15:33:00] @Get BurstRead CRC
[15:33:00] @Get Pre-Trig Sample Num
[15:33:00] @Get Post-Trig Sample Num
[15:33:00] @Get Pre-Trig Samples Captured
[15:33:00] @Get Trig Ptr
[15:33:00] #trigPtr = 2870
[15:33:00] #dataSize=15, numRead=4096, trace_out=4096
[15:33:00] #trig0={blockPosition:0,triggerPosition:256}
[15:33:00] finished download trigger memory of core0
[15:33:00] @UnlockCable
[15:33:00] @ReleaseCablePort
[15:33:00] @Disconnect
[15:33:00] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:33:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:33:33] Connecting cableserver to run Reveal debugger....
[15:33:33] @Connect
[15:33:33] @SetSharableApplications,2,Reveal,Mico
[15:33:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:33:34] @LockCable
[15:33:34] @GetServerStatus
[15:33:34] @Read
[15:33:34] @SetTargetDevice,0
[15:33:34] Connecting core0....
[15:33:34] @ShiftIR,8,0,ER1
[15:33:34] @ShiftDR,21,0,data (select core0)
[15:33:34] @ShiftIR,8,0,ER2
[15:33:34] Configuring core0....
[15:33:34] @JumpState,RUN_TEST_IDLE
[15:33:34] @JumpState,RUN_TEST_IDLE
[15:33:34] @JumpState,RUN_TEST_IDLE
[15:33:34] @ShiftIR,8,0,NOP
[15:33:34] @JumpState,RUN_TEST_IDLE
[15:33:34] @ShiftIR,8,0,ER2
[15:33:34] @Set Odd Parity readback
[15:33:34] @Set Odd Parity
[15:33:34] @Set LA Start/Stop readback
[15:33:34] @Set LA Start/Stop 
[15:33:34] #Reveal IP Version = 1_6_042617
[15:33:34] @Get Pattern
[15:33:34] #pattern readout = a5a5
[15:33:34] pattern readout passed!
[15:33:34] @Get Tracy Signature
[15:33:34] @Get Tracy Signature
[15:33:34] #signature from core0 = 354344330
[15:33:34] signature from core0 passed!
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Opcode Value
[15:33:34] @Set Comp Value
[15:33:34] @Set Mask Value
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Event Count
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Event Count
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Event Count
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Event Count
[15:33:34] @Set Then Num
[15:33:34] @Set NEXT THEN
[15:33:34] @Set Cnt Cntg
[15:33:34] @Set Event Count
[15:33:34] @Set Event Count
[15:33:34] @Get BurstWrite CRC
[15:33:34] @Set Truth Tbl Addr Cnter Init
[15:33:34] @Set Truth Table Prog
[15:33:34] Configuring in burst mode....
[15:33:34] @Get BurstWrite CRC
[15:33:34] @Enable TE Trig
[15:33:34] @Enable Trig Output OR All readback
[15:33:34] @Enable Trig Output OR All
[15:33:34] @Set Pre-Trig Sample
[15:33:34] @Set Post-Trig Sample
[15:33:34] finished configuration of core0
[15:33:34] Starting all active cores....
[15:33:34] @ShiftIR,8,0,ER1
[15:33:34] @ShiftDR,21,0,data (select active cores)
[15:33:34] @ShiftIR,8,0,ER2
[15:33:34] @Set LA Start cores
[15:33:34] @UnlockCable
[15:33:34] Running all active cores....
[15:33:34] @LockCable
[15:33:34] Polling trigger memory of core0....
[15:33:34] @ShiftIR,8,0,ER1
[15:33:34] @ShiftDR,21,0,data (select core0)
[15:33:34] @ShiftIR,8,0,ER2
[15:33:34] @Get Force Trigger bit
[15:33:34] #TM_CTL_0=3
[15:33:34] @Get Trig Detected Cnt
[15:33:34] #numDetectedTriggers = 0
[15:33:34] @Get Mem Block Full Cnt
[15:33:34] #memFullCnt = 0
[15:33:34] detected 0 triggers of core0
[15:33:34] captured 0 memory blocks of core0
[15:33:34] @UnlockCable
[15:33:35] Running all active cores....
[15:33:35] @LockCable
[15:33:35] Polling trigger memory of core0....
[15:33:35] @ShiftIR,8,0,ER1
[15:33:35] @ShiftDR,21,0,data (select core0)
[15:33:35] @ShiftIR,8,0,ER2
[15:33:35] @Get Force Trigger bit
[15:33:35] #TM_CTL_0=3
[15:33:35] User has manually triggered core0!
[15:33:35] @set Force Trigger bit
[15:33:35] @set Force Trigger bit
[15:33:35] @Get Trig Detected Cnt
[15:33:35] #numDetectedTriggers = 1
[15:33:35] @Get Mem Block Full Cnt
[15:33:35] #memFullCnt = 1
[15:33:35] Downloading trigger memory of core0....
[15:33:35] @Is LA Armed
[15:33:35] @Set LA Start/Stop readback
[15:33:35] @Set LA Start/Stop 
[15:33:35] @Set LA Start/Stop readback
[15:33:35] @Set LA Start/Stop 
[15:33:35] @Get Trig Detected Cnt
[15:33:35] #numDetectedTriggers = 1
[15:33:35] @Get Mem Block Full Cnt
[15:33:35] #memFullCnt = 1
[15:33:35] @Get Last Addr Written
[15:33:35] #lastAddrWritten = 2682
[15:33:35] @Get Multiple Trig Enbl
[15:33:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:33:35] @Get BurstRead CRC
[15:33:35] @Set Trace Mem Cnter Init
[15:33:35] Uploading in burst mode....
[15:33:36] @ShiftDR,491520,1,data (burst read)
[15:33:36] @GetTDO,data,491520
[15:33:36] @Get BurstRead CRC
[15:33:36] @Get BurstRead CRC
[15:33:36] @Get Pre-Trig Sample Num
[15:33:36] @Get Post-Trig Sample Num
[15:33:36] @Get Pre-Trig Samples Captured
[15:33:36] @Get Trig Ptr
[15:33:36] #trigPtr = 2944
[15:33:36] #dataSize=15, numRead=4096, trace_out=4096
[15:33:36] #trig0={blockPosition:0,triggerPosition:256}
[15:33:36] finished download trigger memory of core0
[15:33:36] @UnlockCable
[15:33:36] @ReleaseCablePort
[15:33:36] @Disconnect
[15:33:36] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:33:44] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:33:44] Connecting cableserver to run Reveal debugger....
[15:33:44] @Connect
[15:33:44] @SetSharableApplications,2,Reveal,Mico
[15:33:45] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:33:45] @LockCable
[15:33:45] @GetServerStatus
[15:33:45] @Read
[15:33:45] @SetTargetDevice,0
[15:33:45] Connecting core0....
[15:33:45] @ShiftIR,8,0,ER1
[15:33:45] @ShiftDR,21,0,data (select core0)
[15:33:45] @ShiftIR,8,0,ER2
[15:33:45] Configuring core0....
[15:33:45] @JumpState,RUN_TEST_IDLE
[15:33:45] @JumpState,RUN_TEST_IDLE
[15:33:45] @JumpState,RUN_TEST_IDLE
[15:33:45] @ShiftIR,8,0,NOP
[15:33:45] @JumpState,RUN_TEST_IDLE
[15:33:45] @ShiftIR,8,0,ER2
[15:33:45] @Set Odd Parity readback
[15:33:45] @Set Odd Parity
[15:33:45] @Set LA Start/Stop readback
[15:33:45] @Set LA Start/Stop 
[15:33:45] #Reveal IP Version = 1_6_042617
[15:33:45] @Get Pattern
[15:33:45] #pattern readout = a5a5
[15:33:45] pattern readout passed!
[15:33:45] @Get Tracy Signature
[15:33:45] @Get Tracy Signature
[15:33:45] #signature from core0 = 354344330
[15:33:45] signature from core0 passed!
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Opcode Value
[15:33:45] @Set Comp Value
[15:33:45] @Set Mask Value
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Event Count
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Event Count
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Event Count
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Event Count
[15:33:45] @Set Then Num
[15:33:45] @Set NEXT THEN
[15:33:45] @Set Cnt Cntg
[15:33:45] @Set Event Count
[15:33:45] @Set Event Count
[15:33:45] @Get BurstWrite CRC
[15:33:45] @Set Truth Tbl Addr Cnter Init
[15:33:45] @Set Truth Table Prog
[15:33:45] Configuring in burst mode....
[15:33:45] @Get BurstWrite CRC
[15:33:45] @Enable TE Trig
[15:33:45] @Enable Trig Output OR All readback
[15:33:45] @Enable Trig Output OR All
[15:33:45] @Set Pre-Trig Sample
[15:33:45] @Set Post-Trig Sample
[15:33:45] finished configuration of core0
[15:33:45] Starting all active cores....
[15:33:45] @ShiftIR,8,0,ER1
[15:33:45] @ShiftDR,21,0,data (select active cores)
[15:33:45] @ShiftIR,8,0,ER2
[15:33:45] @Set LA Start cores
[15:33:45] @UnlockCable
[15:33:45] Running all active cores....
[15:33:45] @LockCable
[15:33:45] Polling trigger memory of core0....
[15:33:45] @ShiftIR,8,0,ER1
[15:33:45] @ShiftDR,21,0,data (select core0)
[15:33:45] @ShiftIR,8,0,ER2
[15:33:45] @Get Force Trigger bit
[15:33:45] #TM_CTL_0=3
[15:33:45] @Get Trig Detected Cnt
[15:33:45] #numDetectedTriggers = 1
[15:33:45] @Get Mem Block Full Cnt
[15:33:45] #memFullCnt = 1
[15:33:45] Downloading trigger memory of core0....
[15:33:45] @Is LA Armed
[15:33:45] @Set LA Start/Stop readback
[15:33:45] @Set LA Start/Stop 
[15:33:45] @Set LA Start/Stop readback
[15:33:45] @Set LA Start/Stop 
[15:33:45] @Get Trig Detected Cnt
[15:33:45] #numDetectedTriggers = 1
[15:33:46] @Get Mem Block Full Cnt
[15:33:46] #memFullCnt = 1
[15:33:46] @Get Last Addr Written
[15:33:46] #lastAddrWritten = 3840
[15:33:46] @Get Multiple Trig Enbl
[15:33:46] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:33:46] @Get BurstRead CRC
[15:33:46] @Set Trace Mem Cnter Init
[15:33:46] Uploading in burst mode....
[15:33:46] @ShiftDR,491520,1,data (burst read)
[15:33:46] @GetTDO,data,491520
[15:33:46] @Get BurstRead CRC
[15:33:46] @Get BurstRead CRC
[15:33:46] @Get Pre-Trig Sample Num
[15:33:46] @Get Post-Trig Sample Num
[15:33:46] @Get Pre-Trig Samples Captured
[15:33:46] @Get Trig Ptr
[15:33:46] #trigPtr = 6
[15:33:46] #dataSize=15, numRead=4096, trace_out=3841
[15:33:46] #trig0={blockPosition:0,triggerPosition:1}
[15:33:46] finished download trigger memory of core0
[15:33:46] @UnlockCable
[15:33:46] @ReleaseCablePort
[15:33:46] @Disconnect
[15:33:46] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:33:52] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:33:52] Connecting cableserver to run Reveal debugger....
[15:33:52] @Connect
[15:33:52] @SetSharableApplications,2,Reveal,Mico
[15:33:53] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:33:53] @LockCable
[15:33:53] @GetServerStatus
[15:33:53] @Read
[15:33:53] @SetTargetDevice,0
[15:33:53] Connecting core0....
[15:33:53] @ShiftIR,8,0,ER1
[15:33:53] @ShiftDR,21,0,data (select core0)
[15:33:53] @ShiftIR,8,0,ER2
[15:33:53] Configuring core0....
[15:33:53] @JumpState,RUN_TEST_IDLE
[15:33:53] @JumpState,RUN_TEST_IDLE
[15:33:53] @JumpState,RUN_TEST_IDLE
[15:33:53] @ShiftIR,8,0,NOP
[15:33:53] @JumpState,RUN_TEST_IDLE
[15:33:53] @ShiftIR,8,0,ER2
[15:33:53] @Set Odd Parity readback
[15:33:53] @Set Odd Parity
[15:33:53] @Set LA Start/Stop readback
[15:33:53] @Set LA Start/Stop 
[15:33:53] #Reveal IP Version = 1_6_042617
[15:33:53] @Get Pattern
[15:33:53] #pattern readout = a5a5
[15:33:53] pattern readout passed!
[15:33:53] @Get Tracy Signature
[15:33:53] @Get Tracy Signature
[15:33:53] #signature from core0 = 354344330
[15:33:53] signature from core0 passed!
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Opcode Value
[15:33:53] @Set Comp Value
[15:33:53] @Set Mask Value
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Event Count
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Event Count
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Event Count
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Event Count
[15:33:53] @Set Then Num
[15:33:53] @Set NEXT THEN
[15:33:53] @Set Cnt Cntg
[15:33:53] @Set Event Count
[15:33:53] @Set Event Count
[15:33:53] @Get BurstWrite CRC
[15:33:53] @Set Truth Tbl Addr Cnter Init
[15:33:53] @Set Truth Table Prog
[15:33:53] Configuring in burst mode....
[15:33:53] @Get BurstWrite CRC
[15:33:53] @Enable TE Trig
[15:33:53] @Enable Trig Output OR All readback
[15:33:53] @Enable Trig Output OR All
[15:33:53] @Set Pre-Trig Sample
[15:33:53] @Set Post-Trig Sample
[15:33:53] finished configuration of core0
[15:33:53] Starting all active cores....
[15:33:53] @ShiftIR,8,0,ER1
[15:33:53] @ShiftDR,21,0,data (select active cores)
[15:33:53] @ShiftIR,8,0,ER2
[15:33:53] @Set LA Start cores
[15:33:53] @UnlockCable
[15:33:53] Running all active cores....
[15:33:53] @LockCable
[15:33:53] Polling trigger memory of core0....
[15:33:53] @ShiftIR,8,0,ER1
[15:33:53] @ShiftDR,21,0,data (select core0)
[15:33:53] @ShiftIR,8,0,ER2
[15:33:53] @Get Force Trigger bit
[15:33:53] #TM_CTL_0=3
[15:33:53] @Get Trig Detected Cnt
[15:33:53] #numDetectedTriggers = 0
[15:33:53] @Get Mem Block Full Cnt
[15:33:53] #memFullCnt = 0
[15:33:53] detected 0 triggers of core0
[15:33:53] captured 0 memory blocks of core0
[15:33:53] @UnlockCable
[15:33:54] Running all active cores....
[15:33:54] @LockCable
[15:33:54] Polling trigger memory of core0....
[15:33:54] @ShiftIR,8,0,ER1
[15:33:54] @ShiftDR,21,0,data (select core0)
[15:33:54] @ShiftIR,8,0,ER2
[15:33:54] @Get Force Trigger bit
[15:33:54] #TM_CTL_0=3
[15:33:54] User has manually triggered core0!
[15:33:54] @set Force Trigger bit
[15:33:54] @set Force Trigger bit
[15:33:54] @Get Trig Detected Cnt
[15:33:54] #numDetectedTriggers = 1
[15:33:54] @Get Mem Block Full Cnt
[15:33:54] #memFullCnt = 1
[15:33:54] Downloading trigger memory of core0....
[15:33:54] @Is LA Armed
[15:33:54] @Set LA Start/Stop readback
[15:33:54] @Set LA Start/Stop 
[15:33:54] @Set LA Start/Stop readback
[15:33:54] @Set LA Start/Stop 
[15:33:54] @Get Trig Detected Cnt
[15:33:54] #numDetectedTriggers = 1
[15:33:54] @Get Mem Block Full Cnt
[15:33:54] #memFullCnt = 1
[15:33:54] @Get Last Addr Written
[15:33:54] #lastAddrWritten = 1689
[15:33:54] @Get Multiple Trig Enbl
[15:33:54] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:33:54] @Get BurstRead CRC
[15:33:54] @Set Trace Mem Cnter Init
[15:33:54] Uploading in burst mode....
[15:33:54] @ShiftDR,491520,1,data (burst read)
[15:33:54] @GetTDO,data,491520
[15:33:54] @Get BurstRead CRC
[15:33:54] @Get BurstRead CRC
[15:33:55] @Get Pre-Trig Sample Num
[15:33:55] @Get Post-Trig Sample Num
[15:33:55] @Get Pre-Trig Samples Captured
[15:33:55] @Get Trig Ptr
[15:33:55] #trigPtr = 1951
[15:33:55] #dataSize=15, numRead=4096, trace_out=4096
[15:33:55] #trig0={blockPosition:0,triggerPosition:256}
[15:33:55] finished download trigger memory of core0
[15:33:55] @UnlockCable
[15:33:55] @ReleaseCablePort
[15:33:55] @Disconnect
[15:33:55] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:34:41] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:34:41] Connecting cableserver to run Reveal debugger....
[15:34:41] @Connect
[15:34:41] @SetSharableApplications,2,Reveal,Mico
[15:34:42] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:34:42] @LockCable
[15:34:42] @GetServerStatus
[15:34:42] @Read
[15:34:42] @SetTargetDevice,0
[15:34:42] Connecting core0....
[15:34:42] @ShiftIR,8,0,ER1
[15:34:42] @ShiftDR,21,0,data (select core0)
[15:34:42] @ShiftIR,8,0,ER2
[15:34:42] Configuring core0....
[15:34:42] @JumpState,RUN_TEST_IDLE
[15:34:42] @JumpState,RUN_TEST_IDLE
[15:34:42] @JumpState,RUN_TEST_IDLE
[15:34:42] @ShiftIR,8,0,NOP
[15:34:42] @JumpState,RUN_TEST_IDLE
[15:34:42] @ShiftIR,8,0,ER2
[15:34:42] @Set Odd Parity readback
[15:34:42] @Set Odd Parity
[15:34:42] @Set LA Start/Stop readback
[15:34:42] @Set LA Start/Stop 
[15:34:42] #Reveal IP Version = 1_6_042617
[15:34:42] @Get Pattern
[15:34:42] #pattern readout = a5a5
[15:34:42] pattern readout passed!
[15:34:42] @Get Tracy Signature
[15:34:42] @Get Tracy Signature
[15:34:42] #signature from core0 = 354344330
[15:34:42] signature from core0 passed!
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Opcode Value
[15:34:42] @Set Comp Value
[15:34:42] @Set Mask Value
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Event Count
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Event Count
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Event Count
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Event Count
[15:34:42] @Set Then Num
[15:34:42] @Set NEXT THEN
[15:34:42] @Set Cnt Cntg
[15:34:42] @Set Event Count
[15:34:42] @Set Event Count
[15:34:42] @Get BurstWrite CRC
[15:34:42] @Set Truth Tbl Addr Cnter Init
[15:34:42] @Set Truth Table Prog
[15:34:42] Configuring in burst mode....
[15:34:42] @Get BurstWrite CRC
[15:34:42] @Enable TE Trig
[15:34:42] @Enable Trig Output OR All readback
[15:34:42] @Enable Trig Output OR All
[15:34:42] @Set Pre-Trig Sample
[15:34:42] @Set Post-Trig Sample
[15:34:42] finished configuration of core0
[15:34:42] Starting all active cores....
[15:34:42] @ShiftIR,8,0,ER1
[15:34:42] @ShiftDR,21,0,data (select active cores)
[15:34:42] @ShiftIR,8,0,ER2
[15:34:42] @Set LA Start cores
[15:34:42] @UnlockCable
[15:34:42] Running all active cores....
[15:34:42] @LockCable
[15:34:42] Polling trigger memory of core0....
[15:34:42] @ShiftIR,8,0,ER1
[15:34:42] @ShiftDR,21,0,data (select core0)
[15:34:42] @ShiftIR,8,0,ER2
[15:34:42] @Get Force Trigger bit
[15:34:42] #TM_CTL_0=3
[15:34:42] @Get Trig Detected Cnt
[15:34:42] #numDetectedTriggers = 1
[15:34:42] @Get Mem Block Full Cnt
[15:34:42] #memFullCnt = 1
[15:34:42] Downloading trigger memory of core0....
[15:34:42] @Is LA Armed
[15:34:42] @Set LA Start/Stop readback
[15:34:42] @Set LA Start/Stop 
[15:34:42] @Set LA Start/Stop readback
[15:34:42] @Set LA Start/Stop 
[15:34:42] @Get Trig Detected Cnt
[15:34:42] #numDetectedTriggers = 1
[15:34:42] @Get Mem Block Full Cnt
[15:34:42] #memFullCnt = 1
[15:34:42] @Get Last Addr Written
[15:34:42] #lastAddrWritten = 3840
[15:34:42] @Get Multiple Trig Enbl
[15:34:42] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:34:42] @Get BurstRead CRC
[15:34:42] @Set Trace Mem Cnter Init
[15:34:43] Uploading in burst mode....
[15:34:43] @ShiftDR,491520,1,data (burst read)
[15:34:43] @GetTDO,data,491520
[15:34:43] @Get BurstRead CRC
[15:34:43] @Get BurstRead CRC
[15:34:43] @Get Pre-Trig Sample Num
[15:34:43] @Get Post-Trig Sample Num
[15:34:43] @Get Pre-Trig Samples Captured
[15:34:43] @Get Trig Ptr
[15:34:43] #trigPtr = 6
[15:34:43] #dataSize=15, numRead=4096, trace_out=3841
[15:34:43] #trig0={blockPosition:0,triggerPosition:1}
[15:34:43] finished download trigger memory of core0
[15:34:43] @UnlockCable
[15:34:43] @ReleaseCablePort
[15:34:43] @Disconnect
[15:34:43] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:35:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:35:50] Connecting cableserver to run Reveal debugger....
[15:35:50] @Connect
[15:35:50] @SetSharableApplications,2,Reveal,Mico
[15:35:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:35:51] @LockCable
[15:35:51] @GetServerStatus
[15:35:51] @Read
[15:35:51] @SetTargetDevice,0
[15:35:51] Connecting core0....
[15:35:51] @ShiftIR,8,0,ER1
[15:35:51] @ShiftDR,21,0,data (select core0)
[15:35:51] @ShiftIR,8,0,ER2
[15:35:51] Configuring core0....
[15:35:51] @JumpState,RUN_TEST_IDLE
[15:35:51] @JumpState,RUN_TEST_IDLE
[15:35:51] @JumpState,RUN_TEST_IDLE
[15:35:51] @ShiftIR,8,0,NOP
[15:35:51] @JumpState,RUN_TEST_IDLE
[15:35:51] @ShiftIR,8,0,ER2
[15:35:51] @Set Odd Parity readback
[15:35:51] @Set Odd Parity
[15:35:51] @Set LA Start/Stop readback
[15:35:51] @Set LA Start/Stop 
[15:35:51] #Reveal IP Version = 1_6_042617
[15:35:51] @Get Pattern
[15:35:51] #pattern readout = a5a5
[15:35:51] pattern readout passed!
[15:35:51] @Get Tracy Signature
[15:35:51] @Get Tracy Signature
[15:35:51] #signature from core0 = 354344330
[15:35:51] signature from core0 passed!
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Opcode Value
[15:35:51] @Set Comp Value
[15:35:51] @Set Mask Value
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Event Count
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Event Count
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Event Count
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Event Count
[15:35:51] @Set Then Num
[15:35:51] @Set NEXT THEN
[15:35:51] @Set Cnt Cntg
[15:35:51] @Set Event Count
[15:35:51] @Set Event Count
[15:35:51] @Get BurstWrite CRC
[15:35:51] @Set Truth Tbl Addr Cnter Init
[15:35:51] @Set Truth Table Prog
[15:35:51] Configuring in burst mode....
[15:35:51] @Get BurstWrite CRC
[15:35:51] @Enable TE Trig
[15:35:51] @Enable Trig Output OR All readback
[15:35:51] @Enable Trig Output OR All
[15:35:51] @Set Pre-Trig Sample
[15:35:51] @Set Post-Trig Sample
[15:35:51] finished configuration of core0
[15:35:51] Starting all active cores....
[15:35:51] @ShiftIR,8,0,ER1
[15:35:51] @ShiftDR,21,0,data (select active cores)
[15:35:51] @ShiftIR,8,0,ER2
[15:35:51] @Set LA Start cores
[15:35:51] @UnlockCable
[15:35:51] Running all active cores....
[15:35:51] @LockCable
[15:35:51] Polling trigger memory of core0....
[15:35:51] @ShiftIR,8,0,ER1
[15:35:51] @ShiftDR,21,0,data (select core0)
[15:35:51] @ShiftIR,8,0,ER2
[15:35:51] @Get Force Trigger bit
[15:35:51] #TM_CTL_0=3
[15:35:51] @Get Trig Detected Cnt
[15:35:51] #numDetectedTriggers = 1
[15:35:51] @Get Mem Block Full Cnt
[15:35:51] #memFullCnt = 1
[15:35:51] Downloading trigger memory of core0....
[15:35:51] @Is LA Armed
[15:35:51] @Set LA Start/Stop readback
[15:35:51] @Set LA Start/Stop 
[15:35:51] @Set LA Start/Stop readback
[15:35:51] @Set LA Start/Stop 
[15:35:51] @Get Trig Detected Cnt
[15:35:51] #numDetectedTriggers = 1
[15:35:51] @Get Mem Block Full Cnt
[15:35:51] #memFullCnt = 1
[15:35:51] @Get Last Addr Written
[15:35:51] #lastAddrWritten = 3840
[15:35:51] @Get Multiple Trig Enbl
[15:35:51] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:35:51] @Get BurstRead CRC
[15:35:51] @Set Trace Mem Cnter Init
[15:35:51] Uploading in burst mode....
[15:35:51] @ShiftDR,491520,1,data (burst read)
[15:35:51] @GetTDO,data,491520
[15:35:52] @Get BurstRead CRC
[15:35:52] @Get BurstRead CRC
[15:35:52] @Get Pre-Trig Sample Num
[15:35:52] @Get Post-Trig Sample Num
[15:35:52] @Get Pre-Trig Samples Captured
[15:35:52] @Get Trig Ptr
[15:35:52] #trigPtr = 6
[15:35:52] #dataSize=15, numRead=4096, trace_out=3841
[15:35:52] #trig0={blockPosition:0,triggerPosition:1}
[15:35:52] finished download trigger memory of core0
[15:35:52] @UnlockCable
[15:35:52] @ReleaseCablePort
[15:35:52] @Disconnect
[15:35:52] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:35:56] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:35:56] Connecting cableserver to run Reveal debugger....
[15:35:56] @Connect
[15:35:56] @SetSharableApplications,2,Reveal,Mico
[15:35:57] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:35:57] @LockCable
[15:35:57] @GetServerStatus
[15:35:57] @Read
[15:35:57] @SetTargetDevice,0
[15:35:57] Connecting core0....
[15:35:57] @ShiftIR,8,0,ER1
[15:35:57] @ShiftDR,21,0,data (select core0)
[15:35:57] @ShiftIR,8,0,ER2
[15:35:57] Configuring core0....
[15:35:57] @JumpState,RUN_TEST_IDLE
[15:35:57] @JumpState,RUN_TEST_IDLE
[15:35:57] @JumpState,RUN_TEST_IDLE
[15:35:57] @ShiftIR,8,0,NOP
[15:35:57] @JumpState,RUN_TEST_IDLE
[15:35:57] @ShiftIR,8,0,ER2
[15:35:57] @Set Odd Parity readback
[15:35:57] @Set Odd Parity
[15:35:58] @Set LA Start/Stop readback
[15:35:58] @Set LA Start/Stop 
[15:35:58] #Reveal IP Version = 1_6_042617
[15:35:58] @Get Pattern
[15:35:58] #pattern readout = a5a5
[15:35:58] pattern readout passed!
[15:35:58] @Get Tracy Signature
[15:35:58] @Get Tracy Signature
[15:35:58] #signature from core0 = 354344330
[15:35:58] signature from core0 passed!
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Opcode Value
[15:35:58] @Set Comp Value
[15:35:58] @Set Mask Value
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Event Count
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Event Count
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Event Count
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Event Count
[15:35:58] @Set Then Num
[15:35:58] @Set NEXT THEN
[15:35:58] @Set Cnt Cntg
[15:35:58] @Set Event Count
[15:35:58] @Set Event Count
[15:35:58] @Get BurstWrite CRC
[15:35:58] @Set Truth Tbl Addr Cnter Init
[15:35:58] @Set Truth Table Prog
[15:35:58] Configuring in burst mode....
[15:35:58] @Get BurstWrite CRC
[15:35:58] @Enable TE Trig
[15:35:58] @Enable Trig Output OR All readback
[15:35:58] @Enable Trig Output OR All
[15:35:58] @Set Pre-Trig Sample
[15:35:58] @Set Post-Trig Sample
[15:35:58] finished configuration of core0
[15:35:58] Starting all active cores....
[15:35:58] @ShiftIR,8,0,ER1
[15:35:58] @ShiftDR,21,0,data (select active cores)
[15:35:58] @ShiftIR,8,0,ER2
[15:35:58] @Set LA Start cores
[15:35:58] @UnlockCable
[15:35:58] Running all active cores....
[15:35:58] @LockCable
[15:35:58] Polling trigger memory of core0....
[15:35:58] @ShiftIR,8,0,ER1
[15:35:58] @ShiftDR,21,0,data (select core0)
[15:35:58] @ShiftIR,8,0,ER2
[15:35:58] @Get Force Trigger bit
[15:35:58] #TM_CTL_0=3
[15:35:58] @Get Trig Detected Cnt
[15:35:58] #numDetectedTriggers = 0
[15:35:58] @Get Mem Block Full Cnt
[15:35:58] #memFullCnt = 0
[15:35:58] detected 0 triggers of core0
[15:35:58] captured 0 memory blocks of core0
[15:35:58] @UnlockCable
[15:35:59] Running all active cores....
[15:35:59] @LockCable
[15:35:59] Polling trigger memory of core0....
[15:35:59] @ShiftIR,8,0,ER1
[15:35:59] @ShiftDR,21,0,data (select core0)
[15:35:59] @ShiftIR,8,0,ER2
[15:35:59] @Get Force Trigger bit
[15:35:59] #TM_CTL_0=3
[15:35:59] @Get Trig Detected Cnt
[15:35:59] #numDetectedTriggers = 0
[15:35:59] @Get Mem Block Full Cnt
[15:35:59] #memFullCnt = 0
[15:35:59] detected 0 triggers of core0
[15:35:59] captured 0 memory blocks of core0
[15:35:59] @UnlockCable
[15:36:00] Running all active cores....
[15:36:00] @LockCable
[15:36:00] Polling trigger memory of core0....
[15:36:00] @ShiftIR,8,0,ER1
[15:36:00] @ShiftDR,21,0,data (select core0)
[15:36:00] @ShiftIR,8,0,ER2
[15:36:00] @Get Force Trigger bit
[15:36:00] #TM_CTL_0=3
[15:36:00] User has manually triggered core0!
[15:36:00] @set Force Trigger bit
[15:36:00] @set Force Trigger bit
[15:36:00] @Get Trig Detected Cnt
[15:36:00] #numDetectedTriggers = 1
[15:36:00] @Get Mem Block Full Cnt
[15:36:00] #memFullCnt = 1
[15:36:00] Downloading trigger memory of core0....
[15:36:00] @Is LA Armed
[15:36:00] @Set LA Start/Stop readback
[15:36:00] @Set LA Start/Stop 
[15:36:00] @Set LA Start/Stop readback
[15:36:00] @Set LA Start/Stop 
[15:36:00] @Get Trig Detected Cnt
[15:36:00] #numDetectedTriggers = 1
[15:36:00] @Get Mem Block Full Cnt
[15:36:00] #memFullCnt = 1
[15:36:00] @Get Last Addr Written
[15:36:00] #lastAddrWritten = 2970
[15:36:00] @Get Multiple Trig Enbl
[15:36:00] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:36:00] @Get BurstRead CRC
[15:36:00] @Set Trace Mem Cnter Init
[15:36:00] Uploading in burst mode....
[15:36:00] @ShiftDR,491520,1,data (burst read)
[15:36:00] @GetTDO,data,491520
[15:36:00] @Get BurstRead CRC
[15:36:00] @Get BurstRead CRC
[15:36:01] @Get Pre-Trig Sample Num
[15:36:01] @Get Post-Trig Sample Num
[15:36:01] @Get Pre-Trig Samples Captured
[15:36:01] @Get Trig Ptr
[15:36:01] #trigPtr = 3232
[15:36:01] #dataSize=15, numRead=4096, trace_out=4096
[15:36:01] #trig0={blockPosition:0,triggerPosition:256}
[15:36:01] finished download trigger memory of core0
[15:36:01] @UnlockCable
[15:36:01] @ReleaseCablePort
[15:36:01] @Disconnect
[15:36:01] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:36:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:36:50] Connecting cableserver to run Reveal debugger....
[15:36:50] @Connect
[15:36:50] @SetSharableApplications,2,Reveal,Mico
[15:36:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:36:51] @LockCable
[15:36:51] @GetServerStatus
[15:36:51] @Read
[15:36:51] @SetTargetDevice,0
[15:36:51] Connecting core0....
[15:36:51] @ShiftIR,8,0,ER1
[15:36:51] @ShiftDR,21,0,data (select core0)
[15:36:51] @ShiftIR,8,0,ER2
[15:36:51] Configuring core0....
[15:36:51] @JumpState,RUN_TEST_IDLE
[15:36:51] @JumpState,RUN_TEST_IDLE
[15:36:51] @JumpState,RUN_TEST_IDLE
[15:36:51] @ShiftIR,8,0,NOP
[15:36:51] @JumpState,RUN_TEST_IDLE
[15:36:51] @ShiftIR,8,0,ER2
[15:36:51] @Set Odd Parity readback
[15:36:51] @Set Odd Parity
[15:36:51] @Set LA Start/Stop readback
[15:36:51] @Set LA Start/Stop 
[15:36:51] #Reveal IP Version = 1_6_042617
[15:36:51] @Get Pattern
[15:36:51] #pattern readout = a5a5
[15:36:51] pattern readout passed!
[15:36:51] @Get Tracy Signature
[15:36:51] @Get Tracy Signature
[15:36:51] #signature from core0 = 354344330
[15:36:51] signature from core0 passed!
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Opcode Value
[15:36:51] @Set Comp Value
[15:36:51] @Set Mask Value
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Event Count
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Event Count
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Event Count
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Event Count
[15:36:51] @Set Then Num
[15:36:51] @Set NEXT THEN
[15:36:51] @Set Cnt Cntg
[15:36:51] @Set Event Count
[15:36:51] @Set Event Count
[15:36:51] @Get BurstWrite CRC
[15:36:51] @Set Truth Tbl Addr Cnter Init
[15:36:51] @Set Truth Table Prog
[15:36:51] Configuring in burst mode....
[15:36:51] @Get BurstWrite CRC
[15:36:51] @Enable TE Trig
[15:36:51] @Enable Trig Output OR All readback
[15:36:51] @Enable Trig Output OR All
[15:36:51] @Set Pre-Trig Sample
[15:36:51] @Set Post-Trig Sample
[15:36:51] finished configuration of core0
[15:36:51] Starting all active cores....
[15:36:51] @ShiftIR,8,0,ER1
[15:36:51] @ShiftDR,21,0,data (select active cores)
[15:36:51] @ShiftIR,8,0,ER2
[15:36:51] @Set LA Start cores
[15:36:51] @UnlockCable
[15:36:51] Running all active cores....
[15:36:51] @LockCable
[15:36:51] Polling trigger memory of core0....
[15:36:51] @ShiftIR,8,0,ER1
[15:36:51] @ShiftDR,21,0,data (select core0)
[15:36:51] @ShiftIR,8,0,ER2
[15:36:51] @Get Force Trigger bit
[15:36:51] #TM_CTL_0=3
[15:36:51] @Get Trig Detected Cnt
[15:36:51] #numDetectedTriggers = 1
[15:36:51] @Get Mem Block Full Cnt
[15:36:51] #memFullCnt = 1
[15:36:51] Downloading trigger memory of core0....
[15:36:51] @Is LA Armed
[15:36:51] @Set LA Start/Stop readback
[15:36:51] @Set LA Start/Stop 
[15:36:51] @Set LA Start/Stop readback
[15:36:51] @Set LA Start/Stop 
[15:36:51] @Get Trig Detected Cnt
[15:36:51] #numDetectedTriggers = 1
[15:36:51] @Get Mem Block Full Cnt
[15:36:51] #memFullCnt = 1
[15:36:51] @Get Last Addr Written
[15:36:51] #lastAddrWritten = 3840
[15:36:51] @Get Multiple Trig Enbl
[15:36:51] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:36:51] @Get BurstRead CRC
[15:36:51] @Set Trace Mem Cnter Init
[15:36:51] Uploading in burst mode....
[15:36:51] @ShiftDR,491520,1,data (burst read)
[15:36:51] @GetTDO,data,491520
[15:36:51] @Get BurstRead CRC
[15:36:51] @Get BurstRead CRC
[15:36:51] @Get Pre-Trig Sample Num
[15:36:51] @Get Post-Trig Sample Num
[15:36:51] @Get Pre-Trig Samples Captured
[15:36:51] @Get Trig Ptr
[15:36:51] #trigPtr = 6
[15:36:51] #dataSize=15, numRead=4096, trace_out=3841
[15:36:51] #trig0={blockPosition:0,triggerPosition:1}
[15:36:51] finished download trigger memory of core0
[15:36:51] @UnlockCable
[15:36:51] @ReleaseCablePort
[15:36:51] @Disconnect
[15:36:51] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:38:25] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:38:25] Connecting cableserver to run Reveal debugger....
[15:38:25] @Connect
[15:38:25] @SetSharableApplications,2,Reveal,Mico
[15:38:26] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:38:26] @LockCable
[15:38:26] @GetServerStatus
[15:38:26] @Read
[15:38:26] @SetTargetDevice,0
[15:38:27] Connecting core0....
[15:38:27] @ShiftIR,8,0,ER1
[15:38:27] @ShiftDR,21,0,data (select core0)
[15:38:27] @ShiftIR,8,0,ER2
[15:38:27] Configuring core0....
[15:38:27] @JumpState,RUN_TEST_IDLE
[15:38:27] @JumpState,RUN_TEST_IDLE
[15:38:27] @JumpState,RUN_TEST_IDLE
[15:38:27] @ShiftIR,8,0,NOP
[15:38:27] @JumpState,RUN_TEST_IDLE
[15:38:27] @ShiftIR,8,0,ER2
[15:38:27] @Set Odd Parity readback
[15:38:27] @Set Odd Parity
[15:38:27] @Set LA Start/Stop readback
[15:38:27] @Set LA Start/Stop 
[15:38:27] #Reveal IP Version = 1_6_042617
[15:38:27] @Get Pattern
[15:38:27] #pattern readout = a5a5
[15:38:27] pattern readout passed!
[15:38:27] @Get Tracy Signature
[15:38:27] @Get Tracy Signature
[15:38:27] #signature from core0 = 354344330
[15:38:27] signature from core0 passed!
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Opcode Value
[15:38:27] @Set Comp Value
[15:38:27] @Set Mask Value
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Event Count
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Event Count
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Event Count
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Event Count
[15:38:27] @Set Then Num
[15:38:27] @Set NEXT THEN
[15:38:27] @Set Cnt Cntg
[15:38:27] @Set Event Count
[15:38:27] @Set Event Count
[15:38:27] @Get BurstWrite CRC
[15:38:27] @Set Truth Tbl Addr Cnter Init
[15:38:27] @Set Truth Table Prog
[15:38:27] Configuring in burst mode....
[15:38:27] @Get BurstWrite CRC
[15:38:27] @Enable TE Trig
[15:38:27] @Enable Trig Output OR All readback
[15:38:27] @Enable Trig Output OR All
[15:38:27] @Set Pre-Trig Sample
[15:38:27] @Set Post-Trig Sample
[15:38:27] finished configuration of core0
[15:38:27] Starting all active cores....
[15:38:27] @ShiftIR,8,0,ER1
[15:38:27] @ShiftDR,21,0,data (select active cores)
[15:38:27] @ShiftIR,8,0,ER2
[15:38:27] @Set LA Start cores
[15:38:27] @UnlockCable
[15:38:27] Running all active cores....
[15:38:27] @LockCable
[15:38:27] Polling trigger memory of core0....
[15:38:27] @ShiftIR,8,0,ER1
[15:38:27] @ShiftDR,21,0,data (select core0)
[15:38:27] @ShiftIR,8,0,ER2
[15:38:27] @Get Force Trigger bit
[15:38:27] #TM_CTL_0=3
[15:38:27] @Get Trig Detected Cnt
[15:38:27] #numDetectedTriggers = 1
[15:38:27] @Get Mem Block Full Cnt
[15:38:27] #memFullCnt = 1
[15:38:27] Downloading trigger memory of core0....
[15:38:27] @Is LA Armed
[15:38:27] @Set LA Start/Stop readback
[15:38:27] @Set LA Start/Stop 
[15:38:27] @Set LA Start/Stop readback
[15:38:27] @Set LA Start/Stop 
[15:38:27] @Get Trig Detected Cnt
[15:38:27] #numDetectedTriggers = 1
[15:38:27] @Get Mem Block Full Cnt
[15:38:27] #memFullCnt = 1
[15:38:27] @Get Last Addr Written
[15:38:27] #lastAddrWritten = 3840
[15:38:27] @Get Multiple Trig Enbl
[15:38:27] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:38:27] @Get BurstRead CRC
[15:38:27] @Set Trace Mem Cnter Init
[15:38:27] Uploading in burst mode....
[15:38:27] @ShiftDR,491520,1,data (burst read)
[15:38:27] @GetTDO,data,491520
[15:38:27] @Get BurstRead CRC
[15:38:27] @Get BurstRead CRC
[15:38:27] @Get Pre-Trig Sample Num
[15:38:27] @Get Post-Trig Sample Num
[15:38:27] @Get Pre-Trig Samples Captured
[15:38:27] @Get Trig Ptr
[15:38:27] #trigPtr = 6
[15:38:27] #dataSize=15, numRead=4096, trace_out=3841
[15:38:27] #trig0={blockPosition:0,triggerPosition:1}
[15:38:27] finished download trigger memory of core0
[15:38:27] @UnlockCable
[15:38:28] @ReleaseCablePort
[15:38:28] @Disconnect
[15:38:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:38:46] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:38:46] Connecting cableserver to run Reveal debugger....
[15:38:46] @Connect
[15:38:46] @SetSharableApplications,2,Reveal,Mico
[15:38:47] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:38:47] @LockCable
[15:38:47] @GetServerStatus
[15:38:47] @Read
[15:38:47] @SetTargetDevice,0
[15:38:47] Connecting core0....
[15:38:47] @ShiftIR,8,0,ER1
[15:38:47] @ShiftDR,21,0,data (select core0)
[15:38:47] @ShiftIR,8,0,ER2
[15:38:47] Configuring core0....
[15:38:47] @JumpState,RUN_TEST_IDLE
[15:38:47] @JumpState,RUN_TEST_IDLE
[15:38:47] @JumpState,RUN_TEST_IDLE
[15:38:47] @ShiftIR,8,0,NOP
[15:38:47] @JumpState,RUN_TEST_IDLE
[15:38:47] @ShiftIR,8,0,ER2
[15:38:47] @Set Odd Parity readback
[15:38:47] @Set Odd Parity
[15:38:47] @Set LA Start/Stop readback
[15:38:47] @Set LA Start/Stop 
[15:38:47] #Reveal IP Version = 1_6_042617
[15:38:47] @Get Pattern
[15:38:47] #pattern readout = a5a5
[15:38:47] pattern readout passed!
[15:38:47] @Get Tracy Signature
[15:38:47] @Get Tracy Signature
[15:38:47] #signature from core0 = 354344330
[15:38:47] signature from core0 passed!
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Opcode Value
[15:38:47] @Set Comp Value
[15:38:47] @Set Mask Value
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Event Count
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Event Count
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Event Count
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Event Count
[15:38:47] @Set Then Num
[15:38:47] @Set NEXT THEN
[15:38:47] @Set Cnt Cntg
[15:38:47] @Set Event Count
[15:38:47] @Set Event Count
[15:38:47] @Get BurstWrite CRC
[15:38:47] @Set Truth Tbl Addr Cnter Init
[15:38:47] @Set Truth Table Prog
[15:38:47] Configuring in burst mode....
[15:38:47] @Get BurstWrite CRC
[15:38:47] @Enable TE Trig
[15:38:47] @Enable Trig Output OR All readback
[15:38:47] @Enable Trig Output OR All
[15:38:47] @Set Pre-Trig Sample
[15:38:47] @Set Post-Trig Sample
[15:38:47] finished configuration of core0
[15:38:47] Starting all active cores....
[15:38:47] @ShiftIR,8,0,ER1
[15:38:47] @ShiftDR,21,0,data (select active cores)
[15:38:47] @ShiftIR,8,0,ER2
[15:38:47] @Set LA Start cores
[15:38:47] @UnlockCable
[15:38:47] Running all active cores....
[15:38:47] @LockCable
[15:38:47] Polling trigger memory of core0....
[15:38:47] @ShiftIR,8,0,ER1
[15:38:47] @ShiftDR,21,0,data (select core0)
[15:38:47] @ShiftIR,8,0,ER2
[15:38:47] @Get Force Trigger bit
[15:38:47] #TM_CTL_0=3
[15:38:47] @Get Trig Detected Cnt
[15:38:47] #numDetectedTriggers = 0
[15:38:47] @Get Mem Block Full Cnt
[15:38:47] #memFullCnt = 0
[15:38:47] detected 0 triggers of core0
[15:38:47] captured 0 memory blocks of core0
[15:38:47] @UnlockCable
[15:38:48] Running all active cores....
[15:38:48] @LockCable
[15:38:48] Polling trigger memory of core0....
[15:38:48] @ShiftIR,8,0,ER1
[15:38:48] @ShiftDR,21,0,data (select core0)
[15:38:48] @ShiftIR,8,0,ER2
[15:38:48] @Get Force Trigger bit
[15:38:48] #TM_CTL_0=3
[15:38:48] @Get Trig Detected Cnt
[15:38:48] #numDetectedTriggers = 0
[15:38:48] @Get Mem Block Full Cnt
[15:38:48] #memFullCnt = 0
[15:38:48] detected 0 triggers of core0
[15:38:48] captured 0 memory blocks of core0
[15:38:48] @UnlockCable
[15:38:49] Running all active cores....
[15:38:49] @LockCable
[15:38:49] Polling trigger memory of core0....
[15:38:49] @ShiftIR,8,0,ER1
[15:38:49] @ShiftDR,21,0,data (select core0)
[15:38:49] @ShiftIR,8,0,ER2
[15:38:49] @Get Force Trigger bit
[15:38:49] #TM_CTL_0=3
[15:38:49] @Get Trig Detected Cnt
[15:38:49] #numDetectedTriggers = 0
[15:38:49] @Get Mem Block Full Cnt
[15:38:49] #memFullCnt = 0
[15:38:49] detected 0 triggers of core0
[15:38:49] captured 0 memory blocks of core0
[15:38:49] @UnlockCable
[15:38:51] Running all active cores....
[15:38:51] @LockCable
[15:38:51] Polling trigger memory of core0....
[15:38:51] @ShiftIR,8,0,ER1
[15:38:51] @ShiftDR,21,0,data (select core0)
[15:38:51] @ShiftIR,8,0,ER2
[15:38:51] @Get Force Trigger bit
[15:38:51] #TM_CTL_0=3
[15:38:51] @Get Trig Detected Cnt
[15:38:51] #numDetectedTriggers = 0
[15:38:51] @Get Mem Block Full Cnt
[15:38:51] #memFullCnt = 0
[15:38:51] detected 0 triggers of core0
[15:38:51] captured 0 memory blocks of core0
[15:38:51] @UnlockCable
[15:38:52] Running all active cores....
[15:38:52] @LockCable
[15:38:52] Polling trigger memory of core0....
[15:38:52] @ShiftIR,8,0,ER1
[15:38:52] @ShiftDR,21,0,data (select core0)
[15:38:52] @ShiftIR,8,0,ER2
[15:38:52] @Get Force Trigger bit
[15:38:52] #TM_CTL_0=3
[15:38:52] @Get Trig Detected Cnt
[15:38:52] #numDetectedTriggers = 0
[15:38:52] @Get Mem Block Full Cnt
[15:38:52] #memFullCnt = 0
[15:38:52] detected 0 triggers of core0
[15:38:52] captured 0 memory blocks of core0
[15:38:52] @UnlockCable
[15:38:53] Running all active cores....
[15:38:53] @LockCable
[15:38:53] Polling trigger memory of core0....
[15:38:53] @ShiftIR,8,0,ER1
[15:38:53] @ShiftDR,21,0,data (select core0)
[15:38:53] @ShiftIR,8,0,ER2
[15:38:53] @Get Force Trigger bit
[15:38:53] #TM_CTL_0=3
[15:38:53] @Get Trig Detected Cnt
[15:38:53] #numDetectedTriggers = 0
[15:38:53] @Get Mem Block Full Cnt
[15:38:53] #memFullCnt = 0
[15:38:53] detected 0 triggers of core0
[15:38:53] captured 0 memory blocks of core0
[15:38:53] @UnlockCable
[15:38:54] Running all active cores....
[15:38:54] @LockCable
[15:38:54] Polling trigger memory of core0....
[15:38:54] @ShiftIR,8,0,ER1
[15:38:54] @ShiftDR,21,0,data (select core0)
[15:38:54] @ShiftIR,8,0,ER2
[15:38:54] @Get Force Trigger bit
[15:38:54] #TM_CTL_0=3
[15:38:54] User has manually triggered core0!
[15:38:54] @set Force Trigger bit
[15:38:54] @set Force Trigger bit
[15:38:54] @Get Trig Detected Cnt
[15:38:54] #numDetectedTriggers = 1
[15:38:54] @Get Mem Block Full Cnt
[15:38:54] #memFullCnt = 1
[15:38:54] Downloading trigger memory of core0....
[15:38:54] @Is LA Armed
[15:38:54] @Set LA Start/Stop readback
[15:38:54] @Set LA Start/Stop 
[15:38:54] @Set LA Start/Stop readback
[15:38:54] @Set LA Start/Stop 
[15:38:54] @Get Trig Detected Cnt
[15:38:54] #numDetectedTriggers = 1
[15:38:54] @Get Mem Block Full Cnt
[15:38:54] #memFullCnt = 1
[15:38:54] @Get Last Addr Written
[15:38:54] #lastAddrWritten = 3070
[15:38:54] @Get Multiple Trig Enbl
[15:38:54] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:38:54] @Get BurstRead CRC
[15:38:54] @Set Trace Mem Cnter Init
[15:38:54] Uploading in burst mode....
[15:38:54] @ShiftDR,491520,1,data (burst read)
[15:38:54] @GetTDO,data,491520
[15:38:54] @Get BurstRead CRC
[15:38:54] @Get BurstRead CRC
[15:38:54] @Get Pre-Trig Sample Num
[15:38:54] @Get Post-Trig Sample Num
[15:38:54] @Get Pre-Trig Samples Captured
[15:38:54] @Get Trig Ptr
[15:38:54] #trigPtr = 3332
[15:38:54] #dataSize=15, numRead=4096, trace_out=4096
[15:38:54] #trig0={blockPosition:0,triggerPosition:256}
[15:38:54] finished download trigger memory of core0
[15:38:54] @UnlockCable
[15:38:54] @ReleaseCablePort
[15:38:54] @Disconnect
[15:38:54] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:39:41] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:39:41] Connecting cableserver to run Reveal debugger....
[15:39:41] @Connect
[15:39:41] @SetSharableApplications,2,Reveal,Mico
[15:39:42] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:39:42] @LockCable
[15:39:42] @GetServerStatus
[15:39:42] @Read
[15:39:42] @SetTargetDevice,0
[15:39:42] Connecting core0....
[15:39:42] @ShiftIR,8,0,ER1
[15:39:42] @ShiftDR,21,0,data (select core0)
[15:39:42] @ShiftIR,8,0,ER2
[15:39:42] Configuring core0....
[15:39:42] @JumpState,RUN_TEST_IDLE
[15:39:42] @JumpState,RUN_TEST_IDLE
[15:39:42] @JumpState,RUN_TEST_IDLE
[15:39:42] @ShiftIR,8,0,NOP
[15:39:42] @JumpState,RUN_TEST_IDLE
[15:39:42] @ShiftIR,8,0,ER2
[15:39:43] @Set Odd Parity readback
[15:39:43] @Set Odd Parity
[15:39:43] @Set LA Start/Stop readback
[15:39:43] @Set LA Start/Stop 
[15:39:43] #Reveal IP Version = 1_6_042617
[15:39:43] @Get Pattern
[15:39:43] #pattern readout = a5a5
[15:39:43] pattern readout passed!
[15:39:43] @Get Tracy Signature
[15:39:43] @Get Tracy Signature
[15:39:43] #signature from core0 = 354344330
[15:39:43] signature from core0 passed!
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Opcode Value
[15:39:43] @Set Comp Value
[15:39:43] @Set Mask Value
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Event Count
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Event Count
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Event Count
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Event Count
[15:39:43] @Set Then Num
[15:39:43] @Set NEXT THEN
[15:39:43] @Set Cnt Cntg
[15:39:43] @Set Event Count
[15:39:43] @Set Event Count
[15:39:43] @Get BurstWrite CRC
[15:39:43] @Set Truth Tbl Addr Cnter Init
[15:39:43] @Set Truth Table Prog
[15:39:43] Configuring in burst mode....
[15:39:43] @Get BurstWrite CRC
[15:39:43] @Enable TE Trig
[15:39:43] @Enable Trig Output OR All readback
[15:39:43] @Enable Trig Output OR All
[15:39:43] @Set Pre-Trig Sample
[15:39:43] @Set Post-Trig Sample
[15:39:43] finished configuration of core0
[15:39:43] Starting all active cores....
[15:39:43] @ShiftIR,8,0,ER1
[15:39:43] @ShiftDR,21,0,data (select active cores)
[15:39:43] @ShiftIR,8,0,ER2
[15:39:43] @Set LA Start cores
[15:39:43] @UnlockCable
[15:39:43] Running all active cores....
[15:39:43] @LockCable
[15:39:43] Polling trigger memory of core0....
[15:39:43] @ShiftIR,8,0,ER1
[15:39:43] @ShiftDR,21,0,data (select core0)
[15:39:43] @ShiftIR,8,0,ER2
[15:39:43] @Get Force Trigger bit
[15:39:43] #TM_CTL_0=3
[15:39:43] @Get Trig Detected Cnt
[15:39:43] #numDetectedTriggers = 0
[15:39:43] @Get Mem Block Full Cnt
[15:39:43] #memFullCnt = 0
[15:39:43] detected 0 triggers of core0
[15:39:43] captured 0 memory blocks of core0
[15:39:43] @UnlockCable
[15:39:44] Running all active cores....
[15:39:44] @LockCable
[15:39:44] Polling trigger memory of core0....
[15:39:44] @ShiftIR,8,0,ER1
[15:39:44] @ShiftDR,21,0,data (select core0)
[15:39:44] @ShiftIR,8,0,ER2
[15:39:44] @Get Force Trigger bit
[15:39:44] #TM_CTL_0=3
[15:39:44] @Get Trig Detected Cnt
[15:39:44] #numDetectedTriggers = 0
[15:39:44] @Get Mem Block Full Cnt
[15:39:44] #memFullCnt = 0
[15:39:44] detected 0 triggers of core0
[15:39:44] captured 0 memory blocks of core0
[15:39:44] @UnlockCable
[15:39:45] Running all active cores....
[15:39:45] @LockCable
[15:39:45] Polling trigger memory of core0....
[15:39:45] @ShiftIR,8,0,ER1
[15:39:45] @ShiftDR,21,0,data (select core0)
[15:39:45] @ShiftIR,8,0,ER2
[15:39:45] @Get Force Trigger bit
[15:39:45] #TM_CTL_0=3
[15:39:45] @Get Trig Detected Cnt
[15:39:45] #numDetectedTriggers = 0
[15:39:45] @Get Mem Block Full Cnt
[15:39:45] #memFullCnt = 0
[15:39:45] detected 0 triggers of core0
[15:39:45] captured 0 memory blocks of core0
[15:39:45] @UnlockCable
[15:39:46] Running all active cores....
[15:39:46] @LockCable
[15:39:46] Polling trigger memory of core0....
[15:39:46] @ShiftIR,8,0,ER1
[15:39:46] @ShiftDR,21,0,data (select core0)
[15:39:46] @ShiftIR,8,0,ER2
[15:39:46] @Get Force Trigger bit
[15:39:46] #TM_CTL_0=3
[15:39:46] @Get Trig Detected Cnt
[15:39:46] #numDetectedTriggers = 0
[15:39:46] @Get Mem Block Full Cnt
[15:39:46] #memFullCnt = 0
[15:39:46] detected 0 triggers of core0
[15:39:46] captured 0 memory blocks of core0
[15:39:46] @UnlockCable
[15:39:47] Running all active cores....
[15:39:47] @LockCable
[15:39:47] Polling trigger memory of core0....
[15:39:47] @ShiftIR,8,0,ER1
[15:39:47] @ShiftDR,21,0,data (select core0)
[15:39:47] @ShiftIR,8,0,ER2
[15:39:47] @Get Force Trigger bit
[15:39:47] #TM_CTL_0=3
[15:39:47] @Get Trig Detected Cnt
[15:39:47] #numDetectedTriggers = 0
[15:39:47] @Get Mem Block Full Cnt
[15:39:47] #memFullCnt = 0
[15:39:47] detected 0 triggers of core0
[15:39:47] captured 0 memory blocks of core0
[15:39:47] @UnlockCable
[15:39:48] Running all active cores....
[15:39:48] @LockCable
[15:39:48] Polling trigger memory of core0....
[15:39:48] @ShiftIR,8,0,ER1
[15:39:48] @ShiftDR,21,0,data (select core0)
[15:39:48] @ShiftIR,8,0,ER2
[15:39:48] @Get Force Trigger bit
[15:39:48] #TM_CTL_0=3
[15:39:48] @Get Trig Detected Cnt
[15:39:48] #numDetectedTriggers = 0
[15:39:48] @Get Mem Block Full Cnt
[15:39:48] #memFullCnt = 0
[15:39:48] detected 0 triggers of core0
[15:39:48] captured 0 memory blocks of core0
[15:39:48] @UnlockCable
[15:39:49] Running all active cores....
[15:39:49] @LockCable
[15:39:49] Polling trigger memory of core0....
[15:39:49] @ShiftIR,8,0,ER1
[15:39:49] @ShiftDR,21,0,data (select core0)
[15:39:49] @ShiftIR,8,0,ER2
[15:39:49] @Get Force Trigger bit
[15:39:49] #TM_CTL_0=3
[15:39:49] @Get Trig Detected Cnt
[15:39:49] #numDetectedTriggers = 0
[15:39:49] @Get Mem Block Full Cnt
[15:39:49] #memFullCnt = 0
[15:39:49] detected 0 triggers of core0
[15:39:49] captured 0 memory blocks of core0
[15:39:49] @UnlockCable
[15:39:50] Running all active cores....
[15:39:50] @LockCable
[15:39:50] Polling trigger memory of core0....
[15:39:50] @ShiftIR,8,0,ER1
[15:39:50] @ShiftDR,21,0,data (select core0)
[15:39:50] @ShiftIR,8,0,ER2
[15:39:50] @Get Force Trigger bit
[15:39:50] #TM_CTL_0=3
[15:39:50] @Get Trig Detected Cnt
[15:39:50] #numDetectedTriggers = 0
[15:39:50] @Get Mem Block Full Cnt
[15:39:50] #memFullCnt = 0
[15:39:50] detected 0 triggers of core0
[15:39:50] captured 0 memory blocks of core0
[15:39:50] @UnlockCable
[15:39:51] Running all active cores....
[15:39:51] @LockCable
[15:39:51] Polling trigger memory of core0....
[15:39:51] @ShiftIR,8,0,ER1
[15:39:51] @ShiftDR,21,0,data (select core0)
[15:39:51] @ShiftIR,8,0,ER2
[15:39:51] @Get Force Trigger bit
[15:39:51] #TM_CTL_0=3
[15:39:51] @Get Trig Detected Cnt
[15:39:51] #numDetectedTriggers = 0
[15:39:52] @Get Mem Block Full Cnt
[15:39:52] #memFullCnt = 0
[15:39:52] detected 0 triggers of core0
[15:39:52] captured 0 memory blocks of core0
[15:39:52] @UnlockCable
[15:39:53] Running all active cores....
[15:39:53] @LockCable
[15:39:53] Polling trigger memory of core0....
[15:39:53] @ShiftIR,8,0,ER1
[15:39:53] @ShiftDR,21,0,data (select core0)
[15:39:53] @ShiftIR,8,0,ER2
[15:39:53] @Get Force Trigger bit
[15:39:53] #TM_CTL_0=3
[15:39:53] @Get Trig Detected Cnt
[15:39:53] #numDetectedTriggers = 0
[15:39:53] @Get Mem Block Full Cnt
[15:39:53] #memFullCnt = 0
[15:39:53] detected 0 triggers of core0
[15:39:53] captured 0 memory blocks of core0
[15:39:53] @UnlockCable
[15:39:54] Running all active cores....
[15:39:54] @LockCable
[15:39:54] Polling trigger memory of core0....
[15:39:54] @ShiftIR,8,0,ER1
[15:39:54] @ShiftDR,21,0,data (select core0)
[15:39:54] @ShiftIR,8,0,ER2
[15:39:54] @Get Force Trigger bit
[15:39:54] #TM_CTL_0=3
[15:39:54] @Get Trig Detected Cnt
[15:39:54] #numDetectedTriggers = 0
[15:39:54] @Get Mem Block Full Cnt
[15:39:54] #memFullCnt = 0
[15:39:54] detected 0 triggers of core0
[15:39:54] captured 0 memory blocks of core0
[15:39:54] @UnlockCable
[15:39:55] Running all active cores....
[15:39:55] @LockCable
[15:39:55] Polling trigger memory of core0....
[15:39:55] @ShiftIR,8,0,ER1
[15:39:55] @ShiftDR,21,0,data (select core0)
[15:39:55] @ShiftIR,8,0,ER2
[15:39:55] @Get Force Trigger bit
[15:39:55] #TM_CTL_0=3
[15:39:55] @Get Trig Detected Cnt
[15:39:55] #numDetectedTriggers = 0
[15:39:55] @Get Mem Block Full Cnt
[15:39:55] #memFullCnt = 0
[15:39:55] detected 0 triggers of core0
[15:39:55] captured 0 memory blocks of core0
[15:39:55] @UnlockCable
[15:39:56] Running all active cores....
[15:39:56] @LockCable
[15:39:56] Polling trigger memory of core0....
[15:39:56] @ShiftIR,8,0,ER1
[15:39:56] @ShiftDR,21,0,data (select core0)
[15:39:56] @ShiftIR,8,0,ER2
[15:39:56] @Get Force Trigger bit
[15:39:56] #TM_CTL_0=3
[15:39:56] @Get Trig Detected Cnt
[15:39:56] #numDetectedTriggers = 0
[15:39:56] @Get Mem Block Full Cnt
[15:39:56] #memFullCnt = 0
[15:39:56] detected 0 triggers of core0
[15:39:56] captured 0 memory blocks of core0
[15:39:56] @UnlockCable
[15:39:57] Running all active cores....
[15:39:57] @LockCable
[15:39:57] Polling trigger memory of core0....
[15:39:57] @ShiftIR,8,0,ER1
[15:39:57] @ShiftDR,21,0,data (select core0)
[15:39:57] @ShiftIR,8,0,ER2
[15:39:57] @Get Force Trigger bit
[15:39:57] #TM_CTL_0=3
[15:39:57] @Get Trig Detected Cnt
[15:39:57] #numDetectedTriggers = 0
[15:39:57] @Get Mem Block Full Cnt
[15:39:57] #memFullCnt = 0
[15:39:57] detected 0 triggers of core0
[15:39:57] captured 0 memory blocks of core0
[15:39:57] @UnlockCable
[15:39:58] Running all active cores....
[15:39:58] @LockCable
[15:39:58] Polling trigger memory of core0....
[15:39:58] @ShiftIR,8,0,ER1
[15:39:58] @ShiftDR,21,0,data (select core0)
[15:39:58] @ShiftIR,8,0,ER2
[15:39:58] @Get Force Trigger bit
[15:39:58] #TM_CTL_0=3
[15:39:58] @Get Trig Detected Cnt
[15:39:58] #numDetectedTriggers = 0
[15:39:58] @Get Mem Block Full Cnt
[15:39:58] #memFullCnt = 0
[15:39:58] detected 0 triggers of core0
[15:39:58] captured 0 memory blocks of core0
[15:39:58] @UnlockCable
[15:39:59] Running all active cores....
[15:39:59] @LockCable
[15:39:59] Polling trigger memory of core0....
[15:39:59] @ShiftIR,8,0,ER1
[15:39:59] @ShiftDR,21,0,data (select core0)
[15:39:59] @ShiftIR,8,0,ER2
[15:39:59] @Get Force Trigger bit
[15:39:59] #TM_CTL_0=3
[15:39:59] @Get Trig Detected Cnt
[15:39:59] #numDetectedTriggers = 0
[15:39:59] @Get Mem Block Full Cnt
[15:39:59] #memFullCnt = 0
[15:39:59] detected 0 triggers of core0
[15:39:59] captured 0 memory blocks of core0
[15:39:59] @UnlockCable
[15:40:00] Running all active cores....
[15:40:00] @LockCable
[15:40:00] Polling trigger memory of core0....
[15:40:00] @ShiftIR,8,0,ER1
[15:40:00] @ShiftDR,21,0,data (select core0)
[15:40:00] @ShiftIR,8,0,ER2
[15:40:00] @Get Force Trigger bit
[15:40:00] #TM_CTL_0=3
[15:40:00] @Get Trig Detected Cnt
[15:40:00] #numDetectedTriggers = 0
[15:40:00] @Get Mem Block Full Cnt
[15:40:00] #memFullCnt = 0
[15:40:00] detected 0 triggers of core0
[15:40:00] captured 0 memory blocks of core0
[15:40:00] @UnlockCable
[15:40:01] Running all active cores....
[15:40:01] @LockCable
[15:40:01] Polling trigger memory of core0....
[15:40:01] @ShiftIR,8,0,ER1
[15:40:01] @ShiftDR,21,0,data (select core0)
[15:40:01] @ShiftIR,8,0,ER2
[15:40:01] @Get Force Trigger bit
[15:40:01] #TM_CTL_0=3
[15:40:01] @Get Trig Detected Cnt
[15:40:01] #numDetectedTriggers = 0
[15:40:01] @Get Mem Block Full Cnt
[15:40:01] #memFullCnt = 0
[15:40:01] detected 0 triggers of core0
[15:40:01] captured 0 memory blocks of core0
[15:40:01] @UnlockCable
[15:40:02] Running all active cores....
[15:40:02] @LockCable
[15:40:02] Polling trigger memory of core0....
[15:40:02] @ShiftIR,8,0,ER1
[15:40:02] @ShiftDR,21,0,data (select core0)
[15:40:02] @ShiftIR,8,0,ER2
[15:40:02] @Get Force Trigger bit
[15:40:02] #TM_CTL_0=3
[15:40:02] @Get Trig Detected Cnt
[15:40:02] #numDetectedTriggers = 0
[15:40:02] @Get Mem Block Full Cnt
[15:40:02] #memFullCnt = 0
[15:40:02] detected 0 triggers of core0
[15:40:02] captured 0 memory blocks of core0
[15:40:02] @UnlockCable
[15:40:03] Running all active cores....
[15:40:03] @LockCable
[15:40:03] Polling trigger memory of core0....
[15:40:03] @ShiftIR,8,0,ER1
[15:40:03] @ShiftDR,21,0,data (select core0)
[15:40:03] @ShiftIR,8,0,ER2
[15:40:03] @Get Force Trigger bit
[15:40:03] #TM_CTL_0=3
[15:40:03] @Get Trig Detected Cnt
[15:40:03] #numDetectedTriggers = 0
[15:40:03] @Get Mem Block Full Cnt
[15:40:03] #memFullCnt = 0
[15:40:03] detected 0 triggers of core0
[15:40:03] captured 0 memory blocks of core0
[15:40:03] @UnlockCable
[15:40:04] Running all active cores....
[15:40:04] @LockCable
[15:40:04] Polling trigger memory of core0....
[15:40:04] @ShiftIR,8,0,ER1
[15:40:04] @ShiftDR,21,0,data (select core0)
[15:40:04] @ShiftIR,8,0,ER2
[15:40:04] @Get Force Trigger bit
[15:40:04] #TM_CTL_0=3
[15:40:04] @Get Trig Detected Cnt
[15:40:04] #numDetectedTriggers = 0
[15:40:04] @Get Mem Block Full Cnt
[15:40:04] #memFullCnt = 0
[15:40:04] detected 0 triggers of core0
[15:40:04] captured 0 memory blocks of core0
[15:40:04] @UnlockCable
[15:40:05] Running all active cores....
[15:40:05] @LockCable
[15:40:05] Polling trigger memory of core0....
[15:40:05] @ShiftIR,8,0,ER1
[15:40:05] @ShiftDR,21,0,data (select core0)
[15:40:05] @ShiftIR,8,0,ER2
[15:40:05] @Get Force Trigger bit
[15:40:05] #TM_CTL_0=3
[15:40:05] @Get Trig Detected Cnt
[15:40:05] #numDetectedTriggers = 0
[15:40:05] @Get Mem Block Full Cnt
[15:40:05] #memFullCnt = 0
[15:40:05] detected 0 triggers of core0
[15:40:05] captured 0 memory blocks of core0
[15:40:05] @UnlockCable
[15:40:06] Running all active cores....
[15:40:06] @LockCable
[15:40:06] Polling trigger memory of core0....
[15:40:06] @ShiftIR,8,0,ER1
[15:40:06] @ShiftDR,21,0,data (select core0)
[15:40:06] @ShiftIR,8,0,ER2
[15:40:06] @Get Force Trigger bit
[15:40:06] #TM_CTL_0=3
[15:40:06] @Get Trig Detected Cnt
[15:40:06] #numDetectedTriggers = 0
[15:40:07] @Get Mem Block Full Cnt
[15:40:07] #memFullCnt = 0
[15:40:07] detected 0 triggers of core0
[15:40:07] captured 0 memory blocks of core0
[15:40:07] @UnlockCable
[15:40:08] Running all active cores....
[15:40:08] @LockCable
[15:40:08] Polling trigger memory of core0....
[15:40:08] @ShiftIR,8,0,ER1
[15:40:08] @ShiftDR,21,0,data (select core0)
[15:40:08] @ShiftIR,8,0,ER2
[15:40:08] @Get Force Trigger bit
[15:40:08] #TM_CTL_0=3
[15:40:08] @Get Trig Detected Cnt
[15:40:08] #numDetectedTriggers = 0
[15:40:08] @Get Mem Block Full Cnt
[15:40:08] #memFullCnt = 0
[15:40:08] detected 0 triggers of core0
[15:40:08] captured 0 memory blocks of core0
[15:40:08] @UnlockCable
[15:40:09] Running all active cores....
[15:40:09] @LockCable
[15:40:09] Polling trigger memory of core0....
[15:40:09] @ShiftIR,8,0,ER1
[15:40:09] @ShiftDR,21,0,data (select core0)
[15:40:09] @ShiftIR,8,0,ER2
[15:40:09] @Get Force Trigger bit
[15:40:09] #TM_CTL_0=3
[15:40:09] @Get Trig Detected Cnt
[15:40:09] #numDetectedTriggers = 0
[15:40:09] @Get Mem Block Full Cnt
[15:40:09] #memFullCnt = 0
[15:40:09] detected 0 triggers of core0
[15:40:09] captured 0 memory blocks of core0
[15:40:09] @UnlockCable
[15:40:10] Running all active cores....
[15:40:10] @LockCable
[15:40:10] Polling trigger memory of core0....
[15:40:10] @ShiftIR,8,0,ER1
[15:40:10] @ShiftDR,21,0,data (select core0)
[15:40:10] @ShiftIR,8,0,ER2
[15:40:10] @Get Force Trigger bit
[15:40:10] #TM_CTL_0=3
[15:40:10] @Get Trig Detected Cnt
[15:40:10] #numDetectedTriggers = 0
[15:40:10] @Get Mem Block Full Cnt
[15:40:10] #memFullCnt = 0
[15:40:10] detected 0 triggers of core0
[15:40:10] captured 0 memory blocks of core0
[15:40:10] @UnlockCable
[15:40:11] Running all active cores....
[15:40:11] @LockCable
[15:40:11] Polling trigger memory of core0....
[15:40:11] @ShiftIR,8,0,ER1
[15:40:11] @ShiftDR,21,0,data (select core0)
[15:40:11] @ShiftIR,8,0,ER2
[15:40:11] @Get Force Trigger bit
[15:40:11] #TM_CTL_0=3
[15:40:11] @Get Trig Detected Cnt
[15:40:11] #numDetectedTriggers = 0
[15:40:11] @Get Mem Block Full Cnt
[15:40:11] #memFullCnt = 0
[15:40:11] detected 0 triggers of core0
[15:40:11] captured 0 memory blocks of core0
[15:40:11] @UnlockCable
[15:40:12] Running all active cores....
[15:40:12] @LockCable
[15:40:12] Polling trigger memory of core0....
[15:40:12] @ShiftIR,8,0,ER1
[15:40:12] @ShiftDR,21,0,data (select core0)
[15:40:12] @ShiftIR,8,0,ER2
[15:40:12] @Get Force Trigger bit
[15:40:12] #TM_CTL_0=3
[15:40:12] @Get Trig Detected Cnt
[15:40:12] #numDetectedTriggers = 0
[15:40:12] @Get Mem Block Full Cnt
[15:40:12] #memFullCnt = 0
[15:40:12] detected 0 triggers of core0
[15:40:12] captured 0 memory blocks of core0
[15:40:12] @UnlockCable
[15:40:13] Running all active cores....
[15:40:13] @LockCable
[15:40:13] Polling trigger memory of core0....
[15:40:13] @ShiftIR,8,0,ER1
[15:40:13] @ShiftDR,21,0,data (select core0)
[15:40:13] @ShiftIR,8,0,ER2
[15:40:13] @Get Force Trigger bit
[15:40:13] #TM_CTL_0=3
[15:40:13] @Get Trig Detected Cnt
[15:40:13] #numDetectedTriggers = 0
[15:40:13] @Get Mem Block Full Cnt
[15:40:13] #memFullCnt = 0
[15:40:13] detected 0 triggers of core0
[15:40:13] captured 0 memory blocks of core0
[15:40:13] @UnlockCable
[15:40:14] Running all active cores....
[15:40:14] @LockCable
[15:40:14] Polling trigger memory of core0....
[15:40:14] @ShiftIR,8,0,ER1
[15:40:14] @ShiftDR,21,0,data (select core0)
[15:40:14] @ShiftIR,8,0,ER2
[15:40:14] @Get Force Trigger bit
[15:40:14] #TM_CTL_0=3
[15:40:14] @Get Trig Detected Cnt
[15:40:14] #numDetectedTriggers = 0
[15:40:14] @Get Mem Block Full Cnt
[15:40:14] #memFullCnt = 0
[15:40:14] detected 0 triggers of core0
[15:40:14] captured 0 memory blocks of core0
[15:40:14] @UnlockCable
[15:40:15] Running all active cores....
[15:40:15] @LockCable
[15:40:15] Polling trigger memory of core0....
[15:40:15] @ShiftIR,8,0,ER1
[15:40:15] @ShiftDR,21,0,data (select core0)
[15:40:15] @ShiftIR,8,0,ER2
[15:40:15] @Get Force Trigger bit
[15:40:15] #TM_CTL_0=3
[15:40:15] @Get Trig Detected Cnt
[15:40:15] #numDetectedTriggers = 0
[15:40:15] @Get Mem Block Full Cnt
[15:40:15] #memFullCnt = 0
[15:40:15] detected 0 triggers of core0
[15:40:15] captured 0 memory blocks of core0
[15:40:15] @UnlockCable
[15:40:16] Running all active cores....
[15:40:16] @LockCable
[15:40:16] Polling trigger memory of core0....
[15:40:16] @ShiftIR,8,0,ER1
[15:40:16] @ShiftDR,21,0,data (select core0)
[15:40:16] @ShiftIR,8,0,ER2
[15:40:16] @Get Force Trigger bit
[15:40:16] #TM_CTL_0=3
[15:40:16] @Get Trig Detected Cnt
[15:40:16] #numDetectedTriggers = 0
[15:40:16] @Get Mem Block Full Cnt
[15:40:16] #memFullCnt = 0
[15:40:16] detected 0 triggers of core0
[15:40:16] captured 0 memory blocks of core0
[15:40:16] @UnlockCable
[15:40:17] Running all active cores....
[15:40:17] @LockCable
[15:40:17] Polling trigger memory of core0....
[15:40:17] @ShiftIR,8,0,ER1
[15:40:17] @ShiftDR,21,0,data (select core0)
[15:40:17] @ShiftIR,8,0,ER2
[15:40:17] @Get Force Trigger bit
[15:40:17] #TM_CTL_0=3
[15:40:17] @Get Trig Detected Cnt
[15:40:17] #numDetectedTriggers = 0
[15:40:17] @Get Mem Block Full Cnt
[15:40:17] #memFullCnt = 0
[15:40:17] detected 0 triggers of core0
[15:40:17] captured 0 memory blocks of core0
[15:40:17] @UnlockCable
[15:40:18] Running all active cores....
[15:40:18] @LockCable
[15:40:18] Polling trigger memory of core0....
[15:40:18] @ShiftIR,8,0,ER1
[15:40:18] @ShiftDR,21,0,data (select core0)
[15:40:18] @ShiftIR,8,0,ER2
[15:40:18] @Get Force Trigger bit
[15:40:18] #TM_CTL_0=3
[15:40:18] @Get Trig Detected Cnt
[15:40:18] #numDetectedTriggers = 0
[15:40:18] @Get Mem Block Full Cnt
[15:40:18] #memFullCnt = 0
[15:40:18] detected 0 triggers of core0
[15:40:18] captured 0 memory blocks of core0
[15:40:18] @UnlockCable
[15:40:19] Running all active cores....
[15:40:19] @LockCable
[15:40:19] Polling trigger memory of core0....
[15:40:19] @ShiftIR,8,0,ER1
[15:40:19] @ShiftDR,21,0,data (select core0)
[15:40:19] @ShiftIR,8,0,ER2
[15:40:19] @Get Force Trigger bit
[15:40:19] #TM_CTL_0=3
[15:40:19] User has manually triggered core0!
[15:40:19] @set Force Trigger bit
[15:40:19] @set Force Trigger bit
[15:40:19] @Get Trig Detected Cnt
[15:40:19] #numDetectedTriggers = 1
[15:40:19] @Get Mem Block Full Cnt
[15:40:19] #memFullCnt = 1
[15:40:19] Downloading trigger memory of core0....
[15:40:19] @Is LA Armed
[15:40:19] @Set LA Start/Stop readback
[15:40:19] @Set LA Start/Stop 
[15:40:19] @Set LA Start/Stop readback
[15:40:19] @Set LA Start/Stop 
[15:40:19] @Get Trig Detected Cnt
[15:40:19] #numDetectedTriggers = 1
[15:40:20] @Get Mem Block Full Cnt
[15:40:20] #memFullCnt = 1
[15:40:20] @Get Last Addr Written
[15:40:20] #lastAddrWritten = 336
[15:40:20] @Get Multiple Trig Enbl
[15:40:20] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:40:20] @Get BurstRead CRC
[15:40:20] @Set Trace Mem Cnter Init
[15:40:20] Uploading in burst mode....
[15:40:20] @ShiftDR,491520,1,data (burst read)
[15:40:20] @GetTDO,data,491520
[15:40:20] @Get BurstRead CRC
[15:40:20] @Get BurstRead CRC
[15:40:20] @Get Pre-Trig Sample Num
[15:40:20] @Get Post-Trig Sample Num
[15:40:20] @Get Pre-Trig Samples Captured
[15:40:20] @Get Trig Ptr
[15:40:20] #trigPtr = 598
[15:40:20] #dataSize=15, numRead=4096, trace_out=4096
[15:40:20] #trig0={blockPosition:0,triggerPosition:256}
[15:40:20] finished download trigger memory of core0
[15:40:20] @UnlockCable
[15:40:20] @ReleaseCablePort
[15:40:20] @Disconnect
[15:40:20] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:40:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:40:33] Connecting cableserver to run Reveal debugger....
[15:40:33] @Connect
[15:40:33] @SetSharableApplications,2,Reveal,Mico
[15:40:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:40:34] @LockCable
[15:40:34] @GetServerStatus
[15:40:34] @Read
[15:40:34] @SetTargetDevice,0
[15:40:34] Connecting core0....
[15:40:34] @ShiftIR,8,0,ER1
[15:40:34] @ShiftDR,21,0,data (select core0)
[15:40:34] @ShiftIR,8,0,ER2
[15:40:34] Configuring core0....
[15:40:34] @JumpState,RUN_TEST_IDLE
[15:40:34] @JumpState,RUN_TEST_IDLE
[15:40:34] @JumpState,RUN_TEST_IDLE
[15:40:34] @ShiftIR,8,0,NOP
[15:40:34] @JumpState,RUN_TEST_IDLE
[15:40:34] @ShiftIR,8,0,ER2
[15:40:34] @Set Odd Parity readback
[15:40:34] @Set Odd Parity
[15:40:34] @Set LA Start/Stop readback
[15:40:34] @Set LA Start/Stop 
[15:40:34] #Reveal IP Version = 1_6_042617
[15:40:34] @Get Pattern
[15:40:34] #pattern readout = a5a5
[15:40:34] pattern readout passed!
[15:40:34] @Get Tracy Signature
[15:40:34] @Get Tracy Signature
[15:40:34] #signature from core0 = 354344330
[15:40:34] signature from core0 passed!
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Opcode Value
[15:40:34] @Set Comp Value
[15:40:34] @Set Mask Value
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Event Count
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Event Count
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Event Count
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Event Count
[15:40:34] @Set Then Num
[15:40:34] @Set NEXT THEN
[15:40:34] @Set Cnt Cntg
[15:40:34] @Set Event Count
[15:40:34] @Set Event Count
[15:40:34] @Get BurstWrite CRC
[15:40:34] @Set Truth Tbl Addr Cnter Init
[15:40:34] @Set Truth Table Prog
[15:40:34] Configuring in burst mode....
[15:40:34] @Get BurstWrite CRC
[15:40:34] @Enable TE Trig
[15:40:34] @Enable Trig Output OR All readback
[15:40:34] @Enable Trig Output OR All
[15:40:34] @Set Pre-Trig Sample
[15:40:34] @Set Post-Trig Sample
[15:40:34] finished configuration of core0
[15:40:34] Starting all active cores....
[15:40:34] @ShiftIR,8,0,ER1
[15:40:34] @ShiftDR,21,0,data (select active cores)
[15:40:34] @ShiftIR,8,0,ER2
[15:40:34] @Set LA Start cores
[15:40:34] @UnlockCable
[15:40:34] Running all active cores....
[15:40:34] @LockCable
[15:40:34] Polling trigger memory of core0....
[15:40:34] @ShiftIR,8,0,ER1
[15:40:34] @ShiftDR,21,0,data (select core0)
[15:40:34] @ShiftIR,8,0,ER2
[15:40:34] @Get Force Trigger bit
[15:40:34] #TM_CTL_0=3
[15:40:34] @Get Trig Detected Cnt
[15:40:34] #numDetectedTriggers = 0
[15:40:34] @Get Mem Block Full Cnt
[15:40:34] #memFullCnt = 0
[15:40:34] detected 0 triggers of core0
[15:40:34] captured 0 memory blocks of core0
[15:40:34] @UnlockCable
[15:40:35] Running all active cores....
[15:40:35] @LockCable
[15:40:35] Polling trigger memory of core0....
[15:40:35] @ShiftIR,8,0,ER1
[15:40:35] @ShiftDR,21,0,data (select core0)
[15:40:35] @ShiftIR,8,0,ER2
[15:40:35] @Get Force Trigger bit
[15:40:35] #TM_CTL_0=3
[15:40:35] @Get Trig Detected Cnt
[15:40:35] #numDetectedTriggers = 0
[15:40:35] @Get Mem Block Full Cnt
[15:40:35] #memFullCnt = 0
[15:40:35] detected 0 triggers of core0
[15:40:35] captured 0 memory blocks of core0
[15:40:35] @UnlockCable
[15:40:36] Running all active cores....
[15:40:36] @LockCable
[15:40:36] Polling trigger memory of core0....
[15:40:36] @ShiftIR,8,0,ER1
[15:40:36] @ShiftDR,21,0,data (select core0)
[15:40:36] @ShiftIR,8,0,ER2
[15:40:36] @Get Force Trigger bit
[15:40:36] #TM_CTL_0=3
[15:40:36] User has manually triggered core0!
[15:40:36] @set Force Trigger bit
[15:40:36] @set Force Trigger bit
[15:40:36] @Get Trig Detected Cnt
[15:40:36] #numDetectedTriggers = 1
[15:40:36] @Get Mem Block Full Cnt
[15:40:36] #memFullCnt = 1
[15:40:36] Downloading trigger memory of core0....
[15:40:36] @Is LA Armed
[15:40:36] @Set LA Start/Stop readback
[15:40:36] @Set LA Start/Stop 
[15:40:36] @Set LA Start/Stop readback
[15:40:36] @Set LA Start/Stop 
[15:40:36] @Get Trig Detected Cnt
[15:40:36] #numDetectedTriggers = 1
[15:40:36] @Get Mem Block Full Cnt
[15:40:36] #memFullCnt = 1
[15:40:37] @Get Last Addr Written
[15:40:37] #lastAddrWritten = 3902
[15:40:37] @Get Multiple Trig Enbl
[15:40:37] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:40:37] @Get BurstRead CRC
[15:40:37] @Set Trace Mem Cnter Init
[15:40:37] Uploading in burst mode....
[15:40:37] @ShiftDR,491520,1,data (burst read)
[15:40:37] @GetTDO,data,491520
[15:40:37] @Get BurstRead CRC
[15:40:37] @Get BurstRead CRC
[15:40:37] @Get Pre-Trig Sample Num
[15:40:37] @Get Post-Trig Sample Num
[15:40:37] @Get Pre-Trig Samples Captured
[15:40:37] @Get Trig Ptr
[15:40:37] #trigPtr = 68
[15:40:37] #dataSize=15, numRead=4096, trace_out=4096
[15:40:37] #trig0={blockPosition:0,triggerPosition:256}
[15:40:37] finished download trigger memory of core0
[15:40:37] @UnlockCable
[15:40:37] @ReleaseCablePort
[15:40:37] @Disconnect
[15:40:37] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:40:46] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:40:46] Connecting cableserver to run Reveal debugger....
[15:40:46] @Connect
[15:40:46] @SetSharableApplications,2,Reveal,Mico
[15:40:47] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:40:47] @LockCable
[15:40:47] @GetServerStatus
[15:40:47] @Read
[15:40:47] @SetTargetDevice,0
[15:40:47] Connecting core0....
[15:40:47] @ShiftIR,8,0,ER1
[15:40:47] @ShiftDR,21,0,data (select core0)
[15:40:47] @ShiftIR,8,0,ER2
[15:40:47] Configuring core0....
[15:40:47] @JumpState,RUN_TEST_IDLE
[15:40:47] @JumpState,RUN_TEST_IDLE
[15:40:47] @JumpState,RUN_TEST_IDLE
[15:40:47] @ShiftIR,8,0,NOP
[15:40:47] @JumpState,RUN_TEST_IDLE
[15:40:47] @ShiftIR,8,0,ER2
[15:40:47] @Set Odd Parity readback
[15:40:47] @Set Odd Parity
[15:40:47] @Set LA Start/Stop readback
[15:40:47] @Set LA Start/Stop 
[15:40:47] #Reveal IP Version = 1_6_042617
[15:40:47] @Get Pattern
[15:40:47] #pattern readout = a5a5
[15:40:47] pattern readout passed!
[15:40:47] @Get Tracy Signature
[15:40:47] @Get Tracy Signature
[15:40:47] #signature from core0 = 354344330
[15:40:47] signature from core0 passed!
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Opcode Value
[15:40:47] @Set Comp Value
[15:40:47] @Set Mask Value
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Event Count
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Event Count
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Event Count
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Event Count
[15:40:47] @Set Then Num
[15:40:47] @Set NEXT THEN
[15:40:47] @Set Cnt Cntg
[15:40:47] @Set Event Count
[15:40:47] @Set Event Count
[15:40:47] @Get BurstWrite CRC
[15:40:47] @Set Truth Tbl Addr Cnter Init
[15:40:47] @Set Truth Table Prog
[15:40:47] Configuring in burst mode....
[15:40:47] @Get BurstWrite CRC
[15:40:47] @Enable TE Trig
[15:40:47] @Enable Trig Output OR All readback
[15:40:47] @Enable Trig Output OR All
[15:40:47] @Set Pre-Trig Sample
[15:40:47] @Set Post-Trig Sample
[15:40:47] finished configuration of core0
[15:40:47] Starting all active cores....
[15:40:47] @ShiftIR,8,0,ER1
[15:40:47] @ShiftDR,21,0,data (select active cores)
[15:40:47] @ShiftIR,8,0,ER2
[15:40:47] @Set LA Start cores
[15:40:47] @UnlockCable
[15:40:47] Running all active cores....
[15:40:47] @LockCable
[15:40:47] Polling trigger memory of core0....
[15:40:47] @ShiftIR,8,0,ER1
[15:40:47] @ShiftDR,21,0,data (select core0)
[15:40:47] @ShiftIR,8,0,ER2
[15:40:47] @Get Force Trigger bit
[15:40:47] #TM_CTL_0=3
[15:40:47] @Get Trig Detected Cnt
[15:40:47] #numDetectedTriggers = 0
[15:40:47] @Get Mem Block Full Cnt
[15:40:47] #memFullCnt = 0
[15:40:47] detected 0 triggers of core0
[15:40:47] captured 0 memory blocks of core0
[15:40:47] @UnlockCable
[15:40:48] Running all active cores....
[15:40:48] @LockCable
[15:40:48] Polling trigger memory of core0....
[15:40:48] @ShiftIR,8,0,ER1
[15:40:48] @ShiftDR,21,0,data (select core0)
[15:40:48] @ShiftIR,8,0,ER2
[15:40:48] @Get Force Trigger bit
[15:40:48] #TM_CTL_0=3
[15:40:48] @Get Trig Detected Cnt
[15:40:48] #numDetectedTriggers = 0
[15:40:48] @Get Mem Block Full Cnt
[15:40:48] #memFullCnt = 0
[15:40:48] detected 0 triggers of core0
[15:40:48] captured 0 memory blocks of core0
[15:40:48] @UnlockCable
[15:40:49] Running all active cores....
[15:40:49] @LockCable
[15:40:49] Polling trigger memory of core0....
[15:40:49] @ShiftIR,8,0,ER1
[15:40:49] @ShiftDR,21,0,data (select core0)
[15:40:49] @ShiftIR,8,0,ER2
[15:40:49] @Get Force Trigger bit
[15:40:49] #TM_CTL_0=3
[15:40:49] User has manually triggered core0!
[15:40:49] @set Force Trigger bit
[15:40:49] @set Force Trigger bit
[15:40:49] @Get Trig Detected Cnt
[15:40:49] #numDetectedTriggers = 1
[15:40:49] @Get Mem Block Full Cnt
[15:40:49] #memFullCnt = 1
[15:40:49] Downloading trigger memory of core0....
[15:40:49] @Is LA Armed
[15:40:49] @Set LA Start/Stop readback
[15:40:49] @Set LA Start/Stop 
[15:40:49] @Set LA Start/Stop readback
[15:40:49] @Set LA Start/Stop 
[15:40:49] @Get Trig Detected Cnt
[15:40:49] #numDetectedTriggers = 1
[15:40:49] @Get Mem Block Full Cnt
[15:40:49] #memFullCnt = 1
[15:40:49] @Get Last Addr Written
[15:40:49] #lastAddrWritten = 1104
[15:40:49] @Get Multiple Trig Enbl
[15:40:49] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:40:49] @Get BurstRead CRC
[15:40:49] @Set Trace Mem Cnter Init
[15:40:49] Uploading in burst mode....
[15:40:50] @ShiftDR,491520,1,data (burst read)
[15:40:50] @GetTDO,data,491520
[15:40:50] @Get BurstRead CRC
[15:40:50] @Get BurstRead CRC
[15:40:50] @Get Pre-Trig Sample Num
[15:40:50] @Get Post-Trig Sample Num
[15:40:50] @Get Pre-Trig Samples Captured
[15:40:50] @Get Trig Ptr
[15:40:50] #trigPtr = 1366
[15:40:50] #dataSize=15, numRead=4096, trace_out=4096
[15:40:50] #trig0={blockPosition:0,triggerPosition:256}
[15:40:50] finished download trigger memory of core0
[15:40:50] @UnlockCable
[15:40:50] @ReleaseCablePort
[15:40:50] @Disconnect
[15:40:50] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:41:41] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:41:41] Connecting cableserver to run Reveal debugger....
[15:41:41] @Connect
[15:41:41] @SetSharableApplications,2,Reveal,Mico
[15:41:42] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:41:42] @LockCable
[15:41:42] @GetServerStatus
[15:41:42] @Read
[15:41:42] @SetTargetDevice,0
[15:41:42] Connecting core0....
[15:41:42] @ShiftIR,8,0,ER1
[15:41:42] @ShiftDR,21,0,data (select core0)
[15:41:42] @ShiftIR,8,0,ER2
[15:41:42] Configuring core0....
[15:41:42] @JumpState,RUN_TEST_IDLE
[15:41:42] @JumpState,RUN_TEST_IDLE
[15:41:42] @JumpState,RUN_TEST_IDLE
[15:41:42] @ShiftIR,8,0,NOP
[15:41:42] @JumpState,RUN_TEST_IDLE
[15:41:42] @ShiftIR,8,0,ER2
[15:41:42] @Set Odd Parity readback
[15:41:42] @Set Odd Parity
[15:41:42] @Set LA Start/Stop readback
[15:41:42] @Set LA Start/Stop 
[15:41:42] #Reveal IP Version = 1_6_042617
[15:41:42] @Get Pattern
[15:41:42] #pattern readout = a5a5
[15:41:42] pattern readout passed!
[15:41:42] @Get Tracy Signature
[15:41:42] @Get Tracy Signature
[15:41:42] #signature from core0 = 354344330
[15:41:42] signature from core0 passed!
[15:41:42] @Set Opcode Value
[15:41:42] @Set Comp Value
[15:41:42] @Set Mask Value
[15:41:42] @Set Opcode Value
[15:41:42] @Set Comp Value
[15:41:42] @Set Mask Value
[15:41:42] @Set Opcode Value
[15:41:43] @Set Comp Value
[15:41:43] @Set Mask Value
[15:41:43] @Set Opcode Value
[15:41:43] @Set Comp Value
[15:41:43] @Set Mask Value
[15:41:43] @Set Opcode Value
[15:41:43] @Set Comp Value
[15:41:43] @Set Mask Value
[15:41:43] @Set Opcode Value
[15:41:43] @Set Comp Value
[15:41:43] @Set Mask Value
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Event Count
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Event Count
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Event Count
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Event Count
[15:41:43] @Set Then Num
[15:41:43] @Set NEXT THEN
[15:41:43] @Set Cnt Cntg
[15:41:43] @Set Event Count
[15:41:43] @Set Event Count
[15:41:43] @Get BurstWrite CRC
[15:41:43] @Set Truth Tbl Addr Cnter Init
[15:41:43] @Set Truth Table Prog
[15:41:43] Configuring in burst mode....
[15:41:43] @Get BurstWrite CRC
[15:41:43] @Enable TE Trig
[15:41:43] @Enable Trig Output OR All readback
[15:41:43] @Enable Trig Output OR All
[15:41:43] @Set Pre-Trig Sample
[15:41:43] @Set Post-Trig Sample
[15:41:43] finished configuration of core0
[15:41:43] Starting all active cores....
[15:41:43] @ShiftIR,8,0,ER1
[15:41:43] @ShiftDR,21,0,data (select active cores)
[15:41:43] @ShiftIR,8,0,ER2
[15:41:43] @Set LA Start cores
[15:41:43] @UnlockCable
[15:41:43] Running all active cores....
[15:41:43] @LockCable
[15:41:43] Polling trigger memory of core0....
[15:41:43] @ShiftIR,8,0,ER1
[15:41:43] @ShiftDR,21,0,data (select core0)
[15:41:43] @ShiftIR,8,0,ER2
[15:41:43] @Get Force Trigger bit
[15:41:43] #TM_CTL_0=3
[15:41:43] @Get Trig Detected Cnt
[15:41:43] #numDetectedTriggers = 0
[15:41:43] @Get Mem Block Full Cnt
[15:41:43] #memFullCnt = 0
[15:41:43] detected 0 triggers of core0
[15:41:43] captured 0 memory blocks of core0
[15:41:43] @UnlockCable
[15:41:44] Running all active cores....
[15:41:44] @LockCable
[15:41:44] Polling trigger memory of core0....
[15:41:44] @ShiftIR,8,0,ER1
[15:41:44] @ShiftDR,21,0,data (select core0)
[15:41:44] @ShiftIR,8,0,ER2
[15:41:44] @Get Force Trigger bit
[15:41:44] #TM_CTL_0=3
[15:41:44] User has manually triggered core0!
[15:41:44] @set Force Trigger bit
[15:41:44] @set Force Trigger bit
[15:41:44] @Get Trig Detected Cnt
[15:41:44] #numDetectedTriggers = 1
[15:41:44] @Get Mem Block Full Cnt
[15:41:44] #memFullCnt = 1
[15:41:44] Downloading trigger memory of core0....
[15:41:44] @Is LA Armed
[15:41:44] @Set LA Start/Stop readback
[15:41:44] @Set LA Start/Stop 
[15:41:44] @Set LA Start/Stop readback
[15:41:44] @Set LA Start/Stop 
[15:41:44] @Get Trig Detected Cnt
[15:41:44] #numDetectedTriggers = 1
[15:41:44] @Get Mem Block Full Cnt
[15:41:44] #memFullCnt = 1
[15:41:44] @Get Last Addr Written
[15:41:44] #lastAddrWritten = 1929
[15:41:44] @Get Multiple Trig Enbl
[15:41:44] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:41:44] @Get BurstRead CRC
[15:41:44] @Set Trace Mem Cnter Init
[15:41:44] Uploading in burst mode....
[15:41:44] @ShiftDR,491520,1,data (burst read)
[15:41:44] @GetTDO,data,491520
[15:41:44] @Get BurstRead CRC
[15:41:44] @Get BurstRead CRC
[15:41:45] @Get Pre-Trig Sample Num
[15:41:45] @Get Post-Trig Sample Num
[15:41:45] @Get Pre-Trig Samples Captured
[15:41:45] @Get Trig Ptr
[15:41:45] #trigPtr = 2191
[15:41:45] #dataSize=15, numRead=4096, trace_out=4096
[15:41:45] #trig0={blockPosition:0,triggerPosition:256}
[15:41:45] finished download trigger memory of core0
[15:41:45] @UnlockCable
[15:41:45] @ReleaseCablePort
[15:41:45] @Disconnect
[15:41:45] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:41:52] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:41:52] Connecting cableserver to run Reveal debugger....
[15:41:52] @Connect
[15:41:52] @SetSharableApplications,2,Reveal,Mico
[15:41:53] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:41:53] @LockCable
[15:41:53] @GetServerStatus
[15:41:53] @Read
[15:41:53] @SetTargetDevice,0
[15:41:53] Connecting core0....
[15:41:53] @ShiftIR,8,0,ER1
[15:41:53] @ShiftDR,21,0,data (select core0)
[15:41:53] @ShiftIR,8,0,ER2
[15:41:53] Configuring core0....
[15:41:53] @JumpState,RUN_TEST_IDLE
[15:41:53] @JumpState,RUN_TEST_IDLE
[15:41:53] @JumpState,RUN_TEST_IDLE
[15:41:53] @ShiftIR,8,0,NOP
[15:41:53] @JumpState,RUN_TEST_IDLE
[15:41:53] @ShiftIR,8,0,ER2
[15:41:53] @Set Odd Parity readback
[15:41:53] @Set Odd Parity
[15:41:53] @Set LA Start/Stop readback
[15:41:53] @Set LA Start/Stop 
[15:41:53] #Reveal IP Version = 1_6_042617
[15:41:53] @Get Pattern
[15:41:53] #pattern readout = a5a5
[15:41:53] pattern readout passed!
[15:41:53] @Get Tracy Signature
[15:41:53] @Get Tracy Signature
[15:41:53] #signature from core0 = 354344330
[15:41:53] signature from core0 passed!
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Opcode Value
[15:41:53] @Set Comp Value
[15:41:53] @Set Mask Value
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Event Count
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Event Count
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Event Count
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Event Count
[15:41:53] @Set Then Num
[15:41:53] @Set NEXT THEN
[15:41:53] @Set Cnt Cntg
[15:41:53] @Set Event Count
[15:41:53] @Set Event Count
[15:41:53] @Get BurstWrite CRC
[15:41:53] @Set Truth Tbl Addr Cnter Init
[15:41:53] @Set Truth Table Prog
[15:41:53] Configuring in burst mode....
[15:41:53] @Get BurstWrite CRC
[15:41:53] @Enable TE Trig
[15:41:53] @Enable Trig Output OR All readback
[15:41:53] @Enable Trig Output OR All
[15:41:53] @Set Pre-Trig Sample
[15:41:53] @Set Post-Trig Sample
[15:41:53] finished configuration of core0
[15:41:53] Starting all active cores....
[15:41:53] @ShiftIR,8,0,ER1
[15:41:53] @ShiftDR,21,0,data (select active cores)
[15:41:53] @ShiftIR,8,0,ER2
[15:41:53] @Set LA Start cores
[15:41:53] @UnlockCable
[15:41:53] Running all active cores....
[15:41:53] @LockCable
[15:41:53] Polling trigger memory of core0....
[15:41:53] @ShiftIR,8,0,ER1
[15:41:53] @ShiftDR,21,0,data (select core0)
[15:41:53] @ShiftIR,8,0,ER2
[15:41:53] @Get Force Trigger bit
[15:41:53] #TM_CTL_0=3
[15:41:53] @Get Trig Detected Cnt
[15:41:53] #numDetectedTriggers = 0
[15:41:53] @Get Mem Block Full Cnt
[15:41:53] #memFullCnt = 0
[15:41:53] detected 0 triggers of core0
[15:41:53] captured 0 memory blocks of core0
[15:41:53] @UnlockCable
[15:41:54] Running all active cores....
[15:41:54] @LockCable
[15:41:54] Polling trigger memory of core0....
[15:41:54] @ShiftIR,8,0,ER1
[15:41:54] @ShiftDR,21,0,data (select core0)
[15:41:54] @ShiftIR,8,0,ER2
[15:41:54] @Get Force Trigger bit
[15:41:54] #TM_CTL_0=3
[15:41:54] @Get Trig Detected Cnt
[15:41:54] #numDetectedTriggers = 0
[15:41:54] @Get Mem Block Full Cnt
[15:41:54] #memFullCnt = 0
[15:41:54] detected 0 triggers of core0
[15:41:54] captured 0 memory blocks of core0
[15:41:54] @UnlockCable
[15:41:55] Running all active cores....
[15:41:55] @LockCable
[15:41:55] Polling trigger memory of core0....
[15:41:55] @ShiftIR,8,0,ER1
[15:41:55] @ShiftDR,21,0,data (select core0)
[15:41:55] @ShiftIR,8,0,ER2
[15:41:55] @Get Force Trigger bit
[15:41:55] #TM_CTL_0=3
[15:41:55] @Get Trig Detected Cnt
[15:41:55] #numDetectedTriggers = 0
[15:41:55] @Get Mem Block Full Cnt
[15:41:55] #memFullCnt = 0
[15:41:55] detected 0 triggers of core0
[15:41:55] captured 0 memory blocks of core0
[15:41:55] @UnlockCable
[15:41:56] Running all active cores....
[15:41:56] @LockCable
[15:41:56] Polling trigger memory of core0....
[15:41:56] @ShiftIR,8,0,ER1
[15:41:56] @ShiftDR,21,0,data (select core0)
[15:41:56] @ShiftIR,8,0,ER2
[15:41:57] @Get Force Trigger bit
[15:41:57] #TM_CTL_0=3
[15:41:57] @Get Trig Detected Cnt
[15:41:57] #numDetectedTriggers = 0
[15:41:57] @Get Mem Block Full Cnt
[15:41:57] #memFullCnt = 0
[15:41:57] detected 0 triggers of core0
[15:41:57] captured 0 memory blocks of core0
[15:41:57] @UnlockCable
[15:41:58] Running all active cores....
[15:41:58] @LockCable
[15:41:58] Polling trigger memory of core0....
[15:41:58] @ShiftIR,8,0,ER1
[15:41:58] @ShiftDR,21,0,data (select core0)
[15:41:58] @ShiftIR,8,0,ER2
[15:41:58] @Get Force Trigger bit
[15:41:58] #TM_CTL_0=3
[15:41:58] @Get Trig Detected Cnt
[15:41:58] #numDetectedTriggers = 0
[15:41:58] @Get Mem Block Full Cnt
[15:41:58] #memFullCnt = 0
[15:41:58] detected 0 triggers of core0
[15:41:58] captured 0 memory blocks of core0
[15:41:58] @UnlockCable
[15:41:59] Running all active cores....
[15:41:59] @LockCable
[15:41:59] Polling trigger memory of core0....
[15:41:59] @ShiftIR,8,0,ER1
[15:41:59] @ShiftDR,21,0,data (select core0)
[15:41:59] @ShiftIR,8,0,ER2
[15:41:59] @Get Force Trigger bit
[15:41:59] #TM_CTL_0=3
[15:41:59] @Get Trig Detected Cnt
[15:41:59] #numDetectedTriggers = 0
[15:41:59] @Get Mem Block Full Cnt
[15:41:59] #memFullCnt = 0
[15:41:59] detected 0 triggers of core0
[15:41:59] captured 0 memory blocks of core0
[15:41:59] @UnlockCable
[15:42:00] Running all active cores....
[15:42:00] @LockCable
[15:42:00] Polling trigger memory of core0....
[15:42:00] @ShiftIR,8,0,ER1
[15:42:00] @ShiftDR,21,0,data (select core0)
[15:42:00] @ShiftIR,8,0,ER2
[15:42:00] @Get Force Trigger bit
[15:42:00] #TM_CTL_0=5
[15:42:00] @Get Trig Detected Cnt
[15:42:00] #numDetectedTriggers = 1
[15:42:00] @Get Mem Block Full Cnt
[15:42:00] #memFullCnt = 1
[15:42:00] Downloading trigger memory of core0....
[15:42:00] @Is LA Armed
[15:42:00] @Set LA Start/Stop readback
[15:42:00] @Set LA Start/Stop 
[15:42:00] @Set LA Start/Stop readback
[15:42:00] @Set LA Start/Stop 
[15:42:00] @Get Trig Detected Cnt
[15:42:00] #numDetectedTriggers = 1
[15:42:00] @Get Mem Block Full Cnt
[15:42:00] #memFullCnt = 1
[15:42:00] @Get Last Addr Written
[15:42:00] #lastAddrWritten = 1744
[15:42:00] @Get Multiple Trig Enbl
[15:42:00] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:42:00] @Get BurstRead CRC
[15:42:00] @Set Trace Mem Cnter Init
[15:42:00] Uploading in burst mode....
[15:42:00] @ShiftDR,491520,1,data (burst read)
[15:42:00] @GetTDO,data,491520
[15:42:00] @Get BurstRead CRC
[15:42:00] @Get BurstRead CRC
[15:42:00] @Get Pre-Trig Sample Num
[15:42:00] @Get Post-Trig Sample Num
[15:42:00] @Get Pre-Trig Samples Captured
[15:42:00] @Get Trig Ptr
[15:42:00] #trigPtr = 2006
[15:42:00] #dataSize=15, numRead=4096, trace_out=4096
[15:42:00] #trig0={blockPosition:0,triggerPosition:256}
[15:42:00] finished download trigger memory of core0
[15:42:00] @UnlockCable
[15:42:00] @ReleaseCablePort
[15:42:00] @Disconnect
[15:42:00] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:42:24] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:42:24] Connecting cableserver to run Reveal debugger....
[15:42:24] @Connect
[15:42:24] @SetSharableApplications,2,Reveal,Mico
[15:42:25] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:42:25] @LockCable
[15:42:25] @GetServerStatus
[15:42:25] @Read
[15:42:25] @SetTargetDevice,0
[15:42:25] Connecting core0....
[15:42:25] @ShiftIR,8,0,ER1
[15:42:25] @ShiftDR,21,0,data (select core0)
[15:42:25] @ShiftIR,8,0,ER2
[15:42:25] Configuring core0....
[15:42:25] @JumpState,RUN_TEST_IDLE
[15:42:25] @JumpState,RUN_TEST_IDLE
[15:42:25] @JumpState,RUN_TEST_IDLE
[15:42:25] @ShiftIR,8,0,NOP
[15:42:25] @JumpState,RUN_TEST_IDLE
[15:42:25] @ShiftIR,8,0,ER2
[15:42:25] @Set Odd Parity readback
[15:42:25] @Set Odd Parity
[15:42:25] @Set LA Start/Stop readback
[15:42:25] @Set LA Start/Stop 
[15:42:25] #Reveal IP Version = 1_6_042617
[15:42:25] @Get Pattern
[15:42:25] #pattern readout = a5a5
[15:42:25] pattern readout passed!
[15:42:25] @Get Tracy Signature
[15:42:25] @Get Tracy Signature
[15:42:25] #signature from core0 = 354344330
[15:42:25] signature from core0 passed!
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Opcode Value
[15:42:25] @Set Comp Value
[15:42:25] @Set Mask Value
[15:42:25] @Set Then Num
[15:42:25] @Set NEXT THEN
[15:42:25] @Set Cnt Cntg
[15:42:25] @Set Event Count
[15:42:25] @Set Then Num
[15:42:25] @Set NEXT THEN
[15:42:25] @Set Cnt Cntg
[15:42:25] @Set Event Count
[15:42:25] @Set Event Count
[15:42:25] @Set Then Num
[15:42:25] @Set NEXT THEN
[15:42:26] @Set Cnt Cntg
[15:42:26] @Set Event Count
[15:42:26] @Set Event Count
[15:42:26] @Set Then Num
[15:42:26] @Set NEXT THEN
[15:42:26] @Set Cnt Cntg
[15:42:26] @Set Event Count
[15:42:26] @Set Event Count
[15:42:26] @Set Then Num
[15:42:26] @Set NEXT THEN
[15:42:26] @Set Cnt Cntg
[15:42:26] @Set Event Count
[15:42:26] @Set Event Count
[15:42:26] @Set Then Num
[15:42:26] @Set NEXT THEN
[15:42:26] @Set Cnt Cntg
[15:42:26] @Set Event Count
[15:42:26] @Set Event Count
[15:42:26] @Get BurstWrite CRC
[15:42:26] @Set Truth Tbl Addr Cnter Init
[15:42:26] @Set Truth Table Prog
[15:42:26] Configuring in burst mode....
[15:42:26] @Get BurstWrite CRC
[15:42:26] @Enable TE Trig
[15:42:26] @Enable Trig Output OR All readback
[15:42:26] @Enable Trig Output OR All
[15:42:26] @Set Pre-Trig Sample
[15:42:26] @Set Post-Trig Sample
[15:42:26] finished configuration of core0
[15:42:26] Starting all active cores....
[15:42:26] @ShiftIR,8,0,ER1
[15:42:26] @ShiftDR,21,0,data (select active cores)
[15:42:26] @ShiftIR,8,0,ER2
[15:42:26] @Set LA Start cores
[15:42:26] @UnlockCable
[15:42:26] Running all active cores....
[15:42:26] @LockCable
[15:42:26] Polling trigger memory of core0....
[15:42:26] @ShiftIR,8,0,ER1
[15:42:26] @ShiftDR,21,0,data (select core0)
[15:42:26] @ShiftIR,8,0,ER2
[15:42:26] @Get Force Trigger bit
[15:42:26] #TM_CTL_0=3
[15:42:26] @Get Trig Detected Cnt
[15:42:26] #numDetectedTriggers = 0
[15:42:26] @Get Mem Block Full Cnt
[15:42:26] #memFullCnt = 0
[15:42:26] detected 0 triggers of core0
[15:42:26] captured 0 memory blocks of core0
[15:42:26] @UnlockCable
[15:42:27] Running all active cores....
[15:42:27] @LockCable
[15:42:27] Polling trigger memory of core0....
[15:42:27] @ShiftIR,8,0,ER1
[15:42:27] @ShiftDR,21,0,data (select core0)
[15:42:27] @ShiftIR,8,0,ER2
[15:42:27] @Get Force Trigger bit
[15:42:27] #TM_CTL_0=3
[15:42:27] User has manually triggered core0!
[15:42:27] @set Force Trigger bit
[15:42:27] @set Force Trigger bit
[15:42:27] @Get Trig Detected Cnt
[15:42:27] #numDetectedTriggers = 1
[15:42:27] @Get Mem Block Full Cnt
[15:42:27] #memFullCnt = 1
[15:42:27] Downloading trigger memory of core0....
[15:42:27] @Is LA Armed
[15:42:27] @Set LA Start/Stop readback
[15:42:27] @Set LA Start/Stop 
[15:42:27] @Set LA Start/Stop readback
[15:42:27] @Set LA Start/Stop 
[15:42:27] @Get Trig Detected Cnt
[15:42:27] #numDetectedTriggers = 1
[15:42:27] @Get Mem Block Full Cnt
[15:42:27] #memFullCnt = 1
[15:42:27] @Get Last Addr Written
[15:42:27] #lastAddrWritten = 1413
[15:42:27] @Get Multiple Trig Enbl
[15:42:27] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:42:27] @Get BurstRead CRC
[15:42:27] @Set Trace Mem Cnter Init
[15:42:27] Uploading in burst mode....
[15:42:27] @ShiftDR,491520,1,data (burst read)
[15:42:27] @GetTDO,data,491520
[15:42:27] @Get BurstRead CRC
[15:42:27] @Get BurstRead CRC
[15:42:27] @Get Pre-Trig Sample Num
[15:42:27] @Get Post-Trig Sample Num
[15:42:27] @Get Pre-Trig Samples Captured
[15:42:27] @Get Trig Ptr
[15:42:27] #trigPtr = 1675
[15:42:27] #dataSize=15, numRead=4096, trace_out=4096
[15:42:27] #trig0={blockPosition:0,triggerPosition:256}
[15:42:27] finished download trigger memory of core0
[15:42:27] @UnlockCable
[15:42:28] @ReleaseCablePort
[15:42:28] @Disconnect
[15:42:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:43:03] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:43:03] Connecting cableserver to run Reveal debugger....
[15:43:03] @Connect
[15:43:03] @SetSharableApplications,2,Reveal,Mico
[15:43:04] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:43:04] @LockCable
[15:43:04] @GetServerStatus
[15:43:04] @Read
[15:43:04] @SetTargetDevice,0
[15:43:04] Connecting core0....
[15:43:04] @ShiftIR,8,0,ER1
[15:43:04] @ShiftDR,21,0,data (select core0)
[15:43:04] @ShiftIR,8,0,ER2
[15:43:04] Configuring core0....
[15:43:04] @JumpState,RUN_TEST_IDLE
[15:43:04] @JumpState,RUN_TEST_IDLE
[15:43:04] @JumpState,RUN_TEST_IDLE
[15:43:04] @ShiftIR,8,0,NOP
[15:43:04] @JumpState,RUN_TEST_IDLE
[15:43:04] @ShiftIR,8,0,ER2
[15:43:04] @Set Odd Parity readback
[15:43:04] @Set Odd Parity
[15:43:04] @Set LA Start/Stop readback
[15:43:04] @Set LA Start/Stop 
[15:43:04] #Reveal IP Version = 1_6_042617
[15:43:04] @Get Pattern
[15:43:04] #pattern readout = a5a5
[15:43:04] pattern readout passed!
[15:43:04] @Get Tracy Signature
[15:43:04] @Get Tracy Signature
[15:43:04] #signature from core0 = 354344330
[15:43:04] signature from core0 passed!
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Opcode Value
[15:43:04] @Set Comp Value
[15:43:04] @Set Mask Value
[15:43:04] @Set Then Num
[15:43:04] @Set NEXT THEN
[15:43:04] @Set Cnt Cntg
[15:43:04] @Set Event Count
[15:43:04] @Set Then Num
[15:43:04] @Set NEXT THEN
[15:43:04] @Set Cnt Cntg
[15:43:05] @Set Event Count
[15:43:05] @Set Event Count
[15:43:05] @Set Then Num
[15:43:05] @Set NEXT THEN
[15:43:05] @Set Cnt Cntg
[15:43:05] @Set Event Count
[15:43:05] @Set Event Count
[15:43:05] @Set Then Num
[15:43:05] @Set NEXT THEN
[15:43:05] @Set Cnt Cntg
[15:43:05] @Set Event Count
[15:43:05] @Set Event Count
[15:43:05] @Set Then Num
[15:43:05] @Set NEXT THEN
[15:43:05] @Set Cnt Cntg
[15:43:05] @Set Event Count
[15:43:05] @Set Event Count
[15:43:05] @Set Then Num
[15:43:05] @Set NEXT THEN
[15:43:05] @Set Cnt Cntg
[15:43:05] @Set Event Count
[15:43:05] @Set Event Count
[15:43:05] @Get BurstWrite CRC
[15:43:05] @Set Truth Tbl Addr Cnter Init
[15:43:05] @Set Truth Table Prog
[15:43:05] Configuring in burst mode....
[15:43:05] @Get BurstWrite CRC
[15:43:05] @Enable TE Trig
[15:43:05] @Enable Trig Output OR All readback
[15:43:05] @Enable Trig Output OR All
[15:43:05] @Set Pre-Trig Sample
[15:43:05] @Set Post-Trig Sample
[15:43:05] finished configuration of core0
[15:43:05] Starting all active cores....
[15:43:05] @ShiftIR,8,0,ER1
[15:43:05] @ShiftDR,21,0,data (select active cores)
[15:43:05] @ShiftIR,8,0,ER2
[15:43:05] @Set LA Start cores
[15:43:05] @UnlockCable
[15:43:05] Running all active cores....
[15:43:05] @LockCable
[15:43:05] Polling trigger memory of core0....
[15:43:05] @ShiftIR,8,0,ER1
[15:43:05] @ShiftDR,21,0,data (select core0)
[15:43:05] @ShiftIR,8,0,ER2
[15:43:05] @Get Force Trigger bit
[15:43:05] #TM_CTL_0=3
[15:43:05] @Get Trig Detected Cnt
[15:43:05] #numDetectedTriggers = 1
[15:43:05] @Get Mem Block Full Cnt
[15:43:05] #memFullCnt = 1
[15:43:05] Downloading trigger memory of core0....
[15:43:05] @Is LA Armed
[15:43:05] @Set LA Start/Stop readback
[15:43:05] @Set LA Start/Stop 
[15:43:05] @Set LA Start/Stop readback
[15:43:05] @Set LA Start/Stop 
[15:43:05] @Get Trig Detected Cnt
[15:43:05] #numDetectedTriggers = 1
[15:43:05] @Get Mem Block Full Cnt
[15:43:05] #memFullCnt = 1
[15:43:05] @Get Last Addr Written
[15:43:05] #lastAddrWritten = 3840
[15:43:05] @Get Multiple Trig Enbl
[15:43:05] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:43:05] @Get BurstRead CRC
[15:43:05] @Set Trace Mem Cnter Init
[15:43:05] Uploading in burst mode....
[15:43:05] @ShiftDR,491520,1,data (burst read)
[15:43:05] @GetTDO,data,491520
[15:43:05] @Get BurstRead CRC
[15:43:05] @Get BurstRead CRC
[15:43:05] @Get Pre-Trig Sample Num
[15:43:05] @Get Post-Trig Sample Num
[15:43:05] @Get Pre-Trig Samples Captured
[15:43:05] @Get Trig Ptr
[15:43:05] #trigPtr = 6
[15:43:05] #dataSize=15, numRead=4096, trace_out=3841
[15:43:05] #trig0={blockPosition:0,triggerPosition:1}
[15:43:05] finished download trigger memory of core0
[15:43:05] @UnlockCable
[15:43:05] @ReleaseCablePort
[15:43:05] @Disconnect
[15:43:05] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:43:18] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:43:18] Connecting cableserver to run Reveal debugger....
[15:43:18] @Connect
[15:43:18] @SetSharableApplications,2,Reveal,Mico
[15:43:19] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:43:19] @LockCable
[15:43:19] @GetServerStatus
[15:43:19] @Read
[15:43:19] @SetTargetDevice,0
[15:43:20] Connecting core0....
[15:43:20] @ShiftIR,8,0,ER1
[15:43:20] @ShiftDR,21,0,data (select core0)
[15:43:20] @ShiftIR,8,0,ER2
[15:43:20] Configuring core0....
[15:43:20] @JumpState,RUN_TEST_IDLE
[15:43:20] @JumpState,RUN_TEST_IDLE
[15:43:20] @JumpState,RUN_TEST_IDLE
[15:43:20] @ShiftIR,8,0,NOP
[15:43:20] @JumpState,RUN_TEST_IDLE
[15:43:20] @ShiftIR,8,0,ER2
[15:43:20] @Set Odd Parity readback
[15:43:20] @Set Odd Parity
[15:43:20] @Set LA Start/Stop readback
[15:43:20] @Set LA Start/Stop 
[15:43:20] #Reveal IP Version = 1_6_042617
[15:43:20] @Get Pattern
[15:43:20] #pattern readout = a5a5
[15:43:20] pattern readout passed!
[15:43:20] @Get Tracy Signature
[15:43:20] @Get Tracy Signature
[15:43:20] #signature from core0 = 354344330
[15:43:20] signature from core0 passed!
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Opcode Value
[15:43:20] @Set Comp Value
[15:43:20] @Set Mask Value
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Event Count
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Event Count
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Event Count
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Event Count
[15:43:20] @Set Then Num
[15:43:20] @Set NEXT THEN
[15:43:20] @Set Cnt Cntg
[15:43:20] @Set Event Count
[15:43:20] @Set Event Count
[15:43:20] @Get BurstWrite CRC
[15:43:20] @Set Truth Tbl Addr Cnter Init
[15:43:20] @Set Truth Table Prog
[15:43:20] Configuring in burst mode....
[15:43:20] @Get BurstWrite CRC
[15:43:20] @Enable TE Trig
[15:43:20] @Enable Trig Output OR All readback
[15:43:20] @Enable Trig Output OR All
[15:43:20] @Set Pre-Trig Sample
[15:43:20] @Set Post-Trig Sample
[15:43:20] finished configuration of core0
[15:43:20] Starting all active cores....
[15:43:20] @ShiftIR,8,0,ER1
[15:43:20] @ShiftDR,21,0,data (select active cores)
[15:43:20] @ShiftIR,8,0,ER2
[15:43:20] @Set LA Start cores
[15:43:20] @UnlockCable
[15:43:20] Running all active cores....
[15:43:20] @LockCable
[15:43:20] Polling trigger memory of core0....
[15:43:20] @ShiftIR,8,0,ER1
[15:43:20] @ShiftDR,21,0,data (select core0)
[15:43:20] @ShiftIR,8,0,ER2
[15:43:20] @Get Force Trigger bit
[15:43:20] #TM_CTL_0=3
[15:43:20] @Get Trig Detected Cnt
[15:43:20] #numDetectedTriggers = 0
[15:43:20] @Get Mem Block Full Cnt
[15:43:20] #memFullCnt = 0
[15:43:20] detected 0 triggers of core0
[15:43:20] captured 0 memory blocks of core0
[15:43:20] @UnlockCable
[15:43:21] Running all active cores....
[15:43:21] @LockCable
[15:43:21] Polling trigger memory of core0....
[15:43:21] @ShiftIR,8,0,ER1
[15:43:21] @ShiftDR,21,0,data (select core0)
[15:43:21] @ShiftIR,8,0,ER2
[15:43:21] @Get Force Trigger bit
[15:43:21] #TM_CTL_0=3
[15:43:21] @Get Trig Detected Cnt
[15:43:21] #numDetectedTriggers = 0
[15:43:21] @Get Mem Block Full Cnt
[15:43:21] #memFullCnt = 0
[15:43:21] detected 0 triggers of core0
[15:43:21] captured 0 memory blocks of core0
[15:43:21] @UnlockCable
[15:43:22] Running all active cores....
[15:43:22] @LockCable
[15:43:22] Polling trigger memory of core0....
[15:43:22] @ShiftIR,8,0,ER1
[15:43:22] @ShiftDR,21,0,data (select core0)
[15:43:22] @ShiftIR,8,0,ER2
[15:43:22] @Get Force Trigger bit
[15:43:22] #TM_CTL_0=3
[15:43:22] @Get Trig Detected Cnt
[15:43:22] #numDetectedTriggers = 0
[15:43:22] @Get Mem Block Full Cnt
[15:43:22] #memFullCnt = 0
[15:43:22] detected 0 triggers of core0
[15:43:22] captured 0 memory blocks of core0
[15:43:22] @UnlockCable
[15:43:23] Running all active cores....
[15:43:23] @LockCable
[15:43:23] Polling trigger memory of core0....
[15:43:23] @ShiftIR,8,0,ER1
[15:43:23] @ShiftDR,21,0,data (select core0)
[15:43:23] @ShiftIR,8,0,ER2
[15:43:23] @Get Force Trigger bit
[15:43:23] #TM_CTL_0=3
[15:43:23] User has manually triggered core0!
[15:43:23] @set Force Trigger bit
[15:43:23] @set Force Trigger bit
[15:43:23] @Get Trig Detected Cnt
[15:43:23] #numDetectedTriggers = 1
[15:43:23] @Get Mem Block Full Cnt
[15:43:23] #memFullCnt = 1
[15:43:23] Downloading trigger memory of core0....
[15:43:23] @Is LA Armed
[15:43:23] @Set LA Start/Stop readback
[15:43:23] @Set LA Start/Stop 
[15:43:23] @Set LA Start/Stop readback
[15:43:23] @Set LA Start/Stop 
[15:43:23] @Get Trig Detected Cnt
[15:43:23] #numDetectedTriggers = 1
[15:43:23] @Get Mem Block Full Cnt
[15:43:23] #memFullCnt = 1
[15:43:23] @Get Last Addr Written
[15:43:23] #lastAddrWritten = 2475
[15:43:23] @Get Multiple Trig Enbl
[15:43:23] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:43:23] @Get BurstRead CRC
[15:43:23] @Set Trace Mem Cnter Init
[15:43:24] Uploading in burst mode....
[15:43:24] @ShiftDR,491520,1,data (burst read)
[15:43:24] @GetTDO,data,491520
[15:43:24] @Get BurstRead CRC
[15:43:24] @Get BurstRead CRC
[15:43:24] @Get Pre-Trig Sample Num
[15:43:24] @Get Post-Trig Sample Num
[15:43:24] @Get Pre-Trig Samples Captured
[15:43:24] @Get Trig Ptr
[15:43:24] #trigPtr = 2737
[15:43:24] #dataSize=15, numRead=4096, trace_out=4096
[15:43:24] #trig0={blockPosition:0,triggerPosition:256}
[15:43:24] finished download trigger memory of core0
[15:43:24] @UnlockCable
[15:43:24] @ReleaseCablePort
[15:43:24] @Disconnect
[15:43:24] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:43:32] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:43:32] Connecting cableserver to run Reveal debugger....
[15:43:32] @Connect
[15:43:32] @SetSharableApplications,2,Reveal,Mico
[15:43:33] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:43:33] @LockCable
[15:43:33] @GetServerStatus
[15:43:33] @Read
[15:43:33] @SetTargetDevice,0
[15:43:33] Connecting core0....
[15:43:33] @ShiftIR,8,0,ER1
[15:43:33] @ShiftDR,21,0,data (select core0)
[15:43:33] @ShiftIR,8,0,ER2
[15:43:33] Configuring core0....
[15:43:33] @JumpState,RUN_TEST_IDLE
[15:43:33] @JumpState,RUN_TEST_IDLE
[15:43:33] @JumpState,RUN_TEST_IDLE
[15:43:33] @ShiftIR,8,0,NOP
[15:43:33] @JumpState,RUN_TEST_IDLE
[15:43:33] @ShiftIR,8,0,ER2
[15:43:33] @Set Odd Parity readback
[15:43:33] @Set Odd Parity
[15:43:33] @Set LA Start/Stop readback
[15:43:33] @Set LA Start/Stop 
[15:43:33] #Reveal IP Version = 1_6_042617
[15:43:33] @Get Pattern
[15:43:33] #pattern readout = a5a5
[15:43:33] pattern readout passed!
[15:43:33] @Get Tracy Signature
[15:43:33] @Get Tracy Signature
[15:43:33] #signature from core0 = 354344330
[15:43:33] signature from core0 passed!
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Opcode Value
[15:43:33] @Set Comp Value
[15:43:33] @Set Mask Value
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Event Count
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Event Count
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Event Count
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Event Count
[15:43:33] @Set Then Num
[15:43:33] @Set NEXT THEN
[15:43:33] @Set Cnt Cntg
[15:43:33] @Set Event Count
[15:43:33] @Set Event Count
[15:43:33] @Get BurstWrite CRC
[15:43:33] @Set Truth Tbl Addr Cnter Init
[15:43:33] @Set Truth Table Prog
[15:43:33] Configuring in burst mode....
[15:43:33] @Get BurstWrite CRC
[15:43:33] @Enable TE Trig
[15:43:33] @Enable Trig Output OR All readback
[15:43:33] @Enable Trig Output OR All
[15:43:33] @Set Pre-Trig Sample
[15:43:33] @Set Post-Trig Sample
[15:43:33] finished configuration of core0
[15:43:33] Starting all active cores....
[15:43:33] @ShiftIR,8,0,ER1
[15:43:33] @ShiftDR,21,0,data (select active cores)
[15:43:33] @ShiftIR,8,0,ER2
[15:43:33] @Set LA Start cores
[15:43:33] @UnlockCable
[15:43:33] Running all active cores....
[15:43:33] @LockCable
[15:43:33] Polling trigger memory of core0....
[15:43:33] @ShiftIR,8,0,ER1
[15:43:33] @ShiftDR,21,0,data (select core0)
[15:43:33] @ShiftIR,8,0,ER2
[15:43:33] @Get Force Trigger bit
[15:43:33] #TM_CTL_0=3
[15:43:33] @Get Trig Detected Cnt
[15:43:33] #numDetectedTriggers = 0
[15:43:33] @Get Mem Block Full Cnt
[15:43:33] #memFullCnt = 0
[15:43:33] detected 0 triggers of core0
[15:43:33] captured 0 memory blocks of core0
[15:43:33] @UnlockCable
[15:43:35] Running all active cores....
[15:43:35] @LockCable
[15:43:35] Polling trigger memory of core0....
[15:43:35] @ShiftIR,8,0,ER1
[15:43:35] @ShiftDR,21,0,data (select core0)
[15:43:35] @ShiftIR,8,0,ER2
[15:43:35] @Get Force Trigger bit
[15:43:35] #TM_CTL_0=3
[15:43:35] User has manually triggered core0!
[15:43:35] @set Force Trigger bit
[15:43:35] @set Force Trigger bit
[15:43:35] @Get Trig Detected Cnt
[15:43:35] #numDetectedTriggers = 1
[15:43:35] @Get Mem Block Full Cnt
[15:43:35] #memFullCnt = 1
[15:43:35] Downloading trigger memory of core0....
[15:43:35] @Is LA Armed
[15:43:35] @Set LA Start/Stop readback
[15:43:35] @Set LA Start/Stop 
[15:43:35] @Set LA Start/Stop readback
[15:43:35] @Set LA Start/Stop 
[15:43:35] @Get Trig Detected Cnt
[15:43:35] #numDetectedTriggers = 1
[15:43:35] @Get Mem Block Full Cnt
[15:43:35] #memFullCnt = 1
[15:43:35] @Get Last Addr Written
[15:43:35] #lastAddrWritten = 883
[15:43:35] @Get Multiple Trig Enbl
[15:43:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:43:35] @Get BurstRead CRC
[15:43:35] @Set Trace Mem Cnter Init
[15:43:35] Uploading in burst mode....
[15:43:35] @ShiftDR,491520,1,data (burst read)
[15:43:35] @GetTDO,data,491520
[15:43:35] @Get BurstRead CRC
[15:43:35] @Get BurstRead CRC
[15:43:35] @Get Pre-Trig Sample Num
[15:43:35] @Get Post-Trig Sample Num
[15:43:35] @Get Pre-Trig Samples Captured
[15:43:35] @Get Trig Ptr
[15:43:35] #trigPtr = 1145
[15:43:35] #dataSize=15, numRead=4096, trace_out=4096
[15:43:35] #trig0={blockPosition:0,triggerPosition:256}
[15:43:35] finished download trigger memory of core0
[15:43:35] @UnlockCable
[15:43:35] @ReleaseCablePort
[15:43:35] @Disconnect
[15:43:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:43:55] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:43:55] Connecting cableserver to run Reveal debugger....
[15:43:55] @Connect
[15:43:55] @SetSharableApplications,2,Reveal,Mico
[15:43:56] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:43:56] @LockCable
[15:43:56] @GetServerStatus
[15:43:56] @Read
[15:43:56] @SetTargetDevice,0
[15:43:56] Connecting core0....
[15:43:56] @ShiftIR,8,0,ER1
[15:43:56] @ShiftDR,21,0,data (select core0)
[15:43:56] @ShiftIR,8,0,ER2
[15:43:56] Configuring core0....
[15:43:56] @JumpState,RUN_TEST_IDLE
[15:43:56] @JumpState,RUN_TEST_IDLE
[15:43:56] @JumpState,RUN_TEST_IDLE
[15:43:56] @ShiftIR,8,0,NOP
[15:43:56] @JumpState,RUN_TEST_IDLE
[15:43:56] @ShiftIR,8,0,ER2
[15:43:56] @Set Odd Parity readback
[15:43:56] @Set Odd Parity
[15:43:56] @Set LA Start/Stop readback
[15:43:56] @Set LA Start/Stop 
[15:43:56] #Reveal IP Version = 1_6_042617
[15:43:56] @Get Pattern
[15:43:56] #pattern readout = a5a5
[15:43:56] pattern readout passed!
[15:43:56] @Get Tracy Signature
[15:43:56] @Get Tracy Signature
[15:43:56] #signature from core0 = 354344330
[15:43:56] signature from core0 passed!
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Opcode Value
[15:43:56] @Set Comp Value
[15:43:56] @Set Mask Value
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Event Count
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Event Count
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Event Count
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Event Count
[15:43:56] @Set Then Num
[15:43:56] @Set NEXT THEN
[15:43:56] @Set Cnt Cntg
[15:43:56] @Set Event Count
[15:43:56] @Set Event Count
[15:43:56] @Get BurstWrite CRC
[15:43:56] @Set Truth Tbl Addr Cnter Init
[15:43:56] @Set Truth Table Prog
[15:43:56] Configuring in burst mode....
[15:43:56] @Get BurstWrite CRC
[15:43:56] @Enable TE Trig
[15:43:56] @Enable Trig Output OR All readback
[15:43:56] @Enable Trig Output OR All
[15:43:56] @Set Pre-Trig Sample
[15:43:56] @Set Post-Trig Sample
[15:43:56] finished configuration of core0
[15:43:57] Starting all active cores....
[15:43:57] @ShiftIR,8,0,ER1
[15:43:57] @ShiftDR,21,0,data (select active cores)
[15:43:57] @ShiftIR,8,0,ER2
[15:43:57] @Set LA Start cores
[15:43:57] @UnlockCable
[15:43:57] Running all active cores....
[15:43:57] @LockCable
[15:43:57] Polling trigger memory of core0....
[15:43:57] @ShiftIR,8,0,ER1
[15:43:57] @ShiftDR,21,0,data (select core0)
[15:43:57] @ShiftIR,8,0,ER2
[15:43:57] @Get Force Trigger bit
[15:43:57] #TM_CTL_0=3
[15:43:57] @Get Trig Detected Cnt
[15:43:57] #numDetectedTriggers = 0
[15:43:57] @Get Mem Block Full Cnt
[15:43:57] #memFullCnt = 0
[15:43:57] detected 0 triggers of core0
[15:43:57] captured 0 memory blocks of core0
[15:43:57] @UnlockCable
[15:43:58] Running all active cores....
[15:43:58] @LockCable
[15:43:58] Polling trigger memory of core0....
[15:43:58] @ShiftIR,8,0,ER1
[15:43:58] @ShiftDR,21,0,data (select core0)
[15:43:58] @ShiftIR,8,0,ER2
[15:43:58] @Get Force Trigger bit
[15:43:58] #TM_CTL_0=3
[15:43:58] @Get Trig Detected Cnt
[15:43:58] #numDetectedTriggers = 0
[15:43:58] @Get Mem Block Full Cnt
[15:43:58] #memFullCnt = 0
[15:43:58] detected 0 triggers of core0
[15:43:58] captured 0 memory blocks of core0
[15:43:58] @UnlockCable
[15:43:59] Running all active cores....
[15:43:59] @LockCable
[15:43:59] Polling trigger memory of core0....
[15:43:59] @ShiftIR,8,0,ER1
[15:43:59] @ShiftDR,21,0,data (select core0)
[15:43:59] @ShiftIR,8,0,ER2
[15:43:59] @Get Force Trigger bit
[15:43:59] #TM_CTL_0=3
[15:43:59] @Get Trig Detected Cnt
[15:43:59] #numDetectedTriggers = 0
[15:43:59] @Get Mem Block Full Cnt
[15:43:59] #memFullCnt = 0
[15:43:59] detected 0 triggers of core0
[15:43:59] captured 0 memory blocks of core0
[15:43:59] @UnlockCable
[15:44:00] Running all active cores....
[15:44:00] @LockCable
[15:44:00] Polling trigger memory of core0....
[15:44:00] @ShiftIR,8,0,ER1
[15:44:00] @ShiftDR,21,0,data (select core0)
[15:44:00] @ShiftIR,8,0,ER2
[15:44:00] @Get Force Trigger bit
[15:44:00] #TM_CTL_0=3
[15:44:00] @Get Trig Detected Cnt
[15:44:00] #numDetectedTriggers = 0
[15:44:00] @Get Mem Block Full Cnt
[15:44:00] #memFullCnt = 0
[15:44:00] detected 0 triggers of core0
[15:44:00] captured 0 memory blocks of core0
[15:44:00] @UnlockCable
[15:44:01] Running all active cores....
[15:44:01] @LockCable
[15:44:01] Polling trigger memory of core0....
[15:44:01] @ShiftIR,8,0,ER1
[15:44:01] @ShiftDR,21,0,data (select core0)
[15:44:01] @ShiftIR,8,0,ER2
[15:44:01] @Get Force Trigger bit
[15:44:01] #TM_CTL_0=3
[15:44:01] User has manually triggered core0!
[15:44:01] @set Force Trigger bit
[15:44:01] @set Force Trigger bit
[15:44:01] @Get Trig Detected Cnt
[15:44:01] #numDetectedTriggers = 1
[15:44:01] @Get Mem Block Full Cnt
[15:44:01] #memFullCnt = 1
[15:44:01] Downloading trigger memory of core0....
[15:44:01] @Is LA Armed
[15:44:01] @Set LA Start/Stop readback
[15:44:01] @Set LA Start/Stop 
[15:44:01] @Set LA Start/Stop readback
[15:44:01] @Set LA Start/Stop 
[15:44:01] @Get Trig Detected Cnt
[15:44:01] #numDetectedTriggers = 1
[15:44:01] @Get Mem Block Full Cnt
[15:44:01] #memFullCnt = 1
[15:44:01] @Get Last Addr Written
[15:44:01] #lastAddrWritten = 1877
[15:44:01] @Get Multiple Trig Enbl
[15:44:01] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:44:01] @Get BurstRead CRC
[15:44:01] @Set Trace Mem Cnter Init
[15:44:01] Uploading in burst mode....
[15:44:01] @ShiftDR,491520,1,data (burst read)
[15:44:01] @GetTDO,data,491520
[15:44:01] @Get BurstRead CRC
[15:44:01] @Get BurstRead CRC
[15:44:01] @Get Pre-Trig Sample Num
[15:44:01] @Get Post-Trig Sample Num
[15:44:01] @Get Pre-Trig Samples Captured
[15:44:01] @Get Trig Ptr
[15:44:01] #trigPtr = 2139
[15:44:01] #dataSize=15, numRead=4096, trace_out=4096
[15:44:01] #trig0={blockPosition:0,triggerPosition:256}
[15:44:01] finished download trigger memory of core0
[15:44:01] @UnlockCable
[15:44:01] @ReleaseCablePort
[15:44:01] @Disconnect
[15:44:01] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:45:46] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:45:46] Connecting cableserver to run Reveal debugger....
[15:45:46] @Connect
[15:45:46] @SetSharableApplications,2,Reveal,Mico
[15:45:47] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:45:47] @LockCable
[15:45:47] @GetServerStatus
[15:45:47] @Read
[15:45:47] @SetTargetDevice,0
[15:45:47] Connecting core0....
[15:45:47] @ShiftIR,8,0,ER1
[15:45:47] @ShiftDR,21,0,data (select core0)
[15:45:47] @ShiftIR,8,0,ER2
[15:45:47] Configuring core0....
[15:45:47] @JumpState,RUN_TEST_IDLE
[15:45:47] @JumpState,RUN_TEST_IDLE
[15:45:47] @JumpState,RUN_TEST_IDLE
[15:45:47] @ShiftIR,8,0,NOP
[15:45:47] @JumpState,RUN_TEST_IDLE
[15:45:47] @ShiftIR,8,0,ER2
[15:45:47] @Set Odd Parity readback
[15:45:47] @Set Odd Parity
[15:45:47] @Set LA Start/Stop readback
[15:45:47] @Set LA Start/Stop 
[15:45:47] #Reveal IP Version = 1_6_042617
[15:45:47] @Get Pattern
[15:45:47] #pattern readout = a5a5
[15:45:47] pattern readout passed!
[15:45:47] @Get Tracy Signature
[15:45:47] @Get Tracy Signature
[15:45:47] #signature from core0 = 354344330
[15:45:47] signature from core0 passed!
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Opcode Value
[15:45:47] @Set Comp Value
[15:45:47] @Set Mask Value
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Event Count
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Event Count
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Event Count
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Event Count
[15:45:47] @Set Then Num
[15:45:47] @Set NEXT THEN
[15:45:47] @Set Cnt Cntg
[15:45:47] @Set Event Count
[15:45:47] @Set Event Count
[15:45:47] @Get BurstWrite CRC
[15:45:47] @Set Truth Tbl Addr Cnter Init
[15:45:47] @Set Truth Table Prog
[15:45:47] Configuring in burst mode....
[15:45:47] @Get BurstWrite CRC
[15:45:47] @Enable TE Trig
[15:45:47] @Enable Trig Output OR All readback
[15:45:47] @Enable Trig Output OR All
[15:45:47] @Set Pre-Trig Sample
[15:45:47] @Set Post-Trig Sample
[15:45:47] finished configuration of core0
[15:45:47] Starting all active cores....
[15:45:47] @ShiftIR,8,0,ER1
[15:45:47] @ShiftDR,21,0,data (select active cores)
[15:45:47] @ShiftIR,8,0,ER2
[15:45:47] @Set LA Start cores
[15:45:47] @UnlockCable
[15:45:47] Running all active cores....
[15:45:47] @LockCable
[15:45:47] Polling trigger memory of core0....
[15:45:47] @ShiftIR,8,0,ER1
[15:45:47] @ShiftDR,21,0,data (select core0)
[15:45:47] @ShiftIR,8,0,ER2
[15:45:47] @Get Force Trigger bit
[15:45:47] #TM_CTL_0=3
[15:45:47] @Get Trig Detected Cnt
[15:45:47] #numDetectedTriggers = 1
[15:45:47] @Get Mem Block Full Cnt
[15:45:47] #memFullCnt = 1
[15:45:47] Downloading trigger memory of core0....
[15:45:47] @Is LA Armed
[15:45:47] @Set LA Start/Stop readback
[15:45:47] @Set LA Start/Stop 
[15:45:47] @Set LA Start/Stop readback
[15:45:47] @Set LA Start/Stop 
[15:45:47] @Get Trig Detected Cnt
[15:45:47] #numDetectedTriggers = 1
[15:45:47] @Get Mem Block Full Cnt
[15:45:47] #memFullCnt = 1
[15:45:47] @Get Last Addr Written
[15:45:47] #lastAddrWritten = 3840
[15:45:47] @Get Multiple Trig Enbl
[15:45:47] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:45:47] @Get BurstRead CRC
[15:45:47] @Set Trace Mem Cnter Init
[15:45:47] Uploading in burst mode....
[15:45:47] @ShiftDR,491520,1,data (burst read)
[15:45:47] @GetTDO,data,491520
[15:45:47] @Get BurstRead CRC
[15:45:47] @Get BurstRead CRC
[15:45:47] @Get Pre-Trig Sample Num
[15:45:47] @Get Post-Trig Sample Num
[15:45:47] @Get Pre-Trig Samples Captured
[15:45:47] @Get Trig Ptr
[15:45:47] #trigPtr = 6
[15:45:47] #dataSize=15, numRead=4096, trace_out=3841
[15:45:47] #trig0={blockPosition:0,triggerPosition:1}
[15:45:47] finished download trigger memory of core0
[15:45:47] @UnlockCable
[15:45:48] @ReleaseCablePort
[15:45:48] @Disconnect
[15:45:48] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:46:25] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:46:25] Connecting cableserver to run Reveal debugger....
[15:46:25] @Connect
[15:46:25] @SetSharableApplications,2,Reveal,Mico
[15:46:27] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:46:27] @LockCable
[15:46:27] @GetServerStatus
[15:46:27] @Read
[15:46:27] @SetTargetDevice,0
[15:46:27] Connecting core0....
[15:46:27] @ShiftIR,8,0,ER1
[15:46:27] @ShiftDR,21,0,data (select core0)
[15:46:27] @ShiftIR,8,0,ER2
[15:46:27] Configuring core0....
[15:46:27] @JumpState,RUN_TEST_IDLE
[15:46:27] @JumpState,RUN_TEST_IDLE
[15:46:27] @JumpState,RUN_TEST_IDLE
[15:46:27] @ShiftIR,8,0,NOP
[15:46:27] @JumpState,RUN_TEST_IDLE
[15:46:27] @ShiftIR,8,0,ER2
[15:46:27] @Set Odd Parity readback
[15:46:27] @Set Odd Parity
[15:46:27] @Set LA Start/Stop readback
[15:46:27] @Set LA Start/Stop 
[15:46:27] #Reveal IP Version = 1_6_042617
[15:46:27] @Get Pattern
[15:46:27] #pattern readout = a5a5
[15:46:27] pattern readout passed!
[15:46:27] @Get Tracy Signature
[15:46:27] @Get Tracy Signature
[15:46:27] #signature from core0 = 354344330
[15:46:27] signature from core0 passed!
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Opcode Value
[15:46:27] @Set Comp Value
[15:46:27] @Set Mask Value
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Event Count
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Event Count
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Event Count
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Event Count
[15:46:27] @Set Then Num
[15:46:27] @Set NEXT THEN
[15:46:27] @Set Cnt Cntg
[15:46:27] @Set Event Count
[15:46:27] @Set Event Count
[15:46:27] @Get BurstWrite CRC
[15:46:27] @Set Truth Tbl Addr Cnter Init
[15:46:27] @Set Truth Table Prog
[15:46:27] Configuring in burst mode....
[15:46:27] @Get BurstWrite CRC
[15:46:27] @Enable TE Trig
[15:46:27] @Enable Trig Output OR All readback
[15:46:27] @Enable Trig Output OR All
[15:46:27] @Set Pre-Trig Sample
[15:46:27] @Set Post-Trig Sample
[15:46:27] finished configuration of core0
[15:46:27] Starting all active cores....
[15:46:27] @ShiftIR,8,0,ER1
[15:46:27] @ShiftDR,21,0,data (select active cores)
[15:46:27] @ShiftIR,8,0,ER2
[15:46:27] @Set LA Start cores
[15:46:27] @UnlockCable
[15:46:27] Running all active cores....
[15:46:27] @LockCable
[15:46:27] Polling trigger memory of core0....
[15:46:27] @ShiftIR,8,0,ER1
[15:46:27] @ShiftDR,21,0,data (select core0)
[15:46:27] @ShiftIR,8,0,ER2
[15:46:27] @Get Force Trigger bit
[15:46:27] #TM_CTL_0=3
[15:46:27] @Get Trig Detected Cnt
[15:46:27] #numDetectedTriggers = 1
[15:46:27] @Get Mem Block Full Cnt
[15:46:27] #memFullCnt = 1
[15:46:27] Downloading trigger memory of core0....
[15:46:27] @Is LA Armed
[15:46:27] @Set LA Start/Stop readback
[15:46:27] @Set LA Start/Stop 
[15:46:27] @Set LA Start/Stop readback
[15:46:27] @Set LA Start/Stop 
[15:46:27] @Get Trig Detected Cnt
[15:46:27] #numDetectedTriggers = 1
[15:46:27] @Get Mem Block Full Cnt
[15:46:27] #memFullCnt = 1
[15:46:27] @Get Last Addr Written
[15:46:27] #lastAddrWritten = 3840
[15:46:27] @Get Multiple Trig Enbl
[15:46:27] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:46:27] @Get BurstRead CRC
[15:46:27] @Set Trace Mem Cnter Init
[15:46:27] Uploading in burst mode....
[15:46:27] @ShiftDR,491520,1,data (burst read)
[15:46:27] @GetTDO,data,491520
[15:46:27] @Get BurstRead CRC
[15:46:27] @Get BurstRead CRC
[15:46:28] @Get Pre-Trig Sample Num
[15:46:28] @Get Post-Trig Sample Num
[15:46:28] @Get Pre-Trig Samples Captured
[15:46:28] @Get Trig Ptr
[15:46:28] #trigPtr = 6
[15:46:28] #dataSize=15, numRead=4096, trace_out=3841
[15:46:28] #trig0={blockPosition:0,triggerPosition:1}
[15:46:28] finished download trigger memory of core0
[15:46:28] @UnlockCable
[15:46:28] @ReleaseCablePort
[15:46:28] @Disconnect
[15:46:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:46:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:46:33] Connecting cableserver to run Reveal debugger....
[15:46:33] @Connect
[15:46:33] @SetSharableApplications,2,Reveal,Mico
[15:46:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:46:34] @LockCable
[15:46:34] @GetServerStatus
[15:46:34] @Read
[15:46:34] @SetTargetDevice,0
[15:46:34] Connecting core0....
[15:46:34] @ShiftIR,8,0,ER1
[15:46:34] @ShiftDR,21,0,data (select core0)
[15:46:34] @ShiftIR,8,0,ER2
[15:46:34] Configuring core0....
[15:46:34] @JumpState,RUN_TEST_IDLE
[15:46:34] @JumpState,RUN_TEST_IDLE
[15:46:34] @JumpState,RUN_TEST_IDLE
[15:46:34] @ShiftIR,8,0,NOP
[15:46:34] @JumpState,RUN_TEST_IDLE
[15:46:34] @ShiftIR,8,0,ER2
[15:46:34] @Set Odd Parity readback
[15:46:34] @Set Odd Parity
[15:46:34] @Set LA Start/Stop readback
[15:46:34] @Set LA Start/Stop 
[15:46:34] #Reveal IP Version = 1_6_042617
[15:46:34] @Get Pattern
[15:46:34] #pattern readout = a5a5
[15:46:34] pattern readout passed!
[15:46:34] @Get Tracy Signature
[15:46:34] @Get Tracy Signature
[15:46:34] #signature from core0 = 354344330
[15:46:34] signature from core0 passed!
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Opcode Value
[15:46:34] @Set Comp Value
[15:46:34] @Set Mask Value
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Event Count
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Event Count
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Event Count
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Event Count
[15:46:34] @Set Then Num
[15:46:34] @Set NEXT THEN
[15:46:34] @Set Cnt Cntg
[15:46:34] @Set Event Count
[15:46:34] @Set Event Count
[15:46:34] @Get BurstWrite CRC
[15:46:34] @Set Truth Tbl Addr Cnter Init
[15:46:34] @Set Truth Table Prog
[15:46:34] Configuring in burst mode....
[15:46:34] @Get BurstWrite CRC
[15:46:34] @Enable TE Trig
[15:46:34] @Enable Trig Output OR All readback
[15:46:34] @Enable Trig Output OR All
[15:46:34] @Set Pre-Trig Sample
[15:46:34] @Set Post-Trig Sample
[15:46:34] finished configuration of core0
[15:46:34] Starting all active cores....
[15:46:34] @ShiftIR,8,0,ER1
[15:46:34] @ShiftDR,21,0,data (select active cores)
[15:46:34] @ShiftIR,8,0,ER2
[15:46:34] @Set LA Start cores
[15:46:34] @UnlockCable
[15:46:34] Running all active cores....
[15:46:34] @LockCable
[15:46:34] Polling trigger memory of core0....
[15:46:34] @ShiftIR,8,0,ER1
[15:46:34] @ShiftDR,21,0,data (select core0)
[15:46:34] @ShiftIR,8,0,ER2
[15:46:34] @Get Force Trigger bit
[15:46:34] #TM_CTL_0=3
[15:46:34] @Get Trig Detected Cnt
[15:46:34] #numDetectedTriggers = 1
[15:46:34] @Get Mem Block Full Cnt
[15:46:34] #memFullCnt = 1
[15:46:34] Downloading trigger memory of core0....
[15:46:34] @Is LA Armed
[15:46:34] @Set LA Start/Stop readback
[15:46:34] @Set LA Start/Stop 
[15:46:34] @Set LA Start/Stop readback
[15:46:34] @Set LA Start/Stop 
[15:46:34] @Get Trig Detected Cnt
[15:46:34] #numDetectedTriggers = 1
[15:46:34] @Get Mem Block Full Cnt
[15:46:34] #memFullCnt = 1
[15:46:34] @Get Last Addr Written
[15:46:34] #lastAddrWritten = 3840
[15:46:34] @Get Multiple Trig Enbl
[15:46:34] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:46:34] @Get BurstRead CRC
[15:46:34] @Set Trace Mem Cnter Init
[15:46:34] Uploading in burst mode....
[15:46:35] @ShiftDR,491520,1,data (burst read)
[15:46:35] @GetTDO,data,491520
[15:46:35] @Get BurstRead CRC
[15:46:35] @Get BurstRead CRC
[15:46:35] @Get Pre-Trig Sample Num
[15:46:35] @Get Post-Trig Sample Num
[15:46:35] @Get Pre-Trig Samples Captured
[15:46:35] @Get Trig Ptr
[15:46:35] #trigPtr = 6
[15:46:35] #dataSize=15, numRead=4096, trace_out=3841
[15:46:35] #trig0={blockPosition:0,triggerPosition:1}
[15:46:35] finished download trigger memory of core0
[15:46:35] @UnlockCable
[15:46:35] @ReleaseCablePort
[15:46:35] @Disconnect
[15:46:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:46:55] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:46:55] Connecting cableserver to run Reveal debugger....
[15:46:55] @Connect
[15:46:55] @SetSharableApplications,2,Reveal,Mico
[15:46:56] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:46:56] @LockCable
[15:46:56] @GetServerStatus
[15:46:56] @Read
[15:46:56] @SetTargetDevice,0
[15:46:56] Connecting core0....
[15:46:56] @ShiftIR,8,0,ER1
[15:46:56] @ShiftDR,21,0,data (select core0)
[15:46:56] @ShiftIR,8,0,ER2
[15:46:56] Configuring core0....
[15:46:56] @JumpState,RUN_TEST_IDLE
[15:46:56] @JumpState,RUN_TEST_IDLE
[15:46:56] @JumpState,RUN_TEST_IDLE
[15:46:56] @ShiftIR,8,0,NOP
[15:46:56] @JumpState,RUN_TEST_IDLE
[15:46:56] @ShiftIR,8,0,ER2
[15:46:56] @Set Odd Parity readback
[15:46:56] @Set Odd Parity
[15:46:56] @Set LA Start/Stop readback
[15:46:56] @Set LA Start/Stop 
[15:46:56] #Reveal IP Version = 1_6_042617
[15:46:56] @Get Pattern
[15:46:56] #pattern readout = a5a5
[15:46:56] pattern readout passed!
[15:46:56] @Get Tracy Signature
[15:46:56] @Get Tracy Signature
[15:46:56] #signature from core0 = 354344330
[15:46:56] signature from core0 passed!
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Opcode Value
[15:46:56] @Set Comp Value
[15:46:56] @Set Mask Value
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Event Count
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Event Count
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Event Count
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Event Count
[15:46:56] @Set Then Num
[15:46:56] @Set NEXT THEN
[15:46:56] @Set Cnt Cntg
[15:46:56] @Set Event Count
[15:46:56] @Set Event Count
[15:46:56] @Get BurstWrite CRC
[15:46:56] @Set Truth Tbl Addr Cnter Init
[15:46:56] @Set Truth Table Prog
[15:46:56] Configuring in burst mode....
[15:46:56] @Get BurstWrite CRC
[15:46:56] @Enable TE Trig
[15:46:56] @Enable Trig Output OR All readback
[15:46:56] @Enable Trig Output OR All
[15:46:56] @Set Pre-Trig Sample
[15:46:56] @Set Post-Trig Sample
[15:46:56] finished configuration of core0
[15:46:56] Starting all active cores....
[15:46:56] @ShiftIR,8,0,ER1
[15:46:56] @ShiftDR,21,0,data (select active cores)
[15:46:56] @ShiftIR,8,0,ER2
[15:46:56] @Set LA Start cores
[15:46:56] @UnlockCable
[15:46:56] Running all active cores....
[15:46:56] @LockCable
[15:46:56] Polling trigger memory of core0....
[15:46:56] @ShiftIR,8,0,ER1
[15:46:56] @ShiftDR,21,0,data (select core0)
[15:46:56] @ShiftIR,8,0,ER2
[15:46:56] @Get Force Trigger bit
[15:46:56] #TM_CTL_0=3
[15:46:57] @Get Trig Detected Cnt
[15:46:57] #numDetectedTriggers = 0
[15:46:57] @Get Mem Block Full Cnt
[15:46:57] #memFullCnt = 0
[15:46:57] detected 0 triggers of core0
[15:46:57] captured 0 memory blocks of core0
[15:46:57] @UnlockCable
[15:46:58] Running all active cores....
[15:46:58] @LockCable
[15:46:58] Polling trigger memory of core0....
[15:46:58] @ShiftIR,8,0,ER1
[15:46:58] @ShiftDR,21,0,data (select core0)
[15:46:58] @ShiftIR,8,0,ER2
[15:46:58] @Get Force Trigger bit
[15:46:58] #TM_CTL_0=3
[15:46:58] @Get Trig Detected Cnt
[15:46:58] #numDetectedTriggers = 0
[15:46:58] @Get Mem Block Full Cnt
[15:46:58] #memFullCnt = 0
[15:46:58] detected 0 triggers of core0
[15:46:58] captured 0 memory blocks of core0
[15:46:58] @UnlockCable
[15:46:59] Running all active cores....
[15:46:59] @LockCable
[15:46:59] Polling trigger memory of core0....
[15:46:59] @ShiftIR,8,0,ER1
[15:46:59] @ShiftDR,21,0,data (select core0)
[15:46:59] @ShiftIR,8,0,ER2
[15:46:59] @Get Force Trigger bit
[15:46:59] #TM_CTL_0=3
[15:46:59] User has manually triggered core0!
[15:46:59] @set Force Trigger bit
[15:46:59] @set Force Trigger bit
[15:46:59] @Get Trig Detected Cnt
[15:46:59] #numDetectedTriggers = 1
[15:46:59] @Get Mem Block Full Cnt
[15:46:59] #memFullCnt = 1
[15:46:59] Downloading trigger memory of core0....
[15:46:59] @Is LA Armed
[15:46:59] @Set LA Start/Stop readback
[15:46:59] @Set LA Start/Stop 
[15:46:59] @Set LA Start/Stop readback
[15:46:59] @Set LA Start/Stop 
[15:46:59] @Get Trig Detected Cnt
[15:46:59] #numDetectedTriggers = 1
[15:46:59] @Get Mem Block Full Cnt
[15:46:59] #memFullCnt = 1
[15:46:59] @Get Last Addr Written
[15:46:59] #lastAddrWritten = 1162
[15:46:59] @Get Multiple Trig Enbl
[15:46:59] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:46:59] @Get BurstRead CRC
[15:46:59] @Set Trace Mem Cnter Init
[15:46:59] Uploading in burst mode....
[15:46:59] @ShiftDR,491520,1,data (burst read)
[15:46:59] @GetTDO,data,491520
[15:46:59] @Get BurstRead CRC
[15:46:59] @Get BurstRead CRC
[15:46:59] @Get Pre-Trig Sample Num
[15:46:59] @Get Post-Trig Sample Num
[15:46:59] @Get Pre-Trig Samples Captured
[15:46:59] @Get Trig Ptr
[15:46:59] #trigPtr = 1424
[15:46:59] #dataSize=15, numRead=4096, trace_out=4096
[15:46:59] #trig0={blockPosition:0,triggerPosition:256}
[15:46:59] finished download trigger memory of core0
[15:46:59] @UnlockCable
[15:46:59] @ReleaseCablePort
[15:46:59] @Disconnect
[15:46:59] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:47:11] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:47:11] Connecting cableserver to run Reveal debugger....
[15:47:11] @Connect
[15:47:11] @SetSharableApplications,2,Reveal,Mico
[15:47:12] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:47:12] @LockCable
[15:47:12] @GetServerStatus
[15:47:12] @Read
[15:47:12] @SetTargetDevice,0
[15:47:12] Connecting core0....
[15:47:12] @ShiftIR,8,0,ER1
[15:47:12] @ShiftDR,21,0,data (select core0)
[15:47:12] @ShiftIR,8,0,ER2
[15:47:12] Configuring core0....
[15:47:12] @JumpState,RUN_TEST_IDLE
[15:47:12] @JumpState,RUN_TEST_IDLE
[15:47:12] @JumpState,RUN_TEST_IDLE
[15:47:12] @ShiftIR,8,0,NOP
[15:47:12] @JumpState,RUN_TEST_IDLE
[15:47:12] @ShiftIR,8,0,ER2
[15:47:12] @Set Odd Parity readback
[15:47:12] @Set Odd Parity
[15:47:12] @Set LA Start/Stop readback
[15:47:12] @Set LA Start/Stop 
[15:47:12] #Reveal IP Version = 1_6_042617
[15:47:12] @Get Pattern
[15:47:12] #pattern readout = a5a5
[15:47:12] pattern readout passed!
[15:47:12] @Get Tracy Signature
[15:47:12] @Get Tracy Signature
[15:47:12] #signature from core0 = 354344330
[15:47:12] signature from core0 passed!
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Opcode Value
[15:47:12] @Set Comp Value
[15:47:12] @Set Mask Value
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Event Count
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Event Count
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Event Count
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Event Count
[15:47:12] @Set Then Num
[15:47:12] @Set NEXT THEN
[15:47:12] @Set Cnt Cntg
[15:47:12] @Set Event Count
[15:47:12] @Set Event Count
[15:47:12] @Get BurstWrite CRC
[15:47:12] @Set Truth Tbl Addr Cnter Init
[15:47:12] @Set Truth Table Prog
[15:47:12] Configuring in burst mode....
[15:47:12] @Get BurstWrite CRC
[15:47:12] @Enable TE Trig
[15:47:12] @Enable Trig Output OR All readback
[15:47:12] @Enable Trig Output OR All
[15:47:12] @Set Pre-Trig Sample
[15:47:12] @Set Post-Trig Sample
[15:47:12] finished configuration of core0
[15:47:12] Starting all active cores....
[15:47:12] @ShiftIR,8,0,ER1
[15:47:12] @ShiftDR,21,0,data (select active cores)
[15:47:12] @ShiftIR,8,0,ER2
[15:47:12] @Set LA Start cores
[15:47:12] @UnlockCable
[15:47:12] Running all active cores....
[15:47:12] @LockCable
[15:47:12] Polling trigger memory of core0....
[15:47:12] @ShiftIR,8,0,ER1
[15:47:12] @ShiftDR,21,0,data (select core0)
[15:47:12] @ShiftIR,8,0,ER2
[15:47:12] @Get Force Trigger bit
[15:47:12] #TM_CTL_0=3
[15:47:12] @Get Trig Detected Cnt
[15:47:12] #numDetectedTriggers = 0
[15:47:12] @Get Mem Block Full Cnt
[15:47:12] #memFullCnt = 0
[15:47:12] detected 0 triggers of core0
[15:47:12] captured 0 memory blocks of core0
[15:47:12] @UnlockCable
[15:47:13] Running all active cores....
[15:47:13] @LockCable
[15:47:13] Polling trigger memory of core0....
[15:47:13] @ShiftIR,8,0,ER1
[15:47:13] @ShiftDR,21,0,data (select core0)
[15:47:13] @ShiftIR,8,0,ER2
[15:47:13] @Get Force Trigger bit
[15:47:13] #TM_CTL_0=3
[15:47:13] @Get Trig Detected Cnt
[15:47:13] #numDetectedTriggers = 0
[15:47:13] @Get Mem Block Full Cnt
[15:47:13] #memFullCnt = 0
[15:47:13] detected 0 triggers of core0
[15:47:13] captured 0 memory blocks of core0
[15:47:13] @UnlockCable
[15:47:14] Running all active cores....
[15:47:14] @LockCable
[15:47:14] Polling trigger memory of core0....
[15:47:14] @ShiftIR,8,0,ER1
[15:47:14] @ShiftDR,21,0,data (select core0)
[15:47:14] @ShiftIR,8,0,ER2
[15:47:14] @Get Force Trigger bit
[15:47:14] #TM_CTL_0=3
[15:47:14] User has manually triggered core0!
[15:47:14] @set Force Trigger bit
[15:47:14] @set Force Trigger bit
[15:47:14] @Get Trig Detected Cnt
[15:47:14] #numDetectedTriggers = 1
[15:47:14] @Get Mem Block Full Cnt
[15:47:14] #memFullCnt = 1
[15:47:14] Downloading trigger memory of core0....
[15:47:14] @Is LA Armed
[15:47:14] @Set LA Start/Stop readback
[15:47:14] @Set LA Start/Stop 
[15:47:14] @Set LA Start/Stop readback
[15:47:14] @Set LA Start/Stop 
[15:47:14] @Get Trig Detected Cnt
[15:47:14] #numDetectedTriggers = 1
[15:47:14] @Get Mem Block Full Cnt
[15:47:14] #memFullCnt = 1
[15:47:14] @Get Last Addr Written
[15:47:14] #lastAddrWritten = 1895
[15:47:14] @Get Multiple Trig Enbl
[15:47:14] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:47:14] @Get BurstRead CRC
[15:47:14] @Set Trace Mem Cnter Init
[15:47:14] Uploading in burst mode....
[15:47:14] @ShiftDR,491520,1,data (burst read)
[15:47:14] @GetTDO,data,491520
[15:47:14] @Get BurstRead CRC
[15:47:14] @Get BurstRead CRC
[15:47:14] @Get Pre-Trig Sample Num
[15:47:14] @Get Post-Trig Sample Num
[15:47:14] @Get Pre-Trig Samples Captured
[15:47:14] @Get Trig Ptr
[15:47:14] #trigPtr = 2157
[15:47:14] #dataSize=15, numRead=4096, trace_out=4096
[15:47:14] #trig0={blockPosition:0,triggerPosition:256}
[15:47:14] finished download trigger memory of core0
[15:47:14] @UnlockCable
[15:47:14] @ReleaseCablePort
[15:47:14] @Disconnect
[15:47:14] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:47:28] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:47:28] Connecting cableserver to run Reveal debugger....
[15:47:28] @Connect
[15:47:28] @SetSharableApplications,2,Reveal,Mico
[15:47:29] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:47:29] @LockCable
[15:47:29] @GetServerStatus
[15:47:29] @Read
[15:47:29] @SetTargetDevice,0
[15:47:29] Connecting core0....
[15:47:29] @ShiftIR,8,0,ER1
[15:47:29] @ShiftDR,21,0,data (select core0)
[15:47:29] @ShiftIR,8,0,ER2
[15:47:29] Configuring core0....
[15:47:29] @JumpState,RUN_TEST_IDLE
[15:47:29] @JumpState,RUN_TEST_IDLE
[15:47:29] @JumpState,RUN_TEST_IDLE
[15:47:29] @ShiftIR,8,0,NOP
[15:47:29] @JumpState,RUN_TEST_IDLE
[15:47:29] @ShiftIR,8,0,ER2
[15:47:29] @Set Odd Parity readback
[15:47:29] @Set Odd Parity
[15:47:29] @Set LA Start/Stop readback
[15:47:29] @Set LA Start/Stop 
[15:47:29] #Reveal IP Version = 1_6_042617
[15:47:29] @Get Pattern
[15:47:29] #pattern readout = a5a5
[15:47:29] pattern readout passed!
[15:47:29] @Get Tracy Signature
[15:47:29] @Get Tracy Signature
[15:47:29] #signature from core0 = 354344330
[15:47:29] signature from core0 passed!
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Opcode Value
[15:47:29] @Set Comp Value
[15:47:29] @Set Mask Value
[15:47:29] @Set Then Num
[15:47:29] @Set NEXT THEN
[15:47:29] @Set Cnt Cntg
[15:47:29] @Set Event Count
[15:47:30] @Set Then Num
[15:47:30] @Set NEXT THEN
[15:47:30] @Set Cnt Cntg
[15:47:30] @Set Event Count
[15:47:30] @Set Event Count
[15:47:30] @Set Then Num
[15:47:30] @Set NEXT THEN
[15:47:30] @Set Cnt Cntg
[15:47:30] @Set Event Count
[15:47:30] @Set Event Count
[15:47:30] @Set Then Num
[15:47:30] @Set NEXT THEN
[15:47:30] @Set Cnt Cntg
[15:47:30] @Set Event Count
[15:47:30] @Set Event Count
[15:47:30] @Set Then Num
[15:47:30] @Set NEXT THEN
[15:47:30] @Set Cnt Cntg
[15:47:30] @Set Event Count
[15:47:30] @Set Event Count
[15:47:30] @Set Then Num
[15:47:30] @Set NEXT THEN
[15:47:30] @Set Cnt Cntg
[15:47:30] @Set Event Count
[15:47:30] @Set Event Count
[15:47:30] @Get BurstWrite CRC
[15:47:30] @Set Truth Tbl Addr Cnter Init
[15:47:30] @Set Truth Table Prog
[15:47:30] Configuring in burst mode....
[15:47:30] @Get BurstWrite CRC
[15:47:30] @Enable TE Trig
[15:47:30] @Enable Trig Output OR All readback
[15:47:30] @Enable Trig Output OR All
[15:47:30] @Set Pre-Trig Sample
[15:47:30] @Set Post-Trig Sample
[15:47:30] finished configuration of core0
[15:47:30] Starting all active cores....
[15:47:30] @ShiftIR,8,0,ER1
[15:47:30] @ShiftDR,21,0,data (select active cores)
[15:47:30] @ShiftIR,8,0,ER2
[15:47:30] @Set LA Start cores
[15:47:30] @UnlockCable
[15:47:30] Running all active cores....
[15:47:30] @LockCable
[15:47:30] Polling trigger memory of core0....
[15:47:30] @ShiftIR,8,0,ER1
[15:47:30] @ShiftDR,21,0,data (select core0)
[15:47:30] @ShiftIR,8,0,ER2
[15:47:30] @Get Force Trigger bit
[15:47:30] #TM_CTL_0=3
[15:47:30] @Get Trig Detected Cnt
[15:47:30] #numDetectedTriggers = 0
[15:47:30] @Get Mem Block Full Cnt
[15:47:30] #memFullCnt = 0
[15:47:30] detected 0 triggers of core0
[15:47:30] captured 0 memory blocks of core0
[15:47:30] @UnlockCable
[15:47:31] Running all active cores....
[15:47:31] @LockCable
[15:47:31] Polling trigger memory of core0....
[15:47:31] @ShiftIR,8,0,ER1
[15:47:31] @ShiftDR,21,0,data (select core0)
[15:47:31] @ShiftIR,8,0,ER2
[15:47:31] @Get Force Trigger bit
[15:47:31] #TM_CTL_0=3
[15:47:31] @Get Trig Detected Cnt
[15:47:31] #numDetectedTriggers = 0
[15:47:31] @Get Mem Block Full Cnt
[15:47:31] #memFullCnt = 0
[15:47:31] detected 0 triggers of core0
[15:47:31] captured 0 memory blocks of core0
[15:47:31] @UnlockCable
[15:47:32] Running all active cores....
[15:47:32] @LockCable
[15:47:32] Polling trigger memory of core0....
[15:47:32] @ShiftIR,8,0,ER1
[15:47:32] @ShiftDR,21,0,data (select core0)
[15:47:32] @ShiftIR,8,0,ER2
[15:47:32] @Get Force Trigger bit
[15:47:32] #TM_CTL_0=3
[15:47:32] @Get Trig Detected Cnt
[15:47:32] #numDetectedTriggers = 0
[15:47:32] @Get Mem Block Full Cnt
[15:47:32] #memFullCnt = 0
[15:47:32] detected 0 triggers of core0
[15:47:32] captured 0 memory blocks of core0
[15:47:32] @UnlockCable
[15:47:33] Running all active cores....
[15:47:33] @LockCable
[15:47:33] Polling trigger memory of core0....
[15:47:33] @ShiftIR,8,0,ER1
[15:47:33] @ShiftDR,21,0,data (select core0)
[15:47:33] @ShiftIR,8,0,ER2
[15:47:33] @Get Force Trigger bit
[15:47:33] #TM_CTL_0=3
[15:47:33] @Get Trig Detected Cnt
[15:47:33] #numDetectedTriggers = 0
[15:47:33] @Get Mem Block Full Cnt
[15:47:33] #memFullCnt = 0
[15:47:33] detected 0 triggers of core0
[15:47:33] captured 0 memory blocks of core0
[15:47:33] @UnlockCable
[15:47:34] Running all active cores....
[15:47:34] @LockCable
[15:47:34] Polling trigger memory of core0....
[15:47:34] @ShiftIR,8,0,ER1
[15:47:34] @ShiftDR,21,0,data (select core0)
[15:47:34] @ShiftIR,8,0,ER2
[15:47:34] @Get Force Trigger bit
[15:47:34] #TM_CTL_0=3
[15:47:34] @Get Trig Detected Cnt
[15:47:34] #numDetectedTriggers = 0
[15:47:34] @Get Mem Block Full Cnt
[15:47:34] #memFullCnt = 0
[15:47:34] detected 0 triggers of core0
[15:47:34] captured 0 memory blocks of core0
[15:47:34] @UnlockCable
[15:47:35] Running all active cores....
[15:47:35] @LockCable
[15:47:35] Polling trigger memory of core0....
[15:47:35] @ShiftIR,8,0,ER1
[15:47:35] @ShiftDR,21,0,data (select core0)
[15:47:35] @ShiftIR,8,0,ER2
[15:47:35] @Get Force Trigger bit
[15:47:35] #TM_CTL_0=3
[15:47:35] User has manually triggered core0!
[15:47:35] @set Force Trigger bit
[15:47:35] @set Force Trigger bit
[15:47:35] @Get Trig Detected Cnt
[15:47:35] #numDetectedTriggers = 1
[15:47:35] @Get Mem Block Full Cnt
[15:47:35] #memFullCnt = 1
[15:47:35] Downloading trigger memory of core0....
[15:47:35] @Is LA Armed
[15:47:35] @Set LA Start/Stop readback
[15:47:35] @Set LA Start/Stop 
[15:47:35] @Set LA Start/Stop readback
[15:47:35] @Set LA Start/Stop 
[15:47:35] @Get Trig Detected Cnt
[15:47:35] #numDetectedTriggers = 1
[15:47:35] @Get Mem Block Full Cnt
[15:47:35] #memFullCnt = 1
[15:47:35] @Get Last Addr Written
[15:47:35] #lastAddrWritten = 3683
[15:47:35] @Get Multiple Trig Enbl
[15:47:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:47:35] @Get BurstRead CRC
[15:47:35] @Set Trace Mem Cnter Init
[15:47:35] Uploading in burst mode....
[15:47:36] @ShiftDR,491520,1,data (burst read)
[15:47:36] @GetTDO,data,491520
[15:47:36] @Get BurstRead CRC
[15:47:36] @Get BurstRead CRC
[15:47:36] @Get Pre-Trig Sample Num
[15:47:36] @Get Post-Trig Sample Num
[15:47:36] @Get Pre-Trig Samples Captured
[15:47:36] @Get Trig Ptr
[15:47:36] #trigPtr = 3945
[15:47:36] #dataSize=15, numRead=4096, trace_out=4096
[15:47:36] #trig0={blockPosition:0,triggerPosition:256}
[15:47:36] finished download trigger memory of core0
[15:47:36] @UnlockCable
[15:47:36] @ReleaseCablePort
[15:47:36] @Disconnect
[15:47:36] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:47:39] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:47:39] Connecting cableserver to run Reveal debugger....
[15:47:39] @Connect
[15:47:39] @SetSharableApplications,2,Reveal,Mico
[15:47:40] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:47:40] @LockCable
[15:47:40] @GetServerStatus
[15:47:40] @Read
[15:47:40] @SetTargetDevice,0
[15:47:40] Connecting core0....
[15:47:40] @ShiftIR,8,0,ER1
[15:47:40] @ShiftDR,21,0,data (select core0)
[15:47:40] @ShiftIR,8,0,ER2
[15:47:40] Configuring core0....
[15:47:40] @JumpState,RUN_TEST_IDLE
[15:47:40] @JumpState,RUN_TEST_IDLE
[15:47:40] @JumpState,RUN_TEST_IDLE
[15:47:40] @ShiftIR,8,0,NOP
[15:47:40] @JumpState,RUN_TEST_IDLE
[15:47:40] @ShiftIR,8,0,ER2
[15:47:40] @Set Odd Parity readback
[15:47:40] @Set Odd Parity
[15:47:41] @Set LA Start/Stop readback
[15:47:41] @Set LA Start/Stop 
[15:47:41] #Reveal IP Version = 1_6_042617
[15:47:41] @Get Pattern
[15:47:41] #pattern readout = a5a5
[15:47:41] pattern readout passed!
[15:47:41] @Get Tracy Signature
[15:47:41] @Get Tracy Signature
[15:47:41] #signature from core0 = 354344330
[15:47:41] signature from core0 passed!
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Opcode Value
[15:47:41] @Set Comp Value
[15:47:41] @Set Mask Value
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Event Count
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Event Count
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Event Count
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Event Count
[15:47:41] @Set Then Num
[15:47:41] @Set NEXT THEN
[15:47:41] @Set Cnt Cntg
[15:47:41] @Set Event Count
[15:47:41] @Set Event Count
[15:47:41] @Get BurstWrite CRC
[15:47:41] @Set Truth Tbl Addr Cnter Init
[15:47:41] @Set Truth Table Prog
[15:47:41] Configuring in burst mode....
[15:47:41] @Get BurstWrite CRC
[15:47:41] @Enable TE Trig
[15:47:41] @Enable Trig Output OR All readback
[15:47:41] @Enable Trig Output OR All
[15:47:41] @Set Pre-Trig Sample
[15:47:41] @Set Post-Trig Sample
[15:47:41] finished configuration of core0
[15:47:41] Starting all active cores....
[15:47:41] @ShiftIR,8,0,ER1
[15:47:41] @ShiftDR,21,0,data (select active cores)
[15:47:41] @ShiftIR,8,0,ER2
[15:47:41] @Set LA Start cores
[15:47:41] @UnlockCable
[15:47:41] Running all active cores....
[15:47:41] @LockCable
[15:47:41] Polling trigger memory of core0....
[15:47:41] @ShiftIR,8,0,ER1
[15:47:41] @ShiftDR,21,0,data (select core0)
[15:47:41] @ShiftIR,8,0,ER2
[15:47:41] @Get Force Trigger bit
[15:47:41] #TM_CTL_0=3
[15:47:41] @Get Trig Detected Cnt
[15:47:41] #numDetectedTriggers = 0
[15:47:41] @Get Mem Block Full Cnt
[15:47:41] #memFullCnt = 0
[15:47:41] detected 0 triggers of core0
[15:47:41] captured 0 memory blocks of core0
[15:47:41] @UnlockCable
[15:47:42] Running all active cores....
[15:47:42] @LockCable
[15:47:42] Polling trigger memory of core0....
[15:47:42] @ShiftIR,8,0,ER1
[15:47:42] @ShiftDR,21,0,data (select core0)
[15:47:42] @ShiftIR,8,0,ER2
[15:47:42] @Get Force Trigger bit
[15:47:42] #TM_CTL_0=3
[15:47:42] @Get Trig Detected Cnt
[15:47:42] #numDetectedTriggers = 0
[15:47:42] @Get Mem Block Full Cnt
[15:47:42] #memFullCnt = 0
[15:47:42] detected 0 triggers of core0
[15:47:42] captured 0 memory blocks of core0
[15:47:42] @UnlockCable
[15:47:43] Running all active cores....
[15:47:43] @LockCable
[15:47:43] Polling trigger memory of core0....
[15:47:43] @ShiftIR,8,0,ER1
[15:47:43] @ShiftDR,21,0,data (select core0)
[15:47:43] @ShiftIR,8,0,ER2
[15:47:43] @Get Force Trigger bit
[15:47:43] #TM_CTL_0=3
[15:47:43] @Get Trig Detected Cnt
[15:47:43] #numDetectedTriggers = 0
[15:47:43] @Get Mem Block Full Cnt
[15:47:43] #memFullCnt = 0
[15:47:43] detected 0 triggers of core0
[15:47:43] captured 0 memory blocks of core0
[15:47:43] @UnlockCable
[15:47:44] Running all active cores....
[15:47:44] @LockCable
[15:47:44] Polling trigger memory of core0....
[15:47:44] @ShiftIR,8,0,ER1
[15:47:44] @ShiftDR,21,0,data (select core0)
[15:47:44] @ShiftIR,8,0,ER2
[15:47:44] @Get Force Trigger bit
[15:47:44] #TM_CTL_0=3
[15:47:44] @Get Trig Detected Cnt
[15:47:44] #numDetectedTriggers = 0
[15:47:44] @Get Mem Block Full Cnt
[15:47:44] #memFullCnt = 0
[15:47:44] detected 0 triggers of core0
[15:47:44] captured 0 memory blocks of core0
[15:47:44] @UnlockCable
[15:47:45] Running all active cores....
[15:47:45] @LockCable
[15:47:45] Polling trigger memory of core0....
[15:47:45] @ShiftIR,8,0,ER1
[15:47:45] @ShiftDR,21,0,data (select core0)
[15:47:45] @ShiftIR,8,0,ER2
[15:47:45] @Get Force Trigger bit
[15:47:45] #TM_CTL_0=3
[15:47:45] User has manually triggered core0!
[15:47:45] @set Force Trigger bit
[15:47:45] @set Force Trigger bit
[15:47:45] @Get Trig Detected Cnt
[15:47:45] #numDetectedTriggers = 1
[15:47:45] @Get Mem Block Full Cnt
[15:47:45] #memFullCnt = 1
[15:47:45] Downloading trigger memory of core0....
[15:47:45] @Is LA Armed
[15:47:45] @Set LA Start/Stop readback
[15:47:45] @Set LA Start/Stop 
[15:47:45] @Set LA Start/Stop readback
[15:47:45] @Set LA Start/Stop 
[15:47:45] @Get Trig Detected Cnt
[15:47:45] #numDetectedTriggers = 1
[15:47:45] @Get Mem Block Full Cnt
[15:47:45] #memFullCnt = 1
[15:47:45] @Get Last Addr Written
[15:47:45] #lastAddrWritten = 633
[15:47:45] @Get Multiple Trig Enbl
[15:47:45] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:47:45] @Get BurstRead CRC
[15:47:45] @Set Trace Mem Cnter Init
[15:47:46] Uploading in burst mode....
[15:47:46] @ShiftDR,491520,1,data (burst read)
[15:47:46] @GetTDO,data,491520
[15:47:46] @Get BurstRead CRC
[15:47:46] @Get BurstRead CRC
[15:47:46] @Get Pre-Trig Sample Num
[15:47:46] @Get Post-Trig Sample Num
[15:47:46] @Get Pre-Trig Samples Captured
[15:47:46] @Get Trig Ptr
[15:47:46] #trigPtr = 895
[15:47:46] #dataSize=15, numRead=4096, trace_out=4096
[15:47:46] #trig0={blockPosition:0,triggerPosition:256}
[15:47:46] finished download trigger memory of core0
[15:47:46] @UnlockCable
[15:47:46] @ReleaseCablePort
[15:47:46] @Disconnect
[15:47:46] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:47:55] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:47:55] Connecting cableserver to run Reveal debugger....
[15:47:55] @Connect
[15:47:55] @SetSharableApplications,2,Reveal,Mico
[15:47:56] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:47:56] @LockCable
[15:47:56] @GetServerStatus
[15:47:56] @Read
[15:47:56] @SetTargetDevice,0
[15:47:56] Connecting core0....
[15:47:56] @ShiftIR,8,0,ER1
[15:47:56] @ShiftDR,21,0,data (select core0)
[15:47:56] @ShiftIR,8,0,ER2
[15:47:56] Configuring core0....
[15:47:56] @JumpState,RUN_TEST_IDLE
[15:47:56] @JumpState,RUN_TEST_IDLE
[15:47:56] @JumpState,RUN_TEST_IDLE
[15:47:56] @ShiftIR,8,0,NOP
[15:47:56] @JumpState,RUN_TEST_IDLE
[15:47:56] @ShiftIR,8,0,ER2
[15:47:56] @Set Odd Parity readback
[15:47:56] @Set Odd Parity
[15:47:57] @Set LA Start/Stop readback
[15:47:57] @Set LA Start/Stop 
[15:47:57] #Reveal IP Version = 1_6_042617
[15:47:57] @Get Pattern
[15:47:57] #pattern readout = a5a5
[15:47:57] pattern readout passed!
[15:47:57] @Get Tracy Signature
[15:47:57] @Get Tracy Signature
[15:47:57] #signature from core0 = 354344330
[15:47:57] signature from core0 passed!
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Opcode Value
[15:47:57] @Set Comp Value
[15:47:57] @Set Mask Value
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Event Count
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Event Count
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Event Count
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Event Count
[15:47:57] @Set Then Num
[15:47:57] @Set NEXT THEN
[15:47:57] @Set Cnt Cntg
[15:47:57] @Set Event Count
[15:47:57] @Set Event Count
[15:47:57] @Get BurstWrite CRC
[15:47:57] @Set Truth Tbl Addr Cnter Init
[15:47:57] @Set Truth Table Prog
[15:47:57] Configuring in burst mode....
[15:47:57] @Get BurstWrite CRC
[15:47:57] @Enable TE Trig
[15:47:57] @Enable Trig Output OR All readback
[15:47:57] @Enable Trig Output OR All
[15:47:57] @Set Pre-Trig Sample
[15:47:57] @Set Post-Trig Sample
[15:47:57] finished configuration of core0
[15:47:57] Starting all active cores....
[15:47:57] @ShiftIR,8,0,ER1
[15:47:57] @ShiftDR,21,0,data (select active cores)
[15:47:57] @ShiftIR,8,0,ER2
[15:47:57] @Set LA Start cores
[15:47:57] @UnlockCable
[15:47:57] Running all active cores....
[15:47:57] @LockCable
[15:47:57] Polling trigger memory of core0....
[15:47:57] @ShiftIR,8,0,ER1
[15:47:57] @ShiftDR,21,0,data (select core0)
[15:47:57] @ShiftIR,8,0,ER2
[15:47:57] @Get Force Trigger bit
[15:47:57] #TM_CTL_0=3
[15:47:57] @Get Trig Detected Cnt
[15:47:57] #numDetectedTriggers = 0
[15:47:57] @Get Mem Block Full Cnt
[15:47:57] #memFullCnt = 0
[15:47:57] detected 0 triggers of core0
[15:47:57] captured 0 memory blocks of core0
[15:47:57] @UnlockCable
[15:47:58] Running all active cores....
[15:47:58] @LockCable
[15:47:58] Polling trigger memory of core0....
[15:47:58] @ShiftIR,8,0,ER1
[15:47:58] @ShiftDR,21,0,data (select core0)
[15:47:58] @ShiftIR,8,0,ER2
[15:47:58] @Get Force Trigger bit
[15:47:58] #TM_CTL_0=3
[15:47:58] @Get Trig Detected Cnt
[15:47:58] #numDetectedTriggers = 0
[15:47:58] @Get Mem Block Full Cnt
[15:47:58] #memFullCnt = 0
[15:47:58] detected 0 triggers of core0
[15:47:58] captured 0 memory blocks of core0
[15:47:58] @UnlockCable
[15:47:59] Running all active cores....
[15:47:59] @LockCable
[15:47:59] Polling trigger memory of core0....
[15:47:59] @ShiftIR,8,0,ER1
[15:47:59] @ShiftDR,21,0,data (select core0)
[15:47:59] @ShiftIR,8,0,ER2
[15:47:59] @Get Force Trigger bit
[15:47:59] #TM_CTL_0=3
[15:47:59] @Get Trig Detected Cnt
[15:47:59] #numDetectedTriggers = 0
[15:47:59] @Get Mem Block Full Cnt
[15:47:59] #memFullCnt = 0
[15:47:59] detected 0 triggers of core0
[15:47:59] captured 0 memory blocks of core0
[15:47:59] @UnlockCable
[15:48:00] Running all active cores....
[15:48:00] @LockCable
[15:48:00] Polling trigger memory of core0....
[15:48:00] @ShiftIR,8,0,ER1
[15:48:00] @ShiftDR,21,0,data (select core0)
[15:48:00] @ShiftIR,8,0,ER2
[15:48:00] @Get Force Trigger bit
[15:48:00] #TM_CTL_0=3
[15:48:00] User has manually triggered core0!
[15:48:00] @set Force Trigger bit
[15:48:00] @set Force Trigger bit
[15:48:00] @Get Trig Detected Cnt
[15:48:00] #numDetectedTriggers = 1
[15:48:00] @Get Mem Block Full Cnt
[15:48:00] #memFullCnt = 1
[15:48:00] Downloading trigger memory of core0....
[15:48:00] @Is LA Armed
[15:48:00] @Set LA Start/Stop readback
[15:48:00] @Set LA Start/Stop 
[15:48:00] @Set LA Start/Stop readback
[15:48:00] @Set LA Start/Stop 
[15:48:00] @Get Trig Detected Cnt
[15:48:00] #numDetectedTriggers = 1
[15:48:00] @Get Mem Block Full Cnt
[15:48:00] #memFullCnt = 1
[15:48:00] @Get Last Addr Written
[15:48:00] #lastAddrWritten = 2147
[15:48:00] @Get Multiple Trig Enbl
[15:48:00] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:00] @Get BurstRead CRC
[15:48:00] @Set Trace Mem Cnter Init
[15:48:00] Uploading in burst mode....
[15:48:00] @ShiftDR,491520,1,data (burst read)
[15:48:00] @GetTDO,data,491520
[15:48:00] @Get BurstRead CRC
[15:48:00] @Get BurstRead CRC
[15:48:01] @Get Pre-Trig Sample Num
[15:48:01] @Get Post-Trig Sample Num
[15:48:01] @Get Pre-Trig Samples Captured
[15:48:01] @Get Trig Ptr
[15:48:01] #trigPtr = 2409
[15:48:01] #dataSize=15, numRead=4096, trace_out=4096
[15:48:01] #trig0={blockPosition:0,triggerPosition:256}
[15:48:01] finished download trigger memory of core0
[15:48:01] @UnlockCable
[15:48:01] @ReleaseCablePort
[15:48:01] @Disconnect
[15:48:01] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:48:03] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:48:03] Connecting cableserver to run Reveal debugger....
[15:48:03] @Connect
[15:48:03] @SetSharableApplications,2,Reveal,Mico
[15:48:04] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:48:04] @LockCable
[15:48:04] @GetServerStatus
[15:48:04] @Read
[15:48:04] @SetTargetDevice,0
[15:48:05] Connecting core0....
[15:48:05] @ShiftIR,8,0,ER1
[15:48:05] @ShiftDR,21,0,data (select core0)
[15:48:05] @ShiftIR,8,0,ER2
[15:48:05] Configuring core0....
[15:48:05] @JumpState,RUN_TEST_IDLE
[15:48:05] @JumpState,RUN_TEST_IDLE
[15:48:05] @JumpState,RUN_TEST_IDLE
[15:48:05] @ShiftIR,8,0,NOP
[15:48:05] @JumpState,RUN_TEST_IDLE
[15:48:05] @ShiftIR,8,0,ER2
[15:48:05] @Set Odd Parity readback
[15:48:05] @Set Odd Parity
[15:48:05] @Set LA Start/Stop readback
[15:48:05] @Set LA Start/Stop 
[15:48:05] #Reveal IP Version = 1_6_042617
[15:48:05] @Get Pattern
[15:48:05] #pattern readout = a5a5
[15:48:05] pattern readout passed!
[15:48:05] @Get Tracy Signature
[15:48:05] @Get Tracy Signature
[15:48:05] #signature from core0 = 354344330
[15:48:05] signature from core0 passed!
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Opcode Value
[15:48:05] @Set Comp Value
[15:48:05] @Set Mask Value
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Event Count
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Event Count
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Event Count
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Event Count
[15:48:05] @Set Then Num
[15:48:05] @Set NEXT THEN
[15:48:05] @Set Cnt Cntg
[15:48:05] @Set Event Count
[15:48:05] @Set Event Count
[15:48:05] @Get BurstWrite CRC
[15:48:05] @Set Truth Tbl Addr Cnter Init
[15:48:05] @Set Truth Table Prog
[15:48:05] Configuring in burst mode....
[15:48:05] @Get BurstWrite CRC
[15:48:05] @Enable TE Trig
[15:48:05] @Enable Trig Output OR All readback
[15:48:05] @Enable Trig Output OR All
[15:48:05] @Set Pre-Trig Sample
[15:48:05] @Set Post-Trig Sample
[15:48:05] finished configuration of core0
[15:48:05] Starting all active cores....
[15:48:05] @ShiftIR,8,0,ER1
[15:48:05] @ShiftDR,21,0,data (select active cores)
[15:48:05] @ShiftIR,8,0,ER2
[15:48:05] @Set LA Start cores
[15:48:05] @UnlockCable
[15:48:05] Running all active cores....
[15:48:05] @LockCable
[15:48:05] Polling trigger memory of core0....
[15:48:05] @ShiftIR,8,0,ER1
[15:48:05] @ShiftDR,21,0,data (select core0)
[15:48:05] @ShiftIR,8,0,ER2
[15:48:05] @Get Force Trigger bit
[15:48:05] #TM_CTL_0=3
[15:48:05] @Get Trig Detected Cnt
[15:48:05] #numDetectedTriggers = 0
[15:48:05] @Get Mem Block Full Cnt
[15:48:05] #memFullCnt = 0
[15:48:05] detected 0 triggers of core0
[15:48:05] captured 0 memory blocks of core0
[15:48:05] @UnlockCable
[15:48:06] Running all active cores....
[15:48:06] @LockCable
[15:48:06] Polling trigger memory of core0....
[15:48:06] @ShiftIR,8,0,ER1
[15:48:06] @ShiftDR,21,0,data (select core0)
[15:48:06] @ShiftIR,8,0,ER2
[15:48:06] @Get Force Trigger bit
[15:48:06] #TM_CTL_0=3
[15:48:06] User has manually triggered core0!
[15:48:06] @set Force Trigger bit
[15:48:06] @set Force Trigger bit
[15:48:06] @Get Trig Detected Cnt
[15:48:06] #numDetectedTriggers = 1
[15:48:06] @Get Mem Block Full Cnt
[15:48:06] #memFullCnt = 1
[15:48:06] Downloading trigger memory of core0....
[15:48:06] @Is LA Armed
[15:48:06] @Set LA Start/Stop readback
[15:48:06] @Set LA Start/Stop 
[15:48:06] @Set LA Start/Stop readback
[15:48:06] @Set LA Start/Stop 
[15:48:06] @Get Trig Detected Cnt
[15:48:06] #numDetectedTriggers = 1
[15:48:06] @Get Mem Block Full Cnt
[15:48:06] #memFullCnt = 1
[15:48:06] @Get Last Addr Written
[15:48:06] #lastAddrWritten = 1413
[15:48:06] @Get Multiple Trig Enbl
[15:48:06] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:06] @Get BurstRead CRC
[15:48:06] @Set Trace Mem Cnter Init
[15:48:06] Uploading in burst mode....
[15:48:06] @ShiftDR,491520,1,data (burst read)
[15:48:06] @GetTDO,data,491520
[15:48:06] @Get BurstRead CRC
[15:48:06] @Get BurstRead CRC
[15:48:07] @Get Pre-Trig Sample Num
[15:48:07] @Get Post-Trig Sample Num
[15:48:07] @Get Pre-Trig Samples Captured
[15:48:07] @Get Trig Ptr
[15:48:07] #trigPtr = 1675
[15:48:07] #dataSize=15, numRead=4096, trace_out=4096
[15:48:07] #trig0={blockPosition:0,triggerPosition:256}
[15:48:07] finished download trigger memory of core0
[15:48:07] @UnlockCable
[15:48:07] @ReleaseCablePort
[15:48:07] @Disconnect
[15:48:07] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:48:28] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:48:28] Connecting cableserver to run Reveal debugger....
[15:48:28] @Connect
[15:48:28] @SetSharableApplications,2,Reveal,Mico
[15:48:29] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:48:29] @LockCable
[15:48:29] @GetServerStatus
[15:48:29] @Read
[15:48:29] @SetTargetDevice,0
[15:48:29] Connecting core0....
[15:48:29] @ShiftIR,8,0,ER1
[15:48:29] @ShiftDR,21,0,data (select core0)
[15:48:29] @ShiftIR,8,0,ER2
[15:48:29] Configuring core0....
[15:48:29] @JumpState,RUN_TEST_IDLE
[15:48:29] @JumpState,RUN_TEST_IDLE
[15:48:29] @JumpState,RUN_TEST_IDLE
[15:48:29] @ShiftIR,8,0,NOP
[15:48:29] @JumpState,RUN_TEST_IDLE
[15:48:29] @ShiftIR,8,0,ER2
[15:48:29] @Set Odd Parity readback
[15:48:29] @Set Odd Parity
[15:48:29] @Set LA Start/Stop readback
[15:48:29] @Set LA Start/Stop 
[15:48:29] #Reveal IP Version = 1_6_042617
[15:48:29] @Get Pattern
[15:48:29] #pattern readout = a5a5
[15:48:29] pattern readout passed!
[15:48:29] @Get Tracy Signature
[15:48:29] @Get Tracy Signature
[15:48:29] #signature from core0 = 354344330
[15:48:29] signature from core0 passed!
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Opcode Value
[15:48:29] @Set Comp Value
[15:48:29] @Set Mask Value
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Event Count
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Event Count
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Event Count
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Event Count
[15:48:29] @Set Then Num
[15:48:29] @Set NEXT THEN
[15:48:29] @Set Cnt Cntg
[15:48:29] @Set Event Count
[15:48:29] @Set Event Count
[15:48:29] @Get BurstWrite CRC
[15:48:29] @Set Truth Tbl Addr Cnter Init
[15:48:29] @Set Truth Table Prog
[15:48:29] Configuring in burst mode....
[15:48:29] @Get BurstWrite CRC
[15:48:29] @Enable TE Trig
[15:48:29] @Enable Trig Output OR All readback
[15:48:29] @Enable Trig Output OR All
[15:48:29] @Set Pre-Trig Sample
[15:48:29] @Set Post-Trig Sample
[15:48:29] finished configuration of core0
[15:48:29] Starting all active cores....
[15:48:29] @ShiftIR,8,0,ER1
[15:48:29] @ShiftDR,21,0,data (select active cores)
[15:48:29] @ShiftIR,8,0,ER2
[15:48:29] @Set LA Start cores
[15:48:29] @UnlockCable
[15:48:29] Running all active cores....
[15:48:29] @LockCable
[15:48:29] Polling trigger memory of core0....
[15:48:29] @ShiftIR,8,0,ER1
[15:48:29] @ShiftDR,21,0,data (select core0)
[15:48:29] @ShiftIR,8,0,ER2
[15:48:29] @Get Force Trigger bit
[15:48:29] #TM_CTL_0=3
[15:48:29] @Get Trig Detected Cnt
[15:48:29] #numDetectedTriggers = 1
[15:48:29] @Get Mem Block Full Cnt
[15:48:29] #memFullCnt = 1
[15:48:29] Downloading trigger memory of core0....
[15:48:29] @Is LA Armed
[15:48:29] @Set LA Start/Stop readback
[15:48:29] @Set LA Start/Stop 
[15:48:29] @Set LA Start/Stop readback
[15:48:29] @Set LA Start/Stop 
[15:48:29] @Get Trig Detected Cnt
[15:48:29] #numDetectedTriggers = 1
[15:48:29] @Get Mem Block Full Cnt
[15:48:29] #memFullCnt = 1
[15:48:29] @Get Last Addr Written
[15:48:29] #lastAddrWritten = 3840
[15:48:29] @Get Multiple Trig Enbl
[15:48:29] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:30] @Get BurstRead CRC
[15:48:30] @Set Trace Mem Cnter Init
[15:48:30] Uploading in burst mode....
[15:48:30] @ShiftDR,491520,1,data (burst read)
[15:48:30] @GetTDO,data,491520
[15:48:30] @Get BurstRead CRC
[15:48:30] @Get BurstRead CRC
[15:48:30] @Get Pre-Trig Sample Num
[15:48:30] @Get Post-Trig Sample Num
[15:48:30] @Get Pre-Trig Samples Captured
[15:48:30] @Get Trig Ptr
[15:48:30] #trigPtr = 6
[15:48:30] #dataSize=15, numRead=4096, trace_out=3841
[15:48:30] #trig0={blockPosition:0,triggerPosition:1}
[15:48:30] finished download trigger memory of core0
[15:48:30] @UnlockCable
[15:48:30] @ReleaseCablePort
[15:48:30] @Disconnect
[15:48:30] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:48:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:48:33] Connecting cableserver to run Reveal debugger....
[15:48:33] @Connect
[15:48:33] @SetSharableApplications,2,Reveal,Mico
[15:48:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:48:34] @LockCable
[15:48:34] @GetServerStatus
[15:48:34] @Read
[15:48:34] @SetTargetDevice,0
[15:48:34] Connecting core0....
[15:48:34] @ShiftIR,8,0,ER1
[15:48:34] @ShiftDR,21,0,data (select core0)
[15:48:34] @ShiftIR,8,0,ER2
[15:48:34] Configuring core0....
[15:48:34] @JumpState,RUN_TEST_IDLE
[15:48:34] @JumpState,RUN_TEST_IDLE
[15:48:34] @JumpState,RUN_TEST_IDLE
[15:48:34] @ShiftIR,8,0,NOP
[15:48:34] @JumpState,RUN_TEST_IDLE
[15:48:34] @ShiftIR,8,0,ER2
[15:48:34] @Set Odd Parity readback
[15:48:34] @Set Odd Parity
[15:48:34] @Set LA Start/Stop readback
[15:48:34] @Set LA Start/Stop 
[15:48:34] #Reveal IP Version = 1_6_042617
[15:48:34] @Get Pattern
[15:48:34] #pattern readout = a5a5
[15:48:34] pattern readout passed!
[15:48:34] @Get Tracy Signature
[15:48:34] @Get Tracy Signature
[15:48:34] #signature from core0 = 354344330
[15:48:34] signature from core0 passed!
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Opcode Value
[15:48:34] @Set Comp Value
[15:48:34] @Set Mask Value
[15:48:34] @Set Then Num
[15:48:34] @Set NEXT THEN
[15:48:34] @Set Cnt Cntg
[15:48:34] @Set Event Count
[15:48:34] @Set Then Num
[15:48:34] @Set NEXT THEN
[15:48:34] @Set Cnt Cntg
[15:48:34] @Set Event Count
[15:48:34] @Set Event Count
[15:48:34] @Set Then Num
[15:48:35] @Set NEXT THEN
[15:48:35] @Set Cnt Cntg
[15:48:35] @Set Event Count
[15:48:35] @Set Event Count
[15:48:35] @Set Then Num
[15:48:35] @Set NEXT THEN
[15:48:35] @Set Cnt Cntg
[15:48:35] @Set Event Count
[15:48:35] @Set Event Count
[15:48:35] @Set Then Num
[15:48:35] @Set NEXT THEN
[15:48:35] @Set Cnt Cntg
[15:48:35] @Set Event Count
[15:48:35] @Set Event Count
[15:48:35] @Set Then Num
[15:48:35] @Set NEXT THEN
[15:48:35] @Set Cnt Cntg
[15:48:35] @Set Event Count
[15:48:35] @Set Event Count
[15:48:35] @Get BurstWrite CRC
[15:48:35] @Set Truth Tbl Addr Cnter Init
[15:48:35] @Set Truth Table Prog
[15:48:35] Configuring in burst mode....
[15:48:35] @Get BurstWrite CRC
[15:48:35] @Enable TE Trig
[15:48:35] @Enable Trig Output OR All readback
[15:48:35] @Enable Trig Output OR All
[15:48:35] @Set Pre-Trig Sample
[15:48:35] @Set Post-Trig Sample
[15:48:35] finished configuration of core0
[15:48:35] Starting all active cores....
[15:48:35] @ShiftIR,8,0,ER1
[15:48:35] @ShiftDR,21,0,data (select active cores)
[15:48:35] @ShiftIR,8,0,ER2
[15:48:35] @Set LA Start cores
[15:48:35] @UnlockCable
[15:48:35] Running all active cores....
[15:48:35] @LockCable
[15:48:35] Polling trigger memory of core0....
[15:48:35] @ShiftIR,8,0,ER1
[15:48:35] @ShiftDR,21,0,data (select core0)
[15:48:35] @ShiftIR,8,0,ER2
[15:48:35] @Get Force Trigger bit
[15:48:35] #TM_CTL_0=3
[15:48:35] @Get Trig Detected Cnt
[15:48:35] #numDetectedTriggers = 1
[15:48:35] @Get Mem Block Full Cnt
[15:48:35] #memFullCnt = 1
[15:48:35] Downloading trigger memory of core0....
[15:48:35] @Is LA Armed
[15:48:35] @Set LA Start/Stop readback
[15:48:35] @Set LA Start/Stop 
[15:48:35] @Set LA Start/Stop readback
[15:48:35] @Set LA Start/Stop 
[15:48:35] @Get Trig Detected Cnt
[15:48:35] #numDetectedTriggers = 1
[15:48:35] @Get Mem Block Full Cnt
[15:48:35] #memFullCnt = 1
[15:48:35] @Get Last Addr Written
[15:48:35] #lastAddrWritten = 3840
[15:48:35] @Get Multiple Trig Enbl
[15:48:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:35] @Get BurstRead CRC
[15:48:35] @Set Trace Mem Cnter Init
[15:48:35] Uploading in burst mode....
[15:48:35] @ShiftDR,491520,1,data (burst read)
[15:48:35] @GetTDO,data,491520
[15:48:35] @Get BurstRead CRC
[15:48:35] @Get BurstRead CRC
[15:48:35] @Get Pre-Trig Sample Num
[15:48:35] @Get Post-Trig Sample Num
[15:48:35] @Get Pre-Trig Samples Captured
[15:48:35] @Get Trig Ptr
[15:48:35] #trigPtr = 6
[15:48:35] #dataSize=15, numRead=4096, trace_out=3841
[15:48:35] #trig0={blockPosition:0,triggerPosition:1}
[15:48:35] finished download trigger memory of core0
[15:48:35] @UnlockCable
[15:48:35] @ReleaseCablePort
[15:48:35] @Disconnect
[15:48:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:48:38] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:48:38] Connecting cableserver to run Reveal debugger....
[15:48:38] @Connect
[15:48:38] @SetSharableApplications,2,Reveal,Mico
[15:48:39] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:48:39] @LockCable
[15:48:39] @GetServerStatus
[15:48:39] @Read
[15:48:39] @SetTargetDevice,0
[15:48:39] Connecting core0....
[15:48:39] @ShiftIR,8,0,ER1
[15:48:39] @ShiftDR,21,0,data (select core0)
[15:48:39] @ShiftIR,8,0,ER2
[15:48:39] Configuring core0....
[15:48:39] @JumpState,RUN_TEST_IDLE
[15:48:39] @JumpState,RUN_TEST_IDLE
[15:48:39] @JumpState,RUN_TEST_IDLE
[15:48:39] @ShiftIR,8,0,NOP
[15:48:39] @JumpState,RUN_TEST_IDLE
[15:48:39] @ShiftIR,8,0,ER2
[15:48:39] @Set Odd Parity readback
[15:48:39] @Set Odd Parity
[15:48:39] @Set LA Start/Stop readback
[15:48:39] @Set LA Start/Stop 
[15:48:39] #Reveal IP Version = 1_6_042617
[15:48:39] @Get Pattern
[15:48:39] #pattern readout = a5a5
[15:48:39] pattern readout passed!
[15:48:39] @Get Tracy Signature
[15:48:39] @Get Tracy Signature
[15:48:39] #signature from core0 = 354344330
[15:48:39] signature from core0 passed!
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Opcode Value
[15:48:39] @Set Comp Value
[15:48:39] @Set Mask Value
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Event Count
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Event Count
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Event Count
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Event Count
[15:48:39] @Set Then Num
[15:48:39] @Set NEXT THEN
[15:48:39] @Set Cnt Cntg
[15:48:39] @Set Event Count
[15:48:39] @Set Event Count
[15:48:39] @Get BurstWrite CRC
[15:48:39] @Set Truth Tbl Addr Cnter Init
[15:48:39] @Set Truth Table Prog
[15:48:39] Configuring in burst mode....
[15:48:39] @Get BurstWrite CRC
[15:48:39] @Enable TE Trig
[15:48:39] @Enable Trig Output OR All readback
[15:48:39] @Enable Trig Output OR All
[15:48:39] @Set Pre-Trig Sample
[15:48:39] @Set Post-Trig Sample
[15:48:39] finished configuration of core0
[15:48:39] Starting all active cores....
[15:48:39] @ShiftIR,8,0,ER1
[15:48:39] @ShiftDR,21,0,data (select active cores)
[15:48:39] @ShiftIR,8,0,ER2
[15:48:39] @Set LA Start cores
[15:48:39] @UnlockCable
[15:48:39] Running all active cores....
[15:48:39] @LockCable
[15:48:39] Polling trigger memory of core0....
[15:48:39] @ShiftIR,8,0,ER1
[15:48:39] @ShiftDR,21,0,data (select core0)
[15:48:39] @ShiftIR,8,0,ER2
[15:48:39] @Get Force Trigger bit
[15:48:39] #TM_CTL_0=3
[15:48:39] @Get Trig Detected Cnt
[15:48:39] #numDetectedTriggers = 1
[15:48:39] @Get Mem Block Full Cnt
[15:48:39] #memFullCnt = 1
[15:48:39] Downloading trigger memory of core0....
[15:48:39] @Is LA Armed
[15:48:39] @Set LA Start/Stop readback
[15:48:39] @Set LA Start/Stop 
[15:48:39] @Set LA Start/Stop readback
[15:48:39] @Set LA Start/Stop 
[15:48:39] @Get Trig Detected Cnt
[15:48:39] #numDetectedTriggers = 1
[15:48:39] @Get Mem Block Full Cnt
[15:48:39] #memFullCnt = 1
[15:48:39] @Get Last Addr Written
[15:48:39] #lastAddrWritten = 3840
[15:48:39] @Get Multiple Trig Enbl
[15:48:39] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:39] @Get BurstRead CRC
[15:48:39] @Set Trace Mem Cnter Init
[15:48:39] Uploading in burst mode....
[15:48:39] @ShiftDR,491520,1,data (burst read)
[15:48:39] @GetTDO,data,491520
[15:48:39] @Get BurstRead CRC
[15:48:39] @Get BurstRead CRC
[15:48:40] @Get Pre-Trig Sample Num
[15:48:40] @Get Post-Trig Sample Num
[15:48:40] @Get Pre-Trig Samples Captured
[15:48:40] @Get Trig Ptr
[15:48:40] #trigPtr = 6
[15:48:40] #dataSize=15, numRead=4096, trace_out=3841
[15:48:40] #trig0={blockPosition:0,triggerPosition:1}
[15:48:40] finished download trigger memory of core0
[15:48:40] @UnlockCable
[15:48:40] @ReleaseCablePort
[15:48:40] @Disconnect
[15:48:40] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:48:41] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:48:41] Connecting cableserver to run Reveal debugger....
[15:48:41] @Connect
[15:48:41] @SetSharableApplications,2,Reveal,Mico
[15:48:42] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:48:42] @LockCable
[15:48:42] @GetServerStatus
[15:48:42] @Read
[15:48:42] @SetTargetDevice,0
[15:48:43] Connecting core0....
[15:48:43] @ShiftIR,8,0,ER1
[15:48:43] @ShiftDR,21,0,data (select core0)
[15:48:43] @ShiftIR,8,0,ER2
[15:48:43] Configuring core0....
[15:48:43] @JumpState,RUN_TEST_IDLE
[15:48:43] @JumpState,RUN_TEST_IDLE
[15:48:43] @JumpState,RUN_TEST_IDLE
[15:48:43] @ShiftIR,8,0,NOP
[15:48:43] @JumpState,RUN_TEST_IDLE
[15:48:43] @ShiftIR,8,0,ER2
[15:48:43] @Set Odd Parity readback
[15:48:43] @Set Odd Parity
[15:48:43] @Set LA Start/Stop readback
[15:48:43] @Set LA Start/Stop 
[15:48:43] #Reveal IP Version = 1_6_042617
[15:48:43] @Get Pattern
[15:48:43] #pattern readout = a5a5
[15:48:43] pattern readout passed!
[15:48:43] @Get Tracy Signature
[15:48:43] @Get Tracy Signature
[15:48:43] #signature from core0 = 354344330
[15:48:43] signature from core0 passed!
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Opcode Value
[15:48:43] @Set Comp Value
[15:48:43] @Set Mask Value
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Event Count
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Event Count
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Event Count
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Event Count
[15:48:43] @Set Then Num
[15:48:43] @Set NEXT THEN
[15:48:43] @Set Cnt Cntg
[15:48:43] @Set Event Count
[15:48:43] @Set Event Count
[15:48:43] @Get BurstWrite CRC
[15:48:43] @Set Truth Tbl Addr Cnter Init
[15:48:43] @Set Truth Table Prog
[15:48:43] Configuring in burst mode....
[15:48:43] @Get BurstWrite CRC
[15:48:43] @Enable TE Trig
[15:48:43] @Enable Trig Output OR All readback
[15:48:43] @Enable Trig Output OR All
[15:48:43] @Set Pre-Trig Sample
[15:48:43] @Set Post-Trig Sample
[15:48:43] finished configuration of core0
[15:48:43] Starting all active cores....
[15:48:43] @ShiftIR,8,0,ER1
[15:48:43] @ShiftDR,21,0,data (select active cores)
[15:48:43] @ShiftIR,8,0,ER2
[15:48:43] @Set LA Start cores
[15:48:43] @UnlockCable
[15:48:43] Running all active cores....
[15:48:43] @LockCable
[15:48:43] Polling trigger memory of core0....
[15:48:43] @ShiftIR,8,0,ER1
[15:48:43] @ShiftDR,21,0,data (select core0)
[15:48:43] @ShiftIR,8,0,ER2
[15:48:43] @Get Force Trigger bit
[15:48:43] #TM_CTL_0=3
[15:48:43] @Get Trig Detected Cnt
[15:48:43] #numDetectedTriggers = 1
[15:48:43] @Get Mem Block Full Cnt
[15:48:43] #memFullCnt = 1
[15:48:43] Downloading trigger memory of core0....
[15:48:43] @Is LA Armed
[15:48:43] @Set LA Start/Stop readback
[15:48:43] @Set LA Start/Stop 
[15:48:43] @Set LA Start/Stop readback
[15:48:43] @Set LA Start/Stop 
[15:48:43] @Get Trig Detected Cnt
[15:48:43] #numDetectedTriggers = 1
[15:48:43] @Get Mem Block Full Cnt
[15:48:43] #memFullCnt = 1
[15:48:43] @Get Last Addr Written
[15:48:43] #lastAddrWritten = 3840
[15:48:43] @Get Multiple Trig Enbl
[15:48:43] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:48:43] @Get BurstRead CRC
[15:48:43] @Set Trace Mem Cnter Init
[15:48:43] Uploading in burst mode....
[15:48:43] @ShiftDR,491520,1,data (burst read)
[15:48:43] @GetTDO,data,491520
[15:48:43] @Get BurstRead CRC
[15:48:43] @Get BurstRead CRC
[15:48:43] @Get Pre-Trig Sample Num
[15:48:43] @Get Post-Trig Sample Num
[15:48:44] @Get Pre-Trig Samples Captured
[15:48:44] @Get Trig Ptr
[15:48:44] #trigPtr = 6
[15:48:44] #dataSize=15, numRead=4096, trace_out=3841
[15:48:44] #trig0={blockPosition:0,triggerPosition:1}
[15:48:44] finished download trigger memory of core0
[15:48:44] @UnlockCable
[15:48:44] @ReleaseCablePort
[15:48:44] @Disconnect
[15:48:44] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:49:33] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:49:33] Connecting cableserver to run Reveal debugger....
[15:49:33] @Connect
[15:49:33] @SetSharableApplications,2,Reveal,Mico
[15:49:34] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:49:34] @LockCable
[15:49:34] @GetServerStatus
[15:49:34] @Read
[15:49:34] @SetTargetDevice,0
[15:49:34] Connecting core0....
[15:49:34] @ShiftIR,8,0,ER1
[15:49:34] @ShiftDR,21,0,data (select core0)
[15:49:34] @ShiftIR,8,0,ER2
[15:49:34] Configuring core0....
[15:49:34] @JumpState,RUN_TEST_IDLE
[15:49:34] @JumpState,RUN_TEST_IDLE
[15:49:34] @JumpState,RUN_TEST_IDLE
[15:49:34] @ShiftIR,8,0,NOP
[15:49:34] @JumpState,RUN_TEST_IDLE
[15:49:34] @ShiftIR,8,0,ER2
[15:49:34] @Set Odd Parity readback
[15:49:34] @Set Odd Parity
[15:49:34] @Set LA Start/Stop readback
[15:49:34] @Set LA Start/Stop 
[15:49:34] #Reveal IP Version = 1_6_042617
[15:49:34] @Get Pattern
[15:49:34] #pattern readout = a5a5
[15:49:34] pattern readout passed!
[15:49:34] @Get Tracy Signature
[15:49:34] @Get Tracy Signature
[15:49:34] #signature from core0 = 354344330
[15:49:34] signature from core0 passed!
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Opcode Value
[15:49:34] @Set Comp Value
[15:49:34] @Set Mask Value
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Event Count
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Event Count
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Event Count
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Event Count
[15:49:34] @Set Then Num
[15:49:34] @Set NEXT THEN
[15:49:34] @Set Cnt Cntg
[15:49:34] @Set Event Count
[15:49:34] @Set Event Count
[15:49:34] @Get BurstWrite CRC
[15:49:34] @Set Truth Tbl Addr Cnter Init
[15:49:34] @Set Truth Table Prog
[15:49:34] Configuring in burst mode....
[15:49:34] @Get BurstWrite CRC
[15:49:34] @Enable TE Trig
[15:49:34] @Enable Trig Output OR All readback
[15:49:34] @Enable Trig Output OR All
[15:49:34] @Set Pre-Trig Sample
[15:49:34] @Set Post-Trig Sample
[15:49:34] finished configuration of core0
[15:49:34] Starting all active cores....
[15:49:34] @ShiftIR,8,0,ER1
[15:49:34] @ShiftDR,21,0,data (select active cores)
[15:49:34] @ShiftIR,8,0,ER2
[15:49:34] @Set LA Start cores
[15:49:34] @UnlockCable
[15:49:34] Running all active cores....
[15:49:34] @LockCable
[15:49:34] Polling trigger memory of core0....
[15:49:34] @ShiftIR,8,0,ER1
[15:49:34] @ShiftDR,21,0,data (select core0)
[15:49:34] @ShiftIR,8,0,ER2
[15:49:34] @Get Force Trigger bit
[15:49:34] #TM_CTL_0=3
[15:49:34] @Get Trig Detected Cnt
[15:49:34] #numDetectedTriggers = 1
[15:49:35] @Get Mem Block Full Cnt
[15:49:35] #memFullCnt = 1
[15:49:35] Downloading trigger memory of core0....
[15:49:35] @Is LA Armed
[15:49:35] @Set LA Start/Stop readback
[15:49:35] @Set LA Start/Stop 
[15:49:35] @Set LA Start/Stop readback
[15:49:35] @Set LA Start/Stop 
[15:49:35] @Get Trig Detected Cnt
[15:49:35] #numDetectedTriggers = 1
[15:49:35] @Get Mem Block Full Cnt
[15:49:35] #memFullCnt = 1
[15:49:35] @Get Last Addr Written
[15:49:35] #lastAddrWritten = 3840
[15:49:35] @Get Multiple Trig Enbl
[15:49:35] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:49:35] @Get BurstRead CRC
[15:49:35] @Set Trace Mem Cnter Init
[15:49:35] Uploading in burst mode....
[15:49:35] @ShiftDR,491520,1,data (burst read)
[15:49:35] @GetTDO,data,491520
[15:49:35] @Get BurstRead CRC
[15:49:35] @Get BurstRead CRC
[15:49:35] @Get Pre-Trig Sample Num
[15:49:35] @Get Post-Trig Sample Num
[15:49:35] @Get Pre-Trig Samples Captured
[15:49:35] @Get Trig Ptr
[15:49:35] #trigPtr = 6
[15:49:35] #dataSize=15, numRead=4096, trace_out=3841
[15:49:35] #trig0={blockPosition:0,triggerPosition:1}
[15:49:35] finished download trigger memory of core0
[15:49:35] @UnlockCable
[15:49:35] @ReleaseCablePort
[15:49:35] @Disconnect
[15:49:35] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:49:49] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:49:49] Connecting cableserver to run Reveal debugger....
[15:49:49] @Connect
[15:49:49] @SetSharableApplications,2,Reveal,Mico
[15:49:50] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:49:50] @LockCable
[15:49:50] @GetServerStatus
[15:49:50] @Read
[15:49:50] @SetTargetDevice,0
[15:49:50] Connecting core0....
[15:49:50] @ShiftIR,8,0,ER1
[15:49:50] @ShiftDR,21,0,data (select core0)
[15:49:50] @ShiftIR,8,0,ER2
[15:49:50] Configuring core0....
[15:49:50] @JumpState,RUN_TEST_IDLE
[15:49:50] @JumpState,RUN_TEST_IDLE
[15:49:50] @JumpState,RUN_TEST_IDLE
[15:49:50] @ShiftIR,8,0,NOP
[15:49:50] @JumpState,RUN_TEST_IDLE
[15:49:50] @ShiftIR,8,0,ER2
[15:49:50] @Set Odd Parity readback
[15:49:50] @Set Odd Parity
[15:49:50] @Set LA Start/Stop readback
[15:49:50] @Set LA Start/Stop 
[15:49:50] #Reveal IP Version = 1_6_042617
[15:49:50] @Get Pattern
[15:49:50] #pattern readout = a5a5
[15:49:50] pattern readout passed!
[15:49:50] @Get Tracy Signature
[15:49:50] @Get Tracy Signature
[15:49:50] #signature from core0 = 354344330
[15:49:50] signature from core0 passed!
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Opcode Value
[15:49:50] @Set Comp Value
[15:49:50] @Set Mask Value
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Event Count
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Event Count
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Event Count
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Event Count
[15:49:50] @Set Then Num
[15:49:50] @Set NEXT THEN
[15:49:50] @Set Cnt Cntg
[15:49:50] @Set Event Count
[15:49:50] @Set Event Count
[15:49:50] @Get BurstWrite CRC
[15:49:50] @Set Truth Tbl Addr Cnter Init
[15:49:50] @Set Truth Table Prog
[15:49:50] Configuring in burst mode....
[15:49:50] @Get BurstWrite CRC
[15:49:50] @Enable TE Trig
[15:49:51] @Enable Trig Output OR All readback
[15:49:51] @Enable Trig Output OR All
[15:49:51] @Set Pre-Trig Sample
[15:49:51] @Set Post-Trig Sample
[15:49:51] finished configuration of core0
[15:49:51] Starting all active cores....
[15:49:51] @ShiftIR,8,0,ER1
[15:49:51] @ShiftDR,21,0,data (select active cores)
[15:49:51] @ShiftIR,8,0,ER2
[15:49:51] @Set LA Start cores
[15:49:51] @UnlockCable
[15:49:51] Running all active cores....
[15:49:51] @LockCable
[15:49:51] Polling trigger memory of core0....
[15:49:51] @ShiftIR,8,0,ER1
[15:49:51] @ShiftDR,21,0,data (select core0)
[15:49:51] @ShiftIR,8,0,ER2
[15:49:51] @Get Force Trigger bit
[15:49:51] #TM_CTL_0=3
[15:49:51] @Get Trig Detected Cnt
[15:49:51] #numDetectedTriggers = 1
[15:49:51] @Get Mem Block Full Cnt
[15:49:51] #memFullCnt = 1
[15:49:51] Downloading trigger memory of core0....
[15:49:51] @Is LA Armed
[15:49:51] @Set LA Start/Stop readback
[15:49:51] @Set LA Start/Stop 
[15:49:51] @Set LA Start/Stop readback
[15:49:51] @Set LA Start/Stop 
[15:49:51] @Get Trig Detected Cnt
[15:49:51] #numDetectedTriggers = 1
[15:49:51] @Get Mem Block Full Cnt
[15:49:51] #memFullCnt = 1
[15:49:51] @Get Last Addr Written
[15:49:51] #lastAddrWritten = 3840
[15:49:51] @Get Multiple Trig Enbl
[15:49:51] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:49:51] @Get BurstRead CRC
[15:49:51] @Set Trace Mem Cnter Init
[15:49:51] Uploading in burst mode....
[15:49:51] @ShiftDR,491520,1,data (burst read)
[15:49:51] @GetTDO,data,491520
[15:49:51] @Get BurstRead CRC
[15:49:51] @Get BurstRead CRC
[15:49:51] @Get Pre-Trig Sample Num
[15:49:51] @Get Post-Trig Sample Num
[15:49:51] @Get Pre-Trig Samples Captured
[15:49:51] @Get Trig Ptr
[15:49:51] #trigPtr = 6
[15:49:51] #dataSize=15, numRead=4096, trace_out=3841
[15:49:51] #trig0={blockPosition:0,triggerPosition:1}
[15:49:51] finished download trigger memory of core0
[15:49:51] @UnlockCable
[15:49:51] @ReleaseCablePort
[15:49:51] @Disconnect
[15:49:51] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:49:55] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:49:55] Connecting cableserver to run Reveal debugger....
[15:49:55] @Connect
[15:49:55] @SetSharableApplications,2,Reveal,Mico
[15:49:56] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:49:56] @LockCable
[15:49:56] @GetServerStatus
[15:49:56] @Read
[15:49:56] @SetTargetDevice,0
[15:49:56] Connecting core0....
[15:49:56] @ShiftIR,8,0,ER1
[15:49:56] @ShiftDR,21,0,data (select core0)
[15:49:56] @ShiftIR,8,0,ER2
[15:49:56] Configuring core0....
[15:49:56] @JumpState,RUN_TEST_IDLE
[15:49:56] @JumpState,RUN_TEST_IDLE
[15:49:56] @JumpState,RUN_TEST_IDLE
[15:49:56] @ShiftIR,8,0,NOP
[15:49:56] @JumpState,RUN_TEST_IDLE
[15:49:56] @ShiftIR,8,0,ER2
[15:49:56] @Set Odd Parity readback
[15:49:56] @Set Odd Parity
[15:49:56] @Set LA Start/Stop readback
[15:49:56] @Set LA Start/Stop 
[15:49:56] #Reveal IP Version = 1_6_042617
[15:49:56] @Get Pattern
[15:49:56] #pattern readout = a5a5
[15:49:56] pattern readout passed!
[15:49:56] @Get Tracy Signature
[15:49:56] @Get Tracy Signature
[15:49:56] #signature from core0 = 354344330
[15:49:56] signature from core0 passed!
[15:49:56] @Set Opcode Value
[15:49:56] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Opcode Value
[15:49:57] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Opcode Value
[15:49:57] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Opcode Value
[15:49:57] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Opcode Value
[15:49:57] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Opcode Value
[15:49:57] @Set Comp Value
[15:49:57] @Set Mask Value
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Event Count
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Event Count
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Event Count
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Event Count
[15:49:57] @Set Then Num
[15:49:57] @Set NEXT THEN
[15:49:57] @Set Cnt Cntg
[15:49:57] @Set Event Count
[15:49:57] @Set Event Count
[15:49:57] @Get BurstWrite CRC
[15:49:57] @Set Truth Tbl Addr Cnter Init
[15:49:57] @Set Truth Table Prog
[15:49:57] Configuring in burst mode....
[15:49:57] @Get BurstWrite CRC
[15:49:57] @Enable TE Trig
[15:49:57] @Enable Trig Output OR All readback
[15:49:57] @Enable Trig Output OR All
[15:49:57] @Set Pre-Trig Sample
[15:49:57] @Set Post-Trig Sample
[15:49:57] finished configuration of core0
[15:49:57] Starting all active cores....
[15:49:57] @ShiftIR,8,0,ER1
[15:49:57] @ShiftDR,21,0,data (select active cores)
[15:49:57] @ShiftIR,8,0,ER2
[15:49:57] @Set LA Start cores
[15:49:57] @UnlockCable
[15:49:57] Running all active cores....
[15:49:57] @LockCable
[15:49:57] Polling trigger memory of core0....
[15:49:57] @ShiftIR,8,0,ER1
[15:49:57] @ShiftDR,21,0,data (select core0)
[15:49:57] @ShiftIR,8,0,ER2
[15:49:57] @Get Force Trigger bit
[15:49:57] #TM_CTL_0=3
[15:49:57] @Get Trig Detected Cnt
[15:49:57] #numDetectedTriggers = 1
[15:49:57] @Get Mem Block Full Cnt
[15:49:57] #memFullCnt = 1
[15:49:57] Downloading trigger memory of core0....
[15:49:57] @Is LA Armed
[15:49:57] @Set LA Start/Stop readback
[15:49:57] @Set LA Start/Stop 
[15:49:57] @Set LA Start/Stop readback
[15:49:57] @Set LA Start/Stop 
[15:49:57] @Get Trig Detected Cnt
[15:49:57] #numDetectedTriggers = 1
[15:49:57] @Get Mem Block Full Cnt
[15:49:57] #memFullCnt = 1
[15:49:57] @Get Last Addr Written
[15:49:57] #lastAddrWritten = 3840
[15:49:57] @Get Multiple Trig Enbl
[15:49:57] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:49:57] @Get BurstRead CRC
[15:49:57] @Set Trace Mem Cnter Init
[15:49:57] Uploading in burst mode....
[15:49:57] @ShiftDR,491520,1,data (burst read)
[15:49:57] @GetTDO,data,491520
[15:49:57] @Get BurstRead CRC
[15:49:57] @Get BurstRead CRC
[15:49:58] @Get Pre-Trig Sample Num
[15:49:58] @Get Post-Trig Sample Num
[15:49:58] @Get Pre-Trig Samples Captured
[15:49:58] @Get Trig Ptr
[15:49:58] #trigPtr = 6
[15:49:58] #dataSize=15, numRead=4096, trace_out=3841
[15:49:58] #trig0={blockPosition:0,triggerPosition:1}
[15:49:58] finished download trigger memory of core0
[15:49:58] @UnlockCable
[15:49:58] @ReleaseCablePort
[15:49:58] @Disconnect
[15:49:58] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:49:59] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:49:59] Connecting cableserver to run Reveal debugger....
[15:49:59] @Connect
[15:49:59] @SetSharableApplications,2,Reveal,Mico
[15:50:00] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:50:00] @LockCable
[15:50:00] @GetServerStatus
[15:50:00] @Read
[15:50:00] @SetTargetDevice,0
[15:50:00] Connecting core0....
[15:50:00] @ShiftIR,8,0,ER1
[15:50:00] @ShiftDR,21,0,data (select core0)
[15:50:00] @ShiftIR,8,0,ER2
[15:50:00] Configuring core0....
[15:50:00] @JumpState,RUN_TEST_IDLE
[15:50:00] @JumpState,RUN_TEST_IDLE
[15:50:00] @JumpState,RUN_TEST_IDLE
[15:50:00] @ShiftIR,8,0,NOP
[15:50:00] @JumpState,RUN_TEST_IDLE
[15:50:00] @ShiftIR,8,0,ER2
[15:50:00] @Set Odd Parity readback
[15:50:00] @Set Odd Parity
[15:50:00] @Set LA Start/Stop readback
[15:50:00] @Set LA Start/Stop 
[15:50:00] #Reveal IP Version = 1_6_042617
[15:50:00] @Get Pattern
[15:50:00] #pattern readout = a5a5
[15:50:00] pattern readout passed!
[15:50:00] @Get Tracy Signature
[15:50:00] @Get Tracy Signature
[15:50:00] #signature from core0 = 354344330
[15:50:00] signature from core0 passed!
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Opcode Value
[15:50:00] @Set Comp Value
[15:50:00] @Set Mask Value
[15:50:00] @Set Then Num
[15:50:00] @Set NEXT THEN
[15:50:00] @Set Cnt Cntg
[15:50:00] @Set Event Count
[15:50:00] @Set Then Num
[15:50:00] @Set NEXT THEN
[15:50:00] @Set Cnt Cntg
[15:50:00] @Set Event Count
[15:50:00] @Set Event Count
[15:50:00] @Set Then Num
[15:50:00] @Set NEXT THEN
[15:50:00] @Set Cnt Cntg
[15:50:00] @Set Event Count
[15:50:00] @Set Event Count
[15:50:00] @Set Then Num
[15:50:00] @Set NEXT THEN
[15:50:00] @Set Cnt Cntg
[15:50:01] @Set Event Count
[15:50:01] @Set Event Count
[15:50:01] @Set Then Num
[15:50:01] @Set NEXT THEN
[15:50:01] @Set Cnt Cntg
[15:50:01] @Set Event Count
[15:50:01] @Set Event Count
[15:50:01] @Set Then Num
[15:50:01] @Set NEXT THEN
[15:50:01] @Set Cnt Cntg
[15:50:01] @Set Event Count
[15:50:01] @Set Event Count
[15:50:01] @Get BurstWrite CRC
[15:50:01] @Set Truth Tbl Addr Cnter Init
[15:50:01] @Set Truth Table Prog
[15:50:01] Configuring in burst mode....
[15:50:01] @Get BurstWrite CRC
[15:50:01] @Enable TE Trig
[15:50:01] @Enable Trig Output OR All readback
[15:50:01] @Enable Trig Output OR All
[15:50:01] @Set Pre-Trig Sample
[15:50:01] @Set Post-Trig Sample
[15:50:01] finished configuration of core0
[15:50:01] Starting all active cores....
[15:50:01] @ShiftIR,8,0,ER1
[15:50:01] @ShiftDR,21,0,data (select active cores)
[15:50:01] @ShiftIR,8,0,ER2
[15:50:01] @Set LA Start cores
[15:50:01] @UnlockCable
[15:50:01] Running all active cores....
[15:50:01] @LockCable
[15:50:01] Polling trigger memory of core0....
[15:50:01] @ShiftIR,8,0,ER1
[15:50:01] @ShiftDR,21,0,data (select core0)
[15:50:01] @ShiftIR,8,0,ER2
[15:50:01] @Get Force Trigger bit
[15:50:01] #TM_CTL_0=3
[15:50:01] @Get Trig Detected Cnt
[15:50:01] #numDetectedTriggers = 1
[15:50:01] @Get Mem Block Full Cnt
[15:50:01] #memFullCnt = 1
[15:50:01] Downloading trigger memory of core0....
[15:50:01] @Is LA Armed
[15:50:01] @Set LA Start/Stop readback
[15:50:01] @Set LA Start/Stop 
[15:50:01] @Set LA Start/Stop readback
[15:50:01] @Set LA Start/Stop 
[15:50:01] @Get Trig Detected Cnt
[15:50:01] #numDetectedTriggers = 1
[15:50:01] @Get Mem Block Full Cnt
[15:50:01] #memFullCnt = 1
[15:50:01] @Get Last Addr Written
[15:50:01] #lastAddrWritten = 3840
[15:50:01] @Get Multiple Trig Enbl
[15:50:01] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:50:01] @Get BurstRead CRC
[15:50:01] @Set Trace Mem Cnter Init
[15:50:01] Uploading in burst mode....
[15:50:01] @ShiftDR,491520,1,data (burst read)
[15:50:01] @GetTDO,data,491520
[15:50:01] @Get BurstRead CRC
[15:50:01] @Get BurstRead CRC
[15:50:01] @Get Pre-Trig Sample Num
[15:50:01] @Get Post-Trig Sample Num
[15:50:01] @Get Pre-Trig Samples Captured
[15:50:01] @Get Trig Ptr
[15:50:01] #trigPtr = 6
[15:50:01] #dataSize=15, numRead=4096, trace_out=3841
[15:50:01] #trig0={blockPosition:0,triggerPosition:1}
[15:50:01] finished download trigger memory of core0
[15:50:01] @UnlockCable
[15:50:01] @ReleaseCablePort
[15:50:01] @Disconnect
[15:50:01] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:50:13] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:50:13] Connecting cableserver to run Reveal debugger....
[15:50:13] @Connect
[15:50:13] @SetSharableApplications,2,Reveal,Mico
[15:50:14] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:50:14] @LockCable
[15:50:14] @GetServerStatus
[15:50:14] @Read
[15:50:14] @SetTargetDevice,0
[15:50:14] Connecting core0....
[15:50:14] @ShiftIR,8,0,ER1
[15:50:14] @ShiftDR,21,0,data (select core0)
[15:50:14] @ShiftIR,8,0,ER2
[15:50:14] Configuring core0....
[15:50:14] @JumpState,RUN_TEST_IDLE
[15:50:14] @JumpState,RUN_TEST_IDLE
[15:50:14] @JumpState,RUN_TEST_IDLE
[15:50:14] @ShiftIR,8,0,NOP
[15:50:14] @JumpState,RUN_TEST_IDLE
[15:50:14] @ShiftIR,8,0,ER2
[15:50:14] @Set Odd Parity readback
[15:50:14] @Set Odd Parity
[15:50:14] @Set LA Start/Stop readback
[15:50:14] @Set LA Start/Stop 
[15:50:14] #Reveal IP Version = 1_6_042617
[15:50:14] @Get Pattern
[15:50:14] #pattern readout = a5a5
[15:50:14] pattern readout passed!
[15:50:14] @Get Tracy Signature
[15:50:14] @Get Tracy Signature
[15:50:14] #signature from core0 = 354344330
[15:50:14] signature from core0 passed!
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Opcode Value
[15:50:14] @Set Comp Value
[15:50:14] @Set Mask Value
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Event Count
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Event Count
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Event Count
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Event Count
[15:50:14] @Set Then Num
[15:50:14] @Set NEXT THEN
[15:50:14] @Set Cnt Cntg
[15:50:14] @Set Event Count
[15:50:14] @Set Event Count
[15:50:14] @Get BurstWrite CRC
[15:50:14] @Set Truth Tbl Addr Cnter Init
[15:50:14] @Set Truth Table Prog
[15:50:14] Configuring in burst mode....
[15:50:15] @Get BurstWrite CRC
[15:50:15] @Enable TE Trig
[15:50:15] @Enable Trig Output OR All readback
[15:50:15] @Enable Trig Output OR All
[15:50:15] @Set Pre-Trig Sample
[15:50:15] @Set Post-Trig Sample
[15:50:15] finished configuration of core0
[15:50:15] Starting all active cores....
[15:50:15] @ShiftIR,8,0,ER1
[15:50:15] @ShiftDR,21,0,data (select active cores)
[15:50:15] @ShiftIR,8,0,ER2
[15:50:15] @Set LA Start cores
[15:50:15] @UnlockCable
[15:50:15] Running all active cores....
[15:50:15] @LockCable
[15:50:15] Polling trigger memory of core0....
[15:50:15] @ShiftIR,8,0,ER1
[15:50:15] @ShiftDR,21,0,data (select core0)
[15:50:15] @ShiftIR,8,0,ER2
[15:50:15] @Get Force Trigger bit
[15:50:15] #TM_CTL_0=3
[15:50:15] @Get Trig Detected Cnt
[15:50:15] #numDetectedTriggers = 1
[15:50:15] @Get Mem Block Full Cnt
[15:50:15] #memFullCnt = 1
[15:50:15] Downloading trigger memory of core0....
[15:50:15] @Is LA Armed
[15:50:15] @Set LA Start/Stop readback
[15:50:15] @Set LA Start/Stop 
[15:50:15] @Set LA Start/Stop readback
[15:50:15] @Set LA Start/Stop 
[15:50:15] @Get Trig Detected Cnt
[15:50:15] #numDetectedTriggers = 1
[15:50:15] @Get Mem Block Full Cnt
[15:50:15] #memFullCnt = 1
[15:50:15] @Get Last Addr Written
[15:50:15] #lastAddrWritten = 3840
[15:50:15] @Get Multiple Trig Enbl
[15:50:15] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:50:15] @Get BurstRead CRC
[15:50:15] @Set Trace Mem Cnter Init
[15:50:15] Uploading in burst mode....
[15:50:15] @ShiftDR,491520,1,data (burst read)
[15:50:15] @GetTDO,data,491520
[15:50:15] @Get BurstRead CRC
[15:50:15] @Get BurstRead CRC
[15:50:15] @Get Pre-Trig Sample Num
[15:50:15] @Get Post-Trig Sample Num
[15:50:15] @Get Pre-Trig Samples Captured
[15:50:15] @Get Trig Ptr
[15:50:15] #trigPtr = 6
[15:50:15] #dataSize=15, numRead=4096, trace_out=3841
[15:50:15] #trig0={blockPosition:0,triggerPosition:1}
[15:50:15] finished download trigger memory of core0
[15:50:15] @UnlockCable
[15:50:15] @ReleaseCablePort
[15:50:15] @Disconnect
[15:50:15] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:50:19] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:50:19] Connecting cableserver to run Reveal debugger....
[15:50:19] @Connect
[15:50:19] @SetSharableApplications,2,Reveal,Mico
[15:50:20] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:50:20] @LockCable
[15:50:20] @GetServerStatus
[15:50:20] @Read
[15:50:20] @SetTargetDevice,0
[15:50:20] Connecting core0....
[15:50:20] @ShiftIR,8,0,ER1
[15:50:20] @ShiftDR,21,0,data (select core0)
[15:50:20] @ShiftIR,8,0,ER2
[15:50:20] Configuring core0....
[15:50:20] @JumpState,RUN_TEST_IDLE
[15:50:20] @JumpState,RUN_TEST_IDLE
[15:50:20] @JumpState,RUN_TEST_IDLE
[15:50:20] @ShiftIR,8,0,NOP
[15:50:20] @JumpState,RUN_TEST_IDLE
[15:50:20] @ShiftIR,8,0,ER2
[15:50:20] @Set Odd Parity readback
[15:50:20] @Set Odd Parity
[15:50:20] @Set LA Start/Stop readback
[15:50:20] @Set LA Start/Stop 
[15:50:20] #Reveal IP Version = 1_6_042617
[15:50:20] @Get Pattern
[15:50:20] #pattern readout = a5a5
[15:50:20] pattern readout passed!
[15:50:20] @Get Tracy Signature
[15:50:20] @Get Tracy Signature
[15:50:20] #signature from core0 = 354344330
[15:50:20] signature from core0 passed!
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Opcode Value
[15:50:20] @Set Comp Value
[15:50:20] @Set Mask Value
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Event Count
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Event Count
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Event Count
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Event Count
[15:50:20] @Set Then Num
[15:50:20] @Set NEXT THEN
[15:50:20] @Set Cnt Cntg
[15:50:20] @Set Event Count
[15:50:20] @Set Event Count
[15:50:20] @Get BurstWrite CRC
[15:50:20] @Set Truth Tbl Addr Cnter Init
[15:50:20] @Set Truth Table Prog
[15:50:20] Configuring in burst mode....
[15:50:21] @Get BurstWrite CRC
[15:50:21] @Enable TE Trig
[15:50:21] @Enable Trig Output OR All readback
[15:50:21] @Enable Trig Output OR All
[15:50:21] @Set Pre-Trig Sample
[15:50:21] @Set Post-Trig Sample
[15:50:21] finished configuration of core0
[15:50:21] Starting all active cores....
[15:50:21] @ShiftIR,8,0,ER1
[15:50:21] @ShiftDR,21,0,data (select active cores)
[15:50:21] @ShiftIR,8,0,ER2
[15:50:21] @Set LA Start cores
[15:50:21] @UnlockCable
[15:50:21] Running all active cores....
[15:50:21] @LockCable
[15:50:21] Polling trigger memory of core0....
[15:50:21] @ShiftIR,8,0,ER1
[15:50:21] @ShiftDR,21,0,data (select core0)
[15:50:21] @ShiftIR,8,0,ER2
[15:50:21] @Get Force Trigger bit
[15:50:21] #TM_CTL_0=3
[15:50:21] @Get Trig Detected Cnt
[15:50:21] #numDetectedTriggers = 1
[15:50:21] @Get Mem Block Full Cnt
[15:50:21] #memFullCnt = 1
[15:50:21] Downloading trigger memory of core0....
[15:50:21] @Is LA Armed
[15:50:21] @Set LA Start/Stop readback
[15:50:21] @Set LA Start/Stop 
[15:50:21] @Set LA Start/Stop readback
[15:50:21] @Set LA Start/Stop 
[15:50:21] @Get Trig Detected Cnt
[15:50:21] #numDetectedTriggers = 1
[15:50:21] @Get Mem Block Full Cnt
[15:50:21] #memFullCnt = 1
[15:50:21] @Get Last Addr Written
[15:50:21] #lastAddrWritten = 3840
[15:50:21] @Get Multiple Trig Enbl
[15:50:21] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:50:21] @Get BurstRead CRC
[15:50:21] @Set Trace Mem Cnter Init
[15:50:21] Uploading in burst mode....
[15:50:21] @ShiftDR,491520,1,data (burst read)
[15:50:21] @GetTDO,data,491520
[15:50:21] @Get BurstRead CRC
[15:50:21] @Get BurstRead CRC
[15:50:21] @Get Pre-Trig Sample Num
[15:50:21] @Get Post-Trig Sample Num
[15:50:21] @Get Pre-Trig Samples Captured
[15:50:21] @Get Trig Ptr
[15:50:21] #trigPtr = 6
[15:50:21] #dataSize=15, numRead=4096, trace_out=3841
[15:50:21] #trig0={blockPosition:0,triggerPosition:1}
[15:50:21] finished download trigger memory of core0
[15:50:21] @UnlockCable
[15:50:21] @ReleaseCablePort
[15:50:21] @Disconnect
[15:50:21] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:50:38] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:50:38] Connecting cableserver to run Reveal debugger....
[15:50:38] @Connect
[15:50:38] @SetSharableApplications,2,Reveal,Mico
[15:50:39] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:50:39] @LockCable
[15:50:39] @GetServerStatus
[15:50:39] @Read
[15:50:39] @SetTargetDevice,0
[15:50:39] Connecting core0....
[15:50:39] @ShiftIR,8,0,ER1
[15:50:39] @ShiftDR,21,0,data (select core0)
[15:50:39] @ShiftIR,8,0,ER2
[15:50:39] Configuring core0....
[15:50:39] @JumpState,RUN_TEST_IDLE
[15:50:39] @JumpState,RUN_TEST_IDLE
[15:50:39] @JumpState,RUN_TEST_IDLE
[15:50:39] @ShiftIR,8,0,NOP
[15:50:39] @JumpState,RUN_TEST_IDLE
[15:50:39] @ShiftIR,8,0,ER2
[15:50:39] @Set Odd Parity readback
[15:50:39] @Set Odd Parity
[15:50:39] @Set LA Start/Stop readback
[15:50:39] @Set LA Start/Stop 
[15:50:39] #Reveal IP Version = 1_6_042617
[15:50:39] @Get Pattern
[15:50:39] #pattern readout = a5a5
[15:50:39] pattern readout passed!
[15:50:39] @Get Tracy Signature
[15:50:39] @Get Tracy Signature
[15:50:39] #signature from core0 = 354344330
[15:50:39] signature from core0 passed!
[15:50:39] @Set Opcode Value
[15:50:39] @Set Comp Value
[15:50:39] @Set Mask Value
[15:50:39] @Set Opcode Value
[15:50:39] @Set Comp Value
[15:50:39] @Set Mask Value
[15:50:40] @Set Opcode Value
[15:50:40] @Set Comp Value
[15:50:40] @Set Mask Value
[15:50:40] @Set Opcode Value
[15:50:40] @Set Comp Value
[15:50:40] @Set Mask Value
[15:50:40] @Set Opcode Value
[15:50:40] @Set Comp Value
[15:50:40] @Set Mask Value
[15:50:40] @Set Opcode Value
[15:50:40] @Set Comp Value
[15:50:40] @Set Mask Value
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Event Count
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Event Count
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Event Count
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Event Count
[15:50:40] @Set Then Num
[15:50:40] @Set NEXT THEN
[15:50:40] @Set Cnt Cntg
[15:50:40] @Set Event Count
[15:50:40] @Set Event Count
[15:50:40] @Get BurstWrite CRC
[15:50:40] @Set Truth Tbl Addr Cnter Init
[15:50:40] @Set Truth Table Prog
[15:50:40] Configuring in burst mode....
[15:50:40] @Get BurstWrite CRC
[15:50:40] @Enable TE Trig
[15:50:40] @Enable Trig Output OR All readback
[15:50:40] @Enable Trig Output OR All
[15:50:40] @Set Pre-Trig Sample
[15:50:40] @Set Post-Trig Sample
[15:50:40] finished configuration of core0
[15:50:40] Starting all active cores....
[15:50:40] @ShiftIR,8,0,ER1
[15:50:40] @ShiftDR,21,0,data (select active cores)
[15:50:40] @ShiftIR,8,0,ER2
[15:50:40] @Set LA Start cores
[15:50:40] @UnlockCable
[15:50:40] Running all active cores....
[15:50:40] @LockCable
[15:50:40] Polling trigger memory of core0....
[15:50:40] @ShiftIR,8,0,ER1
[15:50:40] @ShiftDR,21,0,data (select core0)
[15:50:40] @ShiftIR,8,0,ER2
[15:50:40] @Get Force Trigger bit
[15:50:40] #TM_CTL_0=3
[15:50:40] @Get Trig Detected Cnt
[15:50:40] #numDetectedTriggers = 0
[15:50:40] @Get Mem Block Full Cnt
[15:50:40] #memFullCnt = 0
[15:50:40] detected 0 triggers of core0
[15:50:40] captured 0 memory blocks of core0
[15:50:40] @UnlockCable
[15:50:41] Running all active cores....
[15:50:41] @LockCable
[15:50:41] Polling trigger memory of core0....
[15:50:41] @ShiftIR,8,0,ER1
[15:50:41] @ShiftDR,21,0,data (select core0)
[15:50:41] @ShiftIR,8,0,ER2
[15:50:41] @Get Force Trigger bit
[15:50:41] #TM_CTL_0=3
[15:50:41] @Get Trig Detected Cnt
[15:50:41] #numDetectedTriggers = 0
[15:50:41] @Get Mem Block Full Cnt
[15:50:41] #memFullCnt = 0
[15:50:41] detected 0 triggers of core0
[15:50:41] captured 0 memory blocks of core0
[15:50:41] @UnlockCable
[15:50:42] Running all active cores....
[15:50:42] @LockCable
[15:50:42] Polling trigger memory of core0....
[15:50:42] @ShiftIR,8,0,ER1
[15:50:42] @ShiftDR,21,0,data (select core0)
[15:50:42] @ShiftIR,8,0,ER2
[15:50:42] @Get Force Trigger bit
[15:50:42] #TM_CTL_0=3
[15:50:42] @Get Trig Detected Cnt
[15:50:42] #numDetectedTriggers = 0
[15:50:42] @Get Mem Block Full Cnt
[15:50:42] #memFullCnt = 0
[15:50:42] detected 0 triggers of core0
[15:50:42] captured 0 memory blocks of core0
[15:50:42] @UnlockCable
[15:50:43] Running all active cores....
[15:50:43] @LockCable
[15:50:43] Polling trigger memory of core0....
[15:50:43] @ShiftIR,8,0,ER1
[15:50:43] @ShiftDR,21,0,data (select core0)
[15:50:43] @ShiftIR,8,0,ER2
[15:50:43] @Get Force Trigger bit
[15:50:43] #TM_CTL_0=3
[15:50:43] @Get Trig Detected Cnt
[15:50:43] #numDetectedTriggers = 0
[15:50:43] @Get Mem Block Full Cnt
[15:50:43] #memFullCnt = 0
[15:50:43] detected 0 triggers of core0
[15:50:43] captured 0 memory blocks of core0
[15:50:43] @UnlockCable
[15:50:44] Running all active cores....
[15:50:44] @LockCable
[15:50:44] Polling trigger memory of core0....
[15:50:44] @ShiftIR,8,0,ER1
[15:50:44] @ShiftDR,21,0,data (select core0)
[15:50:44] @ShiftIR,8,0,ER2
[15:50:44] @Get Force Trigger bit
[15:50:44] #TM_CTL_0=3
[15:50:44] User has manually triggered core0!
[15:50:44] @set Force Trigger bit
[15:50:44] @set Force Trigger bit
[15:50:44] @Get Trig Detected Cnt
[15:50:44] #numDetectedTriggers = 1
[15:50:44] @Get Mem Block Full Cnt
[15:50:44] #memFullCnt = 1
[15:50:44] Downloading trigger memory of core0....
[15:50:44] @Is LA Armed
[15:50:44] @Set LA Start/Stop readback
[15:50:44] @Set LA Start/Stop 
[15:50:44] @Set LA Start/Stop readback
[15:50:44] @Set LA Start/Stop 
[15:50:44] @Get Trig Detected Cnt
[15:50:44] #numDetectedTriggers = 1
[15:50:44] @Get Mem Block Full Cnt
[15:50:44] #memFullCnt = 1
[15:50:44] @Get Last Addr Written
[15:50:44] #lastAddrWritten = 3954
[15:50:44] @Get Multiple Trig Enbl
[15:50:44] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:50:44] @Get BurstRead CRC
[15:50:44] @Set Trace Mem Cnter Init
[15:50:44] Uploading in burst mode....
[15:50:45] @ShiftDR,491520,1,data (burst read)
[15:50:45] @GetTDO,data,491520
[15:50:45] @Get BurstRead CRC
[15:50:45] @Get BurstRead CRC
[15:50:45] @Get Pre-Trig Sample Num
[15:50:45] @Get Post-Trig Sample Num
[15:50:45] @Get Pre-Trig Samples Captured
[15:50:45] @Get Trig Ptr
[15:50:45] #trigPtr = 120
[15:50:45] #dataSize=15, numRead=4096, trace_out=4096
[15:50:45] #trig0={blockPosition:0,triggerPosition:256}
[15:50:45] finished download trigger memory of core0
[15:50:45] @UnlockCable
[15:50:45] @ReleaseCablePort
[15:50:45] @Disconnect
[15:50:45] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[15:50:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[15:50:50] Connecting cableserver to run Reveal debugger....
[15:50:50] @Connect
[15:50:50] @SetSharableApplications,2,Reveal,Mico
[15:50:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[15:50:51] @LockCable
[15:50:51] @GetServerStatus
[15:50:51] @Read
[15:50:51] @SetTargetDevice,0
[15:50:51] Connecting core0....
[15:50:51] @ShiftIR,8,0,ER1
[15:50:51] @ShiftDR,21,0,data (select core0)
[15:50:51] @ShiftIR,8,0,ER2
[15:50:51] Configuring core0....
[15:50:51] @JumpState,RUN_TEST_IDLE
[15:50:51] @JumpState,RUN_TEST_IDLE
[15:50:51] @JumpState,RUN_TEST_IDLE
[15:50:51] @ShiftIR,8,0,NOP
[15:50:51] @JumpState,RUN_TEST_IDLE
[15:50:51] @ShiftIR,8,0,ER2
[15:50:51] @Set Odd Parity readback
[15:50:51] @Set Odd Parity
[15:50:51] @Set LA Start/Stop readback
[15:50:51] @Set LA Start/Stop 
[15:50:51] #Reveal IP Version = 1_6_042617
[15:50:51] @Get Pattern
[15:50:51] #pattern readout = a5a5
[15:50:51] pattern readout passed!
[15:50:51] @Get Tracy Signature
[15:50:51] @Get Tracy Signature
[15:50:51] #signature from core0 = 354344330
[15:50:51] signature from core0 passed!
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Opcode Value
[15:50:51] @Set Comp Value
[15:50:51] @Set Mask Value
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Event Count
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Event Count
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Event Count
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Event Count
[15:50:51] @Set Then Num
[15:50:51] @Set NEXT THEN
[15:50:51] @Set Cnt Cntg
[15:50:51] @Set Event Count
[15:50:51] @Set Event Count
[15:50:51] @Get BurstWrite CRC
[15:50:51] @Set Truth Tbl Addr Cnter Init
[15:50:51] @Set Truth Table Prog
[15:50:51] Configuring in burst mode....
[15:50:51] @Get BurstWrite CRC
[15:50:51] @Enable TE Trig
[15:50:51] @Enable Trig Output OR All readback
[15:50:51] @Enable Trig Output OR All
[15:50:51] @Set Pre-Trig Sample
[15:50:51] @Set Post-Trig Sample
[15:50:51] finished configuration of core0
[15:50:51] Starting all active cores....
[15:50:51] @ShiftIR,8,0,ER1
[15:50:51] @ShiftDR,21,0,data (select active cores)
[15:50:51] @ShiftIR,8,0,ER2
[15:50:51] @Set LA Start cores
[15:50:51] @UnlockCable
[15:50:51] Running all active cores....
[15:50:51] @LockCable
[15:50:51] Polling trigger memory of core0....
[15:50:51] @ShiftIR,8,0,ER1
[15:50:51] @ShiftDR,21,0,data (select core0)
[15:50:51] @ShiftIR,8,0,ER2
[15:50:51] @Get Force Trigger bit
[15:50:51] #TM_CTL_0=3
[15:50:51] @Get Trig Detected Cnt
[15:50:51] #numDetectedTriggers = 0
[15:50:51] @Get Mem Block Full Cnt
[15:50:51] #memFullCnt = 0
[15:50:51] detected 0 triggers of core0
[15:50:51] captured 0 memory blocks of core0
[15:50:51] @UnlockCable
[15:50:52] Running all active cores....
[15:50:52] @LockCable
[15:50:52] Polling trigger memory of core0....
[15:50:52] @ShiftIR,8,0,ER1
[15:50:52] @ShiftDR,21,0,data (select core0)
[15:50:52] @ShiftIR,8,0,ER2
[15:50:52] @Get Force Trigger bit
[15:50:52] #TM_CTL_0=3
[15:50:52] @Get Trig Detected Cnt
[15:50:52] #numDetectedTriggers = 0
[15:50:52] @Get Mem Block Full Cnt
[15:50:52] #memFullCnt = 0
[15:50:52] detected 0 triggers of core0
[15:50:52] captured 0 memory blocks of core0
[15:50:52] @UnlockCable
[15:50:53] Running all active cores....
[15:50:53] @LockCable
[15:50:53] Polling trigger memory of core0....
[15:50:53] @ShiftIR,8,0,ER1
[15:50:53] @ShiftDR,21,0,data (select core0)
[15:50:53] @ShiftIR,8,0,ER2
[15:50:53] @Get Force Trigger bit
[15:50:53] #TM_CTL_0=3
[15:50:53] @Get Trig Detected Cnt
[15:50:53] #numDetectedTriggers = 0
[15:50:53] @Get Mem Block Full Cnt
[15:50:53] #memFullCnt = 0
[15:50:53] detected 0 triggers of core0
[15:50:53] captured 0 memory blocks of core0
[15:50:53] @UnlockCable
[15:50:55] Running all active cores....
[15:50:55] @LockCable
[15:50:55] Polling trigger memory of core0....
[15:50:55] @ShiftIR,8,0,ER1
[15:50:55] @ShiftDR,21,0,data (select core0)
[15:50:55] @ShiftIR,8,0,ER2
[15:50:55] @Get Force Trigger bit
[15:50:55] #TM_CTL_0=3
[15:50:55] @Get Trig Detected Cnt
[15:50:55] #numDetectedTriggers = 0
[15:50:55] @Get Mem Block Full Cnt
[15:50:55] #memFullCnt = 0
[15:50:55] detected 0 triggers of core0
[15:50:55] captured 0 memory blocks of core0
[15:50:55] @UnlockCable
[15:50:56] Running all active cores....
[15:50:56] @LockCable
[15:50:56] Polling trigger memory of core0....
[15:50:56] @ShiftIR,8,0,ER1
[15:50:56] @ShiftDR,21,0,data (select core0)
[15:50:56] @ShiftIR,8,0,ER2
[15:50:56] @Get Force Trigger bit
[15:50:56] #TM_CTL_0=3
[15:50:56] User has manually triggered core0!
[15:50:56] @set Force Trigger bit
[15:50:56] @set Force Trigger bit
[15:50:56] @Get Trig Detected Cnt
[15:50:56] #numDetectedTriggers = 1
[15:50:56] @Get Mem Block Full Cnt
[15:50:56] #memFullCnt = 1
[15:50:56] Downloading trigger memory of core0....
[15:50:56] @Is LA Armed
[15:50:56] @Set LA Start/Stop readback
[15:50:56] @Set LA Start/Stop 
[15:50:56] @Set LA Start/Stop readback
[15:50:56] @Set LA Start/Stop 
[15:50:56] @Get Trig Detected Cnt
[15:50:56] #numDetectedTriggers = 1
[15:50:56] @Get Mem Block Full Cnt
[15:50:56] #memFullCnt = 1
[15:50:56] @Get Last Addr Written
[15:50:56] #lastAddrWritten = 2030
[15:50:56] @Get Multiple Trig Enbl
[15:50:56] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[15:50:56] @Get BurstRead CRC
[15:50:56] @Set Trace Mem Cnter Init
[15:50:56] Uploading in burst mode....
[15:50:56] @ShiftDR,491520,1,data (burst read)
[15:50:56] @GetTDO,data,491520
[15:50:56] @Get BurstRead CRC
[15:50:56] @Get BurstRead CRC
[15:50:56] @Get Pre-Trig Sample Num
[15:50:56] @Get Post-Trig Sample Num
[15:50:56] @Get Pre-Trig Samples Captured
[15:50:56] @Get Trig Ptr
[15:50:56] #trigPtr = 2292
[15:50:56] #dataSize=15, numRead=4096, trace_out=4096
[15:50:56] #trig0={blockPosition:0,triggerPosition:256}
[15:50:56] finished download trigger memory of core0
[15:50:56] @UnlockCable
[15:50:56] @ReleaseCablePort
[15:50:56] @Disconnect
[15:50:56] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:09:59] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:09:59] Connecting cableserver to run Reveal debugger....
[16:10:06] @Connect
[16:10:06] @SetSharableApplications,2,Reveal,Mico
[16:10:08] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:10:08] @LockCable
[16:10:08] @GetServerStatus
[16:10:08] @Read
[16:10:08] @SetTargetDevice,0
[16:10:08] Connecting core0....
[16:10:08] @ShiftIR,8,0,ER1
[16:10:08] @ShiftDR,21,0,data (select core0)
[16:10:08] @ShiftIR,8,0,ER2
[16:10:08] Configuring core0....
[16:10:08] @JumpState,RUN_TEST_IDLE
[16:10:08] @JumpState,RUN_TEST_IDLE
[16:10:08] @JumpState,RUN_TEST_IDLE
[16:10:08] @ShiftIR,8,0,NOP
[16:10:08] @JumpState,RUN_TEST_IDLE
[16:10:08] @ShiftIR,8,0,ER2
[16:10:08] @Set Odd Parity readback
[16:10:08] @Set Odd Parity
[16:10:08] @Set LA Start/Stop readback
[16:10:08] @Set LA Start/Stop 
[16:10:08] #Reveal IP Version = 1_6_042617
[16:10:08] @Get Pattern
[16:10:08] #pattern readout = a5a5
[16:10:08] pattern readout passed!
[16:10:08] @Get Tracy Signature
[16:10:08] @Get Tracy Signature
[16:10:08] #signature from core0 = 354344330
[16:10:08] signature from core0 passed!
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Opcode Value
[16:10:08] @Set Comp Value
[16:10:08] @Set Mask Value
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Event Count
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Event Count
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Event Count
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Event Count
[16:10:08] @Set Then Num
[16:10:08] @Set NEXT THEN
[16:10:08] @Set Cnt Cntg
[16:10:08] @Set Event Count
[16:10:08] @Set Event Count
[16:10:08] @Get BurstWrite CRC
[16:10:08] @Set Truth Tbl Addr Cnter Init
[16:10:08] @Set Truth Table Prog
[16:10:08] Configuring in burst mode....
[16:10:08] @Get BurstWrite CRC
[16:10:08] @Enable TE Trig
[16:10:08] @Enable Trig Output OR All readback
[16:10:08] @Enable Trig Output OR All
[16:10:08] @Set Pre-Trig Sample
[16:10:08] @Set Post-Trig Sample
[16:10:08] finished configuration of core0
[16:10:08] Starting all active cores....
[16:10:08] @ShiftIR,8,0,ER1
[16:10:08] @ShiftDR,21,0,data (select active cores)
[16:10:08] @ShiftIR,8,0,ER2
[16:10:08] @Set LA Start cores
[16:10:08] @UnlockCable
[16:10:08] Running all active cores....
[16:10:08] @LockCable
[16:10:09] Polling trigger memory of core0....
[16:10:09] @ShiftIR,8,0,ER1
[16:10:09] @ShiftDR,21,0,data (select core0)
[16:10:09] @ShiftIR,8,0,ER2
[16:10:09] @Get Force Trigger bit
[16:10:09] #TM_CTL_0=3
[16:10:09] @Get Trig Detected Cnt
[16:10:09] #numDetectedTriggers = 0
[16:10:09] @Get Mem Block Full Cnt
[16:10:09] #memFullCnt = 0
[16:10:09] detected 0 triggers of core0
[16:10:09] captured 0 memory blocks of core0
[16:10:09] @UnlockCable
[16:10:10] Running all active cores....
[16:10:10] @LockCable
[16:10:10] Polling trigger memory of core0....
[16:10:10] @ShiftIR,8,0,ER1
[16:10:10] @ShiftDR,21,0,data (select core0)
[16:10:10] @ShiftIR,8,0,ER2
[16:10:10] @Get Force Trigger bit
[16:10:10] #TM_CTL_0=3
[16:10:10] @Get Trig Detected Cnt
[16:10:10] #numDetectedTriggers = 0
[16:10:10] @Get Mem Block Full Cnt
[16:10:10] #memFullCnt = 0
[16:10:10] detected 0 triggers of core0
[16:10:10] captured 0 memory blocks of core0
[16:10:10] @UnlockCable
[16:10:11] Running all active cores....
[16:10:11] @LockCable
[16:10:11] Polling trigger memory of core0....
[16:10:11] @ShiftIR,8,0,ER1
[16:10:11] @ShiftDR,21,0,data (select core0)
[16:10:11] @ShiftIR,8,0,ER2
[16:10:11] @Get Force Trigger bit
[16:10:11] #TM_CTL_0=3
[16:10:11] User has manually triggered core0!
[16:10:11] @set Force Trigger bit
[16:10:11] @set Force Trigger bit
[16:10:11] @Get Trig Detected Cnt
[16:10:11] #numDetectedTriggers = 1
[16:10:11] @Get Mem Block Full Cnt
[16:10:11] #memFullCnt = 1
[16:10:11] Downloading trigger memory of core0....
[16:10:11] @Is LA Armed
[16:10:11] @Set LA Start/Stop readback
[16:10:11] @Set LA Start/Stop 
[16:10:11] @Set LA Start/Stop readback
[16:10:11] @Set LA Start/Stop 
[16:10:11] @Get Trig Detected Cnt
[16:10:11] #numDetectedTriggers = 1
[16:10:11] @Get Mem Block Full Cnt
[16:10:11] #memFullCnt = 1
[16:10:11] @Get Last Addr Written
[16:10:11] #lastAddrWritten = 926
[16:10:11] @Get Multiple Trig Enbl
[16:10:11] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:10:11] @Get BurstRead CRC
[16:10:11] @Set Trace Mem Cnter Init
[16:10:11] Uploading in burst mode....
[16:10:11] @ShiftDR,491520,1,data (burst read)
[16:10:11] @GetTDO,data,491520
[16:10:11] @Get BurstRead CRC
[16:10:11] @Get BurstRead CRC
[16:10:11] @Get Pre-Trig Sample Num
[16:10:11] @Get Post-Trig Sample Num
[16:10:11] @Get Pre-Trig Samples Captured
[16:10:11] @Get Trig Ptr
[16:10:11] #trigPtr = 1188
[16:10:11] #dataSize=15, numRead=4096, trace_out=4096
[16:10:11] #trig0={blockPosition:0,triggerPosition:256}
[16:10:11] finished download trigger memory of core0
[16:10:11] @UnlockCable
[16:10:11] @ReleaseCablePort
[16:10:11] @Disconnect
[16:10:11] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:10:15] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:10:15] Connecting cableserver to run Reveal debugger....
[16:10:15] @Connect
[16:10:15] @SetSharableApplications,2,Reveal,Mico
[16:10:16] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:10:16] @LockCable
[16:10:16] @GetServerStatus
[16:10:16] @Read
[16:10:16] @SetTargetDevice,0
[16:10:16] Connecting core0....
[16:10:16] @ShiftIR,8,0,ER1
[16:10:16] @ShiftDR,21,0,data (select core0)
[16:10:16] @ShiftIR,8,0,ER2
[16:10:16] Configuring core0....
[16:10:16] @JumpState,RUN_TEST_IDLE
[16:10:16] @JumpState,RUN_TEST_IDLE
[16:10:16] @JumpState,RUN_TEST_IDLE
[16:10:16] @ShiftIR,8,0,NOP
[16:10:16] @JumpState,RUN_TEST_IDLE
[16:10:16] @ShiftIR,8,0,ER2
[16:10:16] @Set Odd Parity readback
[16:10:16] @Set Odd Parity
[16:10:16] @Set LA Start/Stop readback
[16:10:16] @Set LA Start/Stop 
[16:10:16] #Reveal IP Version = 1_6_042617
[16:10:16] @Get Pattern
[16:10:16] #pattern readout = a5a5
[16:10:16] pattern readout passed!
[16:10:16] @Get Tracy Signature
[16:10:16] @Get Tracy Signature
[16:10:16] #signature from core0 = 354344330
[16:10:16] signature from core0 passed!
[16:10:16] @Set Opcode Value
[16:10:16] @Set Comp Value
[16:10:16] @Set Mask Value
[16:10:16] @Set Opcode Value
[16:10:16] @Set Comp Value
[16:10:16] @Set Mask Value
[16:10:16] @Set Opcode Value
[16:10:16] @Set Comp Value
[16:10:16] @Set Mask Value
[16:10:16] @Set Opcode Value
[16:10:16] @Set Comp Value
[16:10:16] @Set Mask Value
[16:10:17] @Set Opcode Value
[16:10:17] @Set Comp Value
[16:10:17] @Set Mask Value
[16:10:17] @Set Opcode Value
[16:10:17] @Set Comp Value
[16:10:17] @Set Mask Value
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Event Count
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Event Count
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Event Count
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Event Count
[16:10:17] @Set Then Num
[16:10:17] @Set NEXT THEN
[16:10:17] @Set Cnt Cntg
[16:10:17] @Set Event Count
[16:10:17] @Set Event Count
[16:10:17] @Get BurstWrite CRC
[16:10:17] @Set Truth Tbl Addr Cnter Init
[16:10:17] @Set Truth Table Prog
[16:10:17] Configuring in burst mode....
[16:10:17] @Get BurstWrite CRC
[16:10:17] @Enable TE Trig
[16:10:17] @Enable Trig Output OR All readback
[16:10:17] @Enable Trig Output OR All
[16:10:17] @Set Pre-Trig Sample
[16:10:17] @Set Post-Trig Sample
[16:10:17] finished configuration of core0
[16:10:17] Starting all active cores....
[16:10:17] @ShiftIR,8,0,ER1
[16:10:17] @ShiftDR,21,0,data (select active cores)
[16:10:17] @ShiftIR,8,0,ER2
[16:10:17] @Set LA Start cores
[16:10:17] @UnlockCable
[16:10:17] Running all active cores....
[16:10:17] @LockCable
[16:10:17] Polling trigger memory of core0....
[16:10:17] @ShiftIR,8,0,ER1
[16:10:17] @ShiftDR,21,0,data (select core0)
[16:10:17] @ShiftIR,8,0,ER2
[16:10:17] @Get Force Trigger bit
[16:10:17] #TM_CTL_0=3
[16:10:17] @Get Trig Detected Cnt
[16:10:17] #numDetectedTriggers = 0
[16:10:17] @Get Mem Block Full Cnt
[16:10:17] #memFullCnt = 0
[16:10:17] detected 0 triggers of core0
[16:10:17] captured 0 memory blocks of core0
[16:10:17] @UnlockCable
[16:10:18] Running all active cores....
[16:10:18] @LockCable
[16:10:18] Polling trigger memory of core0....
[16:10:18] @ShiftIR,8,0,ER1
[16:10:18] @ShiftDR,21,0,data (select core0)
[16:10:18] @ShiftIR,8,0,ER2
[16:10:18] @Get Force Trigger bit
[16:10:18] #TM_CTL_0=3
[16:10:18] User has manually triggered core0!
[16:10:18] @set Force Trigger bit
[16:10:18] @set Force Trigger bit
[16:10:18] @Get Trig Detected Cnt
[16:10:18] #numDetectedTriggers = 1
[16:10:18] @Get Mem Block Full Cnt
[16:10:18] #memFullCnt = 1
[16:10:18] Downloading trigger memory of core0....
[16:10:18] @Is LA Armed
[16:10:18] @Set LA Start/Stop readback
[16:10:18] @Set LA Start/Stop 
[16:10:18] @Set LA Start/Stop readback
[16:10:18] @Set LA Start/Stop 
[16:10:18] @Get Trig Detected Cnt
[16:10:18] #numDetectedTriggers = 1
[16:10:18] @Get Mem Block Full Cnt
[16:10:18] #memFullCnt = 1
[16:10:18] @Get Last Addr Written
[16:10:18] #lastAddrWritten = 794
[16:10:18] @Get Multiple Trig Enbl
[16:10:18] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:10:18] @Get BurstRead CRC
[16:10:18] @Set Trace Mem Cnter Init
[16:10:18] Uploading in burst mode....
[16:10:18] @ShiftDR,491520,1,data (burst read)
[16:10:18] @GetTDO,data,491520
[16:10:18] @Get BurstRead CRC
[16:10:18] @Get BurstRead CRC
[16:10:18] @Get Pre-Trig Sample Num
[16:10:18] @Get Post-Trig Sample Num
[16:10:18] @Get Pre-Trig Samples Captured
[16:10:18] @Get Trig Ptr
[16:10:18] #trigPtr = 1056
[16:10:18] #dataSize=15, numRead=4096, trace_out=4096
[16:10:18] #trig0={blockPosition:0,triggerPosition:256}
[16:10:18] finished download trigger memory of core0
[16:10:18] @UnlockCable
[16:10:18] @ReleaseCablePort
[16:10:18] @Disconnect
[16:10:18] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:17:05] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:17:05] Connecting cableserver to run Reveal debugger....
[16:17:05] @Connect
[16:17:05] @SetSharableApplications,2,Reveal,Mico
[16:17:06] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:17:06] @LockCable
[16:17:06] @GetServerStatus
[16:17:06] @Read
[16:17:06] @SetTargetDevice,0
[16:17:06] Connecting core0....
[16:17:06] @ShiftIR,8,0,ER1
[16:17:06] @ShiftDR,21,0,data (select core0)
[16:17:06] @ShiftIR,8,0,ER2
[16:17:06] Configuring core0....
[16:17:06] @JumpState,RUN_TEST_IDLE
[16:17:06] @JumpState,RUN_TEST_IDLE
[16:17:06] @JumpState,RUN_TEST_IDLE
[16:17:06] @ShiftIR,8,0,NOP
[16:17:06] @JumpState,RUN_TEST_IDLE
[16:17:06] @ShiftIR,8,0,ER2
[16:17:06] @Set Odd Parity readback
[16:17:06] @Set Odd Parity
[16:17:06] @Set LA Start/Stop readback
[16:17:06] @Set LA Start/Stop 
[16:17:06] #Reveal IP Version = 1_6_042617
[16:17:06] @Get Pattern
[16:17:06] #pattern readout = a5a5
[16:17:06] pattern readout passed!
[16:17:06] @Get Tracy Signature
[16:17:06] @Get Tracy Signature
[16:17:06] #signature from core0 = 354344330
[16:17:06] signature from core0 passed!
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Opcode Value
[16:17:06] @Set Comp Value
[16:17:06] @Set Mask Value
[16:17:06] @Set Then Num
[16:17:06] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Then Num
[16:17:07] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Event Count
[16:17:07] @Set Then Num
[16:17:07] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Event Count
[16:17:07] @Set Then Num
[16:17:07] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Event Count
[16:17:07] @Set Then Num
[16:17:07] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Event Count
[16:17:07] @Set Then Num
[16:17:07] @Set NEXT THEN
[16:17:07] @Set Cnt Cntg
[16:17:07] @Set Event Count
[16:17:07] @Set Event Count
[16:17:07] @Get BurstWrite CRC
[16:17:07] @Set Truth Tbl Addr Cnter Init
[16:17:07] @Set Truth Table Prog
[16:17:07] Configuring in burst mode....
[16:17:07] @Get BurstWrite CRC
[16:17:07] @Enable TE Trig
[16:17:07] @Enable Trig Output OR All readback
[16:17:07] @Enable Trig Output OR All
[16:17:07] @Set Pre-Trig Sample
[16:17:07] @Set Post-Trig Sample
[16:17:07] finished configuration of core0
[16:17:07] Starting all active cores....
[16:17:07] @ShiftIR,8,0,ER1
[16:17:07] @ShiftDR,21,0,data (select active cores)
[16:17:07] @ShiftIR,8,0,ER2
[16:17:07] @Set LA Start cores
[16:17:07] @UnlockCable
[16:17:07] Running all active cores....
[16:17:07] @LockCable
[16:17:07] Polling trigger memory of core0....
[16:17:07] @ShiftIR,8,0,ER1
[16:17:07] @ShiftDR,21,0,data (select core0)
[16:17:07] @ShiftIR,8,0,ER2
[16:17:07] @Get Force Trigger bit
[16:17:07] #TM_CTL_0=3
[16:17:07] @Get Trig Detected Cnt
[16:17:07] #numDetectedTriggers = 1
[16:17:07] @Get Mem Block Full Cnt
[16:17:07] #memFullCnt = 1
[16:17:07] Downloading trigger memory of core0....
[16:17:07] @Is LA Armed
[16:17:07] @Set LA Start/Stop readback
[16:17:07] @Set LA Start/Stop 
[16:17:07] @Set LA Start/Stop readback
[16:17:07] @Set LA Start/Stop 
[16:17:07] @Get Trig Detected Cnt
[16:17:07] #numDetectedTriggers = 1
[16:17:07] @Get Mem Block Full Cnt
[16:17:07] #memFullCnt = 1
[16:17:07] @Get Last Addr Written
[16:17:07] #lastAddrWritten = 3840
[16:17:07] @Get Multiple Trig Enbl
[16:17:07] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:17:07] @Get BurstRead CRC
[16:17:07] @Set Trace Mem Cnter Init
[16:17:07] Uploading in burst mode....
[16:17:07] @ShiftDR,491520,1,data (burst read)
[16:17:07] @GetTDO,data,491520
[16:17:07] @Get BurstRead CRC
[16:17:07] @Get BurstRead CRC
[16:17:07] @Get Pre-Trig Sample Num
[16:17:07] @Get Post-Trig Sample Num
[16:17:07] @Get Pre-Trig Samples Captured
[16:17:07] @Get Trig Ptr
[16:17:07] #trigPtr = 6
[16:17:07] #dataSize=15, numRead=4096, trace_out=3841
[16:17:07] #trig0={blockPosition:0,triggerPosition:1}
[16:17:07] finished download trigger memory of core0
[16:17:07] @UnlockCable
[16:17:07] @ReleaseCablePort
[16:17:07] @Disconnect
[16:17:07] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:18:20] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:18:20] Connecting cableserver to run Reveal debugger....
[16:18:20] @Connect
[16:18:20] @SetSharableApplications,2,Reveal,Mico
[16:18:21] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:18:21] @LockCable
[16:18:21] @GetServerStatus
[16:18:21] @Read
[16:18:21] @SetTargetDevice,0
[16:18:21] Connecting core0....
[16:18:21] @ShiftIR,8,0,ER1
[16:18:21] @ShiftDR,21,0,data (select core0)
[16:18:21] @ShiftIR,8,0,ER2
[16:18:21] Configuring core0....
[16:18:21] @JumpState,RUN_TEST_IDLE
[16:18:21] @JumpState,RUN_TEST_IDLE
[16:18:21] @JumpState,RUN_TEST_IDLE
[16:18:21] @ShiftIR,8,0,NOP
[16:18:21] @JumpState,RUN_TEST_IDLE
[16:18:21] @ShiftIR,8,0,ER2
[16:18:21] @Set Odd Parity readback
[16:18:21] @Set Odd Parity
[16:18:21] @Set LA Start/Stop readback
[16:18:21] @Set LA Start/Stop 
[16:18:21] #Reveal IP Version = 1_6_042617
[16:18:21] @Get Pattern
[16:18:21] #pattern readout = a5a5
[16:18:21] pattern readout passed!
[16:18:21] @Get Tracy Signature
[16:18:21] @Get Tracy Signature
[16:18:21] #signature from core0 = 354344330
[16:18:21] signature from core0 passed!
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Opcode Value
[16:18:21] @Set Comp Value
[16:18:21] @Set Mask Value
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Event Count
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Event Count
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Event Count
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Event Count
[16:18:21] @Set Then Num
[16:18:21] @Set NEXT THEN
[16:18:21] @Set Cnt Cntg
[16:18:21] @Set Event Count
[16:18:21] @Set Event Count
[16:18:21] @Get BurstWrite CRC
[16:18:21] @Set Truth Tbl Addr Cnter Init
[16:18:21] @Set Truth Table Prog
[16:18:21] Configuring in burst mode....
[16:18:21] @Get BurstWrite CRC
[16:18:21] @Enable TE Trig
[16:18:21] @Enable Trig Output OR All readback
[16:18:21] @Enable Trig Output OR All
[16:18:21] @Set Pre-Trig Sample
[16:18:21] @Set Post-Trig Sample
[16:18:21] finished configuration of core0
[16:18:22] Starting all active cores....
[16:18:22] @ShiftIR,8,0,ER1
[16:18:22] @ShiftDR,21,0,data (select active cores)
[16:18:22] @ShiftIR,8,0,ER2
[16:18:22] @Set LA Start cores
[16:18:22] @UnlockCable
[16:18:22] Running all active cores....
[16:18:22] @LockCable
[16:18:22] Polling trigger memory of core0....
[16:18:22] @ShiftIR,8,0,ER1
[16:18:22] @ShiftDR,21,0,data (select core0)
[16:18:22] @ShiftIR,8,0,ER2
[16:18:22] @Get Force Trigger bit
[16:18:22] #TM_CTL_0=3
[16:18:22] @Get Trig Detected Cnt
[16:18:22] #numDetectedTriggers = 0
[16:18:22] @Get Mem Block Full Cnt
[16:18:22] #memFullCnt = 0
[16:18:22] detected 0 triggers of core0
[16:18:22] captured 0 memory blocks of core0
[16:18:22] @UnlockCable
[16:18:23] Running all active cores....
[16:18:23] @LockCable
[16:18:23] Polling trigger memory of core0....
[16:18:23] @ShiftIR,8,0,ER1
[16:18:23] @ShiftDR,21,0,data (select core0)
[16:18:23] @ShiftIR,8,0,ER2
[16:18:23] @Get Force Trigger bit
[16:18:23] #TM_CTL_0=3
[16:18:23] @Get Trig Detected Cnt
[16:18:23] #numDetectedTriggers = 0
[16:18:23] @Get Mem Block Full Cnt
[16:18:23] #memFullCnt = 0
[16:18:23] detected 0 triggers of core0
[16:18:23] captured 0 memory blocks of core0
[16:18:23] @UnlockCable
[16:18:24] Running all active cores....
[16:18:24] @LockCable
[16:18:24] Polling trigger memory of core0....
[16:18:24] @ShiftIR,8,0,ER1
[16:18:24] @ShiftDR,21,0,data (select core0)
[16:18:24] @ShiftIR,8,0,ER2
[16:18:24] @Get Force Trigger bit
[16:18:24] #TM_CTL_0=3
[16:18:24] @Get Trig Detected Cnt
[16:18:24] #numDetectedTriggers = 0
[16:18:24] @Get Mem Block Full Cnt
[16:18:24] #memFullCnt = 0
[16:18:24] detected 0 triggers of core0
[16:18:24] captured 0 memory blocks of core0
[16:18:24] @UnlockCable
[16:18:25] Running all active cores....
[16:18:25] @LockCable
[16:18:25] Polling trigger memory of core0....
[16:18:25] @ShiftIR,8,0,ER1
[16:18:25] @ShiftDR,21,0,data (select core0)
[16:18:25] @ShiftIR,8,0,ER2
[16:18:25] @Get Force Trigger bit
[16:18:25] #TM_CTL_0=3
[16:18:25] User has manually triggered core0!
[16:18:25] @set Force Trigger bit
[16:18:25] @set Force Trigger bit
[16:18:25] @Get Trig Detected Cnt
[16:18:25] #numDetectedTriggers = 1
[16:18:25] @Get Mem Block Full Cnt
[16:18:25] #memFullCnt = 1
[16:18:25] Downloading trigger memory of core0....
[16:18:25] @Is LA Armed
[16:18:25] @Set LA Start/Stop readback
[16:18:25] @Set LA Start/Stop 
[16:18:25] @Set LA Start/Stop readback
[16:18:25] @Set LA Start/Stop 
[16:18:25] @Get Trig Detected Cnt
[16:18:25] #numDetectedTriggers = 1
[16:18:25] @Get Mem Block Full Cnt
[16:18:25] #memFullCnt = 1
[16:18:25] @Get Last Addr Written
[16:18:25] #lastAddrWritten = 3339
[16:18:25] @Get Multiple Trig Enbl
[16:18:25] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:18:25] @Get BurstRead CRC
[16:18:25] @Set Trace Mem Cnter Init
[16:18:25] Uploading in burst mode....
[16:18:25] @ShiftDR,491520,1,data (burst read)
[16:18:25] @GetTDO,data,491520
[16:18:25] @Get BurstRead CRC
[16:18:25] @Get BurstRead CRC
[16:18:25] @Get Pre-Trig Sample Num
[16:18:25] @Get Post-Trig Sample Num
[16:18:25] @Get Pre-Trig Samples Captured
[16:18:25] @Get Trig Ptr
[16:18:25] #trigPtr = 3601
[16:18:25] #dataSize=15, numRead=4096, trace_out=4096
[16:18:25] #trig0={blockPosition:0,triggerPosition:256}
[16:18:25] finished download trigger memory of core0
[16:18:25] @UnlockCable
[16:18:25] @ReleaseCablePort
[16:18:25] @Disconnect
[16:18:25] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:37:43] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:37:43] Connecting cableserver to run Reveal debugger....
[16:37:43] @Connect
[16:37:43] @SetSharableApplications,2,Reveal,Mico
[16:37:44] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:37:44] @LockCable
[16:37:44] @GetServerStatus
[16:37:44] @Read
[16:37:44] @SetTargetDevice,0
[16:37:44] Connecting core0....
[16:37:44] @ShiftIR,8,0,ER1
[16:37:44] @ShiftDR,21,0,data (select core0)
[16:37:44] @ShiftIR,8,0,ER2
[16:37:44] Configuring core0....
[16:37:44] @JumpState,RUN_TEST_IDLE
[16:37:44] @JumpState,RUN_TEST_IDLE
[16:37:44] @JumpState,RUN_TEST_IDLE
[16:37:44] @ShiftIR,8,0,NOP
[16:37:44] @JumpState,RUN_TEST_IDLE
[16:37:44] @ShiftIR,8,0,ER2
[16:37:44] @Set Odd Parity readback
[16:37:44] @Set Odd Parity
[16:37:44] @Set LA Start/Stop readback
[16:37:44] @Set LA Start/Stop 
[16:37:44] #Reveal IP Version = 1_6_042617
[16:37:44] @Get Pattern
[16:37:44] #pattern readout = a5a5
[16:37:44] pattern readout passed!
[16:37:44] @Get Tracy Signature
[16:37:44] @Get Tracy Signature
[16:37:44] #signature from core0 = 354344330
[16:37:44] signature from core0 passed!
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Opcode Value
[16:37:44] @Set Comp Value
[16:37:44] @Set Mask Value
[16:37:44] @Set Then Num
[16:37:44] @Set NEXT THEN
[16:37:44] @Set Cnt Cntg
[16:37:44] @Set Event Count
[16:37:44] @Set Then Num
[16:37:44] @Set NEXT THEN
[16:37:44] @Set Cnt Cntg
[16:37:44] @Set Event Count
[16:37:44] @Set Event Count
[16:37:44] @Set Then Num
[16:37:44] @Set NEXT THEN
[16:37:44] @Set Cnt Cntg
[16:37:44] @Set Event Count
[16:37:44] @Set Event Count
[16:37:44] @Set Then Num
[16:37:44] @Set NEXT THEN
[16:37:44] @Set Cnt Cntg
[16:37:44] @Set Event Count
[16:37:45] @Set Event Count
[16:37:45] @Set Then Num
[16:37:45] @Set NEXT THEN
[16:37:45] @Set Cnt Cntg
[16:37:45] @Set Event Count
[16:37:45] @Set Event Count
[16:37:45] @Set Then Num
[16:37:45] @Set NEXT THEN
[16:37:45] @Set Cnt Cntg
[16:37:45] @Set Event Count
[16:37:45] @Set Event Count
[16:37:45] @Get BurstWrite CRC
[16:37:45] @Set Truth Tbl Addr Cnter Init
[16:37:45] @Set Truth Table Prog
[16:37:45] Configuring in burst mode....
[16:37:45] @Get BurstWrite CRC
[16:37:45] @Enable TE Trig
[16:37:45] @Enable Trig Output OR All readback
[16:37:45] @Enable Trig Output OR All
[16:37:45] @Set Pre-Trig Sample
[16:37:45] @Set Post-Trig Sample
[16:37:45] finished configuration of core0
[16:37:45] Starting all active cores....
[16:37:45] @ShiftIR,8,0,ER1
[16:37:45] @ShiftDR,21,0,data (select active cores)
[16:37:45] @ShiftIR,8,0,ER2
[16:37:45] @Set LA Start cores
[16:37:45] @UnlockCable
[16:37:45] Running all active cores....
[16:37:45] @LockCable
[16:37:45] Polling trigger memory of core0....
[16:37:45] @ShiftIR,8,0,ER1
[16:37:45] @ShiftDR,21,0,data (select core0)
[16:37:45] @ShiftIR,8,0,ER2
[16:37:45] @Get Force Trigger bit
[16:37:45] #TM_CTL_0=3
[16:37:45] @Get Trig Detected Cnt
[16:37:45] #numDetectedTriggers = 0
[16:37:45] @Get Mem Block Full Cnt
[16:37:45] #memFullCnt = 0
[16:37:45] detected 0 triggers of core0
[16:37:45] captured 0 memory blocks of core0
[16:37:45] @UnlockCable
[16:37:46] Running all active cores....
[16:37:46] @LockCable
[16:37:46] Polling trigger memory of core0....
[16:37:46] @ShiftIR,8,0,ER1
[16:37:46] @ShiftDR,21,0,data (select core0)
[16:37:46] @ShiftIR,8,0,ER2
[16:37:46] @Get Force Trigger bit
[16:37:46] #TM_CTL_0=3
[16:37:46] @Get Trig Detected Cnt
[16:37:46] #numDetectedTriggers = 0
[16:37:46] @Get Mem Block Full Cnt
[16:37:46] #memFullCnt = 0
[16:37:46] detected 0 triggers of core0
[16:37:46] captured 0 memory blocks of core0
[16:37:46] @UnlockCable
[16:37:47] Running all active cores....
[16:37:47] @LockCable
[16:37:47] Polling trigger memory of core0....
[16:37:47] @ShiftIR,8,0,ER1
[16:37:47] @ShiftDR,21,0,data (select core0)
[16:37:47] @ShiftIR,8,0,ER2
[16:37:47] @Get Force Trigger bit
[16:37:47] #TM_CTL_0=3
[16:37:47] @Get Trig Detected Cnt
[16:37:47] #numDetectedTriggers = 0
[16:37:47] @Get Mem Block Full Cnt
[16:37:47] #memFullCnt = 0
[16:37:47] detected 0 triggers of core0
[16:37:47] captured 0 memory blocks of core0
[16:37:47] @UnlockCable
[16:37:48] Running all active cores....
[16:37:48] @LockCable
[16:37:48] Polling trigger memory of core0....
[16:37:48] @ShiftIR,8,0,ER1
[16:37:48] @ShiftDR,21,0,data (select core0)
[16:37:48] @ShiftIR,8,0,ER2
[16:37:48] @Get Force Trigger bit
[16:37:48] #TM_CTL_0=3
[16:37:48] @Get Trig Detected Cnt
[16:37:48] #numDetectedTriggers = 0
[16:37:48] @Get Mem Block Full Cnt
[16:37:48] #memFullCnt = 0
[16:37:48] detected 0 triggers of core0
[16:37:48] captured 0 memory blocks of core0
[16:37:48] @UnlockCable
[16:37:49] Running all active cores....
[16:37:49] @LockCable
[16:37:49] Polling trigger memory of core0....
[16:37:49] @ShiftIR,8,0,ER1
[16:37:49] @ShiftDR,21,0,data (select core0)
[16:37:49] @ShiftIR,8,0,ER2
[16:37:49] @Get Force Trigger bit
[16:37:49] #TM_CTL_0=3
[16:37:49] User has manually triggered core0!
[16:37:49] @set Force Trigger bit
[16:37:49] @set Force Trigger bit
[16:37:49] @Get Trig Detected Cnt
[16:37:49] #numDetectedTriggers = 1
[16:37:49] @Get Mem Block Full Cnt
[16:37:49] #memFullCnt = 1
[16:37:49] Downloading trigger memory of core0....
[16:37:49] @Is LA Armed
[16:37:49] @Set LA Start/Stop readback
[16:37:49] @Set LA Start/Stop 
[16:37:49] @Set LA Start/Stop readback
[16:37:49] @Set LA Start/Stop 
[16:37:49] @Get Trig Detected Cnt
[16:37:49] #numDetectedTriggers = 1
[16:37:49] @Get Mem Block Full Cnt
[16:37:49] #memFullCnt = 1
[16:37:49] @Get Last Addr Written
[16:37:49] #lastAddrWritten = 2452
[16:37:49] @Get Multiple Trig Enbl
[16:37:49] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:37:49] @Get BurstRead CRC
[16:37:49] @Set Trace Mem Cnter Init
[16:37:49] Uploading in burst mode....
[16:37:49] @ShiftDR,491520,1,data (burst read)
[16:37:49] @GetTDO,data,491520
[16:37:49] @Get BurstRead CRC
[16:37:49] @Get BurstRead CRC
[16:37:49] @Get Pre-Trig Sample Num
[16:37:49] @Get Post-Trig Sample Num
[16:37:49] @Get Pre-Trig Samples Captured
[16:37:49] @Get Trig Ptr
[16:37:49] #trigPtr = 2714
[16:37:49] #dataSize=15, numRead=4096, trace_out=4096
[16:37:49] #trig0={blockPosition:0,triggerPosition:256}
[16:37:49] finished download trigger memory of core0
[16:37:49] @UnlockCable
[16:37:49] @ReleaseCablePort
[16:37:49] @Disconnect
[16:37:49] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:38:50] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:38:50] Connecting cableserver to run Reveal debugger....
[16:38:50] @Connect
[16:38:50] @SetSharableApplications,2,Reveal,Mico
[16:38:51] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:38:51] @LockCable
[16:38:51] @GetServerStatus
[16:38:51] @Read
[16:38:51] @SetTargetDevice,0
[16:38:51] Connecting core0....
[16:38:51] @ShiftIR,8,0,ER1
[16:38:51] @ShiftDR,21,0,data (select core0)
[16:38:51] @ShiftIR,8,0,ER2
[16:38:51] Configuring core0....
[16:38:51] @JumpState,RUN_TEST_IDLE
[16:38:51] @JumpState,RUN_TEST_IDLE
[16:38:51] @JumpState,RUN_TEST_IDLE
[16:38:51] @ShiftIR,8,0,NOP
[16:38:51] @JumpState,RUN_TEST_IDLE
[16:38:51] @ShiftIR,8,0,ER2
[16:38:51] @Set Odd Parity readback
[16:38:51] @Set Odd Parity
[16:38:51] @Set LA Start/Stop readback
[16:38:51] @Set LA Start/Stop 
[16:38:51] #Reveal IP Version = 1_6_042617
[16:38:51] @Get Pattern
[16:38:51] #pattern readout = a5a5
[16:38:51] pattern readout passed!
[16:38:51] @Get Tracy Signature
[16:38:51] @Get Tracy Signature
[16:38:51] #signature from core0 = 354344330
[16:38:51] signature from core0 passed!
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Opcode Value
[16:38:51] @Set Comp Value
[16:38:51] @Set Mask Value
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Event Count
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Event Count
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Event Count
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Event Count
[16:38:51] @Set Then Num
[16:38:51] @Set NEXT THEN
[16:38:51] @Set Cnt Cntg
[16:38:51] @Set Event Count
[16:38:51] @Set Event Count
[16:38:51] @Get BurstWrite CRC
[16:38:51] @Set Truth Tbl Addr Cnter Init
[16:38:51] @Set Truth Table Prog
[16:38:51] Configuring in burst mode....
[16:38:51] @Get BurstWrite CRC
[16:38:51] @Enable TE Trig
[16:38:51] @Enable Trig Output OR All readback
[16:38:51] @Enable Trig Output OR All
[16:38:51] @Set Pre-Trig Sample
[16:38:51] @Set Post-Trig Sample
[16:38:51] finished configuration of core0
[16:38:51] Starting all active cores....
[16:38:51] @ShiftIR,8,0,ER1
[16:38:51] @ShiftDR,21,0,data (select active cores)
[16:38:51] @ShiftIR,8,0,ER2
[16:38:51] @Set LA Start cores
[16:38:51] @UnlockCable
[16:38:51] Running all active cores....
[16:38:51] @LockCable
[16:38:51] Polling trigger memory of core0....
[16:38:51] @ShiftIR,8,0,ER1
[16:38:51] @ShiftDR,21,0,data (select core0)
[16:38:51] @ShiftIR,8,0,ER2
[16:38:51] @Get Force Trigger bit
[16:38:51] #TM_CTL_0=3
[16:38:51] @Get Trig Detected Cnt
[16:38:51] #numDetectedTriggers = 0
[16:38:51] @Get Mem Block Full Cnt
[16:38:51] #memFullCnt = 0
[16:38:51] detected 0 triggers of core0
[16:38:51] captured 0 memory blocks of core0
[16:38:51] @UnlockCable
[16:38:52] Running all active cores....
[16:38:52] @LockCable
[16:38:52] Polling trigger memory of core0....
[16:38:52] @ShiftIR,8,0,ER1
[16:38:52] @ShiftDR,21,0,data (select core0)
[16:38:52] @ShiftIR,8,0,ER2
[16:38:52] @Get Force Trigger bit
[16:38:52] #TM_CTL_0=3
[16:38:52] @Get Trig Detected Cnt
[16:38:52] #numDetectedTriggers = 0
[16:38:52] @Get Mem Block Full Cnt
[16:38:52] #memFullCnt = 0
[16:38:52] detected 0 triggers of core0
[16:38:52] captured 0 memory blocks of core0
[16:38:52] @UnlockCable
[16:38:53] Running all active cores....
[16:38:53] @LockCable
[16:38:53] Polling trigger memory of core0....
[16:38:53] @ShiftIR,8,0,ER1
[16:38:53] @ShiftDR,21,0,data (select core0)
[16:38:53] @ShiftIR,8,0,ER2
[16:38:53] @Get Force Trigger bit
[16:38:53] #TM_CTL_0=3
[16:38:53] @Get Trig Detected Cnt
[16:38:53] #numDetectedTriggers = 0
[16:38:53] @Get Mem Block Full Cnt
[16:38:53] #memFullCnt = 0
[16:38:53] detected 0 triggers of core0
[16:38:53] captured 0 memory blocks of core0
[16:38:53] @UnlockCable
[16:38:55] Running all active cores....
[16:38:55] @LockCable
[16:38:55] Polling trigger memory of core0....
[16:38:55] @ShiftIR,8,0,ER1
[16:38:55] @ShiftDR,21,0,data (select core0)
[16:38:55] @ShiftIR,8,0,ER2
[16:38:55] @Get Force Trigger bit
[16:38:55] #TM_CTL_0=3
[16:38:55] @Get Trig Detected Cnt
[16:38:55] #numDetectedTriggers = 0
[16:38:55] @Get Mem Block Full Cnt
[16:38:55] #memFullCnt = 0
[16:38:55] detected 0 triggers of core0
[16:38:55] captured 0 memory blocks of core0
[16:38:55] @UnlockCable
[16:38:56] Running all active cores....
[16:38:56] @LockCable
[16:38:56] Polling trigger memory of core0....
[16:38:56] @ShiftIR,8,0,ER1
[16:38:56] @ShiftDR,21,0,data (select core0)
[16:38:56] @ShiftIR,8,0,ER2
[16:38:56] @Get Force Trigger bit
[16:38:56] #TM_CTL_0=3
[16:38:56] User has manually triggered core0!
[16:38:56] @set Force Trigger bit
[16:38:56] @set Force Trigger bit
[16:38:56] @Get Trig Detected Cnt
[16:38:56] #numDetectedTriggers = 1
[16:38:56] @Get Mem Block Full Cnt
[16:38:56] #memFullCnt = 1
[16:38:56] Downloading trigger memory of core0....
[16:38:56] @Is LA Armed
[16:38:56] @Set LA Start/Stop readback
[16:38:56] @Set LA Start/Stop 
[16:38:56] @Set LA Start/Stop readback
[16:38:56] @Set LA Start/Stop 
[16:38:56] @Get Trig Detected Cnt
[16:38:56] #numDetectedTriggers = 1
[16:38:56] @Get Mem Block Full Cnt
[16:38:56] #memFullCnt = 1
[16:38:56] @Get Last Addr Written
[16:38:56] #lastAddrWritten = 4057
[16:38:56] @Get Multiple Trig Enbl
[16:38:56] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:38:56] @Get BurstRead CRC
[16:38:56] @Set Trace Mem Cnter Init
[16:38:56] Uploading in burst mode....
[16:38:56] @ShiftDR,491520,1,data (burst read)
[16:38:56] @GetTDO,data,491520
[16:38:56] @Get BurstRead CRC
[16:38:56] @Get BurstRead CRC
[16:38:56] @Get Pre-Trig Sample Num
[16:38:56] @Get Post-Trig Sample Num
[16:38:56] @Get Pre-Trig Samples Captured
[16:38:56] @Get Trig Ptr
[16:38:56] #trigPtr = 223
[16:38:56] #dataSize=15, numRead=4096, trace_out=4096
[16:38:56] #trig0={blockPosition:0,triggerPosition:256}
[16:38:56] finished download trigger memory of core0
[16:38:56] @UnlockCable
[16:38:56] @ReleaseCablePort
[16:38:56] @Disconnect
[16:38:56] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:39:15] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:39:15] Connecting cableserver to run Reveal debugger....
[16:39:15] @Connect
[16:39:15] @SetSharableApplications,2,Reveal,Mico
[16:39:16] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:39:16] @LockCable
[16:39:16] @GetServerStatus
[16:39:16] @Read
[16:39:16] @SetTargetDevice,0
[16:39:16] Connecting core0....
[16:39:16] @ShiftIR,8,0,ER1
[16:39:16] @ShiftDR,21,0,data (select core0)
[16:39:16] @ShiftIR,8,0,ER2
[16:39:16] Configuring core0....
[16:39:16] @JumpState,RUN_TEST_IDLE
[16:39:16] @JumpState,RUN_TEST_IDLE
[16:39:16] @JumpState,RUN_TEST_IDLE
[16:39:16] @ShiftIR,8,0,NOP
[16:39:16] @JumpState,RUN_TEST_IDLE
[16:39:16] @ShiftIR,8,0,ER2
[16:39:16] @Set Odd Parity readback
[16:39:16] @Set Odd Parity
[16:39:16] @Set LA Start/Stop readback
[16:39:16] @Set LA Start/Stop 
[16:39:16] #Reveal IP Version = 1_6_042617
[16:39:16] @Get Pattern
[16:39:16] #pattern readout = a5a5
[16:39:16] pattern readout passed!
[16:39:16] @Get Tracy Signature
[16:39:16] @Get Tracy Signature
[16:39:16] #signature from core0 = 354344330
[16:39:16] signature from core0 passed!
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Opcode Value
[16:39:16] @Set Comp Value
[16:39:16] @Set Mask Value
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Event Count
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Event Count
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Event Count
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Event Count
[16:39:16] @Set Then Num
[16:39:16] @Set NEXT THEN
[16:39:16] @Set Cnt Cntg
[16:39:16] @Set Event Count
[16:39:16] @Set Event Count
[16:39:16] @Get BurstWrite CRC
[16:39:16] @Set Truth Tbl Addr Cnter Init
[16:39:16] @Set Truth Table Prog
[16:39:16] Configuring in burst mode....
[16:39:16] @Get BurstWrite CRC
[16:39:16] @Enable TE Trig
[16:39:16] @Enable Trig Output OR All readback
[16:39:16] @Enable Trig Output OR All
[16:39:16] @Set Pre-Trig Sample
[16:39:16] @Set Post-Trig Sample
[16:39:16] finished configuration of core0
[16:39:16] Starting all active cores....
[16:39:16] @ShiftIR,8,0,ER1
[16:39:16] @ShiftDR,21,0,data (select active cores)
[16:39:16] @ShiftIR,8,0,ER2
[16:39:16] @Set LA Start cores
[16:39:16] @UnlockCable
[16:39:16] Running all active cores....
[16:39:16] @LockCable
[16:39:16] Polling trigger memory of core0....
[16:39:16] @ShiftIR,8,0,ER1
[16:39:16] @ShiftDR,21,0,data (select core0)
[16:39:16] @ShiftIR,8,0,ER2
[16:39:16] @Get Force Trigger bit
[16:39:16] #TM_CTL_0=3
[16:39:16] @Get Trig Detected Cnt
[16:39:16] #numDetectedTriggers = 1
[16:39:16] @Get Mem Block Full Cnt
[16:39:16] #memFullCnt = 1
[16:39:16] Downloading trigger memory of core0....
[16:39:16] @Is LA Armed
[16:39:16] @Set LA Start/Stop readback
[16:39:16] @Set LA Start/Stop 
[16:39:16] @Set LA Start/Stop readback
[16:39:16] @Set LA Start/Stop 
[16:39:16] @Get Trig Detected Cnt
[16:39:16] #numDetectedTriggers = 1
[16:39:16] @Get Mem Block Full Cnt
[16:39:16] #memFullCnt = 1
[16:39:16] @Get Last Addr Written
[16:39:16] #lastAddrWritten = 3840
[16:39:16] @Get Multiple Trig Enbl
[16:39:16] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:39:16] @Get BurstRead CRC
[16:39:16] @Set Trace Mem Cnter Init
[16:39:17] Uploading in burst mode....
[16:39:17] @ShiftDR,491520,1,data (burst read)
[16:39:17] @GetTDO,data,491520
[16:39:17] @Get BurstRead CRC
[16:39:17] @Get BurstRead CRC
[16:39:17] @Get Pre-Trig Sample Num
[16:39:17] @Get Post-Trig Sample Num
[16:39:17] @Get Pre-Trig Samples Captured
[16:39:17] @Get Trig Ptr
[16:39:17] #trigPtr = 6
[16:39:17] #dataSize=15, numRead=4096, trace_out=3841
[16:39:17] #trig0={blockPosition:0,triggerPosition:1}
[16:39:17] finished download trigger memory of core0
[16:39:17] @UnlockCable
[16:39:17] @ReleaseCablePort
[16:39:17] @Disconnect
[16:39:17] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:39:21] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:39:21] Connecting cableserver to run Reveal debugger....
[16:39:21] @Connect
[16:39:21] @SetSharableApplications,2,Reveal,Mico
[16:39:22] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:39:22] @LockCable
[16:39:22] @GetServerStatus
[16:39:22] @Read
[16:39:22] @SetTargetDevice,0
[16:39:22] Connecting core0....
[16:39:22] @ShiftIR,8,0,ER1
[16:39:22] @ShiftDR,21,0,data (select core0)
[16:39:22] @ShiftIR,8,0,ER2
[16:39:22] Configuring core0....
[16:39:22] @JumpState,RUN_TEST_IDLE
[16:39:22] @JumpState,RUN_TEST_IDLE
[16:39:22] @JumpState,RUN_TEST_IDLE
[16:39:22] @ShiftIR,8,0,NOP
[16:39:22] @JumpState,RUN_TEST_IDLE
[16:39:22] @ShiftIR,8,0,ER2
[16:39:22] @Set Odd Parity readback
[16:39:22] @Set Odd Parity
[16:39:22] @Set LA Start/Stop readback
[16:39:22] @Set LA Start/Stop 
[16:39:22] #Reveal IP Version = 1_6_042617
[16:39:22] @Get Pattern
[16:39:22] #pattern readout = a5a5
[16:39:22] pattern readout passed!
[16:39:22] @Get Tracy Signature
[16:39:22] @Get Tracy Signature
[16:39:22] #signature from core0 = 354344330
[16:39:22] signature from core0 passed!
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Opcode Value
[16:39:22] @Set Comp Value
[16:39:22] @Set Mask Value
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Event Count
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Event Count
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Event Count
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Event Count
[16:39:22] @Set Then Num
[16:39:22] @Set NEXT THEN
[16:39:22] @Set Cnt Cntg
[16:39:22] @Set Event Count
[16:39:22] @Set Event Count
[16:39:22] @Get BurstWrite CRC
[16:39:22] @Set Truth Tbl Addr Cnter Init
[16:39:22] @Set Truth Table Prog
[16:39:22] Configuring in burst mode....
[16:39:22] @Get BurstWrite CRC
[16:39:22] @Enable TE Trig
[16:39:22] @Enable Trig Output OR All readback
[16:39:22] @Enable Trig Output OR All
[16:39:22] @Set Pre-Trig Sample
[16:39:22] @Set Post-Trig Sample
[16:39:22] finished configuration of core0
[16:39:22] Starting all active cores....
[16:39:22] @ShiftIR,8,0,ER1
[16:39:22] @ShiftDR,21,0,data (select active cores)
[16:39:22] @ShiftIR,8,0,ER2
[16:39:22] @Set LA Start cores
[16:39:22] @UnlockCable
[16:39:22] Running all active cores....
[16:39:22] @LockCable
[16:39:22] Polling trigger memory of core0....
[16:39:22] @ShiftIR,8,0,ER1
[16:39:22] @ShiftDR,21,0,data (select core0)
[16:39:22] @ShiftIR,8,0,ER2
[16:39:22] @Get Force Trigger bit
[16:39:22] #TM_CTL_0=3
[16:39:22] @Get Trig Detected Cnt
[16:39:22] #numDetectedTriggers = 0
[16:39:22] @Get Mem Block Full Cnt
[16:39:22] #memFullCnt = 0
[16:39:22] detected 0 triggers of core0
[16:39:22] captured 0 memory blocks of core0
[16:39:22] @UnlockCable
[16:39:23] Running all active cores....
[16:39:23] @LockCable
[16:39:23] Polling trigger memory of core0....
[16:39:23] @ShiftIR,8,0,ER1
[16:39:23] @ShiftDR,21,0,data (select core0)
[16:39:23] @ShiftIR,8,0,ER2
[16:39:23] @Get Force Trigger bit
[16:39:23] #TM_CTL_0=3
[16:39:23] @Get Trig Detected Cnt
[16:39:23] #numDetectedTriggers = 0
[16:39:23] @Get Mem Block Full Cnt
[16:39:23] #memFullCnt = 0
[16:39:23] detected 0 triggers of core0
[16:39:23] captured 0 memory blocks of core0
[16:39:23] @UnlockCable
[16:39:24] Running all active cores....
[16:39:24] @LockCable
[16:39:24] Polling trigger memory of core0....
[16:39:24] @ShiftIR,8,0,ER1
[16:39:24] @ShiftDR,21,0,data (select core0)
[16:39:24] @ShiftIR,8,0,ER2
[16:39:24] @Get Force Trigger bit
[16:39:24] #TM_CTL_0=3
[16:39:24] @Get Trig Detected Cnt
[16:39:24] #numDetectedTriggers = 0
[16:39:24] @Get Mem Block Full Cnt
[16:39:24] #memFullCnt = 0
[16:39:24] detected 0 triggers of core0
[16:39:24] captured 0 memory blocks of core0
[16:39:24] @UnlockCable
[16:39:25] Running all active cores....
[16:39:25] @LockCable
[16:39:25] Polling trigger memory of core0....
[16:39:25] @ShiftIR,8,0,ER1
[16:39:25] @ShiftDR,21,0,data (select core0)
[16:39:25] @ShiftIR,8,0,ER2
[16:39:25] @Get Force Trigger bit
[16:39:25] #TM_CTL_0=3
[16:39:25] User has manually triggered core0!
[16:39:25] @set Force Trigger bit
[16:39:25] @set Force Trigger bit
[16:39:25] @Get Trig Detected Cnt
[16:39:25] #numDetectedTriggers = 1
[16:39:25] @Get Mem Block Full Cnt
[16:39:25] #memFullCnt = 1
[16:39:25] Downloading trigger memory of core0....
[16:39:25] @Is LA Armed
[16:39:25] @Set LA Start/Stop readback
[16:39:25] @Set LA Start/Stop 
[16:39:25] @Set LA Start/Stop readback
[16:39:25] @Set LA Start/Stop 
[16:39:25] @Get Trig Detected Cnt
[16:39:25] #numDetectedTriggers = 1
[16:39:25] @Get Mem Block Full Cnt
[16:39:25] #memFullCnt = 1
[16:39:25] @Get Last Addr Written
[16:39:25] #lastAddrWritten = 2960
[16:39:25] @Get Multiple Trig Enbl
[16:39:25] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:39:25] @Get BurstRead CRC
[16:39:25] @Set Trace Mem Cnter Init
[16:39:26] Uploading in burst mode....
[16:39:26] @ShiftDR,491520,1,data (burst read)
[16:39:26] @GetTDO,data,491520
[16:39:26] @Get BurstRead CRC
[16:39:26] @Get BurstRead CRC
[16:39:26] @Get Pre-Trig Sample Num
[16:39:26] @Get Post-Trig Sample Num
[16:39:26] @Get Pre-Trig Samples Captured
[16:39:26] @Get Trig Ptr
[16:39:26] #trigPtr = 3222
[16:39:26] #dataSize=15, numRead=4096, trace_out=4096
[16:39:26] #trig0={blockPosition:0,triggerPosition:256}
[16:39:26] finished download trigger memory of core0
[16:39:26] @UnlockCable
[16:39:26] @ReleaseCablePort
[16:39:26] @Disconnect
[16:39:26] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:39:57] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:39:57] Connecting cableserver to run Reveal debugger....
[16:39:57] @Connect
[16:39:57] @SetSharableApplications,2,Reveal,Mico
[16:39:58] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:39:58] @LockCable
[16:39:58] @GetServerStatus
[16:39:58] @Read
[16:39:58] @SetTargetDevice,0
[16:39:58] Connecting core0....
[16:39:58] @ShiftIR,8,0,ER1
[16:39:58] @ShiftDR,21,0,data (select core0)
[16:39:58] @ShiftIR,8,0,ER2
[16:39:58] Configuring core0....
[16:39:58] @JumpState,RUN_TEST_IDLE
[16:39:58] @JumpState,RUN_TEST_IDLE
[16:39:58] @JumpState,RUN_TEST_IDLE
[16:39:58] @ShiftIR,8,0,NOP
[16:39:58] @JumpState,RUN_TEST_IDLE
[16:39:58] @ShiftIR,8,0,ER2
[16:39:58] @Set Odd Parity readback
[16:39:58] @Set Odd Parity
[16:39:58] @Set LA Start/Stop readback
[16:39:58] @Set LA Start/Stop 
[16:39:58] #Reveal IP Version = 1_6_042617
[16:39:58] @Get Pattern
[16:39:58] #pattern readout = a5a5
[16:39:58] pattern readout passed!
[16:39:58] @Get Tracy Signature
[16:39:58] @Get Tracy Signature
[16:39:58] #signature from core0 = 354344330
[16:39:58] signature from core0 passed!
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Opcode Value
[16:39:58] @Set Comp Value
[16:39:58] @Set Mask Value
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Event Count
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Event Count
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Event Count
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Event Count
[16:39:58] @Set Then Num
[16:39:58] @Set NEXT THEN
[16:39:58] @Set Cnt Cntg
[16:39:58] @Set Event Count
[16:39:58] @Set Event Count
[16:39:58] @Get BurstWrite CRC
[16:39:58] @Set Truth Tbl Addr Cnter Init
[16:39:58] @Set Truth Table Prog
[16:39:58] Configuring in burst mode....
[16:39:58] @Get BurstWrite CRC
[16:39:58] @Enable TE Trig
[16:39:58] @Enable Trig Output OR All readback
[16:39:58] @Enable Trig Output OR All
[16:39:58] @Set Pre-Trig Sample
[16:39:58] @Set Post-Trig Sample
[16:39:58] finished configuration of core0
[16:39:58] Starting all active cores....
[16:39:58] @ShiftIR,8,0,ER1
[16:39:58] @ShiftDR,21,0,data (select active cores)
[16:39:58] @ShiftIR,8,0,ER2
[16:39:58] @Set LA Start cores
[16:39:58] @UnlockCable
[16:39:58] Running all active cores....
[16:39:58] @LockCable
[16:39:58] Polling trigger memory of core0....
[16:39:58] @ShiftIR,8,0,ER1
[16:39:58] @ShiftDR,21,0,data (select core0)
[16:39:58] @ShiftIR,8,0,ER2
[16:39:58] @Get Force Trigger bit
[16:39:58] #TM_CTL_0=3
[16:39:58] @Get Trig Detected Cnt
[16:39:58] #numDetectedTriggers = 1
[16:39:58] @Get Mem Block Full Cnt
[16:39:58] #memFullCnt = 1
[16:39:58] Downloading trigger memory of core0....
[16:39:58] @Is LA Armed
[16:39:58] @Set LA Start/Stop readback
[16:39:58] @Set LA Start/Stop 
[16:39:58] @Set LA Start/Stop readback
[16:39:58] @Set LA Start/Stop 
[16:39:58] @Get Trig Detected Cnt
[16:39:58] #numDetectedTriggers = 1
[16:39:58] @Get Mem Block Full Cnt
[16:39:58] #memFullCnt = 1
[16:39:58] @Get Last Addr Written
[16:39:58] #lastAddrWritten = 3840
[16:39:58] @Get Multiple Trig Enbl
[16:39:58] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:39:58] @Get BurstRead CRC
[16:39:58] @Set Trace Mem Cnter Init
[16:39:58] Uploading in burst mode....
[16:39:58] @ShiftDR,491520,1,data (burst read)
[16:39:58] @GetTDO,data,491520
[16:39:58] @Get BurstRead CRC
[16:39:58] @Get BurstRead CRC
[16:39:58] @Get Pre-Trig Sample Num
[16:39:58] @Get Post-Trig Sample Num
[16:39:58] @Get Pre-Trig Samples Captured
[16:39:58] @Get Trig Ptr
[16:39:58] #trigPtr = 6
[16:39:58] #dataSize=15, numRead=4096, trace_out=3841
[16:39:58] #trig0={blockPosition:0,triggerPosition:1}
[16:39:58] finished download trigger memory of core0
[16:39:58] @UnlockCable
[16:39:58] @ReleaseCablePort
[16:39:58] @Disconnect
[16:39:58] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:40:02] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:40:02] Connecting cableserver to run Reveal debugger....
[16:40:02] @Connect
[16:40:02] @SetSharableApplications,2,Reveal,Mico
[16:40:03] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:40:03] @LockCable
[16:40:03] @GetServerStatus
[16:40:03] @Read
[16:40:03] @SetTargetDevice,0
[16:40:03] Connecting core0....
[16:40:03] @ShiftIR,8,0,ER1
[16:40:03] @ShiftDR,21,0,data (select core0)
[16:40:03] @ShiftIR,8,0,ER2
[16:40:03] Configuring core0....
[16:40:03] @JumpState,RUN_TEST_IDLE
[16:40:03] @JumpState,RUN_TEST_IDLE
[16:40:03] @JumpState,RUN_TEST_IDLE
[16:40:03] @ShiftIR,8,0,NOP
[16:40:03] @JumpState,RUN_TEST_IDLE
[16:40:03] @ShiftIR,8,0,ER2
[16:40:03] @Set Odd Parity readback
[16:40:04] @Set Odd Parity
[16:40:04] @Set LA Start/Stop readback
[16:40:04] @Set LA Start/Stop 
[16:40:04] #Reveal IP Version = 1_6_042617
[16:40:04] @Get Pattern
[16:40:04] #pattern readout = a5a5
[16:40:04] pattern readout passed!
[16:40:04] @Get Tracy Signature
[16:40:04] @Get Tracy Signature
[16:40:04] #signature from core0 = 354344330
[16:40:04] signature from core0 passed!
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Opcode Value
[16:40:04] @Set Comp Value
[16:40:04] @Set Mask Value
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Event Count
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Event Count
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Event Count
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Event Count
[16:40:04] @Set Then Num
[16:40:04] @Set NEXT THEN
[16:40:04] @Set Cnt Cntg
[16:40:04] @Set Event Count
[16:40:04] @Set Event Count
[16:40:04] @Get BurstWrite CRC
[16:40:04] @Set Truth Tbl Addr Cnter Init
[16:40:04] @Set Truth Table Prog
[16:40:04] Configuring in burst mode....
[16:40:04] @Get BurstWrite CRC
[16:40:04] @Enable TE Trig
[16:40:04] @Enable Trig Output OR All readback
[16:40:04] @Enable Trig Output OR All
[16:40:04] @Set Pre-Trig Sample
[16:40:04] @Set Post-Trig Sample
[16:40:04] finished configuration of core0
[16:40:04] Starting all active cores....
[16:40:04] @ShiftIR,8,0,ER1
[16:40:04] @ShiftDR,21,0,data (select active cores)
[16:40:04] @ShiftIR,8,0,ER2
[16:40:04] @Set LA Start cores
[16:40:04] @UnlockCable
[16:40:04] Running all active cores....
[16:40:04] @LockCable
[16:40:04] Polling trigger memory of core0....
[16:40:04] @ShiftIR,8,0,ER1
[16:40:04] @ShiftDR,21,0,data (select core0)
[16:40:04] @ShiftIR,8,0,ER2
[16:40:04] @Get Force Trigger bit
[16:40:04] #TM_CTL_0=3
[16:40:04] @Get Trig Detected Cnt
[16:40:04] #numDetectedTriggers = 1
[16:40:04] @Get Mem Block Full Cnt
[16:40:04] #memFullCnt = 1
[16:40:04] Downloading trigger memory of core0....
[16:40:04] @Is LA Armed
[16:40:04] @Set LA Start/Stop readback
[16:40:04] @Set LA Start/Stop 
[16:40:04] @Set LA Start/Stop readback
[16:40:04] @Set LA Start/Stop 
[16:40:04] @Get Trig Detected Cnt
[16:40:04] #numDetectedTriggers = 1
[16:40:04] @Get Mem Block Full Cnt
[16:40:04] #memFullCnt = 1
[16:40:04] @Get Last Addr Written
[16:40:04] #lastAddrWritten = 3840
[16:40:04] @Get Multiple Trig Enbl
[16:40:04] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:40:04] @Get BurstRead CRC
[16:40:04] @Set Trace Mem Cnter Init
[16:40:04] Uploading in burst mode....
[16:40:04] @ShiftDR,491520,1,data (burst read)
[16:40:04] @GetTDO,data,491520
[16:40:04] @Get BurstRead CRC
[16:40:04] @Get BurstRead CRC
[16:40:04] @Get Pre-Trig Sample Num
[16:40:04] @Get Post-Trig Sample Num
[16:40:04] @Get Pre-Trig Samples Captured
[16:40:04] @Get Trig Ptr
[16:40:04] #trigPtr = 6
[16:40:04] #dataSize=15, numRead=4096, trace_out=3841
[16:40:04] #trig0={blockPosition:0,triggerPosition:1}
[16:40:04] finished download trigger memory of core0
[16:40:04] @UnlockCable
[16:40:04] @ReleaseCablePort
[16:40:04] @Disconnect
[16:40:04] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:41:03] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:41:03] Connecting cableserver to run Reveal debugger....
[16:41:03] @Connect
[16:41:03] @SetSharableApplications,2,Reveal,Mico
[16:41:04] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:41:04] @LockCable
[16:41:04] @GetServerStatus
[16:41:04] @Read
[16:41:04] @SetTargetDevice,0
[16:41:04] Connecting core0....
[16:41:04] @ShiftIR,8,0,ER1
[16:41:04] @ShiftDR,21,0,data (select core0)
[16:41:04] @ShiftIR,8,0,ER2
[16:41:04] Configuring core0....
[16:41:04] @JumpState,RUN_TEST_IDLE
[16:41:04] @JumpState,RUN_TEST_IDLE
[16:41:04] @JumpState,RUN_TEST_IDLE
[16:41:04] @ShiftIR,8,0,NOP
[16:41:04] @JumpState,RUN_TEST_IDLE
[16:41:04] @ShiftIR,8,0,ER2
[16:41:05] @Set Odd Parity readback
[16:41:05] @Set Odd Parity
[16:41:05] @Set LA Start/Stop readback
[16:41:05] @Set LA Start/Stop 
[16:41:05] #Reveal IP Version = 1_6_042617
[16:41:05] @Get Pattern
[16:41:05] #pattern readout = a5a5
[16:41:05] pattern readout passed!
[16:41:05] @Get Tracy Signature
[16:41:05] @Get Tracy Signature
[16:41:05] #signature from core0 = 354344330
[16:41:05] signature from core0 passed!
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Opcode Value
[16:41:05] @Set Comp Value
[16:41:05] @Set Mask Value
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Event Count
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Event Count
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Event Count
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Event Count
[16:41:05] @Set Then Num
[16:41:05] @Set NEXT THEN
[16:41:05] @Set Cnt Cntg
[16:41:05] @Set Event Count
[16:41:05] @Set Event Count
[16:41:05] @Get BurstWrite CRC
[16:41:05] @Set Truth Tbl Addr Cnter Init
[16:41:05] @Set Truth Table Prog
[16:41:05] Configuring in burst mode....
[16:41:05] @Get BurstWrite CRC
[16:41:05] @Enable TE Trig
[16:41:05] @Enable Trig Output OR All readback
[16:41:05] @Enable Trig Output OR All
[16:41:05] @Set Pre-Trig Sample
[16:41:05] @Set Post-Trig Sample
[16:41:05] finished configuration of core0
[16:41:05] Starting all active cores....
[16:41:05] @ShiftIR,8,0,ER1
[16:41:05] @ShiftDR,21,0,data (select active cores)
[16:41:05] @ShiftIR,8,0,ER2
[16:41:05] @Set LA Start cores
[16:41:05] @UnlockCable
[16:41:05] Running all active cores....
[16:41:05] @LockCable
[16:41:05] Polling trigger memory of core0....
[16:41:05] @ShiftIR,8,0,ER1
[16:41:05] @ShiftDR,21,0,data (select core0)
[16:41:05] @ShiftIR,8,0,ER2
[16:41:05] @Get Force Trigger bit
[16:41:05] #TM_CTL_0=3
[16:41:05] @Get Trig Detected Cnt
[16:41:05] #numDetectedTriggers = 1
[16:41:05] @Get Mem Block Full Cnt
[16:41:05] #memFullCnt = 1
[16:41:05] Downloading trigger memory of core0....
[16:41:05] @Is LA Armed
[16:41:05] @Set LA Start/Stop readback
[16:41:05] @Set LA Start/Stop 
[16:41:05] @Set LA Start/Stop readback
[16:41:05] @Set LA Start/Stop 
[16:41:05] @Get Trig Detected Cnt
[16:41:05] #numDetectedTriggers = 1
[16:41:05] @Get Mem Block Full Cnt
[16:41:05] #memFullCnt = 1
[16:41:05] @Get Last Addr Written
[16:41:05] #lastAddrWritten = 3840
[16:41:05] @Get Multiple Trig Enbl
[16:41:05] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:41:05] @Get BurstRead CRC
[16:41:05] @Set Trace Mem Cnter Init
[16:41:05] Uploading in burst mode....
[16:41:05] @ShiftDR,491520,1,data (burst read)
[16:41:05] @GetTDO,data,491520
[16:41:05] @Get BurstRead CRC
[16:41:05] @Get BurstRead CRC
[16:41:05] @Get Pre-Trig Sample Num
[16:41:05] @Get Post-Trig Sample Num
[16:41:05] @Get Pre-Trig Samples Captured
[16:41:05] @Get Trig Ptr
[16:41:05] #trigPtr = 6
[16:41:05] #dataSize=15, numRead=4096, trace_out=3841
[16:41:05] #trig0={blockPosition:0,triggerPosition:1}
[16:41:05] finished download trigger memory of core0
[16:41:05] @UnlockCable
[16:41:05] @ReleaseCablePort
[16:41:05] @Disconnect
[16:41:05] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:41:24] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:41:24] Connecting cableserver to run Reveal debugger....
[16:41:24] @Connect
[16:41:24] @SetSharableApplications,2,Reveal,Mico
[16:41:25] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:41:25] @LockCable
[16:41:25] @GetServerStatus
[16:41:25] @Read
[16:41:25] @SetTargetDevice,0
[16:41:25] Connecting core0....
[16:41:25] @ShiftIR,8,0,ER1
[16:41:25] @ShiftDR,21,0,data (select core0)
[16:41:25] @ShiftIR,8,0,ER2
[16:41:25] Configuring core0....
[16:41:25] @JumpState,RUN_TEST_IDLE
[16:41:25] @JumpState,RUN_TEST_IDLE
[16:41:25] @JumpState,RUN_TEST_IDLE
[16:41:25] @ShiftIR,8,0,NOP
[16:41:25] @JumpState,RUN_TEST_IDLE
[16:41:25] @ShiftIR,8,0,ER2
[16:41:25] @Set Odd Parity readback
[16:41:25] @Set Odd Parity
[16:41:25] @Set LA Start/Stop readback
[16:41:25] @Set LA Start/Stop 
[16:41:25] #Reveal IP Version = 1_6_042617
[16:41:25] @Get Pattern
[16:41:25] #pattern readout = a5a5
[16:41:25] pattern readout passed!
[16:41:25] @Get Tracy Signature
[16:41:25] @Get Tracy Signature
[16:41:25] #signature from core0 = 354344330
[16:41:25] signature from core0 passed!
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Opcode Value
[16:41:25] @Set Comp Value
[16:41:25] @Set Mask Value
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Event Count
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Event Count
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Event Count
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Event Count
[16:41:25] @Set Then Num
[16:41:25] @Set NEXT THEN
[16:41:25] @Set Cnt Cntg
[16:41:25] @Set Event Count
[16:41:25] @Set Event Count
[16:41:25] @Get BurstWrite CRC
[16:41:25] @Set Truth Tbl Addr Cnter Init
[16:41:25] @Set Truth Table Prog
[16:41:25] Configuring in burst mode....
[16:41:25] @Get BurstWrite CRC
[16:41:25] @Enable TE Trig
[16:41:25] @Enable Trig Output OR All readback
[16:41:25] @Enable Trig Output OR All
[16:41:25] @Set Pre-Trig Sample
[16:41:25] @Set Post-Trig Sample
[16:41:25] finished configuration of core0
[16:41:25] Starting all active cores....
[16:41:25] @ShiftIR,8,0,ER1
[16:41:25] @ShiftDR,21,0,data (select active cores)
[16:41:25] @ShiftIR,8,0,ER2
[16:41:26] @Set LA Start cores
[16:41:26] @UnlockCable
[16:41:26] Running all active cores....
[16:41:26] @LockCable
[16:41:26] Polling trigger memory of core0....
[16:41:26] @ShiftIR,8,0,ER1
[16:41:26] @ShiftDR,21,0,data (select core0)
[16:41:26] @ShiftIR,8,0,ER2
[16:41:26] @Get Force Trigger bit
[16:41:26] #TM_CTL_0=3
[16:41:26] @Get Trig Detected Cnt
[16:41:26] #numDetectedTriggers = 1
[16:41:26] @Get Mem Block Full Cnt
[16:41:26] #memFullCnt = 1
[16:41:26] Downloading trigger memory of core0....
[16:41:26] @Is LA Armed
[16:41:26] @Set LA Start/Stop readback
[16:41:26] @Set LA Start/Stop 
[16:41:26] @Set LA Start/Stop readback
[16:41:26] @Set LA Start/Stop 
[16:41:26] @Get Trig Detected Cnt
[16:41:26] #numDetectedTriggers = 1
[16:41:26] @Get Mem Block Full Cnt
[16:41:26] #memFullCnt = 1
[16:41:26] @Get Last Addr Written
[16:41:26] #lastAddrWritten = 3840
[16:41:26] @Get Multiple Trig Enbl
[16:41:26] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:41:26] @Get BurstRead CRC
[16:41:26] @Set Trace Mem Cnter Init
[16:41:26] Uploading in burst mode....
[16:41:26] @ShiftDR,491520,1,data (burst read)
[16:41:26] @GetTDO,data,491520
[16:41:26] @Get BurstRead CRC
[16:41:26] @Get BurstRead CRC
[16:41:26] @Get Pre-Trig Sample Num
[16:41:26] @Get Post-Trig Sample Num
[16:41:26] @Get Pre-Trig Samples Captured
[16:41:26] @Get Trig Ptr
[16:41:26] #trigPtr = 6
[16:41:26] #dataSize=15, numRead=4096, trace_out=3841
[16:41:26] #trig0={blockPosition:0,triggerPosition:1}
[16:41:26] finished download trigger memory of core0
[16:41:26] @UnlockCable
[16:41:26] @ReleaseCablePort
[16:41:26] @Disconnect
[16:41:26] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:41:43] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:41:43] Connecting cableserver to run Reveal debugger....
[16:41:43] @Connect
[16:41:43] @SetSharableApplications,2,Reveal,Mico
[16:41:44] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:41:44] @LockCable
[16:41:44] @GetServerStatus
[16:41:44] @Read
[16:41:44] @SetTargetDevice,0
[16:41:44] Connecting core0....
[16:41:44] @ShiftIR,8,0,ER1
[16:41:44] @ShiftDR,21,0,data (select core0)
[16:41:44] @ShiftIR,8,0,ER2
[16:41:44] Configuring core0....
[16:41:44] @JumpState,RUN_TEST_IDLE
[16:41:44] @JumpState,RUN_TEST_IDLE
[16:41:44] @JumpState,RUN_TEST_IDLE
[16:41:44] @ShiftIR,8,0,NOP
[16:41:44] @JumpState,RUN_TEST_IDLE
[16:41:44] @ShiftIR,8,0,ER2
[16:41:44] @Set Odd Parity readback
[16:41:44] @Set Odd Parity
[16:41:44] @Set LA Start/Stop readback
[16:41:44] @Set LA Start/Stop 
[16:41:44] #Reveal IP Version = 1_6_042617
[16:41:44] @Get Pattern
[16:41:44] #pattern readout = a5a5
[16:41:44] pattern readout passed!
[16:41:44] @Get Tracy Signature
[16:41:44] @Get Tracy Signature
[16:41:44] #signature from core0 = 354344330
[16:41:44] signature from core0 passed!
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Opcode Value
[16:41:44] @Set Comp Value
[16:41:44] @Set Mask Value
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Event Count
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Event Count
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Event Count
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Event Count
[16:41:44] @Set Then Num
[16:41:44] @Set NEXT THEN
[16:41:44] @Set Cnt Cntg
[16:41:44] @Set Event Count
[16:41:44] @Set Event Count
[16:41:44] @Get BurstWrite CRC
[16:41:44] @Set Truth Tbl Addr Cnter Init
[16:41:44] @Set Truth Table Prog
[16:41:44] Configuring in burst mode....
[16:41:44] @Get BurstWrite CRC
[16:41:44] @Enable TE Trig
[16:41:44] @Enable Trig Output OR All readback
[16:41:44] @Enable Trig Output OR All
[16:41:44] @Set Pre-Trig Sample
[16:41:44] @Set Post-Trig Sample
[16:41:44] finished configuration of core0
[16:41:44] Starting all active cores....
[16:41:44] @ShiftIR,8,0,ER1
[16:41:44] @ShiftDR,21,0,data (select active cores)
[16:41:44] @ShiftIR,8,0,ER2
[16:41:44] @Set LA Start cores
[16:41:44] @UnlockCable
[16:41:44] Running all active cores....
[16:41:44] @LockCable
[16:41:44] Polling trigger memory of core0....
[16:41:44] @ShiftIR,8,0,ER1
[16:41:44] @ShiftDR,21,0,data (select core0)
[16:41:44] @ShiftIR,8,0,ER2
[16:41:44] @Get Force Trigger bit
[16:41:44] #TM_CTL_0=3
[16:41:44] @Get Trig Detected Cnt
[16:41:44] #numDetectedTriggers = 1
[16:41:44] @Get Mem Block Full Cnt
[16:41:44] #memFullCnt = 1
[16:41:44] Downloading trigger memory of core0....
[16:41:44] @Is LA Armed
[16:41:44] @Set LA Start/Stop readback
[16:41:44] @Set LA Start/Stop 
[16:41:44] @Set LA Start/Stop readback
[16:41:45] @Set LA Start/Stop 
[16:41:45] @Get Trig Detected Cnt
[16:41:45] #numDetectedTriggers = 1
[16:41:45] @Get Mem Block Full Cnt
[16:41:45] #memFullCnt = 1
[16:41:45] @Get Last Addr Written
[16:41:45] #lastAddrWritten = 3840
[16:41:45] @Get Multiple Trig Enbl
[16:41:45] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:41:45] @Get BurstRead CRC
[16:41:45] @Set Trace Mem Cnter Init
[16:41:45] Uploading in burst mode....
[16:41:45] @ShiftDR,491520,1,data (burst read)
[16:41:45] @GetTDO,data,491520
[16:41:45] @Get BurstRead CRC
[16:41:45] @Get BurstRead CRC
[16:41:45] @Get Pre-Trig Sample Num
[16:41:45] @Get Post-Trig Sample Num
[16:41:45] @Get Pre-Trig Samples Captured
[16:41:45] @Get Trig Ptr
[16:41:45] #trigPtr = 6
[16:41:45] #dataSize=15, numRead=4096, trace_out=3841
[16:41:45] #trig0={blockPosition:0,triggerPosition:1}
[16:41:45] finished download trigger memory of core0
[16:41:45] @UnlockCable
[16:41:45] @ReleaseCablePort
[16:41:45] @Disconnect
[16:41:45] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
[16:42:18] runProject on device [1. LFE3-70E] using C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/untitled.rva [test.rvl]
[16:42:18] Connecting cableserver to run Reveal debugger....
[16:42:18] @Connect
[16:42:18] @SetSharableApplications,2,Reveal,Mico
[16:42:19] @SetCablePort,USB2,FTUSB-0,8,0,0,1,1,0,0,0,1
[16:42:19] @LockCable
[16:42:19] @GetServerStatus
[16:42:19] @Read
[16:42:19] @SetTargetDevice,0
[16:42:19] Connecting core0....
[16:42:19] @ShiftIR,8,0,ER1
[16:42:19] @ShiftDR,21,0,data (select core0)
[16:42:19] @ShiftIR,8,0,ER2
[16:42:19] Configuring core0....
[16:42:19] @JumpState,RUN_TEST_IDLE
[16:42:19] @JumpState,RUN_TEST_IDLE
[16:42:19] @JumpState,RUN_TEST_IDLE
[16:42:19] @ShiftIR,8,0,NOP
[16:42:19] @JumpState,RUN_TEST_IDLE
[16:42:19] @ShiftIR,8,0,ER2
[16:42:19] @Set Odd Parity readback
[16:42:19] @Set Odd Parity
[16:42:19] @Set LA Start/Stop readback
[16:42:19] @Set LA Start/Stop 
[16:42:19] #Reveal IP Version = 1_6_042617
[16:42:19] @Get Pattern
[16:42:19] #pattern readout = a5a5
[16:42:19] pattern readout passed!
[16:42:20] @Get Tracy Signature
[16:42:20] @Get Tracy Signature
[16:42:20] #signature from core0 = 354344330
[16:42:20] signature from core0 passed!
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Opcode Value
[16:42:20] @Set Comp Value
[16:42:20] @Set Mask Value
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Event Count
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Event Count
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Event Count
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Event Count
[16:42:20] @Set Then Num
[16:42:20] @Set NEXT THEN
[16:42:20] @Set Cnt Cntg
[16:42:20] @Set Event Count
[16:42:20] @Set Event Count
[16:42:20] @Get BurstWrite CRC
[16:42:20] @Set Truth Tbl Addr Cnter Init
[16:42:20] @Set Truth Table Prog
[16:42:20] Configuring in burst mode....
[16:42:20] @Get BurstWrite CRC
[16:42:20] @Enable TE Trig
[16:42:20] @Enable Trig Output OR All readback
[16:42:20] @Enable Trig Output OR All
[16:42:20] @Set Pre-Trig Sample
[16:42:20] @Set Post-Trig Sample
[16:42:20] finished configuration of core0
[16:42:20] Starting all active cores....
[16:42:20] @ShiftIR,8,0,ER1
[16:42:20] @ShiftDR,21,0,data (select active cores)
[16:42:20] @ShiftIR,8,0,ER2
[16:42:20] @Set LA Start cores
[16:42:20] @UnlockCable
[16:42:20] Running all active cores....
[16:42:20] @LockCable
[16:42:20] Polling trigger memory of core0....
[16:42:20] @ShiftIR,8,0,ER1
[16:42:20] @ShiftDR,21,0,data (select core0)
[16:42:20] @ShiftIR,8,0,ER2
[16:42:20] @Get Force Trigger bit
[16:42:20] #TM_CTL_0=3
[16:42:20] @Get Trig Detected Cnt
[16:42:20] #numDetectedTriggers = 0
[16:42:20] @Get Mem Block Full Cnt
[16:42:20] #memFullCnt = 0
[16:42:20] detected 0 triggers of core0
[16:42:20] captured 0 memory blocks of core0
[16:42:20] @UnlockCable
[16:42:21] Running all active cores....
[16:42:21] @LockCable
[16:42:21] Polling trigger memory of core0....
[16:42:21] @ShiftIR,8,0,ER1
[16:42:21] @ShiftDR,21,0,data (select core0)
[16:42:21] @ShiftIR,8,0,ER2
[16:42:21] @Get Force Trigger bit
[16:42:21] #TM_CTL_0=3
[16:42:21] @Get Trig Detected Cnt
[16:42:21] #numDetectedTriggers = 0
[16:42:21] @Get Mem Block Full Cnt
[16:42:21] #memFullCnt = 0
[16:42:21] detected 0 triggers of core0
[16:42:21] captured 0 memory blocks of core0
[16:42:21] @UnlockCable
[16:42:22] Running all active cores....
[16:42:22] @LockCable
[16:42:22] Polling trigger memory of core0....
[16:42:22] @ShiftIR,8,0,ER1
[16:42:22] @ShiftDR,21,0,data (select core0)
[16:42:22] @ShiftIR,8,0,ER2
[16:42:22] @Get Force Trigger bit
[16:42:22] #TM_CTL_0=3
[16:42:22] @Get Trig Detected Cnt
[16:42:22] #numDetectedTriggers = 0
[16:42:22] @Get Mem Block Full Cnt
[16:42:22] #memFullCnt = 0
[16:42:22] detected 0 triggers of core0
[16:42:22] captured 0 memory blocks of core0
[16:42:22] @UnlockCable
[16:42:23] Running all active cores....
[16:42:23] @LockCable
[16:42:23] Polling trigger memory of core0....
[16:42:23] @ShiftIR,8,0,ER1
[16:42:23] @ShiftDR,21,0,data (select core0)
[16:42:23] @ShiftIR,8,0,ER2
[16:42:23] @Get Force Trigger bit
[16:42:23] #TM_CTL_0=3
[16:42:23] @Get Trig Detected Cnt
[16:42:23] #numDetectedTriggers = 0
[16:42:23] @Get Mem Block Full Cnt
[16:42:23] #memFullCnt = 0
[16:42:23] detected 0 triggers of core0
[16:42:23] captured 0 memory blocks of core0
[16:42:23] @UnlockCable
[16:42:24] Running all active cores....
[16:42:24] @LockCable
[16:42:24] Polling trigger memory of core0....
[16:42:24] @ShiftIR,8,0,ER1
[16:42:24] @ShiftDR,21,0,data (select core0)
[16:42:24] @ShiftIR,8,0,ER2
[16:42:24] @Get Force Trigger bit
[16:42:24] #TM_CTL_0=3
[16:42:24] @Get Trig Detected Cnt
[16:42:24] #numDetectedTriggers = 0
[16:42:24] @Get Mem Block Full Cnt
[16:42:24] #memFullCnt = 0
[16:42:24] detected 0 triggers of core0
[16:42:24] captured 0 memory blocks of core0
[16:42:24] @UnlockCable
[16:42:25] Running all active cores....
[16:42:25] @LockCable
[16:42:25] Polling trigger memory of core0....
[16:42:25] @ShiftIR,8,0,ER1
[16:42:25] @ShiftDR,21,0,data (select core0)
[16:42:25] @ShiftIR,8,0,ER2
[16:42:25] @Get Force Trigger bit
[16:42:25] #TM_CTL_0=3
[16:42:25] @Get Trig Detected Cnt
[16:42:25] #numDetectedTriggers = 0
[16:42:25] @Get Mem Block Full Cnt
[16:42:25] #memFullCnt = 0
[16:42:25] detected 0 triggers of core0
[16:42:25] captured 0 memory blocks of core0
[16:42:25] @UnlockCable
[16:42:26] Running all active cores....
[16:42:26] @LockCable
[16:42:26] Polling trigger memory of core0....
[16:42:26] @ShiftIR,8,0,ER1
[16:42:26] @ShiftDR,21,0,data (select core0)
[16:42:26] @ShiftIR,8,0,ER2
[16:42:26] @Get Force Trigger bit
[16:42:26] #TM_CTL_0=3
[16:42:26] @Get Trig Detected Cnt
[16:42:26] #numDetectedTriggers = 0
[16:42:26] @Get Mem Block Full Cnt
[16:42:26] #memFullCnt = 0
[16:42:26] detected 0 triggers of core0
[16:42:26] captured 0 memory blocks of core0
[16:42:26] @UnlockCable
[16:42:27] Running all active cores....
[16:42:27] @LockCable
[16:42:27] Polling trigger memory of core0....
[16:42:27] @ShiftIR,8,0,ER1
[16:42:27] @ShiftDR,21,0,data (select core0)
[16:42:27] @ShiftIR,8,0,ER2
[16:42:27] @Get Force Trigger bit
[16:42:27] #TM_CTL_0=5
[16:42:27] @Get Trig Detected Cnt
[16:42:27] #numDetectedTriggers = 1
[16:42:27] @Get Mem Block Full Cnt
[16:42:27] #memFullCnt = 1
[16:42:27] Downloading trigger memory of core0....
[16:42:27] @Is LA Armed
[16:42:27] @Set LA Start/Stop readback
[16:42:27] @Set LA Start/Stop 
[16:42:27] @Set LA Start/Stop readback
[16:42:27] @Set LA Start/Stop 
[16:42:27] @Get Trig Detected Cnt
[16:42:27] #numDetectedTriggers = 1
[16:42:27] @Get Mem Block Full Cnt
[16:42:27] #memFullCnt = 1
[16:42:27] @Get Last Addr Written
[16:42:27] #lastAddrWritten = 2270
[16:42:27] @Get Multiple Trig Enbl
[16:42:27] #traceWidth=120, userSelectedTriggers=1, numTrigEnable=1
[16:42:27] @Get BurstRead CRC
[16:42:27] @Set Trace Mem Cnter Init
[16:42:27] Uploading in burst mode....
[16:42:27] @ShiftDR,491520,1,data (burst read)
[16:42:27] @GetTDO,data,491520
[16:42:28] @Get BurstRead CRC
[16:42:28] @Get BurstRead CRC
[16:42:28] @Get Pre-Trig Sample Num
[16:42:28] @Get Post-Trig Sample Num
[16:42:28] @Get Pre-Trig Samples Captured
[16:42:28] @Get Trig Ptr
[16:42:28] #trigPtr = 2532
[16:42:28] #dataSize=15, numRead=4096, trace_out=4096
[16:42:28] #trig0={blockPosition:0,triggerPosition:256}
[16:42:28] finished download trigger memory of core0
[16:42:28] @UnlockCable
[16:42:28] @ReleaseCablePort
[16:42:28] @Disconnect
[16:42:28] All messages logged in file C:/Users/cypri/Documents/GIT/PGE/11_FPGA_GENERATION/GenVideo/Diamond1.4/A/reveal_debug.log
Last closed: jeu. 15. avr. 16:43:35 2021
