{
    "code": "module TopModule(\n    input logic d,    // 1-bit data input\n    input logic ena,  // 1-bit enable signal\n    output logic q    // 1-bit data output\n);\n\n    // D latch implementation\n    always @(*) begin\n        if (ena) begin\n            q = d;  // When enabled, latch the input to the output\n        end\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "."
    }
}