# Decimal Counter

Decimal counter implemented on Xilinx Sparten-3A FPGA using Verilog.
The counter is displayed on a 7-Segment display using multiplexing which altertname between each digit at a speed of 0.83ms in order to appear smoothly.

## Demo:
[![Alt text](https://img.youtube.com/vi/IS8DuGHC5sQ/0.jpg)](https://www.youtube.com/watch?v=IS8DuGHC5sQ)
