INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/clock_source_mux/clock_source_mux.srcs/sources_1/new/clock_source_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_source_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/tighe/Desktop/redmasters/FPGA_Xilinx/Cores/Barris/clock_source_mux/clock_source_mux.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
