0.6
2017.2
Jun 15 2017
18:41:53
/home/dakre/comp-aided-logic-design/hw_0/hw_0.sim/sim_1/behav/glbl.v,1497407496,verilog,,,,glbl,,,,,,,,
/home/dakre/comp-aided-logic-design/hw_0/hw_0.srcs/sim_1/new/hw_0_tb.v,1503804256,verilog,,,,hw_0_procedural_tb;hw_0_structural_tbl,,,,,,,,
/home/dakre/comp-aided-logic-design/hw_0/hw_0.srcs/sources_1/new/hw_0.v,1503802389,verilog,,,,andGate;hw_0_procedural;hw_0_structural;orGate,,,,,,,,
