Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Mon Mar 14 21:11:16 2022
| Host         : pop-os running 64-bit Pop!_OS 21.10
| Command      : report_control_sets -verbose -file design_ps_pl_wrapper_control_sets_placed.rpt
| Design       : design_ps_pl_wrapper
| Device       : xc7z020
-------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    39 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           55 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             121 |           43 |
| Yes          | No                    | No                     |             407 |           87 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              51 |           16 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                     Clock Signal                    |                                                                            Enable Signal                                                                           |                                                                        Set/Reset Signal                                                                       | Slice Load Count | Bel Load Count |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                            |                                                                                                                                                               |                1 |              1 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out10_out                                                                            | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              1 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/p_1_out6_out                                                                             | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              1 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                 |                                                                                                                                                               |                1 |              2 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_ps_pl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                2 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                           |                                                                                                                                                               |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                3 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                2 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                         |                1 |              4 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                               |                1 |              5 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                     | design_ps_pl_i/rst_processing_system7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                         |                1 |              6 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                          | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                2 |              8 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                5 |             11 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                               |                3 |             12 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                    |                                                                                                                                                               |                6 |             12 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                    |                                                                                                                                                               |                4 |             12 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]     |                                                                                                                                                               |                3 |             12 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                              |                                                                                                                                                               |                4 |             13 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                               |                2 |             14 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                 |                                                                                                                                                               |                2 |             14 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                6 |             15 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                            |                7 |             15 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                     | design_ps_pl_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             19 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                               |                8 |             20 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_2      |                                                                                                                                                               |                5 |             20 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[3][0]     |                                                                                                                                                               |                8 |             20 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                 |                                                                                                                                                               |               10 |             34 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                   |                                                                                                                                                               |                7 |             47 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                 |                                                                                                                                                               |                8 |             47 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]   |                                                                                                                                                               |               10 |             48 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                               |                9 |             48 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                  |                                                                                                                                                               |                8 |             48 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0] |                                                                                                                                                               |                7 |             48 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    | design_ps_pl_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               17 |             59 |
|  design_ps_pl_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                    |                                                                                                                                                               |               56 |            142 |
+-----------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


