
Projetao.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000068dc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004068dc  004068dc  000168dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009d0  20000000  004068e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          00000100  200009d0  004072b4  000209d0  2**2
                  ALLOC
  4 .stack        00003000  20000ad0  004073b4  000209d0  2**0
                  ALLOC
  5 .ARM.attributes 0000002a  00000000  00000000  000209d0  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  000209fa  2**0
                  CONTENTS, READONLY
  7 .debug_info   000137e6  00000000  00000000  00020a53  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000294a  00000000  00000000  00034239  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    00004931  00000000  00000000  00036b83  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000b00  00000000  00000000  0003b4b4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000a40  00000000  00000000  0003bfb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  000132ec  00000000  00000000  0003c9f4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0000b5ed  00000000  00000000  0004fce0  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00053e45  00000000  00000000  0005b2cd  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00002874  00000000  00000000  000af114  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	d0 3a 00 20 2d 0a 40 00 29 0a 40 00 29 0a 40 00     .:. -.@.).@.).@.
  400010:	29 0a 40 00 29 0a 40 00 29 0a 40 00 00 00 00 00     ).@.).@.).@.....
	...
  40002c:	29 0a 40 00 29 0a 40 00 00 00 00 00 29 0a 40 00     ).@.).@.....).@.
  40003c:	29 0a 40 00 29 0a 40 00 29 0a 40 00 29 0a 40 00     ).@.).@.).@.).@.
  40004c:	29 0a 40 00 29 0a 40 00 29 0a 40 00 29 0a 40 00     ).@.).@.).@.).@.
  40005c:	29 0a 40 00 29 0a 40 00 29 0a 40 00 00 00 00 00     ).@.).@.).@.....
  40006c:	b1 08 40 00 c5 08 40 00 d9 08 40 00 29 0a 40 00     ..@...@...@.).@.
  40007c:	29 0a 40 00 00 00 00 00 00 00 00 00 29 0a 40 00     ).@.........).@.
  40008c:	29 0a 40 00 29 0a 40 00 29 0a 40 00 29 0a 40 00     ).@.).@.).@.).@.
  40009c:	6d 0e 40 00 29 0a 40 00 29 0a 40 00 29 0a 40 00     m.@.).@.).@.).@.
  4000ac:	29 0a 40 00 29 0a 40 00 99 0e 40 00 29 0a 40 00     ).@.).@...@.).@.
  4000bc:	29 0a 40 00 29 0a 40 00 29 0a 40 00 29 0a 40 00     ).@.).@.).@.).@.

004000cc <__do_global_dtors_aux>:
  4000cc:	b510      	push	{r4, lr}
  4000ce:	4c05      	ldr	r4, [pc, #20]	; (4000e4 <__do_global_dtors_aux+0x18>)
  4000d0:	7823      	ldrb	r3, [r4, #0]
  4000d2:	b933      	cbnz	r3, 4000e2 <__do_global_dtors_aux+0x16>
  4000d4:	4b04      	ldr	r3, [pc, #16]	; (4000e8 <__do_global_dtors_aux+0x1c>)
  4000d6:	b113      	cbz	r3, 4000de <__do_global_dtors_aux+0x12>
  4000d8:	4804      	ldr	r0, [pc, #16]	; (4000ec <__do_global_dtors_aux+0x20>)
  4000da:	f3af 8000 	nop.w
  4000de:	2301      	movs	r3, #1
  4000e0:	7023      	strb	r3, [r4, #0]
  4000e2:	bd10      	pop	{r4, pc}
  4000e4:	200009d0 	.word	0x200009d0
  4000e8:	00000000 	.word	0x00000000
  4000ec:	004068e4 	.word	0x004068e4

004000f0 <frame_dummy>:
  4000f0:	4b0c      	ldr	r3, [pc, #48]	; (400124 <frame_dummy+0x34>)
  4000f2:	b143      	cbz	r3, 400106 <frame_dummy+0x16>
  4000f4:	480c      	ldr	r0, [pc, #48]	; (400128 <frame_dummy+0x38>)
  4000f6:	490d      	ldr	r1, [pc, #52]	; (40012c <frame_dummy+0x3c>)
  4000f8:	b510      	push	{r4, lr}
  4000fa:	f3af 8000 	nop.w
  4000fe:	480c      	ldr	r0, [pc, #48]	; (400130 <frame_dummy+0x40>)
  400100:	6803      	ldr	r3, [r0, #0]
  400102:	b923      	cbnz	r3, 40010e <frame_dummy+0x1e>
  400104:	bd10      	pop	{r4, pc}
  400106:	480a      	ldr	r0, [pc, #40]	; (400130 <frame_dummy+0x40>)
  400108:	6803      	ldr	r3, [r0, #0]
  40010a:	b933      	cbnz	r3, 40011a <frame_dummy+0x2a>
  40010c:	4770      	bx	lr
  40010e:	4b09      	ldr	r3, [pc, #36]	; (400134 <frame_dummy+0x44>)
  400110:	2b00      	cmp	r3, #0
  400112:	d0f7      	beq.n	400104 <frame_dummy+0x14>
  400114:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  400118:	4718      	bx	r3
  40011a:	4b06      	ldr	r3, [pc, #24]	; (400134 <frame_dummy+0x44>)
  40011c:	2b00      	cmp	r3, #0
  40011e:	d0f5      	beq.n	40010c <frame_dummy+0x1c>
  400120:	4718      	bx	r3
  400122:	bf00      	nop
  400124:	00000000 	.word	0x00000000
  400128:	004068e4 	.word	0x004068e4
  40012c:	200009d4 	.word	0x200009d4
  400130:	004068e4 	.word	0x004068e4
  400134:	00000000 	.word	0x00000000

00400138 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400138:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  40013c:	b980      	cbnz	r0, 400160 <_read+0x28>
  40013e:	460c      	mov	r4, r1
  400140:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  400142:	2a00      	cmp	r2, #0
  400144:	dd0f      	ble.n	400166 <_read+0x2e>
  400146:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  400148:	4e08      	ldr	r6, [pc, #32]	; (40016c <_read+0x34>)
  40014a:	4d09      	ldr	r5, [pc, #36]	; (400170 <_read+0x38>)
  40014c:	6830      	ldr	r0, [r6, #0]
  40014e:	4621      	mov	r1, r4
  400150:	682b      	ldr	r3, [r5, #0]
  400152:	4798      	blx	r3
		ptr++;
  400154:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  400156:	42bc      	cmp	r4, r7
  400158:	d1f8      	bne.n	40014c <_read+0x14>
		nChars++;
	}
	return nChars;
}
  40015a:	4640      	mov	r0, r8
  40015c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  400160:	f04f 38ff 	mov.w	r8, #4294967295
  400164:	e7f9      	b.n	40015a <_read+0x22>
	for (; len > 0; --len) {
  400166:	4680      	mov	r8, r0
  400168:	e7f7      	b.n	40015a <_read+0x22>
  40016a:	bf00      	nop
  40016c:	20000aa0 	.word	0x20000aa0
  400170:	20000a98 	.word	0x20000a98

00400174 <adc_init>:
 *
 * \return 0 on success.
 */
uint32_t adc_init(Adc *p_adc, const uint32_t ul_mck,
		const uint32_t ul_adc_clock, const enum adc_startup_time startup)
{
  400174:	b430      	push	{r4, r5}
	uint32_t ul_prescal;

	/*  Reset the controller. */
	p_adc->ADC_CR = ADC_CR_SWRST;
  400176:	2401      	movs	r4, #1
  400178:	6004      	str	r4, [r0, #0]

	/* Reset Mode Register. */
	p_adc->ADC_MR = 0;
  40017a:	2400      	movs	r4, #0
  40017c:	6044      	str	r4, [r0, #4]

	/* Reset PDC transfer. */
	p_adc->ADC_PTCR = (ADC_PTCR_RXTDIS | ADC_PTCR_TXTDIS);
  40017e:	f240 2502 	movw	r5, #514	; 0x202
  400182:	f8c0 5120 	str.w	r5, [r0, #288]	; 0x120
	p_adc->ADC_RCR = 0;
  400186:	f8c0 4104 	str.w	r4, [r0, #260]	; 0x104
	p_adc->ADC_RNCR = 0;
  40018a:	f8c0 4114 	str.w	r4, [r0, #276]	; 0x114

	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  40018e:	6845      	ldr	r5, [r0, #4]
	ul_prescal = ul_mck / (2 * ul_adc_clock) - 1;
  400190:	0052      	lsls	r2, r2, #1
  400192:	fbb1 f2f2 	udiv	r2, r1, r2
  400196:	3a01      	subs	r2, #1
	p_adc->ADC_MR |= ADC_MR_PRESCAL(ul_prescal) | startup;
  400198:	0212      	lsls	r2, r2, #8
  40019a:	b292      	uxth	r2, r2
  40019c:	432b      	orrs	r3, r5
  40019e:	431a      	orrs	r2, r3
  4001a0:	6042      	str	r2, [r0, #4]
	return 0;
}
  4001a2:	4620      	mov	r0, r4
  4001a4:	bc30      	pop	{r4, r5}
  4001a6:	4770      	bx	lr

004001a8 <adc_configure_trigger>:
 *
 */
void adc_configure_trigger(Adc *p_adc, const enum adc_trigger_t trigger,
		uint8_t uc_freerun)
{
	p_adc->ADC_MR |= trigger | ((uc_freerun << 7) & ADC_MR_FREERUN);
  4001a8:	6843      	ldr	r3, [r0, #4]
  4001aa:	01d2      	lsls	r2, r2, #7
  4001ac:	b2d2      	uxtb	r2, r2
  4001ae:	4319      	orrs	r1, r3
  4001b0:	430a      	orrs	r2, r1
  4001b2:	6042      	str	r2, [r0, #4]
  4001b4:	4770      	bx	lr

004001b6 <adc_configure_timing>:
 * \param uc_settling Analog settling time = (uc_settling + 1) / ADC clock.
 * \param uc_transfer Data transfer time = (uc_transfer * 2 + 3) / ADC clock.
 */
void adc_configure_timing(Adc *p_adc, const uint8_t uc_tracking,
		const enum adc_settling_time_t settling,const uint8_t uc_transfer)
{
  4001b6:	b410      	push	{r4}
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001b8:	6844      	ldr	r4, [r0, #4]
			| settling | ADC_MR_TRACKTIM(uc_tracking);
  4001ba:	0609      	lsls	r1, r1, #24
  4001bc:	f001 6170 	and.w	r1, r1, #251658240	; 0xf000000
	p_adc->ADC_MR |= ADC_MR_TRANSFER(uc_transfer)
  4001c0:	4321      	orrs	r1, r4
  4001c2:	430a      	orrs	r2, r1
  4001c4:	0719      	lsls	r1, r3, #28
  4001c6:	f001 5140 	and.w	r1, r1, #805306368	; 0x30000000
  4001ca:	4311      	orrs	r1, r2
  4001cc:	6041      	str	r1, [r0, #4]
}
  4001ce:	bc10      	pop	{r4}
  4001d0:	4770      	bx	lr

004001d2 <adc_start>:
 * \param p_adc Pointer to an ADC instance.
 */

void adc_start(Adc *p_adc)
{
	p_adc->ADC_CR = ADC_CR_START;
  4001d2:	2302      	movs	r3, #2
  4001d4:	6003      	str	r3, [r0, #0]
  4001d6:	4770      	bx	lr

004001d8 <adc_enable_channel>:
 * \param p_adc Pointer to an ADC instance.
 * \param adc_ch ADC channel number.
 */
void adc_enable_channel(Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	p_adc->ADC_CHER = 1 << adc_ch;
  4001d8:	2301      	movs	r3, #1
  4001da:	fa03 f101 	lsl.w	r1, r3, r1
  4001de:	6101      	str	r1, [r0, #16]
  4001e0:	4770      	bx	lr

004001e2 <adc_get_channel_value>:
 */
uint32_t adc_get_channel_value(const Adc *p_adc, const enum adc_channel_num_t adc_ch)
{
	uint32_t ul_data = 0;

	if (15 >= adc_ch) {
  4001e2:	290f      	cmp	r1, #15
		ul_data = *(p_adc->ADC_CDR + adc_ch);
  4001e4:	bf9a      	itte	ls
  4001e6:	3050      	addls	r0, #80	; 0x50
  4001e8:	f850 0021 	ldrls.w	r0, [r0, r1, lsl #2]
	uint32_t ul_data = 0;
  4001ec:	2000      	movhi	r0, #0
	}

	return ul_data;
}
  4001ee:	4770      	bx	lr

004001f0 <adc_enable_interrupt>:
 * \param p_adc Pointer to an ADC instance.
 * \param ul_source Interrupts to be enabled.
 */
void adc_enable_interrupt(Adc *p_adc, const uint32_t ul_source)
{
	p_adc->ADC_IER = ul_source;
  4001f0:	6241      	str	r1, [r0, #36]	; 0x24
  4001f2:	4770      	bx	lr

004001f4 <adc_get_status>:
 *
 * \return ADC status structure.
 */
uint32_t adc_get_status(const Adc *p_adc)
{
	return p_adc->ADC_ISR;
  4001f4:	6b00      	ldr	r0, [r0, #48]	; 0x30
}
  4001f6:	4770      	bx	lr

004001f8 <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  4001f8:	b410      	push	{r4}

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4001fa:	0189      	lsls	r1, r1, #6
  4001fc:	1843      	adds	r3, r0, r1

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  4001fe:	2402      	movs	r4, #2
  400200:	5044      	str	r4, [r0, r1]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  400202:	f04f 31ff 	mov.w	r1, #4294967295
  400206:	6299      	str	r1, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  400208:	6a19      	ldr	r1, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  40020a:	605a      	str	r2, [r3, #4]
}
  40020c:	bc10      	pop	{r4}
  40020e:	4770      	bx	lr

00400210 <tc_start>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  400210:	0189      	lsls	r1, r1, #6
  400212:	2305      	movs	r3, #5
  400214:	5043      	str	r3, [r0, r1]
  400216:	4770      	bx	lr

00400218 <tc_write_rc>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  400218:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  40021c:	61ca      	str	r2, [r1, #28]
  40021e:	4770      	bx	lr

00400220 <tc_enable_interrupt>:

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400220:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	tc_channel->TC_IER = ul_sources;
  400224:	624a      	str	r2, [r1, #36]	; 0x24
  400226:	4770      	bx	lr

00400228 <tc_get_status>:
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
			
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  400228:	eb00 1181 	add.w	r1, r0, r1, lsl #6
	return tc_channel->TC_SR;
  40022c:	6a08      	ldr	r0, [r1, #32]
}
  40022e:	4770      	bx	lr

00400230 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  400230:	b4f0      	push	{r4, r5, r6, r7}
  400232:	b086      	sub	sp, #24
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400234:	2402      	movs	r4, #2
  400236:	9401      	str	r4, [sp, #4]
  400238:	2408      	movs	r4, #8
  40023a:	9402      	str	r4, [sp, #8]
  40023c:	2420      	movs	r4, #32
  40023e:	9403      	str	r4, [sp, #12]
  400240:	2480      	movs	r4, #128	; 0x80
  400242:	9404      	str	r4, [sp, #16]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  400244:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  400246:	0be4      	lsrs	r4, r4, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  400248:	9405      	str	r4, [sp, #20]
	for (ul_index = 0;
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
		ul_low  = ul_high / TC_DIV_FACTOR;
		if (ul_freq > ul_high) {
  40024a:	ebb0 0f51 	cmp.w	r0, r1, lsr #1
  40024e:	d814      	bhi.n	40027a <tc_find_mck_divisor+0x4a>
  400250:	0c4c      	lsrs	r4, r1, #17
			return 0;
		} else if (ul_freq >= ul_low) {
  400252:	42a0      	cmp	r0, r4
  400254:	d217      	bcs.n	400286 <tc_find_mck_divisor+0x56>
  400256:	2501      	movs	r5, #1
		ul_high = ul_mck / divisors[ul_index];
  400258:	af01      	add	r7, sp, #4
  40025a:	f857 4025 	ldr.w	r4, [r7, r5, lsl #2]
  40025e:	fbb1 f4f4 	udiv	r4, r1, r4
		ul_low  = ul_high / TC_DIV_FACTOR;
  400262:	0c26      	lsrs	r6, r4, #16
		if (ul_freq > ul_high) {
  400264:	4284      	cmp	r4, r0
  400266:	d30a      	bcc.n	40027e <tc_find_mck_divisor+0x4e>
		} else if (ul_freq >= ul_low) {
  400268:	4286      	cmp	r6, r0
  40026a:	d90d      	bls.n	400288 <tc_find_mck_divisor+0x58>
			ul_index++) {
  40026c:	3501      	adds	r5, #1
	for (ul_index = 0;
  40026e:	2d05      	cmp	r5, #5
  400270:	d1f3      	bne.n	40025a <tc_find_mck_divisor+0x2a>
			break;
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
		return 0;
  400272:	2000      	movs	r0, #0
	if (p_ultcclks) {
		*p_ultcclks = ul_index;
	}

	return 1;
}
  400274:	b006      	add	sp, #24
  400276:	bcf0      	pop	{r4, r5, r6, r7}
  400278:	4770      	bx	lr
			return 0;
  40027a:	2000      	movs	r0, #0
  40027c:	e7fa      	b.n	400274 <tc_find_mck_divisor+0x44>
  40027e:	2000      	movs	r0, #0
  400280:	e7f8      	b.n	400274 <tc_find_mck_divisor+0x44>
	return 1;
  400282:	2001      	movs	r0, #1
  400284:	e7f6      	b.n	400274 <tc_find_mck_divisor+0x44>
	for (ul_index = 0;
  400286:	2500      	movs	r5, #0
	if (p_uldiv) {
  400288:	b12a      	cbz	r2, 400296 <tc_find_mck_divisor+0x66>
		*p_uldiv = divisors[ul_index];
  40028a:	a906      	add	r1, sp, #24
  40028c:	eb01 0185 	add.w	r1, r1, r5, lsl #2
  400290:	f851 1c14 	ldr.w	r1, [r1, #-20]
  400294:	6011      	str	r1, [r2, #0]
	if (p_ultcclks) {
  400296:	2b00      	cmp	r3, #0
  400298:	d0f3      	beq.n	400282 <tc_find_mck_divisor+0x52>
		*p_ultcclks = ul_index;
  40029a:	601d      	str	r5, [r3, #0]
	return 1;
  40029c:	2001      	movs	r0, #1
  40029e:	e7e9      	b.n	400274 <tc_find_mck_divisor+0x44>

004002a0 <usart_write>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4002a0:	6943      	ldr	r3, [r0, #20]
  4002a2:	f013 0f02 	tst.w	r3, #2
		return 1;
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  4002a6:	bf1d      	ittte	ne
  4002a8:	f3c1 0108 	ubfxne	r1, r1, #0, #9
  4002ac:	61c1      	strne	r1, [r0, #28]
	return 0;
  4002ae:	2000      	movne	r0, #0
		return 1;
  4002b0:	2001      	moveq	r0, #1
}
  4002b2:	4770      	bx	lr

004002b4 <usart_read>:
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4002b4:	6943      	ldr	r3, [r0, #20]
  4002b6:	f013 0f01 	tst.w	r3, #1
  4002ba:	d005      	beq.n	4002c8 <usart_read+0x14>
		return 1;
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4002bc:	6983      	ldr	r3, [r0, #24]
  4002be:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4002c2:	600b      	str	r3, [r1, #0]

	return 0;
  4002c4:	2000      	movs	r0, #0
  4002c6:	4770      	bx	lr
		return 1;
  4002c8:	2001      	movs	r0, #1
}
  4002ca:	4770      	bx	lr

004002cc <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  4002cc:	3801      	subs	r0, #1
  4002ce:	2802      	cmp	r0, #2
  4002d0:	d815      	bhi.n	4002fe <_write+0x32>
{
  4002d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4002d6:	460e      	mov	r6, r1
  4002d8:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  4002da:	b19a      	cbz	r2, 400304 <_write+0x38>
  4002dc:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4002de:	f8df 8038 	ldr.w	r8, [pc, #56]	; 400318 <_write+0x4c>
  4002e2:	4f0c      	ldr	r7, [pc, #48]	; (400314 <_write+0x48>)
  4002e4:	f8d8 0000 	ldr.w	r0, [r8]
  4002e8:	f815 1b01 	ldrb.w	r1, [r5], #1
  4002ec:	683b      	ldr	r3, [r7, #0]
  4002ee:	4798      	blx	r3
  4002f0:	2800      	cmp	r0, #0
  4002f2:	db0a      	blt.n	40030a <_write+0x3e>
  4002f4:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  4002f6:	3c01      	subs	r4, #1
  4002f8:	d1f4      	bne.n	4002e4 <_write+0x18>
  4002fa:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  4002fe:	f04f 30ff 	mov.w	r0, #4294967295
  400302:	4770      	bx	lr
	for (; len != 0; --len) {
  400304:	4610      	mov	r0, r2
  400306:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  40030a:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  40030e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400312:	bf00      	nop
  400314:	20000a9c 	.word	0x20000a9c
  400318:	20000aa0 	.word	0x20000aa0

0040031c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  40031c:	b410      	push	{r4}
	uint32_t cd = 0;

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  40031e:	23ac      	movs	r3, #172	; 0xac
  400320:	6003      	str	r3, [r0, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400322:	680b      	ldr	r3, [r1, #0]
  400324:	684a      	ldr	r2, [r1, #4]
  400326:	fbb3 f3f2 	udiv	r3, r3, r2
  40032a:	091b      	lsrs	r3, r3, #4
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  40032c:	1e5c      	subs	r4, r3, #1
  40032e:	f64f 72fe 	movw	r2, #65534	; 0xfffe
  400332:	4294      	cmp	r4, r2
  400334:	d80b      	bhi.n	40034e <uart_init+0x32>
		return 1;

	p_uart->UART_BRGR = cd;
  400336:	6203      	str	r3, [r0, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400338:	688b      	ldr	r3, [r1, #8]
  40033a:	6043      	str	r3, [r0, #4]

#if (!SAMV71 && !SAMV70 && !SAME70 && !SAMS70)
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
  40033c:	f240 2302 	movw	r3, #514	; 0x202
  400340:	f8c0 3120 	str.w	r3, [r0, #288]	; 0x120
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400344:	2350      	movs	r3, #80	; 0x50
  400346:	6003      	str	r3, [r0, #0]

	return 0;
  400348:	2000      	movs	r0, #0
}
  40034a:	bc10      	pop	{r4}
  40034c:	4770      	bx	lr
		return 1;
  40034e:	2001      	movs	r0, #1
  400350:	e7fb      	b.n	40034a <uart_init+0x2e>

00400352 <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400352:	6943      	ldr	r3, [r0, #20]
  400354:	f013 0f02 	tst.w	r3, #2
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  400358:	bf1a      	itte	ne
  40035a:	61c1      	strne	r1, [r0, #28]
	return 0;
  40035c:	2000      	movne	r0, #0
		return 1;
  40035e:	2001      	moveq	r0, #1
}
  400360:	4770      	bx	lr

00400362 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400362:	6943      	ldr	r3, [r0, #20]
  400364:	f013 0f01 	tst.w	r3, #1
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400368:	bf1d      	ittte	ne
  40036a:	6983      	ldrne	r3, [r0, #24]
  40036c:	700b      	strbne	r3, [r1, #0]
	return 0;
  40036e:	2000      	movne	r0, #0
		return 1;
  400370:	2001      	moveq	r0, #1
}
  400372:	4770      	bx	lr

00400374 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400374:	b510      	push	{r4, lr}
	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400376:	480e      	ldr	r0, [pc, #56]	; (4003b0 <sysclk_init+0x3c>)
  400378:	4b0e      	ldr	r3, [pc, #56]	; (4003b4 <sysclk_init+0x40>)
  40037a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  40037c:	213e      	movs	r1, #62	; 0x3e
  40037e:	2000      	movs	r0, #0
  400380:	4b0d      	ldr	r3, [pc, #52]	; (4003b8 <sysclk_init+0x44>)
  400382:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  400384:	4c0d      	ldr	r4, [pc, #52]	; (4003bc <sysclk_init+0x48>)
  400386:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  400388:	2800      	cmp	r0, #0
  40038a:	d0fc      	beq.n	400386 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  40038c:	4b0c      	ldr	r3, [pc, #48]	; (4003c0 <sysclk_init+0x4c>)
  40038e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400390:	4a0c      	ldr	r2, [pc, #48]	; (4003c4 <sysclk_init+0x50>)
  400392:	4b0d      	ldr	r3, [pc, #52]	; (4003c8 <sysclk_init+0x54>)
  400394:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		return pmc_is_locked_pllack();
  400396:	4c0d      	ldr	r4, [pc, #52]	; (4003cc <sysclk_init+0x58>)
  400398:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40039a:	2800      	cmp	r0, #0
  40039c:	d0fc      	beq.n	400398 <sysclk_init+0x24>

		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  40039e:	2010      	movs	r0, #16
  4003a0:	4b0b      	ldr	r3, [pc, #44]	; (4003d0 <sysclk_init+0x5c>)
  4003a2:	4798      	blx	r3
		pmc_switch_mck_to_pllbck(CONFIG_SYSCLK_PRES);
	}
#endif

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4003a4:	4b0b      	ldr	r3, [pc, #44]	; (4003d4 <sysclk_init+0x60>)
  4003a6:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4003a8:	4801      	ldr	r0, [pc, #4]	; (4003b0 <sysclk_init+0x3c>)
  4003aa:	4b02      	ldr	r3, [pc, #8]	; (4003b4 <sysclk_init+0x40>)
  4003ac:	4798      	blx	r3
  4003ae:	bd10      	pop	{r4, pc}
  4003b0:	07270e00 	.word	0x07270e00
  4003b4:	00400be9 	.word	0x00400be9
  4003b8:	00400951 	.word	0x00400951
  4003bc:	004009a5 	.word	0x004009a5
  4003c0:	004009b5 	.word	0x004009b5
  4003c4:	20133f01 	.word	0x20133f01
  4003c8:	400e0400 	.word	0x400e0400
  4003cc:	004009c5 	.word	0x004009c5
  4003d0:	004008ed 	.word	0x004008ed
  4003d4:	00400ad9 	.word	0x00400ad9

004003d8 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
  4003d8:	b538      	push	{r3, r4, r5, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  4003da:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  4003de:	4b46      	ldr	r3, [pc, #280]	; (4004f8 <board_init+0x120>)
  4003e0:	605a      	str	r2, [r3, #4]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  4003e2:	200b      	movs	r0, #11
  4003e4:	4c45      	ldr	r4, [pc, #276]	; (4004fc <board_init+0x124>)
  4003e6:	47a0      	blx	r4
  4003e8:	200c      	movs	r0, #12
  4003ea:	47a0      	blx	r4
  4003ec:	200d      	movs	r0, #13
  4003ee:	47a0      	blx	r4
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();

	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
  4003f0:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4003f4:	2013      	movs	r0, #19
  4003f6:	4c42      	ldr	r4, [pc, #264]	; (400500 <board_init+0x128>)
  4003f8:	47a0      	blx	r4
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
  4003fa:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
  4003fe:	2014      	movs	r0, #20
  400400:	47a0      	blx	r4

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
  400402:	4940      	ldr	r1, [pc, #256]	; (400504 <board_init+0x12c>)
  400404:	2023      	movs	r0, #35	; 0x23
  400406:	47a0      	blx	r4
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
  400408:	493f      	ldr	r1, [pc, #252]	; (400508 <board_init+0x130>)
  40040a:	204c      	movs	r0, #76	; 0x4c
  40040c:	47a0      	blx	r4

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART0_PIO, PINS_UART0, PINS_UART0_FLAGS);
  40040e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  400412:	f44f 61c0 	mov.w	r1, #1536	; 0x600
  400416:	483d      	ldr	r0, [pc, #244]	; (40050c <board_init+0x134>)
  400418:	4b3d      	ldr	r3, [pc, #244]	; (400510 <board_init+0x138>)
  40041a:	4798      	blx	r3
#endif

	/* Configure ADC example pins */
#ifdef CONF_BOARD_ADC
	/* TC TIOA configuration */
	gpio_configure_pin(PIN_TC0_TIOA0,PIN_TC0_TIOA0_FLAGS);
  40041c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400420:	2000      	movs	r0, #0
  400422:	47a0      	blx	r4

	/* ADC Trigger configuration */
	gpio_configure_pin(PINS_ADC_TRIG, PINS_ADC_TRIG_FLAG);
  400424:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400428:	2008      	movs	r0, #8
  40042a:	47a0      	blx	r4

	/* PWMH0 configuration */
	gpio_configure_pin(PIN_PWMC_PWMH0_TRIG, PIN_PWMC_PWMH0_TRIG_FLAG);
  40042c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  400430:	2052      	movs	r0, #82	; 0x52
  400432:	47a0      	blx	r4
	gpio_configure_pin(TWI1_CLK_GPIO, TWI1_CLK_FLAGS);
#endif

	/* Configure SPI pins */
#ifdef CONF_BOARD_SPI
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  400434:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400438:	200c      	movs	r0, #12
  40043a:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  40043c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400440:	200d      	movs	r0, #13
  400442:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  400444:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400448:	200e      	movs	r0, #14
  40044a:	47a0      	blx	r4
	 * Hence a different PIN should be selected using the CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#  ifdef CONF_BOARD_SPI_NPCS0
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  40044c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400450:	200b      	movs	r0, #11
  400452:	47a0      	blx	r4
#  endif
#endif /* CONF_BOARD_SPI */

#ifdef CONF_BOARD_USART_RXD
	/* Configure USART RXD pin */
	gpio_configure_pin(PIN_USART1_RXD_IDX, PIN_USART1_RXD_FLAGS);
  400454:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400458:	2015      	movs	r0, #21
  40045a:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_USART_TXD
	/* Configure USART TXD pin */
	gpio_configure_pin(PIN_USART1_TXD_IDX, PIN_USART1_TXD_FLAGS);
  40045c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  400460:	2016      	movs	r0, #22
  400462:	47a0      	blx	r4
	gpio_configure_pin(PIN_USART1_SCK_IDX, PIN_USART1_SCK_FLAGS);
#endif

#ifdef CONF_BOARD_ADM3312_EN
	/* Configure ADM33312 enable pin */
	gpio_configure_pin(PIN_USART1_EN_IDX, PIN_USART1_EN_FLAGS);
  400464:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  400468:	2017      	movs	r0, #23
  40046a:	47a0      	blx	r4
	gpio_set_pin_low(PIN_USART1_EN_IDX);
  40046c:	2017      	movs	r0, #23
  40046e:	4b29      	ldr	r3, [pc, #164]	; (400514 <board_init+0x13c>)
  400470:	4798      	blx	r3
	gpio_set_pin_low(PIN_RE_IDX);
#endif

#if defined(CONF_BOARD_ILI9325) || defined(CONF_BOARD_ILI93XX)
	/* Configure LCD EBI pins */
	gpio_configure_pin(PIN_EBI_DATA_BUS_D0, PIN_EBI_DATA_BUS_FLAGS);
  400472:	4d29      	ldr	r5, [pc, #164]	; (400518 <board_init+0x140>)
  400474:	4629      	mov	r1, r5
  400476:	2040      	movs	r0, #64	; 0x40
  400478:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D1, PIN_EBI_DATA_BUS_FLAGS);
  40047a:	4629      	mov	r1, r5
  40047c:	2041      	movs	r0, #65	; 0x41
  40047e:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D2, PIN_EBI_DATA_BUS_FLAGS);
  400480:	4629      	mov	r1, r5
  400482:	2042      	movs	r0, #66	; 0x42
  400484:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D3, PIN_EBI_DATA_BUS_FLAGS);
  400486:	4629      	mov	r1, r5
  400488:	2043      	movs	r0, #67	; 0x43
  40048a:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D4, PIN_EBI_DATA_BUS_FLAGS);
  40048c:	4629      	mov	r1, r5
  40048e:	2044      	movs	r0, #68	; 0x44
  400490:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D5, PIN_EBI_DATA_BUS_FLAGS);
  400492:	4629      	mov	r1, r5
  400494:	2045      	movs	r0, #69	; 0x45
  400496:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D6, PIN_EBI_DATA_BUS_FLAGS);
  400498:	4629      	mov	r1, r5
  40049a:	2046      	movs	r0, #70	; 0x46
  40049c:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_DATA_BUS_D7, PIN_EBI_DATA_BUS_FLAGS);
  40049e:	4629      	mov	r1, r5
  4004a0:	2047      	movs	r0, #71	; 0x47
  4004a2:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NRD, PIN_EBI_NRD_FLAGS);
  4004a4:	4629      	mov	r1, r5
  4004a6:	204b      	movs	r0, #75	; 0x4b
  4004a8:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NWE, PIN_EBI_NWE_FLAGS);
  4004aa:	4629      	mov	r1, r5
  4004ac:	2048      	movs	r0, #72	; 0x48
  4004ae:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_NCS1, PIN_EBI_NCS1_FLAGS);
  4004b0:	4629      	mov	r1, r5
  4004b2:	204f      	movs	r0, #79	; 0x4f
  4004b4:	47a0      	blx	r4
	gpio_configure_pin(PIN_EBI_LCD_RS, PIN_EBI_LCD_RS_FLAGS);
  4004b6:	4629      	mov	r1, r5
  4004b8:	2053      	movs	r0, #83	; 0x53
  4004ba:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_AAT3155
	/* Configure Backlight control pin */
	gpio_configure_pin(BOARD_AAT31XX_SET_GPIO, BOARD_AAT31XX_SET_FLAGS);
  4004bc:	f04f 5140 	mov.w	r1, #805306368	; 0x30000000
  4004c0:	204d      	movs	r0, #77	; 0x4d
  4004c2:	47a0      	blx	r4
#endif

#ifdef CONF_BOARD_ADS7843
	/* Configure Touchscreen SPI pins */
	gpio_configure_pin(BOARD_ADS7843_IRQ_GPIO,BOARD_ADS7843_IRQ_FLAGS);
  4004c4:	f105 5500 	add.w	r5, r5, #536870912	; 0x20000000
  4004c8:	4629      	mov	r1, r5
  4004ca:	2010      	movs	r0, #16
  4004cc:	47a0      	blx	r4
	gpio_configure_pin(BOARD_ADS7843_BUSY_GPIO, BOARD_ADS7843_BUSY_FLAGS);
  4004ce:	4629      	mov	r1, r5
  4004d0:	2011      	movs	r0, #17
  4004d2:	47a0      	blx	r4
	gpio_configure_pin(SPI_MISO_GPIO, SPI_MISO_FLAGS);
  4004d4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004d8:	200c      	movs	r0, #12
  4004da:	47a0      	blx	r4
	gpio_configure_pin(SPI_MOSI_GPIO, SPI_MOSI_FLAGS);
  4004dc:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e0:	200d      	movs	r0, #13
  4004e2:	47a0      	blx	r4
	gpio_configure_pin(SPI_SPCK_GPIO, SPI_SPCK_FLAGS);
  4004e4:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004e8:	200e      	movs	r0, #14
  4004ea:	47a0      	blx	r4
	gpio_configure_pin(SPI_NPCS0_GPIO, SPI_NPCS0_FLAGS);
  4004ec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4004f0:	200b      	movs	r0, #11
  4004f2:	47a0      	blx	r4
  4004f4:	bd38      	pop	{r3, r4, r5, pc}
  4004f6:	bf00      	nop
  4004f8:	400e1450 	.word	0x400e1450
  4004fc:	004009d5 	.word	0x004009d5
  400500:	00400651 	.word	0x00400651
  400504:	28000079 	.word	0x28000079
  400508:	28000059 	.word	0x28000059
  40050c:	400e0e00 	.word	0x400e0e00
  400510:	00400771 	.word	0x00400771
  400514:	00400615 	.word	0x00400615
  400518:	08000001 	.word	0x08000001

0040051c <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  40051c:	6301      	str	r1, [r0, #48]	; 0x30
  40051e:	4770      	bx	lr

00400520 <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  400520:	6341      	str	r1, [r0, #52]	; 0x34
  400522:	4770      	bx	lr

00400524 <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400524:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  400526:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  40052a:	d039      	beq.n	4005a0 <pio_set_peripheral+0x7c>
  40052c:	d813      	bhi.n	400556 <pio_set_peripheral+0x32>
  40052e:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  400532:	d025      	beq.n	400580 <pio_set_peripheral+0x5c>
  400534:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  400538:	d10a      	bne.n	400550 <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  40053a:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40053c:	4313      	orrs	r3, r2
  40053e:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400540:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400542:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400544:	400b      	ands	r3, r1
  400546:	ea23 0302 	bic.w	r3, r3, r2
  40054a:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  40054c:	6042      	str	r2, [r0, #4]
  40054e:	4770      	bx	lr
	switch (ul_type) {
  400550:	2900      	cmp	r1, #0
  400552:	d1fb      	bne.n	40054c <pio_set_peripheral+0x28>
  400554:	4770      	bx	lr
  400556:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  40055a:	d020      	beq.n	40059e <pio_set_peripheral+0x7a>
  40055c:	d809      	bhi.n	400572 <pio_set_peripheral+0x4e>
  40055e:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  400562:	d1f3      	bne.n	40054c <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  400564:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  400566:	4313      	orrs	r3, r2
  400568:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40056a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40056c:	4313      	orrs	r3, r2
  40056e:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  400570:	e7ec      	b.n	40054c <pio_set_peripheral+0x28>
	switch (ul_type) {
  400572:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  400576:	d012      	beq.n	40059e <pio_set_peripheral+0x7a>
  400578:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  40057c:	d00f      	beq.n	40059e <pio_set_peripheral+0x7a>
  40057e:	e7e5      	b.n	40054c <pio_set_peripheral+0x28>
{
  400580:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  400582:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400584:	6f04      	ldr	r4, [r0, #112]	; 0x70
  400586:	43d3      	mvns	r3, r2
  400588:	4021      	ands	r1, r4
  40058a:	461c      	mov	r4, r3
  40058c:	4019      	ands	r1, r3
  40058e:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  400590:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  400592:	6f41      	ldr	r1, [r0, #116]	; 0x74
  400594:	400b      	ands	r3, r1
  400596:	4023      	ands	r3, r4
  400598:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  40059a:	6042      	str	r2, [r0, #4]
}
  40059c:	bc10      	pop	{r4}
  40059e:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  4005a0:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4005a2:	6f01      	ldr	r1, [r0, #112]	; 0x70
  4005a4:	400b      	ands	r3, r1
  4005a6:	ea23 0302 	bic.w	r3, r3, r2
  4005aa:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  4005ac:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  4005ae:	4313      	orrs	r3, r2
  4005b0:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  4005b2:	e7cb      	b.n	40054c <pio_set_peripheral+0x28>

004005b4 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  4005b4:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4005b6:	f012 0f01 	tst.w	r2, #1
		p_pio->PIO_PUER = ul_mask;
  4005ba:	bf14      	ite	ne
  4005bc:	6641      	strne	r1, [r0, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4005be:	6601      	streq	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  4005c0:	f012 0f0a 	tst.w	r2, #10
		p_pio->PIO_IFER = ul_mask;
  4005c4:	bf14      	ite	ne
  4005c6:	6201      	strne	r1, [r0, #32]
		p_pio->PIO_IFDR = ul_mask;
  4005c8:	6241      	streq	r1, [r0, #36]	; 0x24
	if (ul_attribute & PIO_DEGLITCH) {
  4005ca:	f012 0f02 	tst.w	r2, #2
  4005ce:	d107      	bne.n	4005e0 <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4005d0:	f012 0f08 	tst.w	r2, #8
			p_pio->PIO_IFSCER = ul_mask;
  4005d4:	bf18      	it	ne
  4005d6:	f8c0 1084 	strne.w	r1, [r0, #132]	; 0x84
	p_pio->PIO_ODR = ul_mask;
  4005da:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4005dc:	6001      	str	r1, [r0, #0]
  4005de:	4770      	bx	lr
		p_pio->PIO_IFSCDR = ul_mask;
  4005e0:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
  4005e4:	e7f9      	b.n	4005da <pio_set_input+0x26>

004005e6 <pio_set_output>:
{
  4005e6:	b410      	push	{r4}
  4005e8:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4005ea:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4005ec:	b944      	cbnz	r4, 400600 <pio_set_output+0x1a>
		p_pio->PIO_PUDR = ul_mask;
  4005ee:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4005f0:	b143      	cbz	r3, 400604 <pio_set_output+0x1e>
		p_pio->PIO_MDER = ul_mask;
  4005f2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4005f4:	b942      	cbnz	r2, 400608 <pio_set_output+0x22>
		p_pio->PIO_CODR = ul_mask;
  4005f6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4005f8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4005fa:	6001      	str	r1, [r0, #0]
}
  4005fc:	bc10      	pop	{r4}
  4005fe:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  400600:	6641      	str	r1, [r0, #100]	; 0x64
  400602:	e7f5      	b.n	4005f0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  400604:	6541      	str	r1, [r0, #84]	; 0x54
  400606:	e7f5      	b.n	4005f4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  400608:	6301      	str	r1, [r0, #48]	; 0x30
  40060a:	e7f5      	b.n	4005f8 <pio_set_output+0x12>

0040060c <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  40060c:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40060e:	4770      	bx	lr

00400610 <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  400610:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  400612:	4770      	bx	lr

00400614 <pio_set_pin_low>:
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400614:	0943      	lsrs	r3, r0, #5
  400616:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40061a:	f203 7307 	addw	r3, r3, #1799	; 0x707
  40061e:	025b      	lsls	r3, r3, #9
	p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400620:	f000 001f 	and.w	r0, r0, #31
  400624:	2201      	movs	r2, #1
  400626:	fa02 f000 	lsl.w	r0, r2, r0
  40062a:	6358      	str	r0, [r3, #52]	; 0x34
  40062c:	4770      	bx	lr

0040062e <pio_toggle_pin>:
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  40062e:	0943      	lsrs	r3, r0, #5
  400630:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  400634:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400638:	025b      	lsls	r3, r3, #9
	if (p_pio->PIO_ODSR & (1 << (ul_pin & 0x1F))) {
  40063a:	6b99      	ldr	r1, [r3, #56]	; 0x38
  40063c:	f000 021f 	and.w	r2, r0, #31
  400640:	2001      	movs	r0, #1
  400642:	4090      	lsls	r0, r2
  400644:	4201      	tst	r1, r0
		p_pio->PIO_CODR = 1 << (ul_pin & 0x1F);
  400646:	bf14      	ite	ne
  400648:	6358      	strne	r0, [r3, #52]	; 0x34
		p_pio->PIO_SODR = 1 << (ul_pin & 0x1F);
  40064a:	6318      	streq	r0, [r3, #48]	; 0x30
  40064c:	4770      	bx	lr
	...

00400650 <pio_configure_pin>:
{
  400650:	b570      	push	{r4, r5, r6, lr}
  400652:	b082      	sub	sp, #8
  400654:	460d      	mov	r5, r1
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  400656:	0943      	lsrs	r3, r0, #5
  400658:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  40065c:	f203 7307 	addw	r3, r3, #1799	; 0x707
  400660:	025c      	lsls	r4, r3, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  400662:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  400666:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40066a:	d053      	beq.n	400714 <pio_configure_pin+0xc4>
  40066c:	d80a      	bhi.n	400684 <pio_configure_pin+0x34>
  40066e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400672:	d02d      	beq.n	4006d0 <pio_configure_pin+0x80>
  400674:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400678:	d03b      	beq.n	4006f2 <pio_configure_pin+0xa2>
  40067a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40067e:	d015      	beq.n	4006ac <pio_configure_pin+0x5c>
		return 0;
  400680:	2000      	movs	r0, #0
  400682:	e023      	b.n	4006cc <pio_configure_pin+0x7c>
	switch (ul_flags & PIO_TYPE_Msk) {
  400684:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400688:	d055      	beq.n	400736 <pio_configure_pin+0xe6>
  40068a:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40068e:	d052      	beq.n	400736 <pio_configure_pin+0xe6>
  400690:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400694:	d1f4      	bne.n	400680 <pio_configure_pin+0x30>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  400696:	f000 011f 	and.w	r1, r0, #31
  40069a:	2601      	movs	r6, #1
  40069c:	462a      	mov	r2, r5
  40069e:	fa06 f101 	lsl.w	r1, r6, r1
  4006a2:	4620      	mov	r0, r4
  4006a4:	4b2f      	ldr	r3, [pc, #188]	; (400764 <pio_configure_pin+0x114>)
  4006a6:	4798      	blx	r3
	return 1;
  4006a8:	4630      	mov	r0, r6
		break;
  4006aa:	e00f      	b.n	4006cc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  4006ac:	f000 001f 	and.w	r0, r0, #31
  4006b0:	2601      	movs	r6, #1
  4006b2:	4086      	lsls	r6, r0
  4006b4:	4632      	mov	r2, r6
  4006b6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4006ba:	4620      	mov	r0, r4
  4006bc:	4b2a      	ldr	r3, [pc, #168]	; (400768 <pio_configure_pin+0x118>)
  4006be:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006c0:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4006c4:	bf14      	ite	ne
  4006c6:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4006c8:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4006ca:	2001      	movs	r0, #1
}
  4006cc:	b002      	add	sp, #8
  4006ce:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4006d0:	f000 001f 	and.w	r0, r0, #31
  4006d4:	2601      	movs	r6, #1
  4006d6:	4086      	lsls	r6, r0
  4006d8:	4632      	mov	r2, r6
  4006da:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4006de:	4620      	mov	r0, r4
  4006e0:	4b21      	ldr	r3, [pc, #132]	; (400768 <pio_configure_pin+0x118>)
  4006e2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4006e4:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  4006e8:	bf14      	ite	ne
  4006ea:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4006ec:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  4006ee:	2001      	movs	r0, #1
  4006f0:	e7ec      	b.n	4006cc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4006f2:	f000 001f 	and.w	r0, r0, #31
  4006f6:	2601      	movs	r6, #1
  4006f8:	4086      	lsls	r6, r0
  4006fa:	4632      	mov	r2, r6
  4006fc:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400700:	4620      	mov	r0, r4
  400702:	4b19      	ldr	r3, [pc, #100]	; (400768 <pio_configure_pin+0x118>)
  400704:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400706:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40070a:	bf14      	ite	ne
  40070c:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  40070e:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400710:	2001      	movs	r0, #1
  400712:	e7db      	b.n	4006cc <pio_configure_pin+0x7c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  400714:	f000 001f 	and.w	r0, r0, #31
  400718:	2601      	movs	r6, #1
  40071a:	4086      	lsls	r6, r0
  40071c:	4632      	mov	r2, r6
  40071e:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400722:	4620      	mov	r0, r4
  400724:	4b10      	ldr	r3, [pc, #64]	; (400768 <pio_configure_pin+0x118>)
  400726:	4798      	blx	r3
	if (ul_pull_up_enable) {
  400728:	f015 0f01 	tst.w	r5, #1
		p_pio->PIO_PUER = ul_mask;
  40072c:	bf14      	ite	ne
  40072e:	6666      	strne	r6, [r4, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400730:	6626      	streq	r6, [r4, #96]	; 0x60
	return 1;
  400732:	2001      	movs	r0, #1
  400734:	e7ca      	b.n	4006cc <pio_configure_pin+0x7c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400736:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  40073a:	f000 011f 	and.w	r1, r0, #31
  40073e:	2601      	movs	r6, #1
  400740:	ea05 0306 	and.w	r3, r5, r6
  400744:	9300      	str	r3, [sp, #0]
  400746:	f3c5 0380 	ubfx	r3, r5, #2, #1
  40074a:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40074e:	bf14      	ite	ne
  400750:	2200      	movne	r2, #0
  400752:	2201      	moveq	r2, #1
  400754:	fa06 f101 	lsl.w	r1, r6, r1
  400758:	4620      	mov	r0, r4
  40075a:	4c04      	ldr	r4, [pc, #16]	; (40076c <pio_configure_pin+0x11c>)
  40075c:	47a0      	blx	r4
	return 1;
  40075e:	4630      	mov	r0, r6
		break;
  400760:	e7b4      	b.n	4006cc <pio_configure_pin+0x7c>
  400762:	bf00      	nop
  400764:	004005b5 	.word	0x004005b5
  400768:	00400525 	.word	0x00400525
  40076c:	004005e7 	.word	0x004005e7

00400770 <pio_configure_pin_group>:
{
  400770:	b570      	push	{r4, r5, r6, lr}
  400772:	b082      	sub	sp, #8
  400774:	4605      	mov	r5, r0
  400776:	460e      	mov	r6, r1
  400778:	4614      	mov	r4, r2
	switch (ul_flags & PIO_TYPE_Msk) {
  40077a:	f002 43f0 	and.w	r3, r2, #2013265920	; 0x78000000
  40077e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  400782:	d03d      	beq.n	400800 <pio_configure_pin_group+0x90>
  400784:	d80a      	bhi.n	40079c <pio_configure_pin_group+0x2c>
  400786:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40078a:	d021      	beq.n	4007d0 <pio_configure_pin_group+0x60>
  40078c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400790:	d02a      	beq.n	4007e8 <pio_configure_pin_group+0x78>
  400792:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400796:	d00e      	beq.n	4007b6 <pio_configure_pin_group+0x46>
		return 0;
  400798:	2000      	movs	r0, #0
  40079a:	e017      	b.n	4007cc <pio_configure_pin_group+0x5c>
	switch (ul_flags & PIO_TYPE_Msk) {
  40079c:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4007a0:	d03a      	beq.n	400818 <pio_configure_pin_group+0xa8>
  4007a2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4007a6:	d037      	beq.n	400818 <pio_configure_pin_group+0xa8>
  4007a8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4007ac:	d1f4      	bne.n	400798 <pio_configure_pin_group+0x28>
		pio_set_input(p_pio, ul_mask, ul_flags);
  4007ae:	4b23      	ldr	r3, [pc, #140]	; (40083c <pio_configure_pin_group+0xcc>)
  4007b0:	4798      	blx	r3
	return 1;
  4007b2:	2001      	movs	r0, #1
		break;
  4007b4:	e00a      	b.n	4007cc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
  4007b6:	460a      	mov	r2, r1
  4007b8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  4007bc:	4b20      	ldr	r3, [pc, #128]	; (400840 <pio_configure_pin_group+0xd0>)
  4007be:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4007c0:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4007c4:	bf14      	ite	ne
  4007c6:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4007c8:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4007ca:	2001      	movs	r0, #1
}
  4007cc:	b002      	add	sp, #8
  4007ce:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
  4007d0:	460a      	mov	r2, r1
  4007d2:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4007d6:	4b1a      	ldr	r3, [pc, #104]	; (400840 <pio_configure_pin_group+0xd0>)
  4007d8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4007da:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4007de:	bf14      	ite	ne
  4007e0:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4007e2:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4007e4:	2001      	movs	r0, #1
  4007e6:	e7f1      	b.n	4007cc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, ul_mask);
  4007e8:	460a      	mov	r2, r1
  4007ea:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4007ee:	4b14      	ldr	r3, [pc, #80]	; (400840 <pio_configure_pin_group+0xd0>)
  4007f0:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4007f2:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  4007f6:	bf14      	ite	ne
  4007f8:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  4007fa:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  4007fc:	2001      	movs	r0, #1
  4007fe:	e7e5      	b.n	4007cc <pio_configure_pin_group+0x5c>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, ul_mask);
  400800:	460a      	mov	r2, r1
  400802:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  400806:	4b0e      	ldr	r3, [pc, #56]	; (400840 <pio_configure_pin_group+0xd0>)
  400808:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40080a:	f014 0f01 	tst.w	r4, #1
		p_pio->PIO_PUER = ul_mask;
  40080e:	bf14      	ite	ne
  400810:	666e      	strne	r6, [r5, #100]	; 0x64
		p_pio->PIO_PUDR = ul_mask;
  400812:	662e      	streq	r6, [r5, #96]	; 0x60
	return 1;
  400814:	2001      	movs	r0, #1
  400816:	e7d9      	b.n	4007cc <pio_configure_pin_group+0x5c>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  400818:	f004 5260 	and.w	r2, r4, #939524096	; 0x38000000
		pio_set_output(p_pio, ul_mask,
  40081c:	f004 0301 	and.w	r3, r4, #1
  400820:	9300      	str	r3, [sp, #0]
  400822:	f3c4 0380 	ubfx	r3, r4, #2, #1
  400826:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40082a:	bf14      	ite	ne
  40082c:	2200      	movne	r2, #0
  40082e:	2201      	moveq	r2, #1
  400830:	4631      	mov	r1, r6
  400832:	4628      	mov	r0, r5
  400834:	4c03      	ldr	r4, [pc, #12]	; (400844 <pio_configure_pin_group+0xd4>)
  400836:	47a0      	blx	r4
	return 1;
  400838:	2001      	movs	r0, #1
		break;
  40083a:	e7c7      	b.n	4007cc <pio_configure_pin_group+0x5c>
  40083c:	004005b5 	.word	0x004005b5
  400840:	00400525 	.word	0x00400525
  400844:	004005e7 	.word	0x004005e7

00400848 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  400848:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40084c:	4681      	mov	r9, r0
  40084e:	460f      	mov	r7, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400850:	4b12      	ldr	r3, [pc, #72]	; (40089c <pio_handler_process+0x54>)
  400852:	4798      	blx	r3
  400854:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  400856:	4648      	mov	r0, r9
  400858:	4b11      	ldr	r3, [pc, #68]	; (4008a0 <pio_handler_process+0x58>)
  40085a:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  40085c:	4005      	ands	r5, r0
  40085e:	d013      	beq.n	400888 <pio_handler_process+0x40>
  400860:	4c10      	ldr	r4, [pc, #64]	; (4008a4 <pio_handler_process+0x5c>)
  400862:	f104 0660 	add.w	r6, r4, #96	; 0x60
  400866:	e003      	b.n	400870 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  400868:	42b4      	cmp	r4, r6
  40086a:	d00d      	beq.n	400888 <pio_handler_process+0x40>
  40086c:	3410      	adds	r4, #16
		while (status != 0) {
  40086e:	b15d      	cbz	r5, 400888 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  400870:	6820      	ldr	r0, [r4, #0]
  400872:	42b8      	cmp	r0, r7
  400874:	d1f8      	bne.n	400868 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400876:	6861      	ldr	r1, [r4, #4]
  400878:	4229      	tst	r1, r5
  40087a:	d0f5      	beq.n	400868 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40087c:	68e3      	ldr	r3, [r4, #12]
  40087e:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  400880:	6863      	ldr	r3, [r4, #4]
  400882:	ea25 0503 	bic.w	r5, r5, r3
  400886:	e7ef      	b.n	400868 <pio_handler_process+0x20>
		}
	}

	/* Check capture events */
#if (SAM3S || SAM4S || SAM4E)
	if (pio_capture_enable_flag) {
  400888:	4b07      	ldr	r3, [pc, #28]	; (4008a8 <pio_handler_process+0x60>)
  40088a:	681b      	ldr	r3, [r3, #0]
  40088c:	b123      	cbz	r3, 400898 <pio_handler_process+0x50>
		if (pio_capture_handler) {
  40088e:	4b07      	ldr	r3, [pc, #28]	; (4008ac <pio_handler_process+0x64>)
  400890:	681b      	ldr	r3, [r3, #0]
  400892:	b10b      	cbz	r3, 400898 <pio_handler_process+0x50>
			pio_capture_handler(p_pio);
  400894:	4648      	mov	r0, r9
  400896:	4798      	blx	r3
  400898:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40089c:	0040060d 	.word	0x0040060d
  4008a0:	00400611 	.word	0x00400611
  4008a4:	200009ec 	.word	0x200009ec
  4008a8:	20000aa4 	.word	0x20000aa4
  4008ac:	20000a5c 	.word	0x20000a5c

004008b0 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4008b0:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  4008b2:	210b      	movs	r1, #11
  4008b4:	4801      	ldr	r0, [pc, #4]	; (4008bc <PIOA_Handler+0xc>)
  4008b6:	4b02      	ldr	r3, [pc, #8]	; (4008c0 <PIOA_Handler+0x10>)
  4008b8:	4798      	blx	r3
  4008ba:	bd08      	pop	{r3, pc}
  4008bc:	400e0e00 	.word	0x400e0e00
  4008c0:	00400849 	.word	0x00400849

004008c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4008c4:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  4008c6:	210c      	movs	r1, #12
  4008c8:	4801      	ldr	r0, [pc, #4]	; (4008d0 <PIOB_Handler+0xc>)
  4008ca:	4b02      	ldr	r3, [pc, #8]	; (4008d4 <PIOB_Handler+0x10>)
  4008cc:	4798      	blx	r3
  4008ce:	bd08      	pop	{r3, pc}
  4008d0:	400e1000 	.word	0x400e1000
  4008d4:	00400849 	.word	0x00400849

004008d8 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4008d8:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  4008da:	210d      	movs	r1, #13
  4008dc:	4801      	ldr	r0, [pc, #4]	; (4008e4 <PIOC_Handler+0xc>)
  4008de:	4b02      	ldr	r3, [pc, #8]	; (4008e8 <PIOC_Handler+0x10>)
  4008e0:	4798      	blx	r3
  4008e2:	bd08      	pop	{r3, pc}
  4008e4:	400e1200 	.word	0x400e1200
  4008e8:	00400849 	.word	0x00400849

004008ec <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4008ec:	4a17      	ldr	r2, [pc, #92]	; (40094c <pmc_switch_mck_to_pllack+0x60>)
  4008ee:	6b13      	ldr	r3, [r2, #48]	; 0x30
  4008f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  4008f4:	4318      	orrs	r0, r3
  4008f6:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4008f8:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4008fa:	f013 0f08 	tst.w	r3, #8
  4008fe:	d10a      	bne.n	400916 <pmc_switch_mck_to_pllack+0x2a>
  400900:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400904:	4911      	ldr	r1, [pc, #68]	; (40094c <pmc_switch_mck_to_pllack+0x60>)
  400906:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400908:	f012 0f08 	tst.w	r2, #8
  40090c:	d103      	bne.n	400916 <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40090e:	3b01      	subs	r3, #1
  400910:	d1f9      	bne.n	400906 <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  400912:	2001      	movs	r0, #1
  400914:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400916:	4a0d      	ldr	r2, [pc, #52]	; (40094c <pmc_switch_mck_to_pllack+0x60>)
  400918:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40091a:	f023 0303 	bic.w	r3, r3, #3
  40091e:	f043 0302 	orr.w	r3, r3, #2
  400922:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400924:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400926:	f013 0f08 	tst.w	r3, #8
  40092a:	d10a      	bne.n	400942 <pmc_switch_mck_to_pllack+0x56>
  40092c:	f44f 6300 	mov.w	r3, #2048	; 0x800
  400930:	4906      	ldr	r1, [pc, #24]	; (40094c <pmc_switch_mck_to_pllack+0x60>)
  400932:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  400934:	f012 0f08 	tst.w	r2, #8
  400938:	d105      	bne.n	400946 <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40093a:	3b01      	subs	r3, #1
  40093c:	d1f9      	bne.n	400932 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  40093e:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  400940:	4770      	bx	lr
	return 0;
  400942:	2000      	movs	r0, #0
  400944:	4770      	bx	lr
  400946:	2000      	movs	r0, #0
  400948:	4770      	bx	lr
  40094a:	bf00      	nop
  40094c:	400e0400 	.word	0x400e0400

00400950 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400950:	b9c8      	cbnz	r0, 400986 <pmc_switch_mainck_to_xtal+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400952:	4a11      	ldr	r2, [pc, #68]	; (400998 <pmc_switch_mainck_to_xtal+0x48>)
  400954:	6a13      	ldr	r3, [r2, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400956:	0209      	lsls	r1, r1, #8
  400958:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  40095a:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
  40095e:	f023 0303 	bic.w	r3, r3, #3
  400962:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400966:	f043 0301 	orr.w	r3, r3, #1
  40096a:	430b      	orrs	r3, r1
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  40096c:	6213      	str	r3, [r2, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40096e:	6e93      	ldr	r3, [r2, #104]	; 0x68
  400970:	f013 0f01 	tst.w	r3, #1
  400974:	d0fb      	beq.n	40096e <pmc_switch_mainck_to_xtal+0x1e>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400976:	4a08      	ldr	r2, [pc, #32]	; (400998 <pmc_switch_mainck_to_xtal+0x48>)
  400978:	6a13      	ldr	r3, [r2, #32]
  40097a:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
  40097e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400982:	6213      	str	r3, [r2, #32]
  400984:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400986:	4904      	ldr	r1, [pc, #16]	; (400998 <pmc_switch_mainck_to_xtal+0x48>)
  400988:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  40098a:	4a04      	ldr	r2, [pc, #16]	; (40099c <pmc_switch_mainck_to_xtal+0x4c>)
  40098c:	401a      	ands	r2, r3
  40098e:	4b04      	ldr	r3, [pc, #16]	; (4009a0 <pmc_switch_mainck_to_xtal+0x50>)
  400990:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400992:	620b      	str	r3, [r1, #32]
  400994:	4770      	bx	lr
  400996:	bf00      	nop
  400998:	400e0400 	.word	0x400e0400
  40099c:	fec8fffc 	.word	0xfec8fffc
  4009a0:	01370002 	.word	0x01370002

004009a4 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4009a4:	4b02      	ldr	r3, [pc, #8]	; (4009b0 <pmc_osc_is_ready_mainck+0xc>)
  4009a6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4009a8:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  4009ac:	4770      	bx	lr
  4009ae:	bf00      	nop
  4009b0:	400e0400 	.word	0x400e0400

004009b4 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  4009b4:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  4009b8:	4b01      	ldr	r3, [pc, #4]	; (4009c0 <pmc_disable_pllack+0xc>)
  4009ba:	629a      	str	r2, [r3, #40]	; 0x28
  4009bc:	4770      	bx	lr
  4009be:	bf00      	nop
  4009c0:	400e0400 	.word	0x400e0400

004009c4 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4009c4:	4b02      	ldr	r3, [pc, #8]	; (4009d0 <pmc_is_locked_pllack+0xc>)
  4009c6:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4009c8:	f000 0002 	and.w	r0, r0, #2
  4009cc:	4770      	bx	lr
  4009ce:	bf00      	nop
  4009d0:	400e0400 	.word	0x400e0400

004009d4 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  4009d4:	2822      	cmp	r0, #34	; 0x22
  4009d6:	d81e      	bhi.n	400a16 <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  4009d8:	281f      	cmp	r0, #31
  4009da:	d80c      	bhi.n	4009f6 <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  4009dc:	4b11      	ldr	r3, [pc, #68]	; (400a24 <pmc_enable_periph_clk+0x50>)
  4009de:	699a      	ldr	r2, [r3, #24]
  4009e0:	2301      	movs	r3, #1
  4009e2:	4083      	lsls	r3, r0
  4009e4:	4393      	bics	r3, r2
  4009e6:	d018      	beq.n	400a1a <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  4009e8:	2301      	movs	r3, #1
  4009ea:	fa03 f000 	lsl.w	r0, r3, r0
  4009ee:	4b0d      	ldr	r3, [pc, #52]	; (400a24 <pmc_enable_periph_clk+0x50>)
  4009f0:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  4009f2:	2000      	movs	r0, #0
  4009f4:	4770      	bx	lr
		ul_id -= 32;
  4009f6:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  4009f8:	4b0a      	ldr	r3, [pc, #40]	; (400a24 <pmc_enable_periph_clk+0x50>)
  4009fa:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  4009fe:	2301      	movs	r3, #1
  400a00:	4083      	lsls	r3, r0
  400a02:	4393      	bics	r3, r2
  400a04:	d00b      	beq.n	400a1e <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  400a06:	2301      	movs	r3, #1
  400a08:	fa03 f000 	lsl.w	r0, r3, r0
  400a0c:	4b05      	ldr	r3, [pc, #20]	; (400a24 <pmc_enable_periph_clk+0x50>)
  400a0e:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  400a12:	2000      	movs	r0, #0
  400a14:	4770      	bx	lr
		return 1;
  400a16:	2001      	movs	r0, #1
  400a18:	4770      	bx	lr
	return 0;
  400a1a:	2000      	movs	r0, #0
  400a1c:	4770      	bx	lr
  400a1e:	2000      	movs	r0, #0
}
  400a20:	4770      	bx	lr
  400a22:	bf00      	nop
  400a24:	400e0400 	.word	0x400e0400

00400a28 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  400a28:	e7fe      	b.n	400a28 <Dummy_Handler>
	...

00400a2c <Reset_Handler>:
{
  400a2c:	b508      	push	{r3, lr}
	if (pSrc > pDest) {
  400a2e:	4b21      	ldr	r3, [pc, #132]	; (400ab4 <Reset_Handler+0x88>)
  400a30:	4a21      	ldr	r2, [pc, #132]	; (400ab8 <Reset_Handler+0x8c>)
  400a32:	429a      	cmp	r2, r3
  400a34:	d928      	bls.n	400a88 <Reset_Handler+0x5c>
		for (; pDest < &_erelocate;) {
  400a36:	4b21      	ldr	r3, [pc, #132]	; (400abc <Reset_Handler+0x90>)
  400a38:	4a1e      	ldr	r2, [pc, #120]	; (400ab4 <Reset_Handler+0x88>)
  400a3a:	429a      	cmp	r2, r3
  400a3c:	d20c      	bcs.n	400a58 <Reset_Handler+0x2c>
  400a3e:	3b01      	subs	r3, #1
  400a40:	1a9b      	subs	r3, r3, r2
  400a42:	f023 0303 	bic.w	r3, r3, #3
  400a46:	3304      	adds	r3, #4
  400a48:	4413      	add	r3, r2
  400a4a:	491b      	ldr	r1, [pc, #108]	; (400ab8 <Reset_Handler+0x8c>)
			*pDest++ = *pSrc++;
  400a4c:	f851 0b04 	ldr.w	r0, [r1], #4
  400a50:	f842 0b04 	str.w	r0, [r2], #4
		for (; pDest < &_erelocate;) {
  400a54:	429a      	cmp	r2, r3
  400a56:	d1f9      	bne.n	400a4c <Reset_Handler+0x20>

    No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
  400a58:	bf00      	nop
	for (pDest = &_szero; pDest < &_ezero;) {
  400a5a:	4b19      	ldr	r3, [pc, #100]	; (400ac0 <Reset_Handler+0x94>)
  400a5c:	4a19      	ldr	r2, [pc, #100]	; (400ac4 <Reset_Handler+0x98>)
  400a5e:	429a      	cmp	r2, r3
  400a60:	d20a      	bcs.n	400a78 <Reset_Handler+0x4c>
  400a62:	3b01      	subs	r3, #1
  400a64:	1a9b      	subs	r3, r3, r2
  400a66:	f023 0303 	bic.w	r3, r3, #3
  400a6a:	3304      	adds	r3, #4
  400a6c:	4413      	add	r3, r2
		*pDest++ = 0;
  400a6e:	2100      	movs	r1, #0
  400a70:	f842 1b04 	str.w	r1, [r2], #4
	for (pDest = &_szero; pDest < &_ezero;) {
  400a74:	429a      	cmp	r2, r3
  400a76:	d1fb      	bne.n	400a70 <Reset_Handler+0x44>
	SCB->VTOR = ((uint32_t) pSrc);
  400a78:	4b13      	ldr	r3, [pc, #76]	; (400ac8 <Reset_Handler+0x9c>)
  400a7a:	4a14      	ldr	r2, [pc, #80]	; (400acc <Reset_Handler+0xa0>)
  400a7c:	609a      	str	r2, [r3, #8]
	__libc_init_array();
  400a7e:	4b14      	ldr	r3, [pc, #80]	; (400ad0 <Reset_Handler+0xa4>)
  400a80:	4798      	blx	r3
	main();
  400a82:	4b14      	ldr	r3, [pc, #80]	; (400ad4 <Reset_Handler+0xa8>)
  400a84:	4798      	blx	r3
  400a86:	e7fe      	b.n	400a86 <Reset_Handler+0x5a>
	} else if (pSrc < pDest) {
  400a88:	4b0a      	ldr	r3, [pc, #40]	; (400ab4 <Reset_Handler+0x88>)
  400a8a:	4a0b      	ldr	r2, [pc, #44]	; (400ab8 <Reset_Handler+0x8c>)
  400a8c:	429a      	cmp	r2, r3
  400a8e:	d2e3      	bcs.n	400a58 <Reset_Handler+0x2c>
		uint32_t nb_bytes = (uint32_t)&_erelocate - (uint32_t)&_srelocate;
  400a90:	4b0a      	ldr	r3, [pc, #40]	; (400abc <Reset_Handler+0x90>)
  400a92:	4808      	ldr	r0, [pc, #32]	; (400ab4 <Reset_Handler+0x88>)
  400a94:	1a18      	subs	r0, r3, r0
		pSrc = (uint32_t*)((uint32_t)pSrc + nb_bytes) - 1;
  400a96:	4611      	mov	r1, r2
  400a98:	3a04      	subs	r2, #4
  400a9a:	4402      	add	r2, r0
		for (;nb_bytes;nb_bytes -= 4) {
  400a9c:	2800      	cmp	r0, #0
  400a9e:	d0db      	beq.n	400a58 <Reset_Handler+0x2c>
  400aa0:	f1c1 0104 	rsb	r1, r1, #4
			*pDest-- = *pSrc--;
  400aa4:	f852 0904 	ldr.w	r0, [r2], #-4
  400aa8:	f843 0d04 	str.w	r0, [r3, #-4]!
		for (;nb_bytes;nb_bytes -= 4) {
  400aac:	42ca      	cmn	r2, r1
  400aae:	d1f9      	bne.n	400aa4 <Reset_Handler+0x78>
  400ab0:	e7d2      	b.n	400a58 <Reset_Handler+0x2c>
  400ab2:	bf00      	nop
  400ab4:	20000000 	.word	0x20000000
  400ab8:	004068e4 	.word	0x004068e4
  400abc:	200009d0 	.word	0x200009d0
  400ac0:	20000ad0 	.word	0x20000ad0
  400ac4:	200009d0 	.word	0x200009d0
  400ac8:	e000ed00 	.word	0xe000ed00
  400acc:	00400000 	.word	0x00400000
  400ad0:	00401111 	.word	0x00401111
  400ad4:	0040103d 	.word	0x0040103d

00400ad8 <SystemCoreClockUpdate>:
 * \brief Get Core Clock Frequency.
 */
void SystemCoreClockUpdate( void )
{
	/* Determine clock frequency according to clock register values */
	switch ( PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk ) {
  400ad8:	4b3c      	ldr	r3, [pc, #240]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400ada:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400adc:	f003 0303 	and.w	r3, r3, #3
  400ae0:	2b03      	cmp	r3, #3
  400ae2:	d80e      	bhi.n	400b02 <SystemCoreClockUpdate+0x2a>
  400ae4:	e8df f003 	tbb	[pc, r3]
  400ae8:	38381c02 	.word	0x38381c02
	case PMC_MCKR_CSS_SLOW_CLK: /* Slow clock */
			if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL ) {
  400aec:	4b38      	ldr	r3, [pc, #224]	; (400bd0 <SystemCoreClockUpdate+0xf8>)
  400aee:	695b      	ldr	r3, [r3, #20]
  400af0:	f013 0f80 	tst.w	r3, #128	; 0x80
				SystemCoreClock = CHIP_FREQ_XTAL_32K;
  400af4:	bf14      	ite	ne
  400af6:	f44f 4200 	movne.w	r2, #32768	; 0x8000
			} else {
				SystemCoreClock = CHIP_FREQ_SLCK_RC;
  400afa:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  400afe:	4b35      	ldr	r3, [pc, #212]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b00:	601a      	str	r2, [r3, #0]
		
	default:
		break;
	}

	if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 ) {
  400b02:	4b32      	ldr	r3, [pc, #200]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b04:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b06:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b0a:	2b70      	cmp	r3, #112	; 0x70
  400b0c:	d055      	beq.n	400bba <SystemCoreClockUpdate+0xe2>
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>=
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b0e:	4b2f      	ldr	r3, [pc, #188]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b10:	6b1a      	ldr	r2, [r3, #48]	; 0x30
		SystemCoreClock >>=
  400b12:	4930      	ldr	r1, [pc, #192]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
			((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  400b14:	f3c2 1202 	ubfx	r2, r2, #4, #3
		SystemCoreClock >>=
  400b18:	680b      	ldr	r3, [r1, #0]
  400b1a:	40d3      	lsrs	r3, r2
  400b1c:	600b      	str	r3, [r1, #0]
  400b1e:	4770      	bx	lr
		if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400b20:	4b2a      	ldr	r3, [pc, #168]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b22:	6a1b      	ldr	r3, [r3, #32]
  400b24:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b28:	d003      	beq.n	400b32 <SystemCoreClockUpdate+0x5a>
			SystemCoreClock = CHIP_FREQ_XTAL;
  400b2a:	4a2b      	ldr	r2, [pc, #172]	; (400bd8 <SystemCoreClockUpdate+0x100>)
  400b2c:	4b29      	ldr	r3, [pc, #164]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b2e:	601a      	str	r2, [r3, #0]
  400b30:	e7e7      	b.n	400b02 <SystemCoreClockUpdate+0x2a>
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b32:	4a2a      	ldr	r2, [pc, #168]	; (400bdc <SystemCoreClockUpdate+0x104>)
  400b34:	4b27      	ldr	r3, [pc, #156]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b36:	601a      	str	r2, [r3, #0]
			switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400b38:	4b24      	ldr	r3, [pc, #144]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b3a:	6a1b      	ldr	r3, [r3, #32]
  400b3c:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400b40:	2b10      	cmp	r3, #16
  400b42:	d005      	beq.n	400b50 <SystemCoreClockUpdate+0x78>
  400b44:	2b20      	cmp	r3, #32
  400b46:	d1dc      	bne.n	400b02 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400b48:	4a23      	ldr	r2, [pc, #140]	; (400bd8 <SystemCoreClockUpdate+0x100>)
  400b4a:	4b22      	ldr	r3, [pc, #136]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b4c:	601a      	str	r2, [r3, #0]
			break;
  400b4e:	e7d8      	b.n	400b02 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400b50:	4a23      	ldr	r2, [pc, #140]	; (400be0 <SystemCoreClockUpdate+0x108>)
  400b52:	4b20      	ldr	r3, [pc, #128]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b54:	601a      	str	r2, [r3, #0]
			break;
  400b56:	e7d4      	b.n	400b02 <SystemCoreClockUpdate+0x2a>
			if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL ) {
  400b58:	4b1c      	ldr	r3, [pc, #112]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b5a:	6a1b      	ldr	r3, [r3, #32]
  400b5c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  400b60:	d018      	beq.n	400b94 <SystemCoreClockUpdate+0xbc>
				SystemCoreClock = CHIP_FREQ_XTAL;
  400b62:	4a1d      	ldr	r2, [pc, #116]	; (400bd8 <SystemCoreClockUpdate+0x100>)
  400b64:	4b1b      	ldr	r3, [pc, #108]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b66:	601a      	str	r2, [r3, #0]
			if ( (uint32_t)(PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) ==
  400b68:	4b18      	ldr	r3, [pc, #96]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b6a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b6c:	f003 0303 	and.w	r3, r3, #3
  400b70:	2b02      	cmp	r3, #2
				SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk)
  400b72:	4a16      	ldr	r2, [pc, #88]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b74:	bf07      	ittee	eq
  400b76:	6a91      	ldreq	r1, [r2, #40]	; 0x28
				SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk)
  400b78:	6a92      	ldreq	r2, [r2, #40]	; 0x28
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b7a:	6ad1      	ldrne	r1, [r2, #44]	; 0x2c
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b7c:	6ad2      	ldrne	r2, [r2, #44]	; 0x2c
  400b7e:	4815      	ldr	r0, [pc, #84]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
						>> CKGR_PLLBR_MULB_Pos) + 1U);
  400b80:	f3c1 410a 	ubfx	r1, r1, #16, #11
				SystemCoreClock *= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_MULB_Msk)
  400b84:	6803      	ldr	r3, [r0, #0]
  400b86:	fb01 3303 	mla	r3, r1, r3, r3
						>> CKGR_PLLBR_DIVB_Pos));
  400b8a:	b2d2      	uxtb	r2, r2
				SystemCoreClock /= ((((PMC->CKGR_PLLBR) & CKGR_PLLBR_DIVB_Msk)
  400b8c:	fbb3 f3f2 	udiv	r3, r3, r2
  400b90:	6003      	str	r3, [r0, #0]
  400b92:	e7b6      	b.n	400b02 <SystemCoreClockUpdate+0x2a>
				SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  400b94:	4a11      	ldr	r2, [pc, #68]	; (400bdc <SystemCoreClockUpdate+0x104>)
  400b96:	4b0f      	ldr	r3, [pc, #60]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400b98:	601a      	str	r2, [r3, #0]
				switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk ) {
  400b9a:	4b0c      	ldr	r3, [pc, #48]	; (400bcc <SystemCoreClockUpdate+0xf4>)
  400b9c:	6a1b      	ldr	r3, [r3, #32]
  400b9e:	f003 0370 	and.w	r3, r3, #112	; 0x70
  400ba2:	2b10      	cmp	r3, #16
  400ba4:	d005      	beq.n	400bb2 <SystemCoreClockUpdate+0xda>
  400ba6:	2b20      	cmp	r3, #32
  400ba8:	d1de      	bne.n	400b68 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_12MHZ;
  400baa:	4a0b      	ldr	r2, [pc, #44]	; (400bd8 <SystemCoreClockUpdate+0x100>)
  400bac:	4b09      	ldr	r3, [pc, #36]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400bae:	601a      	str	r2, [r3, #0]
					break;
  400bb0:	e7da      	b.n	400b68 <SystemCoreClockUpdate+0x90>
					SystemCoreClock = CHIP_FREQ_MAINCK_RC_8MHZ;
  400bb2:	4a0b      	ldr	r2, [pc, #44]	; (400be0 <SystemCoreClockUpdate+0x108>)
  400bb4:	4b07      	ldr	r3, [pc, #28]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400bb6:	601a      	str	r2, [r3, #0]
					break;
  400bb8:	e7d6      	b.n	400b68 <SystemCoreClockUpdate+0x90>
		SystemCoreClock /= 3U;
  400bba:	4a06      	ldr	r2, [pc, #24]	; (400bd4 <SystemCoreClockUpdate+0xfc>)
  400bbc:	6813      	ldr	r3, [r2, #0]
  400bbe:	4909      	ldr	r1, [pc, #36]	; (400be4 <SystemCoreClockUpdate+0x10c>)
  400bc0:	fba1 1303 	umull	r1, r3, r1, r3
  400bc4:	085b      	lsrs	r3, r3, #1
  400bc6:	6013      	str	r3, [r2, #0]
  400bc8:	4770      	bx	lr
  400bca:	bf00      	nop
  400bcc:	400e0400 	.word	0x400e0400
  400bd0:	400e1410 	.word	0x400e1410
  400bd4:	20000000 	.word	0x20000000
  400bd8:	00b71b00 	.word	0x00b71b00
  400bdc:	003d0900 	.word	0x003d0900
  400be0:	007a1200 	.word	0x007a1200
  400be4:	aaaaaaab 	.word	0xaaaaaaab

00400be8 <system_init_flash>:
				}
			}
		}
	}
#else
	if ( ul_clk < CHIP_FREQ_FWS_0 ) {
  400be8:	4b1a      	ldr	r3, [pc, #104]	; (400c54 <system_init_flash+0x6c>)
  400bea:	4298      	cmp	r0, r3
  400bec:	d914      	bls.n	400c18 <system_init_flash+0x30>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
	} else {
		if ( ul_clk < CHIP_FREQ_FWS_1 ) {
  400bee:	4b1a      	ldr	r3, [pc, #104]	; (400c58 <system_init_flash+0x70>)
  400bf0:	4298      	cmp	r0, r3
  400bf2:	d919      	bls.n	400c28 <system_init_flash+0x40>
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
		} else {
			if ( ul_clk < CHIP_FREQ_FWS_2 ) {
  400bf4:	4b19      	ldr	r3, [pc, #100]	; (400c5c <system_init_flash+0x74>)
  400bf6:	4298      	cmp	r0, r3
  400bf8:	d91d      	bls.n	400c36 <system_init_flash+0x4e>
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
			} else {
				if ( ul_clk < CHIP_FREQ_FWS_3 ) {
  400bfa:	4b19      	ldr	r3, [pc, #100]	; (400c60 <system_init_flash+0x78>)
  400bfc:	4298      	cmp	r0, r3
  400bfe:	d921      	bls.n	400c44 <system_init_flash+0x5c>
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
				} else {
					if ( ul_clk < CHIP_FREQ_FWS_4 ) {
  400c00:	4b18      	ldr	r3, [pc, #96]	; (400c64 <system_init_flash+0x7c>)
  400c02:	4298      	cmp	r0, r3
						EFC0->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  400c04:	bf94      	ite	ls
  400c06:	f04f 2304 	movls.w	r3, #67109888	; 0x4000400
						EFC1->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
					} else {
						EFC0->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400c0a:	4b17      	ldrhi	r3, [pc, #92]	; (400c68 <system_init_flash+0x80>)
  400c0c:	4a17      	ldr	r2, [pc, #92]	; (400c6c <system_init_flash+0x84>)
  400c0e:	6013      	str	r3, [r2, #0]
						EFC1->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  400c10:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c14:	6013      	str	r3, [r2, #0]
  400c16:	4770      	bx	lr
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c18:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
  400c1c:	4a13      	ldr	r2, [pc, #76]	; (400c6c <system_init_flash+0x84>)
  400c1e:	6013      	str	r3, [r2, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  400c20:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c24:	6013      	str	r3, [r2, #0]
  400c26:	4770      	bx	lr
			EFC0->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c28:	4b11      	ldr	r3, [pc, #68]	; (400c70 <system_init_flash+0x88>)
  400c2a:	4a10      	ldr	r2, [pc, #64]	; (400c6c <system_init_flash+0x84>)
  400c2c:	6013      	str	r3, [r2, #0]
			EFC1->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  400c2e:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c32:	6013      	str	r3, [r2, #0]
  400c34:	4770      	bx	lr
				EFC0->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c36:	4b0f      	ldr	r3, [pc, #60]	; (400c74 <system_init_flash+0x8c>)
  400c38:	4a0c      	ldr	r2, [pc, #48]	; (400c6c <system_init_flash+0x84>)
  400c3a:	6013      	str	r3, [r2, #0]
				EFC1->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  400c3c:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c40:	6013      	str	r3, [r2, #0]
  400c42:	4770      	bx	lr
					EFC0->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c44:	4b0c      	ldr	r3, [pc, #48]	; (400c78 <system_init_flash+0x90>)
  400c46:	4a09      	ldr	r2, [pc, #36]	; (400c6c <system_init_flash+0x84>)
  400c48:	6013      	str	r3, [r2, #0]
					EFC1->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  400c4a:	f502 7200 	add.w	r2, r2, #512	; 0x200
  400c4e:	6013      	str	r3, [r2, #0]
  400c50:	4770      	bx	lr
  400c52:	bf00      	nop
  400c54:	01312cff 	.word	0x01312cff
  400c58:	026259ff 	.word	0x026259ff
  400c5c:	039386ff 	.word	0x039386ff
  400c60:	04c4b3ff 	.word	0x04c4b3ff
  400c64:	05f5e0ff 	.word	0x05f5e0ff
  400c68:	04000500 	.word	0x04000500
  400c6c:	400e0a00 	.word	0x400e0a00
  400c70:	04000100 	.word	0x04000100
  400c74:	04000200 	.word	0x04000200
  400c78:	04000300 	.word	0x04000300

00400c7c <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  400c7c:	4b0a      	ldr	r3, [pc, #40]	; (400ca8 <_sbrk+0x2c>)
  400c7e:	681b      	ldr	r3, [r3, #0]
  400c80:	b153      	cbz	r3, 400c98 <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  400c82:	4b09      	ldr	r3, [pc, #36]	; (400ca8 <_sbrk+0x2c>)
  400c84:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  400c86:	181a      	adds	r2, r3, r0
  400c88:	4908      	ldr	r1, [pc, #32]	; (400cac <_sbrk+0x30>)
  400c8a:	4291      	cmp	r1, r2
  400c8c:	db08      	blt.n	400ca0 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  400c8e:	4610      	mov	r0, r2
  400c90:	4a05      	ldr	r2, [pc, #20]	; (400ca8 <_sbrk+0x2c>)
  400c92:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  400c94:	4618      	mov	r0, r3
  400c96:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  400c98:	4a05      	ldr	r2, [pc, #20]	; (400cb0 <_sbrk+0x34>)
  400c9a:	4b03      	ldr	r3, [pc, #12]	; (400ca8 <_sbrk+0x2c>)
  400c9c:	601a      	str	r2, [r3, #0]
  400c9e:	e7f0      	b.n	400c82 <_sbrk+0x6>
		return (caddr_t) -1;	
  400ca0:	f04f 30ff 	mov.w	r0, #4294967295
}
  400ca4:	4770      	bx	lr
  400ca6:	bf00      	nop
  400ca8:	20000a60 	.word	0x20000a60
  400cac:	20027ffc 	.word	0x20027ffc
  400cb0:	20003ad0 	.word	0x20003ad0

00400cb4 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  400cb4:	f04f 30ff 	mov.w	r0, #4294967295
  400cb8:	4770      	bx	lr

00400cba <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  400cba:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  400cbe:	604b      	str	r3, [r1, #4]

	return 0;
}
  400cc0:	2000      	movs	r0, #0
  400cc2:	4770      	bx	lr

00400cc4 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  400cc4:	2001      	movs	r0, #1
  400cc6:	4770      	bx	lr

00400cc8 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  400cc8:	2000      	movs	r0, #0
  400cca:	4770      	bx	lr

00400ccc <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  400ccc:	b5f0      	push	{r4, r5, r6, r7, lr}
  400cce:	b083      	sub	sp, #12
  400cd0:	4605      	mov	r5, r0
  400cd2:	460c      	mov	r4, r1
	uint32_t val = 0;
  400cd4:	2300      	movs	r3, #0
  400cd6:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  400cd8:	4b18      	ldr	r3, [pc, #96]	; (400d3c <usart_serial_getchar+0x70>)
  400cda:	4298      	cmp	r0, r3
  400cdc:	d00a      	beq.n	400cf4 <usart_serial_getchar+0x28>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  400cde:	4b18      	ldr	r3, [pc, #96]	; (400d40 <usart_serial_getchar+0x74>)
  400ce0:	4298      	cmp	r0, r3
  400ce2:	d00f      	beq.n	400d04 <usart_serial_getchar+0x38>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  400ce4:	4b17      	ldr	r3, [pc, #92]	; (400d44 <usart_serial_getchar+0x78>)
  400ce6:	4298      	cmp	r0, r3
  400ce8:	d014      	beq.n	400d14 <usart_serial_getchar+0x48>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400cea:	4b17      	ldr	r3, [pc, #92]	; (400d48 <usart_serial_getchar+0x7c>)
  400cec:	429d      	cmp	r5, r3
  400cee:	d01b      	beq.n	400d28 <usart_serial_getchar+0x5c>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400cf0:	b003      	add	sp, #12
  400cf2:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  400cf4:	461f      	mov	r7, r3
  400cf6:	4e15      	ldr	r6, [pc, #84]	; (400d4c <usart_serial_getchar+0x80>)
  400cf8:	4621      	mov	r1, r4
  400cfa:	4638      	mov	r0, r7
  400cfc:	47b0      	blx	r6
  400cfe:	2800      	cmp	r0, #0
  400d00:	d1fa      	bne.n	400cf8 <usart_serial_getchar+0x2c>
  400d02:	e7f2      	b.n	400cea <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  400d04:	461e      	mov	r6, r3
  400d06:	4d11      	ldr	r5, [pc, #68]	; (400d4c <usart_serial_getchar+0x80>)
  400d08:	4621      	mov	r1, r4
  400d0a:	4630      	mov	r0, r6
  400d0c:	47a8      	blx	r5
  400d0e:	2800      	cmp	r0, #0
  400d10:	d1fa      	bne.n	400d08 <usart_serial_getchar+0x3c>
  400d12:	e7ed      	b.n	400cf0 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400d14:	461e      	mov	r6, r3
  400d16:	4d0e      	ldr	r5, [pc, #56]	; (400d50 <usart_serial_getchar+0x84>)
  400d18:	a901      	add	r1, sp, #4
  400d1a:	4630      	mov	r0, r6
  400d1c:	47a8      	blx	r5
  400d1e:	2800      	cmp	r0, #0
  400d20:	d1fa      	bne.n	400d18 <usart_serial_getchar+0x4c>
		*data = (uint8_t)(val & 0xFF);
  400d22:	9b01      	ldr	r3, [sp, #4]
  400d24:	7023      	strb	r3, [r4, #0]
  400d26:	e7e3      	b.n	400cf0 <usart_serial_getchar+0x24>
		while (usart_read(p_usart, &val));
  400d28:	461e      	mov	r6, r3
  400d2a:	4d09      	ldr	r5, [pc, #36]	; (400d50 <usart_serial_getchar+0x84>)
  400d2c:	a901      	add	r1, sp, #4
  400d2e:	4630      	mov	r0, r6
  400d30:	47a8      	blx	r5
  400d32:	2800      	cmp	r0, #0
  400d34:	d1fa      	bne.n	400d2c <usart_serial_getchar+0x60>
		*data = (uint8_t)(val & 0xFF);
  400d36:	9b01      	ldr	r3, [sp, #4]
  400d38:	7023      	strb	r3, [r4, #0]
}
  400d3a:	e7d9      	b.n	400cf0 <usart_serial_getchar+0x24>
  400d3c:	400e0600 	.word	0x400e0600
  400d40:	400e0800 	.word	0x400e0800
  400d44:	40024000 	.word	0x40024000
  400d48:	40028000 	.word	0x40028000
  400d4c:	00400363 	.word	0x00400363
  400d50:	004002b5 	.word	0x004002b5

00400d54 <usart_serial_putchar>:
{
  400d54:	b570      	push	{r4, r5, r6, lr}
  400d56:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  400d58:	4b18      	ldr	r3, [pc, #96]	; (400dbc <usart_serial_putchar+0x68>)
  400d5a:	4298      	cmp	r0, r3
  400d5c:	d00a      	beq.n	400d74 <usart_serial_putchar+0x20>
	if (UART1 == (Uart*)p_usart) {
  400d5e:	4b18      	ldr	r3, [pc, #96]	; (400dc0 <usart_serial_putchar+0x6c>)
  400d60:	4298      	cmp	r0, r3
  400d62:	d010      	beq.n	400d86 <usart_serial_putchar+0x32>
	if (USART0 == p_usart) {
  400d64:	4b17      	ldr	r3, [pc, #92]	; (400dc4 <usart_serial_putchar+0x70>)
  400d66:	4298      	cmp	r0, r3
  400d68:	d016      	beq.n	400d98 <usart_serial_putchar+0x44>
	if (USART1 == p_usart) {
  400d6a:	4b17      	ldr	r3, [pc, #92]	; (400dc8 <usart_serial_putchar+0x74>)
  400d6c:	4298      	cmp	r0, r3
  400d6e:	d01c      	beq.n	400daa <usart_serial_putchar+0x56>
	return 0;
  400d70:	2000      	movs	r0, #0
}
  400d72:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400d74:	461e      	mov	r6, r3
  400d76:	4d15      	ldr	r5, [pc, #84]	; (400dcc <usart_serial_putchar+0x78>)
  400d78:	4621      	mov	r1, r4
  400d7a:	4630      	mov	r0, r6
  400d7c:	47a8      	blx	r5
  400d7e:	2800      	cmp	r0, #0
  400d80:	d1fa      	bne.n	400d78 <usart_serial_putchar+0x24>
		return 1;
  400d82:	2001      	movs	r0, #1
  400d84:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  400d86:	461e      	mov	r6, r3
  400d88:	4d10      	ldr	r5, [pc, #64]	; (400dcc <usart_serial_putchar+0x78>)
  400d8a:	4621      	mov	r1, r4
  400d8c:	4630      	mov	r0, r6
  400d8e:	47a8      	blx	r5
  400d90:	2800      	cmp	r0, #0
  400d92:	d1fa      	bne.n	400d8a <usart_serial_putchar+0x36>
		return 1;
  400d94:	2001      	movs	r0, #1
  400d96:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400d98:	461e      	mov	r6, r3
  400d9a:	4d0d      	ldr	r5, [pc, #52]	; (400dd0 <usart_serial_putchar+0x7c>)
  400d9c:	4621      	mov	r1, r4
  400d9e:	4630      	mov	r0, r6
  400da0:	47a8      	blx	r5
  400da2:	2800      	cmp	r0, #0
  400da4:	d1fa      	bne.n	400d9c <usart_serial_putchar+0x48>
		return 1;
  400da6:	2001      	movs	r0, #1
  400da8:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  400daa:	461e      	mov	r6, r3
  400dac:	4d08      	ldr	r5, [pc, #32]	; (400dd0 <usart_serial_putchar+0x7c>)
  400dae:	4621      	mov	r1, r4
  400db0:	4630      	mov	r0, r6
  400db2:	47a8      	blx	r5
  400db4:	2800      	cmp	r0, #0
  400db6:	d1fa      	bne.n	400dae <usart_serial_putchar+0x5a>
		return 1;
  400db8:	2001      	movs	r0, #1
  400dba:	bd70      	pop	{r4, r5, r6, pc}
  400dbc:	400e0600 	.word	0x400e0600
  400dc0:	400e0800 	.word	0x400e0800
  400dc4:	40024000 	.word	0x40024000
  400dc8:	40028000 	.word	0x40028000
  400dcc:	00400353 	.word	0x00400353
  400dd0:	004002a1 	.word	0x004002a1

00400dd4 <inicializacao_UART>:
uint32_t	escuro = TEMPO_MAX_ESCURO;
uint32_t	luz_min = 50;	//Luz minima em %
uint32_t	duty_cycle = INIT_DUTY_VALUE;
uint32_t	max_aceso = 10;	//Tempo maximo com a luz acesa

void inicializacao_UART (){
  400dd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  400dd8:	b084      	sub	sp, #16
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400dda:	f8df 808c 	ldr.w	r8, [pc, #140]	; 400e68 <inicializacao_UART+0x94>
  400dde:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400de2:	4c16      	ldr	r4, [pc, #88]	; (400e3c <inicializacao_UART+0x68>)
  400de4:	6823      	ldr	r3, [r4, #0]
  400de6:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400de8:	68a3      	ldr	r3, [r4, #8]
  400dea:	9303      	str	r3, [sp, #12]
  400dec:	2008      	movs	r0, #8
  400dee:	4f14      	ldr	r7, [pc, #80]	; (400e40 <inicializacao_UART+0x6c>)
  400df0:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400df2:	4d14      	ldr	r5, [pc, #80]	; (400e44 <inicializacao_UART+0x70>)
  400df4:	a901      	add	r1, sp, #4
  400df6:	4628      	mov	r0, r5
  400df8:	4e13      	ldr	r6, [pc, #76]	; (400e48 <inicializacao_UART+0x74>)
  400dfa:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  400dfc:	4b13      	ldr	r3, [pc, #76]	; (400e4c <inicializacao_UART+0x78>)
  400dfe:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  400e00:	4a13      	ldr	r2, [pc, #76]	; (400e50 <inicializacao_UART+0x7c>)
  400e02:	4b14      	ldr	r3, [pc, #80]	; (400e54 <inicializacao_UART+0x80>)
  400e04:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  400e06:	4a14      	ldr	r2, [pc, #80]	; (400e58 <inicializacao_UART+0x84>)
  400e08:	4b14      	ldr	r3, [pc, #80]	; (400e5c <inicializacao_UART+0x88>)
  400e0a:	601a      	str	r2, [r3, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  400e0c:	f8cd 8004 	str.w	r8, [sp, #4]
	uart_settings.ul_baudrate = opt->baudrate;
  400e10:	6823      	ldr	r3, [r4, #0]
  400e12:	9302      	str	r3, [sp, #8]
	uart_settings.ul_mode = opt->paritytype;
  400e14:	68a3      	ldr	r3, [r4, #8]
  400e16:	9303      	str	r3, [sp, #12]
  400e18:	2008      	movs	r0, #8
  400e1a:	47b8      	blx	r7
		uart_init((Uart*)p_usart, &uart_settings);
  400e1c:	a901      	add	r1, sp, #4
  400e1e:	4628      	mov	r0, r5
  400e20:	47b0      	blx	r6
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  400e22:	4d0f      	ldr	r5, [pc, #60]	; (400e60 <inicializacao_UART+0x8c>)
  400e24:	682b      	ldr	r3, [r5, #0]
  400e26:	2100      	movs	r1, #0
  400e28:	6898      	ldr	r0, [r3, #8]
  400e2a:	4c0e      	ldr	r4, [pc, #56]	; (400e64 <inicializacao_UART+0x90>)
  400e2c:	47a0      	blx	r4
	setbuf(stdin, NULL);
  400e2e:	682b      	ldr	r3, [r5, #0]
  400e30:	2100      	movs	r1, #0
  400e32:	6858      	ldr	r0, [r3, #4]
  400e34:	47a0      	blx	r4
		.paritytype = CONF_UART_PARITY,
		.stopbits = CONF_UART_STOP_BITS
	};
	usart_serial_init(CONF_UART, &usart_options);
	stdio_serial_init((Usart *)CONF_UART, &usart_options);
}
  400e36:	b004      	add	sp, #16
  400e38:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  400e3c:	20000014 	.word	0x20000014
  400e40:	004009d5 	.word	0x004009d5
  400e44:	400e0600 	.word	0x400e0600
  400e48:	0040031d 	.word	0x0040031d
  400e4c:	20000aa0 	.word	0x20000aa0
  400e50:	00400d55 	.word	0x00400d55
  400e54:	20000a9c 	.word	0x20000a9c
  400e58:	00400ccd 	.word	0x00400ccd
  400e5c:	20000a98 	.word	0x20000a98
  400e60:	20000024 	.word	0x20000024
  400e64:	004012a9 	.word	0x004012a9
  400e68:	07270e00 	.word	0x07270e00

00400e6c <TC0_Handler>:
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
	tc_start(TC, CHANNEL);
}

void TC_Handler(void)
{
  400e6c:	b508      	push	{r3, lr}
	tc_get_status(TC,CHANNEL);
  400e6e:	2100      	movs	r1, #0
  400e70:	4804      	ldr	r0, [pc, #16]	; (400e84 <TC0_Handler+0x18>)
  400e72:	4b05      	ldr	r3, [pc, #20]	; (400e88 <TC0_Handler+0x1c>)
  400e74:	4798      	blx	r3
	LED_Toggle(LED0_GPIO);
  400e76:	2013      	movs	r0, #19
  400e78:	4b04      	ldr	r3, [pc, #16]	; (400e8c <TC0_Handler+0x20>)
  400e7a:	4798      	blx	r3
	adc_start(ADC);
  400e7c:	4804      	ldr	r0, [pc, #16]	; (400e90 <TC0_Handler+0x24>)
  400e7e:	4b05      	ldr	r3, [pc, #20]	; (400e94 <TC0_Handler+0x28>)
  400e80:	4798      	blx	r3
  400e82:	bd08      	pop	{r3, pc}
  400e84:	40010000 	.word	0x40010000
  400e88:	00400229 	.word	0x00400229
  400e8c:	0040062f 	.word	0x0040062f
  400e90:	40038000 	.word	0x40038000
  400e94:	004001d3 	.word	0x004001d3

00400e98 <ADC_Handler>:
		//duty_cycle = INIT_DUTY_VALUE;
	//PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTYUPD = duty_cycle;
}

void ADC_Handler(void)
{
  400e98:	b530      	push	{r4, r5, lr}
  400e9a:	b085      	sub	sp, #20
	uint16_t result;

	if ((adc_get_status(ADC) & ADC_ISR_DRDY) == ADC_ISR_DRDY)
  400e9c:	4826      	ldr	r0, [pc, #152]	; (400f38 <ADC_Handler+0xa0>)
  400e9e:	4b27      	ldr	r3, [pc, #156]	; (400f3c <ADC_Handler+0xa4>)
  400ea0:	4798      	blx	r3
  400ea2:	f010 7f80 	tst.w	r0, #16777216	; 0x1000000
  400ea6:	d101      	bne.n	400eac <ADC_Handler+0x14>
		else if (escuro <= 0)
			pio_clear(PIOA, PINO_LED_VERDE);
		else
			pio_set(PIOA, PINO_LED_VERDE);
	}
}
  400ea8:	b005      	add	sp, #20
  400eaa:	bd30      	pop	{r4, r5, pc}
		result = adc_get_channel_value(ADC, ADC_CHANNEL_LDR);
  400eac:	2105      	movs	r1, #5
  400eae:	4822      	ldr	r0, [pc, #136]	; (400f38 <ADC_Handler+0xa0>)
  400eb0:	4b23      	ldr	r3, [pc, #140]	; (400f40 <ADC_Handler+0xa8>)
  400eb2:	4798      	blx	r3
  400eb4:	b284      	uxth	r4, r0
		sprintf (buffer, "%d", result);
  400eb6:	4622      	mov	r2, r4
  400eb8:	4922      	ldr	r1, [pc, #136]	; (400f44 <ADC_Handler+0xac>)
  400eba:	a801      	add	r0, sp, #4
  400ebc:	4b22      	ldr	r3, [pc, #136]	; (400f48 <ADC_Handler+0xb0>)
  400ebe:	4798      	blx	r3
		puts(buffer);
  400ec0:	a801      	add	r0, sp, #4
  400ec2:	4d22      	ldr	r5, [pc, #136]	; (400f4c <ADC_Handler+0xb4>)
  400ec4:	47a8      	blx	r5
		puts("\r");
  400ec6:	4822      	ldr	r0, [pc, #136]	; (400f50 <ADC_Handler+0xb8>)
  400ec8:	47a8      	blx	r5
		if (result <= (4095*luz_min/100))
  400eca:	4b22      	ldr	r3, [pc, #136]	; (400f54 <ADC_Handler+0xbc>)
  400ecc:	681b      	ldr	r3, [r3, #0]
  400ece:	ebc3 3303 	rsb	r3, r3, r3, lsl #12
  400ed2:	4a21      	ldr	r2, [pc, #132]	; (400f58 <ADC_Handler+0xc0>)
  400ed4:	fba2 2303 	umull	r2, r3, r2, r3
  400ed8:	ebb4 1f53 	cmp.w	r4, r3, lsr #5
  400edc:	d81b      	bhi.n	400f16 <ADC_Handler+0x7e>
			escuro--;
  400ede:	4a1f      	ldr	r2, [pc, #124]	; (400f5c <ADC_Handler+0xc4>)
  400ee0:	6813      	ldr	r3, [r2, #0]
  400ee2:	3b01      	subs	r3, #1
  400ee4:	6013      	str	r3, [r2, #0]
		sprintf (buffer, "%d", escuro);
  400ee6:	4c1d      	ldr	r4, [pc, #116]	; (400f5c <ADC_Handler+0xc4>)
  400ee8:	6822      	ldr	r2, [r4, #0]
  400eea:	4916      	ldr	r1, [pc, #88]	; (400f44 <ADC_Handler+0xac>)
  400eec:	a801      	add	r0, sp, #4
  400eee:	4b16      	ldr	r3, [pc, #88]	; (400f48 <ADC_Handler+0xb0>)
  400ef0:	4798      	blx	r3
		puts(buffer);
  400ef2:	a801      	add	r0, sp, #4
  400ef4:	4d15      	ldr	r5, [pc, #84]	; (400f4c <ADC_Handler+0xb4>)
  400ef6:	47a8      	blx	r5
		puts("\r");
  400ef8:	4815      	ldr	r0, [pc, #84]	; (400f50 <ADC_Handler+0xb8>)
  400efa:	47a8      	blx	r5
		if (escuro <= -max_aceso)
  400efc:	6822      	ldr	r2, [r4, #0]
  400efe:	4b18      	ldr	r3, [pc, #96]	; (400f60 <ADC_Handler+0xc8>)
  400f00:	681b      	ldr	r3, [r3, #0]
  400f02:	425b      	negs	r3, r3
  400f04:	4293      	cmp	r3, r2
  400f06:	d20b      	bcs.n	400f20 <ADC_Handler+0x88>
		else if (escuro <= 0)
  400f08:	b982      	cbnz	r2, 400f2c <ADC_Handler+0x94>
			pio_clear(PIOA, PINO_LED_VERDE);
  400f0a:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f0e:	4815      	ldr	r0, [pc, #84]	; (400f64 <ADC_Handler+0xcc>)
  400f10:	4b15      	ldr	r3, [pc, #84]	; (400f68 <ADC_Handler+0xd0>)
  400f12:	4798      	blx	r3
  400f14:	e7c8      	b.n	400ea8 <ADC_Handler+0x10>
			escuro = escuro_max;
  400f16:	4b15      	ldr	r3, [pc, #84]	; (400f6c <ADC_Handler+0xd4>)
  400f18:	681a      	ldr	r2, [r3, #0]
  400f1a:	4b10      	ldr	r3, [pc, #64]	; (400f5c <ADC_Handler+0xc4>)
  400f1c:	601a      	str	r2, [r3, #0]
  400f1e:	e7e2      	b.n	400ee6 <ADC_Handler+0x4e>
			pio_set(PIOA, PINO_LED_VERDE);
  400f20:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f24:	480f      	ldr	r0, [pc, #60]	; (400f64 <ADC_Handler+0xcc>)
  400f26:	4b12      	ldr	r3, [pc, #72]	; (400f70 <ADC_Handler+0xd8>)
  400f28:	4798      	blx	r3
  400f2a:	e7bd      	b.n	400ea8 <ADC_Handler+0x10>
			pio_set(PIOA, PINO_LED_VERDE);
  400f2c:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  400f30:	480c      	ldr	r0, [pc, #48]	; (400f64 <ADC_Handler+0xcc>)
  400f32:	4b0f      	ldr	r3, [pc, #60]	; (400f70 <ADC_Handler+0xd8>)
  400f34:	4798      	blx	r3
}
  400f36:	e7b7      	b.n	400ea8 <ADC_Handler+0x10>
  400f38:	40038000 	.word	0x40038000
  400f3c:	004001f5 	.word	0x004001f5
  400f40:	004001e3 	.word	0x004001e3
  400f44:	00406624 	.word	0x00406624
  400f48:	00401449 	.word	0x00401449
  400f4c:	00401299 	.word	0x00401299
  400f50:	00406628 	.word	0x00406628
  400f54:	2000000c 	.word	0x2000000c
  400f58:	51eb851f 	.word	0x51eb851f
  400f5c:	20000004 	.word	0x20000004
  400f60:	20000010 	.word	0x20000010
  400f64:	400e0e00 	.word	0x400e0e00
  400f68:	00400521 	.word	0x00400521
  400f6c:	20000008 	.word	0x20000008
  400f70:	0040051d 	.word	0x0040051d

00400f74 <configure_adc>:
	sprintf(buffer,"Tempo: %i\tLuz: %i\%\n\r", escuro, luz_min);
	puts(buffer);
}

void configure_adc(void)
{
  400f74:	b538      	push	{r3, r4, r5, lr}
	/* Enable peripheral clock. */
	pmc_enable_periph_clk(ID_ADC);
  400f76:	201d      	movs	r0, #29
  400f78:	4b14      	ldr	r3, [pc, #80]	; (400fcc <configure_adc+0x58>)
  400f7a:	4798      	blx	r3
	
	adc_init(ADC, sysclk_get_cpu_hz(), 6400000, STARTUP_TIME);
  400f7c:	4c14      	ldr	r4, [pc, #80]	; (400fd0 <configure_adc+0x5c>)
  400f7e:	f44f 2380 	mov.w	r3, #262144	; 0x40000
  400f82:	4a14      	ldr	r2, [pc, #80]	; (400fd4 <configure_adc+0x60>)
  400f84:	4914      	ldr	r1, [pc, #80]	; (400fd8 <configure_adc+0x64>)
  400f86:	4620      	mov	r0, r4
  400f88:	4d14      	ldr	r5, [pc, #80]	; (400fdc <configure_adc+0x68>)
  400f8a:	47a8      	blx	r5
	adc_configure_timing(ADC, TRACKING_TIME	, ADC_SETTLING_TIME_3, TRANSFER_PERIOD);
  400f8c:	2302      	movs	r3, #2
  400f8e:	f44f 1240 	mov.w	r2, #3145728	; 0x300000
  400f92:	210f      	movs	r1, #15
  400f94:	4620      	mov	r0, r4
  400f96:	4d12      	ldr	r5, [pc, #72]	; (400fe0 <configure_adc+0x6c>)
  400f98:	47a8      	blx	r5
	adc_configure_trigger(ADC, ADC_TRIG_SW, 0);
  400f9a:	2200      	movs	r2, #0
  400f9c:	4611      	mov	r1, r2
  400f9e:	4620      	mov	r0, r4
  400fa0:	4b10      	ldr	r3, [pc, #64]	; (400fe4 <configure_adc+0x70>)
  400fa2:	4798      	blx	r3
	adc_enable_channel(ADC, ADC_CHANNEL_LDR);
  400fa4:	2105      	movs	r1, #5
  400fa6:	4620      	mov	r0, r4
  400fa8:	4d0f      	ldr	r5, [pc, #60]	; (400fe8 <configure_adc+0x74>)
  400faa:	47a8      	blx	r5
	adc_enable_channel(ADC, ADC_CHANNEL_UMIDADE);
  400fac:	2100      	movs	r1, #0
  400fae:	4620      	mov	r0, r4
  400fb0:	47a8      	blx	r5
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  400fb2:	4b0e      	ldr	r3, [pc, #56]	; (400fec <configure_adc+0x78>)
  400fb4:	2250      	movs	r2, #80	; 0x50
  400fb6:	f883 231d 	strb.w	r2, [r3, #797]	; 0x31d
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  400fba:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400fbe:	601a      	str	r2, [r3, #0]
	NVIC_SetPriority(ADC_IRQn, 5);
	NVIC_EnableIRQ(ADC_IRQn);
	adc_enable_interrupt(ADC, ADC_IER_DRDY);
  400fc0:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  400fc4:	4620      	mov	r0, r4
  400fc6:	4b0a      	ldr	r3, [pc, #40]	; (400ff0 <configure_adc+0x7c>)
  400fc8:	4798      	blx	r3
  400fca:	bd38      	pop	{r3, r4, r5, pc}
  400fcc:	004009d5 	.word	0x004009d5
  400fd0:	40038000 	.word	0x40038000
  400fd4:	0061a800 	.word	0x0061a800
  400fd8:	07270e00 	.word	0x07270e00
  400fdc:	00400175 	.word	0x00400175
  400fe0:	004001b7 	.word	0x004001b7
  400fe4:	004001a9 	.word	0x004001a9
  400fe8:	004001d9 	.word	0x004001d9
  400fec:	e000e100 	.word	0xe000e100
  400ff0:	004001f1 	.word	0x004001f1

00400ff4 <configure_pwm>:
}

void configure_pwm(void)
{
	// disable the PIO (peripheral controls the pin)
	PIO_BOMBA->PIO_PDR = PIN_BOMBA;
  400ff4:	4b0f      	ldr	r3, [pc, #60]	; (401034 <configure_pwm+0x40>)
  400ff6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  400ffa:	605a      	str	r2, [r3, #4]
	// select alternate function B (PWML0) for pin PA19
	PIO_BOMBA->PIO_ABCDSR[0] |= PIN_BOMBA_ABCDSR;
  400ffc:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400ffe:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  401002:	671a      	str	r2, [r3, #112]	; 0x70
	PIO_BOMBA->PIO_ABCDSR[1] &= ~PIN_BOMBA_ABCDSR;
  401004:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401006:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  40100a:	675a      	str	r2, [r3, #116]	; 0x74
	// Enable the PWM peripheral from the Power Manger
	PMC->PMC_PCER0 = (1 << ID_PWM);
  40100c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
  401010:	f5a3 6320 	sub.w	r3, r3, #2560	; 0xa00
  401014:	611a      	str	r2, [r3, #16]
	// Select the Clock to run at the MCK (4MHz)
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CMR = PWM_CMR_CPRE_MCK;
  401016:	4b08      	ldr	r3, [pc, #32]	; (401038 <configure_pwm+0x44>)
  401018:	2200      	movs	r2, #0
  40101a:	f8c3 2240 	str.w	r2, [r3, #576]	; 0x240
	// select the period 10msec
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CPRD = PERIOD_VALUE;// freq em khz
  40101e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
  401022:	f8c3 224c 	str.w	r2, [r3, #588]	; 0x24c
	// select the duty cycle
	PWM->PWM_CH_NUM[PWM_CHANNEL_BOMBA].PWM_CDTY = INIT_DUTY_VALUE;
  401026:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
  40102a:	f8c3 2244 	str.w	r2, [r3, #580]	; 0x244
	// enable the channel
	PWM->PWM_ENA = PWM_CHANNEL_BOMBA_EN;
  40102e:	2204      	movs	r2, #4
  401030:	605a      	str	r2, [r3, #4]
  401032:	4770      	bx	lr
  401034:	400e0e00 	.word	0x400e0e00
  401038:	40020000 	.word	0x40020000

0040103c <main>:
}

int main (void)
{
  40103c:	b500      	push	{lr}
  40103e:	b085      	sub	sp, #20
	sysclk_init();
  401040:	4b23      	ldr	r3, [pc, #140]	; (4010d0 <main+0x94>)
  401042:	4798      	blx	r3
	board_init();
  401044:	4b23      	ldr	r3, [pc, #140]	; (4010d4 <main+0x98>)
  401046:	4798      	blx	r3
	inicializacao_UART();
  401048:	4b23      	ldr	r3, [pc, #140]	; (4010d8 <main+0x9c>)
  40104a:	4798      	blx	r3
	configure_adc();
  40104c:	4b23      	ldr	r3, [pc, #140]	; (4010dc <main+0xa0>)
  40104e:	4798      	blx	r3
	configure_pwm();
  401050:	4b23      	ldr	r3, [pc, #140]	; (4010e0 <main+0xa4>)
  401052:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC);
  401054:	2017      	movs	r0, #23
  401056:	4b23      	ldr	r3, [pc, #140]	; (4010e4 <main+0xa8>)
  401058:	4798      	blx	r3
	tc_find_mck_divisor( freq_desejada, ul_sysclk, &ul_div, &ul_tcclks,	BOARD_MCK);
  40105a:	4d23      	ldr	r5, [pc, #140]	; (4010e8 <main+0xac>)
  40105c:	9500      	str	r5, [sp, #0]
  40105e:	ab03      	add	r3, sp, #12
  401060:	aa02      	add	r2, sp, #8
  401062:	4629      	mov	r1, r5
  401064:	2001      	movs	r0, #1
  401066:	4c21      	ldr	r4, [pc, #132]	; (4010ec <main+0xb0>)
  401068:	47a0      	blx	r4
	tc_init(TC, CHANNEL, ul_tcclks | TC_CMR_CPCTRG);
  40106a:	4c21      	ldr	r4, [pc, #132]	; (4010f0 <main+0xb4>)
  40106c:	9a03      	ldr	r2, [sp, #12]
  40106e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
  401072:	2100      	movs	r1, #0
  401074:	4620      	mov	r0, r4
  401076:	4b1f      	ldr	r3, [pc, #124]	; (4010f4 <main+0xb8>)
  401078:	4798      	blx	r3
	tc_write_rc(TC, CHANNEL, counts);
  40107a:	9a02      	ldr	r2, [sp, #8]
  40107c:	fbb5 f2f2 	udiv	r2, r5, r2
  401080:	2100      	movs	r1, #0
  401082:	4620      	mov	r0, r4
  401084:	4b1c      	ldr	r3, [pc, #112]	; (4010f8 <main+0xbc>)
  401086:	4798      	blx	r3
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  401088:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <main+0xc0>)
  40108a:	f44f 0200 	mov.w	r2, #8388608	; 0x800000
  40108e:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
  401092:	2140      	movs	r1, #64	; 0x40
  401094:	f883 1317 	strb.w	r1, [r3, #791]	; 0x317
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  401098:	601a      	str	r2, [r3, #0]
	tc_enable_interrupt(TC,	CHANNEL, TC_IER_CPCS);
  40109a:	2210      	movs	r2, #16
  40109c:	2100      	movs	r1, #0
  40109e:	4620      	mov	r0, r4
  4010a0:	4b17      	ldr	r3, [pc, #92]	; (401100 <main+0xc4>)
  4010a2:	4798      	blx	r3
	tc_start(TC, CHANNEL);
  4010a4:	2100      	movs	r1, #0
  4010a6:	4620      	mov	r0, r4
  4010a8:	4b16      	ldr	r3, [pc, #88]	; (401104 <main+0xc8>)
  4010aa:	4798      	blx	r3
	tc_config(1);
	
	pio_set_output(PIOA, PINO_LED_AZUL, HIGH, DISABLE, ENABLE);
  4010ac:	4e16      	ldr	r6, [pc, #88]	; (401108 <main+0xcc>)
  4010ae:	2401      	movs	r4, #1
  4010b0:	9400      	str	r4, [sp, #0]
  4010b2:	2300      	movs	r3, #0
  4010b4:	4622      	mov	r2, r4
  4010b6:	f44f 2100 	mov.w	r1, #524288	; 0x80000
  4010ba:	4630      	mov	r0, r6
  4010bc:	4d13      	ldr	r5, [pc, #76]	; (40110c <main+0xd0>)
  4010be:	47a8      	blx	r5
	pio_set_output(PIOA, PINO_LED_VERDE, HIGH, DISABLE, ENABLE);
  4010c0:	9400      	str	r4, [sp, #0]
  4010c2:	2300      	movs	r3, #0
  4010c4:	4622      	mov	r2, r4
  4010c6:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  4010ca:	4630      	mov	r0, r6
  4010cc:	47a8      	blx	r5
  4010ce:	e7fe      	b.n	4010ce <main+0x92>
  4010d0:	00400375 	.word	0x00400375
  4010d4:	004003d9 	.word	0x004003d9
  4010d8:	00400dd5 	.word	0x00400dd5
  4010dc:	00400f75 	.word	0x00400f75
  4010e0:	00400ff5 	.word	0x00400ff5
  4010e4:	004009d5 	.word	0x004009d5
  4010e8:	07270e00 	.word	0x07270e00
  4010ec:	00400231 	.word	0x00400231
  4010f0:	40010000 	.word	0x40010000
  4010f4:	004001f9 	.word	0x004001f9
  4010f8:	00400219 	.word	0x00400219
  4010fc:	e000e100 	.word	0xe000e100
  401100:	00400221 	.word	0x00400221
  401104:	00400211 	.word	0x00400211
  401108:	400e0e00 	.word	0x400e0e00
  40110c:	004005e7 	.word	0x004005e7

00401110 <__libc_init_array>:
  401110:	b570      	push	{r4, r5, r6, lr}
  401112:	4e0f      	ldr	r6, [pc, #60]	; (401150 <__libc_init_array+0x40>)
  401114:	4d0f      	ldr	r5, [pc, #60]	; (401154 <__libc_init_array+0x44>)
  401116:	1b76      	subs	r6, r6, r5
  401118:	10b6      	asrs	r6, r6, #2
  40111a:	bf18      	it	ne
  40111c:	2400      	movne	r4, #0
  40111e:	d005      	beq.n	40112c <__libc_init_array+0x1c>
  401120:	3401      	adds	r4, #1
  401122:	f855 3b04 	ldr.w	r3, [r5], #4
  401126:	4798      	blx	r3
  401128:	42a6      	cmp	r6, r4
  40112a:	d1f9      	bne.n	401120 <__libc_init_array+0x10>
  40112c:	4e0a      	ldr	r6, [pc, #40]	; (401158 <__libc_init_array+0x48>)
  40112e:	4d0b      	ldr	r5, [pc, #44]	; (40115c <__libc_init_array+0x4c>)
  401130:	1b76      	subs	r6, r6, r5
  401132:	f005 fbc1 	bl	4068b8 <_init>
  401136:	10b6      	asrs	r6, r6, #2
  401138:	bf18      	it	ne
  40113a:	2400      	movne	r4, #0
  40113c:	d006      	beq.n	40114c <__libc_init_array+0x3c>
  40113e:	3401      	adds	r4, #1
  401140:	f855 3b04 	ldr.w	r3, [r5], #4
  401144:	4798      	blx	r3
  401146:	42a6      	cmp	r6, r4
  401148:	d1f9      	bne.n	40113e <__libc_init_array+0x2e>
  40114a:	bd70      	pop	{r4, r5, r6, pc}
  40114c:	bd70      	pop	{r4, r5, r6, pc}
  40114e:	bf00      	nop
  401150:	004068c4 	.word	0x004068c4
  401154:	004068c4 	.word	0x004068c4
  401158:	004068cc 	.word	0x004068cc
  40115c:	004068c4 	.word	0x004068c4

00401160 <memset>:
  401160:	b470      	push	{r4, r5, r6}
  401162:	0786      	lsls	r6, r0, #30
  401164:	d046      	beq.n	4011f4 <memset+0x94>
  401166:	1e54      	subs	r4, r2, #1
  401168:	2a00      	cmp	r2, #0
  40116a:	d041      	beq.n	4011f0 <memset+0x90>
  40116c:	b2ca      	uxtb	r2, r1
  40116e:	4603      	mov	r3, r0
  401170:	e002      	b.n	401178 <memset+0x18>
  401172:	f114 34ff 	adds.w	r4, r4, #4294967295
  401176:	d33b      	bcc.n	4011f0 <memset+0x90>
  401178:	f803 2b01 	strb.w	r2, [r3], #1
  40117c:	079d      	lsls	r5, r3, #30
  40117e:	d1f8      	bne.n	401172 <memset+0x12>
  401180:	2c03      	cmp	r4, #3
  401182:	d92e      	bls.n	4011e2 <memset+0x82>
  401184:	b2cd      	uxtb	r5, r1
  401186:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  40118a:	2c0f      	cmp	r4, #15
  40118c:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  401190:	d919      	bls.n	4011c6 <memset+0x66>
  401192:	f103 0210 	add.w	r2, r3, #16
  401196:	4626      	mov	r6, r4
  401198:	3e10      	subs	r6, #16
  40119a:	2e0f      	cmp	r6, #15
  40119c:	f842 5c10 	str.w	r5, [r2, #-16]
  4011a0:	f842 5c0c 	str.w	r5, [r2, #-12]
  4011a4:	f842 5c08 	str.w	r5, [r2, #-8]
  4011a8:	f842 5c04 	str.w	r5, [r2, #-4]
  4011ac:	f102 0210 	add.w	r2, r2, #16
  4011b0:	d8f2      	bhi.n	401198 <memset+0x38>
  4011b2:	f1a4 0210 	sub.w	r2, r4, #16
  4011b6:	f022 020f 	bic.w	r2, r2, #15
  4011ba:	f004 040f 	and.w	r4, r4, #15
  4011be:	3210      	adds	r2, #16
  4011c0:	2c03      	cmp	r4, #3
  4011c2:	4413      	add	r3, r2
  4011c4:	d90d      	bls.n	4011e2 <memset+0x82>
  4011c6:	461e      	mov	r6, r3
  4011c8:	4622      	mov	r2, r4
  4011ca:	3a04      	subs	r2, #4
  4011cc:	2a03      	cmp	r2, #3
  4011ce:	f846 5b04 	str.w	r5, [r6], #4
  4011d2:	d8fa      	bhi.n	4011ca <memset+0x6a>
  4011d4:	1f22      	subs	r2, r4, #4
  4011d6:	f022 0203 	bic.w	r2, r2, #3
  4011da:	3204      	adds	r2, #4
  4011dc:	4413      	add	r3, r2
  4011de:	f004 0403 	and.w	r4, r4, #3
  4011e2:	b12c      	cbz	r4, 4011f0 <memset+0x90>
  4011e4:	b2c9      	uxtb	r1, r1
  4011e6:	441c      	add	r4, r3
  4011e8:	f803 1b01 	strb.w	r1, [r3], #1
  4011ec:	429c      	cmp	r4, r3
  4011ee:	d1fb      	bne.n	4011e8 <memset+0x88>
  4011f0:	bc70      	pop	{r4, r5, r6}
  4011f2:	4770      	bx	lr
  4011f4:	4614      	mov	r4, r2
  4011f6:	4603      	mov	r3, r0
  4011f8:	e7c2      	b.n	401180 <memset+0x20>
  4011fa:	bf00      	nop

004011fc <_puts_r>:
  4011fc:	b5f0      	push	{r4, r5, r6, r7, lr}
  4011fe:	4605      	mov	r5, r0
  401200:	b089      	sub	sp, #36	; 0x24
  401202:	4608      	mov	r0, r1
  401204:	460c      	mov	r4, r1
  401206:	f000 f95b 	bl	4014c0 <strlen>
  40120a:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40120c:	4f21      	ldr	r7, [pc, #132]	; (401294 <_puts_r+0x98>)
  40120e:	9404      	str	r4, [sp, #16]
  401210:	2601      	movs	r6, #1
  401212:	1c44      	adds	r4, r0, #1
  401214:	a904      	add	r1, sp, #16
  401216:	2202      	movs	r2, #2
  401218:	9403      	str	r4, [sp, #12]
  40121a:	9005      	str	r0, [sp, #20]
  40121c:	68ac      	ldr	r4, [r5, #8]
  40121e:	9706      	str	r7, [sp, #24]
  401220:	9607      	str	r6, [sp, #28]
  401222:	9101      	str	r1, [sp, #4]
  401224:	9202      	str	r2, [sp, #8]
  401226:	b353      	cbz	r3, 40127e <_puts_r+0x82>
  401228:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40122a:	f013 0f01 	tst.w	r3, #1
  40122e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401232:	b29a      	uxth	r2, r3
  401234:	d101      	bne.n	40123a <_puts_r+0x3e>
  401236:	0590      	lsls	r0, r2, #22
  401238:	d525      	bpl.n	401286 <_puts_r+0x8a>
  40123a:	0491      	lsls	r1, r2, #18
  40123c:	d406      	bmi.n	40124c <_puts_r+0x50>
  40123e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  401240:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  401244:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
  401248:	81a3      	strh	r3, [r4, #12]
  40124a:	6662      	str	r2, [r4, #100]	; 0x64
  40124c:	4628      	mov	r0, r5
  40124e:	aa01      	add	r2, sp, #4
  401250:	4621      	mov	r1, r4
  401252:	f002 fe83 	bl	403f5c <__sfvwrite_r>
  401256:	6e63      	ldr	r3, [r4, #100]	; 0x64
  401258:	2800      	cmp	r0, #0
  40125a:	bf0c      	ite	eq
  40125c:	250a      	moveq	r5, #10
  40125e:	f04f 35ff 	movne.w	r5, #4294967295
  401262:	07da      	lsls	r2, r3, #31
  401264:	d402      	bmi.n	40126c <_puts_r+0x70>
  401266:	89a3      	ldrh	r3, [r4, #12]
  401268:	059b      	lsls	r3, r3, #22
  40126a:	d502      	bpl.n	401272 <_puts_r+0x76>
  40126c:	4628      	mov	r0, r5
  40126e:	b009      	add	sp, #36	; 0x24
  401270:	bdf0      	pop	{r4, r5, r6, r7, pc}
  401272:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401274:	f003 f828 	bl	4042c8 <__retarget_lock_release_recursive>
  401278:	4628      	mov	r0, r5
  40127a:	b009      	add	sp, #36	; 0x24
  40127c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40127e:	4628      	mov	r0, r5
  401280:	f002 fce4 	bl	403c4c <__sinit>
  401284:	e7d0      	b.n	401228 <_puts_r+0x2c>
  401286:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401288:	f003 f81c 	bl	4042c4 <__retarget_lock_acquire_recursive>
  40128c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  401290:	b29a      	uxth	r2, r3
  401292:	e7d2      	b.n	40123a <_puts_r+0x3e>
  401294:	00406630 	.word	0x00406630

00401298 <puts>:
  401298:	4b02      	ldr	r3, [pc, #8]	; (4012a4 <puts+0xc>)
  40129a:	4601      	mov	r1, r0
  40129c:	6818      	ldr	r0, [r3, #0]
  40129e:	f7ff bfad 	b.w	4011fc <_puts_r>
  4012a2:	bf00      	nop
  4012a4:	20000024 	.word	0x20000024

004012a8 <setbuf>:
  4012a8:	2900      	cmp	r1, #0
  4012aa:	bf0c      	ite	eq
  4012ac:	2202      	moveq	r2, #2
  4012ae:	2200      	movne	r2, #0
  4012b0:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4012b4:	f000 b800 	b.w	4012b8 <setvbuf>

004012b8 <setvbuf>:
  4012b8:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  4012bc:	4c61      	ldr	r4, [pc, #388]	; (401444 <setvbuf+0x18c>)
  4012be:	6825      	ldr	r5, [r4, #0]
  4012c0:	b083      	sub	sp, #12
  4012c2:	4604      	mov	r4, r0
  4012c4:	460f      	mov	r7, r1
  4012c6:	4690      	mov	r8, r2
  4012c8:	461e      	mov	r6, r3
  4012ca:	b115      	cbz	r5, 4012d2 <setvbuf+0x1a>
  4012cc:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d064      	beq.n	40139c <setvbuf+0xe4>
  4012d2:	f1b8 0f02 	cmp.w	r8, #2
  4012d6:	d006      	beq.n	4012e6 <setvbuf+0x2e>
  4012d8:	f1b8 0f01 	cmp.w	r8, #1
  4012dc:	f200 809f 	bhi.w	40141e <setvbuf+0x166>
  4012e0:	2e00      	cmp	r6, #0
  4012e2:	f2c0 809c 	blt.w	40141e <setvbuf+0x166>
  4012e6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  4012e8:	07d8      	lsls	r0, r3, #31
  4012ea:	d534      	bpl.n	401356 <setvbuf+0x9e>
  4012ec:	4621      	mov	r1, r4
  4012ee:	4628      	mov	r0, r5
  4012f0:	f002 fc54 	bl	403b9c <_fflush_r>
  4012f4:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4012f6:	b141      	cbz	r1, 40130a <setvbuf+0x52>
  4012f8:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4012fc:	4299      	cmp	r1, r3
  4012fe:	d002      	beq.n	401306 <setvbuf+0x4e>
  401300:	4628      	mov	r0, r5
  401302:	f002 fd45 	bl	403d90 <_free_r>
  401306:	2300      	movs	r3, #0
  401308:	6323      	str	r3, [r4, #48]	; 0x30
  40130a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40130e:	2200      	movs	r2, #0
  401310:	61a2      	str	r2, [r4, #24]
  401312:	6062      	str	r2, [r4, #4]
  401314:	061a      	lsls	r2, r3, #24
  401316:	d43a      	bmi.n	40138e <setvbuf+0xd6>
  401318:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40131c:	f023 0303 	bic.w	r3, r3, #3
  401320:	f1b8 0f02 	cmp.w	r8, #2
  401324:	81a3      	strh	r3, [r4, #12]
  401326:	d01d      	beq.n	401364 <setvbuf+0xac>
  401328:	ab01      	add	r3, sp, #4
  40132a:	466a      	mov	r2, sp
  40132c:	4621      	mov	r1, r4
  40132e:	4628      	mov	r0, r5
  401330:	f002 ffcc 	bl	4042cc <__swhatbuf_r>
  401334:	89a3      	ldrh	r3, [r4, #12]
  401336:	4318      	orrs	r0, r3
  401338:	81a0      	strh	r0, [r4, #12]
  40133a:	2e00      	cmp	r6, #0
  40133c:	d132      	bne.n	4013a4 <setvbuf+0xec>
  40133e:	9e00      	ldr	r6, [sp, #0]
  401340:	4630      	mov	r0, r6
  401342:	f003 f83b 	bl	4043bc <malloc>
  401346:	4607      	mov	r7, r0
  401348:	2800      	cmp	r0, #0
  40134a:	d06b      	beq.n	401424 <setvbuf+0x16c>
  40134c:	89a3      	ldrh	r3, [r4, #12]
  40134e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  401352:	81a3      	strh	r3, [r4, #12]
  401354:	e028      	b.n	4013a8 <setvbuf+0xf0>
  401356:	89a3      	ldrh	r3, [r4, #12]
  401358:	0599      	lsls	r1, r3, #22
  40135a:	d4c7      	bmi.n	4012ec <setvbuf+0x34>
  40135c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40135e:	f002 ffb1 	bl	4042c4 <__retarget_lock_acquire_recursive>
  401362:	e7c3      	b.n	4012ec <setvbuf+0x34>
  401364:	2500      	movs	r5, #0
  401366:	6e61      	ldr	r1, [r4, #100]	; 0x64
  401368:	2600      	movs	r6, #0
  40136a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40136e:	f043 0302 	orr.w	r3, r3, #2
  401372:	2001      	movs	r0, #1
  401374:	60a6      	str	r6, [r4, #8]
  401376:	07ce      	lsls	r6, r1, #31
  401378:	81a3      	strh	r3, [r4, #12]
  40137a:	6022      	str	r2, [r4, #0]
  40137c:	6122      	str	r2, [r4, #16]
  40137e:	6160      	str	r0, [r4, #20]
  401380:	d401      	bmi.n	401386 <setvbuf+0xce>
  401382:	0598      	lsls	r0, r3, #22
  401384:	d53e      	bpl.n	401404 <setvbuf+0x14c>
  401386:	4628      	mov	r0, r5
  401388:	b003      	add	sp, #12
  40138a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  40138e:	6921      	ldr	r1, [r4, #16]
  401390:	4628      	mov	r0, r5
  401392:	f002 fcfd 	bl	403d90 <_free_r>
  401396:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40139a:	e7bd      	b.n	401318 <setvbuf+0x60>
  40139c:	4628      	mov	r0, r5
  40139e:	f002 fc55 	bl	403c4c <__sinit>
  4013a2:	e796      	b.n	4012d2 <setvbuf+0x1a>
  4013a4:	2f00      	cmp	r7, #0
  4013a6:	d0cb      	beq.n	401340 <setvbuf+0x88>
  4013a8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4013aa:	2b00      	cmp	r3, #0
  4013ac:	d033      	beq.n	401416 <setvbuf+0x15e>
  4013ae:	9b00      	ldr	r3, [sp, #0]
  4013b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4013b4:	6027      	str	r7, [r4, #0]
  4013b6:	429e      	cmp	r6, r3
  4013b8:	bf1c      	itt	ne
  4013ba:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  4013be:	81a2      	strhne	r2, [r4, #12]
  4013c0:	f1b8 0f01 	cmp.w	r8, #1
  4013c4:	bf04      	itt	eq
  4013c6:	f042 0201 	orreq.w	r2, r2, #1
  4013ca:	81a2      	strheq	r2, [r4, #12]
  4013cc:	b292      	uxth	r2, r2
  4013ce:	f012 0308 	ands.w	r3, r2, #8
  4013d2:	6127      	str	r7, [r4, #16]
  4013d4:	6166      	str	r6, [r4, #20]
  4013d6:	d00e      	beq.n	4013f6 <setvbuf+0x13e>
  4013d8:	07d1      	lsls	r1, r2, #31
  4013da:	d51a      	bpl.n	401412 <setvbuf+0x15a>
  4013dc:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4013de:	4276      	negs	r6, r6
  4013e0:	2300      	movs	r3, #0
  4013e2:	f015 0501 	ands.w	r5, r5, #1
  4013e6:	61a6      	str	r6, [r4, #24]
  4013e8:	60a3      	str	r3, [r4, #8]
  4013ea:	d009      	beq.n	401400 <setvbuf+0x148>
  4013ec:	2500      	movs	r5, #0
  4013ee:	4628      	mov	r0, r5
  4013f0:	b003      	add	sp, #12
  4013f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4013f6:	60a3      	str	r3, [r4, #8]
  4013f8:	6e65      	ldr	r5, [r4, #100]	; 0x64
  4013fa:	f015 0501 	ands.w	r5, r5, #1
  4013fe:	d1f5      	bne.n	4013ec <setvbuf+0x134>
  401400:	0593      	lsls	r3, r2, #22
  401402:	d4c0      	bmi.n	401386 <setvbuf+0xce>
  401404:	6da0      	ldr	r0, [r4, #88]	; 0x58
  401406:	f002 ff5f 	bl	4042c8 <__retarget_lock_release_recursive>
  40140a:	4628      	mov	r0, r5
  40140c:	b003      	add	sp, #12
  40140e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  401412:	60a6      	str	r6, [r4, #8]
  401414:	e7f0      	b.n	4013f8 <setvbuf+0x140>
  401416:	4628      	mov	r0, r5
  401418:	f002 fc18 	bl	403c4c <__sinit>
  40141c:	e7c7      	b.n	4013ae <setvbuf+0xf6>
  40141e:	f04f 35ff 	mov.w	r5, #4294967295
  401422:	e7b0      	b.n	401386 <setvbuf+0xce>
  401424:	f8dd 9000 	ldr.w	r9, [sp]
  401428:	45b1      	cmp	r9, r6
  40142a:	d004      	beq.n	401436 <setvbuf+0x17e>
  40142c:	4648      	mov	r0, r9
  40142e:	f002 ffc5 	bl	4043bc <malloc>
  401432:	4607      	mov	r7, r0
  401434:	b920      	cbnz	r0, 401440 <setvbuf+0x188>
  401436:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40143a:	f04f 35ff 	mov.w	r5, #4294967295
  40143e:	e792      	b.n	401366 <setvbuf+0xae>
  401440:	464e      	mov	r6, r9
  401442:	e783      	b.n	40134c <setvbuf+0x94>
  401444:	20000024 	.word	0x20000024

00401448 <sprintf>:
  401448:	b40e      	push	{r1, r2, r3}
  40144a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40144c:	b09c      	sub	sp, #112	; 0x70
  40144e:	ab21      	add	r3, sp, #132	; 0x84
  401450:	490f      	ldr	r1, [pc, #60]	; (401490 <sprintf+0x48>)
  401452:	f853 2b04 	ldr.w	r2, [r3], #4
  401456:	9301      	str	r3, [sp, #4]
  401458:	4605      	mov	r5, r0
  40145a:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  40145e:	6808      	ldr	r0, [r1, #0]
  401460:	9502      	str	r5, [sp, #8]
  401462:	f44f 7702 	mov.w	r7, #520	; 0x208
  401466:	f64f 76ff 	movw	r6, #65535	; 0xffff
  40146a:	a902      	add	r1, sp, #8
  40146c:	9506      	str	r5, [sp, #24]
  40146e:	f8ad 7014 	strh.w	r7, [sp, #20]
  401472:	9404      	str	r4, [sp, #16]
  401474:	9407      	str	r4, [sp, #28]
  401476:	f8ad 6016 	strh.w	r6, [sp, #22]
  40147a:	f000 f88f 	bl	40159c <_svfprintf_r>
  40147e:	9b02      	ldr	r3, [sp, #8]
  401480:	2200      	movs	r2, #0
  401482:	701a      	strb	r2, [r3, #0]
  401484:	b01c      	add	sp, #112	; 0x70
  401486:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  40148a:	b003      	add	sp, #12
  40148c:	4770      	bx	lr
  40148e:	bf00      	nop
  401490:	20000024 	.word	0x20000024
	...

004014c0 <strlen>:
  4014c0:	f890 f000 	pld	[r0]
  4014c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  4014c8:	f020 0107 	bic.w	r1, r0, #7
  4014cc:	f06f 0c00 	mvn.w	ip, #0
  4014d0:	f010 0407 	ands.w	r4, r0, #7
  4014d4:	f891 f020 	pld	[r1, #32]
  4014d8:	f040 8049 	bne.w	40156e <strlen+0xae>
  4014dc:	f04f 0400 	mov.w	r4, #0
  4014e0:	f06f 0007 	mvn.w	r0, #7
  4014e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  4014e8:	f891 f040 	pld	[r1, #64]	; 0x40
  4014ec:	f100 0008 	add.w	r0, r0, #8
  4014f0:	fa82 f24c 	uadd8	r2, r2, ip
  4014f4:	faa4 f28c 	sel	r2, r4, ip
  4014f8:	fa83 f34c 	uadd8	r3, r3, ip
  4014fc:	faa2 f38c 	sel	r3, r2, ip
  401500:	bb4b      	cbnz	r3, 401556 <strlen+0x96>
  401502:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  401506:	fa82 f24c 	uadd8	r2, r2, ip
  40150a:	f100 0008 	add.w	r0, r0, #8
  40150e:	faa4 f28c 	sel	r2, r4, ip
  401512:	fa83 f34c 	uadd8	r3, r3, ip
  401516:	faa2 f38c 	sel	r3, r2, ip
  40151a:	b9e3      	cbnz	r3, 401556 <strlen+0x96>
  40151c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  401520:	fa82 f24c 	uadd8	r2, r2, ip
  401524:	f100 0008 	add.w	r0, r0, #8
  401528:	faa4 f28c 	sel	r2, r4, ip
  40152c:	fa83 f34c 	uadd8	r3, r3, ip
  401530:	faa2 f38c 	sel	r3, r2, ip
  401534:	b97b      	cbnz	r3, 401556 <strlen+0x96>
  401536:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40153a:	f101 0120 	add.w	r1, r1, #32
  40153e:	fa82 f24c 	uadd8	r2, r2, ip
  401542:	f100 0008 	add.w	r0, r0, #8
  401546:	faa4 f28c 	sel	r2, r4, ip
  40154a:	fa83 f34c 	uadd8	r3, r3, ip
  40154e:	faa2 f38c 	sel	r3, r2, ip
  401552:	2b00      	cmp	r3, #0
  401554:	d0c6      	beq.n	4014e4 <strlen+0x24>
  401556:	2a00      	cmp	r2, #0
  401558:	bf04      	itt	eq
  40155a:	3004      	addeq	r0, #4
  40155c:	461a      	moveq	r2, r3
  40155e:	ba12      	rev	r2, r2
  401560:	fab2 f282 	clz	r2, r2
  401564:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  401568:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40156c:	4770      	bx	lr
  40156e:	e9d1 2300 	ldrd	r2, r3, [r1]
  401572:	f004 0503 	and.w	r5, r4, #3
  401576:	f1c4 0000 	rsb	r0, r4, #0
  40157a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40157e:	f014 0f04 	tst.w	r4, #4
  401582:	f891 f040 	pld	[r1, #64]	; 0x40
  401586:	fa0c f505 	lsl.w	r5, ip, r5
  40158a:	ea62 0205 	orn	r2, r2, r5
  40158e:	bf1c      	itt	ne
  401590:	ea63 0305 	ornne	r3, r3, r5
  401594:	4662      	movne	r2, ip
  401596:	f04f 0400 	mov.w	r4, #0
  40159a:	e7a9      	b.n	4014f0 <strlen+0x30>

0040159c <_svfprintf_r>:
  40159c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4015a0:	b0c3      	sub	sp, #268	; 0x10c
  4015a2:	460c      	mov	r4, r1
  4015a4:	910b      	str	r1, [sp, #44]	; 0x2c
  4015a6:	4692      	mov	sl, r2
  4015a8:	930f      	str	r3, [sp, #60]	; 0x3c
  4015aa:	900c      	str	r0, [sp, #48]	; 0x30
  4015ac:	f002 fe78 	bl	4042a0 <_localeconv_r>
  4015b0:	6803      	ldr	r3, [r0, #0]
  4015b2:	931a      	str	r3, [sp, #104]	; 0x68
  4015b4:	4618      	mov	r0, r3
  4015b6:	f7ff ff83 	bl	4014c0 <strlen>
  4015ba:	89a3      	ldrh	r3, [r4, #12]
  4015bc:	9019      	str	r0, [sp, #100]	; 0x64
  4015be:	0619      	lsls	r1, r3, #24
  4015c0:	d503      	bpl.n	4015ca <_svfprintf_r+0x2e>
  4015c2:	6923      	ldr	r3, [r4, #16]
  4015c4:	2b00      	cmp	r3, #0
  4015c6:	f001 8003 	beq.w	4025d0 <_svfprintf_r+0x1034>
  4015ca:	2300      	movs	r3, #0
  4015cc:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  4015d0:	9313      	str	r3, [sp, #76]	; 0x4c
  4015d2:	9315      	str	r3, [sp, #84]	; 0x54
  4015d4:	9314      	str	r3, [sp, #80]	; 0x50
  4015d6:	9327      	str	r3, [sp, #156]	; 0x9c
  4015d8:	9326      	str	r3, [sp, #152]	; 0x98
  4015da:	9318      	str	r3, [sp, #96]	; 0x60
  4015dc:	931b      	str	r3, [sp, #108]	; 0x6c
  4015de:	9309      	str	r3, [sp, #36]	; 0x24
  4015e0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  4015e4:	46c8      	mov	r8, r9
  4015e6:	9316      	str	r3, [sp, #88]	; 0x58
  4015e8:	9317      	str	r3, [sp, #92]	; 0x5c
  4015ea:	f89a 3000 	ldrb.w	r3, [sl]
  4015ee:	4654      	mov	r4, sl
  4015f0:	b1e3      	cbz	r3, 40162c <_svfprintf_r+0x90>
  4015f2:	2b25      	cmp	r3, #37	; 0x25
  4015f4:	d102      	bne.n	4015fc <_svfprintf_r+0x60>
  4015f6:	e019      	b.n	40162c <_svfprintf_r+0x90>
  4015f8:	2b25      	cmp	r3, #37	; 0x25
  4015fa:	d003      	beq.n	401604 <_svfprintf_r+0x68>
  4015fc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  401600:	2b00      	cmp	r3, #0
  401602:	d1f9      	bne.n	4015f8 <_svfprintf_r+0x5c>
  401604:	eba4 050a 	sub.w	r5, r4, sl
  401608:	b185      	cbz	r5, 40162c <_svfprintf_r+0x90>
  40160a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40160c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40160e:	f8c8 a000 	str.w	sl, [r8]
  401612:	3301      	adds	r3, #1
  401614:	442a      	add	r2, r5
  401616:	2b07      	cmp	r3, #7
  401618:	f8c8 5004 	str.w	r5, [r8, #4]
  40161c:	9227      	str	r2, [sp, #156]	; 0x9c
  40161e:	9326      	str	r3, [sp, #152]	; 0x98
  401620:	dc7f      	bgt.n	401722 <_svfprintf_r+0x186>
  401622:	f108 0808 	add.w	r8, r8, #8
  401626:	9b09      	ldr	r3, [sp, #36]	; 0x24
  401628:	442b      	add	r3, r5
  40162a:	9309      	str	r3, [sp, #36]	; 0x24
  40162c:	7823      	ldrb	r3, [r4, #0]
  40162e:	2b00      	cmp	r3, #0
  401630:	d07f      	beq.n	401732 <_svfprintf_r+0x196>
  401632:	2300      	movs	r3, #0
  401634:	461a      	mov	r2, r3
  401636:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40163a:	4619      	mov	r1, r3
  40163c:	930d      	str	r3, [sp, #52]	; 0x34
  40163e:	469b      	mov	fp, r3
  401640:	f04f 30ff 	mov.w	r0, #4294967295
  401644:	7863      	ldrb	r3, [r4, #1]
  401646:	900a      	str	r0, [sp, #40]	; 0x28
  401648:	f104 0a01 	add.w	sl, r4, #1
  40164c:	f10a 0a01 	add.w	sl, sl, #1
  401650:	f1a3 0020 	sub.w	r0, r3, #32
  401654:	2858      	cmp	r0, #88	; 0x58
  401656:	f200 83c1 	bhi.w	401ddc <_svfprintf_r+0x840>
  40165a:	e8df f010 	tbh	[pc, r0, lsl #1]
  40165e:	0238      	.short	0x0238
  401660:	03bf03bf 	.word	0x03bf03bf
  401664:	03bf0240 	.word	0x03bf0240
  401668:	03bf03bf 	.word	0x03bf03bf
  40166c:	03bf03bf 	.word	0x03bf03bf
  401670:	024503bf 	.word	0x024503bf
  401674:	03bf0203 	.word	0x03bf0203
  401678:	026b005d 	.word	0x026b005d
  40167c:	028603bf 	.word	0x028603bf
  401680:	039d039d 	.word	0x039d039d
  401684:	039d039d 	.word	0x039d039d
  401688:	039d039d 	.word	0x039d039d
  40168c:	039d039d 	.word	0x039d039d
  401690:	03bf039d 	.word	0x03bf039d
  401694:	03bf03bf 	.word	0x03bf03bf
  401698:	03bf03bf 	.word	0x03bf03bf
  40169c:	03bf03bf 	.word	0x03bf03bf
  4016a0:	03bf03bf 	.word	0x03bf03bf
  4016a4:	033703bf 	.word	0x033703bf
  4016a8:	03bf0357 	.word	0x03bf0357
  4016ac:	03bf0357 	.word	0x03bf0357
  4016b0:	03bf03bf 	.word	0x03bf03bf
  4016b4:	039803bf 	.word	0x039803bf
  4016b8:	03bf03bf 	.word	0x03bf03bf
  4016bc:	03bf03ad 	.word	0x03bf03ad
  4016c0:	03bf03bf 	.word	0x03bf03bf
  4016c4:	03bf03bf 	.word	0x03bf03bf
  4016c8:	03bf0259 	.word	0x03bf0259
  4016cc:	031e03bf 	.word	0x031e03bf
  4016d0:	03bf03bf 	.word	0x03bf03bf
  4016d4:	03bf03bf 	.word	0x03bf03bf
  4016d8:	03bf03bf 	.word	0x03bf03bf
  4016dc:	03bf03bf 	.word	0x03bf03bf
  4016e0:	03bf03bf 	.word	0x03bf03bf
  4016e4:	02db02c6 	.word	0x02db02c6
  4016e8:	03570357 	.word	0x03570357
  4016ec:	028b0357 	.word	0x028b0357
  4016f0:	03bf02db 	.word	0x03bf02db
  4016f4:	029003bf 	.word	0x029003bf
  4016f8:	029d03bf 	.word	0x029d03bf
  4016fc:	02b401cc 	.word	0x02b401cc
  401700:	03bf0208 	.word	0x03bf0208
  401704:	03bf01e1 	.word	0x03bf01e1
  401708:	03bf007e 	.word	0x03bf007e
  40170c:	020d03bf 	.word	0x020d03bf
  401710:	980d      	ldr	r0, [sp, #52]	; 0x34
  401712:	930f      	str	r3, [sp, #60]	; 0x3c
  401714:	4240      	negs	r0, r0
  401716:	900d      	str	r0, [sp, #52]	; 0x34
  401718:	f04b 0b04 	orr.w	fp, fp, #4
  40171c:	f89a 3000 	ldrb.w	r3, [sl]
  401720:	e794      	b.n	40164c <_svfprintf_r+0xb0>
  401722:	aa25      	add	r2, sp, #148	; 0x94
  401724:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401726:	980c      	ldr	r0, [sp, #48]	; 0x30
  401728:	f003 ff6a 	bl	405600 <__ssprint_r>
  40172c:	b940      	cbnz	r0, 401740 <_svfprintf_r+0x1a4>
  40172e:	46c8      	mov	r8, r9
  401730:	e779      	b.n	401626 <_svfprintf_r+0x8a>
  401732:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  401734:	b123      	cbz	r3, 401740 <_svfprintf_r+0x1a4>
  401736:	980c      	ldr	r0, [sp, #48]	; 0x30
  401738:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40173a:	aa25      	add	r2, sp, #148	; 0x94
  40173c:	f003 ff60 	bl	405600 <__ssprint_r>
  401740:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  401742:	899b      	ldrh	r3, [r3, #12]
  401744:	f013 0f40 	tst.w	r3, #64	; 0x40
  401748:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40174a:	bf18      	it	ne
  40174c:	f04f 33ff 	movne.w	r3, #4294967295
  401750:	9309      	str	r3, [sp, #36]	; 0x24
  401752:	9809      	ldr	r0, [sp, #36]	; 0x24
  401754:	b043      	add	sp, #268	; 0x10c
  401756:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40175a:	f01b 0f20 	tst.w	fp, #32
  40175e:	9311      	str	r3, [sp, #68]	; 0x44
  401760:	f040 81dd 	bne.w	401b1e <_svfprintf_r+0x582>
  401764:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401766:	f01b 0f10 	tst.w	fp, #16
  40176a:	4613      	mov	r3, r2
  40176c:	f040 856e 	bne.w	40224c <_svfprintf_r+0xcb0>
  401770:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401774:	f000 856a 	beq.w	40224c <_svfprintf_r+0xcb0>
  401778:	8814      	ldrh	r4, [r2, #0]
  40177a:	3204      	adds	r2, #4
  40177c:	2500      	movs	r5, #0
  40177e:	2301      	movs	r3, #1
  401780:	920f      	str	r2, [sp, #60]	; 0x3c
  401782:	2700      	movs	r7, #0
  401784:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401788:	990a      	ldr	r1, [sp, #40]	; 0x28
  40178a:	1c4a      	adds	r2, r1, #1
  40178c:	f000 8265 	beq.w	401c5a <_svfprintf_r+0x6be>
  401790:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  401794:	9207      	str	r2, [sp, #28]
  401796:	ea54 0205 	orrs.w	r2, r4, r5
  40179a:	f040 8264 	bne.w	401c66 <_svfprintf_r+0x6ca>
  40179e:	2900      	cmp	r1, #0
  4017a0:	f040 843c 	bne.w	40201c <_svfprintf_r+0xa80>
  4017a4:	2b00      	cmp	r3, #0
  4017a6:	f040 84d7 	bne.w	402158 <_svfprintf_r+0xbbc>
  4017aa:	f01b 0301 	ands.w	r3, fp, #1
  4017ae:	930e      	str	r3, [sp, #56]	; 0x38
  4017b0:	f000 8604 	beq.w	4023bc <_svfprintf_r+0xe20>
  4017b4:	ae42      	add	r6, sp, #264	; 0x108
  4017b6:	2330      	movs	r3, #48	; 0x30
  4017b8:	f806 3d41 	strb.w	r3, [r6, #-65]!
  4017bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4017be:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4017c0:	4293      	cmp	r3, r2
  4017c2:	bfb8      	it	lt
  4017c4:	4613      	movlt	r3, r2
  4017c6:	9308      	str	r3, [sp, #32]
  4017c8:	2300      	movs	r3, #0
  4017ca:	9312      	str	r3, [sp, #72]	; 0x48
  4017cc:	b117      	cbz	r7, 4017d4 <_svfprintf_r+0x238>
  4017ce:	9b08      	ldr	r3, [sp, #32]
  4017d0:	3301      	adds	r3, #1
  4017d2:	9308      	str	r3, [sp, #32]
  4017d4:	9b07      	ldr	r3, [sp, #28]
  4017d6:	f013 0302 	ands.w	r3, r3, #2
  4017da:	9310      	str	r3, [sp, #64]	; 0x40
  4017dc:	d002      	beq.n	4017e4 <_svfprintf_r+0x248>
  4017de:	9b08      	ldr	r3, [sp, #32]
  4017e0:	3302      	adds	r3, #2
  4017e2:	9308      	str	r3, [sp, #32]
  4017e4:	9b07      	ldr	r3, [sp, #28]
  4017e6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4017ea:	f040 830e 	bne.w	401e0a <_svfprintf_r+0x86e>
  4017ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4017f0:	9a08      	ldr	r2, [sp, #32]
  4017f2:	eba3 0b02 	sub.w	fp, r3, r2
  4017f6:	f1bb 0f00 	cmp.w	fp, #0
  4017fa:	f340 8306 	ble.w	401e0a <_svfprintf_r+0x86e>
  4017fe:	f1bb 0f10 	cmp.w	fp, #16
  401802:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401804:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401806:	dd29      	ble.n	40185c <_svfprintf_r+0x2c0>
  401808:	4643      	mov	r3, r8
  40180a:	4621      	mov	r1, r4
  40180c:	46a8      	mov	r8, r5
  40180e:	2710      	movs	r7, #16
  401810:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401812:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401814:	e006      	b.n	401824 <_svfprintf_r+0x288>
  401816:	f1ab 0b10 	sub.w	fp, fp, #16
  40181a:	f1bb 0f10 	cmp.w	fp, #16
  40181e:	f103 0308 	add.w	r3, r3, #8
  401822:	dd18      	ble.n	401856 <_svfprintf_r+0x2ba>
  401824:	3201      	adds	r2, #1
  401826:	48b7      	ldr	r0, [pc, #732]	; (401b04 <_svfprintf_r+0x568>)
  401828:	9226      	str	r2, [sp, #152]	; 0x98
  40182a:	3110      	adds	r1, #16
  40182c:	2a07      	cmp	r2, #7
  40182e:	9127      	str	r1, [sp, #156]	; 0x9c
  401830:	e883 0081 	stmia.w	r3, {r0, r7}
  401834:	ddef      	ble.n	401816 <_svfprintf_r+0x27a>
  401836:	aa25      	add	r2, sp, #148	; 0x94
  401838:	4629      	mov	r1, r5
  40183a:	4620      	mov	r0, r4
  40183c:	f003 fee0 	bl	405600 <__ssprint_r>
  401840:	2800      	cmp	r0, #0
  401842:	f47f af7d 	bne.w	401740 <_svfprintf_r+0x1a4>
  401846:	f1ab 0b10 	sub.w	fp, fp, #16
  40184a:	f1bb 0f10 	cmp.w	fp, #16
  40184e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401850:	9a26      	ldr	r2, [sp, #152]	; 0x98
  401852:	464b      	mov	r3, r9
  401854:	dce6      	bgt.n	401824 <_svfprintf_r+0x288>
  401856:	4645      	mov	r5, r8
  401858:	460c      	mov	r4, r1
  40185a:	4698      	mov	r8, r3
  40185c:	3201      	adds	r2, #1
  40185e:	4ba9      	ldr	r3, [pc, #676]	; (401b04 <_svfprintf_r+0x568>)
  401860:	9226      	str	r2, [sp, #152]	; 0x98
  401862:	445c      	add	r4, fp
  401864:	2a07      	cmp	r2, #7
  401866:	9427      	str	r4, [sp, #156]	; 0x9c
  401868:	e888 0808 	stmia.w	r8, {r3, fp}
  40186c:	f300 8498 	bgt.w	4021a0 <_svfprintf_r+0xc04>
  401870:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401874:	f108 0808 	add.w	r8, r8, #8
  401878:	b177      	cbz	r7, 401898 <_svfprintf_r+0x2fc>
  40187a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40187c:	3301      	adds	r3, #1
  40187e:	3401      	adds	r4, #1
  401880:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  401884:	2201      	movs	r2, #1
  401886:	2b07      	cmp	r3, #7
  401888:	9427      	str	r4, [sp, #156]	; 0x9c
  40188a:	9326      	str	r3, [sp, #152]	; 0x98
  40188c:	e888 0006 	stmia.w	r8, {r1, r2}
  401890:	f300 83db 	bgt.w	40204a <_svfprintf_r+0xaae>
  401894:	f108 0808 	add.w	r8, r8, #8
  401898:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40189a:	b16b      	cbz	r3, 4018b8 <_svfprintf_r+0x31c>
  40189c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40189e:	3301      	adds	r3, #1
  4018a0:	3402      	adds	r4, #2
  4018a2:	a91e      	add	r1, sp, #120	; 0x78
  4018a4:	2202      	movs	r2, #2
  4018a6:	2b07      	cmp	r3, #7
  4018a8:	9427      	str	r4, [sp, #156]	; 0x9c
  4018aa:	9326      	str	r3, [sp, #152]	; 0x98
  4018ac:	e888 0006 	stmia.w	r8, {r1, r2}
  4018b0:	f300 83d6 	bgt.w	402060 <_svfprintf_r+0xac4>
  4018b4:	f108 0808 	add.w	r8, r8, #8
  4018b8:	2d80      	cmp	r5, #128	; 0x80
  4018ba:	f000 8315 	beq.w	401ee8 <_svfprintf_r+0x94c>
  4018be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4018c0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4018c2:	1a9f      	subs	r7, r3, r2
  4018c4:	2f00      	cmp	r7, #0
  4018c6:	dd36      	ble.n	401936 <_svfprintf_r+0x39a>
  4018c8:	2f10      	cmp	r7, #16
  4018ca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4018cc:	4d8e      	ldr	r5, [pc, #568]	; (401b08 <_svfprintf_r+0x56c>)
  4018ce:	dd27      	ble.n	401920 <_svfprintf_r+0x384>
  4018d0:	4642      	mov	r2, r8
  4018d2:	4621      	mov	r1, r4
  4018d4:	46b0      	mov	r8, r6
  4018d6:	f04f 0b10 	mov.w	fp, #16
  4018da:	462e      	mov	r6, r5
  4018dc:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4018de:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4018e0:	e004      	b.n	4018ec <_svfprintf_r+0x350>
  4018e2:	3f10      	subs	r7, #16
  4018e4:	2f10      	cmp	r7, #16
  4018e6:	f102 0208 	add.w	r2, r2, #8
  4018ea:	dd15      	ble.n	401918 <_svfprintf_r+0x37c>
  4018ec:	3301      	adds	r3, #1
  4018ee:	3110      	adds	r1, #16
  4018f0:	2b07      	cmp	r3, #7
  4018f2:	9127      	str	r1, [sp, #156]	; 0x9c
  4018f4:	9326      	str	r3, [sp, #152]	; 0x98
  4018f6:	e882 0840 	stmia.w	r2, {r6, fp}
  4018fa:	ddf2      	ble.n	4018e2 <_svfprintf_r+0x346>
  4018fc:	aa25      	add	r2, sp, #148	; 0x94
  4018fe:	4629      	mov	r1, r5
  401900:	4620      	mov	r0, r4
  401902:	f003 fe7d 	bl	405600 <__ssprint_r>
  401906:	2800      	cmp	r0, #0
  401908:	f47f af1a 	bne.w	401740 <_svfprintf_r+0x1a4>
  40190c:	3f10      	subs	r7, #16
  40190e:	2f10      	cmp	r7, #16
  401910:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401912:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401914:	464a      	mov	r2, r9
  401916:	dce9      	bgt.n	4018ec <_svfprintf_r+0x350>
  401918:	4635      	mov	r5, r6
  40191a:	460c      	mov	r4, r1
  40191c:	4646      	mov	r6, r8
  40191e:	4690      	mov	r8, r2
  401920:	3301      	adds	r3, #1
  401922:	443c      	add	r4, r7
  401924:	2b07      	cmp	r3, #7
  401926:	9427      	str	r4, [sp, #156]	; 0x9c
  401928:	9326      	str	r3, [sp, #152]	; 0x98
  40192a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40192e:	f300 8381 	bgt.w	402034 <_svfprintf_r+0xa98>
  401932:	f108 0808 	add.w	r8, r8, #8
  401936:	9b07      	ldr	r3, [sp, #28]
  401938:	05df      	lsls	r7, r3, #23
  40193a:	f100 8268 	bmi.w	401e0e <_svfprintf_r+0x872>
  40193e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401940:	990e      	ldr	r1, [sp, #56]	; 0x38
  401942:	f8c8 6000 	str.w	r6, [r8]
  401946:	3301      	adds	r3, #1
  401948:	440c      	add	r4, r1
  40194a:	2b07      	cmp	r3, #7
  40194c:	9427      	str	r4, [sp, #156]	; 0x9c
  40194e:	f8c8 1004 	str.w	r1, [r8, #4]
  401952:	9326      	str	r3, [sp, #152]	; 0x98
  401954:	f300 834d 	bgt.w	401ff2 <_svfprintf_r+0xa56>
  401958:	f108 0808 	add.w	r8, r8, #8
  40195c:	9b07      	ldr	r3, [sp, #28]
  40195e:	075b      	lsls	r3, r3, #29
  401960:	d53a      	bpl.n	4019d8 <_svfprintf_r+0x43c>
  401962:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401964:	9a08      	ldr	r2, [sp, #32]
  401966:	1a9d      	subs	r5, r3, r2
  401968:	2d00      	cmp	r5, #0
  40196a:	dd35      	ble.n	4019d8 <_svfprintf_r+0x43c>
  40196c:	2d10      	cmp	r5, #16
  40196e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401970:	dd20      	ble.n	4019b4 <_svfprintf_r+0x418>
  401972:	2610      	movs	r6, #16
  401974:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  401976:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40197a:	e004      	b.n	401986 <_svfprintf_r+0x3ea>
  40197c:	3d10      	subs	r5, #16
  40197e:	2d10      	cmp	r5, #16
  401980:	f108 0808 	add.w	r8, r8, #8
  401984:	dd16      	ble.n	4019b4 <_svfprintf_r+0x418>
  401986:	3301      	adds	r3, #1
  401988:	4a5e      	ldr	r2, [pc, #376]	; (401b04 <_svfprintf_r+0x568>)
  40198a:	9326      	str	r3, [sp, #152]	; 0x98
  40198c:	3410      	adds	r4, #16
  40198e:	2b07      	cmp	r3, #7
  401990:	9427      	str	r4, [sp, #156]	; 0x9c
  401992:	e888 0044 	stmia.w	r8, {r2, r6}
  401996:	ddf1      	ble.n	40197c <_svfprintf_r+0x3e0>
  401998:	aa25      	add	r2, sp, #148	; 0x94
  40199a:	4659      	mov	r1, fp
  40199c:	4638      	mov	r0, r7
  40199e:	f003 fe2f 	bl	405600 <__ssprint_r>
  4019a2:	2800      	cmp	r0, #0
  4019a4:	f47f aecc 	bne.w	401740 <_svfprintf_r+0x1a4>
  4019a8:	3d10      	subs	r5, #16
  4019aa:	2d10      	cmp	r5, #16
  4019ac:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4019ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4019b0:	46c8      	mov	r8, r9
  4019b2:	dce8      	bgt.n	401986 <_svfprintf_r+0x3ea>
  4019b4:	3301      	adds	r3, #1
  4019b6:	4a53      	ldr	r2, [pc, #332]	; (401b04 <_svfprintf_r+0x568>)
  4019b8:	9326      	str	r3, [sp, #152]	; 0x98
  4019ba:	442c      	add	r4, r5
  4019bc:	2b07      	cmp	r3, #7
  4019be:	9427      	str	r4, [sp, #156]	; 0x9c
  4019c0:	e888 0024 	stmia.w	r8, {r2, r5}
  4019c4:	dd08      	ble.n	4019d8 <_svfprintf_r+0x43c>
  4019c6:	aa25      	add	r2, sp, #148	; 0x94
  4019c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4019ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4019cc:	f003 fe18 	bl	405600 <__ssprint_r>
  4019d0:	2800      	cmp	r0, #0
  4019d2:	f47f aeb5 	bne.w	401740 <_svfprintf_r+0x1a4>
  4019d6:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4019d8:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4019da:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4019dc:	9908      	ldr	r1, [sp, #32]
  4019de:	428a      	cmp	r2, r1
  4019e0:	bfac      	ite	ge
  4019e2:	189b      	addge	r3, r3, r2
  4019e4:	185b      	addlt	r3, r3, r1
  4019e6:	9309      	str	r3, [sp, #36]	; 0x24
  4019e8:	2c00      	cmp	r4, #0
  4019ea:	f040 830d 	bne.w	402008 <_svfprintf_r+0xa6c>
  4019ee:	2300      	movs	r3, #0
  4019f0:	9326      	str	r3, [sp, #152]	; 0x98
  4019f2:	46c8      	mov	r8, r9
  4019f4:	e5f9      	b.n	4015ea <_svfprintf_r+0x4e>
  4019f6:	9311      	str	r3, [sp, #68]	; 0x44
  4019f8:	f01b 0320 	ands.w	r3, fp, #32
  4019fc:	f040 81e3 	bne.w	401dc6 <_svfprintf_r+0x82a>
  401a00:	f01b 0210 	ands.w	r2, fp, #16
  401a04:	f040 842e 	bne.w	402264 <_svfprintf_r+0xcc8>
  401a08:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  401a0c:	f000 842a 	beq.w	402264 <_svfprintf_r+0xcc8>
  401a10:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401a12:	4613      	mov	r3, r2
  401a14:	460a      	mov	r2, r1
  401a16:	3204      	adds	r2, #4
  401a18:	880c      	ldrh	r4, [r1, #0]
  401a1a:	920f      	str	r2, [sp, #60]	; 0x3c
  401a1c:	2500      	movs	r5, #0
  401a1e:	e6b0      	b.n	401782 <_svfprintf_r+0x1e6>
  401a20:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a22:	9311      	str	r3, [sp, #68]	; 0x44
  401a24:	6816      	ldr	r6, [r2, #0]
  401a26:	2400      	movs	r4, #0
  401a28:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  401a2c:	1d15      	adds	r5, r2, #4
  401a2e:	2e00      	cmp	r6, #0
  401a30:	f000 86a7 	beq.w	402782 <_svfprintf_r+0x11e6>
  401a34:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  401a36:	1c53      	adds	r3, r2, #1
  401a38:	f000 8609 	beq.w	40264e <_svfprintf_r+0x10b2>
  401a3c:	4621      	mov	r1, r4
  401a3e:	4630      	mov	r0, r6
  401a40:	f002 ff8e 	bl	404960 <memchr>
  401a44:	2800      	cmp	r0, #0
  401a46:	f000 86e1 	beq.w	40280c <_svfprintf_r+0x1270>
  401a4a:	1b83      	subs	r3, r0, r6
  401a4c:	930e      	str	r3, [sp, #56]	; 0x38
  401a4e:	940a      	str	r4, [sp, #40]	; 0x28
  401a50:	950f      	str	r5, [sp, #60]	; 0x3c
  401a52:	f8cd b01c 	str.w	fp, [sp, #28]
  401a56:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  401a5a:	9308      	str	r3, [sp, #32]
  401a5c:	9412      	str	r4, [sp, #72]	; 0x48
  401a5e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401a62:	e6b3      	b.n	4017cc <_svfprintf_r+0x230>
  401a64:	f89a 3000 	ldrb.w	r3, [sl]
  401a68:	2201      	movs	r2, #1
  401a6a:	212b      	movs	r1, #43	; 0x2b
  401a6c:	e5ee      	b.n	40164c <_svfprintf_r+0xb0>
  401a6e:	f04b 0b20 	orr.w	fp, fp, #32
  401a72:	f89a 3000 	ldrb.w	r3, [sl]
  401a76:	e5e9      	b.n	40164c <_svfprintf_r+0xb0>
  401a78:	9311      	str	r3, [sp, #68]	; 0x44
  401a7a:	2a00      	cmp	r2, #0
  401a7c:	f040 8795 	bne.w	4029aa <_svfprintf_r+0x140e>
  401a80:	4b22      	ldr	r3, [pc, #136]	; (401b0c <_svfprintf_r+0x570>)
  401a82:	9318      	str	r3, [sp, #96]	; 0x60
  401a84:	f01b 0f20 	tst.w	fp, #32
  401a88:	f040 8111 	bne.w	401cae <_svfprintf_r+0x712>
  401a8c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401a8e:	f01b 0f10 	tst.w	fp, #16
  401a92:	4613      	mov	r3, r2
  401a94:	f040 83e1 	bne.w	40225a <_svfprintf_r+0xcbe>
  401a98:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401a9c:	f000 83dd 	beq.w	40225a <_svfprintf_r+0xcbe>
  401aa0:	3304      	adds	r3, #4
  401aa2:	8814      	ldrh	r4, [r2, #0]
  401aa4:	930f      	str	r3, [sp, #60]	; 0x3c
  401aa6:	2500      	movs	r5, #0
  401aa8:	f01b 0f01 	tst.w	fp, #1
  401aac:	f000 810c 	beq.w	401cc8 <_svfprintf_r+0x72c>
  401ab0:	ea54 0305 	orrs.w	r3, r4, r5
  401ab4:	f000 8108 	beq.w	401cc8 <_svfprintf_r+0x72c>
  401ab8:	2330      	movs	r3, #48	; 0x30
  401aba:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  401abe:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  401ac2:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  401ac6:	f04b 0b02 	orr.w	fp, fp, #2
  401aca:	2302      	movs	r3, #2
  401acc:	e659      	b.n	401782 <_svfprintf_r+0x1e6>
  401ace:	f89a 3000 	ldrb.w	r3, [sl]
  401ad2:	2900      	cmp	r1, #0
  401ad4:	f47f adba 	bne.w	40164c <_svfprintf_r+0xb0>
  401ad8:	2201      	movs	r2, #1
  401ada:	2120      	movs	r1, #32
  401adc:	e5b6      	b.n	40164c <_svfprintf_r+0xb0>
  401ade:	f04b 0b01 	orr.w	fp, fp, #1
  401ae2:	f89a 3000 	ldrb.w	r3, [sl]
  401ae6:	e5b1      	b.n	40164c <_svfprintf_r+0xb0>
  401ae8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  401aea:	6823      	ldr	r3, [r4, #0]
  401aec:	930d      	str	r3, [sp, #52]	; 0x34
  401aee:	4618      	mov	r0, r3
  401af0:	2800      	cmp	r0, #0
  401af2:	4623      	mov	r3, r4
  401af4:	f103 0304 	add.w	r3, r3, #4
  401af8:	f6ff ae0a 	blt.w	401710 <_svfprintf_r+0x174>
  401afc:	930f      	str	r3, [sp, #60]	; 0x3c
  401afe:	f89a 3000 	ldrb.w	r3, [sl]
  401b02:	e5a3      	b.n	40164c <_svfprintf_r+0xb0>
  401b04:	00406678 	.word	0x00406678
  401b08:	00406688 	.word	0x00406688
  401b0c:	00406658 	.word	0x00406658
  401b10:	f04b 0b10 	orr.w	fp, fp, #16
  401b14:	f01b 0f20 	tst.w	fp, #32
  401b18:	9311      	str	r3, [sp, #68]	; 0x44
  401b1a:	f43f ae23 	beq.w	401764 <_svfprintf_r+0x1c8>
  401b1e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401b20:	3507      	adds	r5, #7
  401b22:	f025 0307 	bic.w	r3, r5, #7
  401b26:	f103 0208 	add.w	r2, r3, #8
  401b2a:	e9d3 4500 	ldrd	r4, r5, [r3]
  401b2e:	920f      	str	r2, [sp, #60]	; 0x3c
  401b30:	2301      	movs	r3, #1
  401b32:	e626      	b.n	401782 <_svfprintf_r+0x1e6>
  401b34:	f89a 3000 	ldrb.w	r3, [sl]
  401b38:	2b2a      	cmp	r3, #42	; 0x2a
  401b3a:	f10a 0401 	add.w	r4, sl, #1
  401b3e:	f000 8727 	beq.w	402990 <_svfprintf_r+0x13f4>
  401b42:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401b46:	2809      	cmp	r0, #9
  401b48:	46a2      	mov	sl, r4
  401b4a:	f200 86ad 	bhi.w	4028a8 <_svfprintf_r+0x130c>
  401b4e:	2300      	movs	r3, #0
  401b50:	461c      	mov	r4, r3
  401b52:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401b56:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401b5a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401b5e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401b62:	2809      	cmp	r0, #9
  401b64:	d9f5      	bls.n	401b52 <_svfprintf_r+0x5b6>
  401b66:	940a      	str	r4, [sp, #40]	; 0x28
  401b68:	e572      	b.n	401650 <_svfprintf_r+0xb4>
  401b6a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  401b6e:	f89a 3000 	ldrb.w	r3, [sl]
  401b72:	e56b      	b.n	40164c <_svfprintf_r+0xb0>
  401b74:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  401b78:	f89a 3000 	ldrb.w	r3, [sl]
  401b7c:	e566      	b.n	40164c <_svfprintf_r+0xb0>
  401b7e:	f89a 3000 	ldrb.w	r3, [sl]
  401b82:	2b6c      	cmp	r3, #108	; 0x6c
  401b84:	bf03      	ittte	eq
  401b86:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  401b8a:	f04b 0b20 	orreq.w	fp, fp, #32
  401b8e:	f10a 0a01 	addeq.w	sl, sl, #1
  401b92:	f04b 0b10 	orrne.w	fp, fp, #16
  401b96:	e559      	b.n	40164c <_svfprintf_r+0xb0>
  401b98:	2a00      	cmp	r2, #0
  401b9a:	f040 8711 	bne.w	4029c0 <_svfprintf_r+0x1424>
  401b9e:	f01b 0f20 	tst.w	fp, #32
  401ba2:	f040 84f9 	bne.w	402598 <_svfprintf_r+0xffc>
  401ba6:	f01b 0f10 	tst.w	fp, #16
  401baa:	f040 84ac 	bne.w	402506 <_svfprintf_r+0xf6a>
  401bae:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401bb2:	f000 84a8 	beq.w	402506 <_svfprintf_r+0xf6a>
  401bb6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  401bb8:	6813      	ldr	r3, [r2, #0]
  401bba:	3204      	adds	r2, #4
  401bbc:	920f      	str	r2, [sp, #60]	; 0x3c
  401bbe:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  401bc2:	801a      	strh	r2, [r3, #0]
  401bc4:	e511      	b.n	4015ea <_svfprintf_r+0x4e>
  401bc6:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401bc8:	4bb3      	ldr	r3, [pc, #716]	; (401e98 <_svfprintf_r+0x8fc>)
  401bca:	680c      	ldr	r4, [r1, #0]
  401bcc:	9318      	str	r3, [sp, #96]	; 0x60
  401bce:	2230      	movs	r2, #48	; 0x30
  401bd0:	2378      	movs	r3, #120	; 0x78
  401bd2:	3104      	adds	r1, #4
  401bd4:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  401bd8:	9311      	str	r3, [sp, #68]	; 0x44
  401bda:	f04b 0b02 	orr.w	fp, fp, #2
  401bde:	910f      	str	r1, [sp, #60]	; 0x3c
  401be0:	2500      	movs	r5, #0
  401be2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  401be6:	2302      	movs	r3, #2
  401be8:	e5cb      	b.n	401782 <_svfprintf_r+0x1e6>
  401bea:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401bec:	9311      	str	r3, [sp, #68]	; 0x44
  401bee:	680a      	ldr	r2, [r1, #0]
  401bf0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401bf4:	2300      	movs	r3, #0
  401bf6:	460a      	mov	r2, r1
  401bf8:	461f      	mov	r7, r3
  401bfa:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401bfe:	3204      	adds	r2, #4
  401c00:	2301      	movs	r3, #1
  401c02:	9308      	str	r3, [sp, #32]
  401c04:	f8cd b01c 	str.w	fp, [sp, #28]
  401c08:	970a      	str	r7, [sp, #40]	; 0x28
  401c0a:	9712      	str	r7, [sp, #72]	; 0x48
  401c0c:	920f      	str	r2, [sp, #60]	; 0x3c
  401c0e:	930e      	str	r3, [sp, #56]	; 0x38
  401c10:	ae28      	add	r6, sp, #160	; 0xa0
  401c12:	e5df      	b.n	4017d4 <_svfprintf_r+0x238>
  401c14:	9311      	str	r3, [sp, #68]	; 0x44
  401c16:	2a00      	cmp	r2, #0
  401c18:	f040 86ea 	bne.w	4029f0 <_svfprintf_r+0x1454>
  401c1c:	f01b 0f20 	tst.w	fp, #32
  401c20:	d15d      	bne.n	401cde <_svfprintf_r+0x742>
  401c22:	f01b 0f10 	tst.w	fp, #16
  401c26:	f040 8308 	bne.w	40223a <_svfprintf_r+0xc9e>
  401c2a:	f01b 0f40 	tst.w	fp, #64	; 0x40
  401c2e:	f000 8304 	beq.w	40223a <_svfprintf_r+0xc9e>
  401c32:	990f      	ldr	r1, [sp, #60]	; 0x3c
  401c34:	f9b1 4000 	ldrsh.w	r4, [r1]
  401c38:	3104      	adds	r1, #4
  401c3a:	17e5      	asrs	r5, r4, #31
  401c3c:	4622      	mov	r2, r4
  401c3e:	462b      	mov	r3, r5
  401c40:	910f      	str	r1, [sp, #60]	; 0x3c
  401c42:	2a00      	cmp	r2, #0
  401c44:	f173 0300 	sbcs.w	r3, r3, #0
  401c48:	db58      	blt.n	401cfc <_svfprintf_r+0x760>
  401c4a:	990a      	ldr	r1, [sp, #40]	; 0x28
  401c4c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401c50:	1c4a      	adds	r2, r1, #1
  401c52:	f04f 0301 	mov.w	r3, #1
  401c56:	f47f ad9b 	bne.w	401790 <_svfprintf_r+0x1f4>
  401c5a:	ea54 0205 	orrs.w	r2, r4, r5
  401c5e:	f000 81df 	beq.w	402020 <_svfprintf_r+0xa84>
  401c62:	f8cd b01c 	str.w	fp, [sp, #28]
  401c66:	2b01      	cmp	r3, #1
  401c68:	f000 827b 	beq.w	402162 <_svfprintf_r+0xbc6>
  401c6c:	2b02      	cmp	r3, #2
  401c6e:	f040 8206 	bne.w	40207e <_svfprintf_r+0xae2>
  401c72:	9818      	ldr	r0, [sp, #96]	; 0x60
  401c74:	464e      	mov	r6, r9
  401c76:	0923      	lsrs	r3, r4, #4
  401c78:	f004 010f 	and.w	r1, r4, #15
  401c7c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  401c80:	092a      	lsrs	r2, r5, #4
  401c82:	461c      	mov	r4, r3
  401c84:	4615      	mov	r5, r2
  401c86:	5c43      	ldrb	r3, [r0, r1]
  401c88:	f806 3d01 	strb.w	r3, [r6, #-1]!
  401c8c:	ea54 0305 	orrs.w	r3, r4, r5
  401c90:	d1f1      	bne.n	401c76 <_svfprintf_r+0x6da>
  401c92:	eba9 0306 	sub.w	r3, r9, r6
  401c96:	930e      	str	r3, [sp, #56]	; 0x38
  401c98:	e590      	b.n	4017bc <_svfprintf_r+0x220>
  401c9a:	9311      	str	r3, [sp, #68]	; 0x44
  401c9c:	2a00      	cmp	r2, #0
  401c9e:	f040 86a3 	bne.w	4029e8 <_svfprintf_r+0x144c>
  401ca2:	4b7e      	ldr	r3, [pc, #504]	; (401e9c <_svfprintf_r+0x900>)
  401ca4:	9318      	str	r3, [sp, #96]	; 0x60
  401ca6:	f01b 0f20 	tst.w	fp, #32
  401caa:	f43f aeef 	beq.w	401a8c <_svfprintf_r+0x4f0>
  401cae:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401cb0:	3507      	adds	r5, #7
  401cb2:	f025 0307 	bic.w	r3, r5, #7
  401cb6:	f103 0208 	add.w	r2, r3, #8
  401cba:	f01b 0f01 	tst.w	fp, #1
  401cbe:	920f      	str	r2, [sp, #60]	; 0x3c
  401cc0:	e9d3 4500 	ldrd	r4, r5, [r3]
  401cc4:	f47f aef4 	bne.w	401ab0 <_svfprintf_r+0x514>
  401cc8:	2302      	movs	r3, #2
  401cca:	e55a      	b.n	401782 <_svfprintf_r+0x1e6>
  401ccc:	9311      	str	r3, [sp, #68]	; 0x44
  401cce:	2a00      	cmp	r2, #0
  401cd0:	f040 8686 	bne.w	4029e0 <_svfprintf_r+0x1444>
  401cd4:	f04b 0b10 	orr.w	fp, fp, #16
  401cd8:	f01b 0f20 	tst.w	fp, #32
  401cdc:	d0a1      	beq.n	401c22 <_svfprintf_r+0x686>
  401cde:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401ce0:	3507      	adds	r5, #7
  401ce2:	f025 0507 	bic.w	r5, r5, #7
  401ce6:	e9d5 2300 	ldrd	r2, r3, [r5]
  401cea:	2a00      	cmp	r2, #0
  401cec:	f105 0108 	add.w	r1, r5, #8
  401cf0:	461d      	mov	r5, r3
  401cf2:	f173 0300 	sbcs.w	r3, r3, #0
  401cf6:	910f      	str	r1, [sp, #60]	; 0x3c
  401cf8:	4614      	mov	r4, r2
  401cfa:	daa6      	bge.n	401c4a <_svfprintf_r+0x6ae>
  401cfc:	272d      	movs	r7, #45	; 0x2d
  401cfe:	4264      	negs	r4, r4
  401d00:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  401d04:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  401d08:	2301      	movs	r3, #1
  401d0a:	e53d      	b.n	401788 <_svfprintf_r+0x1ec>
  401d0c:	9311      	str	r3, [sp, #68]	; 0x44
  401d0e:	2a00      	cmp	r2, #0
  401d10:	f040 8662 	bne.w	4029d8 <_svfprintf_r+0x143c>
  401d14:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401d16:	3507      	adds	r5, #7
  401d18:	f025 0307 	bic.w	r3, r5, #7
  401d1c:	f103 0208 	add.w	r2, r3, #8
  401d20:	920f      	str	r2, [sp, #60]	; 0x3c
  401d22:	681a      	ldr	r2, [r3, #0]
  401d24:	9215      	str	r2, [sp, #84]	; 0x54
  401d26:	685b      	ldr	r3, [r3, #4]
  401d28:	9314      	str	r3, [sp, #80]	; 0x50
  401d2a:	9b14      	ldr	r3, [sp, #80]	; 0x50
  401d2c:	9d15      	ldr	r5, [sp, #84]	; 0x54
  401d2e:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  401d32:	4628      	mov	r0, r5
  401d34:	4621      	mov	r1, r4
  401d36:	f04f 32ff 	mov.w	r2, #4294967295
  401d3a:	4b59      	ldr	r3, [pc, #356]	; (401ea0 <_svfprintf_r+0x904>)
  401d3c:	f004 faac 	bl	406298 <__aeabi_dcmpun>
  401d40:	2800      	cmp	r0, #0
  401d42:	f040 834a 	bne.w	4023da <_svfprintf_r+0xe3e>
  401d46:	4628      	mov	r0, r5
  401d48:	4621      	mov	r1, r4
  401d4a:	f04f 32ff 	mov.w	r2, #4294967295
  401d4e:	4b54      	ldr	r3, [pc, #336]	; (401ea0 <_svfprintf_r+0x904>)
  401d50:	f004 fa84 	bl	40625c <__aeabi_dcmple>
  401d54:	2800      	cmp	r0, #0
  401d56:	f040 8340 	bne.w	4023da <_svfprintf_r+0xe3e>
  401d5a:	a815      	add	r0, sp, #84	; 0x54
  401d5c:	c80d      	ldmia	r0, {r0, r2, r3}
  401d5e:	9914      	ldr	r1, [sp, #80]	; 0x50
  401d60:	f004 fa72 	bl	406248 <__aeabi_dcmplt>
  401d64:	2800      	cmp	r0, #0
  401d66:	f040 8530 	bne.w	4027ca <_svfprintf_r+0x122e>
  401d6a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  401d6e:	4e4d      	ldr	r6, [pc, #308]	; (401ea4 <_svfprintf_r+0x908>)
  401d70:	4b4d      	ldr	r3, [pc, #308]	; (401ea8 <_svfprintf_r+0x90c>)
  401d72:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  401d76:	9007      	str	r0, [sp, #28]
  401d78:	9811      	ldr	r0, [sp, #68]	; 0x44
  401d7a:	2203      	movs	r2, #3
  401d7c:	2100      	movs	r1, #0
  401d7e:	9208      	str	r2, [sp, #32]
  401d80:	910a      	str	r1, [sp, #40]	; 0x28
  401d82:	2847      	cmp	r0, #71	; 0x47
  401d84:	bfd8      	it	le
  401d86:	461e      	movle	r6, r3
  401d88:	920e      	str	r2, [sp, #56]	; 0x38
  401d8a:	9112      	str	r1, [sp, #72]	; 0x48
  401d8c:	e51e      	b.n	4017cc <_svfprintf_r+0x230>
  401d8e:	f04b 0b08 	orr.w	fp, fp, #8
  401d92:	f89a 3000 	ldrb.w	r3, [sl]
  401d96:	e459      	b.n	40164c <_svfprintf_r+0xb0>
  401d98:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401d9c:	2300      	movs	r3, #0
  401d9e:	461c      	mov	r4, r3
  401da0:	f81a 3b01 	ldrb.w	r3, [sl], #1
  401da4:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  401da8:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  401dac:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  401db0:	2809      	cmp	r0, #9
  401db2:	d9f5      	bls.n	401da0 <_svfprintf_r+0x804>
  401db4:	940d      	str	r4, [sp, #52]	; 0x34
  401db6:	e44b      	b.n	401650 <_svfprintf_r+0xb4>
  401db8:	f04b 0b10 	orr.w	fp, fp, #16
  401dbc:	9311      	str	r3, [sp, #68]	; 0x44
  401dbe:	f01b 0320 	ands.w	r3, fp, #32
  401dc2:	f43f ae1d 	beq.w	401a00 <_svfprintf_r+0x464>
  401dc6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  401dc8:	3507      	adds	r5, #7
  401dca:	f025 0307 	bic.w	r3, r5, #7
  401dce:	f103 0208 	add.w	r2, r3, #8
  401dd2:	e9d3 4500 	ldrd	r4, r5, [r3]
  401dd6:	920f      	str	r2, [sp, #60]	; 0x3c
  401dd8:	2300      	movs	r3, #0
  401dda:	e4d2      	b.n	401782 <_svfprintf_r+0x1e6>
  401ddc:	9311      	str	r3, [sp, #68]	; 0x44
  401dde:	2a00      	cmp	r2, #0
  401de0:	f040 85e7 	bne.w	4029b2 <_svfprintf_r+0x1416>
  401de4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  401de6:	2a00      	cmp	r2, #0
  401de8:	f43f aca3 	beq.w	401732 <_svfprintf_r+0x196>
  401dec:	2300      	movs	r3, #0
  401dee:	2101      	movs	r1, #1
  401df0:	461f      	mov	r7, r3
  401df2:	9108      	str	r1, [sp, #32]
  401df4:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  401df8:	f8cd b01c 	str.w	fp, [sp, #28]
  401dfc:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  401e00:	930a      	str	r3, [sp, #40]	; 0x28
  401e02:	9312      	str	r3, [sp, #72]	; 0x48
  401e04:	910e      	str	r1, [sp, #56]	; 0x38
  401e06:	ae28      	add	r6, sp, #160	; 0xa0
  401e08:	e4e4      	b.n	4017d4 <_svfprintf_r+0x238>
  401e0a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e0c:	e534      	b.n	401878 <_svfprintf_r+0x2dc>
  401e0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  401e10:	2b65      	cmp	r3, #101	; 0x65
  401e12:	f340 80a7 	ble.w	401f64 <_svfprintf_r+0x9c8>
  401e16:	a815      	add	r0, sp, #84	; 0x54
  401e18:	c80d      	ldmia	r0, {r0, r2, r3}
  401e1a:	9914      	ldr	r1, [sp, #80]	; 0x50
  401e1c:	f004 fa0a 	bl	406234 <__aeabi_dcmpeq>
  401e20:	2800      	cmp	r0, #0
  401e22:	f000 8150 	beq.w	4020c6 <_svfprintf_r+0xb2a>
  401e26:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e28:	4a20      	ldr	r2, [pc, #128]	; (401eac <_svfprintf_r+0x910>)
  401e2a:	f8c8 2000 	str.w	r2, [r8]
  401e2e:	3301      	adds	r3, #1
  401e30:	3401      	adds	r4, #1
  401e32:	2201      	movs	r2, #1
  401e34:	2b07      	cmp	r3, #7
  401e36:	9427      	str	r4, [sp, #156]	; 0x9c
  401e38:	9326      	str	r3, [sp, #152]	; 0x98
  401e3a:	f8c8 2004 	str.w	r2, [r8, #4]
  401e3e:	f300 836a 	bgt.w	402516 <_svfprintf_r+0xf7a>
  401e42:	f108 0808 	add.w	r8, r8, #8
  401e46:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  401e48:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  401e4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  401e4c:	4293      	cmp	r3, r2
  401e4e:	db03      	blt.n	401e58 <_svfprintf_r+0x8bc>
  401e50:	9b07      	ldr	r3, [sp, #28]
  401e52:	07dd      	lsls	r5, r3, #31
  401e54:	f57f ad82 	bpl.w	40195c <_svfprintf_r+0x3c0>
  401e58:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e5a:	9919      	ldr	r1, [sp, #100]	; 0x64
  401e5c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  401e5e:	f8c8 2000 	str.w	r2, [r8]
  401e62:	3301      	adds	r3, #1
  401e64:	440c      	add	r4, r1
  401e66:	2b07      	cmp	r3, #7
  401e68:	f8c8 1004 	str.w	r1, [r8, #4]
  401e6c:	9427      	str	r4, [sp, #156]	; 0x9c
  401e6e:	9326      	str	r3, [sp, #152]	; 0x98
  401e70:	f300 839e 	bgt.w	4025b0 <_svfprintf_r+0x1014>
  401e74:	f108 0808 	add.w	r8, r8, #8
  401e78:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401e7a:	1e5e      	subs	r6, r3, #1
  401e7c:	2e00      	cmp	r6, #0
  401e7e:	f77f ad6d 	ble.w	40195c <_svfprintf_r+0x3c0>
  401e82:	2e10      	cmp	r6, #16
  401e84:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401e86:	4d0a      	ldr	r5, [pc, #40]	; (401eb0 <_svfprintf_r+0x914>)
  401e88:	f340 81f5 	ble.w	402276 <_svfprintf_r+0xcda>
  401e8c:	4622      	mov	r2, r4
  401e8e:	2710      	movs	r7, #16
  401e90:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  401e94:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  401e96:	e013      	b.n	401ec0 <_svfprintf_r+0x924>
  401e98:	00406658 	.word	0x00406658
  401e9c:	00406644 	.word	0x00406644
  401ea0:	7fefffff 	.word	0x7fefffff
  401ea4:	00406638 	.word	0x00406638
  401ea8:	00406634 	.word	0x00406634
  401eac:	00406674 	.word	0x00406674
  401eb0:	00406688 	.word	0x00406688
  401eb4:	f108 0808 	add.w	r8, r8, #8
  401eb8:	3e10      	subs	r6, #16
  401eba:	2e10      	cmp	r6, #16
  401ebc:	f340 81da 	ble.w	402274 <_svfprintf_r+0xcd8>
  401ec0:	3301      	adds	r3, #1
  401ec2:	3210      	adds	r2, #16
  401ec4:	2b07      	cmp	r3, #7
  401ec6:	9227      	str	r2, [sp, #156]	; 0x9c
  401ec8:	9326      	str	r3, [sp, #152]	; 0x98
  401eca:	e888 00a0 	stmia.w	r8, {r5, r7}
  401ece:	ddf1      	ble.n	401eb4 <_svfprintf_r+0x918>
  401ed0:	aa25      	add	r2, sp, #148	; 0x94
  401ed2:	4621      	mov	r1, r4
  401ed4:	4658      	mov	r0, fp
  401ed6:	f003 fb93 	bl	405600 <__ssprint_r>
  401eda:	2800      	cmp	r0, #0
  401edc:	f47f ac30 	bne.w	401740 <_svfprintf_r+0x1a4>
  401ee0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  401ee2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ee4:	46c8      	mov	r8, r9
  401ee6:	e7e7      	b.n	401eb8 <_svfprintf_r+0x91c>
  401ee8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  401eea:	9a08      	ldr	r2, [sp, #32]
  401eec:	1a9f      	subs	r7, r3, r2
  401eee:	2f00      	cmp	r7, #0
  401ef0:	f77f ace5 	ble.w	4018be <_svfprintf_r+0x322>
  401ef4:	2f10      	cmp	r7, #16
  401ef6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401ef8:	4db6      	ldr	r5, [pc, #728]	; (4021d4 <_svfprintf_r+0xc38>)
  401efa:	dd27      	ble.n	401f4c <_svfprintf_r+0x9b0>
  401efc:	4642      	mov	r2, r8
  401efe:	4621      	mov	r1, r4
  401f00:	46b0      	mov	r8, r6
  401f02:	f04f 0b10 	mov.w	fp, #16
  401f06:	462e      	mov	r6, r5
  401f08:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  401f0a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  401f0c:	e004      	b.n	401f18 <_svfprintf_r+0x97c>
  401f0e:	3f10      	subs	r7, #16
  401f10:	2f10      	cmp	r7, #16
  401f12:	f102 0208 	add.w	r2, r2, #8
  401f16:	dd15      	ble.n	401f44 <_svfprintf_r+0x9a8>
  401f18:	3301      	adds	r3, #1
  401f1a:	3110      	adds	r1, #16
  401f1c:	2b07      	cmp	r3, #7
  401f1e:	9127      	str	r1, [sp, #156]	; 0x9c
  401f20:	9326      	str	r3, [sp, #152]	; 0x98
  401f22:	e882 0840 	stmia.w	r2, {r6, fp}
  401f26:	ddf2      	ble.n	401f0e <_svfprintf_r+0x972>
  401f28:	aa25      	add	r2, sp, #148	; 0x94
  401f2a:	4629      	mov	r1, r5
  401f2c:	4620      	mov	r0, r4
  401f2e:	f003 fb67 	bl	405600 <__ssprint_r>
  401f32:	2800      	cmp	r0, #0
  401f34:	f47f ac04 	bne.w	401740 <_svfprintf_r+0x1a4>
  401f38:	3f10      	subs	r7, #16
  401f3a:	2f10      	cmp	r7, #16
  401f3c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  401f3e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  401f40:	464a      	mov	r2, r9
  401f42:	dce9      	bgt.n	401f18 <_svfprintf_r+0x97c>
  401f44:	4635      	mov	r5, r6
  401f46:	460c      	mov	r4, r1
  401f48:	4646      	mov	r6, r8
  401f4a:	4690      	mov	r8, r2
  401f4c:	3301      	adds	r3, #1
  401f4e:	443c      	add	r4, r7
  401f50:	2b07      	cmp	r3, #7
  401f52:	9427      	str	r4, [sp, #156]	; 0x9c
  401f54:	9326      	str	r3, [sp, #152]	; 0x98
  401f56:	e888 00a0 	stmia.w	r8, {r5, r7}
  401f5a:	f300 8232 	bgt.w	4023c2 <_svfprintf_r+0xe26>
  401f5e:	f108 0808 	add.w	r8, r8, #8
  401f62:	e4ac      	b.n	4018be <_svfprintf_r+0x322>
  401f64:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401f66:	9f26      	ldr	r7, [sp, #152]	; 0x98
  401f68:	2b01      	cmp	r3, #1
  401f6a:	f340 81fe 	ble.w	40236a <_svfprintf_r+0xdce>
  401f6e:	3701      	adds	r7, #1
  401f70:	3401      	adds	r4, #1
  401f72:	2301      	movs	r3, #1
  401f74:	2f07      	cmp	r7, #7
  401f76:	9427      	str	r4, [sp, #156]	; 0x9c
  401f78:	9726      	str	r7, [sp, #152]	; 0x98
  401f7a:	f8c8 6000 	str.w	r6, [r8]
  401f7e:	f8c8 3004 	str.w	r3, [r8, #4]
  401f82:	f300 8203 	bgt.w	40238c <_svfprintf_r+0xdf0>
  401f86:	f108 0808 	add.w	r8, r8, #8
  401f8a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  401f8c:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  401f8e:	f8c8 3000 	str.w	r3, [r8]
  401f92:	3701      	adds	r7, #1
  401f94:	4414      	add	r4, r2
  401f96:	2f07      	cmp	r7, #7
  401f98:	9427      	str	r4, [sp, #156]	; 0x9c
  401f9a:	9726      	str	r7, [sp, #152]	; 0x98
  401f9c:	f8c8 2004 	str.w	r2, [r8, #4]
  401fa0:	f300 8200 	bgt.w	4023a4 <_svfprintf_r+0xe08>
  401fa4:	f108 0808 	add.w	r8, r8, #8
  401fa8:	a815      	add	r0, sp, #84	; 0x54
  401faa:	c80d      	ldmia	r0, {r0, r2, r3}
  401fac:	9914      	ldr	r1, [sp, #80]	; 0x50
  401fae:	f004 f941 	bl	406234 <__aeabi_dcmpeq>
  401fb2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  401fb4:	2800      	cmp	r0, #0
  401fb6:	f040 8101 	bne.w	4021bc <_svfprintf_r+0xc20>
  401fba:	3b01      	subs	r3, #1
  401fbc:	3701      	adds	r7, #1
  401fbe:	3601      	adds	r6, #1
  401fc0:	441c      	add	r4, r3
  401fc2:	2f07      	cmp	r7, #7
  401fc4:	9726      	str	r7, [sp, #152]	; 0x98
  401fc6:	9427      	str	r4, [sp, #156]	; 0x9c
  401fc8:	f8c8 6000 	str.w	r6, [r8]
  401fcc:	f8c8 3004 	str.w	r3, [r8, #4]
  401fd0:	f300 8127 	bgt.w	402222 <_svfprintf_r+0xc86>
  401fd4:	f108 0808 	add.w	r8, r8, #8
  401fd8:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  401fda:	f8c8 2004 	str.w	r2, [r8, #4]
  401fde:	3701      	adds	r7, #1
  401fe0:	4414      	add	r4, r2
  401fe2:	ab21      	add	r3, sp, #132	; 0x84
  401fe4:	2f07      	cmp	r7, #7
  401fe6:	9427      	str	r4, [sp, #156]	; 0x9c
  401fe8:	9726      	str	r7, [sp, #152]	; 0x98
  401fea:	f8c8 3000 	str.w	r3, [r8]
  401fee:	f77f acb3 	ble.w	401958 <_svfprintf_r+0x3bc>
  401ff2:	aa25      	add	r2, sp, #148	; 0x94
  401ff4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  401ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  401ff8:	f003 fb02 	bl	405600 <__ssprint_r>
  401ffc:	2800      	cmp	r0, #0
  401ffe:	f47f ab9f 	bne.w	401740 <_svfprintf_r+0x1a4>
  402002:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402004:	46c8      	mov	r8, r9
  402006:	e4a9      	b.n	40195c <_svfprintf_r+0x3c0>
  402008:	aa25      	add	r2, sp, #148	; 0x94
  40200a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40200c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40200e:	f003 faf7 	bl	405600 <__ssprint_r>
  402012:	2800      	cmp	r0, #0
  402014:	f43f aceb 	beq.w	4019ee <_svfprintf_r+0x452>
  402018:	f7ff bb92 	b.w	401740 <_svfprintf_r+0x1a4>
  40201c:	f8dd b01c 	ldr.w	fp, [sp, #28]
  402020:	2b01      	cmp	r3, #1
  402022:	f000 8134 	beq.w	40228e <_svfprintf_r+0xcf2>
  402026:	2b02      	cmp	r3, #2
  402028:	d125      	bne.n	402076 <_svfprintf_r+0xada>
  40202a:	f8cd b01c 	str.w	fp, [sp, #28]
  40202e:	2400      	movs	r4, #0
  402030:	2500      	movs	r5, #0
  402032:	e61e      	b.n	401c72 <_svfprintf_r+0x6d6>
  402034:	aa25      	add	r2, sp, #148	; 0x94
  402036:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402038:	980c      	ldr	r0, [sp, #48]	; 0x30
  40203a:	f003 fae1 	bl	405600 <__ssprint_r>
  40203e:	2800      	cmp	r0, #0
  402040:	f47f ab7e 	bne.w	401740 <_svfprintf_r+0x1a4>
  402044:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402046:	46c8      	mov	r8, r9
  402048:	e475      	b.n	401936 <_svfprintf_r+0x39a>
  40204a:	aa25      	add	r2, sp, #148	; 0x94
  40204c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40204e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402050:	f003 fad6 	bl	405600 <__ssprint_r>
  402054:	2800      	cmp	r0, #0
  402056:	f47f ab73 	bne.w	401740 <_svfprintf_r+0x1a4>
  40205a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40205c:	46c8      	mov	r8, r9
  40205e:	e41b      	b.n	401898 <_svfprintf_r+0x2fc>
  402060:	aa25      	add	r2, sp, #148	; 0x94
  402062:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402064:	980c      	ldr	r0, [sp, #48]	; 0x30
  402066:	f003 facb 	bl	405600 <__ssprint_r>
  40206a:	2800      	cmp	r0, #0
  40206c:	f47f ab68 	bne.w	401740 <_svfprintf_r+0x1a4>
  402070:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402072:	46c8      	mov	r8, r9
  402074:	e420      	b.n	4018b8 <_svfprintf_r+0x31c>
  402076:	f8cd b01c 	str.w	fp, [sp, #28]
  40207a:	2400      	movs	r4, #0
  40207c:	2500      	movs	r5, #0
  40207e:	4649      	mov	r1, r9
  402080:	e000      	b.n	402084 <_svfprintf_r+0xae8>
  402082:	4631      	mov	r1, r6
  402084:	08e2      	lsrs	r2, r4, #3
  402086:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40208a:	08e8      	lsrs	r0, r5, #3
  40208c:	f004 0307 	and.w	r3, r4, #7
  402090:	4605      	mov	r5, r0
  402092:	4614      	mov	r4, r2
  402094:	3330      	adds	r3, #48	; 0x30
  402096:	ea54 0205 	orrs.w	r2, r4, r5
  40209a:	f801 3c01 	strb.w	r3, [r1, #-1]
  40209e:	f101 36ff 	add.w	r6, r1, #4294967295
  4020a2:	d1ee      	bne.n	402082 <_svfprintf_r+0xae6>
  4020a4:	9a07      	ldr	r2, [sp, #28]
  4020a6:	07d2      	lsls	r2, r2, #31
  4020a8:	f57f adf3 	bpl.w	401c92 <_svfprintf_r+0x6f6>
  4020ac:	2b30      	cmp	r3, #48	; 0x30
  4020ae:	f43f adf0 	beq.w	401c92 <_svfprintf_r+0x6f6>
  4020b2:	3902      	subs	r1, #2
  4020b4:	2330      	movs	r3, #48	; 0x30
  4020b6:	f806 3c01 	strb.w	r3, [r6, #-1]
  4020ba:	eba9 0301 	sub.w	r3, r9, r1
  4020be:	930e      	str	r3, [sp, #56]	; 0x38
  4020c0:	460e      	mov	r6, r1
  4020c2:	f7ff bb7b 	b.w	4017bc <_svfprintf_r+0x220>
  4020c6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4020c8:	2900      	cmp	r1, #0
  4020ca:	f340 822e 	ble.w	40252a <_svfprintf_r+0xf8e>
  4020ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4020d0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  4020d2:	4293      	cmp	r3, r2
  4020d4:	bfa8      	it	ge
  4020d6:	4613      	movge	r3, r2
  4020d8:	2b00      	cmp	r3, #0
  4020da:	461f      	mov	r7, r3
  4020dc:	dd0d      	ble.n	4020fa <_svfprintf_r+0xb5e>
  4020de:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4020e0:	f8c8 6000 	str.w	r6, [r8]
  4020e4:	3301      	adds	r3, #1
  4020e6:	443c      	add	r4, r7
  4020e8:	2b07      	cmp	r3, #7
  4020ea:	9427      	str	r4, [sp, #156]	; 0x9c
  4020ec:	f8c8 7004 	str.w	r7, [r8, #4]
  4020f0:	9326      	str	r3, [sp, #152]	; 0x98
  4020f2:	f300 831f 	bgt.w	402734 <_svfprintf_r+0x1198>
  4020f6:	f108 0808 	add.w	r8, r8, #8
  4020fa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4020fc:	2f00      	cmp	r7, #0
  4020fe:	bfa8      	it	ge
  402100:	1bdb      	subge	r3, r3, r7
  402102:	2b00      	cmp	r3, #0
  402104:	461f      	mov	r7, r3
  402106:	f340 80d6 	ble.w	4022b6 <_svfprintf_r+0xd1a>
  40210a:	2f10      	cmp	r7, #16
  40210c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40210e:	4d31      	ldr	r5, [pc, #196]	; (4021d4 <_svfprintf_r+0xc38>)
  402110:	f340 81ed 	ble.w	4024ee <_svfprintf_r+0xf52>
  402114:	4642      	mov	r2, r8
  402116:	4621      	mov	r1, r4
  402118:	46b0      	mov	r8, r6
  40211a:	f04f 0b10 	mov.w	fp, #16
  40211e:	462e      	mov	r6, r5
  402120:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402122:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402124:	e004      	b.n	402130 <_svfprintf_r+0xb94>
  402126:	3208      	adds	r2, #8
  402128:	3f10      	subs	r7, #16
  40212a:	2f10      	cmp	r7, #16
  40212c:	f340 81db 	ble.w	4024e6 <_svfprintf_r+0xf4a>
  402130:	3301      	adds	r3, #1
  402132:	3110      	adds	r1, #16
  402134:	2b07      	cmp	r3, #7
  402136:	9127      	str	r1, [sp, #156]	; 0x9c
  402138:	9326      	str	r3, [sp, #152]	; 0x98
  40213a:	e882 0840 	stmia.w	r2, {r6, fp}
  40213e:	ddf2      	ble.n	402126 <_svfprintf_r+0xb8a>
  402140:	aa25      	add	r2, sp, #148	; 0x94
  402142:	4629      	mov	r1, r5
  402144:	4620      	mov	r0, r4
  402146:	f003 fa5b 	bl	405600 <__ssprint_r>
  40214a:	2800      	cmp	r0, #0
  40214c:	f47f aaf8 	bne.w	401740 <_svfprintf_r+0x1a4>
  402150:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402152:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402154:	464a      	mov	r2, r9
  402156:	e7e7      	b.n	402128 <_svfprintf_r+0xb8c>
  402158:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40215a:	930e      	str	r3, [sp, #56]	; 0x38
  40215c:	464e      	mov	r6, r9
  40215e:	f7ff bb2d 	b.w	4017bc <_svfprintf_r+0x220>
  402162:	2d00      	cmp	r5, #0
  402164:	bf08      	it	eq
  402166:	2c0a      	cmpeq	r4, #10
  402168:	f0c0 808f 	bcc.w	40228a <_svfprintf_r+0xcee>
  40216c:	464e      	mov	r6, r9
  40216e:	4620      	mov	r0, r4
  402170:	4629      	mov	r1, r5
  402172:	220a      	movs	r2, #10
  402174:	2300      	movs	r3, #0
  402176:	f004 f8cd 	bl	406314 <__aeabi_uldivmod>
  40217a:	3230      	adds	r2, #48	; 0x30
  40217c:	f806 2d01 	strb.w	r2, [r6, #-1]!
  402180:	4620      	mov	r0, r4
  402182:	4629      	mov	r1, r5
  402184:	2300      	movs	r3, #0
  402186:	220a      	movs	r2, #10
  402188:	f004 f8c4 	bl	406314 <__aeabi_uldivmod>
  40218c:	4604      	mov	r4, r0
  40218e:	460d      	mov	r5, r1
  402190:	ea54 0305 	orrs.w	r3, r4, r5
  402194:	d1eb      	bne.n	40216e <_svfprintf_r+0xbd2>
  402196:	eba9 0306 	sub.w	r3, r9, r6
  40219a:	930e      	str	r3, [sp, #56]	; 0x38
  40219c:	f7ff bb0e 	b.w	4017bc <_svfprintf_r+0x220>
  4021a0:	aa25      	add	r2, sp, #148	; 0x94
  4021a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021a4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4021a6:	f003 fa2b 	bl	405600 <__ssprint_r>
  4021aa:	2800      	cmp	r0, #0
  4021ac:	f47f aac8 	bne.w	401740 <_svfprintf_r+0x1a4>
  4021b0:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4021b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4021b6:	46c8      	mov	r8, r9
  4021b8:	f7ff bb5e 	b.w	401878 <_svfprintf_r+0x2dc>
  4021bc:	1e5e      	subs	r6, r3, #1
  4021be:	2e00      	cmp	r6, #0
  4021c0:	f77f af0a 	ble.w	401fd8 <_svfprintf_r+0xa3c>
  4021c4:	2e10      	cmp	r6, #16
  4021c6:	4d03      	ldr	r5, [pc, #12]	; (4021d4 <_svfprintf_r+0xc38>)
  4021c8:	dd22      	ble.n	402210 <_svfprintf_r+0xc74>
  4021ca:	4622      	mov	r2, r4
  4021cc:	f04f 0b10 	mov.w	fp, #16
  4021d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4021d2:	e006      	b.n	4021e2 <_svfprintf_r+0xc46>
  4021d4:	00406688 	.word	0x00406688
  4021d8:	3e10      	subs	r6, #16
  4021da:	2e10      	cmp	r6, #16
  4021dc:	f108 0808 	add.w	r8, r8, #8
  4021e0:	dd15      	ble.n	40220e <_svfprintf_r+0xc72>
  4021e2:	3701      	adds	r7, #1
  4021e4:	3210      	adds	r2, #16
  4021e6:	2f07      	cmp	r7, #7
  4021e8:	9227      	str	r2, [sp, #156]	; 0x9c
  4021ea:	9726      	str	r7, [sp, #152]	; 0x98
  4021ec:	e888 0820 	stmia.w	r8, {r5, fp}
  4021f0:	ddf2      	ble.n	4021d8 <_svfprintf_r+0xc3c>
  4021f2:	aa25      	add	r2, sp, #148	; 0x94
  4021f4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4021f6:	4620      	mov	r0, r4
  4021f8:	f003 fa02 	bl	405600 <__ssprint_r>
  4021fc:	2800      	cmp	r0, #0
  4021fe:	f47f aa9f 	bne.w	401740 <_svfprintf_r+0x1a4>
  402202:	3e10      	subs	r6, #16
  402204:	2e10      	cmp	r6, #16
  402206:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402208:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40220a:	46c8      	mov	r8, r9
  40220c:	dce9      	bgt.n	4021e2 <_svfprintf_r+0xc46>
  40220e:	4614      	mov	r4, r2
  402210:	3701      	adds	r7, #1
  402212:	4434      	add	r4, r6
  402214:	2f07      	cmp	r7, #7
  402216:	9427      	str	r4, [sp, #156]	; 0x9c
  402218:	9726      	str	r7, [sp, #152]	; 0x98
  40221a:	e888 0060 	stmia.w	r8, {r5, r6}
  40221e:	f77f aed9 	ble.w	401fd4 <_svfprintf_r+0xa38>
  402222:	aa25      	add	r2, sp, #148	; 0x94
  402224:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402226:	980c      	ldr	r0, [sp, #48]	; 0x30
  402228:	f003 f9ea 	bl	405600 <__ssprint_r>
  40222c:	2800      	cmp	r0, #0
  40222e:	f47f aa87 	bne.w	401740 <_svfprintf_r+0x1a4>
  402232:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402234:	9f26      	ldr	r7, [sp, #152]	; 0x98
  402236:	46c8      	mov	r8, r9
  402238:	e6ce      	b.n	401fd8 <_svfprintf_r+0xa3c>
  40223a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40223c:	6814      	ldr	r4, [r2, #0]
  40223e:	4613      	mov	r3, r2
  402240:	3304      	adds	r3, #4
  402242:	17e5      	asrs	r5, r4, #31
  402244:	930f      	str	r3, [sp, #60]	; 0x3c
  402246:	4622      	mov	r2, r4
  402248:	462b      	mov	r3, r5
  40224a:	e4fa      	b.n	401c42 <_svfprintf_r+0x6a6>
  40224c:	3204      	adds	r2, #4
  40224e:	681c      	ldr	r4, [r3, #0]
  402250:	920f      	str	r2, [sp, #60]	; 0x3c
  402252:	2301      	movs	r3, #1
  402254:	2500      	movs	r5, #0
  402256:	f7ff ba94 	b.w	401782 <_svfprintf_r+0x1e6>
  40225a:	681c      	ldr	r4, [r3, #0]
  40225c:	3304      	adds	r3, #4
  40225e:	930f      	str	r3, [sp, #60]	; 0x3c
  402260:	2500      	movs	r5, #0
  402262:	e421      	b.n	401aa8 <_svfprintf_r+0x50c>
  402264:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402266:	460a      	mov	r2, r1
  402268:	3204      	adds	r2, #4
  40226a:	680c      	ldr	r4, [r1, #0]
  40226c:	920f      	str	r2, [sp, #60]	; 0x3c
  40226e:	2500      	movs	r5, #0
  402270:	f7ff ba87 	b.w	401782 <_svfprintf_r+0x1e6>
  402274:	4614      	mov	r4, r2
  402276:	3301      	adds	r3, #1
  402278:	4434      	add	r4, r6
  40227a:	2b07      	cmp	r3, #7
  40227c:	9427      	str	r4, [sp, #156]	; 0x9c
  40227e:	9326      	str	r3, [sp, #152]	; 0x98
  402280:	e888 0060 	stmia.w	r8, {r5, r6}
  402284:	f77f ab68 	ble.w	401958 <_svfprintf_r+0x3bc>
  402288:	e6b3      	b.n	401ff2 <_svfprintf_r+0xa56>
  40228a:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40228e:	f8cd b01c 	str.w	fp, [sp, #28]
  402292:	ae42      	add	r6, sp, #264	; 0x108
  402294:	3430      	adds	r4, #48	; 0x30
  402296:	2301      	movs	r3, #1
  402298:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40229c:	930e      	str	r3, [sp, #56]	; 0x38
  40229e:	f7ff ba8d 	b.w	4017bc <_svfprintf_r+0x220>
  4022a2:	aa25      	add	r2, sp, #148	; 0x94
  4022a4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4022a6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4022a8:	f003 f9aa 	bl	405600 <__ssprint_r>
  4022ac:	2800      	cmp	r0, #0
  4022ae:	f47f aa47 	bne.w	401740 <_svfprintf_r+0x1a4>
  4022b2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4022b4:	46c8      	mov	r8, r9
  4022b6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  4022b8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4022ba:	429a      	cmp	r2, r3
  4022bc:	db44      	blt.n	402348 <_svfprintf_r+0xdac>
  4022be:	9b07      	ldr	r3, [sp, #28]
  4022c0:	07d9      	lsls	r1, r3, #31
  4022c2:	d441      	bmi.n	402348 <_svfprintf_r+0xdac>
  4022c4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4022c6:	9812      	ldr	r0, [sp, #72]	; 0x48
  4022c8:	1a9a      	subs	r2, r3, r2
  4022ca:	1a1d      	subs	r5, r3, r0
  4022cc:	4295      	cmp	r5, r2
  4022ce:	bfa8      	it	ge
  4022d0:	4615      	movge	r5, r2
  4022d2:	2d00      	cmp	r5, #0
  4022d4:	dd0e      	ble.n	4022f4 <_svfprintf_r+0xd58>
  4022d6:	9926      	ldr	r1, [sp, #152]	; 0x98
  4022d8:	f8c8 5004 	str.w	r5, [r8, #4]
  4022dc:	3101      	adds	r1, #1
  4022de:	4406      	add	r6, r0
  4022e0:	442c      	add	r4, r5
  4022e2:	2907      	cmp	r1, #7
  4022e4:	f8c8 6000 	str.w	r6, [r8]
  4022e8:	9427      	str	r4, [sp, #156]	; 0x9c
  4022ea:	9126      	str	r1, [sp, #152]	; 0x98
  4022ec:	f300 823b 	bgt.w	402766 <_svfprintf_r+0x11ca>
  4022f0:	f108 0808 	add.w	r8, r8, #8
  4022f4:	2d00      	cmp	r5, #0
  4022f6:	bfac      	ite	ge
  4022f8:	1b56      	subge	r6, r2, r5
  4022fa:	4616      	movlt	r6, r2
  4022fc:	2e00      	cmp	r6, #0
  4022fe:	f77f ab2d 	ble.w	40195c <_svfprintf_r+0x3c0>
  402302:	2e10      	cmp	r6, #16
  402304:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402306:	4db0      	ldr	r5, [pc, #704]	; (4025c8 <_svfprintf_r+0x102c>)
  402308:	ddb5      	ble.n	402276 <_svfprintf_r+0xcda>
  40230a:	4622      	mov	r2, r4
  40230c:	2710      	movs	r7, #16
  40230e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402312:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  402314:	e004      	b.n	402320 <_svfprintf_r+0xd84>
  402316:	f108 0808 	add.w	r8, r8, #8
  40231a:	3e10      	subs	r6, #16
  40231c:	2e10      	cmp	r6, #16
  40231e:	dda9      	ble.n	402274 <_svfprintf_r+0xcd8>
  402320:	3301      	adds	r3, #1
  402322:	3210      	adds	r2, #16
  402324:	2b07      	cmp	r3, #7
  402326:	9227      	str	r2, [sp, #156]	; 0x9c
  402328:	9326      	str	r3, [sp, #152]	; 0x98
  40232a:	e888 00a0 	stmia.w	r8, {r5, r7}
  40232e:	ddf2      	ble.n	402316 <_svfprintf_r+0xd7a>
  402330:	aa25      	add	r2, sp, #148	; 0x94
  402332:	4621      	mov	r1, r4
  402334:	4658      	mov	r0, fp
  402336:	f003 f963 	bl	405600 <__ssprint_r>
  40233a:	2800      	cmp	r0, #0
  40233c:	f47f aa00 	bne.w	401740 <_svfprintf_r+0x1a4>
  402340:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402342:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402344:	46c8      	mov	r8, r9
  402346:	e7e8      	b.n	40231a <_svfprintf_r+0xd7e>
  402348:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40234a:	9819      	ldr	r0, [sp, #100]	; 0x64
  40234c:	991a      	ldr	r1, [sp, #104]	; 0x68
  40234e:	f8c8 1000 	str.w	r1, [r8]
  402352:	3301      	adds	r3, #1
  402354:	4404      	add	r4, r0
  402356:	2b07      	cmp	r3, #7
  402358:	9427      	str	r4, [sp, #156]	; 0x9c
  40235a:	f8c8 0004 	str.w	r0, [r8, #4]
  40235e:	9326      	str	r3, [sp, #152]	; 0x98
  402360:	f300 81f5 	bgt.w	40274e <_svfprintf_r+0x11b2>
  402364:	f108 0808 	add.w	r8, r8, #8
  402368:	e7ac      	b.n	4022c4 <_svfprintf_r+0xd28>
  40236a:	9b07      	ldr	r3, [sp, #28]
  40236c:	07da      	lsls	r2, r3, #31
  40236e:	f53f adfe 	bmi.w	401f6e <_svfprintf_r+0x9d2>
  402372:	3701      	adds	r7, #1
  402374:	3401      	adds	r4, #1
  402376:	2301      	movs	r3, #1
  402378:	2f07      	cmp	r7, #7
  40237a:	9427      	str	r4, [sp, #156]	; 0x9c
  40237c:	9726      	str	r7, [sp, #152]	; 0x98
  40237e:	f8c8 6000 	str.w	r6, [r8]
  402382:	f8c8 3004 	str.w	r3, [r8, #4]
  402386:	f77f ae25 	ble.w	401fd4 <_svfprintf_r+0xa38>
  40238a:	e74a      	b.n	402222 <_svfprintf_r+0xc86>
  40238c:	aa25      	add	r2, sp, #148	; 0x94
  40238e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402390:	980c      	ldr	r0, [sp, #48]	; 0x30
  402392:	f003 f935 	bl	405600 <__ssprint_r>
  402396:	2800      	cmp	r0, #0
  402398:	f47f a9d2 	bne.w	401740 <_svfprintf_r+0x1a4>
  40239c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40239e:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4023a0:	46c8      	mov	r8, r9
  4023a2:	e5f2      	b.n	401f8a <_svfprintf_r+0x9ee>
  4023a4:	aa25      	add	r2, sp, #148	; 0x94
  4023a6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023a8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023aa:	f003 f929 	bl	405600 <__ssprint_r>
  4023ae:	2800      	cmp	r0, #0
  4023b0:	f47f a9c6 	bne.w	401740 <_svfprintf_r+0x1a4>
  4023b4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023b6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4023b8:	46c8      	mov	r8, r9
  4023ba:	e5f5      	b.n	401fa8 <_svfprintf_r+0xa0c>
  4023bc:	464e      	mov	r6, r9
  4023be:	f7ff b9fd 	b.w	4017bc <_svfprintf_r+0x220>
  4023c2:	aa25      	add	r2, sp, #148	; 0x94
  4023c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4023c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4023c8:	f003 f91a 	bl	405600 <__ssprint_r>
  4023cc:	2800      	cmp	r0, #0
  4023ce:	f47f a9b7 	bne.w	401740 <_svfprintf_r+0x1a4>
  4023d2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4023d4:	46c8      	mov	r8, r9
  4023d6:	f7ff ba72 	b.w	4018be <_svfprintf_r+0x322>
  4023da:	9c15      	ldr	r4, [sp, #84]	; 0x54
  4023dc:	4622      	mov	r2, r4
  4023de:	4620      	mov	r0, r4
  4023e0:	9c14      	ldr	r4, [sp, #80]	; 0x50
  4023e2:	4623      	mov	r3, r4
  4023e4:	4621      	mov	r1, r4
  4023e6:	f003 ff57 	bl	406298 <__aeabi_dcmpun>
  4023ea:	2800      	cmp	r0, #0
  4023ec:	f040 8286 	bne.w	4028fc <_svfprintf_r+0x1360>
  4023f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4023f2:	3301      	adds	r3, #1
  4023f4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4023f6:	f023 0320 	bic.w	r3, r3, #32
  4023fa:	930e      	str	r3, [sp, #56]	; 0x38
  4023fc:	f000 81e2 	beq.w	4027c4 <_svfprintf_r+0x1228>
  402400:	2b47      	cmp	r3, #71	; 0x47
  402402:	f000 811e 	beq.w	402642 <_svfprintf_r+0x10a6>
  402406:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40240a:	9307      	str	r3, [sp, #28]
  40240c:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40240e:	1e1f      	subs	r7, r3, #0
  402410:	9b15      	ldr	r3, [sp, #84]	; 0x54
  402412:	9308      	str	r3, [sp, #32]
  402414:	bfbb      	ittet	lt
  402416:	463b      	movlt	r3, r7
  402418:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40241c:	2300      	movge	r3, #0
  40241e:	232d      	movlt	r3, #45	; 0x2d
  402420:	9310      	str	r3, [sp, #64]	; 0x40
  402422:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402424:	2b66      	cmp	r3, #102	; 0x66
  402426:	f000 81bb 	beq.w	4027a0 <_svfprintf_r+0x1204>
  40242a:	2b46      	cmp	r3, #70	; 0x46
  40242c:	f000 80df 	beq.w	4025ee <_svfprintf_r+0x1052>
  402430:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402432:	9a08      	ldr	r2, [sp, #32]
  402434:	2b45      	cmp	r3, #69	; 0x45
  402436:	bf0c      	ite	eq
  402438:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40243a:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40243c:	a823      	add	r0, sp, #140	; 0x8c
  40243e:	a920      	add	r1, sp, #128	; 0x80
  402440:	bf08      	it	eq
  402442:	1c5d      	addeq	r5, r3, #1
  402444:	9004      	str	r0, [sp, #16]
  402446:	9103      	str	r1, [sp, #12]
  402448:	a81f      	add	r0, sp, #124	; 0x7c
  40244a:	2102      	movs	r1, #2
  40244c:	463b      	mov	r3, r7
  40244e:	9002      	str	r0, [sp, #8]
  402450:	9501      	str	r5, [sp, #4]
  402452:	9100      	str	r1, [sp, #0]
  402454:	980c      	ldr	r0, [sp, #48]	; 0x30
  402456:	f000 fbd7 	bl	402c08 <_dtoa_r>
  40245a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40245c:	2b67      	cmp	r3, #103	; 0x67
  40245e:	4606      	mov	r6, r0
  402460:	f040 81e0 	bne.w	402824 <_svfprintf_r+0x1288>
  402464:	f01b 0f01 	tst.w	fp, #1
  402468:	f000 8246 	beq.w	4028f8 <_svfprintf_r+0x135c>
  40246c:	1974      	adds	r4, r6, r5
  40246e:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402470:	9808      	ldr	r0, [sp, #32]
  402472:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  402474:	4639      	mov	r1, r7
  402476:	f003 fedd 	bl	406234 <__aeabi_dcmpeq>
  40247a:	2800      	cmp	r0, #0
  40247c:	f040 8165 	bne.w	40274a <_svfprintf_r+0x11ae>
  402480:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402482:	42a3      	cmp	r3, r4
  402484:	d206      	bcs.n	402494 <_svfprintf_r+0xef8>
  402486:	2130      	movs	r1, #48	; 0x30
  402488:	1c5a      	adds	r2, r3, #1
  40248a:	9223      	str	r2, [sp, #140]	; 0x8c
  40248c:	7019      	strb	r1, [r3, #0]
  40248e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402490:	429c      	cmp	r4, r3
  402492:	d8f9      	bhi.n	402488 <_svfprintf_r+0xeec>
  402494:	1b9b      	subs	r3, r3, r6
  402496:	9313      	str	r3, [sp, #76]	; 0x4c
  402498:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40249a:	2b47      	cmp	r3, #71	; 0x47
  40249c:	f000 80e9 	beq.w	402672 <_svfprintf_r+0x10d6>
  4024a0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4024a2:	2b65      	cmp	r3, #101	; 0x65
  4024a4:	f340 81cd 	ble.w	402842 <_svfprintf_r+0x12a6>
  4024a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4024aa:	2b66      	cmp	r3, #102	; 0x66
  4024ac:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4024ae:	9312      	str	r3, [sp, #72]	; 0x48
  4024b0:	f000 819e 	beq.w	4027f0 <_svfprintf_r+0x1254>
  4024b4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4024b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4024b8:	4619      	mov	r1, r3
  4024ba:	4291      	cmp	r1, r2
  4024bc:	f300 818a 	bgt.w	4027d4 <_svfprintf_r+0x1238>
  4024c0:	f01b 0f01 	tst.w	fp, #1
  4024c4:	f040 8213 	bne.w	4028ee <_svfprintf_r+0x1352>
  4024c8:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4024cc:	9308      	str	r3, [sp, #32]
  4024ce:	2367      	movs	r3, #103	; 0x67
  4024d0:	920e      	str	r2, [sp, #56]	; 0x38
  4024d2:	9311      	str	r3, [sp, #68]	; 0x44
  4024d4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4024d6:	2b00      	cmp	r3, #0
  4024d8:	f040 80c4 	bne.w	402664 <_svfprintf_r+0x10c8>
  4024dc:	930a      	str	r3, [sp, #40]	; 0x28
  4024de:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4024e2:	f7ff b973 	b.w	4017cc <_svfprintf_r+0x230>
  4024e6:	4635      	mov	r5, r6
  4024e8:	460c      	mov	r4, r1
  4024ea:	4646      	mov	r6, r8
  4024ec:	4690      	mov	r8, r2
  4024ee:	3301      	adds	r3, #1
  4024f0:	443c      	add	r4, r7
  4024f2:	2b07      	cmp	r3, #7
  4024f4:	9427      	str	r4, [sp, #156]	; 0x9c
  4024f6:	9326      	str	r3, [sp, #152]	; 0x98
  4024f8:	e888 00a0 	stmia.w	r8, {r5, r7}
  4024fc:	f73f aed1 	bgt.w	4022a2 <_svfprintf_r+0xd06>
  402500:	f108 0808 	add.w	r8, r8, #8
  402504:	e6d7      	b.n	4022b6 <_svfprintf_r+0xd1a>
  402506:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402508:	6813      	ldr	r3, [r2, #0]
  40250a:	3204      	adds	r2, #4
  40250c:	920f      	str	r2, [sp, #60]	; 0x3c
  40250e:	9a09      	ldr	r2, [sp, #36]	; 0x24
  402510:	601a      	str	r2, [r3, #0]
  402512:	f7ff b86a 	b.w	4015ea <_svfprintf_r+0x4e>
  402516:	aa25      	add	r2, sp, #148	; 0x94
  402518:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40251a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40251c:	f003 f870 	bl	405600 <__ssprint_r>
  402520:	2800      	cmp	r0, #0
  402522:	f47f a90d 	bne.w	401740 <_svfprintf_r+0x1a4>
  402526:	46c8      	mov	r8, r9
  402528:	e48d      	b.n	401e46 <_svfprintf_r+0x8aa>
  40252a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40252c:	4a27      	ldr	r2, [pc, #156]	; (4025cc <_svfprintf_r+0x1030>)
  40252e:	f8c8 2000 	str.w	r2, [r8]
  402532:	3301      	adds	r3, #1
  402534:	3401      	adds	r4, #1
  402536:	2201      	movs	r2, #1
  402538:	2b07      	cmp	r3, #7
  40253a:	9427      	str	r4, [sp, #156]	; 0x9c
  40253c:	9326      	str	r3, [sp, #152]	; 0x98
  40253e:	f8c8 2004 	str.w	r2, [r8, #4]
  402542:	dc72      	bgt.n	40262a <_svfprintf_r+0x108e>
  402544:	f108 0808 	add.w	r8, r8, #8
  402548:	b929      	cbnz	r1, 402556 <_svfprintf_r+0xfba>
  40254a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40254c:	b91b      	cbnz	r3, 402556 <_svfprintf_r+0xfba>
  40254e:	9b07      	ldr	r3, [sp, #28]
  402550:	07d8      	lsls	r0, r3, #31
  402552:	f57f aa03 	bpl.w	40195c <_svfprintf_r+0x3c0>
  402556:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402558:	9819      	ldr	r0, [sp, #100]	; 0x64
  40255a:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40255c:	f8c8 2000 	str.w	r2, [r8]
  402560:	3301      	adds	r3, #1
  402562:	4602      	mov	r2, r0
  402564:	4422      	add	r2, r4
  402566:	2b07      	cmp	r3, #7
  402568:	9227      	str	r2, [sp, #156]	; 0x9c
  40256a:	f8c8 0004 	str.w	r0, [r8, #4]
  40256e:	9326      	str	r3, [sp, #152]	; 0x98
  402570:	f300 818d 	bgt.w	40288e <_svfprintf_r+0x12f2>
  402574:	f108 0808 	add.w	r8, r8, #8
  402578:	2900      	cmp	r1, #0
  40257a:	f2c0 8165 	blt.w	402848 <_svfprintf_r+0x12ac>
  40257e:	9913      	ldr	r1, [sp, #76]	; 0x4c
  402580:	f8c8 6000 	str.w	r6, [r8]
  402584:	3301      	adds	r3, #1
  402586:	188c      	adds	r4, r1, r2
  402588:	2b07      	cmp	r3, #7
  40258a:	9427      	str	r4, [sp, #156]	; 0x9c
  40258c:	9326      	str	r3, [sp, #152]	; 0x98
  40258e:	f8c8 1004 	str.w	r1, [r8, #4]
  402592:	f77f a9e1 	ble.w	401958 <_svfprintf_r+0x3bc>
  402596:	e52c      	b.n	401ff2 <_svfprintf_r+0xa56>
  402598:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40259a:	9909      	ldr	r1, [sp, #36]	; 0x24
  40259c:	6813      	ldr	r3, [r2, #0]
  40259e:	17cd      	asrs	r5, r1, #31
  4025a0:	4608      	mov	r0, r1
  4025a2:	3204      	adds	r2, #4
  4025a4:	4629      	mov	r1, r5
  4025a6:	920f      	str	r2, [sp, #60]	; 0x3c
  4025a8:	e9c3 0100 	strd	r0, r1, [r3]
  4025ac:	f7ff b81d 	b.w	4015ea <_svfprintf_r+0x4e>
  4025b0:	aa25      	add	r2, sp, #148	; 0x94
  4025b2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4025b4:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025b6:	f003 f823 	bl	405600 <__ssprint_r>
  4025ba:	2800      	cmp	r0, #0
  4025bc:	f47f a8c0 	bne.w	401740 <_svfprintf_r+0x1a4>
  4025c0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4025c2:	46c8      	mov	r8, r9
  4025c4:	e458      	b.n	401e78 <_svfprintf_r+0x8dc>
  4025c6:	bf00      	nop
  4025c8:	00406688 	.word	0x00406688
  4025cc:	00406674 	.word	0x00406674
  4025d0:	2140      	movs	r1, #64	; 0x40
  4025d2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4025d4:	f001 fefa 	bl	4043cc <_malloc_r>
  4025d8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4025da:	6010      	str	r0, [r2, #0]
  4025dc:	6110      	str	r0, [r2, #16]
  4025de:	2800      	cmp	r0, #0
  4025e0:	f000 81f2 	beq.w	4029c8 <_svfprintf_r+0x142c>
  4025e4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4025e6:	2340      	movs	r3, #64	; 0x40
  4025e8:	6153      	str	r3, [r2, #20]
  4025ea:	f7fe bfee 	b.w	4015ca <_svfprintf_r+0x2e>
  4025ee:	a823      	add	r0, sp, #140	; 0x8c
  4025f0:	a920      	add	r1, sp, #128	; 0x80
  4025f2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  4025f4:	9004      	str	r0, [sp, #16]
  4025f6:	9103      	str	r1, [sp, #12]
  4025f8:	a81f      	add	r0, sp, #124	; 0x7c
  4025fa:	2103      	movs	r1, #3
  4025fc:	9002      	str	r0, [sp, #8]
  4025fe:	9a08      	ldr	r2, [sp, #32]
  402600:	9401      	str	r4, [sp, #4]
  402602:	463b      	mov	r3, r7
  402604:	9100      	str	r1, [sp, #0]
  402606:	980c      	ldr	r0, [sp, #48]	; 0x30
  402608:	f000 fafe 	bl	402c08 <_dtoa_r>
  40260c:	4625      	mov	r5, r4
  40260e:	4606      	mov	r6, r0
  402610:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402612:	2b46      	cmp	r3, #70	; 0x46
  402614:	eb06 0405 	add.w	r4, r6, r5
  402618:	f47f af29 	bne.w	40246e <_svfprintf_r+0xed2>
  40261c:	7833      	ldrb	r3, [r6, #0]
  40261e:	2b30      	cmp	r3, #48	; 0x30
  402620:	f000 8178 	beq.w	402914 <_svfprintf_r+0x1378>
  402624:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  402626:	442c      	add	r4, r5
  402628:	e721      	b.n	40246e <_svfprintf_r+0xed2>
  40262a:	aa25      	add	r2, sp, #148	; 0x94
  40262c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40262e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402630:	f002 ffe6 	bl	405600 <__ssprint_r>
  402634:	2800      	cmp	r0, #0
  402636:	f47f a883 	bne.w	401740 <_svfprintf_r+0x1a4>
  40263a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40263c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40263e:	46c8      	mov	r8, r9
  402640:	e782      	b.n	402548 <_svfprintf_r+0xfac>
  402642:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402644:	2b00      	cmp	r3, #0
  402646:	bf08      	it	eq
  402648:	2301      	moveq	r3, #1
  40264a:	930a      	str	r3, [sp, #40]	; 0x28
  40264c:	e6db      	b.n	402406 <_svfprintf_r+0xe6a>
  40264e:	4630      	mov	r0, r6
  402650:	940a      	str	r4, [sp, #40]	; 0x28
  402652:	f7fe ff35 	bl	4014c0 <strlen>
  402656:	950f      	str	r5, [sp, #60]	; 0x3c
  402658:	900e      	str	r0, [sp, #56]	; 0x38
  40265a:	f8cd b01c 	str.w	fp, [sp, #28]
  40265e:	4603      	mov	r3, r0
  402660:	f7ff b9f9 	b.w	401a56 <_svfprintf_r+0x4ba>
  402664:	272d      	movs	r7, #45	; 0x2d
  402666:	2300      	movs	r3, #0
  402668:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40266c:	930a      	str	r3, [sp, #40]	; 0x28
  40266e:	f7ff b8ae 	b.w	4017ce <_svfprintf_r+0x232>
  402672:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402674:	9312      	str	r3, [sp, #72]	; 0x48
  402676:	461a      	mov	r2, r3
  402678:	3303      	adds	r3, #3
  40267a:	db04      	blt.n	402686 <_svfprintf_r+0x10ea>
  40267c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40267e:	4619      	mov	r1, r3
  402680:	4291      	cmp	r1, r2
  402682:	f6bf af17 	bge.w	4024b4 <_svfprintf_r+0xf18>
  402686:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402688:	3b02      	subs	r3, #2
  40268a:	9311      	str	r3, [sp, #68]	; 0x44
  40268c:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  402690:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  402694:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402696:	3b01      	subs	r3, #1
  402698:	2b00      	cmp	r3, #0
  40269a:	931f      	str	r3, [sp, #124]	; 0x7c
  40269c:	bfbd      	ittte	lt
  40269e:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4026a0:	f1c3 0301 	rsblt	r3, r3, #1
  4026a4:	222d      	movlt	r2, #45	; 0x2d
  4026a6:	222b      	movge	r2, #43	; 0x2b
  4026a8:	2b09      	cmp	r3, #9
  4026aa:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4026ae:	f340 8116 	ble.w	4028de <_svfprintf_r+0x1342>
  4026b2:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4026b6:	4620      	mov	r0, r4
  4026b8:	4dab      	ldr	r5, [pc, #684]	; (402968 <_svfprintf_r+0x13cc>)
  4026ba:	e000      	b.n	4026be <_svfprintf_r+0x1122>
  4026bc:	4610      	mov	r0, r2
  4026be:	fb85 1203 	smull	r1, r2, r5, r3
  4026c2:	17d9      	asrs	r1, r3, #31
  4026c4:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  4026c8:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  4026cc:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  4026d0:	3230      	adds	r2, #48	; 0x30
  4026d2:	2909      	cmp	r1, #9
  4026d4:	f800 2c01 	strb.w	r2, [r0, #-1]
  4026d8:	460b      	mov	r3, r1
  4026da:	f100 32ff 	add.w	r2, r0, #4294967295
  4026de:	dced      	bgt.n	4026bc <_svfprintf_r+0x1120>
  4026e0:	3330      	adds	r3, #48	; 0x30
  4026e2:	3802      	subs	r0, #2
  4026e4:	b2d9      	uxtb	r1, r3
  4026e6:	4284      	cmp	r4, r0
  4026e8:	f802 1c01 	strb.w	r1, [r2, #-1]
  4026ec:	f240 8165 	bls.w	4029ba <_svfprintf_r+0x141e>
  4026f0:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  4026f4:	4613      	mov	r3, r2
  4026f6:	e001      	b.n	4026fc <_svfprintf_r+0x1160>
  4026f8:	f813 1b01 	ldrb.w	r1, [r3], #1
  4026fc:	f800 1b01 	strb.w	r1, [r0], #1
  402700:	42a3      	cmp	r3, r4
  402702:	d1f9      	bne.n	4026f8 <_svfprintf_r+0x115c>
  402704:	3301      	adds	r3, #1
  402706:	1a9b      	subs	r3, r3, r2
  402708:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40270c:	4413      	add	r3, r2
  40270e:	aa21      	add	r2, sp, #132	; 0x84
  402710:	1a9b      	subs	r3, r3, r2
  402712:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  402714:	931b      	str	r3, [sp, #108]	; 0x6c
  402716:	2a01      	cmp	r2, #1
  402718:	4413      	add	r3, r2
  40271a:	930e      	str	r3, [sp, #56]	; 0x38
  40271c:	f340 8119 	ble.w	402952 <_svfprintf_r+0x13b6>
  402720:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  402722:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402724:	4413      	add	r3, r2
  402726:	930e      	str	r3, [sp, #56]	; 0x38
  402728:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40272c:	9308      	str	r3, [sp, #32]
  40272e:	2300      	movs	r3, #0
  402730:	9312      	str	r3, [sp, #72]	; 0x48
  402732:	e6cf      	b.n	4024d4 <_svfprintf_r+0xf38>
  402734:	aa25      	add	r2, sp, #148	; 0x94
  402736:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402738:	980c      	ldr	r0, [sp, #48]	; 0x30
  40273a:	f002 ff61 	bl	405600 <__ssprint_r>
  40273e:	2800      	cmp	r0, #0
  402740:	f47e affe 	bne.w	401740 <_svfprintf_r+0x1a4>
  402744:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402746:	46c8      	mov	r8, r9
  402748:	e4d7      	b.n	4020fa <_svfprintf_r+0xb5e>
  40274a:	4623      	mov	r3, r4
  40274c:	e6a2      	b.n	402494 <_svfprintf_r+0xef8>
  40274e:	aa25      	add	r2, sp, #148	; 0x94
  402750:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402752:	980c      	ldr	r0, [sp, #48]	; 0x30
  402754:	f002 ff54 	bl	405600 <__ssprint_r>
  402758:	2800      	cmp	r0, #0
  40275a:	f47e aff1 	bne.w	401740 <_svfprintf_r+0x1a4>
  40275e:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402760:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402762:	46c8      	mov	r8, r9
  402764:	e5ae      	b.n	4022c4 <_svfprintf_r+0xd28>
  402766:	aa25      	add	r2, sp, #148	; 0x94
  402768:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40276a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40276c:	f002 ff48 	bl	405600 <__ssprint_r>
  402770:	2800      	cmp	r0, #0
  402772:	f47e afe5 	bne.w	401740 <_svfprintf_r+0x1a4>
  402776:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  402778:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40277a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40277c:	1a9a      	subs	r2, r3, r2
  40277e:	46c8      	mov	r8, r9
  402780:	e5b8      	b.n	4022f4 <_svfprintf_r+0xd58>
  402782:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402784:	9612      	str	r6, [sp, #72]	; 0x48
  402786:	2b06      	cmp	r3, #6
  402788:	bf28      	it	cs
  40278a:	2306      	movcs	r3, #6
  40278c:	960a      	str	r6, [sp, #40]	; 0x28
  40278e:	4637      	mov	r7, r6
  402790:	9308      	str	r3, [sp, #32]
  402792:	950f      	str	r5, [sp, #60]	; 0x3c
  402794:	f8cd b01c 	str.w	fp, [sp, #28]
  402798:	930e      	str	r3, [sp, #56]	; 0x38
  40279a:	4e74      	ldr	r6, [pc, #464]	; (40296c <_svfprintf_r+0x13d0>)
  40279c:	f7ff b816 	b.w	4017cc <_svfprintf_r+0x230>
  4027a0:	a823      	add	r0, sp, #140	; 0x8c
  4027a2:	a920      	add	r1, sp, #128	; 0x80
  4027a4:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  4027a6:	9004      	str	r0, [sp, #16]
  4027a8:	9103      	str	r1, [sp, #12]
  4027aa:	a81f      	add	r0, sp, #124	; 0x7c
  4027ac:	2103      	movs	r1, #3
  4027ae:	9002      	str	r0, [sp, #8]
  4027b0:	9a08      	ldr	r2, [sp, #32]
  4027b2:	9501      	str	r5, [sp, #4]
  4027b4:	463b      	mov	r3, r7
  4027b6:	9100      	str	r1, [sp, #0]
  4027b8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4027ba:	f000 fa25 	bl	402c08 <_dtoa_r>
  4027be:	4606      	mov	r6, r0
  4027c0:	1944      	adds	r4, r0, r5
  4027c2:	e72b      	b.n	40261c <_svfprintf_r+0x1080>
  4027c4:	2306      	movs	r3, #6
  4027c6:	930a      	str	r3, [sp, #40]	; 0x28
  4027c8:	e61d      	b.n	402406 <_svfprintf_r+0xe6a>
  4027ca:	272d      	movs	r7, #45	; 0x2d
  4027cc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4027d0:	f7ff bacd 	b.w	401d6e <_svfprintf_r+0x7d2>
  4027d4:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4027d6:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4027d8:	4413      	add	r3, r2
  4027da:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4027dc:	930e      	str	r3, [sp, #56]	; 0x38
  4027de:	2a00      	cmp	r2, #0
  4027e0:	f340 80b0 	ble.w	402944 <_svfprintf_r+0x13a8>
  4027e4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4027e8:	9308      	str	r3, [sp, #32]
  4027ea:	2367      	movs	r3, #103	; 0x67
  4027ec:	9311      	str	r3, [sp, #68]	; 0x44
  4027ee:	e671      	b.n	4024d4 <_svfprintf_r+0xf38>
  4027f0:	2b00      	cmp	r3, #0
  4027f2:	f340 80c3 	ble.w	40297c <_svfprintf_r+0x13e0>
  4027f6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4027f8:	2a00      	cmp	r2, #0
  4027fa:	f040 8099 	bne.w	402930 <_svfprintf_r+0x1394>
  4027fe:	f01b 0f01 	tst.w	fp, #1
  402802:	f040 8095 	bne.w	402930 <_svfprintf_r+0x1394>
  402806:	9308      	str	r3, [sp, #32]
  402808:	930e      	str	r3, [sp, #56]	; 0x38
  40280a:	e663      	b.n	4024d4 <_svfprintf_r+0xf38>
  40280c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40280e:	9308      	str	r3, [sp, #32]
  402810:	930e      	str	r3, [sp, #56]	; 0x38
  402812:	900a      	str	r0, [sp, #40]	; 0x28
  402814:	950f      	str	r5, [sp, #60]	; 0x3c
  402816:	f8cd b01c 	str.w	fp, [sp, #28]
  40281a:	9012      	str	r0, [sp, #72]	; 0x48
  40281c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402820:	f7fe bfd4 	b.w	4017cc <_svfprintf_r+0x230>
  402824:	9b11      	ldr	r3, [sp, #68]	; 0x44
  402826:	2b47      	cmp	r3, #71	; 0x47
  402828:	f47f ae20 	bne.w	40246c <_svfprintf_r+0xed0>
  40282c:	f01b 0f01 	tst.w	fp, #1
  402830:	f47f aeee 	bne.w	402610 <_svfprintf_r+0x1074>
  402834:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  402836:	1b9b      	subs	r3, r3, r6
  402838:	9313      	str	r3, [sp, #76]	; 0x4c
  40283a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40283c:	2b47      	cmp	r3, #71	; 0x47
  40283e:	f43f af18 	beq.w	402672 <_svfprintf_r+0x10d6>
  402842:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  402844:	9312      	str	r3, [sp, #72]	; 0x48
  402846:	e721      	b.n	40268c <_svfprintf_r+0x10f0>
  402848:	424f      	negs	r7, r1
  40284a:	3110      	adds	r1, #16
  40284c:	4d48      	ldr	r5, [pc, #288]	; (402970 <_svfprintf_r+0x13d4>)
  40284e:	da2f      	bge.n	4028b0 <_svfprintf_r+0x1314>
  402850:	2410      	movs	r4, #16
  402852:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  402856:	e004      	b.n	402862 <_svfprintf_r+0x12c6>
  402858:	f108 0808 	add.w	r8, r8, #8
  40285c:	3f10      	subs	r7, #16
  40285e:	2f10      	cmp	r7, #16
  402860:	dd26      	ble.n	4028b0 <_svfprintf_r+0x1314>
  402862:	3301      	adds	r3, #1
  402864:	3210      	adds	r2, #16
  402866:	2b07      	cmp	r3, #7
  402868:	9227      	str	r2, [sp, #156]	; 0x9c
  40286a:	9326      	str	r3, [sp, #152]	; 0x98
  40286c:	f8c8 5000 	str.w	r5, [r8]
  402870:	f8c8 4004 	str.w	r4, [r8, #4]
  402874:	ddf0      	ble.n	402858 <_svfprintf_r+0x12bc>
  402876:	aa25      	add	r2, sp, #148	; 0x94
  402878:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40287a:	4658      	mov	r0, fp
  40287c:	f002 fec0 	bl	405600 <__ssprint_r>
  402880:	2800      	cmp	r0, #0
  402882:	f47e af5d 	bne.w	401740 <_svfprintf_r+0x1a4>
  402886:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402888:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40288a:	46c8      	mov	r8, r9
  40288c:	e7e6      	b.n	40285c <_svfprintf_r+0x12c0>
  40288e:	aa25      	add	r2, sp, #148	; 0x94
  402890:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402892:	980c      	ldr	r0, [sp, #48]	; 0x30
  402894:	f002 feb4 	bl	405600 <__ssprint_r>
  402898:	2800      	cmp	r0, #0
  40289a:	f47e af51 	bne.w	401740 <_svfprintf_r+0x1a4>
  40289e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  4028a0:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4028a2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028a4:	46c8      	mov	r8, r9
  4028a6:	e667      	b.n	402578 <_svfprintf_r+0xfdc>
  4028a8:	2000      	movs	r0, #0
  4028aa:	900a      	str	r0, [sp, #40]	; 0x28
  4028ac:	f7fe bed0 	b.w	401650 <_svfprintf_r+0xb4>
  4028b0:	3301      	adds	r3, #1
  4028b2:	443a      	add	r2, r7
  4028b4:	2b07      	cmp	r3, #7
  4028b6:	e888 00a0 	stmia.w	r8, {r5, r7}
  4028ba:	9227      	str	r2, [sp, #156]	; 0x9c
  4028bc:	9326      	str	r3, [sp, #152]	; 0x98
  4028be:	f108 0808 	add.w	r8, r8, #8
  4028c2:	f77f ae5c 	ble.w	40257e <_svfprintf_r+0xfe2>
  4028c6:	aa25      	add	r2, sp, #148	; 0x94
  4028c8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4028ca:	980c      	ldr	r0, [sp, #48]	; 0x30
  4028cc:	f002 fe98 	bl	405600 <__ssprint_r>
  4028d0:	2800      	cmp	r0, #0
  4028d2:	f47e af35 	bne.w	401740 <_svfprintf_r+0x1a4>
  4028d6:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  4028d8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4028da:	46c8      	mov	r8, r9
  4028dc:	e64f      	b.n	40257e <_svfprintf_r+0xfe2>
  4028de:	3330      	adds	r3, #48	; 0x30
  4028e0:	2230      	movs	r2, #48	; 0x30
  4028e2:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4028e6:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4028ea:	ab22      	add	r3, sp, #136	; 0x88
  4028ec:	e70f      	b.n	40270e <_svfprintf_r+0x1172>
  4028ee:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4028f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4028f2:	4413      	add	r3, r2
  4028f4:	930e      	str	r3, [sp, #56]	; 0x38
  4028f6:	e775      	b.n	4027e4 <_svfprintf_r+0x1248>
  4028f8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4028fa:	e5cb      	b.n	402494 <_svfprintf_r+0xef8>
  4028fc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  4028fe:	4e1d      	ldr	r6, [pc, #116]	; (402974 <_svfprintf_r+0x13d8>)
  402900:	2b00      	cmp	r3, #0
  402902:	bfb6      	itet	lt
  402904:	272d      	movlt	r7, #45	; 0x2d
  402906:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40290a:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40290e:	4b1a      	ldr	r3, [pc, #104]	; (402978 <_svfprintf_r+0x13dc>)
  402910:	f7ff ba2f 	b.w	401d72 <_svfprintf_r+0x7d6>
  402914:	9a16      	ldr	r2, [sp, #88]	; 0x58
  402916:	9808      	ldr	r0, [sp, #32]
  402918:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40291a:	4639      	mov	r1, r7
  40291c:	f003 fc8a 	bl	406234 <__aeabi_dcmpeq>
  402920:	2800      	cmp	r0, #0
  402922:	f47f ae7f 	bne.w	402624 <_svfprintf_r+0x1088>
  402926:	f1c5 0501 	rsb	r5, r5, #1
  40292a:	951f      	str	r5, [sp, #124]	; 0x7c
  40292c:	442c      	add	r4, r5
  40292e:	e59e      	b.n	40246e <_svfprintf_r+0xed2>
  402930:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402932:	9a19      	ldr	r2, [sp, #100]	; 0x64
  402934:	4413      	add	r3, r2
  402936:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402938:	441a      	add	r2, r3
  40293a:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40293e:	920e      	str	r2, [sp, #56]	; 0x38
  402940:	9308      	str	r3, [sp, #32]
  402942:	e5c7      	b.n	4024d4 <_svfprintf_r+0xf38>
  402944:	9b12      	ldr	r3, [sp, #72]	; 0x48
  402946:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402948:	f1c3 0301 	rsb	r3, r3, #1
  40294c:	441a      	add	r2, r3
  40294e:	4613      	mov	r3, r2
  402950:	e7d0      	b.n	4028f4 <_svfprintf_r+0x1358>
  402952:	f01b 0301 	ands.w	r3, fp, #1
  402956:	9312      	str	r3, [sp, #72]	; 0x48
  402958:	f47f aee2 	bne.w	402720 <_svfprintf_r+0x1184>
  40295c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40295e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402962:	9308      	str	r3, [sp, #32]
  402964:	e5b6      	b.n	4024d4 <_svfprintf_r+0xf38>
  402966:	bf00      	nop
  402968:	66666667 	.word	0x66666667
  40296c:	0040666c 	.word	0x0040666c
  402970:	00406688 	.word	0x00406688
  402974:	00406640 	.word	0x00406640
  402978:	0040663c 	.word	0x0040663c
  40297c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40297e:	b913      	cbnz	r3, 402986 <_svfprintf_r+0x13ea>
  402980:	f01b 0f01 	tst.w	fp, #1
  402984:	d002      	beq.n	40298c <_svfprintf_r+0x13f0>
  402986:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402988:	3301      	adds	r3, #1
  40298a:	e7d4      	b.n	402936 <_svfprintf_r+0x139a>
  40298c:	2301      	movs	r3, #1
  40298e:	e73a      	b.n	402806 <_svfprintf_r+0x126a>
  402990:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402992:	f89a 3001 	ldrb.w	r3, [sl, #1]
  402996:	6828      	ldr	r0, [r5, #0]
  402998:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40299c:	900a      	str	r0, [sp, #40]	; 0x28
  40299e:	4628      	mov	r0, r5
  4029a0:	3004      	adds	r0, #4
  4029a2:	46a2      	mov	sl, r4
  4029a4:	900f      	str	r0, [sp, #60]	; 0x3c
  4029a6:	f7fe be51 	b.w	40164c <_svfprintf_r+0xb0>
  4029aa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029ae:	f7ff b867 	b.w	401a80 <_svfprintf_r+0x4e4>
  4029b2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029b6:	f7ff ba15 	b.w	401de4 <_svfprintf_r+0x848>
  4029ba:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  4029be:	e6a6      	b.n	40270e <_svfprintf_r+0x1172>
  4029c0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029c4:	f7ff b8eb 	b.w	401b9e <_svfprintf_r+0x602>
  4029c8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4029ca:	230c      	movs	r3, #12
  4029cc:	6013      	str	r3, [r2, #0]
  4029ce:	f04f 33ff 	mov.w	r3, #4294967295
  4029d2:	9309      	str	r3, [sp, #36]	; 0x24
  4029d4:	f7fe bebd 	b.w	401752 <_svfprintf_r+0x1b6>
  4029d8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029dc:	f7ff b99a 	b.w	401d14 <_svfprintf_r+0x778>
  4029e0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029e4:	f7ff b976 	b.w	401cd4 <_svfprintf_r+0x738>
  4029e8:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029ec:	f7ff b959 	b.w	401ca2 <_svfprintf_r+0x706>
  4029f0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4029f4:	f7ff b912 	b.w	401c1c <_svfprintf_r+0x680>

004029f8 <__swsetup_r>:
  4029f8:	b538      	push	{r3, r4, r5, lr}
  4029fa:	4b30      	ldr	r3, [pc, #192]	; (402abc <__swsetup_r+0xc4>)
  4029fc:	681b      	ldr	r3, [r3, #0]
  4029fe:	4605      	mov	r5, r0
  402a00:	460c      	mov	r4, r1
  402a02:	b113      	cbz	r3, 402a0a <__swsetup_r+0x12>
  402a04:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  402a06:	2a00      	cmp	r2, #0
  402a08:	d038      	beq.n	402a7c <__swsetup_r+0x84>
  402a0a:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402a0e:	b293      	uxth	r3, r2
  402a10:	0718      	lsls	r0, r3, #28
  402a12:	d50c      	bpl.n	402a2e <__swsetup_r+0x36>
  402a14:	6920      	ldr	r0, [r4, #16]
  402a16:	b1a8      	cbz	r0, 402a44 <__swsetup_r+0x4c>
  402a18:	f013 0201 	ands.w	r2, r3, #1
  402a1c:	d01e      	beq.n	402a5c <__swsetup_r+0x64>
  402a1e:	6963      	ldr	r3, [r4, #20]
  402a20:	2200      	movs	r2, #0
  402a22:	425b      	negs	r3, r3
  402a24:	61a3      	str	r3, [r4, #24]
  402a26:	60a2      	str	r2, [r4, #8]
  402a28:	b1f0      	cbz	r0, 402a68 <__swsetup_r+0x70>
  402a2a:	2000      	movs	r0, #0
  402a2c:	bd38      	pop	{r3, r4, r5, pc}
  402a2e:	06d9      	lsls	r1, r3, #27
  402a30:	d53c      	bpl.n	402aac <__swsetup_r+0xb4>
  402a32:	0758      	lsls	r0, r3, #29
  402a34:	d426      	bmi.n	402a84 <__swsetup_r+0x8c>
  402a36:	6920      	ldr	r0, [r4, #16]
  402a38:	f042 0308 	orr.w	r3, r2, #8
  402a3c:	81a3      	strh	r3, [r4, #12]
  402a3e:	b29b      	uxth	r3, r3
  402a40:	2800      	cmp	r0, #0
  402a42:	d1e9      	bne.n	402a18 <__swsetup_r+0x20>
  402a44:	f403 7220 	and.w	r2, r3, #640	; 0x280
  402a48:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  402a4c:	d0e4      	beq.n	402a18 <__swsetup_r+0x20>
  402a4e:	4628      	mov	r0, r5
  402a50:	4621      	mov	r1, r4
  402a52:	f001 fc69 	bl	404328 <__smakebuf_r>
  402a56:	89a3      	ldrh	r3, [r4, #12]
  402a58:	6920      	ldr	r0, [r4, #16]
  402a5a:	e7dd      	b.n	402a18 <__swsetup_r+0x20>
  402a5c:	0799      	lsls	r1, r3, #30
  402a5e:	bf58      	it	pl
  402a60:	6962      	ldrpl	r2, [r4, #20]
  402a62:	60a2      	str	r2, [r4, #8]
  402a64:	2800      	cmp	r0, #0
  402a66:	d1e0      	bne.n	402a2a <__swsetup_r+0x32>
  402a68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  402a6c:	061a      	lsls	r2, r3, #24
  402a6e:	d5dd      	bpl.n	402a2c <__swsetup_r+0x34>
  402a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  402a74:	81a3      	strh	r3, [r4, #12]
  402a76:	f04f 30ff 	mov.w	r0, #4294967295
  402a7a:	bd38      	pop	{r3, r4, r5, pc}
  402a7c:	4618      	mov	r0, r3
  402a7e:	f001 f8e5 	bl	403c4c <__sinit>
  402a82:	e7c2      	b.n	402a0a <__swsetup_r+0x12>
  402a84:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402a86:	b151      	cbz	r1, 402a9e <__swsetup_r+0xa6>
  402a88:	f104 0340 	add.w	r3, r4, #64	; 0x40
  402a8c:	4299      	cmp	r1, r3
  402a8e:	d004      	beq.n	402a9a <__swsetup_r+0xa2>
  402a90:	4628      	mov	r0, r5
  402a92:	f001 f97d 	bl	403d90 <_free_r>
  402a96:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402a9a:	2300      	movs	r3, #0
  402a9c:	6323      	str	r3, [r4, #48]	; 0x30
  402a9e:	2300      	movs	r3, #0
  402aa0:	6920      	ldr	r0, [r4, #16]
  402aa2:	6063      	str	r3, [r4, #4]
  402aa4:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  402aa8:	6020      	str	r0, [r4, #0]
  402aaa:	e7c5      	b.n	402a38 <__swsetup_r+0x40>
  402aac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  402ab0:	2309      	movs	r3, #9
  402ab2:	602b      	str	r3, [r5, #0]
  402ab4:	f04f 30ff 	mov.w	r0, #4294967295
  402ab8:	81a2      	strh	r2, [r4, #12]
  402aba:	bd38      	pop	{r3, r4, r5, pc}
  402abc:	20000024 	.word	0x20000024

00402ac0 <register_fini>:
  402ac0:	4b02      	ldr	r3, [pc, #8]	; (402acc <register_fini+0xc>)
  402ac2:	b113      	cbz	r3, 402aca <register_fini+0xa>
  402ac4:	4802      	ldr	r0, [pc, #8]	; (402ad0 <register_fini+0x10>)
  402ac6:	f000 b805 	b.w	402ad4 <atexit>
  402aca:	4770      	bx	lr
  402acc:	00000000 	.word	0x00000000
  402ad0:	00403cbd 	.word	0x00403cbd

00402ad4 <atexit>:
  402ad4:	2300      	movs	r3, #0
  402ad6:	4601      	mov	r1, r0
  402ad8:	461a      	mov	r2, r3
  402ada:	4618      	mov	r0, r3
  402adc:	f002 be32 	b.w	405744 <__register_exitproc>

00402ae0 <quorem>:
  402ae0:	6902      	ldr	r2, [r0, #16]
  402ae2:	690b      	ldr	r3, [r1, #16]
  402ae4:	4293      	cmp	r3, r2
  402ae6:	f300 808d 	bgt.w	402c04 <quorem+0x124>
  402aea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402aee:	f103 38ff 	add.w	r8, r3, #4294967295
  402af2:	f101 0714 	add.w	r7, r1, #20
  402af6:	f100 0b14 	add.w	fp, r0, #20
  402afa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  402afe:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  402b02:	ea4f 0488 	mov.w	r4, r8, lsl #2
  402b06:	b083      	sub	sp, #12
  402b08:	3201      	adds	r2, #1
  402b0a:	fbb3 f9f2 	udiv	r9, r3, r2
  402b0e:	eb0b 0304 	add.w	r3, fp, r4
  402b12:	9400      	str	r4, [sp, #0]
  402b14:	eb07 0a04 	add.w	sl, r7, r4
  402b18:	9301      	str	r3, [sp, #4]
  402b1a:	f1b9 0f00 	cmp.w	r9, #0
  402b1e:	d039      	beq.n	402b94 <quorem+0xb4>
  402b20:	2500      	movs	r5, #0
  402b22:	462e      	mov	r6, r5
  402b24:	46bc      	mov	ip, r7
  402b26:	46de      	mov	lr, fp
  402b28:	f85c 4b04 	ldr.w	r4, [ip], #4
  402b2c:	f8de 3000 	ldr.w	r3, [lr]
  402b30:	b2a2      	uxth	r2, r4
  402b32:	fb09 5502 	mla	r5, r9, r2, r5
  402b36:	0c22      	lsrs	r2, r4, #16
  402b38:	0c2c      	lsrs	r4, r5, #16
  402b3a:	fb09 4202 	mla	r2, r9, r2, r4
  402b3e:	b2ad      	uxth	r5, r5
  402b40:	1b75      	subs	r5, r6, r5
  402b42:	b296      	uxth	r6, r2
  402b44:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  402b48:	fa15 f383 	uxtah	r3, r5, r3
  402b4c:	eb06 4623 	add.w	r6, r6, r3, asr #16
  402b50:	b29b      	uxth	r3, r3
  402b52:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  402b56:	45e2      	cmp	sl, ip
  402b58:	ea4f 4512 	mov.w	r5, r2, lsr #16
  402b5c:	f84e 3b04 	str.w	r3, [lr], #4
  402b60:	ea4f 4626 	mov.w	r6, r6, asr #16
  402b64:	d2e0      	bcs.n	402b28 <quorem+0x48>
  402b66:	9b00      	ldr	r3, [sp, #0]
  402b68:	f85b 3003 	ldr.w	r3, [fp, r3]
  402b6c:	b993      	cbnz	r3, 402b94 <quorem+0xb4>
  402b6e:	9c01      	ldr	r4, [sp, #4]
  402b70:	1f23      	subs	r3, r4, #4
  402b72:	459b      	cmp	fp, r3
  402b74:	d20c      	bcs.n	402b90 <quorem+0xb0>
  402b76:	f854 3c04 	ldr.w	r3, [r4, #-4]
  402b7a:	b94b      	cbnz	r3, 402b90 <quorem+0xb0>
  402b7c:	f1a4 0308 	sub.w	r3, r4, #8
  402b80:	e002      	b.n	402b88 <quorem+0xa8>
  402b82:	681a      	ldr	r2, [r3, #0]
  402b84:	3b04      	subs	r3, #4
  402b86:	b91a      	cbnz	r2, 402b90 <quorem+0xb0>
  402b88:	459b      	cmp	fp, r3
  402b8a:	f108 38ff 	add.w	r8, r8, #4294967295
  402b8e:	d3f8      	bcc.n	402b82 <quorem+0xa2>
  402b90:	f8c0 8010 	str.w	r8, [r0, #16]
  402b94:	4604      	mov	r4, r0
  402b96:	f002 fa3b 	bl	405010 <__mcmp>
  402b9a:	2800      	cmp	r0, #0
  402b9c:	db2e      	blt.n	402bfc <quorem+0x11c>
  402b9e:	f109 0901 	add.w	r9, r9, #1
  402ba2:	465d      	mov	r5, fp
  402ba4:	2300      	movs	r3, #0
  402ba6:	f857 1b04 	ldr.w	r1, [r7], #4
  402baa:	6828      	ldr	r0, [r5, #0]
  402bac:	b28a      	uxth	r2, r1
  402bae:	1a9a      	subs	r2, r3, r2
  402bb0:	0c0b      	lsrs	r3, r1, #16
  402bb2:	fa12 f280 	uxtah	r2, r2, r0
  402bb6:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  402bba:	eb03 4322 	add.w	r3, r3, r2, asr #16
  402bbe:	b292      	uxth	r2, r2
  402bc0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  402bc4:	45ba      	cmp	sl, r7
  402bc6:	f845 2b04 	str.w	r2, [r5], #4
  402bca:	ea4f 4323 	mov.w	r3, r3, asr #16
  402bce:	d2ea      	bcs.n	402ba6 <quorem+0xc6>
  402bd0:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  402bd4:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  402bd8:	b982      	cbnz	r2, 402bfc <quorem+0x11c>
  402bda:	1f1a      	subs	r2, r3, #4
  402bdc:	4593      	cmp	fp, r2
  402bde:	d20b      	bcs.n	402bf8 <quorem+0x118>
  402be0:	f853 2c04 	ldr.w	r2, [r3, #-4]
  402be4:	b942      	cbnz	r2, 402bf8 <quorem+0x118>
  402be6:	3b08      	subs	r3, #8
  402be8:	e002      	b.n	402bf0 <quorem+0x110>
  402bea:	681a      	ldr	r2, [r3, #0]
  402bec:	3b04      	subs	r3, #4
  402bee:	b91a      	cbnz	r2, 402bf8 <quorem+0x118>
  402bf0:	459b      	cmp	fp, r3
  402bf2:	f108 38ff 	add.w	r8, r8, #4294967295
  402bf6:	d3f8      	bcc.n	402bea <quorem+0x10a>
  402bf8:	f8c4 8010 	str.w	r8, [r4, #16]
  402bfc:	4648      	mov	r0, r9
  402bfe:	b003      	add	sp, #12
  402c00:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c04:	2000      	movs	r0, #0
  402c06:	4770      	bx	lr

00402c08 <_dtoa_r>:
  402c08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402c0c:	6c01      	ldr	r1, [r0, #64]	; 0x40
  402c0e:	b09b      	sub	sp, #108	; 0x6c
  402c10:	4604      	mov	r4, r0
  402c12:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  402c14:	4692      	mov	sl, r2
  402c16:	469b      	mov	fp, r3
  402c18:	b141      	cbz	r1, 402c2c <_dtoa_r+0x24>
  402c1a:	6c42      	ldr	r2, [r0, #68]	; 0x44
  402c1c:	604a      	str	r2, [r1, #4]
  402c1e:	2301      	movs	r3, #1
  402c20:	4093      	lsls	r3, r2
  402c22:	608b      	str	r3, [r1, #8]
  402c24:	f002 f81c 	bl	404c60 <_Bfree>
  402c28:	2300      	movs	r3, #0
  402c2a:	6423      	str	r3, [r4, #64]	; 0x40
  402c2c:	f1bb 0f00 	cmp.w	fp, #0
  402c30:	465d      	mov	r5, fp
  402c32:	db35      	blt.n	402ca0 <_dtoa_r+0x98>
  402c34:	2300      	movs	r3, #0
  402c36:	6033      	str	r3, [r6, #0]
  402c38:	4b9d      	ldr	r3, [pc, #628]	; (402eb0 <_dtoa_r+0x2a8>)
  402c3a:	43ab      	bics	r3, r5
  402c3c:	d015      	beq.n	402c6a <_dtoa_r+0x62>
  402c3e:	4650      	mov	r0, sl
  402c40:	4659      	mov	r1, fp
  402c42:	2200      	movs	r2, #0
  402c44:	2300      	movs	r3, #0
  402c46:	f003 faf5 	bl	406234 <__aeabi_dcmpeq>
  402c4a:	4680      	mov	r8, r0
  402c4c:	2800      	cmp	r0, #0
  402c4e:	d02d      	beq.n	402cac <_dtoa_r+0xa4>
  402c50:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402c52:	2301      	movs	r3, #1
  402c54:	6013      	str	r3, [r2, #0]
  402c56:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402c58:	2b00      	cmp	r3, #0
  402c5a:	f000 80bd 	beq.w	402dd8 <_dtoa_r+0x1d0>
  402c5e:	4895      	ldr	r0, [pc, #596]	; (402eb4 <_dtoa_r+0x2ac>)
  402c60:	6018      	str	r0, [r3, #0]
  402c62:	3801      	subs	r0, #1
  402c64:	b01b      	add	sp, #108	; 0x6c
  402c66:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c6a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402c6c:	f242 730f 	movw	r3, #9999	; 0x270f
  402c70:	6013      	str	r3, [r2, #0]
  402c72:	f1ba 0f00 	cmp.w	sl, #0
  402c76:	d10d      	bne.n	402c94 <_dtoa_r+0x8c>
  402c78:	f3c5 0513 	ubfx	r5, r5, #0, #20
  402c7c:	b955      	cbnz	r5, 402c94 <_dtoa_r+0x8c>
  402c7e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402c80:	488d      	ldr	r0, [pc, #564]	; (402eb8 <_dtoa_r+0x2b0>)
  402c82:	2b00      	cmp	r3, #0
  402c84:	d0ee      	beq.n	402c64 <_dtoa_r+0x5c>
  402c86:	f100 0308 	add.w	r3, r0, #8
  402c8a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  402c8c:	6013      	str	r3, [r2, #0]
  402c8e:	b01b      	add	sp, #108	; 0x6c
  402c90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402c94:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402c96:	4889      	ldr	r0, [pc, #548]	; (402ebc <_dtoa_r+0x2b4>)
  402c98:	2b00      	cmp	r3, #0
  402c9a:	d0e3      	beq.n	402c64 <_dtoa_r+0x5c>
  402c9c:	1cc3      	adds	r3, r0, #3
  402c9e:	e7f4      	b.n	402c8a <_dtoa_r+0x82>
  402ca0:	2301      	movs	r3, #1
  402ca2:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  402ca6:	6033      	str	r3, [r6, #0]
  402ca8:	46ab      	mov	fp, r5
  402caa:	e7c5      	b.n	402c38 <_dtoa_r+0x30>
  402cac:	aa18      	add	r2, sp, #96	; 0x60
  402cae:	ab19      	add	r3, sp, #100	; 0x64
  402cb0:	9201      	str	r2, [sp, #4]
  402cb2:	9300      	str	r3, [sp, #0]
  402cb4:	4652      	mov	r2, sl
  402cb6:	465b      	mov	r3, fp
  402cb8:	4620      	mov	r0, r4
  402cba:	f002 fa49 	bl	405150 <__d2b>
  402cbe:	0d2b      	lsrs	r3, r5, #20
  402cc0:	4681      	mov	r9, r0
  402cc2:	d071      	beq.n	402da8 <_dtoa_r+0x1a0>
  402cc4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  402cc8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  402ccc:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402cce:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  402cd2:	4650      	mov	r0, sl
  402cd4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  402cd8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  402cdc:	2200      	movs	r2, #0
  402cde:	4b78      	ldr	r3, [pc, #480]	; (402ec0 <_dtoa_r+0x2b8>)
  402ce0:	f002 fe8c 	bl	4059fc <__aeabi_dsub>
  402ce4:	a36c      	add	r3, pc, #432	; (adr r3, 402e98 <_dtoa_r+0x290>)
  402ce6:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cea:	f003 f83b 	bl	405d64 <__aeabi_dmul>
  402cee:	a36c      	add	r3, pc, #432	; (adr r3, 402ea0 <_dtoa_r+0x298>)
  402cf0:	e9d3 2300 	ldrd	r2, r3, [r3]
  402cf4:	f002 fe84 	bl	405a00 <__adddf3>
  402cf8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  402cfc:	4630      	mov	r0, r6
  402cfe:	f002 ffcb 	bl	405c98 <__aeabi_i2d>
  402d02:	a369      	add	r3, pc, #420	; (adr r3, 402ea8 <_dtoa_r+0x2a0>)
  402d04:	e9d3 2300 	ldrd	r2, r3, [r3]
  402d08:	f003 f82c 	bl	405d64 <__aeabi_dmul>
  402d0c:	4602      	mov	r2, r0
  402d0e:	460b      	mov	r3, r1
  402d10:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  402d14:	f002 fe74 	bl	405a00 <__adddf3>
  402d18:	e9cd 0104 	strd	r0, r1, [sp, #16]
  402d1c:	f003 fad2 	bl	4062c4 <__aeabi_d2iz>
  402d20:	2200      	movs	r2, #0
  402d22:	9002      	str	r0, [sp, #8]
  402d24:	2300      	movs	r3, #0
  402d26:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  402d2a:	f003 fa8d 	bl	406248 <__aeabi_dcmplt>
  402d2e:	2800      	cmp	r0, #0
  402d30:	f040 8173 	bne.w	40301a <_dtoa_r+0x412>
  402d34:	9d02      	ldr	r5, [sp, #8]
  402d36:	2d16      	cmp	r5, #22
  402d38:	f200 815d 	bhi.w	402ff6 <_dtoa_r+0x3ee>
  402d3c:	4b61      	ldr	r3, [pc, #388]	; (402ec4 <_dtoa_r+0x2bc>)
  402d3e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  402d42:	e9d3 0100 	ldrd	r0, r1, [r3]
  402d46:	4652      	mov	r2, sl
  402d48:	465b      	mov	r3, fp
  402d4a:	f003 fa9b 	bl	406284 <__aeabi_dcmpgt>
  402d4e:	2800      	cmp	r0, #0
  402d50:	f000 81c5 	beq.w	4030de <_dtoa_r+0x4d6>
  402d54:	1e6b      	subs	r3, r5, #1
  402d56:	9302      	str	r3, [sp, #8]
  402d58:	2300      	movs	r3, #0
  402d5a:	930e      	str	r3, [sp, #56]	; 0x38
  402d5c:	1bbf      	subs	r7, r7, r6
  402d5e:	1e7b      	subs	r3, r7, #1
  402d60:	9306      	str	r3, [sp, #24]
  402d62:	f100 8154 	bmi.w	40300e <_dtoa_r+0x406>
  402d66:	2300      	movs	r3, #0
  402d68:	9308      	str	r3, [sp, #32]
  402d6a:	9b02      	ldr	r3, [sp, #8]
  402d6c:	2b00      	cmp	r3, #0
  402d6e:	f2c0 8145 	blt.w	402ffc <_dtoa_r+0x3f4>
  402d72:	9a06      	ldr	r2, [sp, #24]
  402d74:	930d      	str	r3, [sp, #52]	; 0x34
  402d76:	4611      	mov	r1, r2
  402d78:	4419      	add	r1, r3
  402d7a:	2300      	movs	r3, #0
  402d7c:	9106      	str	r1, [sp, #24]
  402d7e:	930c      	str	r3, [sp, #48]	; 0x30
  402d80:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d82:	2b09      	cmp	r3, #9
  402d84:	d82a      	bhi.n	402ddc <_dtoa_r+0x1d4>
  402d86:	2b05      	cmp	r3, #5
  402d88:	f340 865b 	ble.w	403a42 <_dtoa_r+0xe3a>
  402d8c:	3b04      	subs	r3, #4
  402d8e:	9324      	str	r3, [sp, #144]	; 0x90
  402d90:	2500      	movs	r5, #0
  402d92:	9b24      	ldr	r3, [sp, #144]	; 0x90
  402d94:	3b02      	subs	r3, #2
  402d96:	2b03      	cmp	r3, #3
  402d98:	f200 8642 	bhi.w	403a20 <_dtoa_r+0xe18>
  402d9c:	e8df f013 	tbh	[pc, r3, lsl #1]
  402da0:	02c903d4 	.word	0x02c903d4
  402da4:	046103df 	.word	0x046103df
  402da8:	9f18      	ldr	r7, [sp, #96]	; 0x60
  402daa:	9e19      	ldr	r6, [sp, #100]	; 0x64
  402dac:	443e      	add	r6, r7
  402dae:	f206 4332 	addw	r3, r6, #1074	; 0x432
  402db2:	2b20      	cmp	r3, #32
  402db4:	f340 818e 	ble.w	4030d4 <_dtoa_r+0x4cc>
  402db8:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  402dbc:	f206 4012 	addw	r0, r6, #1042	; 0x412
  402dc0:	409d      	lsls	r5, r3
  402dc2:	fa2a f000 	lsr.w	r0, sl, r0
  402dc6:	4328      	orrs	r0, r5
  402dc8:	f002 ff56 	bl	405c78 <__aeabi_ui2d>
  402dcc:	2301      	movs	r3, #1
  402dce:	3e01      	subs	r6, #1
  402dd0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  402dd4:	9314      	str	r3, [sp, #80]	; 0x50
  402dd6:	e781      	b.n	402cdc <_dtoa_r+0xd4>
  402dd8:	483b      	ldr	r0, [pc, #236]	; (402ec8 <_dtoa_r+0x2c0>)
  402dda:	e743      	b.n	402c64 <_dtoa_r+0x5c>
  402ddc:	2100      	movs	r1, #0
  402dde:	6461      	str	r1, [r4, #68]	; 0x44
  402de0:	4620      	mov	r0, r4
  402de2:	9125      	str	r1, [sp, #148]	; 0x94
  402de4:	f001 ff16 	bl	404c14 <_Balloc>
  402de8:	f04f 33ff 	mov.w	r3, #4294967295
  402dec:	930a      	str	r3, [sp, #40]	; 0x28
  402dee:	9a25      	ldr	r2, [sp, #148]	; 0x94
  402df0:	930f      	str	r3, [sp, #60]	; 0x3c
  402df2:	2301      	movs	r3, #1
  402df4:	9004      	str	r0, [sp, #16]
  402df6:	6420      	str	r0, [r4, #64]	; 0x40
  402df8:	9224      	str	r2, [sp, #144]	; 0x90
  402dfa:	930b      	str	r3, [sp, #44]	; 0x2c
  402dfc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  402dfe:	2b00      	cmp	r3, #0
  402e00:	f2c0 80d9 	blt.w	402fb6 <_dtoa_r+0x3ae>
  402e04:	9a02      	ldr	r2, [sp, #8]
  402e06:	2a0e      	cmp	r2, #14
  402e08:	f300 80d5 	bgt.w	402fb6 <_dtoa_r+0x3ae>
  402e0c:	4b2d      	ldr	r3, [pc, #180]	; (402ec4 <_dtoa_r+0x2bc>)
  402e0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  402e12:	e9d3 2300 	ldrd	r2, r3, [r3]
  402e16:	e9cd 2308 	strd	r2, r3, [sp, #32]
  402e1a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  402e1c:	2b00      	cmp	r3, #0
  402e1e:	f2c0 83ba 	blt.w	403596 <_dtoa_r+0x98e>
  402e22:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  402e26:	4650      	mov	r0, sl
  402e28:	462a      	mov	r2, r5
  402e2a:	4633      	mov	r3, r6
  402e2c:	4659      	mov	r1, fp
  402e2e:	f003 f8c3 	bl	405fb8 <__aeabi_ddiv>
  402e32:	f003 fa47 	bl	4062c4 <__aeabi_d2iz>
  402e36:	4680      	mov	r8, r0
  402e38:	f002 ff2e 	bl	405c98 <__aeabi_i2d>
  402e3c:	462a      	mov	r2, r5
  402e3e:	4633      	mov	r3, r6
  402e40:	f002 ff90 	bl	405d64 <__aeabi_dmul>
  402e44:	460b      	mov	r3, r1
  402e46:	4602      	mov	r2, r0
  402e48:	4659      	mov	r1, fp
  402e4a:	4650      	mov	r0, sl
  402e4c:	f002 fdd6 	bl	4059fc <__aeabi_dsub>
  402e50:	9d04      	ldr	r5, [sp, #16]
  402e52:	f108 0330 	add.w	r3, r8, #48	; 0x30
  402e56:	702b      	strb	r3, [r5, #0]
  402e58:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402e5a:	2b01      	cmp	r3, #1
  402e5c:	4606      	mov	r6, r0
  402e5e:	460f      	mov	r7, r1
  402e60:	f105 0501 	add.w	r5, r5, #1
  402e64:	d068      	beq.n	402f38 <_dtoa_r+0x330>
  402e66:	2200      	movs	r2, #0
  402e68:	4b18      	ldr	r3, [pc, #96]	; (402ecc <_dtoa_r+0x2c4>)
  402e6a:	f002 ff7b 	bl	405d64 <__aeabi_dmul>
  402e6e:	2200      	movs	r2, #0
  402e70:	2300      	movs	r3, #0
  402e72:	4606      	mov	r6, r0
  402e74:	460f      	mov	r7, r1
  402e76:	f003 f9dd 	bl	406234 <__aeabi_dcmpeq>
  402e7a:	2800      	cmp	r0, #0
  402e7c:	f040 8088 	bne.w	402f90 <_dtoa_r+0x388>
  402e80:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  402e84:	f04f 0a00 	mov.w	sl, #0
  402e88:	f8df b040 	ldr.w	fp, [pc, #64]	; 402ecc <_dtoa_r+0x2c4>
  402e8c:	940c      	str	r4, [sp, #48]	; 0x30
  402e8e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  402e92:	e028      	b.n	402ee6 <_dtoa_r+0x2de>
  402e94:	f3af 8000 	nop.w
  402e98:	636f4361 	.word	0x636f4361
  402e9c:	3fd287a7 	.word	0x3fd287a7
  402ea0:	8b60c8b3 	.word	0x8b60c8b3
  402ea4:	3fc68a28 	.word	0x3fc68a28
  402ea8:	509f79fb 	.word	0x509f79fb
  402eac:	3fd34413 	.word	0x3fd34413
  402eb0:	7ff00000 	.word	0x7ff00000
  402eb4:	00406675 	.word	0x00406675
  402eb8:	00406698 	.word	0x00406698
  402ebc:	004066a4 	.word	0x004066a4
  402ec0:	3ff80000 	.word	0x3ff80000
  402ec4:	004066e0 	.word	0x004066e0
  402ec8:	00406674 	.word	0x00406674
  402ecc:	40240000 	.word	0x40240000
  402ed0:	f002 ff48 	bl	405d64 <__aeabi_dmul>
  402ed4:	2200      	movs	r2, #0
  402ed6:	2300      	movs	r3, #0
  402ed8:	4606      	mov	r6, r0
  402eda:	460f      	mov	r7, r1
  402edc:	f003 f9aa 	bl	406234 <__aeabi_dcmpeq>
  402ee0:	2800      	cmp	r0, #0
  402ee2:	f040 83c1 	bne.w	403668 <_dtoa_r+0xa60>
  402ee6:	4642      	mov	r2, r8
  402ee8:	464b      	mov	r3, r9
  402eea:	4630      	mov	r0, r6
  402eec:	4639      	mov	r1, r7
  402eee:	f003 f863 	bl	405fb8 <__aeabi_ddiv>
  402ef2:	f003 f9e7 	bl	4062c4 <__aeabi_d2iz>
  402ef6:	4604      	mov	r4, r0
  402ef8:	f002 fece 	bl	405c98 <__aeabi_i2d>
  402efc:	4642      	mov	r2, r8
  402efe:	464b      	mov	r3, r9
  402f00:	f002 ff30 	bl	405d64 <__aeabi_dmul>
  402f04:	4602      	mov	r2, r0
  402f06:	460b      	mov	r3, r1
  402f08:	4630      	mov	r0, r6
  402f0a:	4639      	mov	r1, r7
  402f0c:	f002 fd76 	bl	4059fc <__aeabi_dsub>
  402f10:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  402f14:	9e04      	ldr	r6, [sp, #16]
  402f16:	f805 eb01 	strb.w	lr, [r5], #1
  402f1a:	eba5 0e06 	sub.w	lr, r5, r6
  402f1e:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  402f20:	45b6      	cmp	lr, r6
  402f22:	e9cd 0106 	strd	r0, r1, [sp, #24]
  402f26:	4652      	mov	r2, sl
  402f28:	465b      	mov	r3, fp
  402f2a:	d1d1      	bne.n	402ed0 <_dtoa_r+0x2c8>
  402f2c:	46a0      	mov	r8, r4
  402f2e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  402f32:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402f34:	4606      	mov	r6, r0
  402f36:	460f      	mov	r7, r1
  402f38:	4632      	mov	r2, r6
  402f3a:	463b      	mov	r3, r7
  402f3c:	4630      	mov	r0, r6
  402f3e:	4639      	mov	r1, r7
  402f40:	f002 fd5e 	bl	405a00 <__adddf3>
  402f44:	4606      	mov	r6, r0
  402f46:	460f      	mov	r7, r1
  402f48:	4602      	mov	r2, r0
  402f4a:	460b      	mov	r3, r1
  402f4c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402f50:	f003 f97a 	bl	406248 <__aeabi_dcmplt>
  402f54:	b948      	cbnz	r0, 402f6a <_dtoa_r+0x362>
  402f56:	4632      	mov	r2, r6
  402f58:	463b      	mov	r3, r7
  402f5a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  402f5e:	f003 f969 	bl	406234 <__aeabi_dcmpeq>
  402f62:	b1a8      	cbz	r0, 402f90 <_dtoa_r+0x388>
  402f64:	f018 0f01 	tst.w	r8, #1
  402f68:	d012      	beq.n	402f90 <_dtoa_r+0x388>
  402f6a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  402f6e:	9a04      	ldr	r2, [sp, #16]
  402f70:	1e6b      	subs	r3, r5, #1
  402f72:	e004      	b.n	402f7e <_dtoa_r+0x376>
  402f74:	429a      	cmp	r2, r3
  402f76:	f000 8401 	beq.w	40377c <_dtoa_r+0xb74>
  402f7a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  402f7e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  402f82:	f103 0501 	add.w	r5, r3, #1
  402f86:	d0f5      	beq.n	402f74 <_dtoa_r+0x36c>
  402f88:	f108 0801 	add.w	r8, r8, #1
  402f8c:	f883 8000 	strb.w	r8, [r3]
  402f90:	4649      	mov	r1, r9
  402f92:	4620      	mov	r0, r4
  402f94:	f001 fe64 	bl	404c60 <_Bfree>
  402f98:	2200      	movs	r2, #0
  402f9a:	9b02      	ldr	r3, [sp, #8]
  402f9c:	702a      	strb	r2, [r5, #0]
  402f9e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402fa0:	3301      	adds	r3, #1
  402fa2:	6013      	str	r3, [r2, #0]
  402fa4:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  402fa6:	2b00      	cmp	r3, #0
  402fa8:	f000 839e 	beq.w	4036e8 <_dtoa_r+0xae0>
  402fac:	9804      	ldr	r0, [sp, #16]
  402fae:	601d      	str	r5, [r3, #0]
  402fb0:	b01b      	add	sp, #108	; 0x6c
  402fb2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402fb6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  402fb8:	2a00      	cmp	r2, #0
  402fba:	d03e      	beq.n	40303a <_dtoa_r+0x432>
  402fbc:	9a24      	ldr	r2, [sp, #144]	; 0x90
  402fbe:	2a01      	cmp	r2, #1
  402fc0:	f340 8311 	ble.w	4035e6 <_dtoa_r+0x9de>
  402fc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fc6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  402fc8:	1e5f      	subs	r7, r3, #1
  402fca:	42ba      	cmp	r2, r7
  402fcc:	f2c0 838f 	blt.w	4036ee <_dtoa_r+0xae6>
  402fd0:	1bd7      	subs	r7, r2, r7
  402fd2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fd4:	2b00      	cmp	r3, #0
  402fd6:	f2c0 848b 	blt.w	4038f0 <_dtoa_r+0xce8>
  402fda:	9d08      	ldr	r5, [sp, #32]
  402fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402fde:	9a08      	ldr	r2, [sp, #32]
  402fe0:	441a      	add	r2, r3
  402fe2:	9208      	str	r2, [sp, #32]
  402fe4:	9a06      	ldr	r2, [sp, #24]
  402fe6:	2101      	movs	r1, #1
  402fe8:	441a      	add	r2, r3
  402fea:	4620      	mov	r0, r4
  402fec:	9206      	str	r2, [sp, #24]
  402fee:	f001 fed1 	bl	404d94 <__i2b>
  402ff2:	4606      	mov	r6, r0
  402ff4:	e024      	b.n	403040 <_dtoa_r+0x438>
  402ff6:	2301      	movs	r3, #1
  402ff8:	930e      	str	r3, [sp, #56]	; 0x38
  402ffa:	e6af      	b.n	402d5c <_dtoa_r+0x154>
  402ffc:	9a08      	ldr	r2, [sp, #32]
  402ffe:	9b02      	ldr	r3, [sp, #8]
  403000:	1ad2      	subs	r2, r2, r3
  403002:	425b      	negs	r3, r3
  403004:	930c      	str	r3, [sp, #48]	; 0x30
  403006:	2300      	movs	r3, #0
  403008:	9208      	str	r2, [sp, #32]
  40300a:	930d      	str	r3, [sp, #52]	; 0x34
  40300c:	e6b8      	b.n	402d80 <_dtoa_r+0x178>
  40300e:	f1c7 0301 	rsb	r3, r7, #1
  403012:	9308      	str	r3, [sp, #32]
  403014:	2300      	movs	r3, #0
  403016:	9306      	str	r3, [sp, #24]
  403018:	e6a7      	b.n	402d6a <_dtoa_r+0x162>
  40301a:	9d02      	ldr	r5, [sp, #8]
  40301c:	4628      	mov	r0, r5
  40301e:	f002 fe3b 	bl	405c98 <__aeabi_i2d>
  403022:	4602      	mov	r2, r0
  403024:	460b      	mov	r3, r1
  403026:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40302a:	f003 f903 	bl	406234 <__aeabi_dcmpeq>
  40302e:	2800      	cmp	r0, #0
  403030:	f47f ae80 	bne.w	402d34 <_dtoa_r+0x12c>
  403034:	1e6b      	subs	r3, r5, #1
  403036:	9302      	str	r3, [sp, #8]
  403038:	e67c      	b.n	402d34 <_dtoa_r+0x12c>
  40303a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40303c:	9d08      	ldr	r5, [sp, #32]
  40303e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  403040:	2d00      	cmp	r5, #0
  403042:	dd0c      	ble.n	40305e <_dtoa_r+0x456>
  403044:	9906      	ldr	r1, [sp, #24]
  403046:	2900      	cmp	r1, #0
  403048:	460b      	mov	r3, r1
  40304a:	dd08      	ble.n	40305e <_dtoa_r+0x456>
  40304c:	42a9      	cmp	r1, r5
  40304e:	9a08      	ldr	r2, [sp, #32]
  403050:	bfa8      	it	ge
  403052:	462b      	movge	r3, r5
  403054:	1ad2      	subs	r2, r2, r3
  403056:	1aed      	subs	r5, r5, r3
  403058:	1acb      	subs	r3, r1, r3
  40305a:	9208      	str	r2, [sp, #32]
  40305c:	9306      	str	r3, [sp, #24]
  40305e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403060:	b1d3      	cbz	r3, 403098 <_dtoa_r+0x490>
  403062:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403064:	2b00      	cmp	r3, #0
  403066:	f000 82b7 	beq.w	4035d8 <_dtoa_r+0x9d0>
  40306a:	2f00      	cmp	r7, #0
  40306c:	dd10      	ble.n	403090 <_dtoa_r+0x488>
  40306e:	4631      	mov	r1, r6
  403070:	463a      	mov	r2, r7
  403072:	4620      	mov	r0, r4
  403074:	f001 ff2a 	bl	404ecc <__pow5mult>
  403078:	464a      	mov	r2, r9
  40307a:	4601      	mov	r1, r0
  40307c:	4606      	mov	r6, r0
  40307e:	4620      	mov	r0, r4
  403080:	f001 fe92 	bl	404da8 <__multiply>
  403084:	4649      	mov	r1, r9
  403086:	4680      	mov	r8, r0
  403088:	4620      	mov	r0, r4
  40308a:	f001 fde9 	bl	404c60 <_Bfree>
  40308e:	46c1      	mov	r9, r8
  403090:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  403092:	1bda      	subs	r2, r3, r7
  403094:	f040 82a1 	bne.w	4035da <_dtoa_r+0x9d2>
  403098:	2101      	movs	r1, #1
  40309a:	4620      	mov	r0, r4
  40309c:	f001 fe7a 	bl	404d94 <__i2b>
  4030a0:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030a2:	2b00      	cmp	r3, #0
  4030a4:	4680      	mov	r8, r0
  4030a6:	dd1c      	ble.n	4030e2 <_dtoa_r+0x4da>
  4030a8:	4601      	mov	r1, r0
  4030aa:	461a      	mov	r2, r3
  4030ac:	4620      	mov	r0, r4
  4030ae:	f001 ff0d 	bl	404ecc <__pow5mult>
  4030b2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030b4:	2b01      	cmp	r3, #1
  4030b6:	4680      	mov	r8, r0
  4030b8:	f340 8254 	ble.w	403564 <_dtoa_r+0x95c>
  4030bc:	2300      	movs	r3, #0
  4030be:	930c      	str	r3, [sp, #48]	; 0x30
  4030c0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4030c4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4030c8:	6918      	ldr	r0, [r3, #16]
  4030ca:	f001 fe13 	bl	404cf4 <__hi0bits>
  4030ce:	f1c0 0020 	rsb	r0, r0, #32
  4030d2:	e010      	b.n	4030f6 <_dtoa_r+0x4ee>
  4030d4:	f1c3 0520 	rsb	r5, r3, #32
  4030d8:	fa0a f005 	lsl.w	r0, sl, r5
  4030dc:	e674      	b.n	402dc8 <_dtoa_r+0x1c0>
  4030de:	900e      	str	r0, [sp, #56]	; 0x38
  4030e0:	e63c      	b.n	402d5c <_dtoa_r+0x154>
  4030e2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4030e4:	2b01      	cmp	r3, #1
  4030e6:	f340 8287 	ble.w	4035f8 <_dtoa_r+0x9f0>
  4030ea:	2300      	movs	r3, #0
  4030ec:	930c      	str	r3, [sp, #48]	; 0x30
  4030ee:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4030f0:	2001      	movs	r0, #1
  4030f2:	2b00      	cmp	r3, #0
  4030f4:	d1e4      	bne.n	4030c0 <_dtoa_r+0x4b8>
  4030f6:	9a06      	ldr	r2, [sp, #24]
  4030f8:	4410      	add	r0, r2
  4030fa:	f010 001f 	ands.w	r0, r0, #31
  4030fe:	f000 80a1 	beq.w	403244 <_dtoa_r+0x63c>
  403102:	f1c0 0320 	rsb	r3, r0, #32
  403106:	2b04      	cmp	r3, #4
  403108:	f340 849e 	ble.w	403a48 <_dtoa_r+0xe40>
  40310c:	9b08      	ldr	r3, [sp, #32]
  40310e:	f1c0 001c 	rsb	r0, r0, #28
  403112:	4403      	add	r3, r0
  403114:	9308      	str	r3, [sp, #32]
  403116:	4613      	mov	r3, r2
  403118:	4403      	add	r3, r0
  40311a:	4405      	add	r5, r0
  40311c:	9306      	str	r3, [sp, #24]
  40311e:	9b08      	ldr	r3, [sp, #32]
  403120:	2b00      	cmp	r3, #0
  403122:	dd05      	ble.n	403130 <_dtoa_r+0x528>
  403124:	4649      	mov	r1, r9
  403126:	461a      	mov	r2, r3
  403128:	4620      	mov	r0, r4
  40312a:	f001 ff1f 	bl	404f6c <__lshift>
  40312e:	4681      	mov	r9, r0
  403130:	9b06      	ldr	r3, [sp, #24]
  403132:	2b00      	cmp	r3, #0
  403134:	dd05      	ble.n	403142 <_dtoa_r+0x53a>
  403136:	4641      	mov	r1, r8
  403138:	461a      	mov	r2, r3
  40313a:	4620      	mov	r0, r4
  40313c:	f001 ff16 	bl	404f6c <__lshift>
  403140:	4680      	mov	r8, r0
  403142:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403144:	2b00      	cmp	r3, #0
  403146:	f040 8086 	bne.w	403256 <_dtoa_r+0x64e>
  40314a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40314c:	2b00      	cmp	r3, #0
  40314e:	f340 8266 	ble.w	40361e <_dtoa_r+0xa16>
  403152:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403154:	2b00      	cmp	r3, #0
  403156:	f000 8098 	beq.w	40328a <_dtoa_r+0x682>
  40315a:	2d00      	cmp	r5, #0
  40315c:	dd05      	ble.n	40316a <_dtoa_r+0x562>
  40315e:	4631      	mov	r1, r6
  403160:	462a      	mov	r2, r5
  403162:	4620      	mov	r0, r4
  403164:	f001 ff02 	bl	404f6c <__lshift>
  403168:	4606      	mov	r6, r0
  40316a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40316c:	2b00      	cmp	r3, #0
  40316e:	f040 8337 	bne.w	4037e0 <_dtoa_r+0xbd8>
  403172:	9606      	str	r6, [sp, #24]
  403174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403176:	9a04      	ldr	r2, [sp, #16]
  403178:	f8dd b018 	ldr.w	fp, [sp, #24]
  40317c:	3b01      	subs	r3, #1
  40317e:	18d3      	adds	r3, r2, r3
  403180:	930b      	str	r3, [sp, #44]	; 0x2c
  403182:	f00a 0301 	and.w	r3, sl, #1
  403186:	930c      	str	r3, [sp, #48]	; 0x30
  403188:	4617      	mov	r7, r2
  40318a:	46c2      	mov	sl, r8
  40318c:	4651      	mov	r1, sl
  40318e:	4648      	mov	r0, r9
  403190:	f7ff fca6 	bl	402ae0 <quorem>
  403194:	4631      	mov	r1, r6
  403196:	4605      	mov	r5, r0
  403198:	4648      	mov	r0, r9
  40319a:	f001 ff39 	bl	405010 <__mcmp>
  40319e:	465a      	mov	r2, fp
  4031a0:	900a      	str	r0, [sp, #40]	; 0x28
  4031a2:	4651      	mov	r1, sl
  4031a4:	4620      	mov	r0, r4
  4031a6:	f001 ff4f 	bl	405048 <__mdiff>
  4031aa:	68c2      	ldr	r2, [r0, #12]
  4031ac:	4680      	mov	r8, r0
  4031ae:	f105 0330 	add.w	r3, r5, #48	; 0x30
  4031b2:	2a00      	cmp	r2, #0
  4031b4:	f040 822b 	bne.w	40360e <_dtoa_r+0xa06>
  4031b8:	4601      	mov	r1, r0
  4031ba:	4648      	mov	r0, r9
  4031bc:	9308      	str	r3, [sp, #32]
  4031be:	f001 ff27 	bl	405010 <__mcmp>
  4031c2:	4641      	mov	r1, r8
  4031c4:	9006      	str	r0, [sp, #24]
  4031c6:	4620      	mov	r0, r4
  4031c8:	f001 fd4a 	bl	404c60 <_Bfree>
  4031cc:	9a06      	ldr	r2, [sp, #24]
  4031ce:	9b08      	ldr	r3, [sp, #32]
  4031d0:	b932      	cbnz	r2, 4031e0 <_dtoa_r+0x5d8>
  4031d2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4031d4:	b921      	cbnz	r1, 4031e0 <_dtoa_r+0x5d8>
  4031d6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4031d8:	2a00      	cmp	r2, #0
  4031da:	f000 83ef 	beq.w	4039bc <_dtoa_r+0xdb4>
  4031de:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4031e0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4031e2:	2900      	cmp	r1, #0
  4031e4:	f2c0 829f 	blt.w	403726 <_dtoa_r+0xb1e>
  4031e8:	d105      	bne.n	4031f6 <_dtoa_r+0x5ee>
  4031ea:	9924      	ldr	r1, [sp, #144]	; 0x90
  4031ec:	b919      	cbnz	r1, 4031f6 <_dtoa_r+0x5ee>
  4031ee:	990c      	ldr	r1, [sp, #48]	; 0x30
  4031f0:	2900      	cmp	r1, #0
  4031f2:	f000 8298 	beq.w	403726 <_dtoa_r+0xb1e>
  4031f6:	2a00      	cmp	r2, #0
  4031f8:	f300 8306 	bgt.w	403808 <_dtoa_r+0xc00>
  4031fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4031fe:	703b      	strb	r3, [r7, #0]
  403200:	f107 0801 	add.w	r8, r7, #1
  403204:	4297      	cmp	r7, r2
  403206:	4645      	mov	r5, r8
  403208:	f000 830c 	beq.w	403824 <_dtoa_r+0xc1c>
  40320c:	4649      	mov	r1, r9
  40320e:	2300      	movs	r3, #0
  403210:	220a      	movs	r2, #10
  403212:	4620      	mov	r0, r4
  403214:	f001 fd2e 	bl	404c74 <__multadd>
  403218:	455e      	cmp	r6, fp
  40321a:	4681      	mov	r9, r0
  40321c:	4631      	mov	r1, r6
  40321e:	f04f 0300 	mov.w	r3, #0
  403222:	f04f 020a 	mov.w	r2, #10
  403226:	4620      	mov	r0, r4
  403228:	f000 81eb 	beq.w	403602 <_dtoa_r+0x9fa>
  40322c:	f001 fd22 	bl	404c74 <__multadd>
  403230:	4659      	mov	r1, fp
  403232:	4606      	mov	r6, r0
  403234:	2300      	movs	r3, #0
  403236:	220a      	movs	r2, #10
  403238:	4620      	mov	r0, r4
  40323a:	f001 fd1b 	bl	404c74 <__multadd>
  40323e:	4647      	mov	r7, r8
  403240:	4683      	mov	fp, r0
  403242:	e7a3      	b.n	40318c <_dtoa_r+0x584>
  403244:	201c      	movs	r0, #28
  403246:	9b08      	ldr	r3, [sp, #32]
  403248:	4403      	add	r3, r0
  40324a:	9308      	str	r3, [sp, #32]
  40324c:	9b06      	ldr	r3, [sp, #24]
  40324e:	4403      	add	r3, r0
  403250:	4405      	add	r5, r0
  403252:	9306      	str	r3, [sp, #24]
  403254:	e763      	b.n	40311e <_dtoa_r+0x516>
  403256:	4641      	mov	r1, r8
  403258:	4648      	mov	r0, r9
  40325a:	f001 fed9 	bl	405010 <__mcmp>
  40325e:	2800      	cmp	r0, #0
  403260:	f6bf af73 	bge.w	40314a <_dtoa_r+0x542>
  403264:	9f02      	ldr	r7, [sp, #8]
  403266:	4649      	mov	r1, r9
  403268:	2300      	movs	r3, #0
  40326a:	220a      	movs	r2, #10
  40326c:	4620      	mov	r0, r4
  40326e:	3f01      	subs	r7, #1
  403270:	9702      	str	r7, [sp, #8]
  403272:	f001 fcff 	bl	404c74 <__multadd>
  403276:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403278:	4681      	mov	r9, r0
  40327a:	2b00      	cmp	r3, #0
  40327c:	f040 83b6 	bne.w	4039ec <_dtoa_r+0xde4>
  403280:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403282:	2b00      	cmp	r3, #0
  403284:	f340 83bf 	ble.w	403a06 <_dtoa_r+0xdfe>
  403288:	930a      	str	r3, [sp, #40]	; 0x28
  40328a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40328e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  403290:	465d      	mov	r5, fp
  403292:	e002      	b.n	40329a <_dtoa_r+0x692>
  403294:	f001 fcee 	bl	404c74 <__multadd>
  403298:	4681      	mov	r9, r0
  40329a:	4641      	mov	r1, r8
  40329c:	4648      	mov	r0, r9
  40329e:	f7ff fc1f 	bl	402ae0 <quorem>
  4032a2:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  4032a6:	f805 ab01 	strb.w	sl, [r5], #1
  4032aa:	eba5 030b 	sub.w	r3, r5, fp
  4032ae:	42bb      	cmp	r3, r7
  4032b0:	f04f 020a 	mov.w	r2, #10
  4032b4:	f04f 0300 	mov.w	r3, #0
  4032b8:	4649      	mov	r1, r9
  4032ba:	4620      	mov	r0, r4
  4032bc:	dbea      	blt.n	403294 <_dtoa_r+0x68c>
  4032be:	9b04      	ldr	r3, [sp, #16]
  4032c0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4032c2:	2a01      	cmp	r2, #1
  4032c4:	bfac      	ite	ge
  4032c6:	189b      	addge	r3, r3, r2
  4032c8:	3301      	addlt	r3, #1
  4032ca:	461d      	mov	r5, r3
  4032cc:	f04f 0b00 	mov.w	fp, #0
  4032d0:	4649      	mov	r1, r9
  4032d2:	2201      	movs	r2, #1
  4032d4:	4620      	mov	r0, r4
  4032d6:	f001 fe49 	bl	404f6c <__lshift>
  4032da:	4641      	mov	r1, r8
  4032dc:	4681      	mov	r9, r0
  4032de:	f001 fe97 	bl	405010 <__mcmp>
  4032e2:	2800      	cmp	r0, #0
  4032e4:	f340 823d 	ble.w	403762 <_dtoa_r+0xb5a>
  4032e8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4032ec:	9904      	ldr	r1, [sp, #16]
  4032ee:	1e6b      	subs	r3, r5, #1
  4032f0:	e004      	b.n	4032fc <_dtoa_r+0x6f4>
  4032f2:	428b      	cmp	r3, r1
  4032f4:	f000 81ae 	beq.w	403654 <_dtoa_r+0xa4c>
  4032f8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4032fc:	2a39      	cmp	r2, #57	; 0x39
  4032fe:	f103 0501 	add.w	r5, r3, #1
  403302:	d0f6      	beq.n	4032f2 <_dtoa_r+0x6ea>
  403304:	3201      	adds	r2, #1
  403306:	701a      	strb	r2, [r3, #0]
  403308:	4641      	mov	r1, r8
  40330a:	4620      	mov	r0, r4
  40330c:	f001 fca8 	bl	404c60 <_Bfree>
  403310:	2e00      	cmp	r6, #0
  403312:	f43f ae3d 	beq.w	402f90 <_dtoa_r+0x388>
  403316:	f1bb 0f00 	cmp.w	fp, #0
  40331a:	d005      	beq.n	403328 <_dtoa_r+0x720>
  40331c:	45b3      	cmp	fp, r6
  40331e:	d003      	beq.n	403328 <_dtoa_r+0x720>
  403320:	4659      	mov	r1, fp
  403322:	4620      	mov	r0, r4
  403324:	f001 fc9c 	bl	404c60 <_Bfree>
  403328:	4631      	mov	r1, r6
  40332a:	4620      	mov	r0, r4
  40332c:	f001 fc98 	bl	404c60 <_Bfree>
  403330:	e62e      	b.n	402f90 <_dtoa_r+0x388>
  403332:	2300      	movs	r3, #0
  403334:	930b      	str	r3, [sp, #44]	; 0x2c
  403336:	9b02      	ldr	r3, [sp, #8]
  403338:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40333a:	4413      	add	r3, r2
  40333c:	930f      	str	r3, [sp, #60]	; 0x3c
  40333e:	3301      	adds	r3, #1
  403340:	2b01      	cmp	r3, #1
  403342:	461f      	mov	r7, r3
  403344:	461e      	mov	r6, r3
  403346:	930a      	str	r3, [sp, #40]	; 0x28
  403348:	bfb8      	it	lt
  40334a:	2701      	movlt	r7, #1
  40334c:	2100      	movs	r1, #0
  40334e:	2f17      	cmp	r7, #23
  403350:	6461      	str	r1, [r4, #68]	; 0x44
  403352:	d90a      	bls.n	40336a <_dtoa_r+0x762>
  403354:	2201      	movs	r2, #1
  403356:	2304      	movs	r3, #4
  403358:	005b      	lsls	r3, r3, #1
  40335a:	f103 0014 	add.w	r0, r3, #20
  40335e:	4287      	cmp	r7, r0
  403360:	4611      	mov	r1, r2
  403362:	f102 0201 	add.w	r2, r2, #1
  403366:	d2f7      	bcs.n	403358 <_dtoa_r+0x750>
  403368:	6461      	str	r1, [r4, #68]	; 0x44
  40336a:	4620      	mov	r0, r4
  40336c:	f001 fc52 	bl	404c14 <_Balloc>
  403370:	2e0e      	cmp	r6, #14
  403372:	9004      	str	r0, [sp, #16]
  403374:	6420      	str	r0, [r4, #64]	; 0x40
  403376:	f63f ad41 	bhi.w	402dfc <_dtoa_r+0x1f4>
  40337a:	2d00      	cmp	r5, #0
  40337c:	f43f ad3e 	beq.w	402dfc <_dtoa_r+0x1f4>
  403380:	9902      	ldr	r1, [sp, #8]
  403382:	2900      	cmp	r1, #0
  403384:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  403388:	f340 8202 	ble.w	403790 <_dtoa_r+0xb88>
  40338c:	4bb8      	ldr	r3, [pc, #736]	; (403670 <_dtoa_r+0xa68>)
  40338e:	f001 020f 	and.w	r2, r1, #15
  403392:	110d      	asrs	r5, r1, #4
  403394:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403398:	06e9      	lsls	r1, r5, #27
  40339a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40339e:	f140 81ae 	bpl.w	4036fe <_dtoa_r+0xaf6>
  4033a2:	4bb4      	ldr	r3, [pc, #720]	; (403674 <_dtoa_r+0xa6c>)
  4033a4:	4650      	mov	r0, sl
  4033a6:	4659      	mov	r1, fp
  4033a8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  4033ac:	f002 fe04 	bl	405fb8 <__aeabi_ddiv>
  4033b0:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  4033b4:	f005 050f 	and.w	r5, r5, #15
  4033b8:	f04f 0a03 	mov.w	sl, #3
  4033bc:	b18d      	cbz	r5, 4033e2 <_dtoa_r+0x7da>
  4033be:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 403674 <_dtoa_r+0xa6c>
  4033c2:	07ea      	lsls	r2, r5, #31
  4033c4:	d509      	bpl.n	4033da <_dtoa_r+0x7d2>
  4033c6:	4630      	mov	r0, r6
  4033c8:	4639      	mov	r1, r7
  4033ca:	e9d8 2300 	ldrd	r2, r3, [r8]
  4033ce:	f002 fcc9 	bl	405d64 <__aeabi_dmul>
  4033d2:	f10a 0a01 	add.w	sl, sl, #1
  4033d6:	4606      	mov	r6, r0
  4033d8:	460f      	mov	r7, r1
  4033da:	106d      	asrs	r5, r5, #1
  4033dc:	f108 0808 	add.w	r8, r8, #8
  4033e0:	d1ef      	bne.n	4033c2 <_dtoa_r+0x7ba>
  4033e2:	463b      	mov	r3, r7
  4033e4:	4632      	mov	r2, r6
  4033e6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4033ea:	f002 fde5 	bl	405fb8 <__aeabi_ddiv>
  4033ee:	4607      	mov	r7, r0
  4033f0:	4688      	mov	r8, r1
  4033f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4033f4:	b143      	cbz	r3, 403408 <_dtoa_r+0x800>
  4033f6:	2200      	movs	r2, #0
  4033f8:	4b9f      	ldr	r3, [pc, #636]	; (403678 <_dtoa_r+0xa70>)
  4033fa:	4638      	mov	r0, r7
  4033fc:	4641      	mov	r1, r8
  4033fe:	f002 ff23 	bl	406248 <__aeabi_dcmplt>
  403402:	2800      	cmp	r0, #0
  403404:	f040 8286 	bne.w	403914 <_dtoa_r+0xd0c>
  403408:	4650      	mov	r0, sl
  40340a:	f002 fc45 	bl	405c98 <__aeabi_i2d>
  40340e:	463a      	mov	r2, r7
  403410:	4643      	mov	r3, r8
  403412:	f002 fca7 	bl	405d64 <__aeabi_dmul>
  403416:	4b99      	ldr	r3, [pc, #612]	; (40367c <_dtoa_r+0xa74>)
  403418:	2200      	movs	r2, #0
  40341a:	f002 faf1 	bl	405a00 <__adddf3>
  40341e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403420:	4605      	mov	r5, r0
  403422:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  403426:	2b00      	cmp	r3, #0
  403428:	f000 813e 	beq.w	4036a8 <_dtoa_r+0xaa0>
  40342c:	9b02      	ldr	r3, [sp, #8]
  40342e:	9315      	str	r3, [sp, #84]	; 0x54
  403430:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403432:	9312      	str	r3, [sp, #72]	; 0x48
  403434:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  403436:	2b00      	cmp	r3, #0
  403438:	f000 81fa 	beq.w	403830 <_dtoa_r+0xc28>
  40343c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40343e:	4b8c      	ldr	r3, [pc, #560]	; (403670 <_dtoa_r+0xa68>)
  403440:	498f      	ldr	r1, [pc, #572]	; (403680 <_dtoa_r+0xa78>)
  403442:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  403446:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40344a:	2000      	movs	r0, #0
  40344c:	f002 fdb4 	bl	405fb8 <__aeabi_ddiv>
  403450:	462a      	mov	r2, r5
  403452:	4633      	mov	r3, r6
  403454:	f002 fad2 	bl	4059fc <__aeabi_dsub>
  403458:	4682      	mov	sl, r0
  40345a:	468b      	mov	fp, r1
  40345c:	4638      	mov	r0, r7
  40345e:	4641      	mov	r1, r8
  403460:	f002 ff30 	bl	4062c4 <__aeabi_d2iz>
  403464:	4605      	mov	r5, r0
  403466:	f002 fc17 	bl	405c98 <__aeabi_i2d>
  40346a:	4602      	mov	r2, r0
  40346c:	460b      	mov	r3, r1
  40346e:	4638      	mov	r0, r7
  403470:	4641      	mov	r1, r8
  403472:	f002 fac3 	bl	4059fc <__aeabi_dsub>
  403476:	3530      	adds	r5, #48	; 0x30
  403478:	fa5f f885 	uxtb.w	r8, r5
  40347c:	9d04      	ldr	r5, [sp, #16]
  40347e:	4606      	mov	r6, r0
  403480:	460f      	mov	r7, r1
  403482:	f885 8000 	strb.w	r8, [r5]
  403486:	4602      	mov	r2, r0
  403488:	460b      	mov	r3, r1
  40348a:	4650      	mov	r0, sl
  40348c:	4659      	mov	r1, fp
  40348e:	3501      	adds	r5, #1
  403490:	f002 fef8 	bl	406284 <__aeabi_dcmpgt>
  403494:	2800      	cmp	r0, #0
  403496:	d154      	bne.n	403542 <_dtoa_r+0x93a>
  403498:	4632      	mov	r2, r6
  40349a:	463b      	mov	r3, r7
  40349c:	2000      	movs	r0, #0
  40349e:	4976      	ldr	r1, [pc, #472]	; (403678 <_dtoa_r+0xa70>)
  4034a0:	f002 faac 	bl	4059fc <__aeabi_dsub>
  4034a4:	4602      	mov	r2, r0
  4034a6:	460b      	mov	r3, r1
  4034a8:	4650      	mov	r0, sl
  4034aa:	4659      	mov	r1, fp
  4034ac:	f002 feea 	bl	406284 <__aeabi_dcmpgt>
  4034b0:	2800      	cmp	r0, #0
  4034b2:	f040 8270 	bne.w	403996 <_dtoa_r+0xd8e>
  4034b6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4034b8:	2a01      	cmp	r2, #1
  4034ba:	f000 8111 	beq.w	4036e0 <_dtoa_r+0xad8>
  4034be:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4034c0:	9a04      	ldr	r2, [sp, #16]
  4034c2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4034c6:	4413      	add	r3, r2
  4034c8:	4699      	mov	r9, r3
  4034ca:	e00d      	b.n	4034e8 <_dtoa_r+0x8e0>
  4034cc:	2000      	movs	r0, #0
  4034ce:	496a      	ldr	r1, [pc, #424]	; (403678 <_dtoa_r+0xa70>)
  4034d0:	f002 fa94 	bl	4059fc <__aeabi_dsub>
  4034d4:	4652      	mov	r2, sl
  4034d6:	465b      	mov	r3, fp
  4034d8:	f002 feb6 	bl	406248 <__aeabi_dcmplt>
  4034dc:	2800      	cmp	r0, #0
  4034de:	f040 8258 	bne.w	403992 <_dtoa_r+0xd8a>
  4034e2:	454d      	cmp	r5, r9
  4034e4:	f000 80fa 	beq.w	4036dc <_dtoa_r+0xad4>
  4034e8:	4650      	mov	r0, sl
  4034ea:	4659      	mov	r1, fp
  4034ec:	2200      	movs	r2, #0
  4034ee:	4b65      	ldr	r3, [pc, #404]	; (403684 <_dtoa_r+0xa7c>)
  4034f0:	f002 fc38 	bl	405d64 <__aeabi_dmul>
  4034f4:	2200      	movs	r2, #0
  4034f6:	4b63      	ldr	r3, [pc, #396]	; (403684 <_dtoa_r+0xa7c>)
  4034f8:	4682      	mov	sl, r0
  4034fa:	468b      	mov	fp, r1
  4034fc:	4630      	mov	r0, r6
  4034fe:	4639      	mov	r1, r7
  403500:	f002 fc30 	bl	405d64 <__aeabi_dmul>
  403504:	460f      	mov	r7, r1
  403506:	4606      	mov	r6, r0
  403508:	f002 fedc 	bl	4062c4 <__aeabi_d2iz>
  40350c:	4680      	mov	r8, r0
  40350e:	f002 fbc3 	bl	405c98 <__aeabi_i2d>
  403512:	4602      	mov	r2, r0
  403514:	460b      	mov	r3, r1
  403516:	4630      	mov	r0, r6
  403518:	4639      	mov	r1, r7
  40351a:	f002 fa6f 	bl	4059fc <__aeabi_dsub>
  40351e:	f108 0830 	add.w	r8, r8, #48	; 0x30
  403522:	fa5f f888 	uxtb.w	r8, r8
  403526:	4652      	mov	r2, sl
  403528:	465b      	mov	r3, fp
  40352a:	f805 8b01 	strb.w	r8, [r5], #1
  40352e:	4606      	mov	r6, r0
  403530:	460f      	mov	r7, r1
  403532:	f002 fe89 	bl	406248 <__aeabi_dcmplt>
  403536:	4632      	mov	r2, r6
  403538:	463b      	mov	r3, r7
  40353a:	2800      	cmp	r0, #0
  40353c:	d0c6      	beq.n	4034cc <_dtoa_r+0x8c4>
  40353e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403542:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403544:	9302      	str	r3, [sp, #8]
  403546:	e523      	b.n	402f90 <_dtoa_r+0x388>
  403548:	2300      	movs	r3, #0
  40354a:	930b      	str	r3, [sp, #44]	; 0x2c
  40354c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40354e:	2b00      	cmp	r3, #0
  403550:	f340 80dc 	ble.w	40370c <_dtoa_r+0xb04>
  403554:	461f      	mov	r7, r3
  403556:	461e      	mov	r6, r3
  403558:	930f      	str	r3, [sp, #60]	; 0x3c
  40355a:	930a      	str	r3, [sp, #40]	; 0x28
  40355c:	e6f6      	b.n	40334c <_dtoa_r+0x744>
  40355e:	2301      	movs	r3, #1
  403560:	930b      	str	r3, [sp, #44]	; 0x2c
  403562:	e7f3      	b.n	40354c <_dtoa_r+0x944>
  403564:	f1ba 0f00 	cmp.w	sl, #0
  403568:	f47f ada8 	bne.w	4030bc <_dtoa_r+0x4b4>
  40356c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  403570:	2b00      	cmp	r3, #0
  403572:	f47f adba 	bne.w	4030ea <_dtoa_r+0x4e2>
  403576:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40357a:	0d3f      	lsrs	r7, r7, #20
  40357c:	053f      	lsls	r7, r7, #20
  40357e:	2f00      	cmp	r7, #0
  403580:	f000 820d 	beq.w	40399e <_dtoa_r+0xd96>
  403584:	9b08      	ldr	r3, [sp, #32]
  403586:	3301      	adds	r3, #1
  403588:	9308      	str	r3, [sp, #32]
  40358a:	9b06      	ldr	r3, [sp, #24]
  40358c:	3301      	adds	r3, #1
  40358e:	9306      	str	r3, [sp, #24]
  403590:	2301      	movs	r3, #1
  403592:	930c      	str	r3, [sp, #48]	; 0x30
  403594:	e5ab      	b.n	4030ee <_dtoa_r+0x4e6>
  403596:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403598:	2b00      	cmp	r3, #0
  40359a:	f73f ac42 	bgt.w	402e22 <_dtoa_r+0x21a>
  40359e:	f040 8221 	bne.w	4039e4 <_dtoa_r+0xddc>
  4035a2:	2200      	movs	r2, #0
  4035a4:	4b38      	ldr	r3, [pc, #224]	; (403688 <_dtoa_r+0xa80>)
  4035a6:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4035aa:	f002 fbdb 	bl	405d64 <__aeabi_dmul>
  4035ae:	4652      	mov	r2, sl
  4035b0:	465b      	mov	r3, fp
  4035b2:	f002 fe5d 	bl	406270 <__aeabi_dcmpge>
  4035b6:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  4035ba:	4646      	mov	r6, r8
  4035bc:	2800      	cmp	r0, #0
  4035be:	d041      	beq.n	403644 <_dtoa_r+0xa3c>
  4035c0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4035c2:	9d04      	ldr	r5, [sp, #16]
  4035c4:	43db      	mvns	r3, r3
  4035c6:	9302      	str	r3, [sp, #8]
  4035c8:	4641      	mov	r1, r8
  4035ca:	4620      	mov	r0, r4
  4035cc:	f001 fb48 	bl	404c60 <_Bfree>
  4035d0:	2e00      	cmp	r6, #0
  4035d2:	f43f acdd 	beq.w	402f90 <_dtoa_r+0x388>
  4035d6:	e6a7      	b.n	403328 <_dtoa_r+0x720>
  4035d8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4035da:	4649      	mov	r1, r9
  4035dc:	4620      	mov	r0, r4
  4035de:	f001 fc75 	bl	404ecc <__pow5mult>
  4035e2:	4681      	mov	r9, r0
  4035e4:	e558      	b.n	403098 <_dtoa_r+0x490>
  4035e6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4035e8:	2a00      	cmp	r2, #0
  4035ea:	f000 8187 	beq.w	4038fc <_dtoa_r+0xcf4>
  4035ee:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4035f2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4035f4:	9d08      	ldr	r5, [sp, #32]
  4035f6:	e4f2      	b.n	402fde <_dtoa_r+0x3d6>
  4035f8:	f1ba 0f00 	cmp.w	sl, #0
  4035fc:	f47f ad75 	bne.w	4030ea <_dtoa_r+0x4e2>
  403600:	e7b4      	b.n	40356c <_dtoa_r+0x964>
  403602:	f001 fb37 	bl	404c74 <__multadd>
  403606:	4647      	mov	r7, r8
  403608:	4606      	mov	r6, r0
  40360a:	4683      	mov	fp, r0
  40360c:	e5be      	b.n	40318c <_dtoa_r+0x584>
  40360e:	4601      	mov	r1, r0
  403610:	4620      	mov	r0, r4
  403612:	9306      	str	r3, [sp, #24]
  403614:	f001 fb24 	bl	404c60 <_Bfree>
  403618:	2201      	movs	r2, #1
  40361a:	9b06      	ldr	r3, [sp, #24]
  40361c:	e5e0      	b.n	4031e0 <_dtoa_r+0x5d8>
  40361e:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403620:	2b02      	cmp	r3, #2
  403622:	f77f ad96 	ble.w	403152 <_dtoa_r+0x54a>
  403626:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403628:	2b00      	cmp	r3, #0
  40362a:	d1c9      	bne.n	4035c0 <_dtoa_r+0x9b8>
  40362c:	4641      	mov	r1, r8
  40362e:	2205      	movs	r2, #5
  403630:	4620      	mov	r0, r4
  403632:	f001 fb1f 	bl	404c74 <__multadd>
  403636:	4601      	mov	r1, r0
  403638:	4680      	mov	r8, r0
  40363a:	4648      	mov	r0, r9
  40363c:	f001 fce8 	bl	405010 <__mcmp>
  403640:	2800      	cmp	r0, #0
  403642:	ddbd      	ble.n	4035c0 <_dtoa_r+0x9b8>
  403644:	9a02      	ldr	r2, [sp, #8]
  403646:	9904      	ldr	r1, [sp, #16]
  403648:	2331      	movs	r3, #49	; 0x31
  40364a:	3201      	adds	r2, #1
  40364c:	9202      	str	r2, [sp, #8]
  40364e:	700b      	strb	r3, [r1, #0]
  403650:	1c4d      	adds	r5, r1, #1
  403652:	e7b9      	b.n	4035c8 <_dtoa_r+0x9c0>
  403654:	9a02      	ldr	r2, [sp, #8]
  403656:	3201      	adds	r2, #1
  403658:	9202      	str	r2, [sp, #8]
  40365a:	9a04      	ldr	r2, [sp, #16]
  40365c:	2331      	movs	r3, #49	; 0x31
  40365e:	7013      	strb	r3, [r2, #0]
  403660:	e652      	b.n	403308 <_dtoa_r+0x700>
  403662:	2301      	movs	r3, #1
  403664:	930b      	str	r3, [sp, #44]	; 0x2c
  403666:	e666      	b.n	403336 <_dtoa_r+0x72e>
  403668:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40366c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40366e:	e48f      	b.n	402f90 <_dtoa_r+0x388>
  403670:	004066e0 	.word	0x004066e0
  403674:	004066b8 	.word	0x004066b8
  403678:	3ff00000 	.word	0x3ff00000
  40367c:	401c0000 	.word	0x401c0000
  403680:	3fe00000 	.word	0x3fe00000
  403684:	40240000 	.word	0x40240000
  403688:	40140000 	.word	0x40140000
  40368c:	4650      	mov	r0, sl
  40368e:	f002 fb03 	bl	405c98 <__aeabi_i2d>
  403692:	463a      	mov	r2, r7
  403694:	4643      	mov	r3, r8
  403696:	f002 fb65 	bl	405d64 <__aeabi_dmul>
  40369a:	2200      	movs	r2, #0
  40369c:	4bc1      	ldr	r3, [pc, #772]	; (4039a4 <_dtoa_r+0xd9c>)
  40369e:	f002 f9af 	bl	405a00 <__adddf3>
  4036a2:	4605      	mov	r5, r0
  4036a4:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4036a8:	4641      	mov	r1, r8
  4036aa:	2200      	movs	r2, #0
  4036ac:	4bbe      	ldr	r3, [pc, #760]	; (4039a8 <_dtoa_r+0xda0>)
  4036ae:	4638      	mov	r0, r7
  4036b0:	f002 f9a4 	bl	4059fc <__aeabi_dsub>
  4036b4:	462a      	mov	r2, r5
  4036b6:	4633      	mov	r3, r6
  4036b8:	4682      	mov	sl, r0
  4036ba:	468b      	mov	fp, r1
  4036bc:	f002 fde2 	bl	406284 <__aeabi_dcmpgt>
  4036c0:	4680      	mov	r8, r0
  4036c2:	2800      	cmp	r0, #0
  4036c4:	f040 8110 	bne.w	4038e8 <_dtoa_r+0xce0>
  4036c8:	462a      	mov	r2, r5
  4036ca:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4036ce:	4650      	mov	r0, sl
  4036d0:	4659      	mov	r1, fp
  4036d2:	f002 fdb9 	bl	406248 <__aeabi_dcmplt>
  4036d6:	b118      	cbz	r0, 4036e0 <_dtoa_r+0xad8>
  4036d8:	4646      	mov	r6, r8
  4036da:	e771      	b.n	4035c0 <_dtoa_r+0x9b8>
  4036dc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4036e0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4036e4:	f7ff bb8a 	b.w	402dfc <_dtoa_r+0x1f4>
  4036e8:	9804      	ldr	r0, [sp, #16]
  4036ea:	f7ff babb 	b.w	402c64 <_dtoa_r+0x5c>
  4036ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4036f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4036f2:	970c      	str	r7, [sp, #48]	; 0x30
  4036f4:	1afb      	subs	r3, r7, r3
  4036f6:	441a      	add	r2, r3
  4036f8:	920d      	str	r2, [sp, #52]	; 0x34
  4036fa:	2700      	movs	r7, #0
  4036fc:	e469      	b.n	402fd2 <_dtoa_r+0x3ca>
  4036fe:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  403702:	f04f 0a02 	mov.w	sl, #2
  403706:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40370a:	e657      	b.n	4033bc <_dtoa_r+0x7b4>
  40370c:	2100      	movs	r1, #0
  40370e:	2301      	movs	r3, #1
  403710:	6461      	str	r1, [r4, #68]	; 0x44
  403712:	4620      	mov	r0, r4
  403714:	9325      	str	r3, [sp, #148]	; 0x94
  403716:	f001 fa7d 	bl	404c14 <_Balloc>
  40371a:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40371c:	9004      	str	r0, [sp, #16]
  40371e:	6420      	str	r0, [r4, #64]	; 0x40
  403720:	930a      	str	r3, [sp, #40]	; 0x28
  403722:	930f      	str	r3, [sp, #60]	; 0x3c
  403724:	e629      	b.n	40337a <_dtoa_r+0x772>
  403726:	2a00      	cmp	r2, #0
  403728:	46d0      	mov	r8, sl
  40372a:	f8cd b018 	str.w	fp, [sp, #24]
  40372e:	469a      	mov	sl, r3
  403730:	dd11      	ble.n	403756 <_dtoa_r+0xb4e>
  403732:	4649      	mov	r1, r9
  403734:	2201      	movs	r2, #1
  403736:	4620      	mov	r0, r4
  403738:	f001 fc18 	bl	404f6c <__lshift>
  40373c:	4641      	mov	r1, r8
  40373e:	4681      	mov	r9, r0
  403740:	f001 fc66 	bl	405010 <__mcmp>
  403744:	2800      	cmp	r0, #0
  403746:	f340 8146 	ble.w	4039d6 <_dtoa_r+0xdce>
  40374a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40374e:	f000 8106 	beq.w	40395e <_dtoa_r+0xd56>
  403752:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  403756:	46b3      	mov	fp, r6
  403758:	f887 a000 	strb.w	sl, [r7]
  40375c:	1c7d      	adds	r5, r7, #1
  40375e:	9e06      	ldr	r6, [sp, #24]
  403760:	e5d2      	b.n	403308 <_dtoa_r+0x700>
  403762:	d104      	bne.n	40376e <_dtoa_r+0xb66>
  403764:	f01a 0f01 	tst.w	sl, #1
  403768:	d001      	beq.n	40376e <_dtoa_r+0xb66>
  40376a:	e5bd      	b.n	4032e8 <_dtoa_r+0x6e0>
  40376c:	4615      	mov	r5, r2
  40376e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403772:	2b30      	cmp	r3, #48	; 0x30
  403774:	f105 32ff 	add.w	r2, r5, #4294967295
  403778:	d0f8      	beq.n	40376c <_dtoa_r+0xb64>
  40377a:	e5c5      	b.n	403308 <_dtoa_r+0x700>
  40377c:	9904      	ldr	r1, [sp, #16]
  40377e:	2230      	movs	r2, #48	; 0x30
  403780:	700a      	strb	r2, [r1, #0]
  403782:	9a02      	ldr	r2, [sp, #8]
  403784:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  403788:	3201      	adds	r2, #1
  40378a:	9202      	str	r2, [sp, #8]
  40378c:	f7ff bbfc 	b.w	402f88 <_dtoa_r+0x380>
  403790:	f000 80bb 	beq.w	40390a <_dtoa_r+0xd02>
  403794:	9b02      	ldr	r3, [sp, #8]
  403796:	425d      	negs	r5, r3
  403798:	4b84      	ldr	r3, [pc, #528]	; (4039ac <_dtoa_r+0xda4>)
  40379a:	f005 020f 	and.w	r2, r5, #15
  40379e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4037a2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4037a6:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  4037aa:	f002 fadb 	bl	405d64 <__aeabi_dmul>
  4037ae:	112d      	asrs	r5, r5, #4
  4037b0:	4607      	mov	r7, r0
  4037b2:	4688      	mov	r8, r1
  4037b4:	f000 812c 	beq.w	403a10 <_dtoa_r+0xe08>
  4037b8:	4e7d      	ldr	r6, [pc, #500]	; (4039b0 <_dtoa_r+0xda8>)
  4037ba:	f04f 0a02 	mov.w	sl, #2
  4037be:	07eb      	lsls	r3, r5, #31
  4037c0:	d509      	bpl.n	4037d6 <_dtoa_r+0xbce>
  4037c2:	4638      	mov	r0, r7
  4037c4:	4641      	mov	r1, r8
  4037c6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4037ca:	f002 facb 	bl	405d64 <__aeabi_dmul>
  4037ce:	f10a 0a01 	add.w	sl, sl, #1
  4037d2:	4607      	mov	r7, r0
  4037d4:	4688      	mov	r8, r1
  4037d6:	106d      	asrs	r5, r5, #1
  4037d8:	f106 0608 	add.w	r6, r6, #8
  4037dc:	d1ef      	bne.n	4037be <_dtoa_r+0xbb6>
  4037de:	e608      	b.n	4033f2 <_dtoa_r+0x7ea>
  4037e0:	6871      	ldr	r1, [r6, #4]
  4037e2:	4620      	mov	r0, r4
  4037e4:	f001 fa16 	bl	404c14 <_Balloc>
  4037e8:	6933      	ldr	r3, [r6, #16]
  4037ea:	3302      	adds	r3, #2
  4037ec:	009a      	lsls	r2, r3, #2
  4037ee:	4605      	mov	r5, r0
  4037f0:	f106 010c 	add.w	r1, r6, #12
  4037f4:	300c      	adds	r0, #12
  4037f6:	f001 f903 	bl	404a00 <memcpy>
  4037fa:	4629      	mov	r1, r5
  4037fc:	2201      	movs	r2, #1
  4037fe:	4620      	mov	r0, r4
  403800:	f001 fbb4 	bl	404f6c <__lshift>
  403804:	9006      	str	r0, [sp, #24]
  403806:	e4b5      	b.n	403174 <_dtoa_r+0x56c>
  403808:	2b39      	cmp	r3, #57	; 0x39
  40380a:	f8cd b018 	str.w	fp, [sp, #24]
  40380e:	46d0      	mov	r8, sl
  403810:	f000 80a5 	beq.w	40395e <_dtoa_r+0xd56>
  403814:	f103 0a01 	add.w	sl, r3, #1
  403818:	46b3      	mov	fp, r6
  40381a:	f887 a000 	strb.w	sl, [r7]
  40381e:	1c7d      	adds	r5, r7, #1
  403820:	9e06      	ldr	r6, [sp, #24]
  403822:	e571      	b.n	403308 <_dtoa_r+0x700>
  403824:	465a      	mov	r2, fp
  403826:	46d0      	mov	r8, sl
  403828:	46b3      	mov	fp, r6
  40382a:	469a      	mov	sl, r3
  40382c:	4616      	mov	r6, r2
  40382e:	e54f      	b.n	4032d0 <_dtoa_r+0x6c8>
  403830:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403832:	495e      	ldr	r1, [pc, #376]	; (4039ac <_dtoa_r+0xda4>)
  403834:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  403838:	462a      	mov	r2, r5
  40383a:	4633      	mov	r3, r6
  40383c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  403840:	f002 fa90 	bl	405d64 <__aeabi_dmul>
  403844:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  403848:	4638      	mov	r0, r7
  40384a:	4641      	mov	r1, r8
  40384c:	f002 fd3a 	bl	4062c4 <__aeabi_d2iz>
  403850:	4605      	mov	r5, r0
  403852:	f002 fa21 	bl	405c98 <__aeabi_i2d>
  403856:	460b      	mov	r3, r1
  403858:	4602      	mov	r2, r0
  40385a:	4641      	mov	r1, r8
  40385c:	4638      	mov	r0, r7
  40385e:	f002 f8cd 	bl	4059fc <__aeabi_dsub>
  403862:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403864:	460f      	mov	r7, r1
  403866:	9904      	ldr	r1, [sp, #16]
  403868:	3530      	adds	r5, #48	; 0x30
  40386a:	2b01      	cmp	r3, #1
  40386c:	700d      	strb	r5, [r1, #0]
  40386e:	4606      	mov	r6, r0
  403870:	f101 0501 	add.w	r5, r1, #1
  403874:	d026      	beq.n	4038c4 <_dtoa_r+0xcbc>
  403876:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403878:	9a04      	ldr	r2, [sp, #16]
  40387a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 4039b8 <_dtoa_r+0xdb0>
  40387e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  403882:	4413      	add	r3, r2
  403884:	f04f 0a00 	mov.w	sl, #0
  403888:	4699      	mov	r9, r3
  40388a:	4652      	mov	r2, sl
  40388c:	465b      	mov	r3, fp
  40388e:	4630      	mov	r0, r6
  403890:	4639      	mov	r1, r7
  403892:	f002 fa67 	bl	405d64 <__aeabi_dmul>
  403896:	460f      	mov	r7, r1
  403898:	4606      	mov	r6, r0
  40389a:	f002 fd13 	bl	4062c4 <__aeabi_d2iz>
  40389e:	4680      	mov	r8, r0
  4038a0:	f002 f9fa 	bl	405c98 <__aeabi_i2d>
  4038a4:	f108 0830 	add.w	r8, r8, #48	; 0x30
  4038a8:	4602      	mov	r2, r0
  4038aa:	460b      	mov	r3, r1
  4038ac:	4630      	mov	r0, r6
  4038ae:	4639      	mov	r1, r7
  4038b0:	f002 f8a4 	bl	4059fc <__aeabi_dsub>
  4038b4:	f805 8b01 	strb.w	r8, [r5], #1
  4038b8:	454d      	cmp	r5, r9
  4038ba:	4606      	mov	r6, r0
  4038bc:	460f      	mov	r7, r1
  4038be:	d1e4      	bne.n	40388a <_dtoa_r+0xc82>
  4038c0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4038c4:	4b3b      	ldr	r3, [pc, #236]	; (4039b4 <_dtoa_r+0xdac>)
  4038c6:	2200      	movs	r2, #0
  4038c8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4038cc:	f002 f898 	bl	405a00 <__adddf3>
  4038d0:	4632      	mov	r2, r6
  4038d2:	463b      	mov	r3, r7
  4038d4:	f002 fcb8 	bl	406248 <__aeabi_dcmplt>
  4038d8:	2800      	cmp	r0, #0
  4038da:	d046      	beq.n	40396a <_dtoa_r+0xd62>
  4038dc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4038de:	9302      	str	r3, [sp, #8]
  4038e0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4038e4:	f7ff bb43 	b.w	402f6e <_dtoa_r+0x366>
  4038e8:	f04f 0800 	mov.w	r8, #0
  4038ec:	4646      	mov	r6, r8
  4038ee:	e6a9      	b.n	403644 <_dtoa_r+0xa3c>
  4038f0:	9b08      	ldr	r3, [sp, #32]
  4038f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4038f4:	1a9d      	subs	r5, r3, r2
  4038f6:	2300      	movs	r3, #0
  4038f8:	f7ff bb71 	b.w	402fde <_dtoa_r+0x3d6>
  4038fc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4038fe:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  403900:	9d08      	ldr	r5, [sp, #32]
  403902:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  403906:	f7ff bb6a 	b.w	402fde <_dtoa_r+0x3d6>
  40390a:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40390e:	f04f 0a02 	mov.w	sl, #2
  403912:	e56e      	b.n	4033f2 <_dtoa_r+0x7ea>
  403914:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403916:	2b00      	cmp	r3, #0
  403918:	f43f aeb8 	beq.w	40368c <_dtoa_r+0xa84>
  40391c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40391e:	2b00      	cmp	r3, #0
  403920:	f77f aede 	ble.w	4036e0 <_dtoa_r+0xad8>
  403924:	2200      	movs	r2, #0
  403926:	4b24      	ldr	r3, [pc, #144]	; (4039b8 <_dtoa_r+0xdb0>)
  403928:	4638      	mov	r0, r7
  40392a:	4641      	mov	r1, r8
  40392c:	f002 fa1a 	bl	405d64 <__aeabi_dmul>
  403930:	4607      	mov	r7, r0
  403932:	4688      	mov	r8, r1
  403934:	f10a 0001 	add.w	r0, sl, #1
  403938:	f002 f9ae 	bl	405c98 <__aeabi_i2d>
  40393c:	463a      	mov	r2, r7
  40393e:	4643      	mov	r3, r8
  403940:	f002 fa10 	bl	405d64 <__aeabi_dmul>
  403944:	2200      	movs	r2, #0
  403946:	4b17      	ldr	r3, [pc, #92]	; (4039a4 <_dtoa_r+0xd9c>)
  403948:	f002 f85a 	bl	405a00 <__adddf3>
  40394c:	9a02      	ldr	r2, [sp, #8]
  40394e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403950:	9312      	str	r3, [sp, #72]	; 0x48
  403952:	3a01      	subs	r2, #1
  403954:	4605      	mov	r5, r0
  403956:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40395a:	9215      	str	r2, [sp, #84]	; 0x54
  40395c:	e56a      	b.n	403434 <_dtoa_r+0x82c>
  40395e:	2239      	movs	r2, #57	; 0x39
  403960:	46b3      	mov	fp, r6
  403962:	703a      	strb	r2, [r7, #0]
  403964:	9e06      	ldr	r6, [sp, #24]
  403966:	1c7d      	adds	r5, r7, #1
  403968:	e4c0      	b.n	4032ec <_dtoa_r+0x6e4>
  40396a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40396e:	2000      	movs	r0, #0
  403970:	4910      	ldr	r1, [pc, #64]	; (4039b4 <_dtoa_r+0xdac>)
  403972:	f002 f843 	bl	4059fc <__aeabi_dsub>
  403976:	4632      	mov	r2, r6
  403978:	463b      	mov	r3, r7
  40397a:	f002 fc83 	bl	406284 <__aeabi_dcmpgt>
  40397e:	b908      	cbnz	r0, 403984 <_dtoa_r+0xd7c>
  403980:	e6ae      	b.n	4036e0 <_dtoa_r+0xad8>
  403982:	4615      	mov	r5, r2
  403984:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  403988:	2b30      	cmp	r3, #48	; 0x30
  40398a:	f105 32ff 	add.w	r2, r5, #4294967295
  40398e:	d0f8      	beq.n	403982 <_dtoa_r+0xd7a>
  403990:	e5d7      	b.n	403542 <_dtoa_r+0x93a>
  403992:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  403996:	9b15      	ldr	r3, [sp, #84]	; 0x54
  403998:	9302      	str	r3, [sp, #8]
  40399a:	f7ff bae8 	b.w	402f6e <_dtoa_r+0x366>
  40399e:	970c      	str	r7, [sp, #48]	; 0x30
  4039a0:	f7ff bba5 	b.w	4030ee <_dtoa_r+0x4e6>
  4039a4:	401c0000 	.word	0x401c0000
  4039a8:	40140000 	.word	0x40140000
  4039ac:	004066e0 	.word	0x004066e0
  4039b0:	004066b8 	.word	0x004066b8
  4039b4:	3fe00000 	.word	0x3fe00000
  4039b8:	40240000 	.word	0x40240000
  4039bc:	2b39      	cmp	r3, #57	; 0x39
  4039be:	f8cd b018 	str.w	fp, [sp, #24]
  4039c2:	46d0      	mov	r8, sl
  4039c4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  4039c8:	469a      	mov	sl, r3
  4039ca:	d0c8      	beq.n	40395e <_dtoa_r+0xd56>
  4039cc:	f1bb 0f00 	cmp.w	fp, #0
  4039d0:	f73f aebf 	bgt.w	403752 <_dtoa_r+0xb4a>
  4039d4:	e6bf      	b.n	403756 <_dtoa_r+0xb4e>
  4039d6:	f47f aebe 	bne.w	403756 <_dtoa_r+0xb4e>
  4039da:	f01a 0f01 	tst.w	sl, #1
  4039de:	f43f aeba 	beq.w	403756 <_dtoa_r+0xb4e>
  4039e2:	e6b2      	b.n	40374a <_dtoa_r+0xb42>
  4039e4:	f04f 0800 	mov.w	r8, #0
  4039e8:	4646      	mov	r6, r8
  4039ea:	e5e9      	b.n	4035c0 <_dtoa_r+0x9b8>
  4039ec:	4631      	mov	r1, r6
  4039ee:	2300      	movs	r3, #0
  4039f0:	220a      	movs	r2, #10
  4039f2:	4620      	mov	r0, r4
  4039f4:	f001 f93e 	bl	404c74 <__multadd>
  4039f8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4039fa:	2b00      	cmp	r3, #0
  4039fc:	4606      	mov	r6, r0
  4039fe:	dd0a      	ble.n	403a16 <_dtoa_r+0xe0e>
  403a00:	930a      	str	r3, [sp, #40]	; 0x28
  403a02:	f7ff bbaa 	b.w	40315a <_dtoa_r+0x552>
  403a06:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a08:	2b02      	cmp	r3, #2
  403a0a:	dc23      	bgt.n	403a54 <_dtoa_r+0xe4c>
  403a0c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a0e:	e43b      	b.n	403288 <_dtoa_r+0x680>
  403a10:	f04f 0a02 	mov.w	sl, #2
  403a14:	e4ed      	b.n	4033f2 <_dtoa_r+0x7ea>
  403a16:	9b24      	ldr	r3, [sp, #144]	; 0x90
  403a18:	2b02      	cmp	r3, #2
  403a1a:	dc1b      	bgt.n	403a54 <_dtoa_r+0xe4c>
  403a1c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a1e:	e7ef      	b.n	403a00 <_dtoa_r+0xdf8>
  403a20:	2500      	movs	r5, #0
  403a22:	6465      	str	r5, [r4, #68]	; 0x44
  403a24:	4629      	mov	r1, r5
  403a26:	4620      	mov	r0, r4
  403a28:	f001 f8f4 	bl	404c14 <_Balloc>
  403a2c:	f04f 33ff 	mov.w	r3, #4294967295
  403a30:	930a      	str	r3, [sp, #40]	; 0x28
  403a32:	930f      	str	r3, [sp, #60]	; 0x3c
  403a34:	2301      	movs	r3, #1
  403a36:	9004      	str	r0, [sp, #16]
  403a38:	9525      	str	r5, [sp, #148]	; 0x94
  403a3a:	6420      	str	r0, [r4, #64]	; 0x40
  403a3c:	930b      	str	r3, [sp, #44]	; 0x2c
  403a3e:	f7ff b9dd 	b.w	402dfc <_dtoa_r+0x1f4>
  403a42:	2501      	movs	r5, #1
  403a44:	f7ff b9a5 	b.w	402d92 <_dtoa_r+0x18a>
  403a48:	f43f ab69 	beq.w	40311e <_dtoa_r+0x516>
  403a4c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  403a50:	f7ff bbf9 	b.w	403246 <_dtoa_r+0x63e>
  403a54:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  403a56:	930a      	str	r3, [sp, #40]	; 0x28
  403a58:	e5e5      	b.n	403626 <_dtoa_r+0xa1e>
  403a5a:	bf00      	nop

00403a5c <__sflush_r>:
  403a5c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  403a60:	b29a      	uxth	r2, r3
  403a62:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403a66:	460d      	mov	r5, r1
  403a68:	0711      	lsls	r1, r2, #28
  403a6a:	4680      	mov	r8, r0
  403a6c:	d43a      	bmi.n	403ae4 <__sflush_r+0x88>
  403a6e:	686a      	ldr	r2, [r5, #4]
  403a70:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  403a74:	2a00      	cmp	r2, #0
  403a76:	81ab      	strh	r3, [r5, #12]
  403a78:	dd6f      	ble.n	403b5a <__sflush_r+0xfe>
  403a7a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403a7c:	2c00      	cmp	r4, #0
  403a7e:	d049      	beq.n	403b14 <__sflush_r+0xb8>
  403a80:	2200      	movs	r2, #0
  403a82:	b29b      	uxth	r3, r3
  403a84:	f8d8 6000 	ldr.w	r6, [r8]
  403a88:	f8c8 2000 	str.w	r2, [r8]
  403a8c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  403a90:	d067      	beq.n	403b62 <__sflush_r+0x106>
  403a92:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  403a94:	075f      	lsls	r7, r3, #29
  403a96:	d505      	bpl.n	403aa4 <__sflush_r+0x48>
  403a98:	6869      	ldr	r1, [r5, #4]
  403a9a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  403a9c:	1a52      	subs	r2, r2, r1
  403a9e:	b10b      	cbz	r3, 403aa4 <__sflush_r+0x48>
  403aa0:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  403aa2:	1ad2      	subs	r2, r2, r3
  403aa4:	2300      	movs	r3, #0
  403aa6:	69e9      	ldr	r1, [r5, #28]
  403aa8:	4640      	mov	r0, r8
  403aaa:	47a0      	blx	r4
  403aac:	1c44      	adds	r4, r0, #1
  403aae:	d03c      	beq.n	403b2a <__sflush_r+0xce>
  403ab0:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  403ab4:	692a      	ldr	r2, [r5, #16]
  403ab6:	602a      	str	r2, [r5, #0]
  403ab8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  403abc:	2200      	movs	r2, #0
  403abe:	81ab      	strh	r3, [r5, #12]
  403ac0:	04db      	lsls	r3, r3, #19
  403ac2:	606a      	str	r2, [r5, #4]
  403ac4:	d447      	bmi.n	403b56 <__sflush_r+0xfa>
  403ac6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  403ac8:	f8c8 6000 	str.w	r6, [r8]
  403acc:	b311      	cbz	r1, 403b14 <__sflush_r+0xb8>
  403ace:	f105 0340 	add.w	r3, r5, #64	; 0x40
  403ad2:	4299      	cmp	r1, r3
  403ad4:	d002      	beq.n	403adc <__sflush_r+0x80>
  403ad6:	4640      	mov	r0, r8
  403ad8:	f000 f95a 	bl	403d90 <_free_r>
  403adc:	2000      	movs	r0, #0
  403ade:	6328      	str	r0, [r5, #48]	; 0x30
  403ae0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403ae4:	692e      	ldr	r6, [r5, #16]
  403ae6:	b1ae      	cbz	r6, 403b14 <__sflush_r+0xb8>
  403ae8:	682c      	ldr	r4, [r5, #0]
  403aea:	602e      	str	r6, [r5, #0]
  403aec:	0791      	lsls	r1, r2, #30
  403aee:	bf0c      	ite	eq
  403af0:	696b      	ldreq	r3, [r5, #20]
  403af2:	2300      	movne	r3, #0
  403af4:	1ba4      	subs	r4, r4, r6
  403af6:	60ab      	str	r3, [r5, #8]
  403af8:	e00a      	b.n	403b10 <__sflush_r+0xb4>
  403afa:	4623      	mov	r3, r4
  403afc:	4632      	mov	r2, r6
  403afe:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  403b00:	69e9      	ldr	r1, [r5, #28]
  403b02:	4640      	mov	r0, r8
  403b04:	47b8      	blx	r7
  403b06:	2800      	cmp	r0, #0
  403b08:	eba4 0400 	sub.w	r4, r4, r0
  403b0c:	4406      	add	r6, r0
  403b0e:	dd04      	ble.n	403b1a <__sflush_r+0xbe>
  403b10:	2c00      	cmp	r4, #0
  403b12:	dcf2      	bgt.n	403afa <__sflush_r+0x9e>
  403b14:	2000      	movs	r0, #0
  403b16:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b1a:	89ab      	ldrh	r3, [r5, #12]
  403b1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b20:	81ab      	strh	r3, [r5, #12]
  403b22:	f04f 30ff 	mov.w	r0, #4294967295
  403b26:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b2a:	f8d8 4000 	ldr.w	r4, [r8]
  403b2e:	2c1d      	cmp	r4, #29
  403b30:	d8f3      	bhi.n	403b1a <__sflush_r+0xbe>
  403b32:	4b19      	ldr	r3, [pc, #100]	; (403b98 <__sflush_r+0x13c>)
  403b34:	40e3      	lsrs	r3, r4
  403b36:	43db      	mvns	r3, r3
  403b38:	f013 0301 	ands.w	r3, r3, #1
  403b3c:	d1ed      	bne.n	403b1a <__sflush_r+0xbe>
  403b3e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  403b42:	606b      	str	r3, [r5, #4]
  403b44:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  403b48:	6929      	ldr	r1, [r5, #16]
  403b4a:	81ab      	strh	r3, [r5, #12]
  403b4c:	04da      	lsls	r2, r3, #19
  403b4e:	6029      	str	r1, [r5, #0]
  403b50:	d5b9      	bpl.n	403ac6 <__sflush_r+0x6a>
  403b52:	2c00      	cmp	r4, #0
  403b54:	d1b7      	bne.n	403ac6 <__sflush_r+0x6a>
  403b56:	6528      	str	r0, [r5, #80]	; 0x50
  403b58:	e7b5      	b.n	403ac6 <__sflush_r+0x6a>
  403b5a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  403b5c:	2a00      	cmp	r2, #0
  403b5e:	dc8c      	bgt.n	403a7a <__sflush_r+0x1e>
  403b60:	e7d8      	b.n	403b14 <__sflush_r+0xb8>
  403b62:	2301      	movs	r3, #1
  403b64:	69e9      	ldr	r1, [r5, #28]
  403b66:	4640      	mov	r0, r8
  403b68:	47a0      	blx	r4
  403b6a:	1c43      	adds	r3, r0, #1
  403b6c:	4602      	mov	r2, r0
  403b6e:	d002      	beq.n	403b76 <__sflush_r+0x11a>
  403b70:	89ab      	ldrh	r3, [r5, #12]
  403b72:	6aac      	ldr	r4, [r5, #40]	; 0x28
  403b74:	e78e      	b.n	403a94 <__sflush_r+0x38>
  403b76:	f8d8 3000 	ldr.w	r3, [r8]
  403b7a:	2b00      	cmp	r3, #0
  403b7c:	d0f8      	beq.n	403b70 <__sflush_r+0x114>
  403b7e:	2b1d      	cmp	r3, #29
  403b80:	d001      	beq.n	403b86 <__sflush_r+0x12a>
  403b82:	2b16      	cmp	r3, #22
  403b84:	d102      	bne.n	403b8c <__sflush_r+0x130>
  403b86:	f8c8 6000 	str.w	r6, [r8]
  403b8a:	e7c3      	b.n	403b14 <__sflush_r+0xb8>
  403b8c:	89ab      	ldrh	r3, [r5, #12]
  403b8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  403b92:	81ab      	strh	r3, [r5, #12]
  403b94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  403b98:	20400001 	.word	0x20400001

00403b9c <_fflush_r>:
  403b9c:	b538      	push	{r3, r4, r5, lr}
  403b9e:	460d      	mov	r5, r1
  403ba0:	4604      	mov	r4, r0
  403ba2:	b108      	cbz	r0, 403ba8 <_fflush_r+0xc>
  403ba4:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403ba6:	b1bb      	cbz	r3, 403bd8 <_fflush_r+0x3c>
  403ba8:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  403bac:	b188      	cbz	r0, 403bd2 <_fflush_r+0x36>
  403bae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403bb0:	07db      	lsls	r3, r3, #31
  403bb2:	d401      	bmi.n	403bb8 <_fflush_r+0x1c>
  403bb4:	0581      	lsls	r1, r0, #22
  403bb6:	d517      	bpl.n	403be8 <_fflush_r+0x4c>
  403bb8:	4620      	mov	r0, r4
  403bba:	4629      	mov	r1, r5
  403bbc:	f7ff ff4e 	bl	403a5c <__sflush_r>
  403bc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  403bc2:	07da      	lsls	r2, r3, #31
  403bc4:	4604      	mov	r4, r0
  403bc6:	d402      	bmi.n	403bce <_fflush_r+0x32>
  403bc8:	89ab      	ldrh	r3, [r5, #12]
  403bca:	059b      	lsls	r3, r3, #22
  403bcc:	d507      	bpl.n	403bde <_fflush_r+0x42>
  403bce:	4620      	mov	r0, r4
  403bd0:	bd38      	pop	{r3, r4, r5, pc}
  403bd2:	4604      	mov	r4, r0
  403bd4:	4620      	mov	r0, r4
  403bd6:	bd38      	pop	{r3, r4, r5, pc}
  403bd8:	f000 f838 	bl	403c4c <__sinit>
  403bdc:	e7e4      	b.n	403ba8 <_fflush_r+0xc>
  403bde:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403be0:	f000 fb72 	bl	4042c8 <__retarget_lock_release_recursive>
  403be4:	4620      	mov	r0, r4
  403be6:	bd38      	pop	{r3, r4, r5, pc}
  403be8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  403bea:	f000 fb6b 	bl	4042c4 <__retarget_lock_acquire_recursive>
  403bee:	e7e3      	b.n	403bb8 <_fflush_r+0x1c>

00403bf0 <_cleanup_r>:
  403bf0:	4901      	ldr	r1, [pc, #4]	; (403bf8 <_cleanup_r+0x8>)
  403bf2:	f000 bb2b 	b.w	40424c <_fwalk_reent>
  403bf6:	bf00      	nop
  403bf8:	0040588d 	.word	0x0040588d

00403bfc <std.isra.0>:
  403bfc:	b510      	push	{r4, lr}
  403bfe:	2300      	movs	r3, #0
  403c00:	4604      	mov	r4, r0
  403c02:	8181      	strh	r1, [r0, #12]
  403c04:	81c2      	strh	r2, [r0, #14]
  403c06:	6003      	str	r3, [r0, #0]
  403c08:	6043      	str	r3, [r0, #4]
  403c0a:	6083      	str	r3, [r0, #8]
  403c0c:	6643      	str	r3, [r0, #100]	; 0x64
  403c0e:	6103      	str	r3, [r0, #16]
  403c10:	6143      	str	r3, [r0, #20]
  403c12:	6183      	str	r3, [r0, #24]
  403c14:	4619      	mov	r1, r3
  403c16:	2208      	movs	r2, #8
  403c18:	305c      	adds	r0, #92	; 0x5c
  403c1a:	f7fd faa1 	bl	401160 <memset>
  403c1e:	4807      	ldr	r0, [pc, #28]	; (403c3c <std.isra.0+0x40>)
  403c20:	4907      	ldr	r1, [pc, #28]	; (403c40 <std.isra.0+0x44>)
  403c22:	4a08      	ldr	r2, [pc, #32]	; (403c44 <std.isra.0+0x48>)
  403c24:	4b08      	ldr	r3, [pc, #32]	; (403c48 <std.isra.0+0x4c>)
  403c26:	6220      	str	r0, [r4, #32]
  403c28:	61e4      	str	r4, [r4, #28]
  403c2a:	6261      	str	r1, [r4, #36]	; 0x24
  403c2c:	62a2      	str	r2, [r4, #40]	; 0x28
  403c2e:	62e3      	str	r3, [r4, #44]	; 0x2c
  403c30:	f104 0058 	add.w	r0, r4, #88	; 0x58
  403c34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403c38:	f000 bb40 	b.w	4042bc <__retarget_lock_init_recursive>
  403c3c:	00405579 	.word	0x00405579
  403c40:	0040559d 	.word	0x0040559d
  403c44:	004055d9 	.word	0x004055d9
  403c48:	004055f9 	.word	0x004055f9

00403c4c <__sinit>:
  403c4c:	b510      	push	{r4, lr}
  403c4e:	4604      	mov	r4, r0
  403c50:	4812      	ldr	r0, [pc, #72]	; (403c9c <__sinit+0x50>)
  403c52:	f000 fb37 	bl	4042c4 <__retarget_lock_acquire_recursive>
  403c56:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403c58:	b9d2      	cbnz	r2, 403c90 <__sinit+0x44>
  403c5a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  403c5e:	4810      	ldr	r0, [pc, #64]	; (403ca0 <__sinit+0x54>)
  403c60:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  403c64:	2103      	movs	r1, #3
  403c66:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  403c6a:	63e0      	str	r0, [r4, #60]	; 0x3c
  403c6c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  403c70:	6860      	ldr	r0, [r4, #4]
  403c72:	2104      	movs	r1, #4
  403c74:	f7ff ffc2 	bl	403bfc <std.isra.0>
  403c78:	2201      	movs	r2, #1
  403c7a:	2109      	movs	r1, #9
  403c7c:	68a0      	ldr	r0, [r4, #8]
  403c7e:	f7ff ffbd 	bl	403bfc <std.isra.0>
  403c82:	2202      	movs	r2, #2
  403c84:	2112      	movs	r1, #18
  403c86:	68e0      	ldr	r0, [r4, #12]
  403c88:	f7ff ffb8 	bl	403bfc <std.isra.0>
  403c8c:	2301      	movs	r3, #1
  403c8e:	63a3      	str	r3, [r4, #56]	; 0x38
  403c90:	4802      	ldr	r0, [pc, #8]	; (403c9c <__sinit+0x50>)
  403c92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  403c96:	f000 bb17 	b.w	4042c8 <__retarget_lock_release_recursive>
  403c9a:	bf00      	nop
  403c9c:	20000ab4 	.word	0x20000ab4
  403ca0:	00403bf1 	.word	0x00403bf1

00403ca4 <__sfp_lock_acquire>:
  403ca4:	4801      	ldr	r0, [pc, #4]	; (403cac <__sfp_lock_acquire+0x8>)
  403ca6:	f000 bb0d 	b.w	4042c4 <__retarget_lock_acquire_recursive>
  403caa:	bf00      	nop
  403cac:	20000ac8 	.word	0x20000ac8

00403cb0 <__sfp_lock_release>:
  403cb0:	4801      	ldr	r0, [pc, #4]	; (403cb8 <__sfp_lock_release+0x8>)
  403cb2:	f000 bb09 	b.w	4042c8 <__retarget_lock_release_recursive>
  403cb6:	bf00      	nop
  403cb8:	20000ac8 	.word	0x20000ac8

00403cbc <__libc_fini_array>:
  403cbc:	b538      	push	{r3, r4, r5, lr}
  403cbe:	4c0a      	ldr	r4, [pc, #40]	; (403ce8 <__libc_fini_array+0x2c>)
  403cc0:	4d0a      	ldr	r5, [pc, #40]	; (403cec <__libc_fini_array+0x30>)
  403cc2:	1b64      	subs	r4, r4, r5
  403cc4:	10a4      	asrs	r4, r4, #2
  403cc6:	d00a      	beq.n	403cde <__libc_fini_array+0x22>
  403cc8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  403ccc:	3b01      	subs	r3, #1
  403cce:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  403cd2:	3c01      	subs	r4, #1
  403cd4:	f855 3904 	ldr.w	r3, [r5], #-4
  403cd8:	4798      	blx	r3
  403cda:	2c00      	cmp	r4, #0
  403cdc:	d1f9      	bne.n	403cd2 <__libc_fini_array+0x16>
  403cde:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  403ce2:	f002 bdf3 	b.w	4068cc <_fini>
  403ce6:	bf00      	nop
  403ce8:	004068dc 	.word	0x004068dc
  403cec:	004068d8 	.word	0x004068d8

00403cf0 <_malloc_trim_r>:
  403cf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  403cf2:	4f24      	ldr	r7, [pc, #144]	; (403d84 <_malloc_trim_r+0x94>)
  403cf4:	460c      	mov	r4, r1
  403cf6:	4606      	mov	r6, r0
  403cf8:	f000 ff80 	bl	404bfc <__malloc_lock>
  403cfc:	68bb      	ldr	r3, [r7, #8]
  403cfe:	685d      	ldr	r5, [r3, #4]
  403d00:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  403d04:	310f      	adds	r1, #15
  403d06:	f025 0503 	bic.w	r5, r5, #3
  403d0a:	4429      	add	r1, r5
  403d0c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  403d10:	f021 010f 	bic.w	r1, r1, #15
  403d14:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  403d18:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  403d1c:	db07      	blt.n	403d2e <_malloc_trim_r+0x3e>
  403d1e:	2100      	movs	r1, #0
  403d20:	4630      	mov	r0, r6
  403d22:	f001 fc17 	bl	405554 <_sbrk_r>
  403d26:	68bb      	ldr	r3, [r7, #8]
  403d28:	442b      	add	r3, r5
  403d2a:	4298      	cmp	r0, r3
  403d2c:	d004      	beq.n	403d38 <_malloc_trim_r+0x48>
  403d2e:	4630      	mov	r0, r6
  403d30:	f000 ff6a 	bl	404c08 <__malloc_unlock>
  403d34:	2000      	movs	r0, #0
  403d36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d38:	4261      	negs	r1, r4
  403d3a:	4630      	mov	r0, r6
  403d3c:	f001 fc0a 	bl	405554 <_sbrk_r>
  403d40:	3001      	adds	r0, #1
  403d42:	d00d      	beq.n	403d60 <_malloc_trim_r+0x70>
  403d44:	4b10      	ldr	r3, [pc, #64]	; (403d88 <_malloc_trim_r+0x98>)
  403d46:	68ba      	ldr	r2, [r7, #8]
  403d48:	6819      	ldr	r1, [r3, #0]
  403d4a:	1b2d      	subs	r5, r5, r4
  403d4c:	f045 0501 	orr.w	r5, r5, #1
  403d50:	4630      	mov	r0, r6
  403d52:	1b09      	subs	r1, r1, r4
  403d54:	6055      	str	r5, [r2, #4]
  403d56:	6019      	str	r1, [r3, #0]
  403d58:	f000 ff56 	bl	404c08 <__malloc_unlock>
  403d5c:	2001      	movs	r0, #1
  403d5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403d60:	2100      	movs	r1, #0
  403d62:	4630      	mov	r0, r6
  403d64:	f001 fbf6 	bl	405554 <_sbrk_r>
  403d68:	68ba      	ldr	r2, [r7, #8]
  403d6a:	1a83      	subs	r3, r0, r2
  403d6c:	2b0f      	cmp	r3, #15
  403d6e:	ddde      	ble.n	403d2e <_malloc_trim_r+0x3e>
  403d70:	4c06      	ldr	r4, [pc, #24]	; (403d8c <_malloc_trim_r+0x9c>)
  403d72:	4905      	ldr	r1, [pc, #20]	; (403d88 <_malloc_trim_r+0x98>)
  403d74:	6824      	ldr	r4, [r4, #0]
  403d76:	f043 0301 	orr.w	r3, r3, #1
  403d7a:	1b00      	subs	r0, r0, r4
  403d7c:	6053      	str	r3, [r2, #4]
  403d7e:	6008      	str	r0, [r1, #0]
  403d80:	e7d5      	b.n	403d2e <_malloc_trim_r+0x3e>
  403d82:	bf00      	nop
  403d84:	200005c0 	.word	0x200005c0
  403d88:	20000a64 	.word	0x20000a64
  403d8c:	200009c8 	.word	0x200009c8

00403d90 <_free_r>:
  403d90:	2900      	cmp	r1, #0
  403d92:	d044      	beq.n	403e1e <_free_r+0x8e>
  403d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d98:	460d      	mov	r5, r1
  403d9a:	4680      	mov	r8, r0
  403d9c:	f000 ff2e 	bl	404bfc <__malloc_lock>
  403da0:	f855 7c04 	ldr.w	r7, [r5, #-4]
  403da4:	4969      	ldr	r1, [pc, #420]	; (403f4c <_free_r+0x1bc>)
  403da6:	f027 0301 	bic.w	r3, r7, #1
  403daa:	f1a5 0408 	sub.w	r4, r5, #8
  403dae:	18e2      	adds	r2, r4, r3
  403db0:	688e      	ldr	r6, [r1, #8]
  403db2:	6850      	ldr	r0, [r2, #4]
  403db4:	42b2      	cmp	r2, r6
  403db6:	f020 0003 	bic.w	r0, r0, #3
  403dba:	d05e      	beq.n	403e7a <_free_r+0xea>
  403dbc:	07fe      	lsls	r6, r7, #31
  403dbe:	6050      	str	r0, [r2, #4]
  403dc0:	d40b      	bmi.n	403dda <_free_r+0x4a>
  403dc2:	f855 7c08 	ldr.w	r7, [r5, #-8]
  403dc6:	1be4      	subs	r4, r4, r7
  403dc8:	f101 0e08 	add.w	lr, r1, #8
  403dcc:	68a5      	ldr	r5, [r4, #8]
  403dce:	4575      	cmp	r5, lr
  403dd0:	443b      	add	r3, r7
  403dd2:	d06d      	beq.n	403eb0 <_free_r+0x120>
  403dd4:	68e7      	ldr	r7, [r4, #12]
  403dd6:	60ef      	str	r7, [r5, #12]
  403dd8:	60bd      	str	r5, [r7, #8]
  403dda:	1815      	adds	r5, r2, r0
  403ddc:	686d      	ldr	r5, [r5, #4]
  403dde:	07ed      	lsls	r5, r5, #31
  403de0:	d53e      	bpl.n	403e60 <_free_r+0xd0>
  403de2:	f043 0201 	orr.w	r2, r3, #1
  403de6:	6062      	str	r2, [r4, #4]
  403de8:	50e3      	str	r3, [r4, r3]
  403dea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  403dee:	d217      	bcs.n	403e20 <_free_r+0x90>
  403df0:	08db      	lsrs	r3, r3, #3
  403df2:	1c58      	adds	r0, r3, #1
  403df4:	109a      	asrs	r2, r3, #2
  403df6:	684d      	ldr	r5, [r1, #4]
  403df8:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  403dfc:	60a7      	str	r7, [r4, #8]
  403dfe:	2301      	movs	r3, #1
  403e00:	4093      	lsls	r3, r2
  403e02:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  403e06:	432b      	orrs	r3, r5
  403e08:	3a08      	subs	r2, #8
  403e0a:	60e2      	str	r2, [r4, #12]
  403e0c:	604b      	str	r3, [r1, #4]
  403e0e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  403e12:	60fc      	str	r4, [r7, #12]
  403e14:	4640      	mov	r0, r8
  403e16:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e1a:	f000 bef5 	b.w	404c08 <__malloc_unlock>
  403e1e:	4770      	bx	lr
  403e20:	0a5a      	lsrs	r2, r3, #9
  403e22:	2a04      	cmp	r2, #4
  403e24:	d852      	bhi.n	403ecc <_free_r+0x13c>
  403e26:	099a      	lsrs	r2, r3, #6
  403e28:	f102 0739 	add.w	r7, r2, #57	; 0x39
  403e2c:	00ff      	lsls	r7, r7, #3
  403e2e:	f102 0538 	add.w	r5, r2, #56	; 0x38
  403e32:	19c8      	adds	r0, r1, r7
  403e34:	59ca      	ldr	r2, [r1, r7]
  403e36:	3808      	subs	r0, #8
  403e38:	4290      	cmp	r0, r2
  403e3a:	d04f      	beq.n	403edc <_free_r+0x14c>
  403e3c:	6851      	ldr	r1, [r2, #4]
  403e3e:	f021 0103 	bic.w	r1, r1, #3
  403e42:	428b      	cmp	r3, r1
  403e44:	d232      	bcs.n	403eac <_free_r+0x11c>
  403e46:	6892      	ldr	r2, [r2, #8]
  403e48:	4290      	cmp	r0, r2
  403e4a:	d1f7      	bne.n	403e3c <_free_r+0xac>
  403e4c:	68c3      	ldr	r3, [r0, #12]
  403e4e:	60a0      	str	r0, [r4, #8]
  403e50:	60e3      	str	r3, [r4, #12]
  403e52:	609c      	str	r4, [r3, #8]
  403e54:	60c4      	str	r4, [r0, #12]
  403e56:	4640      	mov	r0, r8
  403e58:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  403e5c:	f000 bed4 	b.w	404c08 <__malloc_unlock>
  403e60:	6895      	ldr	r5, [r2, #8]
  403e62:	4f3b      	ldr	r7, [pc, #236]	; (403f50 <_free_r+0x1c0>)
  403e64:	42bd      	cmp	r5, r7
  403e66:	4403      	add	r3, r0
  403e68:	d040      	beq.n	403eec <_free_r+0x15c>
  403e6a:	68d0      	ldr	r0, [r2, #12]
  403e6c:	60e8      	str	r0, [r5, #12]
  403e6e:	f043 0201 	orr.w	r2, r3, #1
  403e72:	6085      	str	r5, [r0, #8]
  403e74:	6062      	str	r2, [r4, #4]
  403e76:	50e3      	str	r3, [r4, r3]
  403e78:	e7b7      	b.n	403dea <_free_r+0x5a>
  403e7a:	07ff      	lsls	r7, r7, #31
  403e7c:	4403      	add	r3, r0
  403e7e:	d407      	bmi.n	403e90 <_free_r+0x100>
  403e80:	f855 2c08 	ldr.w	r2, [r5, #-8]
  403e84:	1aa4      	subs	r4, r4, r2
  403e86:	4413      	add	r3, r2
  403e88:	68a0      	ldr	r0, [r4, #8]
  403e8a:	68e2      	ldr	r2, [r4, #12]
  403e8c:	60c2      	str	r2, [r0, #12]
  403e8e:	6090      	str	r0, [r2, #8]
  403e90:	4a30      	ldr	r2, [pc, #192]	; (403f54 <_free_r+0x1c4>)
  403e92:	6812      	ldr	r2, [r2, #0]
  403e94:	f043 0001 	orr.w	r0, r3, #1
  403e98:	4293      	cmp	r3, r2
  403e9a:	6060      	str	r0, [r4, #4]
  403e9c:	608c      	str	r4, [r1, #8]
  403e9e:	d3b9      	bcc.n	403e14 <_free_r+0x84>
  403ea0:	4b2d      	ldr	r3, [pc, #180]	; (403f58 <_free_r+0x1c8>)
  403ea2:	4640      	mov	r0, r8
  403ea4:	6819      	ldr	r1, [r3, #0]
  403ea6:	f7ff ff23 	bl	403cf0 <_malloc_trim_r>
  403eaa:	e7b3      	b.n	403e14 <_free_r+0x84>
  403eac:	4610      	mov	r0, r2
  403eae:	e7cd      	b.n	403e4c <_free_r+0xbc>
  403eb0:	1811      	adds	r1, r2, r0
  403eb2:	6849      	ldr	r1, [r1, #4]
  403eb4:	07c9      	lsls	r1, r1, #31
  403eb6:	d444      	bmi.n	403f42 <_free_r+0x1b2>
  403eb8:	6891      	ldr	r1, [r2, #8]
  403eba:	68d2      	ldr	r2, [r2, #12]
  403ebc:	60ca      	str	r2, [r1, #12]
  403ebe:	4403      	add	r3, r0
  403ec0:	f043 0001 	orr.w	r0, r3, #1
  403ec4:	6091      	str	r1, [r2, #8]
  403ec6:	6060      	str	r0, [r4, #4]
  403ec8:	50e3      	str	r3, [r4, r3]
  403eca:	e7a3      	b.n	403e14 <_free_r+0x84>
  403ecc:	2a14      	cmp	r2, #20
  403ece:	d816      	bhi.n	403efe <_free_r+0x16e>
  403ed0:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  403ed4:	00ff      	lsls	r7, r7, #3
  403ed6:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  403eda:	e7aa      	b.n	403e32 <_free_r+0xa2>
  403edc:	10aa      	asrs	r2, r5, #2
  403ede:	2301      	movs	r3, #1
  403ee0:	684d      	ldr	r5, [r1, #4]
  403ee2:	4093      	lsls	r3, r2
  403ee4:	432b      	orrs	r3, r5
  403ee6:	604b      	str	r3, [r1, #4]
  403ee8:	4603      	mov	r3, r0
  403eea:	e7b0      	b.n	403e4e <_free_r+0xbe>
  403eec:	f043 0201 	orr.w	r2, r3, #1
  403ef0:	614c      	str	r4, [r1, #20]
  403ef2:	610c      	str	r4, [r1, #16]
  403ef4:	60e5      	str	r5, [r4, #12]
  403ef6:	60a5      	str	r5, [r4, #8]
  403ef8:	6062      	str	r2, [r4, #4]
  403efa:	50e3      	str	r3, [r4, r3]
  403efc:	e78a      	b.n	403e14 <_free_r+0x84>
  403efe:	2a54      	cmp	r2, #84	; 0x54
  403f00:	d806      	bhi.n	403f10 <_free_r+0x180>
  403f02:	0b1a      	lsrs	r2, r3, #12
  403f04:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  403f08:	00ff      	lsls	r7, r7, #3
  403f0a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  403f0e:	e790      	b.n	403e32 <_free_r+0xa2>
  403f10:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  403f14:	d806      	bhi.n	403f24 <_free_r+0x194>
  403f16:	0bda      	lsrs	r2, r3, #15
  403f18:	f102 0778 	add.w	r7, r2, #120	; 0x78
  403f1c:	00ff      	lsls	r7, r7, #3
  403f1e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  403f22:	e786      	b.n	403e32 <_free_r+0xa2>
  403f24:	f240 5054 	movw	r0, #1364	; 0x554
  403f28:	4282      	cmp	r2, r0
  403f2a:	d806      	bhi.n	403f3a <_free_r+0x1aa>
  403f2c:	0c9a      	lsrs	r2, r3, #18
  403f2e:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  403f32:	00ff      	lsls	r7, r7, #3
  403f34:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  403f38:	e77b      	b.n	403e32 <_free_r+0xa2>
  403f3a:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  403f3e:	257e      	movs	r5, #126	; 0x7e
  403f40:	e777      	b.n	403e32 <_free_r+0xa2>
  403f42:	f043 0101 	orr.w	r1, r3, #1
  403f46:	6061      	str	r1, [r4, #4]
  403f48:	6013      	str	r3, [r2, #0]
  403f4a:	e763      	b.n	403e14 <_free_r+0x84>
  403f4c:	200005c0 	.word	0x200005c0
  403f50:	200005c8 	.word	0x200005c8
  403f54:	200009cc 	.word	0x200009cc
  403f58:	20000a94 	.word	0x20000a94

00403f5c <__sfvwrite_r>:
  403f5c:	6893      	ldr	r3, [r2, #8]
  403f5e:	2b00      	cmp	r3, #0
  403f60:	d073      	beq.n	40404a <__sfvwrite_r+0xee>
  403f62:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403f66:	898b      	ldrh	r3, [r1, #12]
  403f68:	b083      	sub	sp, #12
  403f6a:	460c      	mov	r4, r1
  403f6c:	0719      	lsls	r1, r3, #28
  403f6e:	9000      	str	r0, [sp, #0]
  403f70:	4616      	mov	r6, r2
  403f72:	d526      	bpl.n	403fc2 <__sfvwrite_r+0x66>
  403f74:	6922      	ldr	r2, [r4, #16]
  403f76:	b322      	cbz	r2, 403fc2 <__sfvwrite_r+0x66>
  403f78:	f013 0002 	ands.w	r0, r3, #2
  403f7c:	6835      	ldr	r5, [r6, #0]
  403f7e:	d02c      	beq.n	403fda <__sfvwrite_r+0x7e>
  403f80:	f04f 0900 	mov.w	r9, #0
  403f84:	4fb0      	ldr	r7, [pc, #704]	; (404248 <__sfvwrite_r+0x2ec>)
  403f86:	46c8      	mov	r8, r9
  403f88:	46b2      	mov	sl, r6
  403f8a:	45b8      	cmp	r8, r7
  403f8c:	4643      	mov	r3, r8
  403f8e:	464a      	mov	r2, r9
  403f90:	bf28      	it	cs
  403f92:	463b      	movcs	r3, r7
  403f94:	9800      	ldr	r0, [sp, #0]
  403f96:	f1b8 0f00 	cmp.w	r8, #0
  403f9a:	d050      	beq.n	40403e <__sfvwrite_r+0xe2>
  403f9c:	69e1      	ldr	r1, [r4, #28]
  403f9e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  403fa0:	47b0      	blx	r6
  403fa2:	2800      	cmp	r0, #0
  403fa4:	dd58      	ble.n	404058 <__sfvwrite_r+0xfc>
  403fa6:	f8da 3008 	ldr.w	r3, [sl, #8]
  403faa:	1a1b      	subs	r3, r3, r0
  403fac:	4481      	add	r9, r0
  403fae:	eba8 0800 	sub.w	r8, r8, r0
  403fb2:	f8ca 3008 	str.w	r3, [sl, #8]
  403fb6:	2b00      	cmp	r3, #0
  403fb8:	d1e7      	bne.n	403f8a <__sfvwrite_r+0x2e>
  403fba:	2000      	movs	r0, #0
  403fbc:	b003      	add	sp, #12
  403fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fc2:	4621      	mov	r1, r4
  403fc4:	9800      	ldr	r0, [sp, #0]
  403fc6:	f7fe fd17 	bl	4029f8 <__swsetup_r>
  403fca:	2800      	cmp	r0, #0
  403fcc:	f040 8133 	bne.w	404236 <__sfvwrite_r+0x2da>
  403fd0:	89a3      	ldrh	r3, [r4, #12]
  403fd2:	6835      	ldr	r5, [r6, #0]
  403fd4:	f013 0002 	ands.w	r0, r3, #2
  403fd8:	d1d2      	bne.n	403f80 <__sfvwrite_r+0x24>
  403fda:	f013 0901 	ands.w	r9, r3, #1
  403fde:	d145      	bne.n	40406c <__sfvwrite_r+0x110>
  403fe0:	464f      	mov	r7, r9
  403fe2:	9601      	str	r6, [sp, #4]
  403fe4:	b337      	cbz	r7, 404034 <__sfvwrite_r+0xd8>
  403fe6:	059a      	lsls	r2, r3, #22
  403fe8:	f8d4 8008 	ldr.w	r8, [r4, #8]
  403fec:	f140 8083 	bpl.w	4040f6 <__sfvwrite_r+0x19a>
  403ff0:	4547      	cmp	r7, r8
  403ff2:	46c3      	mov	fp, r8
  403ff4:	f0c0 80ab 	bcc.w	40414e <__sfvwrite_r+0x1f2>
  403ff8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  403ffc:	f040 80ac 	bne.w	404158 <__sfvwrite_r+0x1fc>
  404000:	6820      	ldr	r0, [r4, #0]
  404002:	46ba      	mov	sl, r7
  404004:	465a      	mov	r2, fp
  404006:	4649      	mov	r1, r9
  404008:	f000 fd94 	bl	404b34 <memmove>
  40400c:	68a2      	ldr	r2, [r4, #8]
  40400e:	6823      	ldr	r3, [r4, #0]
  404010:	eba2 0208 	sub.w	r2, r2, r8
  404014:	445b      	add	r3, fp
  404016:	60a2      	str	r2, [r4, #8]
  404018:	6023      	str	r3, [r4, #0]
  40401a:	9a01      	ldr	r2, [sp, #4]
  40401c:	6893      	ldr	r3, [r2, #8]
  40401e:	eba3 030a 	sub.w	r3, r3, sl
  404022:	44d1      	add	r9, sl
  404024:	eba7 070a 	sub.w	r7, r7, sl
  404028:	6093      	str	r3, [r2, #8]
  40402a:	2b00      	cmp	r3, #0
  40402c:	d0c5      	beq.n	403fba <__sfvwrite_r+0x5e>
  40402e:	89a3      	ldrh	r3, [r4, #12]
  404030:	2f00      	cmp	r7, #0
  404032:	d1d8      	bne.n	403fe6 <__sfvwrite_r+0x8a>
  404034:	f8d5 9000 	ldr.w	r9, [r5]
  404038:	686f      	ldr	r7, [r5, #4]
  40403a:	3508      	adds	r5, #8
  40403c:	e7d2      	b.n	403fe4 <__sfvwrite_r+0x88>
  40403e:	f8d5 9000 	ldr.w	r9, [r5]
  404042:	f8d5 8004 	ldr.w	r8, [r5, #4]
  404046:	3508      	adds	r5, #8
  404048:	e79f      	b.n	403f8a <__sfvwrite_r+0x2e>
  40404a:	2000      	movs	r0, #0
  40404c:	4770      	bx	lr
  40404e:	4621      	mov	r1, r4
  404050:	9800      	ldr	r0, [sp, #0]
  404052:	f7ff fda3 	bl	403b9c <_fflush_r>
  404056:	b370      	cbz	r0, 4040b6 <__sfvwrite_r+0x15a>
  404058:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40405c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404060:	f04f 30ff 	mov.w	r0, #4294967295
  404064:	81a3      	strh	r3, [r4, #12]
  404066:	b003      	add	sp, #12
  404068:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40406c:	4681      	mov	r9, r0
  40406e:	4633      	mov	r3, r6
  404070:	464e      	mov	r6, r9
  404072:	46a8      	mov	r8, r5
  404074:	469a      	mov	sl, r3
  404076:	464d      	mov	r5, r9
  404078:	b34e      	cbz	r6, 4040ce <__sfvwrite_r+0x172>
  40407a:	b380      	cbz	r0, 4040de <__sfvwrite_r+0x182>
  40407c:	6820      	ldr	r0, [r4, #0]
  40407e:	6923      	ldr	r3, [r4, #16]
  404080:	6962      	ldr	r2, [r4, #20]
  404082:	45b1      	cmp	r9, r6
  404084:	46cb      	mov	fp, r9
  404086:	bf28      	it	cs
  404088:	46b3      	movcs	fp, r6
  40408a:	4298      	cmp	r0, r3
  40408c:	465f      	mov	r7, fp
  40408e:	d904      	bls.n	40409a <__sfvwrite_r+0x13e>
  404090:	68a3      	ldr	r3, [r4, #8]
  404092:	4413      	add	r3, r2
  404094:	459b      	cmp	fp, r3
  404096:	f300 80a6 	bgt.w	4041e6 <__sfvwrite_r+0x28a>
  40409a:	4593      	cmp	fp, r2
  40409c:	db4b      	blt.n	404136 <__sfvwrite_r+0x1da>
  40409e:	4613      	mov	r3, r2
  4040a0:	6a67      	ldr	r7, [r4, #36]	; 0x24
  4040a2:	69e1      	ldr	r1, [r4, #28]
  4040a4:	9800      	ldr	r0, [sp, #0]
  4040a6:	462a      	mov	r2, r5
  4040a8:	47b8      	blx	r7
  4040aa:	1e07      	subs	r7, r0, #0
  4040ac:	ddd4      	ble.n	404058 <__sfvwrite_r+0xfc>
  4040ae:	ebb9 0907 	subs.w	r9, r9, r7
  4040b2:	d0cc      	beq.n	40404e <__sfvwrite_r+0xf2>
  4040b4:	2001      	movs	r0, #1
  4040b6:	f8da 3008 	ldr.w	r3, [sl, #8]
  4040ba:	1bdb      	subs	r3, r3, r7
  4040bc:	443d      	add	r5, r7
  4040be:	1bf6      	subs	r6, r6, r7
  4040c0:	f8ca 3008 	str.w	r3, [sl, #8]
  4040c4:	2b00      	cmp	r3, #0
  4040c6:	f43f af78 	beq.w	403fba <__sfvwrite_r+0x5e>
  4040ca:	2e00      	cmp	r6, #0
  4040cc:	d1d5      	bne.n	40407a <__sfvwrite_r+0x11e>
  4040ce:	f108 0308 	add.w	r3, r8, #8
  4040d2:	e913 0060 	ldmdb	r3, {r5, r6}
  4040d6:	4698      	mov	r8, r3
  4040d8:	3308      	adds	r3, #8
  4040da:	2e00      	cmp	r6, #0
  4040dc:	d0f9      	beq.n	4040d2 <__sfvwrite_r+0x176>
  4040de:	4632      	mov	r2, r6
  4040e0:	210a      	movs	r1, #10
  4040e2:	4628      	mov	r0, r5
  4040e4:	f000 fc3c 	bl	404960 <memchr>
  4040e8:	2800      	cmp	r0, #0
  4040ea:	f000 80a1 	beq.w	404230 <__sfvwrite_r+0x2d4>
  4040ee:	3001      	adds	r0, #1
  4040f0:	eba0 0905 	sub.w	r9, r0, r5
  4040f4:	e7c2      	b.n	40407c <__sfvwrite_r+0x120>
  4040f6:	6820      	ldr	r0, [r4, #0]
  4040f8:	6923      	ldr	r3, [r4, #16]
  4040fa:	4298      	cmp	r0, r3
  4040fc:	d802      	bhi.n	404104 <__sfvwrite_r+0x1a8>
  4040fe:	6963      	ldr	r3, [r4, #20]
  404100:	429f      	cmp	r7, r3
  404102:	d25d      	bcs.n	4041c0 <__sfvwrite_r+0x264>
  404104:	45b8      	cmp	r8, r7
  404106:	bf28      	it	cs
  404108:	46b8      	movcs	r8, r7
  40410a:	4642      	mov	r2, r8
  40410c:	4649      	mov	r1, r9
  40410e:	f000 fd11 	bl	404b34 <memmove>
  404112:	68a3      	ldr	r3, [r4, #8]
  404114:	6822      	ldr	r2, [r4, #0]
  404116:	eba3 0308 	sub.w	r3, r3, r8
  40411a:	4442      	add	r2, r8
  40411c:	60a3      	str	r3, [r4, #8]
  40411e:	6022      	str	r2, [r4, #0]
  404120:	b10b      	cbz	r3, 404126 <__sfvwrite_r+0x1ca>
  404122:	46c2      	mov	sl, r8
  404124:	e779      	b.n	40401a <__sfvwrite_r+0xbe>
  404126:	4621      	mov	r1, r4
  404128:	9800      	ldr	r0, [sp, #0]
  40412a:	f7ff fd37 	bl	403b9c <_fflush_r>
  40412e:	2800      	cmp	r0, #0
  404130:	d192      	bne.n	404058 <__sfvwrite_r+0xfc>
  404132:	46c2      	mov	sl, r8
  404134:	e771      	b.n	40401a <__sfvwrite_r+0xbe>
  404136:	465a      	mov	r2, fp
  404138:	4629      	mov	r1, r5
  40413a:	f000 fcfb 	bl	404b34 <memmove>
  40413e:	68a2      	ldr	r2, [r4, #8]
  404140:	6823      	ldr	r3, [r4, #0]
  404142:	eba2 020b 	sub.w	r2, r2, fp
  404146:	445b      	add	r3, fp
  404148:	60a2      	str	r2, [r4, #8]
  40414a:	6023      	str	r3, [r4, #0]
  40414c:	e7af      	b.n	4040ae <__sfvwrite_r+0x152>
  40414e:	6820      	ldr	r0, [r4, #0]
  404150:	46b8      	mov	r8, r7
  404152:	46ba      	mov	sl, r7
  404154:	46bb      	mov	fp, r7
  404156:	e755      	b.n	404004 <__sfvwrite_r+0xa8>
  404158:	6962      	ldr	r2, [r4, #20]
  40415a:	6820      	ldr	r0, [r4, #0]
  40415c:	6921      	ldr	r1, [r4, #16]
  40415e:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  404162:	eba0 0a01 	sub.w	sl, r0, r1
  404166:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40416a:	f10a 0001 	add.w	r0, sl, #1
  40416e:	ea4f 0868 	mov.w	r8, r8, asr #1
  404172:	4438      	add	r0, r7
  404174:	4540      	cmp	r0, r8
  404176:	4642      	mov	r2, r8
  404178:	bf84      	itt	hi
  40417a:	4680      	movhi	r8, r0
  40417c:	4642      	movhi	r2, r8
  40417e:	055b      	lsls	r3, r3, #21
  404180:	d544      	bpl.n	40420c <__sfvwrite_r+0x2b0>
  404182:	4611      	mov	r1, r2
  404184:	9800      	ldr	r0, [sp, #0]
  404186:	f000 f921 	bl	4043cc <_malloc_r>
  40418a:	4683      	mov	fp, r0
  40418c:	2800      	cmp	r0, #0
  40418e:	d055      	beq.n	40423c <__sfvwrite_r+0x2e0>
  404190:	4652      	mov	r2, sl
  404192:	6921      	ldr	r1, [r4, #16]
  404194:	f000 fc34 	bl	404a00 <memcpy>
  404198:	89a3      	ldrh	r3, [r4, #12]
  40419a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40419e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4041a2:	81a3      	strh	r3, [r4, #12]
  4041a4:	eb0b 000a 	add.w	r0, fp, sl
  4041a8:	eba8 030a 	sub.w	r3, r8, sl
  4041ac:	f8c4 b010 	str.w	fp, [r4, #16]
  4041b0:	f8c4 8014 	str.w	r8, [r4, #20]
  4041b4:	6020      	str	r0, [r4, #0]
  4041b6:	60a3      	str	r3, [r4, #8]
  4041b8:	46b8      	mov	r8, r7
  4041ba:	46ba      	mov	sl, r7
  4041bc:	46bb      	mov	fp, r7
  4041be:	e721      	b.n	404004 <__sfvwrite_r+0xa8>
  4041c0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4041c4:	42b9      	cmp	r1, r7
  4041c6:	bf28      	it	cs
  4041c8:	4639      	movcs	r1, r7
  4041ca:	464a      	mov	r2, r9
  4041cc:	fb91 f1f3 	sdiv	r1, r1, r3
  4041d0:	9800      	ldr	r0, [sp, #0]
  4041d2:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4041d4:	fb03 f301 	mul.w	r3, r3, r1
  4041d8:	69e1      	ldr	r1, [r4, #28]
  4041da:	47b0      	blx	r6
  4041dc:	f1b0 0a00 	subs.w	sl, r0, #0
  4041e0:	f73f af1b 	bgt.w	40401a <__sfvwrite_r+0xbe>
  4041e4:	e738      	b.n	404058 <__sfvwrite_r+0xfc>
  4041e6:	461a      	mov	r2, r3
  4041e8:	4629      	mov	r1, r5
  4041ea:	9301      	str	r3, [sp, #4]
  4041ec:	f000 fca2 	bl	404b34 <memmove>
  4041f0:	6822      	ldr	r2, [r4, #0]
  4041f2:	9b01      	ldr	r3, [sp, #4]
  4041f4:	9800      	ldr	r0, [sp, #0]
  4041f6:	441a      	add	r2, r3
  4041f8:	6022      	str	r2, [r4, #0]
  4041fa:	4621      	mov	r1, r4
  4041fc:	f7ff fcce 	bl	403b9c <_fflush_r>
  404200:	9b01      	ldr	r3, [sp, #4]
  404202:	2800      	cmp	r0, #0
  404204:	f47f af28 	bne.w	404058 <__sfvwrite_r+0xfc>
  404208:	461f      	mov	r7, r3
  40420a:	e750      	b.n	4040ae <__sfvwrite_r+0x152>
  40420c:	9800      	ldr	r0, [sp, #0]
  40420e:	f000 fffb 	bl	405208 <_realloc_r>
  404212:	4683      	mov	fp, r0
  404214:	2800      	cmp	r0, #0
  404216:	d1c5      	bne.n	4041a4 <__sfvwrite_r+0x248>
  404218:	9d00      	ldr	r5, [sp, #0]
  40421a:	6921      	ldr	r1, [r4, #16]
  40421c:	4628      	mov	r0, r5
  40421e:	f7ff fdb7 	bl	403d90 <_free_r>
  404222:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404226:	220c      	movs	r2, #12
  404228:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40422c:	602a      	str	r2, [r5, #0]
  40422e:	e715      	b.n	40405c <__sfvwrite_r+0x100>
  404230:	f106 0901 	add.w	r9, r6, #1
  404234:	e722      	b.n	40407c <__sfvwrite_r+0x120>
  404236:	f04f 30ff 	mov.w	r0, #4294967295
  40423a:	e6bf      	b.n	403fbc <__sfvwrite_r+0x60>
  40423c:	9a00      	ldr	r2, [sp, #0]
  40423e:	230c      	movs	r3, #12
  404240:	6013      	str	r3, [r2, #0]
  404242:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404246:	e709      	b.n	40405c <__sfvwrite_r+0x100>
  404248:	7ffffc00 	.word	0x7ffffc00

0040424c <_fwalk_reent>:
  40424c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404250:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  404254:	d01f      	beq.n	404296 <_fwalk_reent+0x4a>
  404256:	4688      	mov	r8, r1
  404258:	4606      	mov	r6, r0
  40425a:	f04f 0900 	mov.w	r9, #0
  40425e:	687d      	ldr	r5, [r7, #4]
  404260:	68bc      	ldr	r4, [r7, #8]
  404262:	3d01      	subs	r5, #1
  404264:	d411      	bmi.n	40428a <_fwalk_reent+0x3e>
  404266:	89a3      	ldrh	r3, [r4, #12]
  404268:	2b01      	cmp	r3, #1
  40426a:	f105 35ff 	add.w	r5, r5, #4294967295
  40426e:	d908      	bls.n	404282 <_fwalk_reent+0x36>
  404270:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  404274:	3301      	adds	r3, #1
  404276:	4621      	mov	r1, r4
  404278:	4630      	mov	r0, r6
  40427a:	d002      	beq.n	404282 <_fwalk_reent+0x36>
  40427c:	47c0      	blx	r8
  40427e:	ea49 0900 	orr.w	r9, r9, r0
  404282:	1c6b      	adds	r3, r5, #1
  404284:	f104 0468 	add.w	r4, r4, #104	; 0x68
  404288:	d1ed      	bne.n	404266 <_fwalk_reent+0x1a>
  40428a:	683f      	ldr	r7, [r7, #0]
  40428c:	2f00      	cmp	r7, #0
  40428e:	d1e6      	bne.n	40425e <_fwalk_reent+0x12>
  404290:	4648      	mov	r0, r9
  404292:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404296:	46b9      	mov	r9, r7
  404298:	4648      	mov	r0, r9
  40429a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40429e:	bf00      	nop

004042a0 <_localeconv_r>:
  4042a0:	4a04      	ldr	r2, [pc, #16]	; (4042b4 <_localeconv_r+0x14>)
  4042a2:	4b05      	ldr	r3, [pc, #20]	; (4042b8 <_localeconv_r+0x18>)
  4042a4:	6812      	ldr	r2, [r2, #0]
  4042a6:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4042a8:	2800      	cmp	r0, #0
  4042aa:	bf08      	it	eq
  4042ac:	4618      	moveq	r0, r3
  4042ae:	30f0      	adds	r0, #240	; 0xf0
  4042b0:	4770      	bx	lr
  4042b2:	bf00      	nop
  4042b4:	20000024 	.word	0x20000024
  4042b8:	20000454 	.word	0x20000454

004042bc <__retarget_lock_init_recursive>:
  4042bc:	4770      	bx	lr
  4042be:	bf00      	nop

004042c0 <__retarget_lock_close_recursive>:
  4042c0:	4770      	bx	lr
  4042c2:	bf00      	nop

004042c4 <__retarget_lock_acquire_recursive>:
  4042c4:	4770      	bx	lr
  4042c6:	bf00      	nop

004042c8 <__retarget_lock_release_recursive>:
  4042c8:	4770      	bx	lr
  4042ca:	bf00      	nop

004042cc <__swhatbuf_r>:
  4042cc:	b570      	push	{r4, r5, r6, lr}
  4042ce:	460c      	mov	r4, r1
  4042d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4042d4:	2900      	cmp	r1, #0
  4042d6:	b090      	sub	sp, #64	; 0x40
  4042d8:	4615      	mov	r5, r2
  4042da:	461e      	mov	r6, r3
  4042dc:	db14      	blt.n	404308 <__swhatbuf_r+0x3c>
  4042de:	aa01      	add	r2, sp, #4
  4042e0:	f001 fb36 	bl	405950 <_fstat_r>
  4042e4:	2800      	cmp	r0, #0
  4042e6:	db0f      	blt.n	404308 <__swhatbuf_r+0x3c>
  4042e8:	9a02      	ldr	r2, [sp, #8]
  4042ea:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4042ee:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4042f2:	fab2 f282 	clz	r2, r2
  4042f6:	0952      	lsrs	r2, r2, #5
  4042f8:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4042fc:	f44f 6000 	mov.w	r0, #2048	; 0x800
  404300:	6032      	str	r2, [r6, #0]
  404302:	602b      	str	r3, [r5, #0]
  404304:	b010      	add	sp, #64	; 0x40
  404306:	bd70      	pop	{r4, r5, r6, pc}
  404308:	89a2      	ldrh	r2, [r4, #12]
  40430a:	2300      	movs	r3, #0
  40430c:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  404310:	6033      	str	r3, [r6, #0]
  404312:	d004      	beq.n	40431e <__swhatbuf_r+0x52>
  404314:	2240      	movs	r2, #64	; 0x40
  404316:	4618      	mov	r0, r3
  404318:	602a      	str	r2, [r5, #0]
  40431a:	b010      	add	sp, #64	; 0x40
  40431c:	bd70      	pop	{r4, r5, r6, pc}
  40431e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  404322:	602b      	str	r3, [r5, #0]
  404324:	b010      	add	sp, #64	; 0x40
  404326:	bd70      	pop	{r4, r5, r6, pc}

00404328 <__smakebuf_r>:
  404328:	898a      	ldrh	r2, [r1, #12]
  40432a:	0792      	lsls	r2, r2, #30
  40432c:	460b      	mov	r3, r1
  40432e:	d506      	bpl.n	40433e <__smakebuf_r+0x16>
  404330:	f101 0243 	add.w	r2, r1, #67	; 0x43
  404334:	2101      	movs	r1, #1
  404336:	601a      	str	r2, [r3, #0]
  404338:	611a      	str	r2, [r3, #16]
  40433a:	6159      	str	r1, [r3, #20]
  40433c:	4770      	bx	lr
  40433e:	b5f0      	push	{r4, r5, r6, r7, lr}
  404340:	b083      	sub	sp, #12
  404342:	ab01      	add	r3, sp, #4
  404344:	466a      	mov	r2, sp
  404346:	460c      	mov	r4, r1
  404348:	4606      	mov	r6, r0
  40434a:	f7ff ffbf 	bl	4042cc <__swhatbuf_r>
  40434e:	9900      	ldr	r1, [sp, #0]
  404350:	4605      	mov	r5, r0
  404352:	4630      	mov	r0, r6
  404354:	f000 f83a 	bl	4043cc <_malloc_r>
  404358:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40435c:	b1d8      	cbz	r0, 404396 <__smakebuf_r+0x6e>
  40435e:	9a01      	ldr	r2, [sp, #4]
  404360:	4f15      	ldr	r7, [pc, #84]	; (4043b8 <__smakebuf_r+0x90>)
  404362:	9900      	ldr	r1, [sp, #0]
  404364:	63f7      	str	r7, [r6, #60]	; 0x3c
  404366:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40436a:	81a3      	strh	r3, [r4, #12]
  40436c:	6020      	str	r0, [r4, #0]
  40436e:	6120      	str	r0, [r4, #16]
  404370:	6161      	str	r1, [r4, #20]
  404372:	b91a      	cbnz	r2, 40437c <__smakebuf_r+0x54>
  404374:	432b      	orrs	r3, r5
  404376:	81a3      	strh	r3, [r4, #12]
  404378:	b003      	add	sp, #12
  40437a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40437c:	4630      	mov	r0, r6
  40437e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  404382:	f001 faf9 	bl	405978 <_isatty_r>
  404386:	b1a0      	cbz	r0, 4043b2 <__smakebuf_r+0x8a>
  404388:	89a3      	ldrh	r3, [r4, #12]
  40438a:	f023 0303 	bic.w	r3, r3, #3
  40438e:	f043 0301 	orr.w	r3, r3, #1
  404392:	b21b      	sxth	r3, r3
  404394:	e7ee      	b.n	404374 <__smakebuf_r+0x4c>
  404396:	059a      	lsls	r2, r3, #22
  404398:	d4ee      	bmi.n	404378 <__smakebuf_r+0x50>
  40439a:	f023 0303 	bic.w	r3, r3, #3
  40439e:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4043a2:	f043 0302 	orr.w	r3, r3, #2
  4043a6:	2101      	movs	r1, #1
  4043a8:	81a3      	strh	r3, [r4, #12]
  4043aa:	6022      	str	r2, [r4, #0]
  4043ac:	6122      	str	r2, [r4, #16]
  4043ae:	6161      	str	r1, [r4, #20]
  4043b0:	e7e2      	b.n	404378 <__smakebuf_r+0x50>
  4043b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4043b6:	e7dd      	b.n	404374 <__smakebuf_r+0x4c>
  4043b8:	00403bf1 	.word	0x00403bf1

004043bc <malloc>:
  4043bc:	4b02      	ldr	r3, [pc, #8]	; (4043c8 <malloc+0xc>)
  4043be:	4601      	mov	r1, r0
  4043c0:	6818      	ldr	r0, [r3, #0]
  4043c2:	f000 b803 	b.w	4043cc <_malloc_r>
  4043c6:	bf00      	nop
  4043c8:	20000024 	.word	0x20000024

004043cc <_malloc_r>:
  4043cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4043d0:	f101 060b 	add.w	r6, r1, #11
  4043d4:	2e16      	cmp	r6, #22
  4043d6:	b083      	sub	sp, #12
  4043d8:	4605      	mov	r5, r0
  4043da:	f240 809e 	bls.w	40451a <_malloc_r+0x14e>
  4043de:	f036 0607 	bics.w	r6, r6, #7
  4043e2:	f100 80bd 	bmi.w	404560 <_malloc_r+0x194>
  4043e6:	42b1      	cmp	r1, r6
  4043e8:	f200 80ba 	bhi.w	404560 <_malloc_r+0x194>
  4043ec:	f000 fc06 	bl	404bfc <__malloc_lock>
  4043f0:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4043f4:	f0c0 8293 	bcc.w	40491e <_malloc_r+0x552>
  4043f8:	0a73      	lsrs	r3, r6, #9
  4043fa:	f000 80b8 	beq.w	40456e <_malloc_r+0x1a2>
  4043fe:	2b04      	cmp	r3, #4
  404400:	f200 8179 	bhi.w	4046f6 <_malloc_r+0x32a>
  404404:	09b3      	lsrs	r3, r6, #6
  404406:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40440a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40440e:	00c3      	lsls	r3, r0, #3
  404410:	4fbf      	ldr	r7, [pc, #764]	; (404710 <_malloc_r+0x344>)
  404412:	443b      	add	r3, r7
  404414:	f1a3 0108 	sub.w	r1, r3, #8
  404418:	685c      	ldr	r4, [r3, #4]
  40441a:	42a1      	cmp	r1, r4
  40441c:	d106      	bne.n	40442c <_malloc_r+0x60>
  40441e:	e00c      	b.n	40443a <_malloc_r+0x6e>
  404420:	2a00      	cmp	r2, #0
  404422:	f280 80aa 	bge.w	40457a <_malloc_r+0x1ae>
  404426:	68e4      	ldr	r4, [r4, #12]
  404428:	42a1      	cmp	r1, r4
  40442a:	d006      	beq.n	40443a <_malloc_r+0x6e>
  40442c:	6863      	ldr	r3, [r4, #4]
  40442e:	f023 0303 	bic.w	r3, r3, #3
  404432:	1b9a      	subs	r2, r3, r6
  404434:	2a0f      	cmp	r2, #15
  404436:	ddf3      	ble.n	404420 <_malloc_r+0x54>
  404438:	4670      	mov	r0, lr
  40443a:	693c      	ldr	r4, [r7, #16]
  40443c:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 404724 <_malloc_r+0x358>
  404440:	4574      	cmp	r4, lr
  404442:	f000 81ab 	beq.w	40479c <_malloc_r+0x3d0>
  404446:	6863      	ldr	r3, [r4, #4]
  404448:	f023 0303 	bic.w	r3, r3, #3
  40444c:	1b9a      	subs	r2, r3, r6
  40444e:	2a0f      	cmp	r2, #15
  404450:	f300 8190 	bgt.w	404774 <_malloc_r+0x3a8>
  404454:	2a00      	cmp	r2, #0
  404456:	f8c7 e014 	str.w	lr, [r7, #20]
  40445a:	f8c7 e010 	str.w	lr, [r7, #16]
  40445e:	f280 809d 	bge.w	40459c <_malloc_r+0x1d0>
  404462:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  404466:	f080 8161 	bcs.w	40472c <_malloc_r+0x360>
  40446a:	08db      	lsrs	r3, r3, #3
  40446c:	f103 0c01 	add.w	ip, r3, #1
  404470:	1099      	asrs	r1, r3, #2
  404472:	687a      	ldr	r2, [r7, #4]
  404474:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  404478:	f8c4 8008 	str.w	r8, [r4, #8]
  40447c:	2301      	movs	r3, #1
  40447e:	408b      	lsls	r3, r1
  404480:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  404484:	4313      	orrs	r3, r2
  404486:	3908      	subs	r1, #8
  404488:	60e1      	str	r1, [r4, #12]
  40448a:	607b      	str	r3, [r7, #4]
  40448c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  404490:	f8c8 400c 	str.w	r4, [r8, #12]
  404494:	1082      	asrs	r2, r0, #2
  404496:	2401      	movs	r4, #1
  404498:	4094      	lsls	r4, r2
  40449a:	429c      	cmp	r4, r3
  40449c:	f200 808b 	bhi.w	4045b6 <_malloc_r+0x1ea>
  4044a0:	421c      	tst	r4, r3
  4044a2:	d106      	bne.n	4044b2 <_malloc_r+0xe6>
  4044a4:	f020 0003 	bic.w	r0, r0, #3
  4044a8:	0064      	lsls	r4, r4, #1
  4044aa:	421c      	tst	r4, r3
  4044ac:	f100 0004 	add.w	r0, r0, #4
  4044b0:	d0fa      	beq.n	4044a8 <_malloc_r+0xdc>
  4044b2:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4044b6:	46cc      	mov	ip, r9
  4044b8:	4680      	mov	r8, r0
  4044ba:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4044be:	459c      	cmp	ip, r3
  4044c0:	d107      	bne.n	4044d2 <_malloc_r+0x106>
  4044c2:	e16d      	b.n	4047a0 <_malloc_r+0x3d4>
  4044c4:	2a00      	cmp	r2, #0
  4044c6:	f280 817b 	bge.w	4047c0 <_malloc_r+0x3f4>
  4044ca:	68db      	ldr	r3, [r3, #12]
  4044cc:	459c      	cmp	ip, r3
  4044ce:	f000 8167 	beq.w	4047a0 <_malloc_r+0x3d4>
  4044d2:	6859      	ldr	r1, [r3, #4]
  4044d4:	f021 0103 	bic.w	r1, r1, #3
  4044d8:	1b8a      	subs	r2, r1, r6
  4044da:	2a0f      	cmp	r2, #15
  4044dc:	ddf2      	ble.n	4044c4 <_malloc_r+0xf8>
  4044de:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4044e2:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4044e6:	9300      	str	r3, [sp, #0]
  4044e8:	199c      	adds	r4, r3, r6
  4044ea:	4628      	mov	r0, r5
  4044ec:	f046 0601 	orr.w	r6, r6, #1
  4044f0:	f042 0501 	orr.w	r5, r2, #1
  4044f4:	605e      	str	r6, [r3, #4]
  4044f6:	f8c8 c00c 	str.w	ip, [r8, #12]
  4044fa:	f8cc 8008 	str.w	r8, [ip, #8]
  4044fe:	617c      	str	r4, [r7, #20]
  404500:	613c      	str	r4, [r7, #16]
  404502:	f8c4 e00c 	str.w	lr, [r4, #12]
  404506:	f8c4 e008 	str.w	lr, [r4, #8]
  40450a:	6065      	str	r5, [r4, #4]
  40450c:	505a      	str	r2, [r3, r1]
  40450e:	f000 fb7b 	bl	404c08 <__malloc_unlock>
  404512:	9b00      	ldr	r3, [sp, #0]
  404514:	f103 0408 	add.w	r4, r3, #8
  404518:	e01e      	b.n	404558 <_malloc_r+0x18c>
  40451a:	2910      	cmp	r1, #16
  40451c:	d820      	bhi.n	404560 <_malloc_r+0x194>
  40451e:	f000 fb6d 	bl	404bfc <__malloc_lock>
  404522:	2610      	movs	r6, #16
  404524:	2318      	movs	r3, #24
  404526:	2002      	movs	r0, #2
  404528:	4f79      	ldr	r7, [pc, #484]	; (404710 <_malloc_r+0x344>)
  40452a:	443b      	add	r3, r7
  40452c:	f1a3 0208 	sub.w	r2, r3, #8
  404530:	685c      	ldr	r4, [r3, #4]
  404532:	4294      	cmp	r4, r2
  404534:	f000 813d 	beq.w	4047b2 <_malloc_r+0x3e6>
  404538:	6863      	ldr	r3, [r4, #4]
  40453a:	68e1      	ldr	r1, [r4, #12]
  40453c:	68a6      	ldr	r6, [r4, #8]
  40453e:	f023 0303 	bic.w	r3, r3, #3
  404542:	4423      	add	r3, r4
  404544:	4628      	mov	r0, r5
  404546:	685a      	ldr	r2, [r3, #4]
  404548:	60f1      	str	r1, [r6, #12]
  40454a:	f042 0201 	orr.w	r2, r2, #1
  40454e:	608e      	str	r6, [r1, #8]
  404550:	605a      	str	r2, [r3, #4]
  404552:	f000 fb59 	bl	404c08 <__malloc_unlock>
  404556:	3408      	adds	r4, #8
  404558:	4620      	mov	r0, r4
  40455a:	b003      	add	sp, #12
  40455c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404560:	2400      	movs	r4, #0
  404562:	230c      	movs	r3, #12
  404564:	4620      	mov	r0, r4
  404566:	602b      	str	r3, [r5, #0]
  404568:	b003      	add	sp, #12
  40456a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40456e:	2040      	movs	r0, #64	; 0x40
  404570:	f44f 7300 	mov.w	r3, #512	; 0x200
  404574:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  404578:	e74a      	b.n	404410 <_malloc_r+0x44>
  40457a:	4423      	add	r3, r4
  40457c:	68e1      	ldr	r1, [r4, #12]
  40457e:	685a      	ldr	r2, [r3, #4]
  404580:	68a6      	ldr	r6, [r4, #8]
  404582:	f042 0201 	orr.w	r2, r2, #1
  404586:	60f1      	str	r1, [r6, #12]
  404588:	4628      	mov	r0, r5
  40458a:	608e      	str	r6, [r1, #8]
  40458c:	605a      	str	r2, [r3, #4]
  40458e:	f000 fb3b 	bl	404c08 <__malloc_unlock>
  404592:	3408      	adds	r4, #8
  404594:	4620      	mov	r0, r4
  404596:	b003      	add	sp, #12
  404598:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40459c:	4423      	add	r3, r4
  40459e:	4628      	mov	r0, r5
  4045a0:	685a      	ldr	r2, [r3, #4]
  4045a2:	f042 0201 	orr.w	r2, r2, #1
  4045a6:	605a      	str	r2, [r3, #4]
  4045a8:	f000 fb2e 	bl	404c08 <__malloc_unlock>
  4045ac:	3408      	adds	r4, #8
  4045ae:	4620      	mov	r0, r4
  4045b0:	b003      	add	sp, #12
  4045b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4045b6:	68bc      	ldr	r4, [r7, #8]
  4045b8:	6863      	ldr	r3, [r4, #4]
  4045ba:	f023 0803 	bic.w	r8, r3, #3
  4045be:	45b0      	cmp	r8, r6
  4045c0:	d304      	bcc.n	4045cc <_malloc_r+0x200>
  4045c2:	eba8 0306 	sub.w	r3, r8, r6
  4045c6:	2b0f      	cmp	r3, #15
  4045c8:	f300 8085 	bgt.w	4046d6 <_malloc_r+0x30a>
  4045cc:	f8df 9158 	ldr.w	r9, [pc, #344]	; 404728 <_malloc_r+0x35c>
  4045d0:	4b50      	ldr	r3, [pc, #320]	; (404714 <_malloc_r+0x348>)
  4045d2:	f8d9 2000 	ldr.w	r2, [r9]
  4045d6:	681b      	ldr	r3, [r3, #0]
  4045d8:	3201      	adds	r2, #1
  4045da:	4433      	add	r3, r6
  4045dc:	eb04 0a08 	add.w	sl, r4, r8
  4045e0:	f000 8155 	beq.w	40488e <_malloc_r+0x4c2>
  4045e4:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4045e8:	330f      	adds	r3, #15
  4045ea:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4045ee:	f02b 0b0f 	bic.w	fp, fp, #15
  4045f2:	4659      	mov	r1, fp
  4045f4:	4628      	mov	r0, r5
  4045f6:	f000 ffad 	bl	405554 <_sbrk_r>
  4045fa:	1c41      	adds	r1, r0, #1
  4045fc:	4602      	mov	r2, r0
  4045fe:	f000 80fc 	beq.w	4047fa <_malloc_r+0x42e>
  404602:	4582      	cmp	sl, r0
  404604:	f200 80f7 	bhi.w	4047f6 <_malloc_r+0x42a>
  404608:	4b43      	ldr	r3, [pc, #268]	; (404718 <_malloc_r+0x34c>)
  40460a:	6819      	ldr	r1, [r3, #0]
  40460c:	4459      	add	r1, fp
  40460e:	6019      	str	r1, [r3, #0]
  404610:	f000 814d 	beq.w	4048ae <_malloc_r+0x4e2>
  404614:	f8d9 0000 	ldr.w	r0, [r9]
  404618:	3001      	adds	r0, #1
  40461a:	bf1b      	ittet	ne
  40461c:	eba2 0a0a 	subne.w	sl, r2, sl
  404620:	4451      	addne	r1, sl
  404622:	f8c9 2000 	streq.w	r2, [r9]
  404626:	6019      	strne	r1, [r3, #0]
  404628:	f012 0107 	ands.w	r1, r2, #7
  40462c:	f000 8115 	beq.w	40485a <_malloc_r+0x48e>
  404630:	f1c1 0008 	rsb	r0, r1, #8
  404634:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  404638:	4402      	add	r2, r0
  40463a:	3108      	adds	r1, #8
  40463c:	eb02 090b 	add.w	r9, r2, fp
  404640:	f3c9 090b 	ubfx	r9, r9, #0, #12
  404644:	eba1 0909 	sub.w	r9, r1, r9
  404648:	4649      	mov	r1, r9
  40464a:	4628      	mov	r0, r5
  40464c:	9301      	str	r3, [sp, #4]
  40464e:	9200      	str	r2, [sp, #0]
  404650:	f000 ff80 	bl	405554 <_sbrk_r>
  404654:	1c43      	adds	r3, r0, #1
  404656:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40465a:	f000 8143 	beq.w	4048e4 <_malloc_r+0x518>
  40465e:	1a80      	subs	r0, r0, r2
  404660:	4448      	add	r0, r9
  404662:	f040 0001 	orr.w	r0, r0, #1
  404666:	6819      	ldr	r1, [r3, #0]
  404668:	60ba      	str	r2, [r7, #8]
  40466a:	4449      	add	r1, r9
  40466c:	42bc      	cmp	r4, r7
  40466e:	6050      	str	r0, [r2, #4]
  404670:	6019      	str	r1, [r3, #0]
  404672:	d017      	beq.n	4046a4 <_malloc_r+0x2d8>
  404674:	f1b8 0f0f 	cmp.w	r8, #15
  404678:	f240 80fb 	bls.w	404872 <_malloc_r+0x4a6>
  40467c:	6860      	ldr	r0, [r4, #4]
  40467e:	f1a8 020c 	sub.w	r2, r8, #12
  404682:	f022 0207 	bic.w	r2, r2, #7
  404686:	eb04 0e02 	add.w	lr, r4, r2
  40468a:	f000 0001 	and.w	r0, r0, #1
  40468e:	f04f 0c05 	mov.w	ip, #5
  404692:	4310      	orrs	r0, r2
  404694:	2a0f      	cmp	r2, #15
  404696:	6060      	str	r0, [r4, #4]
  404698:	f8ce c004 	str.w	ip, [lr, #4]
  40469c:	f8ce c008 	str.w	ip, [lr, #8]
  4046a0:	f200 8117 	bhi.w	4048d2 <_malloc_r+0x506>
  4046a4:	4b1d      	ldr	r3, [pc, #116]	; (40471c <_malloc_r+0x350>)
  4046a6:	68bc      	ldr	r4, [r7, #8]
  4046a8:	681a      	ldr	r2, [r3, #0]
  4046aa:	4291      	cmp	r1, r2
  4046ac:	bf88      	it	hi
  4046ae:	6019      	strhi	r1, [r3, #0]
  4046b0:	4b1b      	ldr	r3, [pc, #108]	; (404720 <_malloc_r+0x354>)
  4046b2:	681a      	ldr	r2, [r3, #0]
  4046b4:	4291      	cmp	r1, r2
  4046b6:	6862      	ldr	r2, [r4, #4]
  4046b8:	bf88      	it	hi
  4046ba:	6019      	strhi	r1, [r3, #0]
  4046bc:	f022 0203 	bic.w	r2, r2, #3
  4046c0:	4296      	cmp	r6, r2
  4046c2:	eba2 0306 	sub.w	r3, r2, r6
  4046c6:	d801      	bhi.n	4046cc <_malloc_r+0x300>
  4046c8:	2b0f      	cmp	r3, #15
  4046ca:	dc04      	bgt.n	4046d6 <_malloc_r+0x30a>
  4046cc:	4628      	mov	r0, r5
  4046ce:	f000 fa9b 	bl	404c08 <__malloc_unlock>
  4046d2:	2400      	movs	r4, #0
  4046d4:	e740      	b.n	404558 <_malloc_r+0x18c>
  4046d6:	19a2      	adds	r2, r4, r6
  4046d8:	f043 0301 	orr.w	r3, r3, #1
  4046dc:	f046 0601 	orr.w	r6, r6, #1
  4046e0:	6066      	str	r6, [r4, #4]
  4046e2:	4628      	mov	r0, r5
  4046e4:	60ba      	str	r2, [r7, #8]
  4046e6:	6053      	str	r3, [r2, #4]
  4046e8:	f000 fa8e 	bl	404c08 <__malloc_unlock>
  4046ec:	3408      	adds	r4, #8
  4046ee:	4620      	mov	r0, r4
  4046f0:	b003      	add	sp, #12
  4046f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4046f6:	2b14      	cmp	r3, #20
  4046f8:	d971      	bls.n	4047de <_malloc_r+0x412>
  4046fa:	2b54      	cmp	r3, #84	; 0x54
  4046fc:	f200 80a3 	bhi.w	404846 <_malloc_r+0x47a>
  404700:	0b33      	lsrs	r3, r6, #12
  404702:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  404706:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40470a:	00c3      	lsls	r3, r0, #3
  40470c:	e680      	b.n	404410 <_malloc_r+0x44>
  40470e:	bf00      	nop
  404710:	200005c0 	.word	0x200005c0
  404714:	20000a94 	.word	0x20000a94
  404718:	20000a64 	.word	0x20000a64
  40471c:	20000a8c 	.word	0x20000a8c
  404720:	20000a90 	.word	0x20000a90
  404724:	200005c8 	.word	0x200005c8
  404728:	200009c8 	.word	0x200009c8
  40472c:	0a5a      	lsrs	r2, r3, #9
  40472e:	2a04      	cmp	r2, #4
  404730:	d95b      	bls.n	4047ea <_malloc_r+0x41e>
  404732:	2a14      	cmp	r2, #20
  404734:	f200 80ae 	bhi.w	404894 <_malloc_r+0x4c8>
  404738:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40473c:	00c9      	lsls	r1, r1, #3
  40473e:	325b      	adds	r2, #91	; 0x5b
  404740:	eb07 0c01 	add.w	ip, r7, r1
  404744:	5879      	ldr	r1, [r7, r1]
  404746:	f1ac 0c08 	sub.w	ip, ip, #8
  40474a:	458c      	cmp	ip, r1
  40474c:	f000 8088 	beq.w	404860 <_malloc_r+0x494>
  404750:	684a      	ldr	r2, [r1, #4]
  404752:	f022 0203 	bic.w	r2, r2, #3
  404756:	4293      	cmp	r3, r2
  404758:	d273      	bcs.n	404842 <_malloc_r+0x476>
  40475a:	6889      	ldr	r1, [r1, #8]
  40475c:	458c      	cmp	ip, r1
  40475e:	d1f7      	bne.n	404750 <_malloc_r+0x384>
  404760:	f8dc 200c 	ldr.w	r2, [ip, #12]
  404764:	687b      	ldr	r3, [r7, #4]
  404766:	60e2      	str	r2, [r4, #12]
  404768:	f8c4 c008 	str.w	ip, [r4, #8]
  40476c:	6094      	str	r4, [r2, #8]
  40476e:	f8cc 400c 	str.w	r4, [ip, #12]
  404772:	e68f      	b.n	404494 <_malloc_r+0xc8>
  404774:	19a1      	adds	r1, r4, r6
  404776:	f046 0c01 	orr.w	ip, r6, #1
  40477a:	f042 0601 	orr.w	r6, r2, #1
  40477e:	f8c4 c004 	str.w	ip, [r4, #4]
  404782:	4628      	mov	r0, r5
  404784:	6179      	str	r1, [r7, #20]
  404786:	6139      	str	r1, [r7, #16]
  404788:	f8c1 e00c 	str.w	lr, [r1, #12]
  40478c:	f8c1 e008 	str.w	lr, [r1, #8]
  404790:	604e      	str	r6, [r1, #4]
  404792:	50e2      	str	r2, [r4, r3]
  404794:	f000 fa38 	bl	404c08 <__malloc_unlock>
  404798:	3408      	adds	r4, #8
  40479a:	e6dd      	b.n	404558 <_malloc_r+0x18c>
  40479c:	687b      	ldr	r3, [r7, #4]
  40479e:	e679      	b.n	404494 <_malloc_r+0xc8>
  4047a0:	f108 0801 	add.w	r8, r8, #1
  4047a4:	f018 0f03 	tst.w	r8, #3
  4047a8:	f10c 0c08 	add.w	ip, ip, #8
  4047ac:	f47f ae85 	bne.w	4044ba <_malloc_r+0xee>
  4047b0:	e02d      	b.n	40480e <_malloc_r+0x442>
  4047b2:	68dc      	ldr	r4, [r3, #12]
  4047b4:	42a3      	cmp	r3, r4
  4047b6:	bf08      	it	eq
  4047b8:	3002      	addeq	r0, #2
  4047ba:	f43f ae3e 	beq.w	40443a <_malloc_r+0x6e>
  4047be:	e6bb      	b.n	404538 <_malloc_r+0x16c>
  4047c0:	4419      	add	r1, r3
  4047c2:	461c      	mov	r4, r3
  4047c4:	684a      	ldr	r2, [r1, #4]
  4047c6:	68db      	ldr	r3, [r3, #12]
  4047c8:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4047cc:	f042 0201 	orr.w	r2, r2, #1
  4047d0:	604a      	str	r2, [r1, #4]
  4047d2:	4628      	mov	r0, r5
  4047d4:	60f3      	str	r3, [r6, #12]
  4047d6:	609e      	str	r6, [r3, #8]
  4047d8:	f000 fa16 	bl	404c08 <__malloc_unlock>
  4047dc:	e6bc      	b.n	404558 <_malloc_r+0x18c>
  4047de:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4047e2:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4047e6:	00c3      	lsls	r3, r0, #3
  4047e8:	e612      	b.n	404410 <_malloc_r+0x44>
  4047ea:	099a      	lsrs	r2, r3, #6
  4047ec:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4047f0:	00c9      	lsls	r1, r1, #3
  4047f2:	3238      	adds	r2, #56	; 0x38
  4047f4:	e7a4      	b.n	404740 <_malloc_r+0x374>
  4047f6:	42bc      	cmp	r4, r7
  4047f8:	d054      	beq.n	4048a4 <_malloc_r+0x4d8>
  4047fa:	68bc      	ldr	r4, [r7, #8]
  4047fc:	6862      	ldr	r2, [r4, #4]
  4047fe:	f022 0203 	bic.w	r2, r2, #3
  404802:	e75d      	b.n	4046c0 <_malloc_r+0x2f4>
  404804:	f859 3908 	ldr.w	r3, [r9], #-8
  404808:	4599      	cmp	r9, r3
  40480a:	f040 8086 	bne.w	40491a <_malloc_r+0x54e>
  40480e:	f010 0f03 	tst.w	r0, #3
  404812:	f100 30ff 	add.w	r0, r0, #4294967295
  404816:	d1f5      	bne.n	404804 <_malloc_r+0x438>
  404818:	687b      	ldr	r3, [r7, #4]
  40481a:	ea23 0304 	bic.w	r3, r3, r4
  40481e:	607b      	str	r3, [r7, #4]
  404820:	0064      	lsls	r4, r4, #1
  404822:	429c      	cmp	r4, r3
  404824:	f63f aec7 	bhi.w	4045b6 <_malloc_r+0x1ea>
  404828:	2c00      	cmp	r4, #0
  40482a:	f43f aec4 	beq.w	4045b6 <_malloc_r+0x1ea>
  40482e:	421c      	tst	r4, r3
  404830:	4640      	mov	r0, r8
  404832:	f47f ae3e 	bne.w	4044b2 <_malloc_r+0xe6>
  404836:	0064      	lsls	r4, r4, #1
  404838:	421c      	tst	r4, r3
  40483a:	f100 0004 	add.w	r0, r0, #4
  40483e:	d0fa      	beq.n	404836 <_malloc_r+0x46a>
  404840:	e637      	b.n	4044b2 <_malloc_r+0xe6>
  404842:	468c      	mov	ip, r1
  404844:	e78c      	b.n	404760 <_malloc_r+0x394>
  404846:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40484a:	d815      	bhi.n	404878 <_malloc_r+0x4ac>
  40484c:	0bf3      	lsrs	r3, r6, #15
  40484e:	f103 0078 	add.w	r0, r3, #120	; 0x78
  404852:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  404856:	00c3      	lsls	r3, r0, #3
  404858:	e5da      	b.n	404410 <_malloc_r+0x44>
  40485a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40485e:	e6ed      	b.n	40463c <_malloc_r+0x270>
  404860:	687b      	ldr	r3, [r7, #4]
  404862:	1092      	asrs	r2, r2, #2
  404864:	2101      	movs	r1, #1
  404866:	fa01 f202 	lsl.w	r2, r1, r2
  40486a:	4313      	orrs	r3, r2
  40486c:	607b      	str	r3, [r7, #4]
  40486e:	4662      	mov	r2, ip
  404870:	e779      	b.n	404766 <_malloc_r+0x39a>
  404872:	2301      	movs	r3, #1
  404874:	6053      	str	r3, [r2, #4]
  404876:	e729      	b.n	4046cc <_malloc_r+0x300>
  404878:	f240 5254 	movw	r2, #1364	; 0x554
  40487c:	4293      	cmp	r3, r2
  40487e:	d822      	bhi.n	4048c6 <_malloc_r+0x4fa>
  404880:	0cb3      	lsrs	r3, r6, #18
  404882:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  404886:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40488a:	00c3      	lsls	r3, r0, #3
  40488c:	e5c0      	b.n	404410 <_malloc_r+0x44>
  40488e:	f103 0b10 	add.w	fp, r3, #16
  404892:	e6ae      	b.n	4045f2 <_malloc_r+0x226>
  404894:	2a54      	cmp	r2, #84	; 0x54
  404896:	d829      	bhi.n	4048ec <_malloc_r+0x520>
  404898:	0b1a      	lsrs	r2, r3, #12
  40489a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40489e:	00c9      	lsls	r1, r1, #3
  4048a0:	326e      	adds	r2, #110	; 0x6e
  4048a2:	e74d      	b.n	404740 <_malloc_r+0x374>
  4048a4:	4b20      	ldr	r3, [pc, #128]	; (404928 <_malloc_r+0x55c>)
  4048a6:	6819      	ldr	r1, [r3, #0]
  4048a8:	4459      	add	r1, fp
  4048aa:	6019      	str	r1, [r3, #0]
  4048ac:	e6b2      	b.n	404614 <_malloc_r+0x248>
  4048ae:	f3ca 000b 	ubfx	r0, sl, #0, #12
  4048b2:	2800      	cmp	r0, #0
  4048b4:	f47f aeae 	bne.w	404614 <_malloc_r+0x248>
  4048b8:	eb08 030b 	add.w	r3, r8, fp
  4048bc:	68ba      	ldr	r2, [r7, #8]
  4048be:	f043 0301 	orr.w	r3, r3, #1
  4048c2:	6053      	str	r3, [r2, #4]
  4048c4:	e6ee      	b.n	4046a4 <_malloc_r+0x2d8>
  4048c6:	207f      	movs	r0, #127	; 0x7f
  4048c8:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  4048cc:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  4048d0:	e59e      	b.n	404410 <_malloc_r+0x44>
  4048d2:	f104 0108 	add.w	r1, r4, #8
  4048d6:	4628      	mov	r0, r5
  4048d8:	9300      	str	r3, [sp, #0]
  4048da:	f7ff fa59 	bl	403d90 <_free_r>
  4048de:	9b00      	ldr	r3, [sp, #0]
  4048e0:	6819      	ldr	r1, [r3, #0]
  4048e2:	e6df      	b.n	4046a4 <_malloc_r+0x2d8>
  4048e4:	2001      	movs	r0, #1
  4048e6:	f04f 0900 	mov.w	r9, #0
  4048ea:	e6bc      	b.n	404666 <_malloc_r+0x29a>
  4048ec:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4048f0:	d805      	bhi.n	4048fe <_malloc_r+0x532>
  4048f2:	0bda      	lsrs	r2, r3, #15
  4048f4:	f102 0178 	add.w	r1, r2, #120	; 0x78
  4048f8:	00c9      	lsls	r1, r1, #3
  4048fa:	3277      	adds	r2, #119	; 0x77
  4048fc:	e720      	b.n	404740 <_malloc_r+0x374>
  4048fe:	f240 5154 	movw	r1, #1364	; 0x554
  404902:	428a      	cmp	r2, r1
  404904:	d805      	bhi.n	404912 <_malloc_r+0x546>
  404906:	0c9a      	lsrs	r2, r3, #18
  404908:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40490c:	00c9      	lsls	r1, r1, #3
  40490e:	327c      	adds	r2, #124	; 0x7c
  404910:	e716      	b.n	404740 <_malloc_r+0x374>
  404912:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  404916:	227e      	movs	r2, #126	; 0x7e
  404918:	e712      	b.n	404740 <_malloc_r+0x374>
  40491a:	687b      	ldr	r3, [r7, #4]
  40491c:	e780      	b.n	404820 <_malloc_r+0x454>
  40491e:	08f0      	lsrs	r0, r6, #3
  404920:	f106 0308 	add.w	r3, r6, #8
  404924:	e600      	b.n	404528 <_malloc_r+0x15c>
  404926:	bf00      	nop
  404928:	20000a64 	.word	0x20000a64

0040492c <__ascii_mbtowc>:
  40492c:	b082      	sub	sp, #8
  40492e:	b149      	cbz	r1, 404944 <__ascii_mbtowc+0x18>
  404930:	b15a      	cbz	r2, 40494a <__ascii_mbtowc+0x1e>
  404932:	b16b      	cbz	r3, 404950 <__ascii_mbtowc+0x24>
  404934:	7813      	ldrb	r3, [r2, #0]
  404936:	600b      	str	r3, [r1, #0]
  404938:	7812      	ldrb	r2, [r2, #0]
  40493a:	1c10      	adds	r0, r2, #0
  40493c:	bf18      	it	ne
  40493e:	2001      	movne	r0, #1
  404940:	b002      	add	sp, #8
  404942:	4770      	bx	lr
  404944:	a901      	add	r1, sp, #4
  404946:	2a00      	cmp	r2, #0
  404948:	d1f3      	bne.n	404932 <__ascii_mbtowc+0x6>
  40494a:	4610      	mov	r0, r2
  40494c:	b002      	add	sp, #8
  40494e:	4770      	bx	lr
  404950:	f06f 0001 	mvn.w	r0, #1
  404954:	e7f4      	b.n	404940 <__ascii_mbtowc+0x14>
  404956:	bf00      	nop
	...

00404960 <memchr>:
  404960:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  404964:	2a10      	cmp	r2, #16
  404966:	db2b      	blt.n	4049c0 <memchr+0x60>
  404968:	f010 0f07 	tst.w	r0, #7
  40496c:	d008      	beq.n	404980 <memchr+0x20>
  40496e:	f810 3b01 	ldrb.w	r3, [r0], #1
  404972:	3a01      	subs	r2, #1
  404974:	428b      	cmp	r3, r1
  404976:	d02d      	beq.n	4049d4 <memchr+0x74>
  404978:	f010 0f07 	tst.w	r0, #7
  40497c:	b342      	cbz	r2, 4049d0 <memchr+0x70>
  40497e:	d1f6      	bne.n	40496e <memchr+0xe>
  404980:	b4f0      	push	{r4, r5, r6, r7}
  404982:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  404986:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40498a:	f022 0407 	bic.w	r4, r2, #7
  40498e:	f07f 0700 	mvns.w	r7, #0
  404992:	2300      	movs	r3, #0
  404994:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  404998:	3c08      	subs	r4, #8
  40499a:	ea85 0501 	eor.w	r5, r5, r1
  40499e:	ea86 0601 	eor.w	r6, r6, r1
  4049a2:	fa85 f547 	uadd8	r5, r5, r7
  4049a6:	faa3 f587 	sel	r5, r3, r7
  4049aa:	fa86 f647 	uadd8	r6, r6, r7
  4049ae:	faa5 f687 	sel	r6, r5, r7
  4049b2:	b98e      	cbnz	r6, 4049d8 <memchr+0x78>
  4049b4:	d1ee      	bne.n	404994 <memchr+0x34>
  4049b6:	bcf0      	pop	{r4, r5, r6, r7}
  4049b8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  4049bc:	f002 0207 	and.w	r2, r2, #7
  4049c0:	b132      	cbz	r2, 4049d0 <memchr+0x70>
  4049c2:	f810 3b01 	ldrb.w	r3, [r0], #1
  4049c6:	3a01      	subs	r2, #1
  4049c8:	ea83 0301 	eor.w	r3, r3, r1
  4049cc:	b113      	cbz	r3, 4049d4 <memchr+0x74>
  4049ce:	d1f8      	bne.n	4049c2 <memchr+0x62>
  4049d0:	2000      	movs	r0, #0
  4049d2:	4770      	bx	lr
  4049d4:	3801      	subs	r0, #1
  4049d6:	4770      	bx	lr
  4049d8:	2d00      	cmp	r5, #0
  4049da:	bf06      	itte	eq
  4049dc:	4635      	moveq	r5, r6
  4049de:	3803      	subeq	r0, #3
  4049e0:	3807      	subne	r0, #7
  4049e2:	f015 0f01 	tst.w	r5, #1
  4049e6:	d107      	bne.n	4049f8 <memchr+0x98>
  4049e8:	3001      	adds	r0, #1
  4049ea:	f415 7f80 	tst.w	r5, #256	; 0x100
  4049ee:	bf02      	ittt	eq
  4049f0:	3001      	addeq	r0, #1
  4049f2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  4049f6:	3001      	addeq	r0, #1
  4049f8:	bcf0      	pop	{r4, r5, r6, r7}
  4049fa:	3801      	subs	r0, #1
  4049fc:	4770      	bx	lr
  4049fe:	bf00      	nop

00404a00 <memcpy>:
  404a00:	4684      	mov	ip, r0
  404a02:	ea41 0300 	orr.w	r3, r1, r0
  404a06:	f013 0303 	ands.w	r3, r3, #3
  404a0a:	d16d      	bne.n	404ae8 <memcpy+0xe8>
  404a0c:	3a40      	subs	r2, #64	; 0x40
  404a0e:	d341      	bcc.n	404a94 <memcpy+0x94>
  404a10:	f851 3b04 	ldr.w	r3, [r1], #4
  404a14:	f840 3b04 	str.w	r3, [r0], #4
  404a18:	f851 3b04 	ldr.w	r3, [r1], #4
  404a1c:	f840 3b04 	str.w	r3, [r0], #4
  404a20:	f851 3b04 	ldr.w	r3, [r1], #4
  404a24:	f840 3b04 	str.w	r3, [r0], #4
  404a28:	f851 3b04 	ldr.w	r3, [r1], #4
  404a2c:	f840 3b04 	str.w	r3, [r0], #4
  404a30:	f851 3b04 	ldr.w	r3, [r1], #4
  404a34:	f840 3b04 	str.w	r3, [r0], #4
  404a38:	f851 3b04 	ldr.w	r3, [r1], #4
  404a3c:	f840 3b04 	str.w	r3, [r0], #4
  404a40:	f851 3b04 	ldr.w	r3, [r1], #4
  404a44:	f840 3b04 	str.w	r3, [r0], #4
  404a48:	f851 3b04 	ldr.w	r3, [r1], #4
  404a4c:	f840 3b04 	str.w	r3, [r0], #4
  404a50:	f851 3b04 	ldr.w	r3, [r1], #4
  404a54:	f840 3b04 	str.w	r3, [r0], #4
  404a58:	f851 3b04 	ldr.w	r3, [r1], #4
  404a5c:	f840 3b04 	str.w	r3, [r0], #4
  404a60:	f851 3b04 	ldr.w	r3, [r1], #4
  404a64:	f840 3b04 	str.w	r3, [r0], #4
  404a68:	f851 3b04 	ldr.w	r3, [r1], #4
  404a6c:	f840 3b04 	str.w	r3, [r0], #4
  404a70:	f851 3b04 	ldr.w	r3, [r1], #4
  404a74:	f840 3b04 	str.w	r3, [r0], #4
  404a78:	f851 3b04 	ldr.w	r3, [r1], #4
  404a7c:	f840 3b04 	str.w	r3, [r0], #4
  404a80:	f851 3b04 	ldr.w	r3, [r1], #4
  404a84:	f840 3b04 	str.w	r3, [r0], #4
  404a88:	f851 3b04 	ldr.w	r3, [r1], #4
  404a8c:	f840 3b04 	str.w	r3, [r0], #4
  404a90:	3a40      	subs	r2, #64	; 0x40
  404a92:	d2bd      	bcs.n	404a10 <memcpy+0x10>
  404a94:	3230      	adds	r2, #48	; 0x30
  404a96:	d311      	bcc.n	404abc <memcpy+0xbc>
  404a98:	f851 3b04 	ldr.w	r3, [r1], #4
  404a9c:	f840 3b04 	str.w	r3, [r0], #4
  404aa0:	f851 3b04 	ldr.w	r3, [r1], #4
  404aa4:	f840 3b04 	str.w	r3, [r0], #4
  404aa8:	f851 3b04 	ldr.w	r3, [r1], #4
  404aac:	f840 3b04 	str.w	r3, [r0], #4
  404ab0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ab4:	f840 3b04 	str.w	r3, [r0], #4
  404ab8:	3a10      	subs	r2, #16
  404aba:	d2ed      	bcs.n	404a98 <memcpy+0x98>
  404abc:	320c      	adds	r2, #12
  404abe:	d305      	bcc.n	404acc <memcpy+0xcc>
  404ac0:	f851 3b04 	ldr.w	r3, [r1], #4
  404ac4:	f840 3b04 	str.w	r3, [r0], #4
  404ac8:	3a04      	subs	r2, #4
  404aca:	d2f9      	bcs.n	404ac0 <memcpy+0xc0>
  404acc:	3204      	adds	r2, #4
  404ace:	d008      	beq.n	404ae2 <memcpy+0xe2>
  404ad0:	07d2      	lsls	r2, r2, #31
  404ad2:	bf1c      	itt	ne
  404ad4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404ad8:	f800 3b01 	strbne.w	r3, [r0], #1
  404adc:	d301      	bcc.n	404ae2 <memcpy+0xe2>
  404ade:	880b      	ldrh	r3, [r1, #0]
  404ae0:	8003      	strh	r3, [r0, #0]
  404ae2:	4660      	mov	r0, ip
  404ae4:	4770      	bx	lr
  404ae6:	bf00      	nop
  404ae8:	2a08      	cmp	r2, #8
  404aea:	d313      	bcc.n	404b14 <memcpy+0x114>
  404aec:	078b      	lsls	r3, r1, #30
  404aee:	d08d      	beq.n	404a0c <memcpy+0xc>
  404af0:	f010 0303 	ands.w	r3, r0, #3
  404af4:	d08a      	beq.n	404a0c <memcpy+0xc>
  404af6:	f1c3 0304 	rsb	r3, r3, #4
  404afa:	1ad2      	subs	r2, r2, r3
  404afc:	07db      	lsls	r3, r3, #31
  404afe:	bf1c      	itt	ne
  404b00:	f811 3b01 	ldrbne.w	r3, [r1], #1
  404b04:	f800 3b01 	strbne.w	r3, [r0], #1
  404b08:	d380      	bcc.n	404a0c <memcpy+0xc>
  404b0a:	f831 3b02 	ldrh.w	r3, [r1], #2
  404b0e:	f820 3b02 	strh.w	r3, [r0], #2
  404b12:	e77b      	b.n	404a0c <memcpy+0xc>
  404b14:	3a04      	subs	r2, #4
  404b16:	d3d9      	bcc.n	404acc <memcpy+0xcc>
  404b18:	3a01      	subs	r2, #1
  404b1a:	f811 3b01 	ldrb.w	r3, [r1], #1
  404b1e:	f800 3b01 	strb.w	r3, [r0], #1
  404b22:	d2f9      	bcs.n	404b18 <memcpy+0x118>
  404b24:	780b      	ldrb	r3, [r1, #0]
  404b26:	7003      	strb	r3, [r0, #0]
  404b28:	784b      	ldrb	r3, [r1, #1]
  404b2a:	7043      	strb	r3, [r0, #1]
  404b2c:	788b      	ldrb	r3, [r1, #2]
  404b2e:	7083      	strb	r3, [r0, #2]
  404b30:	4660      	mov	r0, ip
  404b32:	4770      	bx	lr

00404b34 <memmove>:
  404b34:	4288      	cmp	r0, r1
  404b36:	b5f0      	push	{r4, r5, r6, r7, lr}
  404b38:	d90d      	bls.n	404b56 <memmove+0x22>
  404b3a:	188b      	adds	r3, r1, r2
  404b3c:	4298      	cmp	r0, r3
  404b3e:	d20a      	bcs.n	404b56 <memmove+0x22>
  404b40:	1884      	adds	r4, r0, r2
  404b42:	2a00      	cmp	r2, #0
  404b44:	d051      	beq.n	404bea <memmove+0xb6>
  404b46:	4622      	mov	r2, r4
  404b48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  404b4c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  404b50:	4299      	cmp	r1, r3
  404b52:	d1f9      	bne.n	404b48 <memmove+0x14>
  404b54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404b56:	2a0f      	cmp	r2, #15
  404b58:	d948      	bls.n	404bec <memmove+0xb8>
  404b5a:	ea41 0300 	orr.w	r3, r1, r0
  404b5e:	079b      	lsls	r3, r3, #30
  404b60:	d146      	bne.n	404bf0 <memmove+0xbc>
  404b62:	f100 0410 	add.w	r4, r0, #16
  404b66:	f101 0310 	add.w	r3, r1, #16
  404b6a:	4615      	mov	r5, r2
  404b6c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  404b70:	f844 6c10 	str.w	r6, [r4, #-16]
  404b74:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  404b78:	f844 6c0c 	str.w	r6, [r4, #-12]
  404b7c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  404b80:	f844 6c08 	str.w	r6, [r4, #-8]
  404b84:	3d10      	subs	r5, #16
  404b86:	f853 6c04 	ldr.w	r6, [r3, #-4]
  404b8a:	f844 6c04 	str.w	r6, [r4, #-4]
  404b8e:	2d0f      	cmp	r5, #15
  404b90:	f103 0310 	add.w	r3, r3, #16
  404b94:	f104 0410 	add.w	r4, r4, #16
  404b98:	d8e8      	bhi.n	404b6c <memmove+0x38>
  404b9a:	f1a2 0310 	sub.w	r3, r2, #16
  404b9e:	f023 030f 	bic.w	r3, r3, #15
  404ba2:	f002 0e0f 	and.w	lr, r2, #15
  404ba6:	3310      	adds	r3, #16
  404ba8:	f1be 0f03 	cmp.w	lr, #3
  404bac:	4419      	add	r1, r3
  404bae:	4403      	add	r3, r0
  404bb0:	d921      	bls.n	404bf6 <memmove+0xc2>
  404bb2:	1f1e      	subs	r6, r3, #4
  404bb4:	460d      	mov	r5, r1
  404bb6:	4674      	mov	r4, lr
  404bb8:	3c04      	subs	r4, #4
  404bba:	f855 7b04 	ldr.w	r7, [r5], #4
  404bbe:	f846 7f04 	str.w	r7, [r6, #4]!
  404bc2:	2c03      	cmp	r4, #3
  404bc4:	d8f8      	bhi.n	404bb8 <memmove+0x84>
  404bc6:	f1ae 0404 	sub.w	r4, lr, #4
  404bca:	f024 0403 	bic.w	r4, r4, #3
  404bce:	3404      	adds	r4, #4
  404bd0:	4421      	add	r1, r4
  404bd2:	4423      	add	r3, r4
  404bd4:	f002 0203 	and.w	r2, r2, #3
  404bd8:	b162      	cbz	r2, 404bf4 <memmove+0xc0>
  404bda:	3b01      	subs	r3, #1
  404bdc:	440a      	add	r2, r1
  404bde:	f811 4b01 	ldrb.w	r4, [r1], #1
  404be2:	f803 4f01 	strb.w	r4, [r3, #1]!
  404be6:	428a      	cmp	r2, r1
  404be8:	d1f9      	bne.n	404bde <memmove+0xaa>
  404bea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404bec:	4603      	mov	r3, r0
  404bee:	e7f3      	b.n	404bd8 <memmove+0xa4>
  404bf0:	4603      	mov	r3, r0
  404bf2:	e7f2      	b.n	404bda <memmove+0xa6>
  404bf4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404bf6:	4672      	mov	r2, lr
  404bf8:	e7ee      	b.n	404bd8 <memmove+0xa4>
  404bfa:	bf00      	nop

00404bfc <__malloc_lock>:
  404bfc:	4801      	ldr	r0, [pc, #4]	; (404c04 <__malloc_lock+0x8>)
  404bfe:	f7ff bb61 	b.w	4042c4 <__retarget_lock_acquire_recursive>
  404c02:	bf00      	nop
  404c04:	20000ab8 	.word	0x20000ab8

00404c08 <__malloc_unlock>:
  404c08:	4801      	ldr	r0, [pc, #4]	; (404c10 <__malloc_unlock+0x8>)
  404c0a:	f7ff bb5d 	b.w	4042c8 <__retarget_lock_release_recursive>
  404c0e:	bf00      	nop
  404c10:	20000ab8 	.word	0x20000ab8

00404c14 <_Balloc>:
  404c14:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404c16:	b570      	push	{r4, r5, r6, lr}
  404c18:	4605      	mov	r5, r0
  404c1a:	460c      	mov	r4, r1
  404c1c:	b14b      	cbz	r3, 404c32 <_Balloc+0x1e>
  404c1e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  404c22:	b180      	cbz	r0, 404c46 <_Balloc+0x32>
  404c24:	6802      	ldr	r2, [r0, #0]
  404c26:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  404c2a:	2300      	movs	r3, #0
  404c2c:	6103      	str	r3, [r0, #16]
  404c2e:	60c3      	str	r3, [r0, #12]
  404c30:	bd70      	pop	{r4, r5, r6, pc}
  404c32:	2221      	movs	r2, #33	; 0x21
  404c34:	2104      	movs	r1, #4
  404c36:	f000 fde7 	bl	405808 <_calloc_r>
  404c3a:	64e8      	str	r0, [r5, #76]	; 0x4c
  404c3c:	4603      	mov	r3, r0
  404c3e:	2800      	cmp	r0, #0
  404c40:	d1ed      	bne.n	404c1e <_Balloc+0xa>
  404c42:	2000      	movs	r0, #0
  404c44:	bd70      	pop	{r4, r5, r6, pc}
  404c46:	2101      	movs	r1, #1
  404c48:	fa01 f604 	lsl.w	r6, r1, r4
  404c4c:	1d72      	adds	r2, r6, #5
  404c4e:	4628      	mov	r0, r5
  404c50:	0092      	lsls	r2, r2, #2
  404c52:	f000 fdd9 	bl	405808 <_calloc_r>
  404c56:	2800      	cmp	r0, #0
  404c58:	d0f3      	beq.n	404c42 <_Balloc+0x2e>
  404c5a:	6044      	str	r4, [r0, #4]
  404c5c:	6086      	str	r6, [r0, #8]
  404c5e:	e7e4      	b.n	404c2a <_Balloc+0x16>

00404c60 <_Bfree>:
  404c60:	b131      	cbz	r1, 404c70 <_Bfree+0x10>
  404c62:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  404c64:	684a      	ldr	r2, [r1, #4]
  404c66:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  404c6a:	6008      	str	r0, [r1, #0]
  404c6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  404c70:	4770      	bx	lr
  404c72:	bf00      	nop

00404c74 <__multadd>:
  404c74:	b5f0      	push	{r4, r5, r6, r7, lr}
  404c76:	690c      	ldr	r4, [r1, #16]
  404c78:	b083      	sub	sp, #12
  404c7a:	460d      	mov	r5, r1
  404c7c:	4606      	mov	r6, r0
  404c7e:	f101 0e14 	add.w	lr, r1, #20
  404c82:	2700      	movs	r7, #0
  404c84:	f8de 0000 	ldr.w	r0, [lr]
  404c88:	b281      	uxth	r1, r0
  404c8a:	fb02 3301 	mla	r3, r2, r1, r3
  404c8e:	0c01      	lsrs	r1, r0, #16
  404c90:	0c18      	lsrs	r0, r3, #16
  404c92:	fb02 0101 	mla	r1, r2, r1, r0
  404c96:	b29b      	uxth	r3, r3
  404c98:	3701      	adds	r7, #1
  404c9a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  404c9e:	42bc      	cmp	r4, r7
  404ca0:	f84e 3b04 	str.w	r3, [lr], #4
  404ca4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  404ca8:	dcec      	bgt.n	404c84 <__multadd+0x10>
  404caa:	b13b      	cbz	r3, 404cbc <__multadd+0x48>
  404cac:	68aa      	ldr	r2, [r5, #8]
  404cae:	4294      	cmp	r4, r2
  404cb0:	da07      	bge.n	404cc2 <__multadd+0x4e>
  404cb2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  404cb6:	3401      	adds	r4, #1
  404cb8:	6153      	str	r3, [r2, #20]
  404cba:	612c      	str	r4, [r5, #16]
  404cbc:	4628      	mov	r0, r5
  404cbe:	b003      	add	sp, #12
  404cc0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  404cc2:	6869      	ldr	r1, [r5, #4]
  404cc4:	9301      	str	r3, [sp, #4]
  404cc6:	3101      	adds	r1, #1
  404cc8:	4630      	mov	r0, r6
  404cca:	f7ff ffa3 	bl	404c14 <_Balloc>
  404cce:	692a      	ldr	r2, [r5, #16]
  404cd0:	3202      	adds	r2, #2
  404cd2:	f105 010c 	add.w	r1, r5, #12
  404cd6:	4607      	mov	r7, r0
  404cd8:	0092      	lsls	r2, r2, #2
  404cda:	300c      	adds	r0, #12
  404cdc:	f7ff fe90 	bl	404a00 <memcpy>
  404ce0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  404ce2:	6869      	ldr	r1, [r5, #4]
  404ce4:	9b01      	ldr	r3, [sp, #4]
  404ce6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  404cea:	6028      	str	r0, [r5, #0]
  404cec:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  404cf0:	463d      	mov	r5, r7
  404cf2:	e7de      	b.n	404cb2 <__multadd+0x3e>

00404cf4 <__hi0bits>:
  404cf4:	0c02      	lsrs	r2, r0, #16
  404cf6:	0412      	lsls	r2, r2, #16
  404cf8:	4603      	mov	r3, r0
  404cfa:	b9b2      	cbnz	r2, 404d2a <__hi0bits+0x36>
  404cfc:	0403      	lsls	r3, r0, #16
  404cfe:	2010      	movs	r0, #16
  404d00:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  404d04:	bf04      	itt	eq
  404d06:	021b      	lsleq	r3, r3, #8
  404d08:	3008      	addeq	r0, #8
  404d0a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  404d0e:	bf04      	itt	eq
  404d10:	011b      	lsleq	r3, r3, #4
  404d12:	3004      	addeq	r0, #4
  404d14:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  404d18:	bf04      	itt	eq
  404d1a:	009b      	lsleq	r3, r3, #2
  404d1c:	3002      	addeq	r0, #2
  404d1e:	2b00      	cmp	r3, #0
  404d20:	db02      	blt.n	404d28 <__hi0bits+0x34>
  404d22:	005b      	lsls	r3, r3, #1
  404d24:	d403      	bmi.n	404d2e <__hi0bits+0x3a>
  404d26:	2020      	movs	r0, #32
  404d28:	4770      	bx	lr
  404d2a:	2000      	movs	r0, #0
  404d2c:	e7e8      	b.n	404d00 <__hi0bits+0xc>
  404d2e:	3001      	adds	r0, #1
  404d30:	4770      	bx	lr
  404d32:	bf00      	nop

00404d34 <__lo0bits>:
  404d34:	6803      	ldr	r3, [r0, #0]
  404d36:	f013 0207 	ands.w	r2, r3, #7
  404d3a:	4601      	mov	r1, r0
  404d3c:	d007      	beq.n	404d4e <__lo0bits+0x1a>
  404d3e:	07da      	lsls	r2, r3, #31
  404d40:	d421      	bmi.n	404d86 <__lo0bits+0x52>
  404d42:	0798      	lsls	r0, r3, #30
  404d44:	d421      	bmi.n	404d8a <__lo0bits+0x56>
  404d46:	089b      	lsrs	r3, r3, #2
  404d48:	600b      	str	r3, [r1, #0]
  404d4a:	2002      	movs	r0, #2
  404d4c:	4770      	bx	lr
  404d4e:	b298      	uxth	r0, r3
  404d50:	b198      	cbz	r0, 404d7a <__lo0bits+0x46>
  404d52:	4610      	mov	r0, r2
  404d54:	f013 0fff 	tst.w	r3, #255	; 0xff
  404d58:	bf04      	itt	eq
  404d5a:	0a1b      	lsreq	r3, r3, #8
  404d5c:	3008      	addeq	r0, #8
  404d5e:	071a      	lsls	r2, r3, #28
  404d60:	bf04      	itt	eq
  404d62:	091b      	lsreq	r3, r3, #4
  404d64:	3004      	addeq	r0, #4
  404d66:	079a      	lsls	r2, r3, #30
  404d68:	bf04      	itt	eq
  404d6a:	089b      	lsreq	r3, r3, #2
  404d6c:	3002      	addeq	r0, #2
  404d6e:	07da      	lsls	r2, r3, #31
  404d70:	d407      	bmi.n	404d82 <__lo0bits+0x4e>
  404d72:	085b      	lsrs	r3, r3, #1
  404d74:	d104      	bne.n	404d80 <__lo0bits+0x4c>
  404d76:	2020      	movs	r0, #32
  404d78:	4770      	bx	lr
  404d7a:	0c1b      	lsrs	r3, r3, #16
  404d7c:	2010      	movs	r0, #16
  404d7e:	e7e9      	b.n	404d54 <__lo0bits+0x20>
  404d80:	3001      	adds	r0, #1
  404d82:	600b      	str	r3, [r1, #0]
  404d84:	4770      	bx	lr
  404d86:	2000      	movs	r0, #0
  404d88:	4770      	bx	lr
  404d8a:	085b      	lsrs	r3, r3, #1
  404d8c:	600b      	str	r3, [r1, #0]
  404d8e:	2001      	movs	r0, #1
  404d90:	4770      	bx	lr
  404d92:	bf00      	nop

00404d94 <__i2b>:
  404d94:	b510      	push	{r4, lr}
  404d96:	460c      	mov	r4, r1
  404d98:	2101      	movs	r1, #1
  404d9a:	f7ff ff3b 	bl	404c14 <_Balloc>
  404d9e:	2201      	movs	r2, #1
  404da0:	6144      	str	r4, [r0, #20]
  404da2:	6102      	str	r2, [r0, #16]
  404da4:	bd10      	pop	{r4, pc}
  404da6:	bf00      	nop

00404da8 <__multiply>:
  404da8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404dac:	690c      	ldr	r4, [r1, #16]
  404dae:	6915      	ldr	r5, [r2, #16]
  404db0:	42ac      	cmp	r4, r5
  404db2:	b083      	sub	sp, #12
  404db4:	468b      	mov	fp, r1
  404db6:	4616      	mov	r6, r2
  404db8:	da04      	bge.n	404dc4 <__multiply+0x1c>
  404dba:	4622      	mov	r2, r4
  404dbc:	46b3      	mov	fp, r6
  404dbe:	462c      	mov	r4, r5
  404dc0:	460e      	mov	r6, r1
  404dc2:	4615      	mov	r5, r2
  404dc4:	f8db 3008 	ldr.w	r3, [fp, #8]
  404dc8:	f8db 1004 	ldr.w	r1, [fp, #4]
  404dcc:	eb04 0805 	add.w	r8, r4, r5
  404dd0:	4598      	cmp	r8, r3
  404dd2:	bfc8      	it	gt
  404dd4:	3101      	addgt	r1, #1
  404dd6:	f7ff ff1d 	bl	404c14 <_Balloc>
  404dda:	f100 0914 	add.w	r9, r0, #20
  404dde:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  404de2:	45d1      	cmp	r9, sl
  404de4:	9000      	str	r0, [sp, #0]
  404de6:	d205      	bcs.n	404df4 <__multiply+0x4c>
  404de8:	464b      	mov	r3, r9
  404dea:	2100      	movs	r1, #0
  404dec:	f843 1b04 	str.w	r1, [r3], #4
  404df0:	459a      	cmp	sl, r3
  404df2:	d8fb      	bhi.n	404dec <__multiply+0x44>
  404df4:	f106 0c14 	add.w	ip, r6, #20
  404df8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  404dfc:	f10b 0b14 	add.w	fp, fp, #20
  404e00:	459c      	cmp	ip, r3
  404e02:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  404e06:	d24c      	bcs.n	404ea2 <__multiply+0xfa>
  404e08:	f8cd a004 	str.w	sl, [sp, #4]
  404e0c:	469a      	mov	sl, r3
  404e0e:	f8dc 5000 	ldr.w	r5, [ip]
  404e12:	b2af      	uxth	r7, r5
  404e14:	b1ef      	cbz	r7, 404e52 <__multiply+0xaa>
  404e16:	2100      	movs	r1, #0
  404e18:	464d      	mov	r5, r9
  404e1a:	465e      	mov	r6, fp
  404e1c:	460c      	mov	r4, r1
  404e1e:	f856 2b04 	ldr.w	r2, [r6], #4
  404e22:	6828      	ldr	r0, [r5, #0]
  404e24:	b293      	uxth	r3, r2
  404e26:	b281      	uxth	r1, r0
  404e28:	fb07 1303 	mla	r3, r7, r3, r1
  404e2c:	0c12      	lsrs	r2, r2, #16
  404e2e:	0c01      	lsrs	r1, r0, #16
  404e30:	4423      	add	r3, r4
  404e32:	fb07 1102 	mla	r1, r7, r2, r1
  404e36:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  404e3a:	b29b      	uxth	r3, r3
  404e3c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  404e40:	45b6      	cmp	lr, r6
  404e42:	f845 3b04 	str.w	r3, [r5], #4
  404e46:	ea4f 4411 	mov.w	r4, r1, lsr #16
  404e4a:	d8e8      	bhi.n	404e1e <__multiply+0x76>
  404e4c:	602c      	str	r4, [r5, #0]
  404e4e:	f8dc 5000 	ldr.w	r5, [ip]
  404e52:	0c2d      	lsrs	r5, r5, #16
  404e54:	d01d      	beq.n	404e92 <__multiply+0xea>
  404e56:	f8d9 3000 	ldr.w	r3, [r9]
  404e5a:	4648      	mov	r0, r9
  404e5c:	461c      	mov	r4, r3
  404e5e:	4659      	mov	r1, fp
  404e60:	2200      	movs	r2, #0
  404e62:	880e      	ldrh	r6, [r1, #0]
  404e64:	0c24      	lsrs	r4, r4, #16
  404e66:	fb05 4406 	mla	r4, r5, r6, r4
  404e6a:	4422      	add	r2, r4
  404e6c:	b29b      	uxth	r3, r3
  404e6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  404e72:	f840 3b04 	str.w	r3, [r0], #4
  404e76:	f851 3b04 	ldr.w	r3, [r1], #4
  404e7a:	6804      	ldr	r4, [r0, #0]
  404e7c:	0c1b      	lsrs	r3, r3, #16
  404e7e:	b2a6      	uxth	r6, r4
  404e80:	fb05 6303 	mla	r3, r5, r3, r6
  404e84:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  404e88:	458e      	cmp	lr, r1
  404e8a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  404e8e:	d8e8      	bhi.n	404e62 <__multiply+0xba>
  404e90:	6003      	str	r3, [r0, #0]
  404e92:	f10c 0c04 	add.w	ip, ip, #4
  404e96:	45e2      	cmp	sl, ip
  404e98:	f109 0904 	add.w	r9, r9, #4
  404e9c:	d8b7      	bhi.n	404e0e <__multiply+0x66>
  404e9e:	f8dd a004 	ldr.w	sl, [sp, #4]
  404ea2:	f1b8 0f00 	cmp.w	r8, #0
  404ea6:	dd0b      	ble.n	404ec0 <__multiply+0x118>
  404ea8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  404eac:	f1aa 0a04 	sub.w	sl, sl, #4
  404eb0:	b11b      	cbz	r3, 404eba <__multiply+0x112>
  404eb2:	e005      	b.n	404ec0 <__multiply+0x118>
  404eb4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  404eb8:	b913      	cbnz	r3, 404ec0 <__multiply+0x118>
  404eba:	f1b8 0801 	subs.w	r8, r8, #1
  404ebe:	d1f9      	bne.n	404eb4 <__multiply+0x10c>
  404ec0:	9800      	ldr	r0, [sp, #0]
  404ec2:	f8c0 8010 	str.w	r8, [r0, #16]
  404ec6:	b003      	add	sp, #12
  404ec8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00404ecc <__pow5mult>:
  404ecc:	f012 0303 	ands.w	r3, r2, #3
  404ed0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404ed4:	4614      	mov	r4, r2
  404ed6:	4607      	mov	r7, r0
  404ed8:	d12e      	bne.n	404f38 <__pow5mult+0x6c>
  404eda:	460d      	mov	r5, r1
  404edc:	10a4      	asrs	r4, r4, #2
  404ede:	d01c      	beq.n	404f1a <__pow5mult+0x4e>
  404ee0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  404ee2:	b396      	cbz	r6, 404f4a <__pow5mult+0x7e>
  404ee4:	07e3      	lsls	r3, r4, #31
  404ee6:	f04f 0800 	mov.w	r8, #0
  404eea:	d406      	bmi.n	404efa <__pow5mult+0x2e>
  404eec:	1064      	asrs	r4, r4, #1
  404eee:	d014      	beq.n	404f1a <__pow5mult+0x4e>
  404ef0:	6830      	ldr	r0, [r6, #0]
  404ef2:	b1a8      	cbz	r0, 404f20 <__pow5mult+0x54>
  404ef4:	4606      	mov	r6, r0
  404ef6:	07e3      	lsls	r3, r4, #31
  404ef8:	d5f8      	bpl.n	404eec <__pow5mult+0x20>
  404efa:	4632      	mov	r2, r6
  404efc:	4629      	mov	r1, r5
  404efe:	4638      	mov	r0, r7
  404f00:	f7ff ff52 	bl	404da8 <__multiply>
  404f04:	b1b5      	cbz	r5, 404f34 <__pow5mult+0x68>
  404f06:	686a      	ldr	r2, [r5, #4]
  404f08:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404f0a:	1064      	asrs	r4, r4, #1
  404f0c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404f10:	6029      	str	r1, [r5, #0]
  404f12:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  404f16:	4605      	mov	r5, r0
  404f18:	d1ea      	bne.n	404ef0 <__pow5mult+0x24>
  404f1a:	4628      	mov	r0, r5
  404f1c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  404f20:	4632      	mov	r2, r6
  404f22:	4631      	mov	r1, r6
  404f24:	4638      	mov	r0, r7
  404f26:	f7ff ff3f 	bl	404da8 <__multiply>
  404f2a:	6030      	str	r0, [r6, #0]
  404f2c:	f8c0 8000 	str.w	r8, [r0]
  404f30:	4606      	mov	r6, r0
  404f32:	e7e0      	b.n	404ef6 <__pow5mult+0x2a>
  404f34:	4605      	mov	r5, r0
  404f36:	e7d9      	b.n	404eec <__pow5mult+0x20>
  404f38:	1e5a      	subs	r2, r3, #1
  404f3a:	4d0b      	ldr	r5, [pc, #44]	; (404f68 <__pow5mult+0x9c>)
  404f3c:	2300      	movs	r3, #0
  404f3e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  404f42:	f7ff fe97 	bl	404c74 <__multadd>
  404f46:	4605      	mov	r5, r0
  404f48:	e7c8      	b.n	404edc <__pow5mult+0x10>
  404f4a:	2101      	movs	r1, #1
  404f4c:	4638      	mov	r0, r7
  404f4e:	f7ff fe61 	bl	404c14 <_Balloc>
  404f52:	f240 2171 	movw	r1, #625	; 0x271
  404f56:	2201      	movs	r2, #1
  404f58:	2300      	movs	r3, #0
  404f5a:	6141      	str	r1, [r0, #20]
  404f5c:	6102      	str	r2, [r0, #16]
  404f5e:	4606      	mov	r6, r0
  404f60:	64b8      	str	r0, [r7, #72]	; 0x48
  404f62:	6003      	str	r3, [r0, #0]
  404f64:	e7be      	b.n	404ee4 <__pow5mult+0x18>
  404f66:	bf00      	nop
  404f68:	004067a8 	.word	0x004067a8

00404f6c <__lshift>:
  404f6c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  404f70:	4691      	mov	r9, r2
  404f72:	690a      	ldr	r2, [r1, #16]
  404f74:	688b      	ldr	r3, [r1, #8]
  404f76:	ea4f 1469 	mov.w	r4, r9, asr #5
  404f7a:	eb04 0802 	add.w	r8, r4, r2
  404f7e:	f108 0501 	add.w	r5, r8, #1
  404f82:	429d      	cmp	r5, r3
  404f84:	460e      	mov	r6, r1
  404f86:	4607      	mov	r7, r0
  404f88:	6849      	ldr	r1, [r1, #4]
  404f8a:	dd04      	ble.n	404f96 <__lshift+0x2a>
  404f8c:	005b      	lsls	r3, r3, #1
  404f8e:	429d      	cmp	r5, r3
  404f90:	f101 0101 	add.w	r1, r1, #1
  404f94:	dcfa      	bgt.n	404f8c <__lshift+0x20>
  404f96:	4638      	mov	r0, r7
  404f98:	f7ff fe3c 	bl	404c14 <_Balloc>
  404f9c:	2c00      	cmp	r4, #0
  404f9e:	f100 0314 	add.w	r3, r0, #20
  404fa2:	dd06      	ble.n	404fb2 <__lshift+0x46>
  404fa4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  404fa8:	2100      	movs	r1, #0
  404faa:	f843 1b04 	str.w	r1, [r3], #4
  404fae:	429a      	cmp	r2, r3
  404fb0:	d1fb      	bne.n	404faa <__lshift+0x3e>
  404fb2:	6934      	ldr	r4, [r6, #16]
  404fb4:	f106 0114 	add.w	r1, r6, #20
  404fb8:	f019 091f 	ands.w	r9, r9, #31
  404fbc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  404fc0:	d01d      	beq.n	404ffe <__lshift+0x92>
  404fc2:	f1c9 0c20 	rsb	ip, r9, #32
  404fc6:	2200      	movs	r2, #0
  404fc8:	680c      	ldr	r4, [r1, #0]
  404fca:	fa04 f409 	lsl.w	r4, r4, r9
  404fce:	4314      	orrs	r4, r2
  404fd0:	f843 4b04 	str.w	r4, [r3], #4
  404fd4:	f851 2b04 	ldr.w	r2, [r1], #4
  404fd8:	458e      	cmp	lr, r1
  404fda:	fa22 f20c 	lsr.w	r2, r2, ip
  404fde:	d8f3      	bhi.n	404fc8 <__lshift+0x5c>
  404fe0:	601a      	str	r2, [r3, #0]
  404fe2:	b10a      	cbz	r2, 404fe8 <__lshift+0x7c>
  404fe4:	f108 0502 	add.w	r5, r8, #2
  404fe8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  404fea:	6872      	ldr	r2, [r6, #4]
  404fec:	3d01      	subs	r5, #1
  404fee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  404ff2:	6105      	str	r5, [r0, #16]
  404ff4:	6031      	str	r1, [r6, #0]
  404ff6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  404ffa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  404ffe:	3b04      	subs	r3, #4
  405000:	f851 2b04 	ldr.w	r2, [r1], #4
  405004:	f843 2f04 	str.w	r2, [r3, #4]!
  405008:	458e      	cmp	lr, r1
  40500a:	d8f9      	bhi.n	405000 <__lshift+0x94>
  40500c:	e7ec      	b.n	404fe8 <__lshift+0x7c>
  40500e:	bf00      	nop

00405010 <__mcmp>:
  405010:	b430      	push	{r4, r5}
  405012:	690b      	ldr	r3, [r1, #16]
  405014:	4605      	mov	r5, r0
  405016:	6900      	ldr	r0, [r0, #16]
  405018:	1ac0      	subs	r0, r0, r3
  40501a:	d10f      	bne.n	40503c <__mcmp+0x2c>
  40501c:	009b      	lsls	r3, r3, #2
  40501e:	3514      	adds	r5, #20
  405020:	3114      	adds	r1, #20
  405022:	4419      	add	r1, r3
  405024:	442b      	add	r3, r5
  405026:	e001      	b.n	40502c <__mcmp+0x1c>
  405028:	429d      	cmp	r5, r3
  40502a:	d207      	bcs.n	40503c <__mcmp+0x2c>
  40502c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  405030:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  405034:	4294      	cmp	r4, r2
  405036:	d0f7      	beq.n	405028 <__mcmp+0x18>
  405038:	d302      	bcc.n	405040 <__mcmp+0x30>
  40503a:	2001      	movs	r0, #1
  40503c:	bc30      	pop	{r4, r5}
  40503e:	4770      	bx	lr
  405040:	f04f 30ff 	mov.w	r0, #4294967295
  405044:	e7fa      	b.n	40503c <__mcmp+0x2c>
  405046:	bf00      	nop

00405048 <__mdiff>:
  405048:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40504c:	690f      	ldr	r7, [r1, #16]
  40504e:	460e      	mov	r6, r1
  405050:	6911      	ldr	r1, [r2, #16]
  405052:	1a7f      	subs	r7, r7, r1
  405054:	2f00      	cmp	r7, #0
  405056:	4690      	mov	r8, r2
  405058:	d117      	bne.n	40508a <__mdiff+0x42>
  40505a:	0089      	lsls	r1, r1, #2
  40505c:	f106 0514 	add.w	r5, r6, #20
  405060:	f102 0e14 	add.w	lr, r2, #20
  405064:	186b      	adds	r3, r5, r1
  405066:	4471      	add	r1, lr
  405068:	e001      	b.n	40506e <__mdiff+0x26>
  40506a:	429d      	cmp	r5, r3
  40506c:	d25c      	bcs.n	405128 <__mdiff+0xe0>
  40506e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  405072:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  405076:	42a2      	cmp	r2, r4
  405078:	d0f7      	beq.n	40506a <__mdiff+0x22>
  40507a:	d25e      	bcs.n	40513a <__mdiff+0xf2>
  40507c:	4633      	mov	r3, r6
  40507e:	462c      	mov	r4, r5
  405080:	4646      	mov	r6, r8
  405082:	4675      	mov	r5, lr
  405084:	4698      	mov	r8, r3
  405086:	2701      	movs	r7, #1
  405088:	e005      	b.n	405096 <__mdiff+0x4e>
  40508a:	db58      	blt.n	40513e <__mdiff+0xf6>
  40508c:	f106 0514 	add.w	r5, r6, #20
  405090:	f108 0414 	add.w	r4, r8, #20
  405094:	2700      	movs	r7, #0
  405096:	6871      	ldr	r1, [r6, #4]
  405098:	f7ff fdbc 	bl	404c14 <_Balloc>
  40509c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4050a0:	6936      	ldr	r6, [r6, #16]
  4050a2:	60c7      	str	r7, [r0, #12]
  4050a4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4050a8:	46a6      	mov	lr, r4
  4050aa:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4050ae:	f100 0414 	add.w	r4, r0, #20
  4050b2:	2300      	movs	r3, #0
  4050b4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4050b8:	f855 8b04 	ldr.w	r8, [r5], #4
  4050bc:	b28a      	uxth	r2, r1
  4050be:	fa13 f388 	uxtah	r3, r3, r8
  4050c2:	0c09      	lsrs	r1, r1, #16
  4050c4:	1a9a      	subs	r2, r3, r2
  4050c6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4050ca:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4050ce:	b292      	uxth	r2, r2
  4050d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4050d4:	45f4      	cmp	ip, lr
  4050d6:	f844 2b04 	str.w	r2, [r4], #4
  4050da:	ea4f 4323 	mov.w	r3, r3, asr #16
  4050de:	d8e9      	bhi.n	4050b4 <__mdiff+0x6c>
  4050e0:	42af      	cmp	r7, r5
  4050e2:	d917      	bls.n	405114 <__mdiff+0xcc>
  4050e4:	46a4      	mov	ip, r4
  4050e6:	46ae      	mov	lr, r5
  4050e8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4050ec:	fa13 f382 	uxtah	r3, r3, r2
  4050f0:	1419      	asrs	r1, r3, #16
  4050f2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4050f6:	b29b      	uxth	r3, r3
  4050f8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4050fc:	4577      	cmp	r7, lr
  4050fe:	f84c 2b04 	str.w	r2, [ip], #4
  405102:	ea4f 4321 	mov.w	r3, r1, asr #16
  405106:	d8ef      	bhi.n	4050e8 <__mdiff+0xa0>
  405108:	43ed      	mvns	r5, r5
  40510a:	442f      	add	r7, r5
  40510c:	f027 0703 	bic.w	r7, r7, #3
  405110:	3704      	adds	r7, #4
  405112:	443c      	add	r4, r7
  405114:	3c04      	subs	r4, #4
  405116:	b922      	cbnz	r2, 405122 <__mdiff+0xda>
  405118:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40511c:	3e01      	subs	r6, #1
  40511e:	2b00      	cmp	r3, #0
  405120:	d0fa      	beq.n	405118 <__mdiff+0xd0>
  405122:	6106      	str	r6, [r0, #16]
  405124:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405128:	2100      	movs	r1, #0
  40512a:	f7ff fd73 	bl	404c14 <_Balloc>
  40512e:	2201      	movs	r2, #1
  405130:	2300      	movs	r3, #0
  405132:	6102      	str	r2, [r0, #16]
  405134:	6143      	str	r3, [r0, #20]
  405136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40513a:	4674      	mov	r4, lr
  40513c:	e7ab      	b.n	405096 <__mdiff+0x4e>
  40513e:	4633      	mov	r3, r6
  405140:	f106 0414 	add.w	r4, r6, #20
  405144:	f102 0514 	add.w	r5, r2, #20
  405148:	4616      	mov	r6, r2
  40514a:	2701      	movs	r7, #1
  40514c:	4698      	mov	r8, r3
  40514e:	e7a2      	b.n	405096 <__mdiff+0x4e>

00405150 <__d2b>:
  405150:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405154:	b082      	sub	sp, #8
  405156:	2101      	movs	r1, #1
  405158:	461c      	mov	r4, r3
  40515a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40515e:	4615      	mov	r5, r2
  405160:	9e08      	ldr	r6, [sp, #32]
  405162:	f7ff fd57 	bl	404c14 <_Balloc>
  405166:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40516a:	4680      	mov	r8, r0
  40516c:	b10f      	cbz	r7, 405172 <__d2b+0x22>
  40516e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  405172:	9401      	str	r4, [sp, #4]
  405174:	b31d      	cbz	r5, 4051be <__d2b+0x6e>
  405176:	a802      	add	r0, sp, #8
  405178:	f840 5d08 	str.w	r5, [r0, #-8]!
  40517c:	f7ff fdda 	bl	404d34 <__lo0bits>
  405180:	2800      	cmp	r0, #0
  405182:	d134      	bne.n	4051ee <__d2b+0x9e>
  405184:	e89d 000c 	ldmia.w	sp, {r2, r3}
  405188:	f8c8 2014 	str.w	r2, [r8, #20]
  40518c:	2b00      	cmp	r3, #0
  40518e:	bf0c      	ite	eq
  405190:	2101      	moveq	r1, #1
  405192:	2102      	movne	r1, #2
  405194:	f8c8 3018 	str.w	r3, [r8, #24]
  405198:	f8c8 1010 	str.w	r1, [r8, #16]
  40519c:	b9df      	cbnz	r7, 4051d6 <__d2b+0x86>
  40519e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4051a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4051a6:	6030      	str	r0, [r6, #0]
  4051a8:	6918      	ldr	r0, [r3, #16]
  4051aa:	f7ff fda3 	bl	404cf4 <__hi0bits>
  4051ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4051b0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4051b4:	6018      	str	r0, [r3, #0]
  4051b6:	4640      	mov	r0, r8
  4051b8:	b002      	add	sp, #8
  4051ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051be:	a801      	add	r0, sp, #4
  4051c0:	f7ff fdb8 	bl	404d34 <__lo0bits>
  4051c4:	9b01      	ldr	r3, [sp, #4]
  4051c6:	f8c8 3014 	str.w	r3, [r8, #20]
  4051ca:	2101      	movs	r1, #1
  4051cc:	3020      	adds	r0, #32
  4051ce:	f8c8 1010 	str.w	r1, [r8, #16]
  4051d2:	2f00      	cmp	r7, #0
  4051d4:	d0e3      	beq.n	40519e <__d2b+0x4e>
  4051d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4051d8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4051dc:	4407      	add	r7, r0
  4051de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4051e2:	6037      	str	r7, [r6, #0]
  4051e4:	6018      	str	r0, [r3, #0]
  4051e6:	4640      	mov	r0, r8
  4051e8:	b002      	add	sp, #8
  4051ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4051ee:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4051f2:	f1c0 0220 	rsb	r2, r0, #32
  4051f6:	fa03 f202 	lsl.w	r2, r3, r2
  4051fa:	430a      	orrs	r2, r1
  4051fc:	40c3      	lsrs	r3, r0
  4051fe:	9301      	str	r3, [sp, #4]
  405200:	f8c8 2014 	str.w	r2, [r8, #20]
  405204:	e7c2      	b.n	40518c <__d2b+0x3c>
  405206:	bf00      	nop

00405208 <_realloc_r>:
  405208:	2900      	cmp	r1, #0
  40520a:	f000 8095 	beq.w	405338 <_realloc_r+0x130>
  40520e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405212:	460d      	mov	r5, r1
  405214:	4616      	mov	r6, r2
  405216:	b083      	sub	sp, #12
  405218:	4680      	mov	r8, r0
  40521a:	f106 070b 	add.w	r7, r6, #11
  40521e:	f7ff fced 	bl	404bfc <__malloc_lock>
  405222:	f855 ec04 	ldr.w	lr, [r5, #-4]
  405226:	2f16      	cmp	r7, #22
  405228:	f02e 0403 	bic.w	r4, lr, #3
  40522c:	f1a5 0908 	sub.w	r9, r5, #8
  405230:	d83c      	bhi.n	4052ac <_realloc_r+0xa4>
  405232:	2210      	movs	r2, #16
  405234:	4617      	mov	r7, r2
  405236:	42be      	cmp	r6, r7
  405238:	d83d      	bhi.n	4052b6 <_realloc_r+0xae>
  40523a:	4294      	cmp	r4, r2
  40523c:	da43      	bge.n	4052c6 <_realloc_r+0xbe>
  40523e:	4bc4      	ldr	r3, [pc, #784]	; (405550 <_realloc_r+0x348>)
  405240:	6899      	ldr	r1, [r3, #8]
  405242:	eb09 0004 	add.w	r0, r9, r4
  405246:	4288      	cmp	r0, r1
  405248:	f000 80b4 	beq.w	4053b4 <_realloc_r+0x1ac>
  40524c:	6843      	ldr	r3, [r0, #4]
  40524e:	f023 0101 	bic.w	r1, r3, #1
  405252:	4401      	add	r1, r0
  405254:	6849      	ldr	r1, [r1, #4]
  405256:	07c9      	lsls	r1, r1, #31
  405258:	d54c      	bpl.n	4052f4 <_realloc_r+0xec>
  40525a:	f01e 0f01 	tst.w	lr, #1
  40525e:	f000 809b 	beq.w	405398 <_realloc_r+0x190>
  405262:	4631      	mov	r1, r6
  405264:	4640      	mov	r0, r8
  405266:	f7ff f8b1 	bl	4043cc <_malloc_r>
  40526a:	4606      	mov	r6, r0
  40526c:	2800      	cmp	r0, #0
  40526e:	d03a      	beq.n	4052e6 <_realloc_r+0xde>
  405270:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405274:	f023 0301 	bic.w	r3, r3, #1
  405278:	444b      	add	r3, r9
  40527a:	f1a0 0208 	sub.w	r2, r0, #8
  40527e:	429a      	cmp	r2, r3
  405280:	f000 8121 	beq.w	4054c6 <_realloc_r+0x2be>
  405284:	1f22      	subs	r2, r4, #4
  405286:	2a24      	cmp	r2, #36	; 0x24
  405288:	f200 8107 	bhi.w	40549a <_realloc_r+0x292>
  40528c:	2a13      	cmp	r2, #19
  40528e:	f200 80db 	bhi.w	405448 <_realloc_r+0x240>
  405292:	4603      	mov	r3, r0
  405294:	462a      	mov	r2, r5
  405296:	6811      	ldr	r1, [r2, #0]
  405298:	6019      	str	r1, [r3, #0]
  40529a:	6851      	ldr	r1, [r2, #4]
  40529c:	6059      	str	r1, [r3, #4]
  40529e:	6892      	ldr	r2, [r2, #8]
  4052a0:	609a      	str	r2, [r3, #8]
  4052a2:	4629      	mov	r1, r5
  4052a4:	4640      	mov	r0, r8
  4052a6:	f7fe fd73 	bl	403d90 <_free_r>
  4052aa:	e01c      	b.n	4052e6 <_realloc_r+0xde>
  4052ac:	f027 0707 	bic.w	r7, r7, #7
  4052b0:	2f00      	cmp	r7, #0
  4052b2:	463a      	mov	r2, r7
  4052b4:	dabf      	bge.n	405236 <_realloc_r+0x2e>
  4052b6:	2600      	movs	r6, #0
  4052b8:	230c      	movs	r3, #12
  4052ba:	4630      	mov	r0, r6
  4052bc:	f8c8 3000 	str.w	r3, [r8]
  4052c0:	b003      	add	sp, #12
  4052c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052c6:	462e      	mov	r6, r5
  4052c8:	1be3      	subs	r3, r4, r7
  4052ca:	2b0f      	cmp	r3, #15
  4052cc:	d81e      	bhi.n	40530c <_realloc_r+0x104>
  4052ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4052d2:	f003 0301 	and.w	r3, r3, #1
  4052d6:	4323      	orrs	r3, r4
  4052d8:	444c      	add	r4, r9
  4052da:	f8c9 3004 	str.w	r3, [r9, #4]
  4052de:	6863      	ldr	r3, [r4, #4]
  4052e0:	f043 0301 	orr.w	r3, r3, #1
  4052e4:	6063      	str	r3, [r4, #4]
  4052e6:	4640      	mov	r0, r8
  4052e8:	f7ff fc8e 	bl	404c08 <__malloc_unlock>
  4052ec:	4630      	mov	r0, r6
  4052ee:	b003      	add	sp, #12
  4052f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052f4:	f023 0303 	bic.w	r3, r3, #3
  4052f8:	18e1      	adds	r1, r4, r3
  4052fa:	4291      	cmp	r1, r2
  4052fc:	db1f      	blt.n	40533e <_realloc_r+0x136>
  4052fe:	68c3      	ldr	r3, [r0, #12]
  405300:	6882      	ldr	r2, [r0, #8]
  405302:	462e      	mov	r6, r5
  405304:	60d3      	str	r3, [r2, #12]
  405306:	460c      	mov	r4, r1
  405308:	609a      	str	r2, [r3, #8]
  40530a:	e7dd      	b.n	4052c8 <_realloc_r+0xc0>
  40530c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  405310:	eb09 0107 	add.w	r1, r9, r7
  405314:	f002 0201 	and.w	r2, r2, #1
  405318:	444c      	add	r4, r9
  40531a:	f043 0301 	orr.w	r3, r3, #1
  40531e:	4317      	orrs	r7, r2
  405320:	f8c9 7004 	str.w	r7, [r9, #4]
  405324:	604b      	str	r3, [r1, #4]
  405326:	6863      	ldr	r3, [r4, #4]
  405328:	f043 0301 	orr.w	r3, r3, #1
  40532c:	3108      	adds	r1, #8
  40532e:	6063      	str	r3, [r4, #4]
  405330:	4640      	mov	r0, r8
  405332:	f7fe fd2d 	bl	403d90 <_free_r>
  405336:	e7d6      	b.n	4052e6 <_realloc_r+0xde>
  405338:	4611      	mov	r1, r2
  40533a:	f7ff b847 	b.w	4043cc <_malloc_r>
  40533e:	f01e 0f01 	tst.w	lr, #1
  405342:	d18e      	bne.n	405262 <_realloc_r+0x5a>
  405344:	f855 1c08 	ldr.w	r1, [r5, #-8]
  405348:	eba9 0a01 	sub.w	sl, r9, r1
  40534c:	f8da 1004 	ldr.w	r1, [sl, #4]
  405350:	f021 0103 	bic.w	r1, r1, #3
  405354:	440b      	add	r3, r1
  405356:	4423      	add	r3, r4
  405358:	4293      	cmp	r3, r2
  40535a:	db25      	blt.n	4053a8 <_realloc_r+0x1a0>
  40535c:	68c2      	ldr	r2, [r0, #12]
  40535e:	6881      	ldr	r1, [r0, #8]
  405360:	4656      	mov	r6, sl
  405362:	60ca      	str	r2, [r1, #12]
  405364:	6091      	str	r1, [r2, #8]
  405366:	f8da 100c 	ldr.w	r1, [sl, #12]
  40536a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40536e:	1f22      	subs	r2, r4, #4
  405370:	2a24      	cmp	r2, #36	; 0x24
  405372:	60c1      	str	r1, [r0, #12]
  405374:	6088      	str	r0, [r1, #8]
  405376:	f200 8094 	bhi.w	4054a2 <_realloc_r+0x29a>
  40537a:	2a13      	cmp	r2, #19
  40537c:	d96f      	bls.n	40545e <_realloc_r+0x256>
  40537e:	6829      	ldr	r1, [r5, #0]
  405380:	f8ca 1008 	str.w	r1, [sl, #8]
  405384:	6869      	ldr	r1, [r5, #4]
  405386:	f8ca 100c 	str.w	r1, [sl, #12]
  40538a:	2a1b      	cmp	r2, #27
  40538c:	f200 80a2 	bhi.w	4054d4 <_realloc_r+0x2cc>
  405390:	3508      	adds	r5, #8
  405392:	f10a 0210 	add.w	r2, sl, #16
  405396:	e063      	b.n	405460 <_realloc_r+0x258>
  405398:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40539c:	eba9 0a03 	sub.w	sl, r9, r3
  4053a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4053a4:	f021 0103 	bic.w	r1, r1, #3
  4053a8:	1863      	adds	r3, r4, r1
  4053aa:	4293      	cmp	r3, r2
  4053ac:	f6ff af59 	blt.w	405262 <_realloc_r+0x5a>
  4053b0:	4656      	mov	r6, sl
  4053b2:	e7d8      	b.n	405366 <_realloc_r+0x15e>
  4053b4:	6841      	ldr	r1, [r0, #4]
  4053b6:	f021 0b03 	bic.w	fp, r1, #3
  4053ba:	44a3      	add	fp, r4
  4053bc:	f107 0010 	add.w	r0, r7, #16
  4053c0:	4583      	cmp	fp, r0
  4053c2:	da56      	bge.n	405472 <_realloc_r+0x26a>
  4053c4:	f01e 0f01 	tst.w	lr, #1
  4053c8:	f47f af4b 	bne.w	405262 <_realloc_r+0x5a>
  4053cc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4053d0:	eba9 0a01 	sub.w	sl, r9, r1
  4053d4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4053d8:	f021 0103 	bic.w	r1, r1, #3
  4053dc:	448b      	add	fp, r1
  4053de:	4558      	cmp	r0, fp
  4053e0:	dce2      	bgt.n	4053a8 <_realloc_r+0x1a0>
  4053e2:	4656      	mov	r6, sl
  4053e4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4053e8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4053ec:	1f22      	subs	r2, r4, #4
  4053ee:	2a24      	cmp	r2, #36	; 0x24
  4053f0:	60c1      	str	r1, [r0, #12]
  4053f2:	6088      	str	r0, [r1, #8]
  4053f4:	f200 808f 	bhi.w	405516 <_realloc_r+0x30e>
  4053f8:	2a13      	cmp	r2, #19
  4053fa:	f240 808a 	bls.w	405512 <_realloc_r+0x30a>
  4053fe:	6829      	ldr	r1, [r5, #0]
  405400:	f8ca 1008 	str.w	r1, [sl, #8]
  405404:	6869      	ldr	r1, [r5, #4]
  405406:	f8ca 100c 	str.w	r1, [sl, #12]
  40540a:	2a1b      	cmp	r2, #27
  40540c:	f200 808a 	bhi.w	405524 <_realloc_r+0x31c>
  405410:	3508      	adds	r5, #8
  405412:	f10a 0210 	add.w	r2, sl, #16
  405416:	6829      	ldr	r1, [r5, #0]
  405418:	6011      	str	r1, [r2, #0]
  40541a:	6869      	ldr	r1, [r5, #4]
  40541c:	6051      	str	r1, [r2, #4]
  40541e:	68a9      	ldr	r1, [r5, #8]
  405420:	6091      	str	r1, [r2, #8]
  405422:	eb0a 0107 	add.w	r1, sl, r7
  405426:	ebab 0207 	sub.w	r2, fp, r7
  40542a:	f042 0201 	orr.w	r2, r2, #1
  40542e:	6099      	str	r1, [r3, #8]
  405430:	604a      	str	r2, [r1, #4]
  405432:	f8da 3004 	ldr.w	r3, [sl, #4]
  405436:	f003 0301 	and.w	r3, r3, #1
  40543a:	431f      	orrs	r7, r3
  40543c:	4640      	mov	r0, r8
  40543e:	f8ca 7004 	str.w	r7, [sl, #4]
  405442:	f7ff fbe1 	bl	404c08 <__malloc_unlock>
  405446:	e751      	b.n	4052ec <_realloc_r+0xe4>
  405448:	682b      	ldr	r3, [r5, #0]
  40544a:	6003      	str	r3, [r0, #0]
  40544c:	686b      	ldr	r3, [r5, #4]
  40544e:	6043      	str	r3, [r0, #4]
  405450:	2a1b      	cmp	r2, #27
  405452:	d82d      	bhi.n	4054b0 <_realloc_r+0x2a8>
  405454:	f100 0308 	add.w	r3, r0, #8
  405458:	f105 0208 	add.w	r2, r5, #8
  40545c:	e71b      	b.n	405296 <_realloc_r+0x8e>
  40545e:	4632      	mov	r2, r6
  405460:	6829      	ldr	r1, [r5, #0]
  405462:	6011      	str	r1, [r2, #0]
  405464:	6869      	ldr	r1, [r5, #4]
  405466:	6051      	str	r1, [r2, #4]
  405468:	68a9      	ldr	r1, [r5, #8]
  40546a:	6091      	str	r1, [r2, #8]
  40546c:	461c      	mov	r4, r3
  40546e:	46d1      	mov	r9, sl
  405470:	e72a      	b.n	4052c8 <_realloc_r+0xc0>
  405472:	eb09 0107 	add.w	r1, r9, r7
  405476:	ebab 0b07 	sub.w	fp, fp, r7
  40547a:	f04b 0201 	orr.w	r2, fp, #1
  40547e:	6099      	str	r1, [r3, #8]
  405480:	604a      	str	r2, [r1, #4]
  405482:	f855 3c04 	ldr.w	r3, [r5, #-4]
  405486:	f003 0301 	and.w	r3, r3, #1
  40548a:	431f      	orrs	r7, r3
  40548c:	4640      	mov	r0, r8
  40548e:	f845 7c04 	str.w	r7, [r5, #-4]
  405492:	f7ff fbb9 	bl	404c08 <__malloc_unlock>
  405496:	462e      	mov	r6, r5
  405498:	e728      	b.n	4052ec <_realloc_r+0xe4>
  40549a:	4629      	mov	r1, r5
  40549c:	f7ff fb4a 	bl	404b34 <memmove>
  4054a0:	e6ff      	b.n	4052a2 <_realloc_r+0x9a>
  4054a2:	4629      	mov	r1, r5
  4054a4:	4630      	mov	r0, r6
  4054a6:	461c      	mov	r4, r3
  4054a8:	46d1      	mov	r9, sl
  4054aa:	f7ff fb43 	bl	404b34 <memmove>
  4054ae:	e70b      	b.n	4052c8 <_realloc_r+0xc0>
  4054b0:	68ab      	ldr	r3, [r5, #8]
  4054b2:	6083      	str	r3, [r0, #8]
  4054b4:	68eb      	ldr	r3, [r5, #12]
  4054b6:	60c3      	str	r3, [r0, #12]
  4054b8:	2a24      	cmp	r2, #36	; 0x24
  4054ba:	d017      	beq.n	4054ec <_realloc_r+0x2e4>
  4054bc:	f100 0310 	add.w	r3, r0, #16
  4054c0:	f105 0210 	add.w	r2, r5, #16
  4054c4:	e6e7      	b.n	405296 <_realloc_r+0x8e>
  4054c6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4054ca:	f023 0303 	bic.w	r3, r3, #3
  4054ce:	441c      	add	r4, r3
  4054d0:	462e      	mov	r6, r5
  4054d2:	e6f9      	b.n	4052c8 <_realloc_r+0xc0>
  4054d4:	68a9      	ldr	r1, [r5, #8]
  4054d6:	f8ca 1010 	str.w	r1, [sl, #16]
  4054da:	68e9      	ldr	r1, [r5, #12]
  4054dc:	f8ca 1014 	str.w	r1, [sl, #20]
  4054e0:	2a24      	cmp	r2, #36	; 0x24
  4054e2:	d00c      	beq.n	4054fe <_realloc_r+0x2f6>
  4054e4:	3510      	adds	r5, #16
  4054e6:	f10a 0218 	add.w	r2, sl, #24
  4054ea:	e7b9      	b.n	405460 <_realloc_r+0x258>
  4054ec:	692b      	ldr	r3, [r5, #16]
  4054ee:	6103      	str	r3, [r0, #16]
  4054f0:	696b      	ldr	r3, [r5, #20]
  4054f2:	6143      	str	r3, [r0, #20]
  4054f4:	f105 0218 	add.w	r2, r5, #24
  4054f8:	f100 0318 	add.w	r3, r0, #24
  4054fc:	e6cb      	b.n	405296 <_realloc_r+0x8e>
  4054fe:	692a      	ldr	r2, [r5, #16]
  405500:	f8ca 2018 	str.w	r2, [sl, #24]
  405504:	696a      	ldr	r2, [r5, #20]
  405506:	f8ca 201c 	str.w	r2, [sl, #28]
  40550a:	3518      	adds	r5, #24
  40550c:	f10a 0220 	add.w	r2, sl, #32
  405510:	e7a6      	b.n	405460 <_realloc_r+0x258>
  405512:	4632      	mov	r2, r6
  405514:	e77f      	b.n	405416 <_realloc_r+0x20e>
  405516:	4629      	mov	r1, r5
  405518:	4630      	mov	r0, r6
  40551a:	9301      	str	r3, [sp, #4]
  40551c:	f7ff fb0a 	bl	404b34 <memmove>
  405520:	9b01      	ldr	r3, [sp, #4]
  405522:	e77e      	b.n	405422 <_realloc_r+0x21a>
  405524:	68a9      	ldr	r1, [r5, #8]
  405526:	f8ca 1010 	str.w	r1, [sl, #16]
  40552a:	68e9      	ldr	r1, [r5, #12]
  40552c:	f8ca 1014 	str.w	r1, [sl, #20]
  405530:	2a24      	cmp	r2, #36	; 0x24
  405532:	d003      	beq.n	40553c <_realloc_r+0x334>
  405534:	3510      	adds	r5, #16
  405536:	f10a 0218 	add.w	r2, sl, #24
  40553a:	e76c      	b.n	405416 <_realloc_r+0x20e>
  40553c:	692a      	ldr	r2, [r5, #16]
  40553e:	f8ca 2018 	str.w	r2, [sl, #24]
  405542:	696a      	ldr	r2, [r5, #20]
  405544:	f8ca 201c 	str.w	r2, [sl, #28]
  405548:	3518      	adds	r5, #24
  40554a:	f10a 0220 	add.w	r2, sl, #32
  40554e:	e762      	b.n	405416 <_realloc_r+0x20e>
  405550:	200005c0 	.word	0x200005c0

00405554 <_sbrk_r>:
  405554:	b538      	push	{r3, r4, r5, lr}
  405556:	4c07      	ldr	r4, [pc, #28]	; (405574 <_sbrk_r+0x20>)
  405558:	2300      	movs	r3, #0
  40555a:	4605      	mov	r5, r0
  40555c:	4608      	mov	r0, r1
  40555e:	6023      	str	r3, [r4, #0]
  405560:	f7fb fb8c 	bl	400c7c <_sbrk>
  405564:	1c43      	adds	r3, r0, #1
  405566:	d000      	beq.n	40556a <_sbrk_r+0x16>
  405568:	bd38      	pop	{r3, r4, r5, pc}
  40556a:	6823      	ldr	r3, [r4, #0]
  40556c:	2b00      	cmp	r3, #0
  40556e:	d0fb      	beq.n	405568 <_sbrk_r+0x14>
  405570:	602b      	str	r3, [r5, #0]
  405572:	bd38      	pop	{r3, r4, r5, pc}
  405574:	20000acc 	.word	0x20000acc

00405578 <__sread>:
  405578:	b510      	push	{r4, lr}
  40557a:	460c      	mov	r4, r1
  40557c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  405580:	f000 fa22 	bl	4059c8 <_read_r>
  405584:	2800      	cmp	r0, #0
  405586:	db03      	blt.n	405590 <__sread+0x18>
  405588:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40558a:	4403      	add	r3, r0
  40558c:	6523      	str	r3, [r4, #80]	; 0x50
  40558e:	bd10      	pop	{r4, pc}
  405590:	89a3      	ldrh	r3, [r4, #12]
  405592:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  405596:	81a3      	strh	r3, [r4, #12]
  405598:	bd10      	pop	{r4, pc}
  40559a:	bf00      	nop

0040559c <__swrite>:
  40559c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4055a0:	4616      	mov	r6, r2
  4055a2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4055a6:	461f      	mov	r7, r3
  4055a8:	05d3      	lsls	r3, r2, #23
  4055aa:	460c      	mov	r4, r1
  4055ac:	4605      	mov	r5, r0
  4055ae:	d507      	bpl.n	4055c0 <__swrite+0x24>
  4055b0:	2200      	movs	r2, #0
  4055b2:	2302      	movs	r3, #2
  4055b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4055b8:	f000 f9f0 	bl	40599c <_lseek_r>
  4055bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4055c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4055c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4055c8:	81a2      	strh	r2, [r4, #12]
  4055ca:	463b      	mov	r3, r7
  4055cc:	4632      	mov	r2, r6
  4055ce:	4628      	mov	r0, r5
  4055d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4055d4:	f000 b8a0 	b.w	405718 <_write_r>

004055d8 <__sseek>:
  4055d8:	b510      	push	{r4, lr}
  4055da:	460c      	mov	r4, r1
  4055dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4055e0:	f000 f9dc 	bl	40599c <_lseek_r>
  4055e4:	89a3      	ldrh	r3, [r4, #12]
  4055e6:	1c42      	adds	r2, r0, #1
  4055e8:	bf0e      	itee	eq
  4055ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4055ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4055f2:	6520      	strne	r0, [r4, #80]	; 0x50
  4055f4:	81a3      	strh	r3, [r4, #12]
  4055f6:	bd10      	pop	{r4, pc}

004055f8 <__sclose>:
  4055f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4055fc:	f000 b934 	b.w	405868 <_close_r>

00405600 <__ssprint_r>:
  405600:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405604:	6893      	ldr	r3, [r2, #8]
  405606:	b083      	sub	sp, #12
  405608:	4690      	mov	r8, r2
  40560a:	2b00      	cmp	r3, #0
  40560c:	d070      	beq.n	4056f0 <__ssprint_r+0xf0>
  40560e:	4682      	mov	sl, r0
  405610:	460c      	mov	r4, r1
  405612:	6817      	ldr	r7, [r2, #0]
  405614:	688d      	ldr	r5, [r1, #8]
  405616:	6808      	ldr	r0, [r1, #0]
  405618:	e042      	b.n	4056a0 <__ssprint_r+0xa0>
  40561a:	89a3      	ldrh	r3, [r4, #12]
  40561c:	f413 6f90 	tst.w	r3, #1152	; 0x480
  405620:	d02e      	beq.n	405680 <__ssprint_r+0x80>
  405622:	6965      	ldr	r5, [r4, #20]
  405624:	6921      	ldr	r1, [r4, #16]
  405626:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40562a:	eba0 0b01 	sub.w	fp, r0, r1
  40562e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  405632:	f10b 0001 	add.w	r0, fp, #1
  405636:	106d      	asrs	r5, r5, #1
  405638:	4430      	add	r0, r6
  40563a:	42a8      	cmp	r0, r5
  40563c:	462a      	mov	r2, r5
  40563e:	bf84      	itt	hi
  405640:	4605      	movhi	r5, r0
  405642:	462a      	movhi	r2, r5
  405644:	055b      	lsls	r3, r3, #21
  405646:	d538      	bpl.n	4056ba <__ssprint_r+0xba>
  405648:	4611      	mov	r1, r2
  40564a:	4650      	mov	r0, sl
  40564c:	f7fe febe 	bl	4043cc <_malloc_r>
  405650:	2800      	cmp	r0, #0
  405652:	d03c      	beq.n	4056ce <__ssprint_r+0xce>
  405654:	465a      	mov	r2, fp
  405656:	6921      	ldr	r1, [r4, #16]
  405658:	9001      	str	r0, [sp, #4]
  40565a:	f7ff f9d1 	bl	404a00 <memcpy>
  40565e:	89a2      	ldrh	r2, [r4, #12]
  405660:	9b01      	ldr	r3, [sp, #4]
  405662:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  405666:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40566a:	81a2      	strh	r2, [r4, #12]
  40566c:	eba5 020b 	sub.w	r2, r5, fp
  405670:	eb03 000b 	add.w	r0, r3, fp
  405674:	6165      	str	r5, [r4, #20]
  405676:	6123      	str	r3, [r4, #16]
  405678:	6020      	str	r0, [r4, #0]
  40567a:	60a2      	str	r2, [r4, #8]
  40567c:	4635      	mov	r5, r6
  40567e:	46b3      	mov	fp, r6
  405680:	465a      	mov	r2, fp
  405682:	4649      	mov	r1, r9
  405684:	f7ff fa56 	bl	404b34 <memmove>
  405688:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40568c:	68a2      	ldr	r2, [r4, #8]
  40568e:	6820      	ldr	r0, [r4, #0]
  405690:	1b55      	subs	r5, r2, r5
  405692:	4458      	add	r0, fp
  405694:	1b9e      	subs	r6, r3, r6
  405696:	60a5      	str	r5, [r4, #8]
  405698:	6020      	str	r0, [r4, #0]
  40569a:	f8c8 6008 	str.w	r6, [r8, #8]
  40569e:	b33e      	cbz	r6, 4056f0 <__ssprint_r+0xf0>
  4056a0:	687e      	ldr	r6, [r7, #4]
  4056a2:	463b      	mov	r3, r7
  4056a4:	3708      	adds	r7, #8
  4056a6:	2e00      	cmp	r6, #0
  4056a8:	d0fa      	beq.n	4056a0 <__ssprint_r+0xa0>
  4056aa:	42ae      	cmp	r6, r5
  4056ac:	f8d3 9000 	ldr.w	r9, [r3]
  4056b0:	46ab      	mov	fp, r5
  4056b2:	d2b2      	bcs.n	40561a <__ssprint_r+0x1a>
  4056b4:	4635      	mov	r5, r6
  4056b6:	46b3      	mov	fp, r6
  4056b8:	e7e2      	b.n	405680 <__ssprint_r+0x80>
  4056ba:	4650      	mov	r0, sl
  4056bc:	f7ff fda4 	bl	405208 <_realloc_r>
  4056c0:	4603      	mov	r3, r0
  4056c2:	2800      	cmp	r0, #0
  4056c4:	d1d2      	bne.n	40566c <__ssprint_r+0x6c>
  4056c6:	6921      	ldr	r1, [r4, #16]
  4056c8:	4650      	mov	r0, sl
  4056ca:	f7fe fb61 	bl	403d90 <_free_r>
  4056ce:	230c      	movs	r3, #12
  4056d0:	f8ca 3000 	str.w	r3, [sl]
  4056d4:	89a3      	ldrh	r3, [r4, #12]
  4056d6:	2200      	movs	r2, #0
  4056d8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4056dc:	f04f 30ff 	mov.w	r0, #4294967295
  4056e0:	81a3      	strh	r3, [r4, #12]
  4056e2:	f8c8 2008 	str.w	r2, [r8, #8]
  4056e6:	f8c8 2004 	str.w	r2, [r8, #4]
  4056ea:	b003      	add	sp, #12
  4056ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4056f0:	2000      	movs	r0, #0
  4056f2:	f8c8 0004 	str.w	r0, [r8, #4]
  4056f6:	b003      	add	sp, #12
  4056f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004056fc <__ascii_wctomb>:
  4056fc:	b121      	cbz	r1, 405708 <__ascii_wctomb+0xc>
  4056fe:	2aff      	cmp	r2, #255	; 0xff
  405700:	d804      	bhi.n	40570c <__ascii_wctomb+0x10>
  405702:	700a      	strb	r2, [r1, #0]
  405704:	2001      	movs	r0, #1
  405706:	4770      	bx	lr
  405708:	4608      	mov	r0, r1
  40570a:	4770      	bx	lr
  40570c:	238a      	movs	r3, #138	; 0x8a
  40570e:	6003      	str	r3, [r0, #0]
  405710:	f04f 30ff 	mov.w	r0, #4294967295
  405714:	4770      	bx	lr
  405716:	bf00      	nop

00405718 <_write_r>:
  405718:	b570      	push	{r4, r5, r6, lr}
  40571a:	460d      	mov	r5, r1
  40571c:	4c08      	ldr	r4, [pc, #32]	; (405740 <_write_r+0x28>)
  40571e:	4611      	mov	r1, r2
  405720:	4606      	mov	r6, r0
  405722:	461a      	mov	r2, r3
  405724:	4628      	mov	r0, r5
  405726:	2300      	movs	r3, #0
  405728:	6023      	str	r3, [r4, #0]
  40572a:	f7fa fdcf 	bl	4002cc <_write>
  40572e:	1c43      	adds	r3, r0, #1
  405730:	d000      	beq.n	405734 <_write_r+0x1c>
  405732:	bd70      	pop	{r4, r5, r6, pc}
  405734:	6823      	ldr	r3, [r4, #0]
  405736:	2b00      	cmp	r3, #0
  405738:	d0fb      	beq.n	405732 <_write_r+0x1a>
  40573a:	6033      	str	r3, [r6, #0]
  40573c:	bd70      	pop	{r4, r5, r6, pc}
  40573e:	bf00      	nop
  405740:	20000acc 	.word	0x20000acc

00405744 <__register_exitproc>:
  405744:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  405748:	4d2c      	ldr	r5, [pc, #176]	; (4057fc <__register_exitproc+0xb8>)
  40574a:	4606      	mov	r6, r0
  40574c:	6828      	ldr	r0, [r5, #0]
  40574e:	4698      	mov	r8, r3
  405750:	460f      	mov	r7, r1
  405752:	4691      	mov	r9, r2
  405754:	f7fe fdb6 	bl	4042c4 <__retarget_lock_acquire_recursive>
  405758:	4b29      	ldr	r3, [pc, #164]	; (405800 <__register_exitproc+0xbc>)
  40575a:	681c      	ldr	r4, [r3, #0]
  40575c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  405760:	2b00      	cmp	r3, #0
  405762:	d03e      	beq.n	4057e2 <__register_exitproc+0x9e>
  405764:	685a      	ldr	r2, [r3, #4]
  405766:	2a1f      	cmp	r2, #31
  405768:	dc1c      	bgt.n	4057a4 <__register_exitproc+0x60>
  40576a:	f102 0e01 	add.w	lr, r2, #1
  40576e:	b176      	cbz	r6, 40578e <__register_exitproc+0x4a>
  405770:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  405774:	2401      	movs	r4, #1
  405776:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40577a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40577e:	4094      	lsls	r4, r2
  405780:	4320      	orrs	r0, r4
  405782:	2e02      	cmp	r6, #2
  405784:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  405788:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40578c:	d023      	beq.n	4057d6 <__register_exitproc+0x92>
  40578e:	3202      	adds	r2, #2
  405790:	f8c3 e004 	str.w	lr, [r3, #4]
  405794:	6828      	ldr	r0, [r5, #0]
  405796:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40579a:	f7fe fd95 	bl	4042c8 <__retarget_lock_release_recursive>
  40579e:	2000      	movs	r0, #0
  4057a0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057a4:	4b17      	ldr	r3, [pc, #92]	; (405804 <__register_exitproc+0xc0>)
  4057a6:	b30b      	cbz	r3, 4057ec <__register_exitproc+0xa8>
  4057a8:	f44f 70c8 	mov.w	r0, #400	; 0x190
  4057ac:	f7fe fe06 	bl	4043bc <malloc>
  4057b0:	4603      	mov	r3, r0
  4057b2:	b1d8      	cbz	r0, 4057ec <__register_exitproc+0xa8>
  4057b4:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  4057b8:	6002      	str	r2, [r0, #0]
  4057ba:	2100      	movs	r1, #0
  4057bc:	6041      	str	r1, [r0, #4]
  4057be:	460a      	mov	r2, r1
  4057c0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  4057c4:	f04f 0e01 	mov.w	lr, #1
  4057c8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  4057cc:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  4057d0:	2e00      	cmp	r6, #0
  4057d2:	d0dc      	beq.n	40578e <__register_exitproc+0x4a>
  4057d4:	e7cc      	b.n	405770 <__register_exitproc+0x2c>
  4057d6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  4057da:	430c      	orrs	r4, r1
  4057dc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  4057e0:	e7d5      	b.n	40578e <__register_exitproc+0x4a>
  4057e2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  4057e6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  4057ea:	e7bb      	b.n	405764 <__register_exitproc+0x20>
  4057ec:	6828      	ldr	r0, [r5, #0]
  4057ee:	f7fe fd6b 	bl	4042c8 <__retarget_lock_release_recursive>
  4057f2:	f04f 30ff 	mov.w	r0, #4294967295
  4057f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4057fa:	bf00      	nop
  4057fc:	20000450 	.word	0x20000450
  405800:	0040662c 	.word	0x0040662c
  405804:	004043bd 	.word	0x004043bd

00405808 <_calloc_r>:
  405808:	b510      	push	{r4, lr}
  40580a:	fb02 f101 	mul.w	r1, r2, r1
  40580e:	f7fe fddd 	bl	4043cc <_malloc_r>
  405812:	4604      	mov	r4, r0
  405814:	b1d8      	cbz	r0, 40584e <_calloc_r+0x46>
  405816:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40581a:	f022 0203 	bic.w	r2, r2, #3
  40581e:	3a04      	subs	r2, #4
  405820:	2a24      	cmp	r2, #36	; 0x24
  405822:	d818      	bhi.n	405856 <_calloc_r+0x4e>
  405824:	2a13      	cmp	r2, #19
  405826:	d914      	bls.n	405852 <_calloc_r+0x4a>
  405828:	2300      	movs	r3, #0
  40582a:	2a1b      	cmp	r2, #27
  40582c:	6003      	str	r3, [r0, #0]
  40582e:	6043      	str	r3, [r0, #4]
  405830:	d916      	bls.n	405860 <_calloc_r+0x58>
  405832:	2a24      	cmp	r2, #36	; 0x24
  405834:	6083      	str	r3, [r0, #8]
  405836:	60c3      	str	r3, [r0, #12]
  405838:	bf11      	iteee	ne
  40583a:	f100 0210 	addne.w	r2, r0, #16
  40583e:	6103      	streq	r3, [r0, #16]
  405840:	6143      	streq	r3, [r0, #20]
  405842:	f100 0218 	addeq.w	r2, r0, #24
  405846:	2300      	movs	r3, #0
  405848:	6013      	str	r3, [r2, #0]
  40584a:	6053      	str	r3, [r2, #4]
  40584c:	6093      	str	r3, [r2, #8]
  40584e:	4620      	mov	r0, r4
  405850:	bd10      	pop	{r4, pc}
  405852:	4602      	mov	r2, r0
  405854:	e7f7      	b.n	405846 <_calloc_r+0x3e>
  405856:	2100      	movs	r1, #0
  405858:	f7fb fc82 	bl	401160 <memset>
  40585c:	4620      	mov	r0, r4
  40585e:	bd10      	pop	{r4, pc}
  405860:	f100 0208 	add.w	r2, r0, #8
  405864:	e7ef      	b.n	405846 <_calloc_r+0x3e>
  405866:	bf00      	nop

00405868 <_close_r>:
  405868:	b538      	push	{r3, r4, r5, lr}
  40586a:	4c07      	ldr	r4, [pc, #28]	; (405888 <_close_r+0x20>)
  40586c:	2300      	movs	r3, #0
  40586e:	4605      	mov	r5, r0
  405870:	4608      	mov	r0, r1
  405872:	6023      	str	r3, [r4, #0]
  405874:	f7fb fa1e 	bl	400cb4 <_close>
  405878:	1c43      	adds	r3, r0, #1
  40587a:	d000      	beq.n	40587e <_close_r+0x16>
  40587c:	bd38      	pop	{r3, r4, r5, pc}
  40587e:	6823      	ldr	r3, [r4, #0]
  405880:	2b00      	cmp	r3, #0
  405882:	d0fb      	beq.n	40587c <_close_r+0x14>
  405884:	602b      	str	r3, [r5, #0]
  405886:	bd38      	pop	{r3, r4, r5, pc}
  405888:	20000acc 	.word	0x20000acc

0040588c <_fclose_r>:
  40588c:	b570      	push	{r4, r5, r6, lr}
  40588e:	b159      	cbz	r1, 4058a8 <_fclose_r+0x1c>
  405890:	4605      	mov	r5, r0
  405892:	460c      	mov	r4, r1
  405894:	b110      	cbz	r0, 40589c <_fclose_r+0x10>
  405896:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405898:	2b00      	cmp	r3, #0
  40589a:	d03c      	beq.n	405916 <_fclose_r+0x8a>
  40589c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40589e:	07d8      	lsls	r0, r3, #31
  4058a0:	d505      	bpl.n	4058ae <_fclose_r+0x22>
  4058a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4058a6:	b92b      	cbnz	r3, 4058b4 <_fclose_r+0x28>
  4058a8:	2600      	movs	r6, #0
  4058aa:	4630      	mov	r0, r6
  4058ac:	bd70      	pop	{r4, r5, r6, pc}
  4058ae:	89a3      	ldrh	r3, [r4, #12]
  4058b0:	0599      	lsls	r1, r3, #22
  4058b2:	d53c      	bpl.n	40592e <_fclose_r+0xa2>
  4058b4:	4621      	mov	r1, r4
  4058b6:	4628      	mov	r0, r5
  4058b8:	f7fe f8d0 	bl	403a5c <__sflush_r>
  4058bc:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4058be:	4606      	mov	r6, r0
  4058c0:	b133      	cbz	r3, 4058d0 <_fclose_r+0x44>
  4058c2:	69e1      	ldr	r1, [r4, #28]
  4058c4:	4628      	mov	r0, r5
  4058c6:	4798      	blx	r3
  4058c8:	2800      	cmp	r0, #0
  4058ca:	bfb8      	it	lt
  4058cc:	f04f 36ff 	movlt.w	r6, #4294967295
  4058d0:	89a3      	ldrh	r3, [r4, #12]
  4058d2:	061a      	lsls	r2, r3, #24
  4058d4:	d422      	bmi.n	40591c <_fclose_r+0x90>
  4058d6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  4058d8:	b141      	cbz	r1, 4058ec <_fclose_r+0x60>
  4058da:	f104 0340 	add.w	r3, r4, #64	; 0x40
  4058de:	4299      	cmp	r1, r3
  4058e0:	d002      	beq.n	4058e8 <_fclose_r+0x5c>
  4058e2:	4628      	mov	r0, r5
  4058e4:	f7fe fa54 	bl	403d90 <_free_r>
  4058e8:	2300      	movs	r3, #0
  4058ea:	6323      	str	r3, [r4, #48]	; 0x30
  4058ec:	6c61      	ldr	r1, [r4, #68]	; 0x44
  4058ee:	b121      	cbz	r1, 4058fa <_fclose_r+0x6e>
  4058f0:	4628      	mov	r0, r5
  4058f2:	f7fe fa4d 	bl	403d90 <_free_r>
  4058f6:	2300      	movs	r3, #0
  4058f8:	6463      	str	r3, [r4, #68]	; 0x44
  4058fa:	f7fe f9d3 	bl	403ca4 <__sfp_lock_acquire>
  4058fe:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405900:	2200      	movs	r2, #0
  405902:	07db      	lsls	r3, r3, #31
  405904:	81a2      	strh	r2, [r4, #12]
  405906:	d50e      	bpl.n	405926 <_fclose_r+0x9a>
  405908:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40590a:	f7fe fcd9 	bl	4042c0 <__retarget_lock_close_recursive>
  40590e:	f7fe f9cf 	bl	403cb0 <__sfp_lock_release>
  405912:	4630      	mov	r0, r6
  405914:	bd70      	pop	{r4, r5, r6, pc}
  405916:	f7fe f999 	bl	403c4c <__sinit>
  40591a:	e7bf      	b.n	40589c <_fclose_r+0x10>
  40591c:	6921      	ldr	r1, [r4, #16]
  40591e:	4628      	mov	r0, r5
  405920:	f7fe fa36 	bl	403d90 <_free_r>
  405924:	e7d7      	b.n	4058d6 <_fclose_r+0x4a>
  405926:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405928:	f7fe fcce 	bl	4042c8 <__retarget_lock_release_recursive>
  40592c:	e7ec      	b.n	405908 <_fclose_r+0x7c>
  40592e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405930:	f7fe fcc8 	bl	4042c4 <__retarget_lock_acquire_recursive>
  405934:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405938:	2b00      	cmp	r3, #0
  40593a:	d1bb      	bne.n	4058b4 <_fclose_r+0x28>
  40593c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40593e:	f016 0601 	ands.w	r6, r6, #1
  405942:	d1b1      	bne.n	4058a8 <_fclose_r+0x1c>
  405944:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405946:	f7fe fcbf 	bl	4042c8 <__retarget_lock_release_recursive>
  40594a:	4630      	mov	r0, r6
  40594c:	bd70      	pop	{r4, r5, r6, pc}
  40594e:	bf00      	nop

00405950 <_fstat_r>:
  405950:	b538      	push	{r3, r4, r5, lr}
  405952:	460b      	mov	r3, r1
  405954:	4c07      	ldr	r4, [pc, #28]	; (405974 <_fstat_r+0x24>)
  405956:	4605      	mov	r5, r0
  405958:	4611      	mov	r1, r2
  40595a:	4618      	mov	r0, r3
  40595c:	2300      	movs	r3, #0
  40595e:	6023      	str	r3, [r4, #0]
  405960:	f7fb f9ab 	bl	400cba <_fstat>
  405964:	1c43      	adds	r3, r0, #1
  405966:	d000      	beq.n	40596a <_fstat_r+0x1a>
  405968:	bd38      	pop	{r3, r4, r5, pc}
  40596a:	6823      	ldr	r3, [r4, #0]
  40596c:	2b00      	cmp	r3, #0
  40596e:	d0fb      	beq.n	405968 <_fstat_r+0x18>
  405970:	602b      	str	r3, [r5, #0]
  405972:	bd38      	pop	{r3, r4, r5, pc}
  405974:	20000acc 	.word	0x20000acc

00405978 <_isatty_r>:
  405978:	b538      	push	{r3, r4, r5, lr}
  40597a:	4c07      	ldr	r4, [pc, #28]	; (405998 <_isatty_r+0x20>)
  40597c:	2300      	movs	r3, #0
  40597e:	4605      	mov	r5, r0
  405980:	4608      	mov	r0, r1
  405982:	6023      	str	r3, [r4, #0]
  405984:	f7fb f99e 	bl	400cc4 <_isatty>
  405988:	1c43      	adds	r3, r0, #1
  40598a:	d000      	beq.n	40598e <_isatty_r+0x16>
  40598c:	bd38      	pop	{r3, r4, r5, pc}
  40598e:	6823      	ldr	r3, [r4, #0]
  405990:	2b00      	cmp	r3, #0
  405992:	d0fb      	beq.n	40598c <_isatty_r+0x14>
  405994:	602b      	str	r3, [r5, #0]
  405996:	bd38      	pop	{r3, r4, r5, pc}
  405998:	20000acc 	.word	0x20000acc

0040599c <_lseek_r>:
  40599c:	b570      	push	{r4, r5, r6, lr}
  40599e:	460d      	mov	r5, r1
  4059a0:	4c08      	ldr	r4, [pc, #32]	; (4059c4 <_lseek_r+0x28>)
  4059a2:	4611      	mov	r1, r2
  4059a4:	4606      	mov	r6, r0
  4059a6:	461a      	mov	r2, r3
  4059a8:	4628      	mov	r0, r5
  4059aa:	2300      	movs	r3, #0
  4059ac:	6023      	str	r3, [r4, #0]
  4059ae:	f7fb f98b 	bl	400cc8 <_lseek>
  4059b2:	1c43      	adds	r3, r0, #1
  4059b4:	d000      	beq.n	4059b8 <_lseek_r+0x1c>
  4059b6:	bd70      	pop	{r4, r5, r6, pc}
  4059b8:	6823      	ldr	r3, [r4, #0]
  4059ba:	2b00      	cmp	r3, #0
  4059bc:	d0fb      	beq.n	4059b6 <_lseek_r+0x1a>
  4059be:	6033      	str	r3, [r6, #0]
  4059c0:	bd70      	pop	{r4, r5, r6, pc}
  4059c2:	bf00      	nop
  4059c4:	20000acc 	.word	0x20000acc

004059c8 <_read_r>:
  4059c8:	b570      	push	{r4, r5, r6, lr}
  4059ca:	460d      	mov	r5, r1
  4059cc:	4c08      	ldr	r4, [pc, #32]	; (4059f0 <_read_r+0x28>)
  4059ce:	4611      	mov	r1, r2
  4059d0:	4606      	mov	r6, r0
  4059d2:	461a      	mov	r2, r3
  4059d4:	4628      	mov	r0, r5
  4059d6:	2300      	movs	r3, #0
  4059d8:	6023      	str	r3, [r4, #0]
  4059da:	f7fa fbad 	bl	400138 <_read>
  4059de:	1c43      	adds	r3, r0, #1
  4059e0:	d000      	beq.n	4059e4 <_read_r+0x1c>
  4059e2:	bd70      	pop	{r4, r5, r6, pc}
  4059e4:	6823      	ldr	r3, [r4, #0]
  4059e6:	2b00      	cmp	r3, #0
  4059e8:	d0fb      	beq.n	4059e2 <_read_r+0x1a>
  4059ea:	6033      	str	r3, [r6, #0]
  4059ec:	bd70      	pop	{r4, r5, r6, pc}
  4059ee:	bf00      	nop
  4059f0:	20000acc 	.word	0x20000acc

004059f4 <__aeabi_drsub>:
  4059f4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  4059f8:	e002      	b.n	405a00 <__adddf3>
  4059fa:	bf00      	nop

004059fc <__aeabi_dsub>:
  4059fc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00405a00 <__adddf3>:
  405a00:	b530      	push	{r4, r5, lr}
  405a02:	ea4f 0441 	mov.w	r4, r1, lsl #1
  405a06:	ea4f 0543 	mov.w	r5, r3, lsl #1
  405a0a:	ea94 0f05 	teq	r4, r5
  405a0e:	bf08      	it	eq
  405a10:	ea90 0f02 	teqeq	r0, r2
  405a14:	bf1f      	itttt	ne
  405a16:	ea54 0c00 	orrsne.w	ip, r4, r0
  405a1a:	ea55 0c02 	orrsne.w	ip, r5, r2
  405a1e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  405a22:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405a26:	f000 80e2 	beq.w	405bee <__adddf3+0x1ee>
  405a2a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  405a2e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  405a32:	bfb8      	it	lt
  405a34:	426d      	neglt	r5, r5
  405a36:	dd0c      	ble.n	405a52 <__adddf3+0x52>
  405a38:	442c      	add	r4, r5
  405a3a:	ea80 0202 	eor.w	r2, r0, r2
  405a3e:	ea81 0303 	eor.w	r3, r1, r3
  405a42:	ea82 0000 	eor.w	r0, r2, r0
  405a46:	ea83 0101 	eor.w	r1, r3, r1
  405a4a:	ea80 0202 	eor.w	r2, r0, r2
  405a4e:	ea81 0303 	eor.w	r3, r1, r3
  405a52:	2d36      	cmp	r5, #54	; 0x36
  405a54:	bf88      	it	hi
  405a56:	bd30      	pophi	{r4, r5, pc}
  405a58:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  405a5c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405a60:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  405a64:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  405a68:	d002      	beq.n	405a70 <__adddf3+0x70>
  405a6a:	4240      	negs	r0, r0
  405a6c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405a70:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  405a74:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405a78:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  405a7c:	d002      	beq.n	405a84 <__adddf3+0x84>
  405a7e:	4252      	negs	r2, r2
  405a80:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  405a84:	ea94 0f05 	teq	r4, r5
  405a88:	f000 80a7 	beq.w	405bda <__adddf3+0x1da>
  405a8c:	f1a4 0401 	sub.w	r4, r4, #1
  405a90:	f1d5 0e20 	rsbs	lr, r5, #32
  405a94:	db0d      	blt.n	405ab2 <__adddf3+0xb2>
  405a96:	fa02 fc0e 	lsl.w	ip, r2, lr
  405a9a:	fa22 f205 	lsr.w	r2, r2, r5
  405a9e:	1880      	adds	r0, r0, r2
  405aa0:	f141 0100 	adc.w	r1, r1, #0
  405aa4:	fa03 f20e 	lsl.w	r2, r3, lr
  405aa8:	1880      	adds	r0, r0, r2
  405aaa:	fa43 f305 	asr.w	r3, r3, r5
  405aae:	4159      	adcs	r1, r3
  405ab0:	e00e      	b.n	405ad0 <__adddf3+0xd0>
  405ab2:	f1a5 0520 	sub.w	r5, r5, #32
  405ab6:	f10e 0e20 	add.w	lr, lr, #32
  405aba:	2a01      	cmp	r2, #1
  405abc:	fa03 fc0e 	lsl.w	ip, r3, lr
  405ac0:	bf28      	it	cs
  405ac2:	f04c 0c02 	orrcs.w	ip, ip, #2
  405ac6:	fa43 f305 	asr.w	r3, r3, r5
  405aca:	18c0      	adds	r0, r0, r3
  405acc:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  405ad0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405ad4:	d507      	bpl.n	405ae6 <__adddf3+0xe6>
  405ad6:	f04f 0e00 	mov.w	lr, #0
  405ada:	f1dc 0c00 	rsbs	ip, ip, #0
  405ade:	eb7e 0000 	sbcs.w	r0, lr, r0
  405ae2:	eb6e 0101 	sbc.w	r1, lr, r1
  405ae6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  405aea:	d31b      	bcc.n	405b24 <__adddf3+0x124>
  405aec:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  405af0:	d30c      	bcc.n	405b0c <__adddf3+0x10c>
  405af2:	0849      	lsrs	r1, r1, #1
  405af4:	ea5f 0030 	movs.w	r0, r0, rrx
  405af8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  405afc:	f104 0401 	add.w	r4, r4, #1
  405b00:	ea4f 5244 	mov.w	r2, r4, lsl #21
  405b04:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  405b08:	f080 809a 	bcs.w	405c40 <__adddf3+0x240>
  405b0c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  405b10:	bf08      	it	eq
  405b12:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  405b16:	f150 0000 	adcs.w	r0, r0, #0
  405b1a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405b1e:	ea41 0105 	orr.w	r1, r1, r5
  405b22:	bd30      	pop	{r4, r5, pc}
  405b24:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  405b28:	4140      	adcs	r0, r0
  405b2a:	eb41 0101 	adc.w	r1, r1, r1
  405b2e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405b32:	f1a4 0401 	sub.w	r4, r4, #1
  405b36:	d1e9      	bne.n	405b0c <__adddf3+0x10c>
  405b38:	f091 0f00 	teq	r1, #0
  405b3c:	bf04      	itt	eq
  405b3e:	4601      	moveq	r1, r0
  405b40:	2000      	moveq	r0, #0
  405b42:	fab1 f381 	clz	r3, r1
  405b46:	bf08      	it	eq
  405b48:	3320      	addeq	r3, #32
  405b4a:	f1a3 030b 	sub.w	r3, r3, #11
  405b4e:	f1b3 0220 	subs.w	r2, r3, #32
  405b52:	da0c      	bge.n	405b6e <__adddf3+0x16e>
  405b54:	320c      	adds	r2, #12
  405b56:	dd08      	ble.n	405b6a <__adddf3+0x16a>
  405b58:	f102 0c14 	add.w	ip, r2, #20
  405b5c:	f1c2 020c 	rsb	r2, r2, #12
  405b60:	fa01 f00c 	lsl.w	r0, r1, ip
  405b64:	fa21 f102 	lsr.w	r1, r1, r2
  405b68:	e00c      	b.n	405b84 <__adddf3+0x184>
  405b6a:	f102 0214 	add.w	r2, r2, #20
  405b6e:	bfd8      	it	le
  405b70:	f1c2 0c20 	rsble	ip, r2, #32
  405b74:	fa01 f102 	lsl.w	r1, r1, r2
  405b78:	fa20 fc0c 	lsr.w	ip, r0, ip
  405b7c:	bfdc      	itt	le
  405b7e:	ea41 010c 	orrle.w	r1, r1, ip
  405b82:	4090      	lslle	r0, r2
  405b84:	1ae4      	subs	r4, r4, r3
  405b86:	bfa2      	ittt	ge
  405b88:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  405b8c:	4329      	orrge	r1, r5
  405b8e:	bd30      	popge	{r4, r5, pc}
  405b90:	ea6f 0404 	mvn.w	r4, r4
  405b94:	3c1f      	subs	r4, #31
  405b96:	da1c      	bge.n	405bd2 <__adddf3+0x1d2>
  405b98:	340c      	adds	r4, #12
  405b9a:	dc0e      	bgt.n	405bba <__adddf3+0x1ba>
  405b9c:	f104 0414 	add.w	r4, r4, #20
  405ba0:	f1c4 0220 	rsb	r2, r4, #32
  405ba4:	fa20 f004 	lsr.w	r0, r0, r4
  405ba8:	fa01 f302 	lsl.w	r3, r1, r2
  405bac:	ea40 0003 	orr.w	r0, r0, r3
  405bb0:	fa21 f304 	lsr.w	r3, r1, r4
  405bb4:	ea45 0103 	orr.w	r1, r5, r3
  405bb8:	bd30      	pop	{r4, r5, pc}
  405bba:	f1c4 040c 	rsb	r4, r4, #12
  405bbe:	f1c4 0220 	rsb	r2, r4, #32
  405bc2:	fa20 f002 	lsr.w	r0, r0, r2
  405bc6:	fa01 f304 	lsl.w	r3, r1, r4
  405bca:	ea40 0003 	orr.w	r0, r0, r3
  405bce:	4629      	mov	r1, r5
  405bd0:	bd30      	pop	{r4, r5, pc}
  405bd2:	fa21 f004 	lsr.w	r0, r1, r4
  405bd6:	4629      	mov	r1, r5
  405bd8:	bd30      	pop	{r4, r5, pc}
  405bda:	f094 0f00 	teq	r4, #0
  405bde:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  405be2:	bf06      	itte	eq
  405be4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  405be8:	3401      	addeq	r4, #1
  405bea:	3d01      	subne	r5, #1
  405bec:	e74e      	b.n	405a8c <__adddf3+0x8c>
  405bee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405bf2:	bf18      	it	ne
  405bf4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  405bf8:	d029      	beq.n	405c4e <__adddf3+0x24e>
  405bfa:	ea94 0f05 	teq	r4, r5
  405bfe:	bf08      	it	eq
  405c00:	ea90 0f02 	teqeq	r0, r2
  405c04:	d005      	beq.n	405c12 <__adddf3+0x212>
  405c06:	ea54 0c00 	orrs.w	ip, r4, r0
  405c0a:	bf04      	itt	eq
  405c0c:	4619      	moveq	r1, r3
  405c0e:	4610      	moveq	r0, r2
  405c10:	bd30      	pop	{r4, r5, pc}
  405c12:	ea91 0f03 	teq	r1, r3
  405c16:	bf1e      	ittt	ne
  405c18:	2100      	movne	r1, #0
  405c1a:	2000      	movne	r0, #0
  405c1c:	bd30      	popne	{r4, r5, pc}
  405c1e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  405c22:	d105      	bne.n	405c30 <__adddf3+0x230>
  405c24:	0040      	lsls	r0, r0, #1
  405c26:	4149      	adcs	r1, r1
  405c28:	bf28      	it	cs
  405c2a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  405c2e:	bd30      	pop	{r4, r5, pc}
  405c30:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  405c34:	bf3c      	itt	cc
  405c36:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  405c3a:	bd30      	popcc	{r4, r5, pc}
  405c3c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405c40:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  405c44:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405c48:	f04f 0000 	mov.w	r0, #0
  405c4c:	bd30      	pop	{r4, r5, pc}
  405c4e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  405c52:	bf1a      	itte	ne
  405c54:	4619      	movne	r1, r3
  405c56:	4610      	movne	r0, r2
  405c58:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  405c5c:	bf1c      	itt	ne
  405c5e:	460b      	movne	r3, r1
  405c60:	4602      	movne	r2, r0
  405c62:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  405c66:	bf06      	itte	eq
  405c68:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  405c6c:	ea91 0f03 	teqeq	r1, r3
  405c70:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  405c74:	bd30      	pop	{r4, r5, pc}
  405c76:	bf00      	nop

00405c78 <__aeabi_ui2d>:
  405c78:	f090 0f00 	teq	r0, #0
  405c7c:	bf04      	itt	eq
  405c7e:	2100      	moveq	r1, #0
  405c80:	4770      	bxeq	lr
  405c82:	b530      	push	{r4, r5, lr}
  405c84:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405c88:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405c8c:	f04f 0500 	mov.w	r5, #0
  405c90:	f04f 0100 	mov.w	r1, #0
  405c94:	e750      	b.n	405b38 <__adddf3+0x138>
  405c96:	bf00      	nop

00405c98 <__aeabi_i2d>:
  405c98:	f090 0f00 	teq	r0, #0
  405c9c:	bf04      	itt	eq
  405c9e:	2100      	moveq	r1, #0
  405ca0:	4770      	bxeq	lr
  405ca2:	b530      	push	{r4, r5, lr}
  405ca4:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405ca8:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405cac:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  405cb0:	bf48      	it	mi
  405cb2:	4240      	negmi	r0, r0
  405cb4:	f04f 0100 	mov.w	r1, #0
  405cb8:	e73e      	b.n	405b38 <__adddf3+0x138>
  405cba:	bf00      	nop

00405cbc <__aeabi_f2d>:
  405cbc:	0042      	lsls	r2, r0, #1
  405cbe:	ea4f 01e2 	mov.w	r1, r2, asr #3
  405cc2:	ea4f 0131 	mov.w	r1, r1, rrx
  405cc6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  405cca:	bf1f      	itttt	ne
  405ccc:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  405cd0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405cd4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  405cd8:	4770      	bxne	lr
  405cda:	f092 0f00 	teq	r2, #0
  405cde:	bf14      	ite	ne
  405ce0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  405ce4:	4770      	bxeq	lr
  405ce6:	b530      	push	{r4, r5, lr}
  405ce8:	f44f 7460 	mov.w	r4, #896	; 0x380
  405cec:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  405cf0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405cf4:	e720      	b.n	405b38 <__adddf3+0x138>
  405cf6:	bf00      	nop

00405cf8 <__aeabi_ul2d>:
  405cf8:	ea50 0201 	orrs.w	r2, r0, r1
  405cfc:	bf08      	it	eq
  405cfe:	4770      	bxeq	lr
  405d00:	b530      	push	{r4, r5, lr}
  405d02:	f04f 0500 	mov.w	r5, #0
  405d06:	e00a      	b.n	405d1e <__aeabi_l2d+0x16>

00405d08 <__aeabi_l2d>:
  405d08:	ea50 0201 	orrs.w	r2, r0, r1
  405d0c:	bf08      	it	eq
  405d0e:	4770      	bxeq	lr
  405d10:	b530      	push	{r4, r5, lr}
  405d12:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  405d16:	d502      	bpl.n	405d1e <__aeabi_l2d+0x16>
  405d18:	4240      	negs	r0, r0
  405d1a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  405d1e:	f44f 6480 	mov.w	r4, #1024	; 0x400
  405d22:	f104 0432 	add.w	r4, r4, #50	; 0x32
  405d26:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  405d2a:	f43f aedc 	beq.w	405ae6 <__adddf3+0xe6>
  405d2e:	f04f 0203 	mov.w	r2, #3
  405d32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405d36:	bf18      	it	ne
  405d38:	3203      	addne	r2, #3
  405d3a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  405d3e:	bf18      	it	ne
  405d40:	3203      	addne	r2, #3
  405d42:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  405d46:	f1c2 0320 	rsb	r3, r2, #32
  405d4a:	fa00 fc03 	lsl.w	ip, r0, r3
  405d4e:	fa20 f002 	lsr.w	r0, r0, r2
  405d52:	fa01 fe03 	lsl.w	lr, r1, r3
  405d56:	ea40 000e 	orr.w	r0, r0, lr
  405d5a:	fa21 f102 	lsr.w	r1, r1, r2
  405d5e:	4414      	add	r4, r2
  405d60:	e6c1      	b.n	405ae6 <__adddf3+0xe6>
  405d62:	bf00      	nop

00405d64 <__aeabi_dmul>:
  405d64:	b570      	push	{r4, r5, r6, lr}
  405d66:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405d6a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405d6e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405d72:	bf1d      	ittte	ne
  405d74:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405d78:	ea94 0f0c 	teqne	r4, ip
  405d7c:	ea95 0f0c 	teqne	r5, ip
  405d80:	f000 f8de 	bleq	405f40 <__aeabi_dmul+0x1dc>
  405d84:	442c      	add	r4, r5
  405d86:	ea81 0603 	eor.w	r6, r1, r3
  405d8a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  405d8e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  405d92:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  405d96:	bf18      	it	ne
  405d98:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  405d9c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405da0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  405da4:	d038      	beq.n	405e18 <__aeabi_dmul+0xb4>
  405da6:	fba0 ce02 	umull	ip, lr, r0, r2
  405daa:	f04f 0500 	mov.w	r5, #0
  405dae:	fbe1 e502 	umlal	lr, r5, r1, r2
  405db2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  405db6:	fbe0 e503 	umlal	lr, r5, r0, r3
  405dba:	f04f 0600 	mov.w	r6, #0
  405dbe:	fbe1 5603 	umlal	r5, r6, r1, r3
  405dc2:	f09c 0f00 	teq	ip, #0
  405dc6:	bf18      	it	ne
  405dc8:	f04e 0e01 	orrne.w	lr, lr, #1
  405dcc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  405dd0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  405dd4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  405dd8:	d204      	bcs.n	405de4 <__aeabi_dmul+0x80>
  405dda:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  405dde:	416d      	adcs	r5, r5
  405de0:	eb46 0606 	adc.w	r6, r6, r6
  405de4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  405de8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  405dec:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  405df0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  405df4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  405df8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  405dfc:	bf88      	it	hi
  405dfe:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  405e02:	d81e      	bhi.n	405e42 <__aeabi_dmul+0xde>
  405e04:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  405e08:	bf08      	it	eq
  405e0a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  405e0e:	f150 0000 	adcs.w	r0, r0, #0
  405e12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  405e16:	bd70      	pop	{r4, r5, r6, pc}
  405e18:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  405e1c:	ea46 0101 	orr.w	r1, r6, r1
  405e20:	ea40 0002 	orr.w	r0, r0, r2
  405e24:	ea81 0103 	eor.w	r1, r1, r3
  405e28:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  405e2c:	bfc2      	ittt	gt
  405e2e:	ebd4 050c 	rsbsgt	r5, r4, ip
  405e32:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  405e36:	bd70      	popgt	{r4, r5, r6, pc}
  405e38:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  405e3c:	f04f 0e00 	mov.w	lr, #0
  405e40:	3c01      	subs	r4, #1
  405e42:	f300 80ab 	bgt.w	405f9c <__aeabi_dmul+0x238>
  405e46:	f114 0f36 	cmn.w	r4, #54	; 0x36
  405e4a:	bfde      	ittt	le
  405e4c:	2000      	movle	r0, #0
  405e4e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  405e52:	bd70      	pople	{r4, r5, r6, pc}
  405e54:	f1c4 0400 	rsb	r4, r4, #0
  405e58:	3c20      	subs	r4, #32
  405e5a:	da35      	bge.n	405ec8 <__aeabi_dmul+0x164>
  405e5c:	340c      	adds	r4, #12
  405e5e:	dc1b      	bgt.n	405e98 <__aeabi_dmul+0x134>
  405e60:	f104 0414 	add.w	r4, r4, #20
  405e64:	f1c4 0520 	rsb	r5, r4, #32
  405e68:	fa00 f305 	lsl.w	r3, r0, r5
  405e6c:	fa20 f004 	lsr.w	r0, r0, r4
  405e70:	fa01 f205 	lsl.w	r2, r1, r5
  405e74:	ea40 0002 	orr.w	r0, r0, r2
  405e78:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  405e7c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  405e80:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405e84:	fa21 f604 	lsr.w	r6, r1, r4
  405e88:	eb42 0106 	adc.w	r1, r2, r6
  405e8c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405e90:	bf08      	it	eq
  405e92:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405e96:	bd70      	pop	{r4, r5, r6, pc}
  405e98:	f1c4 040c 	rsb	r4, r4, #12
  405e9c:	f1c4 0520 	rsb	r5, r4, #32
  405ea0:	fa00 f304 	lsl.w	r3, r0, r4
  405ea4:	fa20 f005 	lsr.w	r0, r0, r5
  405ea8:	fa01 f204 	lsl.w	r2, r1, r4
  405eac:	ea40 0002 	orr.w	r0, r0, r2
  405eb0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405eb4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  405eb8:	f141 0100 	adc.w	r1, r1, #0
  405ebc:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ec0:	bf08      	it	eq
  405ec2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405ec6:	bd70      	pop	{r4, r5, r6, pc}
  405ec8:	f1c4 0520 	rsb	r5, r4, #32
  405ecc:	fa00 f205 	lsl.w	r2, r0, r5
  405ed0:	ea4e 0e02 	orr.w	lr, lr, r2
  405ed4:	fa20 f304 	lsr.w	r3, r0, r4
  405ed8:	fa01 f205 	lsl.w	r2, r1, r5
  405edc:	ea43 0302 	orr.w	r3, r3, r2
  405ee0:	fa21 f004 	lsr.w	r0, r1, r4
  405ee4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405ee8:	fa21 f204 	lsr.w	r2, r1, r4
  405eec:	ea20 0002 	bic.w	r0, r0, r2
  405ef0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  405ef4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  405ef8:	bf08      	it	eq
  405efa:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  405efe:	bd70      	pop	{r4, r5, r6, pc}
  405f00:	f094 0f00 	teq	r4, #0
  405f04:	d10f      	bne.n	405f26 <__aeabi_dmul+0x1c2>
  405f06:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  405f0a:	0040      	lsls	r0, r0, #1
  405f0c:	eb41 0101 	adc.w	r1, r1, r1
  405f10:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  405f14:	bf08      	it	eq
  405f16:	3c01      	subeq	r4, #1
  405f18:	d0f7      	beq.n	405f0a <__aeabi_dmul+0x1a6>
  405f1a:	ea41 0106 	orr.w	r1, r1, r6
  405f1e:	f095 0f00 	teq	r5, #0
  405f22:	bf18      	it	ne
  405f24:	4770      	bxne	lr
  405f26:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  405f2a:	0052      	lsls	r2, r2, #1
  405f2c:	eb43 0303 	adc.w	r3, r3, r3
  405f30:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  405f34:	bf08      	it	eq
  405f36:	3d01      	subeq	r5, #1
  405f38:	d0f7      	beq.n	405f2a <__aeabi_dmul+0x1c6>
  405f3a:	ea43 0306 	orr.w	r3, r3, r6
  405f3e:	4770      	bx	lr
  405f40:	ea94 0f0c 	teq	r4, ip
  405f44:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  405f48:	bf18      	it	ne
  405f4a:	ea95 0f0c 	teqne	r5, ip
  405f4e:	d00c      	beq.n	405f6a <__aeabi_dmul+0x206>
  405f50:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f54:	bf18      	it	ne
  405f56:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f5a:	d1d1      	bne.n	405f00 <__aeabi_dmul+0x19c>
  405f5c:	ea81 0103 	eor.w	r1, r1, r3
  405f60:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405f64:	f04f 0000 	mov.w	r0, #0
  405f68:	bd70      	pop	{r4, r5, r6, pc}
  405f6a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  405f6e:	bf06      	itte	eq
  405f70:	4610      	moveq	r0, r2
  405f72:	4619      	moveq	r1, r3
  405f74:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  405f78:	d019      	beq.n	405fae <__aeabi_dmul+0x24a>
  405f7a:	ea94 0f0c 	teq	r4, ip
  405f7e:	d102      	bne.n	405f86 <__aeabi_dmul+0x222>
  405f80:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  405f84:	d113      	bne.n	405fae <__aeabi_dmul+0x24a>
  405f86:	ea95 0f0c 	teq	r5, ip
  405f8a:	d105      	bne.n	405f98 <__aeabi_dmul+0x234>
  405f8c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  405f90:	bf1c      	itt	ne
  405f92:	4610      	movne	r0, r2
  405f94:	4619      	movne	r1, r3
  405f96:	d10a      	bne.n	405fae <__aeabi_dmul+0x24a>
  405f98:	ea81 0103 	eor.w	r1, r1, r3
  405f9c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  405fa0:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405fa4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  405fa8:	f04f 0000 	mov.w	r0, #0
  405fac:	bd70      	pop	{r4, r5, r6, pc}
  405fae:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  405fb2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  405fb6:	bd70      	pop	{r4, r5, r6, pc}

00405fb8 <__aeabi_ddiv>:
  405fb8:	b570      	push	{r4, r5, r6, lr}
  405fba:	f04f 0cff 	mov.w	ip, #255	; 0xff
  405fbe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  405fc2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  405fc6:	bf1d      	ittte	ne
  405fc8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  405fcc:	ea94 0f0c 	teqne	r4, ip
  405fd0:	ea95 0f0c 	teqne	r5, ip
  405fd4:	f000 f8a7 	bleq	406126 <__aeabi_ddiv+0x16e>
  405fd8:	eba4 0405 	sub.w	r4, r4, r5
  405fdc:	ea81 0e03 	eor.w	lr, r1, r3
  405fe0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  405fe4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  405fe8:	f000 8088 	beq.w	4060fc <__aeabi_ddiv+0x144>
  405fec:	ea4f 3303 	mov.w	r3, r3, lsl #12
  405ff0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  405ff4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  405ff8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  405ffc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  406000:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  406004:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  406008:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40600c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  406010:	429d      	cmp	r5, r3
  406012:	bf08      	it	eq
  406014:	4296      	cmpeq	r6, r2
  406016:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  40601a:	f504 7440 	add.w	r4, r4, #768	; 0x300
  40601e:	d202      	bcs.n	406026 <__aeabi_ddiv+0x6e>
  406020:	085b      	lsrs	r3, r3, #1
  406022:	ea4f 0232 	mov.w	r2, r2, rrx
  406026:	1ab6      	subs	r6, r6, r2
  406028:	eb65 0503 	sbc.w	r5, r5, r3
  40602c:	085b      	lsrs	r3, r3, #1
  40602e:	ea4f 0232 	mov.w	r2, r2, rrx
  406032:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  406036:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40603a:	ebb6 0e02 	subs.w	lr, r6, r2
  40603e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406042:	bf22      	ittt	cs
  406044:	1ab6      	subcs	r6, r6, r2
  406046:	4675      	movcs	r5, lr
  406048:	ea40 000c 	orrcs.w	r0, r0, ip
  40604c:	085b      	lsrs	r3, r3, #1
  40604e:	ea4f 0232 	mov.w	r2, r2, rrx
  406052:	ebb6 0e02 	subs.w	lr, r6, r2
  406056:	eb75 0e03 	sbcs.w	lr, r5, r3
  40605a:	bf22      	ittt	cs
  40605c:	1ab6      	subcs	r6, r6, r2
  40605e:	4675      	movcs	r5, lr
  406060:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  406064:	085b      	lsrs	r3, r3, #1
  406066:	ea4f 0232 	mov.w	r2, r2, rrx
  40606a:	ebb6 0e02 	subs.w	lr, r6, r2
  40606e:	eb75 0e03 	sbcs.w	lr, r5, r3
  406072:	bf22      	ittt	cs
  406074:	1ab6      	subcs	r6, r6, r2
  406076:	4675      	movcs	r5, lr
  406078:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40607c:	085b      	lsrs	r3, r3, #1
  40607e:	ea4f 0232 	mov.w	r2, r2, rrx
  406082:	ebb6 0e02 	subs.w	lr, r6, r2
  406086:	eb75 0e03 	sbcs.w	lr, r5, r3
  40608a:	bf22      	ittt	cs
  40608c:	1ab6      	subcs	r6, r6, r2
  40608e:	4675      	movcs	r5, lr
  406090:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  406094:	ea55 0e06 	orrs.w	lr, r5, r6
  406098:	d018      	beq.n	4060cc <__aeabi_ddiv+0x114>
  40609a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40609e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  4060a2:	ea4f 1606 	mov.w	r6, r6, lsl #4
  4060a6:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4060aa:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4060ae:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4060b2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4060b6:	d1c0      	bne.n	40603a <__aeabi_ddiv+0x82>
  4060b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4060bc:	d10b      	bne.n	4060d6 <__aeabi_ddiv+0x11e>
  4060be:	ea41 0100 	orr.w	r1, r1, r0
  4060c2:	f04f 0000 	mov.w	r0, #0
  4060c6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4060ca:	e7b6      	b.n	40603a <__aeabi_ddiv+0x82>
  4060cc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4060d0:	bf04      	itt	eq
  4060d2:	4301      	orreq	r1, r0
  4060d4:	2000      	moveq	r0, #0
  4060d6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4060da:	bf88      	it	hi
  4060dc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4060e0:	f63f aeaf 	bhi.w	405e42 <__aeabi_dmul+0xde>
  4060e4:	ebb5 0c03 	subs.w	ip, r5, r3
  4060e8:	bf04      	itt	eq
  4060ea:	ebb6 0c02 	subseq.w	ip, r6, r2
  4060ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4060f2:	f150 0000 	adcs.w	r0, r0, #0
  4060f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4060fa:	bd70      	pop	{r4, r5, r6, pc}
  4060fc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  406100:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  406104:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  406108:	bfc2      	ittt	gt
  40610a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40610e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  406112:	bd70      	popgt	{r4, r5, r6, pc}
  406114:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  406118:	f04f 0e00 	mov.w	lr, #0
  40611c:	3c01      	subs	r4, #1
  40611e:	e690      	b.n	405e42 <__aeabi_dmul+0xde>
  406120:	ea45 0e06 	orr.w	lr, r5, r6
  406124:	e68d      	b.n	405e42 <__aeabi_dmul+0xde>
  406126:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40612a:	ea94 0f0c 	teq	r4, ip
  40612e:	bf08      	it	eq
  406130:	ea95 0f0c 	teqeq	r5, ip
  406134:	f43f af3b 	beq.w	405fae <__aeabi_dmul+0x24a>
  406138:	ea94 0f0c 	teq	r4, ip
  40613c:	d10a      	bne.n	406154 <__aeabi_ddiv+0x19c>
  40613e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  406142:	f47f af34 	bne.w	405fae <__aeabi_dmul+0x24a>
  406146:	ea95 0f0c 	teq	r5, ip
  40614a:	f47f af25 	bne.w	405f98 <__aeabi_dmul+0x234>
  40614e:	4610      	mov	r0, r2
  406150:	4619      	mov	r1, r3
  406152:	e72c      	b.n	405fae <__aeabi_dmul+0x24a>
  406154:	ea95 0f0c 	teq	r5, ip
  406158:	d106      	bne.n	406168 <__aeabi_ddiv+0x1b0>
  40615a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40615e:	f43f aefd 	beq.w	405f5c <__aeabi_dmul+0x1f8>
  406162:	4610      	mov	r0, r2
  406164:	4619      	mov	r1, r3
  406166:	e722      	b.n	405fae <__aeabi_dmul+0x24a>
  406168:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40616c:	bf18      	it	ne
  40616e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  406172:	f47f aec5 	bne.w	405f00 <__aeabi_dmul+0x19c>
  406176:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40617a:	f47f af0d 	bne.w	405f98 <__aeabi_dmul+0x234>
  40617e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  406182:	f47f aeeb 	bne.w	405f5c <__aeabi_dmul+0x1f8>
  406186:	e712      	b.n	405fae <__aeabi_dmul+0x24a>

00406188 <__gedf2>:
  406188:	f04f 3cff 	mov.w	ip, #4294967295
  40618c:	e006      	b.n	40619c <__cmpdf2+0x4>
  40618e:	bf00      	nop

00406190 <__ledf2>:
  406190:	f04f 0c01 	mov.w	ip, #1
  406194:	e002      	b.n	40619c <__cmpdf2+0x4>
  406196:	bf00      	nop

00406198 <__cmpdf2>:
  406198:	f04f 0c01 	mov.w	ip, #1
  40619c:	f84d cd04 	str.w	ip, [sp, #-4]!
  4061a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4061a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4061ac:	bf18      	it	ne
  4061ae:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4061b2:	d01b      	beq.n	4061ec <__cmpdf2+0x54>
  4061b4:	b001      	add	sp, #4
  4061b6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4061ba:	bf0c      	ite	eq
  4061bc:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4061c0:	ea91 0f03 	teqne	r1, r3
  4061c4:	bf02      	ittt	eq
  4061c6:	ea90 0f02 	teqeq	r0, r2
  4061ca:	2000      	moveq	r0, #0
  4061cc:	4770      	bxeq	lr
  4061ce:	f110 0f00 	cmn.w	r0, #0
  4061d2:	ea91 0f03 	teq	r1, r3
  4061d6:	bf58      	it	pl
  4061d8:	4299      	cmppl	r1, r3
  4061da:	bf08      	it	eq
  4061dc:	4290      	cmpeq	r0, r2
  4061de:	bf2c      	ite	cs
  4061e0:	17d8      	asrcs	r0, r3, #31
  4061e2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4061e6:	f040 0001 	orr.w	r0, r0, #1
  4061ea:	4770      	bx	lr
  4061ec:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4061f0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4061f4:	d102      	bne.n	4061fc <__cmpdf2+0x64>
  4061f6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4061fa:	d107      	bne.n	40620c <__cmpdf2+0x74>
  4061fc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  406200:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  406204:	d1d6      	bne.n	4061b4 <__cmpdf2+0x1c>
  406206:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  40620a:	d0d3      	beq.n	4061b4 <__cmpdf2+0x1c>
  40620c:	f85d 0b04 	ldr.w	r0, [sp], #4
  406210:	4770      	bx	lr
  406212:	bf00      	nop

00406214 <__aeabi_cdrcmple>:
  406214:	4684      	mov	ip, r0
  406216:	4610      	mov	r0, r2
  406218:	4662      	mov	r2, ip
  40621a:	468c      	mov	ip, r1
  40621c:	4619      	mov	r1, r3
  40621e:	4663      	mov	r3, ip
  406220:	e000      	b.n	406224 <__aeabi_cdcmpeq>
  406222:	bf00      	nop

00406224 <__aeabi_cdcmpeq>:
  406224:	b501      	push	{r0, lr}
  406226:	f7ff ffb7 	bl	406198 <__cmpdf2>
  40622a:	2800      	cmp	r0, #0
  40622c:	bf48      	it	mi
  40622e:	f110 0f00 	cmnmi.w	r0, #0
  406232:	bd01      	pop	{r0, pc}

00406234 <__aeabi_dcmpeq>:
  406234:	f84d ed08 	str.w	lr, [sp, #-8]!
  406238:	f7ff fff4 	bl	406224 <__aeabi_cdcmpeq>
  40623c:	bf0c      	ite	eq
  40623e:	2001      	moveq	r0, #1
  406240:	2000      	movne	r0, #0
  406242:	f85d fb08 	ldr.w	pc, [sp], #8
  406246:	bf00      	nop

00406248 <__aeabi_dcmplt>:
  406248:	f84d ed08 	str.w	lr, [sp, #-8]!
  40624c:	f7ff ffea 	bl	406224 <__aeabi_cdcmpeq>
  406250:	bf34      	ite	cc
  406252:	2001      	movcc	r0, #1
  406254:	2000      	movcs	r0, #0
  406256:	f85d fb08 	ldr.w	pc, [sp], #8
  40625a:	bf00      	nop

0040625c <__aeabi_dcmple>:
  40625c:	f84d ed08 	str.w	lr, [sp, #-8]!
  406260:	f7ff ffe0 	bl	406224 <__aeabi_cdcmpeq>
  406264:	bf94      	ite	ls
  406266:	2001      	movls	r0, #1
  406268:	2000      	movhi	r0, #0
  40626a:	f85d fb08 	ldr.w	pc, [sp], #8
  40626e:	bf00      	nop

00406270 <__aeabi_dcmpge>:
  406270:	f84d ed08 	str.w	lr, [sp, #-8]!
  406274:	f7ff ffce 	bl	406214 <__aeabi_cdrcmple>
  406278:	bf94      	ite	ls
  40627a:	2001      	movls	r0, #1
  40627c:	2000      	movhi	r0, #0
  40627e:	f85d fb08 	ldr.w	pc, [sp], #8
  406282:	bf00      	nop

00406284 <__aeabi_dcmpgt>:
  406284:	f84d ed08 	str.w	lr, [sp, #-8]!
  406288:	f7ff ffc4 	bl	406214 <__aeabi_cdrcmple>
  40628c:	bf34      	ite	cc
  40628e:	2001      	movcc	r0, #1
  406290:	2000      	movcs	r0, #0
  406292:	f85d fb08 	ldr.w	pc, [sp], #8
  406296:	bf00      	nop

00406298 <__aeabi_dcmpun>:
  406298:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40629c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062a0:	d102      	bne.n	4062a8 <__aeabi_dcmpun+0x10>
  4062a2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4062a6:	d10a      	bne.n	4062be <__aeabi_dcmpun+0x26>
  4062a8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4062ac:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4062b0:	d102      	bne.n	4062b8 <__aeabi_dcmpun+0x20>
  4062b2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4062b6:	d102      	bne.n	4062be <__aeabi_dcmpun+0x26>
  4062b8:	f04f 0000 	mov.w	r0, #0
  4062bc:	4770      	bx	lr
  4062be:	f04f 0001 	mov.w	r0, #1
  4062c2:	4770      	bx	lr

004062c4 <__aeabi_d2iz>:
  4062c4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4062c8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4062cc:	d215      	bcs.n	4062fa <__aeabi_d2iz+0x36>
  4062ce:	d511      	bpl.n	4062f4 <__aeabi_d2iz+0x30>
  4062d0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4062d4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4062d8:	d912      	bls.n	406300 <__aeabi_d2iz+0x3c>
  4062da:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4062de:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4062e2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4062e6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4062ea:	fa23 f002 	lsr.w	r0, r3, r2
  4062ee:	bf18      	it	ne
  4062f0:	4240      	negne	r0, r0
  4062f2:	4770      	bx	lr
  4062f4:	f04f 0000 	mov.w	r0, #0
  4062f8:	4770      	bx	lr
  4062fa:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4062fe:	d105      	bne.n	40630c <__aeabi_d2iz+0x48>
  406300:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  406304:	bf08      	it	eq
  406306:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  40630a:	4770      	bx	lr
  40630c:	f04f 0000 	mov.w	r0, #0
  406310:	4770      	bx	lr
  406312:	bf00      	nop

00406314 <__aeabi_uldivmod>:
  406314:	b953      	cbnz	r3, 40632c <__aeabi_uldivmod+0x18>
  406316:	b94a      	cbnz	r2, 40632c <__aeabi_uldivmod+0x18>
  406318:	2900      	cmp	r1, #0
  40631a:	bf08      	it	eq
  40631c:	2800      	cmpeq	r0, #0
  40631e:	bf1c      	itt	ne
  406320:	f04f 31ff 	movne.w	r1, #4294967295
  406324:	f04f 30ff 	movne.w	r0, #4294967295
  406328:	f000 b97a 	b.w	406620 <__aeabi_idiv0>
  40632c:	f1ad 0c08 	sub.w	ip, sp, #8
  406330:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  406334:	f000 f806 	bl	406344 <__udivmoddi4>
  406338:	f8dd e004 	ldr.w	lr, [sp, #4]
  40633c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  406340:	b004      	add	sp, #16
  406342:	4770      	bx	lr

00406344 <__udivmoddi4>:
  406344:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406348:	468c      	mov	ip, r1
  40634a:	460d      	mov	r5, r1
  40634c:	4604      	mov	r4, r0
  40634e:	9e08      	ldr	r6, [sp, #32]
  406350:	2b00      	cmp	r3, #0
  406352:	d151      	bne.n	4063f8 <__udivmoddi4+0xb4>
  406354:	428a      	cmp	r2, r1
  406356:	4617      	mov	r7, r2
  406358:	d96d      	bls.n	406436 <__udivmoddi4+0xf2>
  40635a:	fab2 fe82 	clz	lr, r2
  40635e:	f1be 0f00 	cmp.w	lr, #0
  406362:	d00b      	beq.n	40637c <__udivmoddi4+0x38>
  406364:	f1ce 0c20 	rsb	ip, lr, #32
  406368:	fa01 f50e 	lsl.w	r5, r1, lr
  40636c:	fa20 fc0c 	lsr.w	ip, r0, ip
  406370:	fa02 f70e 	lsl.w	r7, r2, lr
  406374:	ea4c 0c05 	orr.w	ip, ip, r5
  406378:	fa00 f40e 	lsl.w	r4, r0, lr
  40637c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  406380:	0c25      	lsrs	r5, r4, #16
  406382:	fbbc f8fa 	udiv	r8, ip, sl
  406386:	fa1f f987 	uxth.w	r9, r7
  40638a:	fb0a cc18 	mls	ip, sl, r8, ip
  40638e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  406392:	fb08 f309 	mul.w	r3, r8, r9
  406396:	42ab      	cmp	r3, r5
  406398:	d90a      	bls.n	4063b0 <__udivmoddi4+0x6c>
  40639a:	19ed      	adds	r5, r5, r7
  40639c:	f108 32ff 	add.w	r2, r8, #4294967295
  4063a0:	f080 8123 	bcs.w	4065ea <__udivmoddi4+0x2a6>
  4063a4:	42ab      	cmp	r3, r5
  4063a6:	f240 8120 	bls.w	4065ea <__udivmoddi4+0x2a6>
  4063aa:	f1a8 0802 	sub.w	r8, r8, #2
  4063ae:	443d      	add	r5, r7
  4063b0:	1aed      	subs	r5, r5, r3
  4063b2:	b2a4      	uxth	r4, r4
  4063b4:	fbb5 f0fa 	udiv	r0, r5, sl
  4063b8:	fb0a 5510 	mls	r5, sl, r0, r5
  4063bc:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4063c0:	fb00 f909 	mul.w	r9, r0, r9
  4063c4:	45a1      	cmp	r9, r4
  4063c6:	d909      	bls.n	4063dc <__udivmoddi4+0x98>
  4063c8:	19e4      	adds	r4, r4, r7
  4063ca:	f100 33ff 	add.w	r3, r0, #4294967295
  4063ce:	f080 810a 	bcs.w	4065e6 <__udivmoddi4+0x2a2>
  4063d2:	45a1      	cmp	r9, r4
  4063d4:	f240 8107 	bls.w	4065e6 <__udivmoddi4+0x2a2>
  4063d8:	3802      	subs	r0, #2
  4063da:	443c      	add	r4, r7
  4063dc:	eba4 0409 	sub.w	r4, r4, r9
  4063e0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4063e4:	2100      	movs	r1, #0
  4063e6:	2e00      	cmp	r6, #0
  4063e8:	d061      	beq.n	4064ae <__udivmoddi4+0x16a>
  4063ea:	fa24 f40e 	lsr.w	r4, r4, lr
  4063ee:	2300      	movs	r3, #0
  4063f0:	6034      	str	r4, [r6, #0]
  4063f2:	6073      	str	r3, [r6, #4]
  4063f4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4063f8:	428b      	cmp	r3, r1
  4063fa:	d907      	bls.n	40640c <__udivmoddi4+0xc8>
  4063fc:	2e00      	cmp	r6, #0
  4063fe:	d054      	beq.n	4064aa <__udivmoddi4+0x166>
  406400:	2100      	movs	r1, #0
  406402:	e886 0021 	stmia.w	r6, {r0, r5}
  406406:	4608      	mov	r0, r1
  406408:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40640c:	fab3 f183 	clz	r1, r3
  406410:	2900      	cmp	r1, #0
  406412:	f040 808e 	bne.w	406532 <__udivmoddi4+0x1ee>
  406416:	42ab      	cmp	r3, r5
  406418:	d302      	bcc.n	406420 <__udivmoddi4+0xdc>
  40641a:	4282      	cmp	r2, r0
  40641c:	f200 80fa 	bhi.w	406614 <__udivmoddi4+0x2d0>
  406420:	1a84      	subs	r4, r0, r2
  406422:	eb65 0503 	sbc.w	r5, r5, r3
  406426:	2001      	movs	r0, #1
  406428:	46ac      	mov	ip, r5
  40642a:	2e00      	cmp	r6, #0
  40642c:	d03f      	beq.n	4064ae <__udivmoddi4+0x16a>
  40642e:	e886 1010 	stmia.w	r6, {r4, ip}
  406432:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  406436:	b912      	cbnz	r2, 40643e <__udivmoddi4+0xfa>
  406438:	2701      	movs	r7, #1
  40643a:	fbb7 f7f2 	udiv	r7, r7, r2
  40643e:	fab7 fe87 	clz	lr, r7
  406442:	f1be 0f00 	cmp.w	lr, #0
  406446:	d134      	bne.n	4064b2 <__udivmoddi4+0x16e>
  406448:	1beb      	subs	r3, r5, r7
  40644a:	0c3a      	lsrs	r2, r7, #16
  40644c:	fa1f fc87 	uxth.w	ip, r7
  406450:	2101      	movs	r1, #1
  406452:	fbb3 f8f2 	udiv	r8, r3, r2
  406456:	0c25      	lsrs	r5, r4, #16
  406458:	fb02 3318 	mls	r3, r2, r8, r3
  40645c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406460:	fb0c f308 	mul.w	r3, ip, r8
  406464:	42ab      	cmp	r3, r5
  406466:	d907      	bls.n	406478 <__udivmoddi4+0x134>
  406468:	19ed      	adds	r5, r5, r7
  40646a:	f108 30ff 	add.w	r0, r8, #4294967295
  40646e:	d202      	bcs.n	406476 <__udivmoddi4+0x132>
  406470:	42ab      	cmp	r3, r5
  406472:	f200 80d1 	bhi.w	406618 <__udivmoddi4+0x2d4>
  406476:	4680      	mov	r8, r0
  406478:	1aed      	subs	r5, r5, r3
  40647a:	b2a3      	uxth	r3, r4
  40647c:	fbb5 f0f2 	udiv	r0, r5, r2
  406480:	fb02 5510 	mls	r5, r2, r0, r5
  406484:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  406488:	fb0c fc00 	mul.w	ip, ip, r0
  40648c:	45a4      	cmp	ip, r4
  40648e:	d907      	bls.n	4064a0 <__udivmoddi4+0x15c>
  406490:	19e4      	adds	r4, r4, r7
  406492:	f100 33ff 	add.w	r3, r0, #4294967295
  406496:	d202      	bcs.n	40649e <__udivmoddi4+0x15a>
  406498:	45a4      	cmp	ip, r4
  40649a:	f200 80b8 	bhi.w	40660e <__udivmoddi4+0x2ca>
  40649e:	4618      	mov	r0, r3
  4064a0:	eba4 040c 	sub.w	r4, r4, ip
  4064a4:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4064a8:	e79d      	b.n	4063e6 <__udivmoddi4+0xa2>
  4064aa:	4631      	mov	r1, r6
  4064ac:	4630      	mov	r0, r6
  4064ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4064b2:	f1ce 0420 	rsb	r4, lr, #32
  4064b6:	fa05 f30e 	lsl.w	r3, r5, lr
  4064ba:	fa07 f70e 	lsl.w	r7, r7, lr
  4064be:	fa20 f804 	lsr.w	r8, r0, r4
  4064c2:	0c3a      	lsrs	r2, r7, #16
  4064c4:	fa25 f404 	lsr.w	r4, r5, r4
  4064c8:	ea48 0803 	orr.w	r8, r8, r3
  4064cc:	fbb4 f1f2 	udiv	r1, r4, r2
  4064d0:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4064d4:	fb02 4411 	mls	r4, r2, r1, r4
  4064d8:	fa1f fc87 	uxth.w	ip, r7
  4064dc:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4064e0:	fb01 f30c 	mul.w	r3, r1, ip
  4064e4:	42ab      	cmp	r3, r5
  4064e6:	fa00 f40e 	lsl.w	r4, r0, lr
  4064ea:	d909      	bls.n	406500 <__udivmoddi4+0x1bc>
  4064ec:	19ed      	adds	r5, r5, r7
  4064ee:	f101 30ff 	add.w	r0, r1, #4294967295
  4064f2:	f080 808a 	bcs.w	40660a <__udivmoddi4+0x2c6>
  4064f6:	42ab      	cmp	r3, r5
  4064f8:	f240 8087 	bls.w	40660a <__udivmoddi4+0x2c6>
  4064fc:	3902      	subs	r1, #2
  4064fe:	443d      	add	r5, r7
  406500:	1aeb      	subs	r3, r5, r3
  406502:	fa1f f588 	uxth.w	r5, r8
  406506:	fbb3 f0f2 	udiv	r0, r3, r2
  40650a:	fb02 3310 	mls	r3, r2, r0, r3
  40650e:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  406512:	fb00 f30c 	mul.w	r3, r0, ip
  406516:	42ab      	cmp	r3, r5
  406518:	d907      	bls.n	40652a <__udivmoddi4+0x1e6>
  40651a:	19ed      	adds	r5, r5, r7
  40651c:	f100 38ff 	add.w	r8, r0, #4294967295
  406520:	d26f      	bcs.n	406602 <__udivmoddi4+0x2be>
  406522:	42ab      	cmp	r3, r5
  406524:	d96d      	bls.n	406602 <__udivmoddi4+0x2be>
  406526:	3802      	subs	r0, #2
  406528:	443d      	add	r5, r7
  40652a:	1aeb      	subs	r3, r5, r3
  40652c:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  406530:	e78f      	b.n	406452 <__udivmoddi4+0x10e>
  406532:	f1c1 0720 	rsb	r7, r1, #32
  406536:	fa22 f807 	lsr.w	r8, r2, r7
  40653a:	408b      	lsls	r3, r1
  40653c:	fa05 f401 	lsl.w	r4, r5, r1
  406540:	ea48 0303 	orr.w	r3, r8, r3
  406544:	fa20 fe07 	lsr.w	lr, r0, r7
  406548:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40654c:	40fd      	lsrs	r5, r7
  40654e:	ea4e 0e04 	orr.w	lr, lr, r4
  406552:	fbb5 f9fc 	udiv	r9, r5, ip
  406556:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40655a:	fb0c 5519 	mls	r5, ip, r9, r5
  40655e:	fa1f f883 	uxth.w	r8, r3
  406562:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  406566:	fb09 f408 	mul.w	r4, r9, r8
  40656a:	42ac      	cmp	r4, r5
  40656c:	fa02 f201 	lsl.w	r2, r2, r1
  406570:	fa00 fa01 	lsl.w	sl, r0, r1
  406574:	d908      	bls.n	406588 <__udivmoddi4+0x244>
  406576:	18ed      	adds	r5, r5, r3
  406578:	f109 30ff 	add.w	r0, r9, #4294967295
  40657c:	d243      	bcs.n	406606 <__udivmoddi4+0x2c2>
  40657e:	42ac      	cmp	r4, r5
  406580:	d941      	bls.n	406606 <__udivmoddi4+0x2c2>
  406582:	f1a9 0902 	sub.w	r9, r9, #2
  406586:	441d      	add	r5, r3
  406588:	1b2d      	subs	r5, r5, r4
  40658a:	fa1f fe8e 	uxth.w	lr, lr
  40658e:	fbb5 f0fc 	udiv	r0, r5, ip
  406592:	fb0c 5510 	mls	r5, ip, r0, r5
  406596:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40659a:	fb00 f808 	mul.w	r8, r0, r8
  40659e:	45a0      	cmp	r8, r4
  4065a0:	d907      	bls.n	4065b2 <__udivmoddi4+0x26e>
  4065a2:	18e4      	adds	r4, r4, r3
  4065a4:	f100 35ff 	add.w	r5, r0, #4294967295
  4065a8:	d229      	bcs.n	4065fe <__udivmoddi4+0x2ba>
  4065aa:	45a0      	cmp	r8, r4
  4065ac:	d927      	bls.n	4065fe <__udivmoddi4+0x2ba>
  4065ae:	3802      	subs	r0, #2
  4065b0:	441c      	add	r4, r3
  4065b2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4065b6:	eba4 0408 	sub.w	r4, r4, r8
  4065ba:	fba0 8902 	umull	r8, r9, r0, r2
  4065be:	454c      	cmp	r4, r9
  4065c0:	46c6      	mov	lr, r8
  4065c2:	464d      	mov	r5, r9
  4065c4:	d315      	bcc.n	4065f2 <__udivmoddi4+0x2ae>
  4065c6:	d012      	beq.n	4065ee <__udivmoddi4+0x2aa>
  4065c8:	b156      	cbz	r6, 4065e0 <__udivmoddi4+0x29c>
  4065ca:	ebba 030e 	subs.w	r3, sl, lr
  4065ce:	eb64 0405 	sbc.w	r4, r4, r5
  4065d2:	fa04 f707 	lsl.w	r7, r4, r7
  4065d6:	40cb      	lsrs	r3, r1
  4065d8:	431f      	orrs	r7, r3
  4065da:	40cc      	lsrs	r4, r1
  4065dc:	6037      	str	r7, [r6, #0]
  4065de:	6074      	str	r4, [r6, #4]
  4065e0:	2100      	movs	r1, #0
  4065e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4065e6:	4618      	mov	r0, r3
  4065e8:	e6f8      	b.n	4063dc <__udivmoddi4+0x98>
  4065ea:	4690      	mov	r8, r2
  4065ec:	e6e0      	b.n	4063b0 <__udivmoddi4+0x6c>
  4065ee:	45c2      	cmp	sl, r8
  4065f0:	d2ea      	bcs.n	4065c8 <__udivmoddi4+0x284>
  4065f2:	ebb8 0e02 	subs.w	lr, r8, r2
  4065f6:	eb69 0503 	sbc.w	r5, r9, r3
  4065fa:	3801      	subs	r0, #1
  4065fc:	e7e4      	b.n	4065c8 <__udivmoddi4+0x284>
  4065fe:	4628      	mov	r0, r5
  406600:	e7d7      	b.n	4065b2 <__udivmoddi4+0x26e>
  406602:	4640      	mov	r0, r8
  406604:	e791      	b.n	40652a <__udivmoddi4+0x1e6>
  406606:	4681      	mov	r9, r0
  406608:	e7be      	b.n	406588 <__udivmoddi4+0x244>
  40660a:	4601      	mov	r1, r0
  40660c:	e778      	b.n	406500 <__udivmoddi4+0x1bc>
  40660e:	3802      	subs	r0, #2
  406610:	443c      	add	r4, r7
  406612:	e745      	b.n	4064a0 <__udivmoddi4+0x15c>
  406614:	4608      	mov	r0, r1
  406616:	e708      	b.n	40642a <__udivmoddi4+0xe6>
  406618:	f1a8 0802 	sub.w	r8, r8, #2
  40661c:	443d      	add	r5, r7
  40661e:	e72b      	b.n	406478 <__udivmoddi4+0x134>

00406620 <__aeabi_idiv0>:
  406620:	4770      	bx	lr
  406622:	bf00      	nop
  406624:	00006425 	.word	0x00006425
  406628:	0000000d 	.word	0x0000000d

0040662c <_global_impure_ptr>:
  40662c:	20000028 0000000a 00464e49 00666e69     (.. ....INF.inf.
  40663c:	004e414e 006e616e 33323130 37363534     NAN.nan.01234567
  40664c:	42413938 46454443 00000000 33323130     89ABCDEF....0123
  40665c:	37363534 62613938 66656463 00000000     456789abcdef....
  40666c:	6c756e28 0000296c 00000030              (null)..0...

00406678 <blanks.7223>:
  406678:	20202020 20202020 20202020 20202020                     

00406688 <zeroes.7224>:
  406688:	30303030 30303030 30303030 30303030     0000000000000000
  406698:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4066a8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004066b8 <__mprec_bigtens>:
  4066b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4066c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4066d8:	7f73bf3c 75154fdd                       <.s..O.u

004066e0 <__mprec_tens>:
  4066e0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4066f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  406700:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  406710:	00000000 412e8480 00000000 416312d0     .......A......cA
  406720:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  406730:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  406740:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  406750:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  406760:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  406770:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  406780:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  406790:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4067a0:	79d99db4 44ea7843                       ...yCx.D

004067a8 <p05.6055>:
  4067a8:	00000005 00000019 0000007d              ........}...

004067b4 <_ctype_>:
  4067b4:	20202000 20202020 28282020 20282828     .         ((((( 
  4067c4:	20202020 20202020 20202020 20202020                     
  4067d4:	10108820 10101010 10101010 10101010      ...............
  4067e4:	04040410 04040404 10040404 10101010     ................
  4067f4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  406804:	01010101 01010101 01010101 10101010     ................
  406814:	42421010 42424242 02020202 02020202     ..BBBBBB........
  406824:	02020202 02020202 02020202 10101010     ................
  406834:	00000020 00000000 00000000 00000000      ...............
	...

004068b8 <_init>:
  4068b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4068ba:	bf00      	nop
  4068bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4068be:	bc08      	pop	{r3}
  4068c0:	469e      	mov	lr, r3
  4068c2:	4770      	bx	lr

004068c4 <__init_array_start>:
  4068c4:	00402ac1 	.word	0x00402ac1

004068c8 <__frame_dummy_init_array_entry>:
  4068c8:	004000f1                                ..@.

004068cc <_fini>:
  4068cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4068ce:	bf00      	nop
  4068d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4068d2:	bc08      	pop	{r3}
  4068d4:	469e      	mov	lr, r3
  4068d6:	4770      	bx	lr

004068d8 <__fini_array_start>:
  4068d8:	004000cd 	.word	0x004000cd
