<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p72" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_72{left:86px;bottom:1140px;letter-spacing:-0.13px;word-spacing:-0.06px;}
#t2_72{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_72{left:133px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_72{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t5_72{left:138px;bottom:1046px;}
#t6_72{left:165px;bottom:1046px;letter-spacing:0.09px;word-spacing:0.01px;}
#t7_72{left:138px;bottom:1010px;}
#t8_72{left:165px;bottom:1010px;letter-spacing:0.12px;}
#t9_72{left:193px;bottom:1010px;letter-spacing:0.08px;}
#ta_72{left:211px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.04px;}
#tb_72{left:269px;bottom:1010px;letter-spacing:-0.25px;}
#tc_72{left:311px;bottom:1010px;letter-spacing:0.11px;word-spacing:-0.01px;}
#td_72{left:137px;bottom:973px;}
#te_72{left:165px;bottom:973px;letter-spacing:0.12px;}
#tf_72{left:193px;bottom:974px;letter-spacing:-0.23px;}
#tg_72{left:218px;bottom:973px;letter-spacing:0.09px;word-spacing:0.02px;}
#th_72{left:276px;bottom:974px;letter-spacing:-0.16px;}
#ti_72{left:320px;bottom:973px;letter-spacing:0.09px;word-spacing:0.01px;}
#tj_72{left:137px;bottom:936px;}
#tk_72{left:165px;bottom:936px;letter-spacing:0.12px;}
#tl_72{left:193px;bottom:937px;letter-spacing:-0.2px;}
#tm_72{left:222px;bottom:936px;letter-spacing:0.09px;}
#tn_72{left:248px;bottom:937px;letter-spacing:-0.13px;}
#to_72{left:279px;bottom:936px;letter-spacing:0.1px;word-spacing:0.02px;}
#tp_72{left:343px;bottom:937px;letter-spacing:-0.25px;}
#tq_72{left:385px;bottom:936px;letter-spacing:0.1px;word-spacing:0.03px;}
#tr_72{left:138px;bottom:900px;letter-spacing:0.09px;word-spacing:0.03px;}
#ts_72{left:517px;bottom:900px;letter-spacing:-0.09px;}
#tt_72{left:534px;bottom:900px;letter-spacing:0.1px;word-spacing:0.01px;}
#tu_72{left:593px;bottom:900px;letter-spacing:-0.25px;}
#tv_72{left:635px;bottom:900px;letter-spacing:0.07px;word-spacing:0.01px;}
#tw_72{left:137px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.16px;}
#tx_72{left:331px;bottom:882px;letter-spacing:-0.16px;}
#ty_72{left:361px;bottom:881px;letter-spacing:0.13px;}
#tz_72{left:387px;bottom:882px;letter-spacing:-0.18px;}
#t10_72{left:417px;bottom:881px;letter-spacing:0.1px;word-spacing:-0.17px;}
#t11_72{left:481px;bottom:882px;letter-spacing:-0.27px;}
#t12_72{left:523px;bottom:881px;letter-spacing:0.11px;word-spacing:-0.17px;}
#t13_72{left:676px;bottom:882px;letter-spacing:-0.14px;}
#t14_72{left:701px;bottom:881px;letter-spacing:0.08px;word-spacing:-0.1px;}
#t15_72{left:759px;bottom:882px;letter-spacing:-0.16px;}
#t16_72{left:803px;bottom:881px;letter-spacing:0.1px;}
#t17_72{left:137px;bottom:863px;letter-spacing:0.09px;}
#t18_72{left:110px;bottom:823px;letter-spacing:0.14px;}
#t19_72{left:160px;bottom:823px;letter-spacing:0.17px;word-spacing:0.04px;}
#t1a_72{left:138px;bottom:784px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1b_72{left:138px;bottom:747px;letter-spacing:0.12px;word-spacing:-0.01px;}
#t1c_72{left:138px;bottom:710px;}
#t1d_72{left:165px;bottom:710px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t1e_72{left:165px;bottom:692px;letter-spacing:0.11px;}
#t1f_72{left:138px;bottom:655px;}
#t1g_72{left:165px;bottom:655px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1h_72{left:165px;bottom:637px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1i_72{left:165px;bottom:618px;letter-spacing:0.11px;word-spacing:-0.04px;}
#t1j_72{left:420px;bottom:619px;letter-spacing:-0.13px;}
#t1k_72{left:471px;bottom:619px;letter-spacing:-0.01px;}
#t1l_72{left:137px;bottom:582px;}
#t1m_72{left:165px;bottom:582px;letter-spacing:0.11px;word-spacing:-0.58px;}
#t1n_72{left:165px;bottom:563px;letter-spacing:0.11px;}
#t1o_72{left:165px;bottom:545px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1p_72{left:428px;bottom:546px;letter-spacing:-0.14px;}
#t1q_72{left:464px;bottom:545px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1r_72{left:522px;bottom:546px;letter-spacing:-0.14px;}
#t1s_72{left:573px;bottom:545px;letter-spacing:-0.01px;}
#t1t_72{left:138px;bottom:508px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1u_72{left:138px;bottom:490px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1v_72{left:138px;bottom:472px;letter-spacing:0.11px;word-spacing:-0.23px;}
#t1w_72{left:138px;bottom:453px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1x_72{left:138px;bottom:435px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t1y_72{left:138px;bottom:398px;letter-spacing:0.11px;word-spacing:-0.07px;}
#t1z_72{left:199px;bottom:398px;letter-spacing:0.1px;word-spacing:-0.08px;}
#t20_72{left:138px;bottom:380px;letter-spacing:0.09px;word-spacing:0.04px;}
#t21_72{left:371px;bottom:347px;letter-spacing:0.07px;word-spacing:0.05px;}
#t22_72{left:252.1px;bottom:263.6px;letter-spacing:-0.26px;}
#t23_72{left:254.4px;bottom:305px;letter-spacing:0.01px;}
#t24_72{left:279.6px;bottom:269.9px;letter-spacing:-0.17px;}
#t25_72{left:281.9px;bottom:311px;letter-spacing:-0.03px;}
#t26_72{left:310.7px;bottom:270.8px;letter-spacing:-0.11px;}
#t27_72{left:313px;bottom:305.8px;}
#t28_72{left:340.8px;bottom:257.6px;letter-spacing:-0.14px;}
#t29_72{left:342.9px;bottom:308.6px;letter-spacing:0.01px;}
#t2a_72{left:368.3px;bottom:257.2px;letter-spacing:-0.13px;}
#t2b_72{left:370.4px;bottom:308.4px;letter-spacing:-0.01px;}
#t2c_72{left:491px;bottom:258px;letter-spacing:-0.13px;word-spacing:-0.05px;}
#t2d_72{left:241px;bottom:231px;}
#t2e_72{left:263px;bottom:231px;}
#t2f_72{left:299px;bottom:231px;}
#t2g_72{left:330px;bottom:231px;}
#t2h_72{left:357px;bottom:231px;}
#t2i_72{left:379px;bottom:231px;letter-spacing:-0.11px;}
#t2j_72{left:241px;bottom:206px;}
#t2k_72{left:263px;bottom:206px;}
#t2l_72{left:299px;bottom:206px;}
#t2m_72{left:330px;bottom:206px;}
#t2n_72{left:357px;bottom:206px;}
#t2o_72{left:379px;bottom:206px;letter-spacing:-0.11px;}
#t2p_72{left:241px;bottom:182px;}
#t2q_72{left:263px;bottom:182px;}
#t2r_72{left:295px;bottom:182px;}
#t2s_72{left:303px;bottom:182px;}
#t2t_72{left:330px;bottom:182px;}
#t2u_72{left:357px;bottom:182px;}
#t2v_72{left:379px;bottom:182px;letter-spacing:-0.11px;}
#t2w_72{left:241px;bottom:157px;}
#t2x_72{left:263px;bottom:157px;}
#t2y_72{left:295px;bottom:157px;}
#t2z_72{left:303px;bottom:157px;}
#t30_72{left:330px;bottom:157px;}
#t31_72{left:357px;bottom:157px;}
#t32_72{left:379px;bottom:157px;letter-spacing:-0.2px;word-spacing:0.05px;}
#t33_72{left:241px;bottom:133px;}
#t34_72{left:263px;bottom:133px;}
#t35_72{left:295px;bottom:133px;}
#t36_72{left:303px;bottom:133px;}
#t37_72{left:330px;bottom:133px;}
#t38_72{left:357px;bottom:133px;}
#t39_72{left:379px;bottom:133px;letter-spacing:-0.1px;}

.s1_72{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_72{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_72{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s4_72{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.s5_72{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_72{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_72{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.s8_72{font-size:15px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s9_72{font-size:11px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.sa_72{font-size:14px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.sb_72{font-size:14px;font-family:SymbolMT_mx;color:#000;}
.t.m0_72{transform:matrix(0,-1,1,0,0,0);}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts72" type="text/css" >

@font-face {
	font-family: SymbolMT_mx;
	src: url("fonts/SymbolMT_mx.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg72Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg72" style="-webkit-user-select: none;"><object width="935" height="1210" data="72/72.svg" type="image/svg+xml" id="pdf72" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_72" class="t s1_72">Interrupts and Exceptions </span>
<span id="t2_72" class="t s2_72">72 </span><span id="t3_72" class="t s2_72">MIPS® Architecture For Programmers Vol. III: MIPS32® / microMIPS32™ Privileged Resource Architecture, Rev. 6.02 </span>
<span id="t4_72" class="t s3_72">An interrupt is only taken when all of the following are true: </span>
<span id="t5_72" class="t s3_72">• </span><span id="t6_72" class="t s3_72">A specific request for interrupt service is made, as a function of the interrupt mode, described below. </span>
<span id="t7_72" class="t s3_72">• </span><span id="t8_72" class="t s3_72">The </span><span id="t9_72" class="t s4_72">IE </span><span id="ta_72" class="t s3_72">bit in the </span><span id="tb_72" class="t s5_72">Status </span><span id="tc_72" class="t s3_72">register is a one. </span>
<span id="td_72" class="t s3_72">• </span><span id="te_72" class="t s3_72">The </span><span id="tf_72" class="t s5_72">DM </span><span id="tg_72" class="t s3_72">bit in the </span><span id="th_72" class="t s5_72">Debug </span><span id="ti_72" class="t s3_72">register is a zero (for processors implementing EJTAG) </span>
<span id="tj_72" class="t s3_72">• </span><span id="tk_72" class="t s3_72">The </span><span id="tl_72" class="t s5_72">EXL </span><span id="tm_72" class="t s3_72">and </span><span id="tn_72" class="t s5_72">ERL </span><span id="to_72" class="t s3_72">bits in the </span><span id="tp_72" class="t s5_72">Status </span><span id="tq_72" class="t s3_72">register are both zero. </span>
<span id="tr_72" class="t s3_72">Logically, the request for interrupt service is ANDed with the </span><span id="ts_72" class="t s5_72">IE </span><span id="tt_72" class="t s3_72">bit of the </span><span id="tu_72" class="t s5_72">Status </span><span id="tv_72" class="t s3_72">register. The final interrupt request </span>
<span id="tw_72" class="t s3_72">is then asserted only if both the </span><span id="tx_72" class="t s5_72">EXL </span><span id="ty_72" class="t s3_72">and </span><span id="tz_72" class="t s5_72">ERL </span><span id="t10_72" class="t s3_72">bits in the </span><span id="t11_72" class="t s5_72">Status </span><span id="t12_72" class="t s3_72">register are zero, and the </span><span id="t13_72" class="t s5_72">DM </span><span id="t14_72" class="t s3_72">bit in the </span><span id="t15_72" class="t s5_72">Debug </span><span id="t16_72" class="t s3_72">register </span>
<span id="t17_72" class="t s3_72">is zero, corresponding to a non-exception, non-error, non-debug processing mode, respectively. </span>
<span id="t18_72" class="t s6_72">6.1.1 </span><span id="t19_72" class="t s6_72">Interrupt Modes </span>
<span id="t1a_72" class="t s3_72">An implementation of Release 1 of the Architecture only implements interrupt compatibility mode. </span>
<span id="t1b_72" class="t s3_72">An implementation of Release 2 of the Architecture may implement up to three interrupt modes: </span>
<span id="t1c_72" class="t s3_72">• </span><span id="t1d_72" class="t s3_72">Interrupt compatibility mode, which acts identically to that in an implementation of Release 1 of the Architec- </span>
<span id="t1e_72" class="t s3_72">ture. This mode is required. </span>
<span id="t1f_72" class="t s3_72">• </span><span id="t1g_72" class="t s3_72">Vectored Interrupt (VI) mode, which adds the ability to prioritize and vector interrupts to a handler dedicated to </span>
<span id="t1h_72" class="t s3_72">that interrupt, and to assign a GPR shadow set for use during interrupt processing. This mode is optional and its </span>
<span id="t1i_72" class="t s3_72">presence is denoted by the VInt bit in the </span><span id="t1j_72" class="t s5_72">Config3 </span><span id="t1k_72" class="t s3_72">register. </span>
<span id="t1l_72" class="t s3_72">• </span><span id="t1m_72" class="t s3_72">External Interrupt Controller (EIC) mode, which redefines the way in which interrupts are handled to provide full </span>
<span id="t1n_72" class="t s3_72">support for an external interrupt controller handling prioritization and vectoring of interrupts. This mode is </span>
<span id="t1o_72" class="t s3_72">optional and its presence is denoted by the </span><span id="t1p_72" class="t s5_72">VEIC </span><span id="t1q_72" class="t s3_72">bit in the </span><span id="t1r_72" class="t s5_72">Config3 </span><span id="t1s_72" class="t s3_72">register. </span>
<span id="t1t_72" class="t s3_72">A compatible implementation of Release 2 of the Architecture must implement interrupt compatibility mode, and </span>
<span id="t1u_72" class="t s3_72">may optionally implement one or both vectored interrupt modes. Inclusion of the optional modes may be done selec- </span>
<span id="t1v_72" class="t s3_72">tively in the implementation of the processor, or they may always be implemented and be dynamically enabled based </span>
<span id="t1w_72" class="t s3_72">on coprocessor 0 control bits. The reset state of the processor is to interrupt compatibility mode such that an imple- </span>
<span id="t1x_72" class="t s3_72">mentation of Release 2 of the Architecture is fully compatible with implementations of Release 1 of the Architecture. </span>
<span id="t1y_72" class="t s7_72">Table 6.1 </span><span id="t1z_72" class="t s3_72">shows the current interrupt mode of the processor as a function of the coprocessor 0 register fields that can </span>
<span id="t20_72" class="t s3_72">affect the mode. </span>
<span id="t21_72" class="t s8_72">Table 6.1 Interrupt Modes </span>
<span id="t22_72" class="t m0_72 s1_72">Status </span>
<span id="t23_72" class="t m0_72 s9_72">BEV </span>
<span id="t24_72" class="t m0_72 s1_72">Cause </span>
<span id="t25_72" class="t m0_72 s9_72">IV </span>
<span id="t26_72" class="t m0_72 s1_72">IntCtl </span>
<span id="t27_72" class="t m0_72 s9_72">VS </span>
<span id="t28_72" class="t m0_72 s1_72">Config3 </span>
<span id="t29_72" class="t m0_72 s9_72">VINT </span>
<span id="t2a_72" class="t m0_72 s1_72">Config3 </span>
<span id="t2b_72" class="t m0_72 s9_72">VEIC </span>
<span id="t2c_72" class="t s1_72">Interrupt Mode </span>
<span id="t2d_72" class="t sa_72">1 </span><span id="t2e_72" class="t sa_72">x </span><span id="t2f_72" class="t sa_72">x </span><span id="t2g_72" class="t sa_72">x </span><span id="t2h_72" class="t sa_72">x </span><span id="t2i_72" class="t sa_72">Compatibility </span>
<span id="t2j_72" class="t sa_72">x </span><span id="t2k_72" class="t sa_72">0 </span><span id="t2l_72" class="t sa_72">x </span><span id="t2m_72" class="t sa_72">x </span><span id="t2n_72" class="t sa_72">x </span><span id="t2o_72" class="t sa_72">Compatibility </span>
<span id="t2p_72" class="t sa_72">x </span><span id="t2q_72" class="t sa_72">x </span><span id="t2r_72" class="t sb_72"></span><span id="t2s_72" class="t sa_72">0 </span><span id="t2t_72" class="t sa_72">x </span><span id="t2u_72" class="t sa_72">x </span><span id="t2v_72" class="t sa_72">Compatibility </span>
<span id="t2w_72" class="t sa_72">0 </span><span id="t2x_72" class="t sa_72">1 </span><span id="t2y_72" class="t sb_72"></span><span id="t2z_72" class="t sa_72">0 </span><span id="t30_72" class="t sa_72">1 </span><span id="t31_72" class="t sa_72">0 </span><span id="t32_72" class="t sa_72">Vectored Interrupt </span>
<span id="t33_72" class="t sa_72">0 </span><span id="t34_72" class="t sa_72">1 </span><span id="t35_72" class="t sb_72"></span><span id="t36_72" class="t sa_72">0 </span><span id="t37_72" class="t sa_72">x </span><span id="t38_72" class="t sa_72">1 </span><span id="t39_72" class="t sa_72">External Interrupt Controller </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
