###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       300463   # Number of WRITE/WRITEP commands
num_reads_done                 =      1828190   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1458533   # Number of read row buffer hits
num_read_cmds                  =      1828177   # Number of READ/READP commands
num_writes_done                =       300506   # Number of read requests issued
num_write_row_hits             =       218609   # Number of write row buffer hits
num_act_cmds                   =       456069   # Number of ACT commands
num_pre_cmds                   =       456041   # Number of PRE commands
num_ondemand_pres              =       428888   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9640974   # Cyles of rank active rank.0
rank_active_cycles.1           =      9547873   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       359026   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       452127   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2040293   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        39665   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9499   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6291   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5173   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3923   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3004   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2404   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         2027   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1396   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        15139   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           29   # Write cmd latency (cycles)
write_latency[20-39]           =          156   # Write cmd latency (cycles)
write_latency[40-59]           =          187   # Write cmd latency (cycles)
write_latency[60-79]           =          341   # Write cmd latency (cycles)
write_latency[80-99]           =          475   # Write cmd latency (cycles)
write_latency[100-119]         =          637   # Write cmd latency (cycles)
write_latency[120-139]         =          882   # Write cmd latency (cycles)
write_latency[140-159]         =         1085   # Write cmd latency (cycles)
write_latency[160-179]         =         1364   # Write cmd latency (cycles)
write_latency[180-199]         =         1648   # Write cmd latency (cycles)
write_latency[200-]            =       293659   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           19   # Read request latency (cycles)
read_latency[20-39]            =       305090   # Read request latency (cycles)
read_latency[40-59]            =       142111   # Read request latency (cycles)
read_latency[60-79]            =       148732   # Read request latency (cycles)
read_latency[80-99]            =       107491   # Read request latency (cycles)
read_latency[100-119]          =        91067   # Read request latency (cycles)
read_latency[120-139]          =        81030   # Read request latency (cycles)
read_latency[140-159]          =        69008   # Read request latency (cycles)
read_latency[160-179]          =        61197   # Read request latency (cycles)
read_latency[180-199]          =        54792   # Read request latency (cycles)
read_latency[200-]             =       767653   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49991e+09   # Write energy
read_energy                    =  7.37121e+09   # Read energy
act_energy                     =   1.2478e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.72332e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.17021e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01597e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.95787e+09   # Active standby energy rank.1
average_read_latency           =      298.101   # Average read request latency (cycles)
average_interarrival           =      4.69745   # Average request interarrival latency (cycles)
total_energy                   =  2.31868e+10   # Total energy (pJ)
average_power                  =      2318.68   # Average power (mW)
average_bandwidth              =      18.1649   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       300268   # Number of WRITE/WRITEP commands
num_reads_done                 =      1863408   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1497911   # Number of read row buffer hits
num_read_cmds                  =      1863402   # Number of READ/READP commands
num_writes_done                =       300309   # Number of read requests issued
num_write_row_hits             =       220555   # Number of write row buffer hits
num_act_cmds                   =       450112   # Number of ACT commands
num_pre_cmds                   =       450083   # Number of PRE commands
num_ondemand_pres              =       422957   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9617509   # Cyles of rank active rank.0
rank_active_cycles.1           =      9576036   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       382491   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       423964   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2075853   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        40305   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9282   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         6267   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5119   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3692   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         2785   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2375   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1935   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1302   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        14865   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           19   # Write cmd latency (cycles)
write_latency[20-39]           =          103   # Write cmd latency (cycles)
write_latency[40-59]           =          135   # Write cmd latency (cycles)
write_latency[60-79]           =          254   # Write cmd latency (cycles)
write_latency[80-99]           =          418   # Write cmd latency (cycles)
write_latency[100-119]         =          574   # Write cmd latency (cycles)
write_latency[120-139]         =          717   # Write cmd latency (cycles)
write_latency[140-159]         =          947   # Write cmd latency (cycles)
write_latency[160-179]         =         1217   # Write cmd latency (cycles)
write_latency[180-199]         =         1496   # Write cmd latency (cycles)
write_latency[200-]            =       294388   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           11   # Read request latency (cycles)
read_latency[20-39]            =       305542   # Read request latency (cycles)
read_latency[40-59]            =       142246   # Read request latency (cycles)
read_latency[60-79]            =       143346   # Read request latency (cycles)
read_latency[80-99]            =       104898   # Read request latency (cycles)
read_latency[100-119]          =        88760   # Read request latency (cycles)
read_latency[120-139]          =        78993   # Read request latency (cycles)
read_latency[140-159]          =        68032   # Read request latency (cycles)
read_latency[160-179]          =        60427   # Read request latency (cycles)
read_latency[180-199]          =        54289   # Read request latency (cycles)
read_latency[200-]             =       816864   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  1.49894e+09   # Write energy
read_energy                    =  7.51324e+09   # Read energy
act_energy                     =  1.23151e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.83596e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.03503e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.00133e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.97545e+09   # Active standby energy rank.1
average_read_latency           =      328.008   # Average read request latency (cycles)
average_interarrival           =      4.62154   # Average request interarrival latency (cycles)
total_energy                   =  2.33122e+10   # Total energy (pJ)
average_power                  =      2331.22   # Average power (mW)
average_bandwidth              =      18.4637   # Average bandwidth
