$comment
	File created using the following command:
		vcd file addressDecoder.msim.vcd -direction
$end
$date
	Fri Oct 04 14:47:28 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module addressdecoder_vhd_vec_tst $end
$var wire 1 ! endereco [3] $end
$var wire 1 " endereco [2] $end
$var wire 1 # endereco [1] $end
$var wire 1 $ endereco [0] $end
$var wire 1 % outBaseTempo $end
$var wire 1 & outDisplay0 $end
$var wire 1 ' outDisplay1 $end
$var wire 1 ( outDisplay2 $end
$var wire 1 ) outDisplay3 $end
$var wire 1 * outDisplay4 $end
$var wire 1 + outDisplay5 $end
$var wire 1 , outIncHor $end
$var wire 1 - outIncMin $end
$var wire 1 . outMudaHor $end
$var wire 1 / outZeraBase $end
$var wire 1 0 outZeraIncHor $end
$var wire 1 1 outZeraIncMin $end
$var wire 1 2 outZeraMudaHor $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var wire 1 6 devoe $end
$var wire 1 7 devclrn $end
$var wire 1 8 devpor $end
$var wire 1 9 ww_devoe $end
$var wire 1 : ww_devclrn $end
$var wire 1 ; ww_devpor $end
$var wire 1 < ww_endereco [3] $end
$var wire 1 = ww_endereco [2] $end
$var wire 1 > ww_endereco [1] $end
$var wire 1 ? ww_endereco [0] $end
$var wire 1 @ ww_outBaseTempo $end
$var wire 1 A ww_outDisplay0 $end
$var wire 1 B ww_outDisplay1 $end
$var wire 1 C ww_outDisplay2 $end
$var wire 1 D ww_outDisplay3 $end
$var wire 1 E ww_outDisplay4 $end
$var wire 1 F ww_outDisplay5 $end
$var wire 1 G ww_outMudaHor $end
$var wire 1 H ww_outIncMin $end
$var wire 1 I ww_outIncHor $end
$var wire 1 J ww_outZeraBase $end
$var wire 1 K ww_outZeraMudaHor $end
$var wire 1 L ww_outZeraIncMin $end
$var wire 1 M ww_outZeraIncHor $end
$var wire 1 N \outBaseTempo~output_o\ $end
$var wire 1 O \outDisplay0~output_o\ $end
$var wire 1 P \outDisplay1~output_o\ $end
$var wire 1 Q \outDisplay2~output_o\ $end
$var wire 1 R \outDisplay3~output_o\ $end
$var wire 1 S \outDisplay4~output_o\ $end
$var wire 1 T \outDisplay5~output_o\ $end
$var wire 1 U \outMudaHor~output_o\ $end
$var wire 1 V \outIncMin~output_o\ $end
$var wire 1 W \outIncHor~output_o\ $end
$var wire 1 X \outZeraBase~output_o\ $end
$var wire 1 Y \outZeraMudaHor~output_o\ $end
$var wire 1 Z \outZeraIncMin~output_o\ $end
$var wire 1 [ \outZeraIncHor~output_o\ $end
$var wire 1 \ \endereco[1]~input_o\ $end
$var wire 1 ] \endereco[0]~input_o\ $end
$var wire 1 ^ \endereco[3]~input_o\ $end
$var wire 1 _ \endereco[2]~input_o\ $end
$var wire 1 ` \Equal0~0_combout\ $end
$var wire 1 a \comb~216_combout\ $end
$var wire 1 b \outBaseTempo$latch~combout\ $end
$var wire 1 c \comb~191_combout\ $end
$var wire 1 d \comb~190_combout\ $end
$var wire 1 e \outDisplay0$latch~combout\ $end
$var wire 1 f \comb~192_combout\ $end
$var wire 1 g \comb~193_combout\ $end
$var wire 1 h \outDisplay1$latch~combout\ $end
$var wire 1 i \comb~194_combout\ $end
$var wire 1 j \comb~195_combout\ $end
$var wire 1 k \outDisplay2$latch~combout\ $end
$var wire 1 l \comb~196_combout\ $end
$var wire 1 m \comb~197_combout\ $end
$var wire 1 n \outDisplay3$latch~combout\ $end
$var wire 1 o \comb~199_combout\ $end
$var wire 1 p \comb~198_combout\ $end
$var wire 1 q \outDisplay4$latch~combout\ $end
$var wire 1 r \comb~201_combout\ $end
$var wire 1 s \comb~200_combout\ $end
$var wire 1 t \outDisplay5$latch~combout\ $end
$var wire 1 u \comb~202_combout\ $end
$var wire 1 v \comb~203_combout\ $end
$var wire 1 w \outMudaHor$latch~combout\ $end
$var wire 1 x \comb~204_combout\ $end
$var wire 1 y \comb~205_combout\ $end
$var wire 1 z \outIncMin$latch~combout\ $end
$var wire 1 { \comb~206_combout\ $end
$var wire 1 | \comb~207_combout\ $end
$var wire 1 } \outIncHor$latch~combout\ $end
$var wire 1 ~ \comb~215_combout\ $end
$var wire 1 !! \comb~214_combout\ $end
$var wire 1 "! \outZeraBase$latch~combout\ $end
$var wire 1 #! \comb~209_combout\ $end
$var wire 1 $! \comb~208_combout\ $end
$var wire 1 %! \outZeraMudaHor$latch~combout\ $end
$var wire 1 &! \comb~211_combout\ $end
$var wire 1 '! \comb~210_combout\ $end
$var wire 1 (! \outZeraIncMin$latch~combout\ $end
$var wire 1 )! \comb~212_combout\ $end
$var wire 1 *! \comb~213_combout\ $end
$var wire 1 +! \outZeraIncHor$latch~combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1%
0&
0'
0(
0)
0*
0+
0,
0-
0.
0/
00
01
02
03
14
x5
16
17
18
19
1:
1;
1@
0A
0B
0C
0D
0E
0F
0G
0H
0I
0J
0K
0L
0M
1N
0O
0P
0Q
0R
0S
0T
0U
0V
0W
0X
0Y
0Z
0[
0\
0]
0^
0_
1`
0a
1b
0c
1d
0e
1f
0g
0h
1i
0j
0k
1l
0m
0n
0o
1p
0q
0r
1s
0t
1u
0v
0w
1x
0y
0z
1{
0|
0}
0~
1!!
0"!
0#!
1$!
0%!
0&!
1'!
0(!
1)!
0*!
0+!
0!
0"
0#
0$
0<
0=
0>
0?
$end
#70000
1$
1?
1]
0`
1a
1c
0d
1e
0b
0N
1O
0@
1A
0%
1&
#140000
0$
1#
0?
1>
1\
0]
0c
1d
0f
1g
1h
0e
0O
1P
0A
1B
0&
1'
#210000
1$
1?
1]
1f
0g
0i
1j
1k
0h
0P
1Q
0B
1C
0'
1(
#280000
0$
0#
1"
0?
0>
1=
1_
0\
0]
1i
0j
0l
1m
1n
0k
0Q
1R
0C
1D
0(
1)
#350000
1$
1?
1]
1l
0m
1o
0p
1q
0n
0R
1S
0D
1E
0)
1*
#420000
0$
1#
0?
1>
1\
0]
0o
1p
1r
0s
1t
0q
0S
1T
0E
1F
0*
1+
#490000
1$
1?
1]
0r
1s
0u
1v
1w
0t
0T
1U
0F
1G
0+
1.
#560000
0$
0#
0"
1!
0?
0>
0=
1<
1^
0_
0\
0]
1u
0v
0x
1y
1z
0w
0U
1V
0G
1H
0.
1-
#630000
1$
1?
1]
1x
0y
0{
1|
1}
0z
0V
1W
0H
1I
0-
1,
#700000
0$
1#
0?
1>
1\
0]
1{
0|
1~
0!!
1"!
0}
0W
1X
0I
1J
0,
1/
#770000
1$
1?
1]
0~
1!!
1#!
0$!
1%!
0"!
0X
1Y
0J
1K
0/
12
#840000
0$
0#
1"
0?
0>
1=
1_
0\
0]
0#!
1$!
1&!
0'!
1(!
0%!
0Y
1Z
0K
1L
02
11
#910000
1$
1?
1]
0&!
1'!
0)!
1*!
1+!
0(!
0Z
1[
0L
1M
01
10
#980000
0$
1#
0?
1>
1\
0]
0a
0d
0f
0i
0l
0p
0s
0u
0x
0{
0!!
0$!
0'!
0*!
#1000000
