From 01585927d920762531c7a93866527f6697d7c589 Mon Sep 17 00:00:00 2001
From: timyao <tim.yao@amlogic.com>
Date: Thu, 5 Dec 2013 12:21:02 -0800
Subject: [PATCH 2377/5965] Use CLK_GATE_ON/OFF() to control DOS/PARSER clk
 gates from clk81.

---
 drivers/amlogic/amports/amstream.c | 7 +++++++
 drivers/amlogic/amports/encoder.c  | 5 +++++
 2 files changed, 12 insertions(+)

diff --git a/drivers/amlogic/amports/amstream.c b/drivers/amlogic/amports/amstream.c
index 31eee28b7fba..e810c27fb1fe 100755
--- a/drivers/amlogic/amports/amstream.c
+++ b/drivers/amlogic/amports/amstream.c
@@ -52,6 +52,7 @@
 #include <asm/uaccess.h>
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON6
 #include <mach/mod_gate.h>
+#include <mach/power_gate.h>
 #endif
 #include "streambuf.h"
 #include "streambuf_reg.h"
@@ -1044,7 +1045,10 @@ static int amstream_open(struct inode *inode, struct file *file)
     }
 
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+    CLK_GATE_ON(HIU_PARSER_TOP);
+
     if (this->type & PORT_TYPE_VIDEO) {
+        CLK_GATE_ON(DOS);
         vdec_poweron(VDEC_1);
         memset(&amstream_dec_info, 0, sizeof(amstream_dec_info));
     }
@@ -1100,7 +1104,10 @@ static int amstream_release(struct inode *inode, struct file *file)
 
     if (this->type & PORT_TYPE_VIDEO) {
         vdec_poweroff(VDEC_1);
+        CLK_GATE_OFF(DOS);
     }
+
+    CLK_GATE_OFF(HIU_PARSER_TOP);
 #elif MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON6
     switch_mod_gate_by_name("audio", 0);
     switch_mod_gate_by_name("vdec", 0);
diff --git a/drivers/amlogic/amports/encoder.c b/drivers/amlogic/amports/encoder.c
index 69354f77f984..7c460972e6c6 100755
--- a/drivers/amlogic/amports/encoder.c
+++ b/drivers/amlogic/amports/encoder.c
@@ -17,6 +17,7 @@
 #include <linux/dma-mapping.h>
 #include <linux/platform_device.h>
 #include <mach/am_regs.h>
+#include <mach/power_gate.h>
 #include <plat/io.h>
 #include <linux/ctype.h>
 #include <linux/amlogic/amports/ptsserv.h>
@@ -1046,6 +1047,8 @@ static s32 avc_poweron(void)
 	data32 = 0;
 	enable_hcoder_ddr_access();
 #if MESON_CPU_TYPE >= MESON_CPU_TYPE_MESON8
+	CLK_GATE_ON(DOS);
+
 	data32 = READ_AOREG(AO_RTI_PWR_CNTL_REG0);
 	data32 = data32 & (~(0x18));
 	WRITE_AOREG(AO_RTI_PWR_CNTL_REG0, data32);
@@ -1095,6 +1098,8 @@ static s32 avc_poweroff(void)
 	hvdec_clock_disable();
 	// HCODEC power off
 	WRITE_AOREG(AO_RTI_GEN_PWR_SLEEP0, READ_AOREG(AO_RTI_GEN_PWR_SLEEP0) | 0x3);
+	// release DOS clk81 clock gating
+	CLK_GATE_OFF(DOS);
 #else
 	hvdec_clock_disable();
 #endif
-- 
2.19.0

