Loading plugins phase: Elapsed time ==> 0s.175ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.609ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Organ_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 Organ_1.v -verilog
======================================================================

======================================================================
Compiling:  Organ_1.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 Organ_1.v -verilog
======================================================================

======================================================================
Compiling:  Organ_1.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 -verilog Organ_1.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Oct 31 09:15:34 2017


======================================================================
Compiling:  Organ_1.v
Program  :   vpp
Options  :    -yv2 -q10 Organ_1.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Oct 31 09:15:34 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Organ_1.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.

vlogfe:  No errors.


======================================================================
Compiling:  Organ_1.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 -verilog Organ_1.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Oct 31 09:15:34 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\codegentemp\Organ_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\codegentemp\Organ_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  Organ_1.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 -verilog Organ_1.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Oct 31 09:15:35 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\codegentemp\Organ_1.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\codegentemp\Organ_1.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	Net_5
	\C_6:Net_89\
	\C_6:Net_95\
	\C_6:Net_102\
	\BasicCounter_1:MODULE_1:b_31\
	\BasicCounter_1:MODULE_1:b_30\
	\BasicCounter_1:MODULE_1:b_29\
	\BasicCounter_1:MODULE_1:b_28\
	\BasicCounter_1:MODULE_1:b_27\
	\BasicCounter_1:MODULE_1:b_26\
	\BasicCounter_1:MODULE_1:b_25\
	\BasicCounter_1:MODULE_1:b_24\
	\BasicCounter_1:MODULE_1:b_23\
	\BasicCounter_1:MODULE_1:b_22\
	\BasicCounter_1:MODULE_1:b_21\
	\BasicCounter_1:MODULE_1:b_20\
	\BasicCounter_1:MODULE_1:b_19\
	\BasicCounter_1:MODULE_1:b_18\
	\BasicCounter_1:MODULE_1:b_17\
	\BasicCounter_1:MODULE_1:b_16\
	\BasicCounter_1:MODULE_1:b_15\
	\BasicCounter_1:MODULE_1:b_14\
	\BasicCounter_1:MODULE_1:b_13\
	\BasicCounter_1:MODULE_1:b_12\
	\BasicCounter_1:MODULE_1:b_11\
	\BasicCounter_1:MODULE_1:b_10\
	\BasicCounter_1:MODULE_1:b_9\
	\BasicCounter_1:MODULE_1:b_8\
	\BasicCounter_1:MODULE_1:b_7\
	\BasicCounter_1:MODULE_1:b_6\
	\BasicCounter_1:MODULE_1:b_5\
	\BasicCounter_1:MODULE_1:b_4\
	\BasicCounter_1:MODULE_1:b_3\
	\BasicCounter_1:MODULE_1:b_2\
	\BasicCounter_1:MODULE_1:b_1\
	\BasicCounter_1:MODULE_1:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:a_31\
	\BasicCounter_1:MODULE_1:g2:a0:a_30\
	\BasicCounter_1:MODULE_1:g2:a0:a_29\
	\BasicCounter_1:MODULE_1:g2:a0:a_28\
	\BasicCounter_1:MODULE_1:g2:a0:a_27\
	\BasicCounter_1:MODULE_1:g2:a0:a_26\
	\BasicCounter_1:MODULE_1:g2:a0:a_25\
	\BasicCounter_1:MODULE_1:g2:a0:a_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_31\
	\BasicCounter_1:MODULE_1:g2:a0:b_30\
	\BasicCounter_1:MODULE_1:g2:a0:b_29\
	\BasicCounter_1:MODULE_1:g2:a0:b_28\
	\BasicCounter_1:MODULE_1:g2:a0:b_27\
	\BasicCounter_1:MODULE_1:g2:a0:b_26\
	\BasicCounter_1:MODULE_1:g2:a0:b_25\
	\BasicCounter_1:MODULE_1:g2:a0:b_24\
	\BasicCounter_1:MODULE_1:g2:a0:b_23\
	\BasicCounter_1:MODULE_1:g2:a0:b_22\
	\BasicCounter_1:MODULE_1:g2:a0:b_21\
	\BasicCounter_1:MODULE_1:g2:a0:b_20\
	\BasicCounter_1:MODULE_1:g2:a0:b_19\
	\BasicCounter_1:MODULE_1:g2:a0:b_18\
	\BasicCounter_1:MODULE_1:g2:a0:b_17\
	\BasicCounter_1:MODULE_1:g2:a0:b_16\
	\BasicCounter_1:MODULE_1:g2:a0:b_15\
	\BasicCounter_1:MODULE_1:g2:a0:b_14\
	\BasicCounter_1:MODULE_1:g2:a0:b_13\
	\BasicCounter_1:MODULE_1:g2:a0:b_12\
	\BasicCounter_1:MODULE_1:g2:a0:b_11\
	\BasicCounter_1:MODULE_1:g2:a0:b_10\
	\BasicCounter_1:MODULE_1:g2:a0:b_9\
	\BasicCounter_1:MODULE_1:g2:a0:b_8\
	\BasicCounter_1:MODULE_1:g2:a0:b_7\
	\BasicCounter_1:MODULE_1:g2:a0:b_6\
	\BasicCounter_1:MODULE_1:g2:a0:b_5\
	\BasicCounter_1:MODULE_1:g2:a0:b_4\
	\BasicCounter_1:MODULE_1:g2:a0:b_3\
	\BasicCounter_1:MODULE_1:g2:a0:b_2\
	\BasicCounter_1:MODULE_1:g2:a0:b_1\
	\BasicCounter_1:MODULE_1:g2:a0:b_0\
	\BasicCounter_1:MODULE_1:g2:a0:s_31\
	\BasicCounter_1:MODULE_1:g2:a0:s_30\
	\BasicCounter_1:MODULE_1:g2:a0:s_29\
	\BasicCounter_1:MODULE_1:g2:a0:s_28\
	\BasicCounter_1:MODULE_1:g2:a0:s_27\
	\BasicCounter_1:MODULE_1:g2:a0:s_26\
	\BasicCounter_1:MODULE_1:g2:a0:s_25\
	\BasicCounter_1:MODULE_1:g2:a0:s_24\
	\BasicCounter_1:MODULE_1:g2:a0:s_23\
	\BasicCounter_1:MODULE_1:g2:a0:s_22\
	\BasicCounter_1:MODULE_1:g2:a0:s_21\
	\BasicCounter_1:MODULE_1:g2:a0:s_20\
	\BasicCounter_1:MODULE_1:g2:a0:s_19\
	\BasicCounter_1:MODULE_1:g2:a0:s_18\
	\BasicCounter_1:MODULE_1:g2:a0:s_17\
	\BasicCounter_1:MODULE_1:g2:a0:s_16\
	\BasicCounter_1:MODULE_1:g2:a0:s_15\
	\BasicCounter_1:MODULE_1:g2:a0:s_14\
	\BasicCounter_1:MODULE_1:g2:a0:s_13\
	\BasicCounter_1:MODULE_1:g2:a0:s_12\
	\BasicCounter_1:MODULE_1:g2:a0:s_11\
	\BasicCounter_1:MODULE_1:g2:a0:s_10\
	\BasicCounter_1:MODULE_1:g2:a0:s_9\
	\BasicCounter_1:MODULE_1:g2:a0:s_8\
	\BasicCounter_1:MODULE_1:g2:a0:s_7\
	\BasicCounter_1:MODULE_1:g2:a0:s_6\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_25
	\C_Sharp_6:Net_89\
	\C_Sharp_6:Net_95\
	\C_Sharp_6:Net_102\
	Net_40
	\D_6:Net_89\
	\D_6:Net_95\
	\D_6:Net_102\
	Net_54
	\D_SHARP_6:Net_89\
	\D_SHARP_6:Net_95\
	\D_SHARP_6:Net_102\
	\F_Sharp_6:MODULE_2:b_31\
	\F_Sharp_6:MODULE_2:b_30\
	\F_Sharp_6:MODULE_2:b_29\
	\F_Sharp_6:MODULE_2:b_28\
	\F_Sharp_6:MODULE_2:b_27\
	\F_Sharp_6:MODULE_2:b_26\
	\F_Sharp_6:MODULE_2:b_25\
	\F_Sharp_6:MODULE_2:b_24\
	\F_Sharp_6:MODULE_2:b_23\
	\F_Sharp_6:MODULE_2:b_22\
	\F_Sharp_6:MODULE_2:b_21\
	\F_Sharp_6:MODULE_2:b_20\
	\F_Sharp_6:MODULE_2:b_19\
	\F_Sharp_6:MODULE_2:b_18\
	\F_Sharp_6:MODULE_2:b_17\
	\F_Sharp_6:MODULE_2:b_16\
	\F_Sharp_6:MODULE_2:b_15\
	\F_Sharp_6:MODULE_2:b_14\
	\F_Sharp_6:MODULE_2:b_13\
	\F_Sharp_6:MODULE_2:b_12\
	\F_Sharp_6:MODULE_2:b_11\
	\F_Sharp_6:MODULE_2:b_10\
	\F_Sharp_6:MODULE_2:b_9\
	\F_Sharp_6:MODULE_2:b_8\
	\F_Sharp_6:MODULE_2:b_7\
	\F_Sharp_6:MODULE_2:b_6\
	\F_Sharp_6:MODULE_2:b_5\
	\F_Sharp_6:MODULE_2:b_4\
	\F_Sharp_6:MODULE_2:b_3\
	\F_Sharp_6:MODULE_2:b_2\
	\F_Sharp_6:MODULE_2:b_1\
	\F_Sharp_6:MODULE_2:b_0\
	\F_Sharp_6:MODULE_2:g2:a0:a_31\
	\F_Sharp_6:MODULE_2:g2:a0:a_30\
	\F_Sharp_6:MODULE_2:g2:a0:a_29\
	\F_Sharp_6:MODULE_2:g2:a0:a_28\
	\F_Sharp_6:MODULE_2:g2:a0:a_27\
	\F_Sharp_6:MODULE_2:g2:a0:a_26\
	\F_Sharp_6:MODULE_2:g2:a0:a_25\
	\F_Sharp_6:MODULE_2:g2:a0:a_24\
	\F_Sharp_6:MODULE_2:g2:a0:b_31\
	\F_Sharp_6:MODULE_2:g2:a0:b_30\
	\F_Sharp_6:MODULE_2:g2:a0:b_29\
	\F_Sharp_6:MODULE_2:g2:a0:b_28\
	\F_Sharp_6:MODULE_2:g2:a0:b_27\
	\F_Sharp_6:MODULE_2:g2:a0:b_26\
	\F_Sharp_6:MODULE_2:g2:a0:b_25\
	\F_Sharp_6:MODULE_2:g2:a0:b_24\
	\F_Sharp_6:MODULE_2:g2:a0:b_23\
	\F_Sharp_6:MODULE_2:g2:a0:b_22\
	\F_Sharp_6:MODULE_2:g2:a0:b_21\
	\F_Sharp_6:MODULE_2:g2:a0:b_20\
	\F_Sharp_6:MODULE_2:g2:a0:b_19\
	\F_Sharp_6:MODULE_2:g2:a0:b_18\
	\F_Sharp_6:MODULE_2:g2:a0:b_17\
	\F_Sharp_6:MODULE_2:g2:a0:b_16\
	\F_Sharp_6:MODULE_2:g2:a0:b_15\
	\F_Sharp_6:MODULE_2:g2:a0:b_14\
	\F_Sharp_6:MODULE_2:g2:a0:b_13\
	\F_Sharp_6:MODULE_2:g2:a0:b_12\
	\F_Sharp_6:MODULE_2:g2:a0:b_11\
	\F_Sharp_6:MODULE_2:g2:a0:b_10\
	\F_Sharp_6:MODULE_2:g2:a0:b_9\
	\F_Sharp_6:MODULE_2:g2:a0:b_8\
	\F_Sharp_6:MODULE_2:g2:a0:b_7\
	\F_Sharp_6:MODULE_2:g2:a0:b_6\
	\F_Sharp_6:MODULE_2:g2:a0:b_5\
	\F_Sharp_6:MODULE_2:g2:a0:b_4\
	\F_Sharp_6:MODULE_2:g2:a0:b_3\
	\F_Sharp_6:MODULE_2:g2:a0:b_2\
	\F_Sharp_6:MODULE_2:g2:a0:b_1\
	\F_Sharp_6:MODULE_2:g2:a0:b_0\
	\F_Sharp_6:MODULE_2:g2:a0:s_31\
	\F_Sharp_6:MODULE_2:g2:a0:s_30\
	\F_Sharp_6:MODULE_2:g2:a0:s_29\
	\F_Sharp_6:MODULE_2:g2:a0:s_28\
	\F_Sharp_6:MODULE_2:g2:a0:s_27\
	\F_Sharp_6:MODULE_2:g2:a0:s_26\
	\F_Sharp_6:MODULE_2:g2:a0:s_25\
	\F_Sharp_6:MODULE_2:g2:a0:s_24\
	\F_Sharp_6:MODULE_2:g2:a0:s_23\
	\F_Sharp_6:MODULE_2:g2:a0:s_22\
	\F_Sharp_6:MODULE_2:g2:a0:s_21\
	\F_Sharp_6:MODULE_2:g2:a0:s_20\
	\F_Sharp_6:MODULE_2:g2:a0:s_19\
	\F_Sharp_6:MODULE_2:g2:a0:s_18\
	\F_Sharp_6:MODULE_2:g2:a0:s_17\
	\F_Sharp_6:MODULE_2:g2:a0:s_16\
	\F_Sharp_6:MODULE_2:g2:a0:s_15\
	\F_Sharp_6:MODULE_2:g2:a0:s_14\
	\F_Sharp_6:MODULE_2:g2:a0:s_13\
	\F_Sharp_6:MODULE_2:g2:a0:s_12\
	\F_Sharp_6:MODULE_2:g2:a0:s_11\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_31\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_30\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_29\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_28\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_27\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_26\
	\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_25\
	\F_6:MODULE_3:b_31\
	\F_6:MODULE_3:b_30\
	\F_6:MODULE_3:b_29\
	\F_6:MODULE_3:b_28\
	\F_6:MODULE_3:b_27\
	\F_6:MODULE_3:b_26\
	\F_6:MODULE_3:b_25\
	\F_6:MODULE_3:b_24\
	\F_6:MODULE_3:b_23\
	\F_6:MODULE_3:b_22\
	\F_6:MODULE_3:b_21\
	\F_6:MODULE_3:b_20\
	\F_6:MODULE_3:b_19\
	\F_6:MODULE_3:b_18\
	\F_6:MODULE_3:b_17\
	\F_6:MODULE_3:b_16\
	\F_6:MODULE_3:b_15\
	\F_6:MODULE_3:b_14\
	\F_6:MODULE_3:b_13\
	\F_6:MODULE_3:b_12\
	\F_6:MODULE_3:b_11\
	\F_6:MODULE_3:b_10\
	\F_6:MODULE_3:b_9\
	\F_6:MODULE_3:b_8\
	\F_6:MODULE_3:b_7\
	\F_6:MODULE_3:b_6\
	\F_6:MODULE_3:b_5\
	\F_6:MODULE_3:b_4\
	\F_6:MODULE_3:b_3\
	\F_6:MODULE_3:b_2\
	\F_6:MODULE_3:b_1\
	\F_6:MODULE_3:b_0\
	\F_6:MODULE_3:g2:a0:a_31\
	\F_6:MODULE_3:g2:a0:a_30\
	\F_6:MODULE_3:g2:a0:a_29\
	\F_6:MODULE_3:g2:a0:a_28\
	\F_6:MODULE_3:g2:a0:a_27\
	\F_6:MODULE_3:g2:a0:a_26\
	\F_6:MODULE_3:g2:a0:a_25\
	\F_6:MODULE_3:g2:a0:a_24\
	\F_6:MODULE_3:g2:a0:b_31\
	\F_6:MODULE_3:g2:a0:b_30\
	\F_6:MODULE_3:g2:a0:b_29\
	\F_6:MODULE_3:g2:a0:b_28\
	\F_6:MODULE_3:g2:a0:b_27\
	\F_6:MODULE_3:g2:a0:b_26\
	\F_6:MODULE_3:g2:a0:b_25\
	\F_6:MODULE_3:g2:a0:b_24\
	\F_6:MODULE_3:g2:a0:b_23\
	\F_6:MODULE_3:g2:a0:b_22\
	\F_6:MODULE_3:g2:a0:b_21\
	\F_6:MODULE_3:g2:a0:b_20\
	\F_6:MODULE_3:g2:a0:b_19\
	\F_6:MODULE_3:g2:a0:b_18\
	\F_6:MODULE_3:g2:a0:b_17\
	\F_6:MODULE_3:g2:a0:b_16\
	\F_6:MODULE_3:g2:a0:b_15\
	\F_6:MODULE_3:g2:a0:b_14\
	\F_6:MODULE_3:g2:a0:b_13\
	\F_6:MODULE_3:g2:a0:b_12\
	\F_6:MODULE_3:g2:a0:b_11\
	\F_6:MODULE_3:g2:a0:b_10\
	\F_6:MODULE_3:g2:a0:b_9\
	\F_6:MODULE_3:g2:a0:b_8\
	\F_6:MODULE_3:g2:a0:b_7\
	\F_6:MODULE_3:g2:a0:b_6\
	\F_6:MODULE_3:g2:a0:b_5\
	\F_6:MODULE_3:g2:a0:b_4\
	\F_6:MODULE_3:g2:a0:b_3\
	\F_6:MODULE_3:g2:a0:b_2\
	\F_6:MODULE_3:g2:a0:b_1\
	\F_6:MODULE_3:g2:a0:b_0\
	\F_6:MODULE_3:g2:a0:s_31\
	\F_6:MODULE_3:g2:a0:s_30\
	\F_6:MODULE_3:g2:a0:s_29\
	\F_6:MODULE_3:g2:a0:s_28\
	\F_6:MODULE_3:g2:a0:s_27\
	\F_6:MODULE_3:g2:a0:s_26\
	\F_6:MODULE_3:g2:a0:s_25\
	\F_6:MODULE_3:g2:a0:s_24\
	\F_6:MODULE_3:g2:a0:s_23\
	\F_6:MODULE_3:g2:a0:s_22\
	\F_6:MODULE_3:g2:a0:s_21\
	\F_6:MODULE_3:g2:a0:s_20\
	\F_6:MODULE_3:g2:a0:s_19\
	\F_6:MODULE_3:g2:a0:s_18\
	\F_6:MODULE_3:g2:a0:s_17\
	\F_6:MODULE_3:g2:a0:s_16\
	\F_6:MODULE_3:g2:a0:s_15\
	\F_6:MODULE_3:g2:a0:s_14\
	\F_6:MODULE_3:g2:a0:s_13\
	\F_6:MODULE_3:g2:a0:s_12\
	\F_6:MODULE_3:g2:a0:s_11\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\G_6:MODULE_4:b_31\
	\G_6:MODULE_4:b_30\
	\G_6:MODULE_4:b_29\
	\G_6:MODULE_4:b_28\
	\G_6:MODULE_4:b_27\
	\G_6:MODULE_4:b_26\
	\G_6:MODULE_4:b_25\
	\G_6:MODULE_4:b_24\
	\G_6:MODULE_4:b_23\
	\G_6:MODULE_4:b_22\
	\G_6:MODULE_4:b_21\
	\G_6:MODULE_4:b_20\
	\G_6:MODULE_4:b_19\
	\G_6:MODULE_4:b_18\
	\G_6:MODULE_4:b_17\
	\G_6:MODULE_4:b_16\
	\G_6:MODULE_4:b_15\
	\G_6:MODULE_4:b_14\
	\G_6:MODULE_4:b_13\
	\G_6:MODULE_4:b_12\
	\G_6:MODULE_4:b_11\
	\G_6:MODULE_4:b_10\
	\G_6:MODULE_4:b_9\
	\G_6:MODULE_4:b_8\
	\G_6:MODULE_4:b_7\
	\G_6:MODULE_4:b_6\
	\G_6:MODULE_4:b_5\
	\G_6:MODULE_4:b_4\
	\G_6:MODULE_4:b_3\
	\G_6:MODULE_4:b_2\
	\G_6:MODULE_4:b_1\
	\G_6:MODULE_4:b_0\
	\G_6:MODULE_4:g2:a0:a_31\
	\G_6:MODULE_4:g2:a0:a_30\
	\G_6:MODULE_4:g2:a0:a_29\
	\G_6:MODULE_4:g2:a0:a_28\
	\G_6:MODULE_4:g2:a0:a_27\
	\G_6:MODULE_4:g2:a0:a_26\
	\G_6:MODULE_4:g2:a0:a_25\
	\G_6:MODULE_4:g2:a0:a_24\
	\G_6:MODULE_4:g2:a0:b_31\
	\G_6:MODULE_4:g2:a0:b_30\
	\G_6:MODULE_4:g2:a0:b_29\
	\G_6:MODULE_4:g2:a0:b_28\
	\G_6:MODULE_4:g2:a0:b_27\
	\G_6:MODULE_4:g2:a0:b_26\
	\G_6:MODULE_4:g2:a0:b_25\
	\G_6:MODULE_4:g2:a0:b_24\
	\G_6:MODULE_4:g2:a0:b_23\
	\G_6:MODULE_4:g2:a0:b_22\
	\G_6:MODULE_4:g2:a0:b_21\
	\G_6:MODULE_4:g2:a0:b_20\
	\G_6:MODULE_4:g2:a0:b_19\
	\G_6:MODULE_4:g2:a0:b_18\
	\G_6:MODULE_4:g2:a0:b_17\
	\G_6:MODULE_4:g2:a0:b_16\
	\G_6:MODULE_4:g2:a0:b_15\
	\G_6:MODULE_4:g2:a0:b_14\
	\G_6:MODULE_4:g2:a0:b_13\
	\G_6:MODULE_4:g2:a0:b_12\
	\G_6:MODULE_4:g2:a0:b_11\
	\G_6:MODULE_4:g2:a0:b_10\
	\G_6:MODULE_4:g2:a0:b_9\
	\G_6:MODULE_4:g2:a0:b_8\
	\G_6:MODULE_4:g2:a0:b_7\
	\G_6:MODULE_4:g2:a0:b_6\
	\G_6:MODULE_4:g2:a0:b_5\
	\G_6:MODULE_4:g2:a0:b_4\
	\G_6:MODULE_4:g2:a0:b_3\
	\G_6:MODULE_4:g2:a0:b_2\
	\G_6:MODULE_4:g2:a0:b_1\
	\G_6:MODULE_4:g2:a0:b_0\
	\G_6:MODULE_4:g2:a0:s_31\
	\G_6:MODULE_4:g2:a0:s_30\
	\G_6:MODULE_4:g2:a0:s_29\
	\G_6:MODULE_4:g2:a0:s_28\
	\G_6:MODULE_4:g2:a0:s_27\
	\G_6:MODULE_4:g2:a0:s_26\
	\G_6:MODULE_4:g2:a0:s_25\
	\G_6:MODULE_4:g2:a0:s_24\
	\G_6:MODULE_4:g2:a0:s_23\
	\G_6:MODULE_4:g2:a0:s_22\
	\G_6:MODULE_4:g2:a0:s_21\
	\G_6:MODULE_4:g2:a0:s_20\
	\G_6:MODULE_4:g2:a0:s_19\
	\G_6:MODULE_4:g2:a0:s_18\
	\G_6:MODULE_4:g2:a0:s_17\
	\G_6:MODULE_4:g2:a0:s_16\
	\G_6:MODULE_4:g2:a0:s_15\
	\G_6:MODULE_4:g2:a0:s_14\
	\G_6:MODULE_4:g2:a0:s_13\
	\G_6:MODULE_4:g2:a0:s_12\
	\G_6:MODULE_4:g2:a0:s_11\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\
	\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\
	\G_Sharp_6:MODULE_5:b_31\
	\G_Sharp_6:MODULE_5:b_30\
	\G_Sharp_6:MODULE_5:b_29\
	\G_Sharp_6:MODULE_5:b_28\
	\G_Sharp_6:MODULE_5:b_27\
	\G_Sharp_6:MODULE_5:b_26\
	\G_Sharp_6:MODULE_5:b_25\
	\G_Sharp_6:MODULE_5:b_24\
	\G_Sharp_6:MODULE_5:b_23\
	\G_Sharp_6:MODULE_5:b_22\
	\G_Sharp_6:MODULE_5:b_21\
	\G_Sharp_6:MODULE_5:b_20\
	\G_Sharp_6:MODULE_5:b_19\
	\G_Sharp_6:MODULE_5:b_18\
	\G_Sharp_6:MODULE_5:b_17\
	\G_Sharp_6:MODULE_5:b_16\
	\G_Sharp_6:MODULE_5:b_15\
	\G_Sharp_6:MODULE_5:b_14\
	\G_Sharp_6:MODULE_5:b_13\
	\G_Sharp_6:MODULE_5:b_12\
	\G_Sharp_6:MODULE_5:b_11\
	\G_Sharp_6:MODULE_5:b_10\
	\G_Sharp_6:MODULE_5:b_9\
	\G_Sharp_6:MODULE_5:b_8\
	\G_Sharp_6:MODULE_5:b_7\
	\G_Sharp_6:MODULE_5:b_6\
	\G_Sharp_6:MODULE_5:b_5\
	\G_Sharp_6:MODULE_5:b_4\
	\G_Sharp_6:MODULE_5:b_3\
	\G_Sharp_6:MODULE_5:b_2\
	\G_Sharp_6:MODULE_5:b_1\
	\G_Sharp_6:MODULE_5:b_0\
	\G_Sharp_6:MODULE_5:g2:a0:a_31\
	\G_Sharp_6:MODULE_5:g2:a0:a_30\
	\G_Sharp_6:MODULE_5:g2:a0:a_29\
	\G_Sharp_6:MODULE_5:g2:a0:a_28\
	\G_Sharp_6:MODULE_5:g2:a0:a_27\
	\G_Sharp_6:MODULE_5:g2:a0:a_26\
	\G_Sharp_6:MODULE_5:g2:a0:a_25\
	\G_Sharp_6:MODULE_5:g2:a0:a_24\
	\G_Sharp_6:MODULE_5:g2:a0:b_31\
	\G_Sharp_6:MODULE_5:g2:a0:b_30\
	\G_Sharp_6:MODULE_5:g2:a0:b_29\
	\G_Sharp_6:MODULE_5:g2:a0:b_28\
	\G_Sharp_6:MODULE_5:g2:a0:b_27\
	\G_Sharp_6:MODULE_5:g2:a0:b_26\
	\G_Sharp_6:MODULE_5:g2:a0:b_25\
	\G_Sharp_6:MODULE_5:g2:a0:b_24\
	\G_Sharp_6:MODULE_5:g2:a0:b_23\
	\G_Sharp_6:MODULE_5:g2:a0:b_22\
	\G_Sharp_6:MODULE_5:g2:a0:b_21\
	\G_Sharp_6:MODULE_5:g2:a0:b_20\
	\G_Sharp_6:MODULE_5:g2:a0:b_19\
	\G_Sharp_6:MODULE_5:g2:a0:b_18\
	\G_Sharp_6:MODULE_5:g2:a0:b_17\
	\G_Sharp_6:MODULE_5:g2:a0:b_16\
	\G_Sharp_6:MODULE_5:g2:a0:b_15\
	\G_Sharp_6:MODULE_5:g2:a0:b_14\
	\G_Sharp_6:MODULE_5:g2:a0:b_13\
	\G_Sharp_6:MODULE_5:g2:a0:b_12\
	\G_Sharp_6:MODULE_5:g2:a0:b_11\
	\G_Sharp_6:MODULE_5:g2:a0:b_10\
	\G_Sharp_6:MODULE_5:g2:a0:b_9\
	\G_Sharp_6:MODULE_5:g2:a0:b_8\
	\G_Sharp_6:MODULE_5:g2:a0:b_7\
	\G_Sharp_6:MODULE_5:g2:a0:b_6\
	\G_Sharp_6:MODULE_5:g2:a0:b_5\
	\G_Sharp_6:MODULE_5:g2:a0:b_4\
	\G_Sharp_6:MODULE_5:g2:a0:b_3\
	\G_Sharp_6:MODULE_5:g2:a0:b_2\
	\G_Sharp_6:MODULE_5:g2:a0:b_1\
	\G_Sharp_6:MODULE_5:g2:a0:b_0\
	\G_Sharp_6:MODULE_5:g2:a0:s_31\
	\G_Sharp_6:MODULE_5:g2:a0:s_30\
	\G_Sharp_6:MODULE_5:g2:a0:s_29\
	\G_Sharp_6:MODULE_5:g2:a0:s_28\
	\G_Sharp_6:MODULE_5:g2:a0:s_27\
	\G_Sharp_6:MODULE_5:g2:a0:s_26\
	\G_Sharp_6:MODULE_5:g2:a0:s_25\
	\G_Sharp_6:MODULE_5:g2:a0:s_24\
	\G_Sharp_6:MODULE_5:g2:a0:s_23\
	\G_Sharp_6:MODULE_5:g2:a0:s_22\
	\G_Sharp_6:MODULE_5:g2:a0:s_21\
	\G_Sharp_6:MODULE_5:g2:a0:s_20\
	\G_Sharp_6:MODULE_5:g2:a0:s_19\
	\G_Sharp_6:MODULE_5:g2:a0:s_18\
	\G_Sharp_6:MODULE_5:g2:a0:s_17\
	\G_Sharp_6:MODULE_5:g2:a0:s_16\
	\G_Sharp_6:MODULE_5:g2:a0:s_15\
	\G_Sharp_6:MODULE_5:g2:a0:s_14\
	\G_Sharp_6:MODULE_5:g2:a0:s_13\
	\G_Sharp_6:MODULE_5:g2:a0:s_12\
	\G_Sharp_6:MODULE_5:g2:a0:s_11\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\A_6:MODULE_6:b_31\
	\A_6:MODULE_6:b_30\
	\A_6:MODULE_6:b_29\
	\A_6:MODULE_6:b_28\
	\A_6:MODULE_6:b_27\
	\A_6:MODULE_6:b_26\
	\A_6:MODULE_6:b_25\
	\A_6:MODULE_6:b_24\
	\A_6:MODULE_6:b_23\
	\A_6:MODULE_6:b_22\
	\A_6:MODULE_6:b_21\
	\A_6:MODULE_6:b_20\
	\A_6:MODULE_6:b_19\
	\A_6:MODULE_6:b_18\
	\A_6:MODULE_6:b_17\
	\A_6:MODULE_6:b_16\
	\A_6:MODULE_6:b_15\
	\A_6:MODULE_6:b_14\
	\A_6:MODULE_6:b_13\
	\A_6:MODULE_6:b_12\
	\A_6:MODULE_6:b_11\
	\A_6:MODULE_6:b_10\
	\A_6:MODULE_6:b_9\
	\A_6:MODULE_6:b_8\
	\A_6:MODULE_6:b_7\
	\A_6:MODULE_6:b_6\
	\A_6:MODULE_6:b_5\
	\A_6:MODULE_6:b_4\
	\A_6:MODULE_6:b_3\
	\A_6:MODULE_6:b_2\
	\A_6:MODULE_6:b_1\
	\A_6:MODULE_6:b_0\
	\A_6:MODULE_6:g2:a0:a_31\
	\A_6:MODULE_6:g2:a0:a_30\
	\A_6:MODULE_6:g2:a0:a_29\
	\A_6:MODULE_6:g2:a0:a_28\
	\A_6:MODULE_6:g2:a0:a_27\
	\A_6:MODULE_6:g2:a0:a_26\
	\A_6:MODULE_6:g2:a0:a_25\
	\A_6:MODULE_6:g2:a0:a_24\
	\A_6:MODULE_6:g2:a0:b_31\
	\A_6:MODULE_6:g2:a0:b_30\
	\A_6:MODULE_6:g2:a0:b_29\
	\A_6:MODULE_6:g2:a0:b_28\
	\A_6:MODULE_6:g2:a0:b_27\
	\A_6:MODULE_6:g2:a0:b_26\
	\A_6:MODULE_6:g2:a0:b_25\
	\A_6:MODULE_6:g2:a0:b_24\
	\A_6:MODULE_6:g2:a0:b_23\
	\A_6:MODULE_6:g2:a0:b_22\
	\A_6:MODULE_6:g2:a0:b_21\
	\A_6:MODULE_6:g2:a0:b_20\
	\A_6:MODULE_6:g2:a0:b_19\
	\A_6:MODULE_6:g2:a0:b_18\
	\A_6:MODULE_6:g2:a0:b_17\
	\A_6:MODULE_6:g2:a0:b_16\
	\A_6:MODULE_6:g2:a0:b_15\
	\A_6:MODULE_6:g2:a0:b_14\
	\A_6:MODULE_6:g2:a0:b_13\
	\A_6:MODULE_6:g2:a0:b_12\
	\A_6:MODULE_6:g2:a0:b_11\
	\A_6:MODULE_6:g2:a0:b_10\
	\A_6:MODULE_6:g2:a0:b_9\
	\A_6:MODULE_6:g2:a0:b_8\
	\A_6:MODULE_6:g2:a0:b_7\
	\A_6:MODULE_6:g2:a0:b_6\
	\A_6:MODULE_6:g2:a0:b_5\
	\A_6:MODULE_6:g2:a0:b_4\
	\A_6:MODULE_6:g2:a0:b_3\
	\A_6:MODULE_6:g2:a0:b_2\
	\A_6:MODULE_6:g2:a0:b_1\
	\A_6:MODULE_6:g2:a0:b_0\
	\A_6:MODULE_6:g2:a0:s_31\
	\A_6:MODULE_6:g2:a0:s_30\
	\A_6:MODULE_6:g2:a0:s_29\
	\A_6:MODULE_6:g2:a0:s_28\
	\A_6:MODULE_6:g2:a0:s_27\
	\A_6:MODULE_6:g2:a0:s_26\
	\A_6:MODULE_6:g2:a0:s_25\
	\A_6:MODULE_6:g2:a0:s_24\
	\A_6:MODULE_6:g2:a0:s_23\
	\A_6:MODULE_6:g2:a0:s_22\
	\A_6:MODULE_6:g2:a0:s_21\
	\A_6:MODULE_6:g2:a0:s_20\
	\A_6:MODULE_6:g2:a0:s_19\
	\A_6:MODULE_6:g2:a0:s_18\
	\A_6:MODULE_6:g2:a0:s_17\
	\A_6:MODULE_6:g2:a0:s_16\
	\A_6:MODULE_6:g2:a0:s_15\
	\A_6:MODULE_6:g2:a0:s_14\
	\A_6:MODULE_6:g2:a0:s_13\
	\A_6:MODULE_6:g2:a0:s_12\
	\A_6:MODULE_6:g2:a0:s_11\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	\A_Sharp_6:MODULE_7:b_31\
	\A_Sharp_6:MODULE_7:b_30\
	\A_Sharp_6:MODULE_7:b_29\
	\A_Sharp_6:MODULE_7:b_28\
	\A_Sharp_6:MODULE_7:b_27\
	\A_Sharp_6:MODULE_7:b_26\
	\A_Sharp_6:MODULE_7:b_25\
	\A_Sharp_6:MODULE_7:b_24\
	\A_Sharp_6:MODULE_7:b_23\
	\A_Sharp_6:MODULE_7:b_22\
	\A_Sharp_6:MODULE_7:b_21\
	\A_Sharp_6:MODULE_7:b_20\
	\A_Sharp_6:MODULE_7:b_19\
	\A_Sharp_6:MODULE_7:b_18\
	\A_Sharp_6:MODULE_7:b_17\
	\A_Sharp_6:MODULE_7:b_16\
	\A_Sharp_6:MODULE_7:b_15\
	\A_Sharp_6:MODULE_7:b_14\
	\A_Sharp_6:MODULE_7:b_13\
	\A_Sharp_6:MODULE_7:b_12\
	\A_Sharp_6:MODULE_7:b_11\
	\A_Sharp_6:MODULE_7:b_10\
	\A_Sharp_6:MODULE_7:b_9\
	\A_Sharp_6:MODULE_7:b_8\
	\A_Sharp_6:MODULE_7:b_7\
	\A_Sharp_6:MODULE_7:b_6\
	\A_Sharp_6:MODULE_7:b_5\
	\A_Sharp_6:MODULE_7:b_4\
	\A_Sharp_6:MODULE_7:b_3\
	\A_Sharp_6:MODULE_7:b_2\
	\A_Sharp_6:MODULE_7:b_1\
	\A_Sharp_6:MODULE_7:b_0\
	\A_Sharp_6:MODULE_7:g2:a0:a_31\
	\A_Sharp_6:MODULE_7:g2:a0:a_30\
	\A_Sharp_6:MODULE_7:g2:a0:a_29\
	\A_Sharp_6:MODULE_7:g2:a0:a_28\
	\A_Sharp_6:MODULE_7:g2:a0:a_27\
	\A_Sharp_6:MODULE_7:g2:a0:a_26\
	\A_Sharp_6:MODULE_7:g2:a0:a_25\
	\A_Sharp_6:MODULE_7:g2:a0:a_24\
	\A_Sharp_6:MODULE_7:g2:a0:b_31\
	\A_Sharp_6:MODULE_7:g2:a0:b_30\
	\A_Sharp_6:MODULE_7:g2:a0:b_29\
	\A_Sharp_6:MODULE_7:g2:a0:b_28\
	\A_Sharp_6:MODULE_7:g2:a0:b_27\
	\A_Sharp_6:MODULE_7:g2:a0:b_26\
	\A_Sharp_6:MODULE_7:g2:a0:b_25\
	\A_Sharp_6:MODULE_7:g2:a0:b_24\
	\A_Sharp_6:MODULE_7:g2:a0:b_23\
	\A_Sharp_6:MODULE_7:g2:a0:b_22\
	\A_Sharp_6:MODULE_7:g2:a0:b_21\
	\A_Sharp_6:MODULE_7:g2:a0:b_20\
	\A_Sharp_6:MODULE_7:g2:a0:b_19\
	\A_Sharp_6:MODULE_7:g2:a0:b_18\
	\A_Sharp_6:MODULE_7:g2:a0:b_17\
	\A_Sharp_6:MODULE_7:g2:a0:b_16\
	\A_Sharp_6:MODULE_7:g2:a0:b_15\
	\A_Sharp_6:MODULE_7:g2:a0:b_14\
	\A_Sharp_6:MODULE_7:g2:a0:b_13\
	\A_Sharp_6:MODULE_7:g2:a0:b_12\
	\A_Sharp_6:MODULE_7:g2:a0:b_11\
	\A_Sharp_6:MODULE_7:g2:a0:b_10\
	\A_Sharp_6:MODULE_7:g2:a0:b_9\
	\A_Sharp_6:MODULE_7:g2:a0:b_8\
	\A_Sharp_6:MODULE_7:g2:a0:b_7\
	\A_Sharp_6:MODULE_7:g2:a0:b_6\
	\A_Sharp_6:MODULE_7:g2:a0:b_5\
	\A_Sharp_6:MODULE_7:g2:a0:b_4\
	\A_Sharp_6:MODULE_7:g2:a0:b_3\
	\A_Sharp_6:MODULE_7:g2:a0:b_2\
	\A_Sharp_6:MODULE_7:g2:a0:b_1\
	\A_Sharp_6:MODULE_7:g2:a0:b_0\
	\A_Sharp_6:MODULE_7:g2:a0:s_31\
	\A_Sharp_6:MODULE_7:g2:a0:s_30\
	\A_Sharp_6:MODULE_7:g2:a0:s_29\
	\A_Sharp_6:MODULE_7:g2:a0:s_28\
	\A_Sharp_6:MODULE_7:g2:a0:s_27\
	\A_Sharp_6:MODULE_7:g2:a0:s_26\
	\A_Sharp_6:MODULE_7:g2:a0:s_25\
	\A_Sharp_6:MODULE_7:g2:a0:s_24\
	\A_Sharp_6:MODULE_7:g2:a0:s_23\
	\A_Sharp_6:MODULE_7:g2:a0:s_22\
	\A_Sharp_6:MODULE_7:g2:a0:s_21\
	\A_Sharp_6:MODULE_7:g2:a0:s_20\
	\A_Sharp_6:MODULE_7:g2:a0:s_19\
	\A_Sharp_6:MODULE_7:g2:a0:s_18\
	\A_Sharp_6:MODULE_7:g2:a0:s_17\
	\A_Sharp_6:MODULE_7:g2:a0:s_16\
	\A_Sharp_6:MODULE_7:g2:a0:s_15\
	\A_Sharp_6:MODULE_7:g2:a0:s_14\
	\A_Sharp_6:MODULE_7:g2:a0:s_13\
	\A_Sharp_6:MODULE_7:g2:a0:s_12\
	\A_Sharp_6:MODULE_7:g2:a0:s_11\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\B_6:MODULE_8:b_31\
	\B_6:MODULE_8:b_30\
	\B_6:MODULE_8:b_29\
	\B_6:MODULE_8:b_28\
	\B_6:MODULE_8:b_27\
	\B_6:MODULE_8:b_26\
	\B_6:MODULE_8:b_25\
	\B_6:MODULE_8:b_24\
	\B_6:MODULE_8:b_23\
	\B_6:MODULE_8:b_22\
	\B_6:MODULE_8:b_21\
	\B_6:MODULE_8:b_20\
	\B_6:MODULE_8:b_19\
	\B_6:MODULE_8:b_18\
	\B_6:MODULE_8:b_17\
	\B_6:MODULE_8:b_16\
	\B_6:MODULE_8:b_15\
	\B_6:MODULE_8:b_14\
	\B_6:MODULE_8:b_13\
	\B_6:MODULE_8:b_12\
	\B_6:MODULE_8:b_11\
	\B_6:MODULE_8:b_10\
	\B_6:MODULE_8:b_9\
	\B_6:MODULE_8:b_8\
	\B_6:MODULE_8:b_7\
	\B_6:MODULE_8:b_6\
	\B_6:MODULE_8:b_5\
	\B_6:MODULE_8:b_4\
	\B_6:MODULE_8:b_3\
	\B_6:MODULE_8:b_2\
	\B_6:MODULE_8:b_1\
	\B_6:MODULE_8:b_0\
	\B_6:MODULE_8:g2:a0:a_31\
	\B_6:MODULE_8:g2:a0:a_30\
	\B_6:MODULE_8:g2:a0:a_29\
	\B_6:MODULE_8:g2:a0:a_28\
	\B_6:MODULE_8:g2:a0:a_27\
	\B_6:MODULE_8:g2:a0:a_26\
	\B_6:MODULE_8:g2:a0:a_25\
	\B_6:MODULE_8:g2:a0:a_24\
	\B_6:MODULE_8:g2:a0:b_31\
	\B_6:MODULE_8:g2:a0:b_30\
	\B_6:MODULE_8:g2:a0:b_29\
	\B_6:MODULE_8:g2:a0:b_28\
	\B_6:MODULE_8:g2:a0:b_27\
	\B_6:MODULE_8:g2:a0:b_26\
	\B_6:MODULE_8:g2:a0:b_25\
	\B_6:MODULE_8:g2:a0:b_24\
	\B_6:MODULE_8:g2:a0:b_23\
	\B_6:MODULE_8:g2:a0:b_22\
	\B_6:MODULE_8:g2:a0:b_21\
	\B_6:MODULE_8:g2:a0:b_20\
	\B_6:MODULE_8:g2:a0:b_19\
	\B_6:MODULE_8:g2:a0:b_18\
	\B_6:MODULE_8:g2:a0:b_17\
	\B_6:MODULE_8:g2:a0:b_16\
	\B_6:MODULE_8:g2:a0:b_15\
	\B_6:MODULE_8:g2:a0:b_14\
	\B_6:MODULE_8:g2:a0:b_13\
	\B_6:MODULE_8:g2:a0:b_12\
	\B_6:MODULE_8:g2:a0:b_11\
	\B_6:MODULE_8:g2:a0:b_10\
	\B_6:MODULE_8:g2:a0:b_9\
	\B_6:MODULE_8:g2:a0:b_8\
	\B_6:MODULE_8:g2:a0:b_7\
	\B_6:MODULE_8:g2:a0:b_6\
	\B_6:MODULE_8:g2:a0:b_5\
	\B_6:MODULE_8:g2:a0:b_4\
	\B_6:MODULE_8:g2:a0:b_3\
	\B_6:MODULE_8:g2:a0:b_2\
	\B_6:MODULE_8:g2:a0:b_1\
	\B_6:MODULE_8:g2:a0:b_0\
	\B_6:MODULE_8:g2:a0:s_31\
	\B_6:MODULE_8:g2:a0:s_30\
	\B_6:MODULE_8:g2:a0:s_29\
	\B_6:MODULE_8:g2:a0:s_28\
	\B_6:MODULE_8:g2:a0:s_27\
	\B_6:MODULE_8:g2:a0:s_26\
	\B_6:MODULE_8:g2:a0:s_25\
	\B_6:MODULE_8:g2:a0:s_24\
	\B_6:MODULE_8:g2:a0:s_23\
	\B_6:MODULE_8:g2:a0:s_22\
	\B_6:MODULE_8:g2:a0:s_21\
	\B_6:MODULE_8:g2:a0:s_20\
	\B_6:MODULE_8:g2:a0:s_19\
	\B_6:MODULE_8:g2:a0:s_18\
	\B_6:MODULE_8:g2:a0:s_17\
	\B_6:MODULE_8:g2:a0:s_16\
	\B_6:MODULE_8:g2:a0:s_15\
	\B_6:MODULE_8:g2:a0:s_14\
	\B_6:MODULE_8:g2:a0:s_13\
	\B_6:MODULE_8:g2:a0:s_12\
	\B_6:MODULE_8:g2:a0:s_11\
	\B_6:MODULE_8:g2:a0:s_10\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	\E_6:MODULE_9:b_31\
	\E_6:MODULE_9:b_30\
	\E_6:MODULE_9:b_29\
	\E_6:MODULE_9:b_28\
	\E_6:MODULE_9:b_27\
	\E_6:MODULE_9:b_26\
	\E_6:MODULE_9:b_25\
	\E_6:MODULE_9:b_24\
	\E_6:MODULE_9:b_23\
	\E_6:MODULE_9:b_22\
	\E_6:MODULE_9:b_21\
	\E_6:MODULE_9:b_20\
	\E_6:MODULE_9:b_19\
	\E_6:MODULE_9:b_18\
	\E_6:MODULE_9:b_17\
	\E_6:MODULE_9:b_16\
	\E_6:MODULE_9:b_15\
	\E_6:MODULE_9:b_14\
	\E_6:MODULE_9:b_13\
	\E_6:MODULE_9:b_12\
	\E_6:MODULE_9:b_11\
	\E_6:MODULE_9:b_10\
	\E_6:MODULE_9:b_9\
	\E_6:MODULE_9:b_8\
	\E_6:MODULE_9:b_7\
	\E_6:MODULE_9:b_6\
	\E_6:MODULE_9:b_5\
	\E_6:MODULE_9:b_4\
	\E_6:MODULE_9:b_3\
	\E_6:MODULE_9:b_2\
	\E_6:MODULE_9:b_1\
	\E_6:MODULE_9:b_0\
	\E_6:MODULE_9:g2:a0:a_31\
	\E_6:MODULE_9:g2:a0:a_30\
	\E_6:MODULE_9:g2:a0:a_29\
	\E_6:MODULE_9:g2:a0:a_28\
	\E_6:MODULE_9:g2:a0:a_27\
	\E_6:MODULE_9:g2:a0:a_26\
	\E_6:MODULE_9:g2:a0:a_25\
	\E_6:MODULE_9:g2:a0:a_24\
	\E_6:MODULE_9:g2:a0:b_31\
	\E_6:MODULE_9:g2:a0:b_30\
	\E_6:MODULE_9:g2:a0:b_29\
	\E_6:MODULE_9:g2:a0:b_28\
	\E_6:MODULE_9:g2:a0:b_27\
	\E_6:MODULE_9:g2:a0:b_26\
	\E_6:MODULE_9:g2:a0:b_25\
	\E_6:MODULE_9:g2:a0:b_24\
	\E_6:MODULE_9:g2:a0:b_23\
	\E_6:MODULE_9:g2:a0:b_22\
	\E_6:MODULE_9:g2:a0:b_21\
	\E_6:MODULE_9:g2:a0:b_20\
	\E_6:MODULE_9:g2:a0:b_19\
	\E_6:MODULE_9:g2:a0:b_18\
	\E_6:MODULE_9:g2:a0:b_17\
	\E_6:MODULE_9:g2:a0:b_16\
	\E_6:MODULE_9:g2:a0:b_15\
	\E_6:MODULE_9:g2:a0:b_14\
	\E_6:MODULE_9:g2:a0:b_13\
	\E_6:MODULE_9:g2:a0:b_12\
	\E_6:MODULE_9:g2:a0:b_11\
	\E_6:MODULE_9:g2:a0:b_10\
	\E_6:MODULE_9:g2:a0:b_9\
	\E_6:MODULE_9:g2:a0:b_8\
	\E_6:MODULE_9:g2:a0:b_7\
	\E_6:MODULE_9:g2:a0:b_6\
	\E_6:MODULE_9:g2:a0:b_5\
	\E_6:MODULE_9:g2:a0:b_4\
	\E_6:MODULE_9:g2:a0:b_3\
	\E_6:MODULE_9:g2:a0:b_2\
	\E_6:MODULE_9:g2:a0:b_1\
	\E_6:MODULE_9:g2:a0:b_0\
	\E_6:MODULE_9:g2:a0:s_31\
	\E_6:MODULE_9:g2:a0:s_30\
	\E_6:MODULE_9:g2:a0:s_29\
	\E_6:MODULE_9:g2:a0:s_28\
	\E_6:MODULE_9:g2:a0:s_27\
	\E_6:MODULE_9:g2:a0:s_26\
	\E_6:MODULE_9:g2:a0:s_25\
	\E_6:MODULE_9:g2:a0:s_24\
	\E_6:MODULE_9:g2:a0:s_23\
	\E_6:MODULE_9:g2:a0:s_22\
	\E_6:MODULE_9:g2:a0:s_21\
	\E_6:MODULE_9:g2:a0:s_20\
	\E_6:MODULE_9:g2:a0:s_19\
	\E_6:MODULE_9:g2:a0:s_18\
	\E_6:MODULE_9:g2:a0:s_17\
	\E_6:MODULE_9:g2:a0:s_16\
	\E_6:MODULE_9:g2:a0:s_15\
	\E_6:MODULE_9:g2:a0:s_14\
	\E_6:MODULE_9:g2:a0:s_13\
	\E_6:MODULE_9:g2:a0:s_12\
	\E_6:MODULE_9:g2:a0:s_11\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\

    Synthesized names
	\BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\F_Sharp_6:add_vi_vv_MODGEN_2_31\
	\F_Sharp_6:add_vi_vv_MODGEN_2_30\
	\F_Sharp_6:add_vi_vv_MODGEN_2_29\
	\F_Sharp_6:add_vi_vv_MODGEN_2_28\
	\F_Sharp_6:add_vi_vv_MODGEN_2_27\
	\F_Sharp_6:add_vi_vv_MODGEN_2_26\
	\F_Sharp_6:add_vi_vv_MODGEN_2_25\
	\F_Sharp_6:add_vi_vv_MODGEN_2_24\
	\F_Sharp_6:add_vi_vv_MODGEN_2_23\
	\F_Sharp_6:add_vi_vv_MODGEN_2_22\
	\F_Sharp_6:add_vi_vv_MODGEN_2_21\
	\F_Sharp_6:add_vi_vv_MODGEN_2_20\
	\F_Sharp_6:add_vi_vv_MODGEN_2_19\
	\F_Sharp_6:add_vi_vv_MODGEN_2_18\
	\F_Sharp_6:add_vi_vv_MODGEN_2_17\
	\F_Sharp_6:add_vi_vv_MODGEN_2_16\
	\F_Sharp_6:add_vi_vv_MODGEN_2_15\
	\F_Sharp_6:add_vi_vv_MODGEN_2_14\
	\F_Sharp_6:add_vi_vv_MODGEN_2_13\
	\F_Sharp_6:add_vi_vv_MODGEN_2_12\
	\F_Sharp_6:add_vi_vv_MODGEN_2_11\
	\F_6:add_vi_vv_MODGEN_3_31\
	\F_6:add_vi_vv_MODGEN_3_30\
	\F_6:add_vi_vv_MODGEN_3_29\
	\F_6:add_vi_vv_MODGEN_3_28\
	\F_6:add_vi_vv_MODGEN_3_27\
	\F_6:add_vi_vv_MODGEN_3_26\
	\F_6:add_vi_vv_MODGEN_3_25\
	\F_6:add_vi_vv_MODGEN_3_24\
	\F_6:add_vi_vv_MODGEN_3_23\
	\F_6:add_vi_vv_MODGEN_3_22\
	\F_6:add_vi_vv_MODGEN_3_21\
	\F_6:add_vi_vv_MODGEN_3_20\
	\F_6:add_vi_vv_MODGEN_3_19\
	\F_6:add_vi_vv_MODGEN_3_18\
	\F_6:add_vi_vv_MODGEN_3_17\
	\F_6:add_vi_vv_MODGEN_3_16\
	\F_6:add_vi_vv_MODGEN_3_15\
	\F_6:add_vi_vv_MODGEN_3_14\
	\F_6:add_vi_vv_MODGEN_3_13\
	\F_6:add_vi_vv_MODGEN_3_12\
	\F_6:add_vi_vv_MODGEN_3_11\
	\G_6:add_vi_vv_MODGEN_4_31\
	\G_6:add_vi_vv_MODGEN_4_30\
	\G_6:add_vi_vv_MODGEN_4_29\
	\G_6:add_vi_vv_MODGEN_4_28\
	\G_6:add_vi_vv_MODGEN_4_27\
	\G_6:add_vi_vv_MODGEN_4_26\
	\G_6:add_vi_vv_MODGEN_4_25\
	\G_6:add_vi_vv_MODGEN_4_24\
	\G_6:add_vi_vv_MODGEN_4_23\
	\G_6:add_vi_vv_MODGEN_4_22\
	\G_6:add_vi_vv_MODGEN_4_21\
	\G_6:add_vi_vv_MODGEN_4_20\
	\G_6:add_vi_vv_MODGEN_4_19\
	\G_6:add_vi_vv_MODGEN_4_18\
	\G_6:add_vi_vv_MODGEN_4_17\
	\G_6:add_vi_vv_MODGEN_4_16\
	\G_6:add_vi_vv_MODGEN_4_15\
	\G_6:add_vi_vv_MODGEN_4_14\
	\G_6:add_vi_vv_MODGEN_4_13\
	\G_6:add_vi_vv_MODGEN_4_12\
	\G_6:add_vi_vv_MODGEN_4_11\
	\G_Sharp_6:add_vi_vv_MODGEN_5_31\
	\G_Sharp_6:add_vi_vv_MODGEN_5_30\
	\G_Sharp_6:add_vi_vv_MODGEN_5_29\
	\G_Sharp_6:add_vi_vv_MODGEN_5_28\
	\G_Sharp_6:add_vi_vv_MODGEN_5_27\
	\G_Sharp_6:add_vi_vv_MODGEN_5_26\
	\G_Sharp_6:add_vi_vv_MODGEN_5_25\
	\G_Sharp_6:add_vi_vv_MODGEN_5_24\
	\G_Sharp_6:add_vi_vv_MODGEN_5_23\
	\G_Sharp_6:add_vi_vv_MODGEN_5_22\
	\G_Sharp_6:add_vi_vv_MODGEN_5_21\
	\G_Sharp_6:add_vi_vv_MODGEN_5_20\
	\G_Sharp_6:add_vi_vv_MODGEN_5_19\
	\G_Sharp_6:add_vi_vv_MODGEN_5_18\
	\G_Sharp_6:add_vi_vv_MODGEN_5_17\
	\G_Sharp_6:add_vi_vv_MODGEN_5_16\
	\G_Sharp_6:add_vi_vv_MODGEN_5_15\
	\G_Sharp_6:add_vi_vv_MODGEN_5_14\
	\G_Sharp_6:add_vi_vv_MODGEN_5_13\
	\G_Sharp_6:add_vi_vv_MODGEN_5_12\
	\G_Sharp_6:add_vi_vv_MODGEN_5_11\
	\A_6:add_vi_vv_MODGEN_6_31\
	\A_6:add_vi_vv_MODGEN_6_30\
	\A_6:add_vi_vv_MODGEN_6_29\
	\A_6:add_vi_vv_MODGEN_6_28\
	\A_6:add_vi_vv_MODGEN_6_27\
	\A_6:add_vi_vv_MODGEN_6_26\
	\A_6:add_vi_vv_MODGEN_6_25\
	\A_6:add_vi_vv_MODGEN_6_24\
	\A_6:add_vi_vv_MODGEN_6_23\
	\A_6:add_vi_vv_MODGEN_6_22\
	\A_6:add_vi_vv_MODGEN_6_21\
	\A_6:add_vi_vv_MODGEN_6_20\
	\A_6:add_vi_vv_MODGEN_6_19\
	\A_6:add_vi_vv_MODGEN_6_18\
	\A_6:add_vi_vv_MODGEN_6_17\
	\A_6:add_vi_vv_MODGEN_6_16\
	\A_6:add_vi_vv_MODGEN_6_15\
	\A_6:add_vi_vv_MODGEN_6_14\
	\A_6:add_vi_vv_MODGEN_6_13\
	\A_6:add_vi_vv_MODGEN_6_12\
	\A_6:add_vi_vv_MODGEN_6_11\
	\A_Sharp_6:add_vi_vv_MODGEN_7_31\
	\A_Sharp_6:add_vi_vv_MODGEN_7_30\
	\A_Sharp_6:add_vi_vv_MODGEN_7_29\
	\A_Sharp_6:add_vi_vv_MODGEN_7_28\
	\A_Sharp_6:add_vi_vv_MODGEN_7_27\
	\A_Sharp_6:add_vi_vv_MODGEN_7_26\
	\A_Sharp_6:add_vi_vv_MODGEN_7_25\
	\A_Sharp_6:add_vi_vv_MODGEN_7_24\
	\A_Sharp_6:add_vi_vv_MODGEN_7_23\
	\A_Sharp_6:add_vi_vv_MODGEN_7_22\
	\A_Sharp_6:add_vi_vv_MODGEN_7_21\
	\A_Sharp_6:add_vi_vv_MODGEN_7_20\
	\A_Sharp_6:add_vi_vv_MODGEN_7_19\
	\A_Sharp_6:add_vi_vv_MODGEN_7_18\
	\A_Sharp_6:add_vi_vv_MODGEN_7_17\
	\A_Sharp_6:add_vi_vv_MODGEN_7_16\
	\A_Sharp_6:add_vi_vv_MODGEN_7_15\
	\A_Sharp_6:add_vi_vv_MODGEN_7_14\
	\A_Sharp_6:add_vi_vv_MODGEN_7_13\
	\A_Sharp_6:add_vi_vv_MODGEN_7_12\
	\A_Sharp_6:add_vi_vv_MODGEN_7_11\
	\B_6:add_vi_vv_MODGEN_8_31\
	\B_6:add_vi_vv_MODGEN_8_30\
	\B_6:add_vi_vv_MODGEN_8_29\
	\B_6:add_vi_vv_MODGEN_8_28\
	\B_6:add_vi_vv_MODGEN_8_27\
	\B_6:add_vi_vv_MODGEN_8_26\
	\B_6:add_vi_vv_MODGEN_8_25\
	\B_6:add_vi_vv_MODGEN_8_24\
	\B_6:add_vi_vv_MODGEN_8_23\
	\B_6:add_vi_vv_MODGEN_8_22\
	\B_6:add_vi_vv_MODGEN_8_21\
	\B_6:add_vi_vv_MODGEN_8_20\
	\B_6:add_vi_vv_MODGEN_8_19\
	\B_6:add_vi_vv_MODGEN_8_18\
	\B_6:add_vi_vv_MODGEN_8_17\
	\B_6:add_vi_vv_MODGEN_8_16\
	\B_6:add_vi_vv_MODGEN_8_15\
	\B_6:add_vi_vv_MODGEN_8_14\
	\B_6:add_vi_vv_MODGEN_8_13\
	\B_6:add_vi_vv_MODGEN_8_12\
	\B_6:add_vi_vv_MODGEN_8_11\
	\B_6:add_vi_vv_MODGEN_8_10\
	\E_6:add_vi_vv_MODGEN_9_31\
	\E_6:add_vi_vv_MODGEN_9_30\
	\E_6:add_vi_vv_MODGEN_9_29\
	\E_6:add_vi_vv_MODGEN_9_28\
	\E_6:add_vi_vv_MODGEN_9_27\
	\E_6:add_vi_vv_MODGEN_9_26\
	\E_6:add_vi_vv_MODGEN_9_25\
	\E_6:add_vi_vv_MODGEN_9_24\
	\E_6:add_vi_vv_MODGEN_9_23\
	\E_6:add_vi_vv_MODGEN_9_22\
	\E_6:add_vi_vv_MODGEN_9_21\
	\E_6:add_vi_vv_MODGEN_9_20\
	\E_6:add_vi_vv_MODGEN_9_19\
	\E_6:add_vi_vv_MODGEN_9_18\
	\E_6:add_vi_vv_MODGEN_9_17\
	\E_6:add_vi_vv_MODGEN_9_16\
	\E_6:add_vi_vv_MODGEN_9_15\
	\E_6:add_vi_vv_MODGEN_9_14\
	\E_6:add_vi_vv_MODGEN_9_13\
	\E_6:add_vi_vv_MODGEN_9_12\
	\E_6:add_vi_vv_MODGEN_9_11\

Deleted 922 User equations/components.
Deleted 195 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \C_6:Net_91\ to \C_6:Net_82\
Aliasing zero to \C_6:Net_82\
Aliasing one to tmpOE__C2_net_0
Aliasing tmpOE__C6_net_0 to tmpOE__C2_net_0
Aliasing Net_119 to \C_6:Net_82\
Aliasing Net_117 to tmpOE__C2_net_0
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_10\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_9\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_8\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_7\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:a_6\ to \C_6:Net_82\
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing \C_Sharp_6:Net_82\ to \C_6:Net_82\
Aliasing \C_Sharp_6:Net_91\ to \C_6:Net_82\
Aliasing tmpOE__C3_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS5_net_0 to tmpOE__C2_net_0
Aliasing \D_6:Net_82\ to \C_6:Net_82\
Aliasing \D_6:Net_91\ to \C_6:Net_82\
Aliasing tmpOE__C4_net_0 to tmpOE__C2_net_0
Aliasing \D_SHARP_6:Net_82\ to \C_6:Net_82\
Aliasing \D_SHARP_6:Net_91\ to \C_6:Net_82\
Aliasing tmpOE__C5_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__D6_net_0 to tmpOE__C2_net_0
Aliasing Net_84 to tmpOE__C2_net_0
Aliasing Net_86 to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__F_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_78 to tmpOE__C2_net_0
Aliasing Net_80 to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__F_Sharp_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_89 to \C_6:Net_82\
Aliasing Net_87 to tmpOE__C2_net_0
Aliasing \G_6:MODULE_4:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__G_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_92 to \C_6:Net_82\
Aliasing Net_90 to tmpOE__C2_net_0
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__G_Sharp_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_95 to \C_6:Net_82\
Aliasing Net_93 to tmpOE__C2_net_0
Aliasing \A_6:MODULE_6:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__A_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_98 to \C_6:Net_82\
Aliasing Net_96 to tmpOE__C2_net_0
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__A_Sharp_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_101 to \C_6:Net_82\
Aliasing Net_99 to tmpOE__C2_net_0
Aliasing \B_6:MODULE_8:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:a_10\ to \C_6:Net_82\
Aliasing \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__B_6_Out_net_0 to tmpOE__C2_net_0
Aliasing Net_104 to \C_6:Net_82\
Aliasing Net_102 to tmpOE__C2_net_0
Aliasing \E_6:MODULE_9:g2:a0:a_23\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_22\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_21\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_20\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_19\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_18\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_17\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_16\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_15\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_14\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_13\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_12\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:a_11\ to \C_6:Net_82\
Aliasing \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__C2_net_0
Aliasing tmpOE__E_6_Out_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__C1_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS6_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS4_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS3_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS2_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__CS1_net_0 to tmpOE__C2_net_0
Aliasing tmpOE__DS6_net_0 to tmpOE__C2_net_0
Removing Lhs of wire \C_6:Net_91\[3] = \C_6:Net_82\[2]
Removing Rhs of wire zero[4] = \C_6:Net_82\[2]
Removing Rhs of wire Net_2[9] = \C_6:Net_48\[5]
Removing Lhs of wire one[20] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__C6_net_0[23] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_119[29] = zero[4]
Removing Lhs of wire Net_117[30] = tmpOE__C2_net_0[15]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_5\[32] = \BasicCounter_1:MODULE_1:g2:a0:s_5\[195]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_4\[33] = \BasicCounter_1:MODULE_1:g2:a0:s_4\[196]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_3\[35] = \BasicCounter_1:MODULE_1:g2:a0:s_3\[197]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_2\[37] = \BasicCounter_1:MODULE_1:g2:a0:s_2\[198]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_1\[39] = \BasicCounter_1:MODULE_1:g2:a0:s_1\[199]
Removing Lhs of wire \BasicCounter_1:add_vi_vv_MODGEN_1_0\[40] = \BasicCounter_1:MODULE_1:g2:a0:s_0\[200]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_23\[81] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_22\[82] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_21\[83] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_20\[84] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_19\[85] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_18\[86] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_17\[87] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_16\[88] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_15\[89] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_14\[90] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_13\[91] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_12\[92] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_11\[93] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_10\[94] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_9\[95] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_8\[96] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_7\[97] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_6\[98] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_5\[99] = \BasicCounter_1:MODIN1_5\[100]
Removing Lhs of wire \BasicCounter_1:MODIN1_5\[100] = C_5[31]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_4\[101] = \BasicCounter_1:MODIN1_4\[102]
Removing Lhs of wire \BasicCounter_1:MODIN1_4\[102] = C_4[16]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_3\[103] = \BasicCounter_1:MODIN1_3\[104]
Removing Lhs of wire \BasicCounter_1:MODIN1_3\[104] = C_3[34]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_2\[105] = \BasicCounter_1:MODIN1_2\[106]
Removing Lhs of wire \BasicCounter_1:MODIN1_2\[106] = C_2[36]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_1\[107] = \BasicCounter_1:MODIN1_1\[108]
Removing Lhs of wire \BasicCounter_1:MODIN1_1\[108] = C_1[38]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:a_0\[109] = \BasicCounter_1:MODIN1_0\[110]
Removing Lhs of wire \BasicCounter_1:MODIN1_0\[110] = C_0[24]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[238] = tmpOE__C2_net_0[15]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[239] = tmpOE__C2_net_0[15]
Removing Lhs of wire \C_Sharp_6:Net_82\[241] = zero[4]
Removing Lhs of wire \C_Sharp_6:Net_91\[242] = zero[4]
Removing Rhs of wire Net_32[247] = \C_Sharp_6:Net_48\[243]
Removing Lhs of wire tmpOE__C3_net_0[252] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__CS5_net_0[258] = tmpOE__C2_net_0[15]
Removing Rhs of wire Net_152[259] = cydff_2[2169]
Removing Lhs of wire \D_6:Net_82\[265] = zero[4]
Removing Lhs of wire \D_6:Net_91\[266] = zero[4]
Removing Rhs of wire Net_174[271] = \D_6:Net_48\[267]
Removing Lhs of wire tmpOE__C4_net_0[276] = tmpOE__C2_net_0[15]
Removing Rhs of wire Net_172[282] = cydff_3[300]
Removing Lhs of wire \D_SHARP_6:Net_82\[284] = zero[4]
Removing Lhs of wire \D_SHARP_6:Net_91\[285] = zero[4]
Removing Rhs of wire Net_187[290] = \D_SHARP_6:Net_48\[286]
Removing Lhs of wire tmpOE__C5_net_0[295] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__D6_net_0[302] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_84[307] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_86[308] = zero[4]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_10\[322] = \F_Sharp_6:MODULE_2:g2:a0:s_10\[482]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_9\[323] = \F_Sharp_6:MODULE_2:g2:a0:s_9\[483]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_8\[324] = \F_Sharp_6:MODULE_2:g2:a0:s_8\[484]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_7\[325] = \F_Sharp_6:MODULE_2:g2:a0:s_7\[485]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_6\[326] = \F_Sharp_6:MODULE_2:g2:a0:s_6\[486]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_5\[327] = \F_Sharp_6:MODULE_2:g2:a0:s_5\[487]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_4\[328] = \F_Sharp_6:MODULE_2:g2:a0:s_4\[488]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_3\[329] = \F_Sharp_6:MODULE_2:g2:a0:s_3\[489]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_2\[330] = \F_Sharp_6:MODULE_2:g2:a0:s_2\[490]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_1\[331] = \F_Sharp_6:MODULE_2:g2:a0:s_1\[491]
Removing Lhs of wire \F_Sharp_6:add_vi_vv_MODGEN_2_0\[332] = \F_Sharp_6:MODULE_2:g2:a0:s_0\[492]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_23\[373] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_22\[374] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_21\[375] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_20\[376] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_19\[377] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_18\[378] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_17\[379] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_16\[380] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_15\[381] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_14\[382] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_13\[383] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_12\[384] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_11\[385] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_10\[386] = \F_Sharp_6:MODIN2_10\[387]
Removing Lhs of wire \F_Sharp_6:MODIN2_10\[387] = \F_Sharp_6:count_10\[311]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_9\[388] = \F_Sharp_6:MODIN2_9\[389]
Removing Lhs of wire \F_Sharp_6:MODIN2_9\[389] = \F_Sharp_6:count_9\[312]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_8\[390] = \F_Sharp_6:MODIN2_8\[391]
Removing Lhs of wire \F_Sharp_6:MODIN2_8\[391] = \F_Sharp_6:count_8\[313]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_7\[392] = \F_Sharp_6:MODIN2_7\[393]
Removing Lhs of wire \F_Sharp_6:MODIN2_7\[393] = \F_Sharp_6:count_7\[314]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_6\[394] = \F_Sharp_6:MODIN2_6\[395]
Removing Lhs of wire \F_Sharp_6:MODIN2_6\[395] = \F_Sharp_6:count_6\[315]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_5\[396] = \F_Sharp_6:MODIN2_5\[397]
Removing Lhs of wire \F_Sharp_6:MODIN2_5\[397] = \F_Sharp_6:count_5\[316]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_4\[398] = \F_Sharp_6:MODIN2_4\[399]
Removing Lhs of wire \F_Sharp_6:MODIN2_4\[399] = \F_Sharp_6:count_4\[317]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_3\[400] = \F_Sharp_6:MODIN2_3\[401]
Removing Lhs of wire \F_Sharp_6:MODIN2_3\[401] = \F_Sharp_6:count_3\[318]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_2\[402] = \F_Sharp_6:MODIN2_2\[403]
Removing Lhs of wire \F_Sharp_6:MODIN2_2\[403] = \F_Sharp_6:count_2\[319]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_1\[404] = \F_Sharp_6:MODIN2_1\[405]
Removing Lhs of wire \F_Sharp_6:MODIN2_1\[405] = \F_Sharp_6:count_1\[320]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:a_0\[406] = \F_Sharp_6:MODIN2_0\[407]
Removing Lhs of wire \F_Sharp_6:MODIN2_0\[407] = \F_Sharp_6:count_0\[321]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[530] = tmpOE__C2_net_0[15]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[531] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__F_6_Out_net_0[533] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_78[539] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_80[540] = zero[4]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_10\[553] = \F_6:MODULE_3:g2:a0:s_10\[713]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_9\[554] = \F_6:MODULE_3:g2:a0:s_9\[714]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_8\[555] = \F_6:MODULE_3:g2:a0:s_8\[715]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_7\[556] = \F_6:MODULE_3:g2:a0:s_7\[716]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_6\[557] = \F_6:MODULE_3:g2:a0:s_6\[717]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_5\[558] = \F_6:MODULE_3:g2:a0:s_5\[718]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_4\[559] = \F_6:MODULE_3:g2:a0:s_4\[719]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_3\[560] = \F_6:MODULE_3:g2:a0:s_3\[720]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_2\[561] = \F_6:MODULE_3:g2:a0:s_2\[721]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_1\[562] = \F_6:MODULE_3:g2:a0:s_1\[722]
Removing Lhs of wire \F_6:add_vi_vv_MODGEN_3_0\[563] = \F_6:MODULE_3:g2:a0:s_0\[723]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_23\[604] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_22\[605] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_21\[606] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_20\[607] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_19\[608] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_18\[609] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_17\[610] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_16\[611] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_15\[612] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_14\[613] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_13\[614] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_12\[615] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_11\[616] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_10\[617] = \F_6:MODIN3_10\[618]
Removing Lhs of wire \F_6:MODIN3_10\[618] = \F_6:count_10\[542]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_9\[619] = \F_6:MODIN3_9\[620]
Removing Lhs of wire \F_6:MODIN3_9\[620] = \F_6:count_9\[543]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_8\[621] = \F_6:MODIN3_8\[622]
Removing Lhs of wire \F_6:MODIN3_8\[622] = \F_6:count_8\[544]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_7\[623] = \F_6:MODIN3_7\[624]
Removing Lhs of wire \F_6:MODIN3_7\[624] = \F_6:count_7\[545]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_6\[625] = \F_6:MODIN3_6\[626]
Removing Lhs of wire \F_6:MODIN3_6\[626] = \F_6:count_6\[546]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_5\[627] = \F_6:MODIN3_5\[628]
Removing Lhs of wire \F_6:MODIN3_5\[628] = \F_6:count_5\[547]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_4\[629] = \F_6:MODIN3_4\[630]
Removing Lhs of wire \F_6:MODIN3_4\[630] = \F_6:count_4\[548]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_3\[631] = \F_6:MODIN3_3\[632]
Removing Lhs of wire \F_6:MODIN3_3\[632] = \F_6:count_3\[549]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_2\[633] = \F_6:MODIN3_2\[634]
Removing Lhs of wire \F_6:MODIN3_2\[634] = \F_6:count_2\[550]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_1\[635] = \F_6:MODIN3_1\[636]
Removing Lhs of wire \F_6:MODIN3_1\[636] = \F_6:count_1\[551]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:a_0\[637] = \F_6:MODIN3_0\[638]
Removing Lhs of wire \F_6:MODIN3_0\[638] = \F_6:count_0\[552]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[761] = tmpOE__C2_net_0[15]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[762] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__F_Sharp_6_Out_net_0[764] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_89[770] = zero[4]
Removing Lhs of wire Net_87[771] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_10\[784] = \G_6:MODULE_4:g2:a0:s_10\[944]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_9\[785] = \G_6:MODULE_4:g2:a0:s_9\[945]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_8\[786] = \G_6:MODULE_4:g2:a0:s_8\[946]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_7\[787] = \G_6:MODULE_4:g2:a0:s_7\[947]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_6\[788] = \G_6:MODULE_4:g2:a0:s_6\[948]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_5\[789] = \G_6:MODULE_4:g2:a0:s_5\[949]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_4\[790] = \G_6:MODULE_4:g2:a0:s_4\[950]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_3\[791] = \G_6:MODULE_4:g2:a0:s_3\[951]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_2\[792] = \G_6:MODULE_4:g2:a0:s_2\[952]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_1\[793] = \G_6:MODULE_4:g2:a0:s_1\[953]
Removing Lhs of wire \G_6:add_vi_vv_MODGEN_4_0\[794] = \G_6:MODULE_4:g2:a0:s_0\[954]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_23\[835] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_22\[836] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_21\[837] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_20\[838] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_19\[839] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_18\[840] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_17\[841] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_16\[842] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_15\[843] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_14\[844] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_13\[845] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_12\[846] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_11\[847] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_10\[848] = \G_6:MODIN4_10\[849]
Removing Lhs of wire \G_6:MODIN4_10\[849] = \G_6:count_10\[773]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_9\[850] = \G_6:MODIN4_9\[851]
Removing Lhs of wire \G_6:MODIN4_9\[851] = \G_6:count_9\[774]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_8\[852] = \G_6:MODIN4_8\[853]
Removing Lhs of wire \G_6:MODIN4_8\[853] = \G_6:count_8\[775]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_7\[854] = \G_6:MODIN4_7\[855]
Removing Lhs of wire \G_6:MODIN4_7\[855] = \G_6:count_7\[776]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_6\[856] = \G_6:MODIN4_6\[857]
Removing Lhs of wire \G_6:MODIN4_6\[857] = \G_6:count_6\[777]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_5\[858] = \G_6:MODIN4_5\[859]
Removing Lhs of wire \G_6:MODIN4_5\[859] = \G_6:count_5\[778]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_4\[860] = \G_6:MODIN4_4\[861]
Removing Lhs of wire \G_6:MODIN4_4\[861] = \G_6:count_4\[779]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_3\[862] = \G_6:MODIN4_3\[863]
Removing Lhs of wire \G_6:MODIN4_3\[863] = \G_6:count_3\[780]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_2\[864] = \G_6:MODIN4_2\[865]
Removing Lhs of wire \G_6:MODIN4_2\[865] = \G_6:count_2\[781]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_1\[866] = \G_6:MODIN4_1\[867]
Removing Lhs of wire \G_6:MODIN4_1\[867] = \G_6:count_1\[782]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:a_0\[868] = \G_6:MODIN4_0\[869]
Removing Lhs of wire \G_6:MODIN4_0\[869] = \G_6:count_0\[783]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\[992] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\[993] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__G_6_Out_net_0[995] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_92[1001] = zero[4]
Removing Lhs of wire Net_90[1002] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_10\[1015] = \G_Sharp_6:MODULE_5:g2:a0:s_10\[1175]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_9\[1016] = \G_Sharp_6:MODULE_5:g2:a0:s_9\[1176]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_8\[1017] = \G_Sharp_6:MODULE_5:g2:a0:s_8\[1177]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_7\[1018] = \G_Sharp_6:MODULE_5:g2:a0:s_7\[1178]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_6\[1019] = \G_Sharp_6:MODULE_5:g2:a0:s_6\[1179]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_5\[1020] = \G_Sharp_6:MODULE_5:g2:a0:s_5\[1180]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_4\[1021] = \G_Sharp_6:MODULE_5:g2:a0:s_4\[1181]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_3\[1022] = \G_Sharp_6:MODULE_5:g2:a0:s_3\[1182]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_2\[1023] = \G_Sharp_6:MODULE_5:g2:a0:s_2\[1183]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_1\[1024] = \G_Sharp_6:MODULE_5:g2:a0:s_1\[1184]
Removing Lhs of wire \G_Sharp_6:add_vi_vv_MODGEN_5_0\[1025] = \G_Sharp_6:MODULE_5:g2:a0:s_0\[1185]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_23\[1066] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_22\[1067] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_21\[1068] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_20\[1069] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_19\[1070] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_18\[1071] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_17\[1072] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_16\[1073] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_15\[1074] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_14\[1075] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_13\[1076] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_12\[1077] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_11\[1078] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_10\[1079] = \G_Sharp_6:MODIN5_10\[1080]
Removing Lhs of wire \G_Sharp_6:MODIN5_10\[1080] = \G_Sharp_6:count_10\[1004]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_9\[1081] = \G_Sharp_6:MODIN5_9\[1082]
Removing Lhs of wire \G_Sharp_6:MODIN5_9\[1082] = \G_Sharp_6:count_9\[1005]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_8\[1083] = \G_Sharp_6:MODIN5_8\[1084]
Removing Lhs of wire \G_Sharp_6:MODIN5_8\[1084] = \G_Sharp_6:count_8\[1006]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_7\[1085] = \G_Sharp_6:MODIN5_7\[1086]
Removing Lhs of wire \G_Sharp_6:MODIN5_7\[1086] = \G_Sharp_6:count_7\[1007]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_6\[1087] = \G_Sharp_6:MODIN5_6\[1088]
Removing Lhs of wire \G_Sharp_6:MODIN5_6\[1088] = \G_Sharp_6:count_6\[1008]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_5\[1089] = \G_Sharp_6:MODIN5_5\[1090]
Removing Lhs of wire \G_Sharp_6:MODIN5_5\[1090] = \G_Sharp_6:count_5\[1009]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_4\[1091] = \G_Sharp_6:MODIN5_4\[1092]
Removing Lhs of wire \G_Sharp_6:MODIN5_4\[1092] = \G_Sharp_6:count_4\[1010]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_3\[1093] = \G_Sharp_6:MODIN5_3\[1094]
Removing Lhs of wire \G_Sharp_6:MODIN5_3\[1094] = \G_Sharp_6:count_3\[1011]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_2\[1095] = \G_Sharp_6:MODIN5_2\[1096]
Removing Lhs of wire \G_Sharp_6:MODIN5_2\[1096] = \G_Sharp_6:count_2\[1012]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_1\[1097] = \G_Sharp_6:MODIN5_1\[1098]
Removing Lhs of wire \G_Sharp_6:MODIN5_1\[1098] = \G_Sharp_6:count_1\[1013]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:a_0\[1099] = \G_Sharp_6:MODIN5_0\[1100]
Removing Lhs of wire \G_Sharp_6:MODIN5_0\[1100] = \G_Sharp_6:count_0\[1014]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1223] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1224] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__G_Sharp_6_Out_net_0[1226] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_95[1232] = zero[4]
Removing Lhs of wire Net_93[1233] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_10\[1246] = \A_6:MODULE_6:g2:a0:s_10\[1406]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_9\[1247] = \A_6:MODULE_6:g2:a0:s_9\[1407]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_8\[1248] = \A_6:MODULE_6:g2:a0:s_8\[1408]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_7\[1249] = \A_6:MODULE_6:g2:a0:s_7\[1409]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_6\[1250] = \A_6:MODULE_6:g2:a0:s_6\[1410]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_5\[1251] = \A_6:MODULE_6:g2:a0:s_5\[1411]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_4\[1252] = \A_6:MODULE_6:g2:a0:s_4\[1412]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_3\[1253] = \A_6:MODULE_6:g2:a0:s_3\[1413]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_2\[1254] = \A_6:MODULE_6:g2:a0:s_2\[1414]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_1\[1255] = \A_6:MODULE_6:g2:a0:s_1\[1415]
Removing Lhs of wire \A_6:add_vi_vv_MODGEN_6_0\[1256] = \A_6:MODULE_6:g2:a0:s_0\[1416]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_23\[1297] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_22\[1298] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_21\[1299] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_20\[1300] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_19\[1301] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_18\[1302] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_17\[1303] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_16\[1304] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_15\[1305] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_14\[1306] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_13\[1307] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_12\[1308] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_11\[1309] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_10\[1310] = \A_6:MODIN6_10\[1311]
Removing Lhs of wire \A_6:MODIN6_10\[1311] = \A_6:count_10\[1235]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_9\[1312] = \A_6:MODIN6_9\[1313]
Removing Lhs of wire \A_6:MODIN6_9\[1313] = \A_6:count_9\[1236]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_8\[1314] = \A_6:MODIN6_8\[1315]
Removing Lhs of wire \A_6:MODIN6_8\[1315] = \A_6:count_8\[1237]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_7\[1316] = \A_6:MODIN6_7\[1317]
Removing Lhs of wire \A_6:MODIN6_7\[1317] = \A_6:count_7\[1238]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_6\[1318] = \A_6:MODIN6_6\[1319]
Removing Lhs of wire \A_6:MODIN6_6\[1319] = \A_6:count_6\[1239]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_5\[1320] = \A_6:MODIN6_5\[1321]
Removing Lhs of wire \A_6:MODIN6_5\[1321] = \A_6:count_5\[1240]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_4\[1322] = \A_6:MODIN6_4\[1323]
Removing Lhs of wire \A_6:MODIN6_4\[1323] = \A_6:count_4\[1241]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_3\[1324] = \A_6:MODIN6_3\[1325]
Removing Lhs of wire \A_6:MODIN6_3\[1325] = \A_6:count_3\[1242]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_2\[1326] = \A_6:MODIN6_2\[1327]
Removing Lhs of wire \A_6:MODIN6_2\[1327] = \A_6:count_2\[1243]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_1\[1328] = \A_6:MODIN6_1\[1329]
Removing Lhs of wire \A_6:MODIN6_1\[1329] = \A_6:count_1\[1244]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:a_0\[1330] = \A_6:MODIN6_0\[1331]
Removing Lhs of wire \A_6:MODIN6_0\[1331] = \A_6:count_0\[1245]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1454] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1455] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__A_6_Out_net_0[1457] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_98[1463] = zero[4]
Removing Lhs of wire Net_96[1464] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_10\[1477] = \A_Sharp_6:MODULE_7:g2:a0:s_10\[1637]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_9\[1478] = \A_Sharp_6:MODULE_7:g2:a0:s_9\[1638]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_8\[1479] = \A_Sharp_6:MODULE_7:g2:a0:s_8\[1639]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_7\[1480] = \A_Sharp_6:MODULE_7:g2:a0:s_7\[1640]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_6\[1481] = \A_Sharp_6:MODULE_7:g2:a0:s_6\[1641]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_5\[1482] = \A_Sharp_6:MODULE_7:g2:a0:s_5\[1642]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_4\[1483] = \A_Sharp_6:MODULE_7:g2:a0:s_4\[1643]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_3\[1484] = \A_Sharp_6:MODULE_7:g2:a0:s_3\[1644]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_2\[1485] = \A_Sharp_6:MODULE_7:g2:a0:s_2\[1645]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_1\[1486] = \A_Sharp_6:MODULE_7:g2:a0:s_1\[1646]
Removing Lhs of wire \A_Sharp_6:add_vi_vv_MODGEN_7_0\[1487] = \A_Sharp_6:MODULE_7:g2:a0:s_0\[1647]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_23\[1528] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_22\[1529] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_21\[1530] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_20\[1531] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_19\[1532] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_18\[1533] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_17\[1534] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_16\[1535] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_15\[1536] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_14\[1537] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_13\[1538] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_12\[1539] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_11\[1540] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_10\[1541] = \A_Sharp_6:MODIN7_10\[1542]
Removing Lhs of wire \A_Sharp_6:MODIN7_10\[1542] = \A_Sharp_6:count_10\[1466]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_9\[1543] = \A_Sharp_6:MODIN7_9\[1544]
Removing Lhs of wire \A_Sharp_6:MODIN7_9\[1544] = \A_Sharp_6:count_9\[1467]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_8\[1545] = \A_Sharp_6:MODIN7_8\[1546]
Removing Lhs of wire \A_Sharp_6:MODIN7_8\[1546] = \A_Sharp_6:count_8\[1468]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_7\[1547] = \A_Sharp_6:MODIN7_7\[1548]
Removing Lhs of wire \A_Sharp_6:MODIN7_7\[1548] = \A_Sharp_6:count_7\[1469]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_6\[1549] = \A_Sharp_6:MODIN7_6\[1550]
Removing Lhs of wire \A_Sharp_6:MODIN7_6\[1550] = \A_Sharp_6:count_6\[1470]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_5\[1551] = \A_Sharp_6:MODIN7_5\[1552]
Removing Lhs of wire \A_Sharp_6:MODIN7_5\[1552] = \A_Sharp_6:count_5\[1471]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_4\[1553] = \A_Sharp_6:MODIN7_4\[1554]
Removing Lhs of wire \A_Sharp_6:MODIN7_4\[1554] = \A_Sharp_6:count_4\[1472]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_3\[1555] = \A_Sharp_6:MODIN7_3\[1556]
Removing Lhs of wire \A_Sharp_6:MODIN7_3\[1556] = \A_Sharp_6:count_3\[1473]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_2\[1557] = \A_Sharp_6:MODIN7_2\[1558]
Removing Lhs of wire \A_Sharp_6:MODIN7_2\[1558] = \A_Sharp_6:count_2\[1474]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_1\[1559] = \A_Sharp_6:MODIN7_1\[1560]
Removing Lhs of wire \A_Sharp_6:MODIN7_1\[1560] = \A_Sharp_6:count_1\[1475]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:a_0\[1561] = \A_Sharp_6:MODIN7_0\[1562]
Removing Lhs of wire \A_Sharp_6:MODIN7_0\[1562] = \A_Sharp_6:count_0\[1476]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1685] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1686] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__A_Sharp_6_Out_net_0[1688] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_101[1694] = zero[4]
Removing Lhs of wire Net_99[1695] = tmpOE__C2_net_0[15]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_9\[1707] = \B_6:MODULE_8:g2:a0:s_9\[1867]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_8\[1708] = \B_6:MODULE_8:g2:a0:s_8\[1868]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_7\[1709] = \B_6:MODULE_8:g2:a0:s_7\[1869]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_6\[1710] = \B_6:MODULE_8:g2:a0:s_6\[1870]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_5\[1711] = \B_6:MODULE_8:g2:a0:s_5\[1871]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_4\[1712] = \B_6:MODULE_8:g2:a0:s_4\[1872]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_3\[1713] = \B_6:MODULE_8:g2:a0:s_3\[1873]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_2\[1714] = \B_6:MODULE_8:g2:a0:s_2\[1874]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_1\[1715] = \B_6:MODULE_8:g2:a0:s_1\[1875]
Removing Lhs of wire \B_6:add_vi_vv_MODGEN_8_0\[1716] = \B_6:MODULE_8:g2:a0:s_0\[1876]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_23\[1757] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_22\[1758] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_21\[1759] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_20\[1760] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_19\[1761] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_18\[1762] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_17\[1763] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_16\[1764] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_15\[1765] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_14\[1766] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_13\[1767] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_12\[1768] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_11\[1769] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_10\[1770] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_9\[1771] = \B_6:MODIN8_9\[1772]
Removing Lhs of wire \B_6:MODIN8_9\[1772] = \B_6:count_9\[1697]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_8\[1773] = \B_6:MODIN8_8\[1774]
Removing Lhs of wire \B_6:MODIN8_8\[1774] = \B_6:count_8\[1698]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_7\[1775] = \B_6:MODIN8_7\[1776]
Removing Lhs of wire \B_6:MODIN8_7\[1776] = \B_6:count_7\[1699]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_6\[1777] = \B_6:MODIN8_6\[1778]
Removing Lhs of wire \B_6:MODIN8_6\[1778] = \B_6:count_6\[1700]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_5\[1779] = \B_6:MODIN8_5\[1780]
Removing Lhs of wire \B_6:MODIN8_5\[1780] = \B_6:count_5\[1701]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_4\[1781] = \B_6:MODIN8_4\[1782]
Removing Lhs of wire \B_6:MODIN8_4\[1782] = \B_6:count_4\[1702]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_3\[1783] = \B_6:MODIN8_3\[1784]
Removing Lhs of wire \B_6:MODIN8_3\[1784] = \B_6:count_3\[1703]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_2\[1785] = \B_6:MODIN8_2\[1786]
Removing Lhs of wire \B_6:MODIN8_2\[1786] = \B_6:count_2\[1704]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_1\[1787] = \B_6:MODIN8_1\[1788]
Removing Lhs of wire \B_6:MODIN8_1\[1788] = \B_6:count_1\[1705]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:a_0\[1789] = \B_6:MODIN8_0\[1790]
Removing Lhs of wire \B_6:MODIN8_0\[1790] = \B_6:count_0\[1706]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1914] = tmpOE__C2_net_0[15]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1915] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__B_6_Out_net_0[1917] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_104[1924] = zero[4]
Removing Lhs of wire Net_102[1925] = tmpOE__C2_net_0[15]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_10\[1938] = \E_6:MODULE_9:g2:a0:s_10\[2098]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_9\[1939] = \E_6:MODULE_9:g2:a0:s_9\[2099]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_8\[1940] = \E_6:MODULE_9:g2:a0:s_8\[2100]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_7\[1941] = \E_6:MODULE_9:g2:a0:s_7\[2101]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_6\[1942] = \E_6:MODULE_9:g2:a0:s_6\[2102]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_5\[1943] = \E_6:MODULE_9:g2:a0:s_5\[2103]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_4\[1944] = \E_6:MODULE_9:g2:a0:s_4\[2104]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_3\[1945] = \E_6:MODULE_9:g2:a0:s_3\[2105]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_2\[1946] = \E_6:MODULE_9:g2:a0:s_2\[2106]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_1\[1947] = \E_6:MODULE_9:g2:a0:s_1\[2107]
Removing Lhs of wire \E_6:add_vi_vv_MODGEN_9_0\[1948] = \E_6:MODULE_9:g2:a0:s_0\[2108]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_23\[1989] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_22\[1990] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_21\[1991] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_20\[1992] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_19\[1993] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_18\[1994] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_17\[1995] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_16\[1996] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_15\[1997] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_14\[1998] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_13\[1999] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_12\[2000] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_11\[2001] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_10\[2002] = \E_6:MODIN9_10\[2003]
Removing Lhs of wire \E_6:MODIN9_10\[2003] = \E_6:count_10\[1927]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_9\[2004] = \E_6:MODIN9_9\[2005]
Removing Lhs of wire \E_6:MODIN9_9\[2005] = \E_6:count_9\[1928]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_8\[2006] = \E_6:MODIN9_8\[2007]
Removing Lhs of wire \E_6:MODIN9_8\[2007] = \E_6:count_8\[1929]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_7\[2008] = \E_6:MODIN9_7\[2009]
Removing Lhs of wire \E_6:MODIN9_7\[2009] = \E_6:count_7\[1930]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_6\[2010] = \E_6:MODIN9_6\[2011]
Removing Lhs of wire \E_6:MODIN9_6\[2011] = \E_6:count_6\[1931]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_5\[2012] = \E_6:MODIN9_5\[2013]
Removing Lhs of wire \E_6:MODIN9_5\[2013] = \E_6:count_5\[1932]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_4\[2014] = \E_6:MODIN9_4\[2015]
Removing Lhs of wire \E_6:MODIN9_4\[2015] = \E_6:count_4\[1933]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_3\[2016] = \E_6:MODIN9_3\[2017]
Removing Lhs of wire \E_6:MODIN9_3\[2017] = \E_6:count_3\[1934]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_2\[2018] = \E_6:MODIN9_2\[2019]
Removing Lhs of wire \E_6:MODIN9_2\[2019] = \E_6:count_2\[1935]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_1\[2020] = \E_6:MODIN9_1\[2021]
Removing Lhs of wire \E_6:MODIN9_1\[2021] = \E_6:count_1\[1936]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:a_0\[2022] = \E_6:MODIN9_0\[2023]
Removing Lhs of wire \E_6:MODIN9_0\[2023] = \E_6:count_0\[1937]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[2146] = tmpOE__C2_net_0[15]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[2147] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__E_6_Out_net_0[2149] = tmpOE__C2_net_0[15]
Removing Lhs of wire tmpOE__C1_net_0[2155] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_144[2162] = cydff_1[2160]
Removing Lhs of wire tmpOE__CS6_net_0[2164] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_163[2174] = cydff_5[2172]
Removing Lhs of wire tmpOE__CS4_net_0[2176] = tmpOE__C2_net_0[15]
Removing Rhs of wire Net_165[2182] = cydff_6[2189]
Removing Lhs of wire tmpOE__CS3_net_0[2184] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_169[2192] = cydff_7[2190]
Removing Lhs of wire tmpOE__CS2_net_0[2194] = tmpOE__C2_net_0[15]
Removing Lhs of wire Net_171[2201] = cydff_8[2199]
Removing Lhs of wire tmpOE__CS1_net_0[2203] = tmpOE__C2_net_0[15]
Removing Rhs of wire Net_185[2209] = cydff_13[2216]
Removing Lhs of wire tmpOE__DS6_net_0[2211] = tmpOE__C2_net_0[15]
Removing Lhs of wire cydff_3D[2223] = Net_173[281]
Removing Lhs of wire cydff_1D[2327] = Net_141[2161]
Removing Lhs of wire cydff_2D[2328] = Net_154[2170]
Removing Lhs of wire cydff_5D[2329] = Net_162[2173]
Removing Lhs of wire cydff_6D[2330] = Net_166[2181]
Removing Lhs of wire cydff_7D[2331] = Net_168[2191]
Removing Lhs of wire cydff_8D[2332] = Net_170[2200]
Removing Lhs of wire cydff_13D[2333] = Net_186[2208]

------------------------------------------------------
Aliased 0 equations, 488 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__C2_net_0' (cost = 0):
tmpOE__C2_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (C_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not C_0);

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_8\' (cost = 22):
\F_Sharp_6:MODULE_2:g2:a0:s_8\ <= ((not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_8\)
	OR (not \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\F_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_0\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:s_0\ <= (not \F_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_8\' (cost = 22):
\F_6:MODULE_3:g2:a0:s_8\ <= ((not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_8\)
	OR (not \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\F_6:count_0\);

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_0\' (cost = 0):
\F_6:MODULE_3:g2:a0:s_0\ <= (not \F_6:count_0\);

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_8\' (cost = 22):
\G_6:MODULE_4:g2:a0:s_8\ <= ((not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_8\)
	OR (not \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\G_6:count_0\);

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_0\' (cost = 0):
\G_6:MODULE_4:g2:a0:s_0\ <= (not \G_6:count_0\);

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_8\' (cost = 22):
\G_Sharp_6:MODULE_5:g2:a0:s_8\ <= ((not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_8\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\G_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_0\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:s_0\ <= (not \G_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_8\' (cost = 22):
\A_6:MODULE_6:g2:a0:s_8\ <= ((not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_8\)
	OR (not \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\A_6:count_0\);

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_0\' (cost = 0):
\A_6:MODULE_6:g2:a0:s_0\ <= (not \A_6:count_0\);

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_8\' (cost = 22):
\A_Sharp_6:MODULE_7:g2:a0:s_8\ <= ((not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_8\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\A_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_0\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:s_0\ <= (not \A_Sharp_6:count_0\);

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\B_6:count_8\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_8\' (cost = 20):
\B_6:MODULE_8:g2:a0:s_8\ <= ((not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_8\)
	OR (not \B_6:count_8\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\B_6:count_0\);

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_0\' (cost = 0):
\B_6:MODULE_8:g2:a0:s_0\ <= (not \B_6:count_0\);

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\B_6:count_9\ and \B_6:count_8\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 4):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <= ((\E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_8\' (cost = 22):
\E_6:MODULE_9:g2:a0:s_8\ <= ((not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_8\)
	OR (not \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\E_6:count_0\);

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_0\' (cost = 0):
\E_6:MODULE_9:g2:a0:s_0\ <= (not \E_6:count_0\);

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((C_0 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not C_0 and C_1)
	OR (not C_1 and C_0));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\F_Sharp_6:count_9\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_9\' (cost = 33):
\F_Sharp_6:MODULE_2:g2:a0:s_9\ <= ((not \F_Sharp_6:count_8\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_9\)
	OR (not \F_Sharp_6:count_9\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_1\' (cost = 22):
\F_Sharp_6:MODULE_2:g2:a0:s_1\ <= ((not \F_Sharp_6:count_0\ and \F_Sharp_6:count_1\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\F_Sharp_6:count_10\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\F_6:count_9\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_9\' (cost = 33):
\F_6:MODULE_3:g2:a0:s_9\ <= ((not \F_6:count_8\ and \F_6:count_9\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_9\)
	OR (not \F_6:count_9\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_1\' (cost = 22):
\F_6:MODULE_3:g2:a0:s_1\ <= ((not \F_6:count_0\ and \F_6:count_1\)
	OR (not \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\F_6:count_10\ and \F_6:count_9\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\G_6:count_9\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_9\' (cost = 33):
\G_6:MODULE_4:g2:a0:s_9\ <= ((not \G_6:count_8\ and \G_6:count_9\)
	OR (not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_9\)
	OR (not \G_6:count_9\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_1\' (cost = 22):
\G_6:MODULE_4:g2:a0:s_1\ <= ((not \G_6:count_0\ and \G_6:count_1\)
	OR (not \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\G_6:count_10\ and \G_6:count_9\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\G_Sharp_6:count_9\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_9\' (cost = 33):
\G_Sharp_6:MODULE_5:g2:a0:s_9\ <= ((not \G_Sharp_6:count_8\ and \G_Sharp_6:count_9\)
	OR (not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_9\)
	OR (not \G_Sharp_6:count_9\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_1\' (cost = 22):
\G_Sharp_6:MODULE_5:g2:a0:s_1\ <= ((not \G_Sharp_6:count_0\ and \G_Sharp_6:count_1\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\G_Sharp_6:count_10\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\A_6:count_9\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_9\' (cost = 33):
\A_6:MODULE_6:g2:a0:s_9\ <= ((not \A_6:count_8\ and \A_6:count_9\)
	OR (not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_9\)
	OR (not \A_6:count_9\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_1\' (cost = 22):
\A_6:MODULE_6:g2:a0:s_1\ <= ((not \A_6:count_0\ and \A_6:count_1\)
	OR (not \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\A_6:count_10\ and \A_6:count_9\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\A_Sharp_6:count_9\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_9\' (cost = 33):
\A_Sharp_6:MODULE_7:g2:a0:s_9\ <= ((not \A_Sharp_6:count_8\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_9\)
	OR (not \A_Sharp_6:count_9\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_1\' (cost = 22):
\A_Sharp_6:MODULE_7:g2:a0:s_1\ <= ((not \A_Sharp_6:count_0\ and \A_Sharp_6:count_1\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\A_Sharp_6:count_10\ and \A_Sharp_6:count_9\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_9\' (cost = 30):
\B_6:MODULE_8:g2:a0:s_9\ <= ((not \B_6:count_8\ and \B_6:count_9\)
	OR (not \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ and \B_6:count_9\)
	OR (not \B_6:count_9\ and \B_6:count_8\ and \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_1\' (cost = 20):
\B_6:MODULE_8:g2:a0:s_1\ <= ((not \B_6:count_0\ and \B_6:count_1\)
	OR (not \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 5):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <= ((\E_6:count_9\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_9\' (cost = 33):
\E_6:MODULE_9:g2:a0:s_9\ <= ((not \E_6:count_8\ and \E_6:count_9\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_9\)
	OR (not \E_6:count_9\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_1\' (cost = 22):
\E_6:MODULE_9:g2:a0:s_1\ <= ((not \E_6:count_0\ and \E_6:count_1\)
	OR (not \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <= ((\E_6:count_10\ and \E_6:count_9\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((C_0 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not C_0 and C_2)
	OR (not C_1 and C_2)
	OR (not C_2 and C_0 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_10\' (cost = 44):
\F_Sharp_6:MODULE_2:g2:a0:s_10\ <= ((not \F_Sharp_6:count_9\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:count_8\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_Sharp_6:count_10\)
	OR (not \F_Sharp_6:count_10\ and \F_Sharp_6:count_9\ and \F_Sharp_6:count_8\ and \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_2\' (cost = 33):
\F_Sharp_6:MODULE_2:g2:a0:s_2\ <= ((not \F_Sharp_6:count_1\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_2\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_10\' (cost = 44):
\F_6:MODULE_3:g2:a0:s_10\ <= ((not \F_6:count_9\ and \F_6:count_10\)
	OR (not \F_6:count_8\ and \F_6:count_10\)
	OR (not \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ and \F_6:count_10\)
	OR (not \F_6:count_10\ and \F_6:count_9\ and \F_6:count_8\ and \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_2\' (cost = 33):
\F_6:MODULE_3:g2:a0:s_2\ <= ((not \F_6:count_1\ and \F_6:count_2\)
	OR (not \F_6:count_0\ and \F_6:count_2\)
	OR (not \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_10\' (cost = 44):
\G_6:MODULE_4:g2:a0:s_10\ <= ((not \G_6:count_9\ and \G_6:count_10\)
	OR (not \G_6:count_8\ and \G_6:count_10\)
	OR (not \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_6:count_10\)
	OR (not \G_6:count_10\ and \G_6:count_9\ and \G_6:count_8\ and \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_2\' (cost = 33):
\G_6:MODULE_4:g2:a0:s_2\ <= ((not \G_6:count_1\ and \G_6:count_2\)
	OR (not \G_6:count_0\ and \G_6:count_2\)
	OR (not \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_10\' (cost = 44):
\G_Sharp_6:MODULE_5:g2:a0:s_10\ <= ((not \G_Sharp_6:count_9\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_8\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ and \G_Sharp_6:count_10\)
	OR (not \G_Sharp_6:count_10\ and \G_Sharp_6:count_9\ and \G_Sharp_6:count_8\ and \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_2\' (cost = 33):
\G_Sharp_6:MODULE_5:g2:a0:s_2\ <= ((not \G_Sharp_6:count_1\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_2\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_10\' (cost = 44):
\A_6:MODULE_6:g2:a0:s_10\ <= ((not \A_6:count_9\ and \A_6:count_10\)
	OR (not \A_6:count_8\ and \A_6:count_10\)
	OR (not \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_6:count_10\)
	OR (not \A_6:count_10\ and \A_6:count_9\ and \A_6:count_8\ and \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_2\' (cost = 33):
\A_6:MODULE_6:g2:a0:s_2\ <= ((not \A_6:count_1\ and \A_6:count_2\)
	OR (not \A_6:count_0\ and \A_6:count_2\)
	OR (not \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_10\' (cost = 44):
\A_Sharp_6:MODULE_7:g2:a0:s_10\ <= ((not \A_Sharp_6:count_9\ and \A_Sharp_6:count_10\)
	OR (not \A_Sharp_6:count_8\ and \A_Sharp_6:count_10\)
	OR (not \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ and \A_Sharp_6:count_10\)
	OR (not \A_Sharp_6:count_10\ and \A_Sharp_6:count_9\ and \A_Sharp_6:count_8\ and \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_2\' (cost = 33):
\A_Sharp_6:MODULE_7:g2:a0:s_2\ <= ((not \A_Sharp_6:count_1\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_2\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_2\' (cost = 30):
\B_6:MODULE_8:g2:a0:s_2\ <= ((not \B_6:count_1\ and \B_6:count_2\)
	OR (not \B_6:count_0\ and \B_6:count_2\)
	OR (not \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_10\' (cost = 44):
\E_6:MODULE_9:g2:a0:s_10\ <= ((not \E_6:count_9\ and \E_6:count_10\)
	OR (not \E_6:count_8\ and \E_6:count_10\)
	OR (not \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ and \E_6:count_10\)
	OR (not \E_6:count_10\ and \E_6:count_9\ and \E_6:count_8\ and \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((\E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_2\' (cost = 33):
\E_6:MODULE_9:g2:a0:s_2\ <= ((not \E_6:count_1\ and \E_6:count_2\)
	OR (not \E_6:count_0\ and \E_6:count_2\)
	OR (not \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((C_0 and C_3 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not C_0 and C_3)
	OR (not C_2 and C_3)
	OR (not C_1 and C_3)
	OR (not C_3 and C_0 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_3\' (cost = 44):
\F_Sharp_6:MODULE_2:g2:a0:s_3\ <= ((not \F_Sharp_6:count_2\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_3\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_3\' (cost = 44):
\F_6:MODULE_3:g2:a0:s_3\ <= ((not \F_6:count_2\ and \F_6:count_3\)
	OR (not \F_6:count_1\ and \F_6:count_3\)
	OR (not \F_6:count_0\ and \F_6:count_3\)
	OR (not \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_3\' (cost = 44):
\G_6:MODULE_4:g2:a0:s_3\ <= ((not \G_6:count_2\ and \G_6:count_3\)
	OR (not \G_6:count_1\ and \G_6:count_3\)
	OR (not \G_6:count_0\ and \G_6:count_3\)
	OR (not \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_3\' (cost = 44):
\G_Sharp_6:MODULE_5:g2:a0:s_3\ <= ((not \G_Sharp_6:count_2\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_3\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_3\' (cost = 44):
\A_6:MODULE_6:g2:a0:s_3\ <= ((not \A_6:count_2\ and \A_6:count_3\)
	OR (not \A_6:count_1\ and \A_6:count_3\)
	OR (not \A_6:count_0\ and \A_6:count_3\)
	OR (not \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_3\' (cost = 44):
\A_Sharp_6:MODULE_7:g2:a0:s_3\ <= ((not \A_Sharp_6:count_2\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_3\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_3\' (cost = 40):
\B_6:MODULE_8:g2:a0:s_3\ <= ((not \B_6:count_2\ and \B_6:count_3\)
	OR (not \B_6:count_1\ and \B_6:count_3\)
	OR (not \B_6:count_0\ and \B_6:count_3\)
	OR (not \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((\E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_3\' (cost = 44):
\E_6:MODULE_9:g2:a0:s_3\ <= ((not \E_6:count_2\ and \E_6:count_3\)
	OR (not \E_6:count_1\ and \E_6:count_3\)
	OR (not \E_6:count_0\ and \E_6:count_3\)
	OR (not \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((C_4 and C_0 and C_3 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_4\' (cost = 5):
\BasicCounter_1:MODULE_1:g2:a0:s_4\ <= ((not C_0 and C_4)
	OR (not C_3 and C_4)
	OR (not C_2 and C_4)
	OR (not C_1 and C_4)
	OR (not C_4 and C_0 and C_3 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((C_4 and C_0 and C_5 and C_3 and C_2 and C_1));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_4\' (cost = 55):
\F_Sharp_6:MODULE_2:g2:a0:s_4\ <= ((not \F_Sharp_6:count_3\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_4\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_4\' (cost = 55):
\F_6:MODULE_3:g2:a0:s_4\ <= ((not \F_6:count_3\ and \F_6:count_4\)
	OR (not \F_6:count_2\ and \F_6:count_4\)
	OR (not \F_6:count_1\ and \F_6:count_4\)
	OR (not \F_6:count_0\ and \F_6:count_4\)
	OR (not \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_4\' (cost = 55):
\G_6:MODULE_4:g2:a0:s_4\ <= ((not \G_6:count_3\ and \G_6:count_4\)
	OR (not \G_6:count_2\ and \G_6:count_4\)
	OR (not \G_6:count_1\ and \G_6:count_4\)
	OR (not \G_6:count_0\ and \G_6:count_4\)
	OR (not \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_4\' (cost = 55):
\G_Sharp_6:MODULE_5:g2:a0:s_4\ <= ((not \G_Sharp_6:count_3\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_4\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_4\' (cost = 55):
\A_6:MODULE_6:g2:a0:s_4\ <= ((not \A_6:count_3\ and \A_6:count_4\)
	OR (not \A_6:count_2\ and \A_6:count_4\)
	OR (not \A_6:count_1\ and \A_6:count_4\)
	OR (not \A_6:count_0\ and \A_6:count_4\)
	OR (not \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_4\' (cost = 55):
\A_Sharp_6:MODULE_7:g2:a0:s_4\ <= ((not \A_Sharp_6:count_3\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_4\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_4\' (cost = 50):
\B_6:MODULE_8:g2:a0:s_4\ <= ((not \B_6:count_3\ and \B_6:count_4\)
	OR (not \B_6:count_2\ and \B_6:count_4\)
	OR (not \B_6:count_1\ and \B_6:count_4\)
	OR (not \B_6:count_0\ and \B_6:count_4\)
	OR (not \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 7):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((\E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_4\' (cost = 55):
\E_6:MODULE_9:g2:a0:s_4\ <= ((not \E_6:count_3\ and \E_6:count_4\)
	OR (not \E_6:count_2\ and \E_6:count_4\)
	OR (not \E_6:count_1\ and \E_6:count_4\)
	OR (not \E_6:count_0\ and \E_6:count_4\)
	OR (not \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:s_5\' (cost = 6):
\BasicCounter_1:MODULE_1:g2:a0:s_5\ <= ((not C_4 and C_5)
	OR (not C_0 and C_5)
	OR (not C_3 and C_5)
	OR (not C_2 and C_5)
	OR (not C_1 and C_5)
	OR (not C_5 and C_4 and C_0 and C_3 and C_2 and C_1));

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_5\' (cost = 66):
\F_Sharp_6:MODULE_2:g2:a0:s_5\ <= ((not \F_Sharp_6:count_4\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_5\)
	OR (not \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_5\' (cost = 66):
\F_6:MODULE_3:g2:a0:s_5\ <= ((not \F_6:count_4\ and \F_6:count_5\)
	OR (not \F_6:count_3\ and \F_6:count_5\)
	OR (not \F_6:count_2\ and \F_6:count_5\)
	OR (not \F_6:count_1\ and \F_6:count_5\)
	OR (not \F_6:count_0\ and \F_6:count_5\)
	OR (not \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_5\' (cost = 66):
\G_6:MODULE_4:g2:a0:s_5\ <= ((not \G_6:count_4\ and \G_6:count_5\)
	OR (not \G_6:count_3\ and \G_6:count_5\)
	OR (not \G_6:count_2\ and \G_6:count_5\)
	OR (not \G_6:count_1\ and \G_6:count_5\)
	OR (not \G_6:count_0\ and \G_6:count_5\)
	OR (not \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_5\' (cost = 66):
\G_Sharp_6:MODULE_5:g2:a0:s_5\ <= ((not \G_Sharp_6:count_4\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_5\)
	OR (not \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_5\' (cost = 66):
\A_6:MODULE_6:g2:a0:s_5\ <= ((not \A_6:count_4\ and \A_6:count_5\)
	OR (not \A_6:count_3\ and \A_6:count_5\)
	OR (not \A_6:count_2\ and \A_6:count_5\)
	OR (not \A_6:count_1\ and \A_6:count_5\)
	OR (not \A_6:count_0\ and \A_6:count_5\)
	OR (not \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_5\' (cost = 66):
\A_Sharp_6:MODULE_7:g2:a0:s_5\ <= ((not \A_Sharp_6:count_4\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_5\)
	OR (not \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_5\' (cost = 60):
\B_6:MODULE_8:g2:a0:s_5\ <= ((not \B_6:count_4\ and \B_6:count_5\)
	OR (not \B_6:count_3\ and \B_6:count_5\)
	OR (not \B_6:count_2\ and \B_6:count_5\)
	OR (not \B_6:count_1\ and \B_6:count_5\)
	OR (not \B_6:count_0\ and \B_6:count_5\)
	OR (not \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 8):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <= ((\E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_5\' (cost = 66):
\E_6:MODULE_9:g2:a0:s_5\ <= ((not \E_6:count_4\ and \E_6:count_5\)
	OR (not \E_6:count_3\ and \E_6:count_5\)
	OR (not \E_6:count_2\ and \E_6:count_5\)
	OR (not \E_6:count_1\ and \E_6:count_5\)
	OR (not \E_6:count_0\ and \E_6:count_5\)
	OR (not \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\F_Sharp_6:count_6\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_6\' (cost = 77):
\F_Sharp_6:MODULE_2:g2:a0:s_6\ <= ((not \F_Sharp_6:count_5\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_6\)
	OR (not \F_Sharp_6:count_6\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\F_6:count_6\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_6\' (cost = 77):
\F_6:MODULE_3:g2:a0:s_6\ <= ((not \F_6:count_5\ and \F_6:count_6\)
	OR (not \F_6:count_4\ and \F_6:count_6\)
	OR (not \F_6:count_3\ and \F_6:count_6\)
	OR (not \F_6:count_2\ and \F_6:count_6\)
	OR (not \F_6:count_1\ and \F_6:count_6\)
	OR (not \F_6:count_0\ and \F_6:count_6\)
	OR (not \F_6:count_6\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_6\' (cost = 77):
\G_6:MODULE_4:g2:a0:s_6\ <= ((not \G_6:count_5\ and \G_6:count_6\)
	OR (not \G_6:count_4\ and \G_6:count_6\)
	OR (not \G_6:count_3\ and \G_6:count_6\)
	OR (not \G_6:count_2\ and \G_6:count_6\)
	OR (not \G_6:count_1\ and \G_6:count_6\)
	OR (not \G_6:count_0\ and \G_6:count_6\)
	OR (not \G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\G_Sharp_6:count_6\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_6\' (cost = 77):
\G_Sharp_6:MODULE_5:g2:a0:s_6\ <= ((not \G_Sharp_6:count_5\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_6\)
	OR (not \G_Sharp_6:count_6\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\A_6:count_6\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_6\' (cost = 77):
\A_6:MODULE_6:g2:a0:s_6\ <= ((not \A_6:count_5\ and \A_6:count_6\)
	OR (not \A_6:count_4\ and \A_6:count_6\)
	OR (not \A_6:count_3\ and \A_6:count_6\)
	OR (not \A_6:count_2\ and \A_6:count_6\)
	OR (not \A_6:count_1\ and \A_6:count_6\)
	OR (not \A_6:count_0\ and \A_6:count_6\)
	OR (not \A_6:count_6\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\A_Sharp_6:count_6\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_6\' (cost = 77):
\A_Sharp_6:MODULE_7:g2:a0:s_6\ <= ((not \A_Sharp_6:count_5\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_6\)
	OR (not \A_Sharp_6:count_6\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_6\' (cost = 70):
\B_6:MODULE_8:g2:a0:s_6\ <= ((not \B_6:count_5\ and \B_6:count_6\)
	OR (not \B_6:count_4\ and \B_6:count_6\)
	OR (not \B_6:count_3\ and \B_6:count_6\)
	OR (not \B_6:count_2\ and \B_6:count_6\)
	OR (not \B_6:count_1\ and \B_6:count_6\)
	OR (not \B_6:count_0\ and \B_6:count_6\)
	OR (not \B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 9):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <= ((\E_6:count_6\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_6\' (cost = 77):
\E_6:MODULE_9:g2:a0:s_6\ <= ((not \E_6:count_5\ and \E_6:count_6\)
	OR (not \E_6:count_4\ and \E_6:count_6\)
	OR (not \E_6:count_3\ and \E_6:count_6\)
	OR (not \E_6:count_2\ and \E_6:count_6\)
	OR (not \E_6:count_1\ and \E_6:count_6\)
	OR (not \E_6:count_0\ and \E_6:count_6\)
	OR (not \E_6:count_6\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;


Substituting virtuals - pass 8:

Note:  Expanding virtual equation for '\F_Sharp_6:MODULE_2:g2:a0:s_7\' (cost = 88):
\F_Sharp_6:MODULE_2:g2:a0:s_7\ <= ((not \F_Sharp_6:count_6\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_5\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_4\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_3\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_2\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_1\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_0\ and \F_Sharp_6:count_7\)
	OR (not \F_Sharp_6:count_7\ and \F_Sharp_6:count_6\ and \F_Sharp_6:count_5\ and \F_Sharp_6:count_4\ and \F_Sharp_6:count_3\ and \F_Sharp_6:count_2\ and \F_Sharp_6:count_1\ and \F_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\F_6:MODULE_3:g2:a0:s_7\' (cost = 88):
\F_6:MODULE_3:g2:a0:s_7\ <= ((not \F_6:count_6\ and \F_6:count_7\)
	OR (not \F_6:count_5\ and \F_6:count_7\)
	OR (not \F_6:count_4\ and \F_6:count_7\)
	OR (not \F_6:count_3\ and \F_6:count_7\)
	OR (not \F_6:count_2\ and \F_6:count_7\)
	OR (not \F_6:count_1\ and \F_6:count_7\)
	OR (not \F_6:count_0\ and \F_6:count_7\)
	OR (not \F_6:count_7\ and \F_6:count_6\ and \F_6:count_5\ and \F_6:count_4\ and \F_6:count_3\ and \F_6:count_2\ and \F_6:count_1\ and \F_6:count_0\));

Note:  Expanding virtual equation for '\G_6:MODULE_4:g2:a0:s_7\' (cost = 88):
\G_6:MODULE_4:g2:a0:s_7\ <= ((not \G_6:count_6\ and \G_6:count_7\)
	OR (not \G_6:count_5\ and \G_6:count_7\)
	OR (not \G_6:count_4\ and \G_6:count_7\)
	OR (not \G_6:count_3\ and \G_6:count_7\)
	OR (not \G_6:count_2\ and \G_6:count_7\)
	OR (not \G_6:count_1\ and \G_6:count_7\)
	OR (not \G_6:count_0\ and \G_6:count_7\)
	OR (not \G_6:count_7\ and \G_6:count_6\ and \G_6:count_5\ and \G_6:count_4\ and \G_6:count_3\ and \G_6:count_2\ and \G_6:count_1\ and \G_6:count_0\));

Note:  Expanding virtual equation for '\G_Sharp_6:MODULE_5:g2:a0:s_7\' (cost = 88):
\G_Sharp_6:MODULE_5:g2:a0:s_7\ <= ((not \G_Sharp_6:count_6\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_5\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_4\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_3\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_2\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_1\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_0\ and \G_Sharp_6:count_7\)
	OR (not \G_Sharp_6:count_7\ and \G_Sharp_6:count_6\ and \G_Sharp_6:count_5\ and \G_Sharp_6:count_4\ and \G_Sharp_6:count_3\ and \G_Sharp_6:count_2\ and \G_Sharp_6:count_1\ and \G_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\A_6:MODULE_6:g2:a0:s_7\' (cost = 88):
\A_6:MODULE_6:g2:a0:s_7\ <= ((not \A_6:count_6\ and \A_6:count_7\)
	OR (not \A_6:count_5\ and \A_6:count_7\)
	OR (not \A_6:count_4\ and \A_6:count_7\)
	OR (not \A_6:count_3\ and \A_6:count_7\)
	OR (not \A_6:count_2\ and \A_6:count_7\)
	OR (not \A_6:count_1\ and \A_6:count_7\)
	OR (not \A_6:count_0\ and \A_6:count_7\)
	OR (not \A_6:count_7\ and \A_6:count_6\ and \A_6:count_5\ and \A_6:count_4\ and \A_6:count_3\ and \A_6:count_2\ and \A_6:count_1\ and \A_6:count_0\));

Note:  Expanding virtual equation for '\A_Sharp_6:MODULE_7:g2:a0:s_7\' (cost = 88):
\A_Sharp_6:MODULE_7:g2:a0:s_7\ <= ((not \A_Sharp_6:count_6\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_5\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_4\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_3\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_2\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_1\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_0\ and \A_Sharp_6:count_7\)
	OR (not \A_Sharp_6:count_7\ and \A_Sharp_6:count_6\ and \A_Sharp_6:count_5\ and \A_Sharp_6:count_4\ and \A_Sharp_6:count_3\ and \A_Sharp_6:count_2\ and \A_Sharp_6:count_1\ and \A_Sharp_6:count_0\));

Note:  Expanding virtual equation for '\B_6:MODULE_8:g2:a0:s_7\' (cost = 80):
\B_6:MODULE_8:g2:a0:s_7\ <= ((not \B_6:count_6\ and \B_6:count_7\)
	OR (not \B_6:count_5\ and \B_6:count_7\)
	OR (not \B_6:count_4\ and \B_6:count_7\)
	OR (not \B_6:count_3\ and \B_6:count_7\)
	OR (not \B_6:count_2\ and \B_6:count_7\)
	OR (not \B_6:count_1\ and \B_6:count_7\)
	OR (not \B_6:count_0\ and \B_6:count_7\)
	OR (not \B_6:count_7\ and \B_6:count_6\ and \B_6:count_5\ and \B_6:count_4\ and \B_6:count_3\ and \B_6:count_2\ and \B_6:count_1\ and \B_6:count_0\));

Note:  Expanding virtual equation for '\E_6:MODULE_9:g2:a0:s_7\' (cost = 88):
\E_6:MODULE_9:g2:a0:s_7\ <= ((not \E_6:count_6\ and \E_6:count_7\)
	OR (not \E_6:count_5\ and \E_6:count_7\)
	OR (not \E_6:count_4\ and \E_6:count_7\)
	OR (not \E_6:count_3\ and \E_6:count_7\)
	OR (not \E_6:count_2\ and \E_6:count_7\)
	OR (not \E_6:count_1\ and \E_6:count_7\)
	OR (not \E_6:count_0\ and \E_6:count_7\)
	OR (not \E_6:count_7\ and \E_6:count_6\ and \E_6:count_5\ and \E_6:count_4\ and \E_6:count_3\ and \E_6:count_2\ and \E_6:count_1\ and \E_6:count_0\));


Substituting virtuals - pass 9:


----------------------------------------------------------
Circuit simplification results:

	Expanded 284 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \F_Sharp_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \F_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \G_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \G_Sharp_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \A_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \A_Sharp_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \B_6:not_last_reset\\D\ to tmpOE__C2_net_0
Aliasing \E_6:not_last_reset\\D\ to tmpOE__C2_net_0
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[209] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[219] = zero[4]
Removing Lhs of wire \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[229] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_24\[501] = zero[4]
Removing Lhs of wire \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_16\[511] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[732] = zero[4]
Removing Lhs of wire \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[742] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\[963] = zero[4]
Removing Lhs of wire \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\[973] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1194] = zero[4]
Removing Lhs of wire \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1204] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1425] = zero[4]
Removing Lhs of wire \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1435] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1656] = zero[4]
Removing Lhs of wire \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1666] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1885] = zero[4]
Removing Lhs of wire \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1895] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[2117] = zero[4]
Removing Lhs of wire \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[2127] = zero[4]
Removing Lhs of wire \F_Sharp_6:not_last_reset\\D\[2224] = tmpOE__C2_net_0[15]
Removing Lhs of wire \F_6:not_last_reset\\D\[2238] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_6:not_last_reset\\D\[2250] = tmpOE__C2_net_0[15]
Removing Lhs of wire \G_Sharp_6:not_last_reset\\D\[2263] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_6:not_last_reset\\D\[2276] = tmpOE__C2_net_0[15]
Removing Lhs of wire \A_Sharp_6:not_last_reset\\D\[2289] = tmpOE__C2_net_0[15]
Removing Lhs of wire \B_6:not_last_reset\\D\[2302] = tmpOE__C2_net_0[15]
Removing Lhs of wire \E_6:not_last_reset\\D\[2314] = tmpOE__C2_net_0[15]

------------------------------------------------------
Aliased 0 equations, 27 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -dcpsoc3 Organ_1.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.400ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Tuesday, 31 October 2017 09:15:35
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Rob\Documents\DivideDown\Organ_1.cydsn\Organ_1.cyprj -d CY8C5888LTI-LP097 Organ_1.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
    Removed wire end \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=94, Signal=Top_Clock
    Digital Clock 1: Automatic-assigning  clock 'Clock_2'. Fanout=13, Signal=Net_159
</CYPRESSTAG>
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: \C_6:CounterHW\:timercell.tc
        Effective Clock: \C_6:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: \D_6:CounterHW\:timercell.tc
        Effective Clock: \D_6:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: \C_Sharp_6:CounterHW\:timercell.tc
        Effective Clock: \C_Sharp_6:CounterHW\:timercell.tc
        Enable Signal: True
    Routed Clock: cydff_1:macrocell.q
        Effective Clock: cydff_1:macrocell.q
        Enable Signal: True
    Routed Clock: Net_152:macrocell.q
        Effective Clock: Net_152:macrocell.q
        Enable Signal: True
    Routed Clock: cydff_5:macrocell.q
        Effective Clock: cydff_5:macrocell.q
        Enable Signal: True
    Routed Clock: Net_165:macrocell.q
        Effective Clock: Net_165:macrocell.q
        Enable Signal: True
    Routed Clock: cydff_7:macrocell.q
        Effective Clock: cydff_7:macrocell.q
        Enable Signal: True
    Routed Clock: \D_SHARP_6:CounterHW\:timercell.tc
        Effective Clock: \D_SHARP_6:CounterHW\:timercell.tc
        Enable Signal: True
</CYPRESSTAG>
ADD: pft.M0040: information: The following 22 pin(s) will be assigned a location by the fitter: A_6_Out(0), A_Sharp_6_Out(0), B_6_Out(0), C1(0), C2(0), C3(0), C4(0), C5(0), C6(0), CS1(0), CS2(0), CS3(0), CS4(0), CS5(0), CS6(0), D6(0), DS6(0), E_6_Out(0), F_6_Out(0), F_Sharp_6_Out(0), G_6_Out(0), G_Sharp_6_Out(0)


Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \B_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\B_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \B_6:not_last_reset\ (fanout=11)

    Removing \A_Sharp_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\A_Sharp_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \A_Sharp_6:not_last_reset\ (fanout=12)

    Removing \A_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\A_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \A_6:not_last_reset\ (fanout=12)

    Removing \G_Sharp_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\G_Sharp_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \G_Sharp_6:not_last_reset\ (fanout=12)

    Removing \G_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\G_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \G_6:not_last_reset\ (fanout=12)

    Removing \F_6:not_last_reset\, Duplicate of \F_Sharp_6:not_last_reset\ 
    MacroCell: Name=\F_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
            1
        );
        Output = \F_6:not_last_reset\ (fanout=12)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \F_Sharp_6:count_8_split\, Duplicate of \F_Sharp_6:count_10_split\ 
    MacroCell: Name=\F_Sharp_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_8_split\ (fanout=1)

    Removing \B_6:count_0\, Duplicate of \F_6:count_0\ 
    MacroCell: Name=\B_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \B_6:count_0\ (fanout=11)

    Removing \A_6:count_0\, Duplicate of \F_6:count_0\ 
    MacroCell: Name=\A_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \A_6:count_0\ (fanout=12)

    Removing \G_Sharp_6:count_0\, Duplicate of \F_6:count_0\ 
    MacroCell: Name=\G_Sharp_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \G_Sharp_6:count_0\ (fanout=12)

    Removing \G_6:count_0\, Duplicate of \F_6:count_0\ 
    MacroCell: Name=\G_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \G_6:count_0\ (fanout=12)

    Removing \F_6:count_10_split\, Duplicate of \F_6:count_8_split\ 
    MacroCell: Name=\F_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \F_6:count_10_split\ (fanout=1)

    Removing \E_6:count_10_split\, Duplicate of \E_6:count_8_split\ 
    MacroCell: Name=\E_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
        );
        Output = \E_6:count_10_split\ (fanout=1)

    Removing \B_6:count_1\, Duplicate of \F_6:count_1\ 
    MacroCell: Name=\B_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \B_6:count_1\ (fanout=10)

    Removing \A_6:count_1\, Duplicate of \F_6:count_1\ 
    MacroCell: Name=\A_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \A_6:count_1\ (fanout=11)

    Removing \G_Sharp_6:count_1\, Duplicate of \F_6:count_1\ 
    MacroCell: Name=\G_Sharp_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \G_Sharp_6:count_1\ (fanout=11)

    Removing \G_6:count_1\, Duplicate of \F_6:count_1\ 
    MacroCell: Name=\G_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \G_6:count_1\ (fanout=11)

    Removing \A_6:count_2\, Duplicate of \F_6:count_2\ 
    MacroCell: Name=\A_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \A_6:count_2\ (fanout=10)

End removing duplicate macrocells: used 3 passes
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = C2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C2(0)__PA ,
            pin_input => C_4 ,
            pad => C2(0)_PAD );

    Pin : Name = C6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C6(0)__PA ,
            pin_input => C_0 ,
            pad => C6(0)_PAD );

    Pin : Name = C3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C3(0)__PA ,
            pin_input => C_3 ,
            pad => C3(0)_PAD );

    Pin : Name = CS5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS5(0)__PA ,
            pin_input => Net_152 ,
            pad => CS5(0)_PAD );

    Pin : Name = C4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C4(0)__PA ,
            pin_input => C_2 ,
            pad => C4(0)_PAD );

    Pin : Name = C5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C5(0)__PA ,
            pin_input => C_1 ,
            pad => C5(0)_PAD );

    Pin : Name = D6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D6(0)__PA ,
            pin_input => Net_172 ,
            pad => D6(0)_PAD );

    Pin : Name = F_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_6_Out(0)__PA ,
            pin_input => Net_79 ,
            pad => F_6_Out(0)_PAD );

    Pin : Name = F_Sharp_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => F_Sharp_6_Out(0)__PA ,
            pin_input => Net_85 ,
            pad => F_Sharp_6_Out(0)_PAD );

    Pin : Name = G_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G_6_Out(0)__PA ,
            pin_input => Net_88 ,
            pad => G_6_Out(0)_PAD );

    Pin : Name = G_Sharp_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => G_Sharp_6_Out(0)__PA ,
            pin_input => Net_91 ,
            pad => G_Sharp_6_Out(0)_PAD );

    Pin : Name = A_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_6_Out(0)__PA ,
            pin_input => Net_94 ,
            pad => A_6_Out(0)_PAD );

    Pin : Name = A_Sharp_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => A_Sharp_6_Out(0)__PA ,
            pin_input => Net_97 ,
            pad => A_Sharp_6_Out(0)_PAD );

    Pin : Name = B_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => B_6_Out(0)__PA ,
            pin_input => Net_100 ,
            pad => B_6_Out(0)_PAD );

    Pin : Name = E_6_Out(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => E_6_Out(0)__PA ,
            pin_input => Net_103 ,
            pad => E_6_Out(0)_PAD );

    Pin : Name = C1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => C1(0)__PA ,
            pin_input => C_5 ,
            pad => C1(0)_PAD );

    Pin : Name = CS6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS6(0)__PA ,
            pin_input => cydff_1 ,
            pad => CS6(0)_PAD );

    Pin : Name = CS4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS4(0)__PA ,
            pin_input => cydff_5 ,
            pad => CS4(0)_PAD );

    Pin : Name = CS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS3(0)__PA ,
            pin_input => Net_165 ,
            pad => CS3(0)_PAD );

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            pin_input => cydff_7 ,
            pad => CS2(0)_PAD );

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            pin_input => cydff_8 ,
            pad => CS1(0)_PAD );

    Pin : Name = DS6(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DS6(0)__PA ,
            pin_input => Net_185 ,
            pad => DS6(0)_PAD );
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_79_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\F_6:count_10\ * \F_6:count_9\
        );
        Output = Net_79_split (fanout=1)

    MacroCell: Name=\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * \F_Sharp_6:count_5\ * 
              \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_7\ * \F_6:count_6\ * \F_6:count_5\ * \F_6:count_4\ * 
              \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_Sharp_6:count_7\ * 
              \G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * \A_6:count_7\ * 
              \A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\E_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
        );
        Output = \E_6:count_8_split\ (fanout=2)

    MacroCell: Name=\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \A_Sharp_6:count_7\ * \A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=\E_6:count_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_7\ * \E_6:count_6\ * 
              \E_6:count_5\ * !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * 
              !\E_6:count_1\ * !\E_6:count_0\
            + !\E_6:count_8\
            + !\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \E_6:count_9_split\ (fanout=1)

    MacroCell: Name=Net_103_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\E_6:not_last_reset\ * !Net_103
            + \E_6:not_last_reset\ * Net_103 * !\E_6:count_8\ * \E_6:count_7\ * 
              \E_6:count_6\ * \E_6:count_5\ * \E_6:count_4\ * !\E_6:count_3\ * 
              \E_6:count_2\ * \E_6:count_1\ * !\E_6:count_0\ * Net_103_split
        );
        Output = Net_103_split_2 (fanout=1)

    MacroCell: Name=Net_103_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_103 * \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_8\ * 
              \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * !\E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * !\E_6:count_0\
        );
        Output = Net_103_split_1 (fanout=1)

    MacroCell: Name=Net_103_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\E_6:count_10\ * \E_6:count_9\
        );
        Output = Net_103_split (fanout=1)

    MacroCell: Name=\A_Sharp_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
            + !\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_Sharp_6:count_8_split\ (fanout=1)

    MacroCell: Name=\A_Sharp_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_10_split\ (fanout=1)

    MacroCell: Name=Net_97_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_97
            + \F_Sharp_6:not_last_reset\ * Net_97 * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              !\A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              \A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\ * Net_97_split
        );
        Output = Net_97_split_2 (fanout=1)

    MacroCell: Name=Net_97_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_97 * \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
        );
        Output = Net_97_split_1 (fanout=1)

    MacroCell: Name=Net_97_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\A_Sharp_6:count_10\ * \A_Sharp_6:count_9\
        );
        Output = Net_97_split (fanout=1)

    MacroCell: Name=\A_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * \A_6:count_10\ * 
              !\A_6:count_9\ * !\A_6:count_8\ * !\A_6:count_7\ * 
              \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\ * \A_6:count_3\
            + !\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_6:count_8_split\ (fanout=1)

    MacroCell: Name=\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)

    MacroCell: Name=\A_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              !\A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_10_split\ (fanout=1)

    MacroCell: Name=Net_94_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_94
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * Net_94 * !\A_6:count_8\ * !\A_6:count_7\ * 
              !\A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * !\A_6:count_3\ * 
              Net_94_split
        );
        Output = Net_94_split_2 (fanout=1)

    MacroCell: Name=Net_94_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * !Net_94 * 
              \A_6:count_10\ * !\A_6:count_9\ * !\A_6:count_8\ * 
              !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\ * 
              \A_6:count_3\
        );
        Output = Net_94_split_1 (fanout=1)

    MacroCell: Name=Net_94_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\A_6:count_10\ * \A_6:count_9\
        );
        Output = Net_94_split (fanout=1)

    MacroCell: Name=\G_Sharp_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_Sharp_6:count_10\ * 
              !\G_Sharp_6:count_9\ * !\G_Sharp_6:count_8\ * 
              \G_Sharp_6:count_7\ * !\G_Sharp_6:count_6\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              !\G_Sharp_6:count_3\ * !\G_Sharp_6:count_2\
            + !\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_Sharp_6:count_8_split\ (fanout=1)

    MacroCell: Name=\G_Sharp_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_10_split\ (fanout=1)

    MacroCell: Name=Net_91_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_91
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_91 * !\G_Sharp_6:count_8\ * !\G_Sharp_6:count_7\ * 
              \G_Sharp_6:count_6\ * !\G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\ * Net_91_split
        );
        Output = Net_91_split_2 (fanout=1)

    MacroCell: Name=Net_91_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * !Net_91 * \G_Sharp_6:count_10\ * 
              !\G_Sharp_6:count_9\ * !\G_Sharp_6:count_8\ * 
              \G_Sharp_6:count_7\ * !\G_Sharp_6:count_6\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              !\G_Sharp_6:count_3\ * !\G_Sharp_6:count_2\
        );
        Output = Net_91_split_1 (fanout=1)

    MacroCell: Name=Net_91_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\G_Sharp_6:count_10\ * \G_Sharp_6:count_9\
        );
        Output = Net_91_split (fanout=1)

    MacroCell: Name=\G_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_6:count_10\ * !\G_6:count_9\ * 
              !\G_6:count_8\ * \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * 
              \G_6:count_4\ * \G_6:count_3\ * !\G_6:count_2\
            + !\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_6:count_8_split\ (fanout=1)

    MacroCell: Name=\G_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\ * !\G_6:count_2\
        );
        Output = \G_6:count_10_split\ (fanout=1)

    MacroCell: Name=Net_88_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_88
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_88 * !\G_6:count_8\ * !\G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\ * 
              Net_88_split
        );
        Output = Net_88_split_2 (fanout=1)

    MacroCell: Name=\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * \E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)

    MacroCell: Name=Net_88_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * !Net_88 * \G_6:count_10\ * 
              !\G_6:count_9\ * !\G_6:count_8\ * \G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * !\G_6:count_2\
        );
        Output = Net_88_split_1 (fanout=1)

    MacroCell: Name=Net_88_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\G_6:count_10\ * \G_6:count_9\
        );
        Output = Net_88_split (fanout=1)

    MacroCell: Name=\F_6:count_8_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \F_6:count_8_split\ (fanout=2)

    MacroCell: Name=\F_6:count_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_7\ * 
              !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
            + !\F_6:count_8\
            + !\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \F_6:count_9_split\ (fanout=1)

    MacroCell: Name=Net_79_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_79
            + \F_Sharp_6:not_last_reset\ * Net_79 * !\F_6:count_8\ * 
              \F_6:count_7\ * \F_6:count_6\ * !\F_6:count_5\ * !\F_6:count_4\ * 
              \F_6:count_3\ * !\F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * 
              Net_79_split
        );
        Output = Net_79_split_2 (fanout=1)

    MacroCell: Name=Net_79_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79 * \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_8\ * 
              \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = Net_79_split_1 (fanout=1)

    MacroCell: Name=__ZERO__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=4)

    MacroCell: Name=C_4, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_3 * C_2 * C_1
        );
        Output = C_4 (fanout=2)

    MacroCell: Name=C_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = C_0 (fanout=6)

    MacroCell: Name=C_5, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_4 * C_0 * C_3 * C_2 * C_1
        );
        Output = C_5 (fanout=1)

    MacroCell: Name=C_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_2 * C_1
        );
        Output = C_3 (fanout=3)

    MacroCell: Name=C_2, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_1
        );
        Output = C_2 (fanout=4)

    MacroCell: Name=C_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0
        );
        Output = C_1 (fanout=5)

    MacroCell: Name=Net_172, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_174)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_172 (fanout=1)

    MacroCell: Name=\F_Sharp_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \F_Sharp_6:not_last_reset\ (fanout=80)

    MacroCell: Name=Net_85, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_85_split_1 * !Net_85_split_2
        );
        Output = Net_85 (fanout=3)

    MacroCell: Name=\F_Sharp_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * 
              \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_Sharp_6:count_10_split\
        );
        Output = \F_Sharp_6:count_10\ (fanout=8)

    MacroCell: Name=\F_Sharp_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\F_Sharp_6:count_9_split\
        );
        Output = \F_Sharp_6:count_9\ (fanout=9)

    MacroCell: Name=\F_Sharp_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * 
              \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_Sharp_6:count_10_split\
        );
        Output = \F_Sharp_6:count_8\ (fanout=9)

    MacroCell: Name=\F_Sharp_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_6\ * 
              \F_Sharp_6:count_5\ * \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_7\ (fanout=9)

    MacroCell: Name=\F_Sharp_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_5\ * 
              \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_6\ (fanout=10)

    MacroCell: Name=\F_Sharp_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_4\ * 
              \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_5\ (fanout=10)

    MacroCell: Name=\F_Sharp_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_4\ (fanout=11)

    MacroCell: Name=\F_Sharp_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_3\ (fanout=12)

    MacroCell: Name=\F_Sharp_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_1\ * 
              \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_2\ (fanout=13)

    MacroCell: Name=\F_Sharp_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_1\ (fanout=13)

    MacroCell: Name=\F_Sharp_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * !\F_Sharp_6:count_7\ * 
              \F_Sharp_6:count_6\ * !\F_Sharp_6:count_5\ * 
              !\F_Sharp_6:count_4\ * !\F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              !\F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_0\ (fanout=13)

    MacroCell: Name=Net_79, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_79_split_1 * !Net_79_split_2
        );
        Output = Net_79 (fanout=3)

    MacroCell: Name=Net_85_split, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\F_Sharp_6:count_10\ * \F_Sharp_6:count_9\
        );
        Output = Net_85_split (fanout=1)

    MacroCell: Name=\F_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_9\ * \F_6:count_8\ * 
              \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_6:count_8_split\
        );
        Output = \F_6:count_10\ (fanout=7)

    MacroCell: Name=\F_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\F_6:count_9_split\
        );
        Output = \F_6:count_9\ (fanout=8)

    MacroCell: Name=\F_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * 
              \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_6:count_8_split\
        );
        Output = \F_6:count_8\ (fanout=8)

    MacroCell: Name=\F_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_6\ * \F_6:count_5\ * 
              \F_6:count_4\ * \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \F_6:count_7\ (fanout=8)

    MacroCell: Name=\F_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_5\ * \F_6:count_4\ * 
              \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_6\ (fanout=8)

    MacroCell: Name=\F_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_4\ * \F_6:count_3\ * 
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_5\ (fanout=9)

    MacroCell: Name=\F_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_3\ * \F_6:count_2\ * 
              \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_4\ (fanout=10)

    MacroCell: Name=\F_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_8\ * \F_6:count_7\ * 
              !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\
            + !\F_6:count_2\
            + !\F_6:count_1\
            + !\F_6:count_0\
        );
        Output = \F_6:count_3\ (fanout=10)

    MacroCell: Name=\F_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_2\ (fanout=20)

    MacroCell: Name=\F_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \F_6:count_1\ (fanout=53)

    MacroCell: Name=\F_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \F_6:count_0\ (fanout=54)

    MacroCell: Name=Net_85_split_1, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_85 * \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * !\F_Sharp_6:count_7\ * 
              \F_Sharp_6:count_6\ * !\F_Sharp_6:count_5\ * 
              !\F_Sharp_6:count_4\ * !\F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              !\F_Sharp_6:count_0\
        );
        Output = Net_85_split_1 (fanout=1)

    MacroCell: Name=Net_88, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_88_split_1 * !Net_88_split_2
        );
        Output = Net_88 (fanout=3)

    MacroCell: Name=\G_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \G_6:count_9\ * \G_6:count_8\ * 
              \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \G_6:count_10_split\
        );
        Output = \G_6:count_10\ (fanout=10)

    MacroCell: Name=\G_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \G_6:count_8\ * 
              \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_6:count_9\ (fanout=11)

    MacroCell: Name=\G_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\G_6:count_8_split\
        );
        Output = \G_6:count_8\ (fanout=12)

    MacroCell: Name=\G_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * 
              \G_6:count_2\
        );
        Output = \G_6:count_7\ (fanout=11)

    MacroCell: Name=\G_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_6\ (fanout=11)

    MacroCell: Name=\G_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_5\ (fanout=11)

    MacroCell: Name=\G_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_4\ (fanout=11)

    MacroCell: Name=\G_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_2\
        );
        Output = \G_6:count_3\ (fanout=11)

    MacroCell: Name=\G_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\ * !\G_6:count_2\
        );
        Output = \G_6:count_2\ (fanout=11)

    MacroCell: Name=Net_85_split_2, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_85
            + \F_Sharp_6:not_last_reset\ * Net_85 * !\F_Sharp_6:count_8\ * 
              \F_Sharp_6:count_7\ * !\F_Sharp_6:count_6\ * 
              \F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * !\F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\ * Net_85_split
        );
        Output = Net_85_split_2 (fanout=1)

    MacroCell: Name=Net_91, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_91_split_1 * !Net_91_split_2
        );
        Output = Net_91 (fanout=3)

    MacroCell: Name=\G_Sharp_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \G_Sharp_6:count_9\ * 
              \G_Sharp_6:count_8\ * 
              \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \G_Sharp_6:count_10_split\
        );
        Output = \G_Sharp_6:count_10\ (fanout=8)

    MacroCell: Name=\G_Sharp_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \G_Sharp_6:count_8\ * 
              \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_Sharp_6:count_9\ (fanout=9)

    MacroCell: Name=\G_Sharp_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\G_Sharp_6:count_8_split\
        );
        Output = \G_Sharp_6:count_8\ (fanout=10)

    MacroCell: Name=\G_Sharp_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_7\ (fanout=9)

    MacroCell: Name=\G_Sharp_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * 
              \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_6\ (fanout=9)

    MacroCell: Name=\G_Sharp_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_5\ (fanout=10)

    MacroCell: Name=\G_Sharp_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_4\ (fanout=10)

    MacroCell: Name=\G_Sharp_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_3\ (fanout=10)

    MacroCell: Name=\G_Sharp_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_2\ (fanout=11)

    MacroCell: Name=\F_Sharp_6:count_10_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_10_split\ (fanout=2)

    MacroCell: Name=Net_94, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_94_split_1 * !Net_94_split_2
        );
        Output = Net_94 (fanout=3)

    MacroCell: Name=\A_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_6:count_9\ * \A_6:count_8\ * 
              \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \A_6:count_10_split\
        );
        Output = \A_6:count_10\ (fanout=7)

    MacroCell: Name=\A_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_6:count_8\ * 
              \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_6:count_9\ (fanout=8)

    MacroCell: Name=\A_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\A_6:count_8_split\
        );
        Output = \A_6:count_8\ (fanout=9)

    MacroCell: Name=\A_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * 
              \A_6:count_3\
        );
        Output = \A_6:count_7\ (fanout=8)

    MacroCell: Name=\A_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              \A_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_5\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_6\ (fanout=9)

    MacroCell: Name=\A_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              \A_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_5\ (fanout=9)

    MacroCell: Name=\A_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_2\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \A_6:count_10\ * !\A_6:count_9\ * !\A_6:count_8\ * 
              !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\
            + !\A_6:count_3\
        );
        Output = \A_6:count_4\ (fanout=9)

    MacroCell: Name=\A_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \A_6:count_3\ (fanout=9)

    MacroCell: Name=\F_Sharp_6:count_9_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
            + !\F_Sharp_6:count_8\
            + !\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \F_Sharp_6:count_9_split\ (fanout=1)

    MacroCell: Name=Net_97, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_97_split_1 * !Net_97_split_2
        );
        Output = Net_97 (fanout=3)

    MacroCell: Name=\A_Sharp_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_9\ * 
              \A_Sharp_6:count_8\ * 
              \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \A_Sharp_6:count_10_split\
        );
        Output = \A_Sharp_6:count_10\ (fanout=7)

    MacroCell: Name=\A_Sharp_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_8\ * 
              \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_Sharp_6:count_9\ (fanout=8)

    MacroCell: Name=\A_Sharp_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\A_Sharp_6:count_8_split\
        );
        Output = \A_Sharp_6:count_8\ (fanout=9)

    MacroCell: Name=\A_Sharp_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * 
              \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_7\ (fanout=8)

    MacroCell: Name=\A_Sharp_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_6\ (fanout=9)

    MacroCell: Name=\A_Sharp_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_4\ * 
              \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * 
              \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_5\ (fanout=10)

    MacroCell: Name=\A_Sharp_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_3\ * 
              \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_4\ (fanout=10)

    MacroCell: Name=\A_Sharp_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_3\ (fanout=10)

    MacroCell: Name=\A_Sharp_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_1\ * 
              \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_2\ (fanout=11)

    MacroCell: Name=\A_Sharp_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_1\ (fanout=12)

    MacroCell: Name=\A_Sharp_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_0\ (fanout=13)

    MacroCell: Name=Net_100, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_100
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_100 * !\B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * 
              \B_6:count_6\ * \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * 
              !\B_6:count_2\
            + \F_6:count_1\ * \F_6:count_0\ * !Net_100 * \B_6:count_9\ * 
              \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * \B_6:count_5\ * 
              \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
        );
        Output = Net_100 (fanout=2)

    MacroCell: Name=\B_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \B_6:count_8\ * 
              \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \B_6:count_9\ (fanout=8)

    MacroCell: Name=\B_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * 
              \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \B_6:count_8\ (fanout=8)

    MacroCell: Name=\B_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_6\ * \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * 
              \B_6:count_2\
        );
        Output = \B_6:count_7\ (fanout=9)

    MacroCell: Name=\B_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_6\ (fanout=9)

    MacroCell: Name=\B_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_5\ (fanout=9)

    MacroCell: Name=\B_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_4\ (fanout=9)

    MacroCell: Name=\B_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_2\
        );
        Output = \B_6:count_3\ (fanout=9)

    MacroCell: Name=\B_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
        );
        Output = \B_6:count_2\ (fanout=10)

    MacroCell: Name=\E_6:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \E_6:not_last_reset\ (fanout=13)

    MacroCell: Name=Net_103, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_103_split_1 * !Net_103_split_2
        );
        Output = Net_103 (fanout=3)

    MacroCell: Name=\E_6:count_10\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_9\ * \E_6:count_8\ * 
              \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \E_6:count_8_split\
        );
        Output = \E_6:count_10\ (fanout=10)

    MacroCell: Name=\E_6:count_9\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * !\E_6:count_9_split\
        );
        Output = \E_6:count_9\ (fanout=11)

    MacroCell: Name=\E_6:count_8\, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \E_6:count_8_split\
        );
        Output = \E_6:count_8\ (fanout=11)

    MacroCell: Name=\E_6:count_7\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_6\ * \E_6:count_5\ * 
              \E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * 
              \E_6:count_0\
        );
        Output = \E_6:count_7\ (fanout=11)

    MacroCell: Name=\E_6:count_6\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_5\ * \E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_6\ (fanout=11)

    MacroCell: Name=\E_6:count_5\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_4\ * \E_6:count_3\ * 
              \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_5\ (fanout=11)

    MacroCell: Name=\E_6:count_4\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_3\ * \E_6:count_2\ * 
              \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_4\ (fanout=11)

    MacroCell: Name=\E_6:count_3\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_2\ * \E_6:count_1\ * 
              \E_6:count_0\
        );
        Output = \E_6:count_3\ (fanout=12)

    MacroCell: Name=\E_6:count_2\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_2\ (fanout=12)

    MacroCell: Name=\E_6:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_0\
        );
        Output = \E_6:count_1\ (fanout=12)

    MacroCell: Name=\E_6:count_0\, Mode=(T-Register)
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\E_6:not_last_reset\
            + \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_8\ * \E_6:count_7\ * 
              \E_6:count_6\ * \E_6:count_5\ * !\E_6:count_4\ * \E_6:count_3\ * 
              \E_6:count_2\ * !\E_6:count_1\ * !\E_6:count_0\
        );
        Output = \E_6:count_0\ (fanout=13)

    MacroCell: Name=cydff_1, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_32)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=2)

    MacroCell: Name=Net_152, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_1)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_152 (fanout=2)

    MacroCell: Name=cydff_5, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_152)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_5 (fanout=2)

    MacroCell: Name=Net_165, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_5)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_165 (fanout=2)

    MacroCell: Name=cydff_7, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_165)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_7 (fanout=2)

    MacroCell: Name=cydff_8, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_7)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)

    MacroCell: Name=Net_185, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_187)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_185 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    2 :    6 :    8 : 25.00 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    0 :   32 :   32 :  0.00 %
IO                            :   25 :   23 :   48 : 52.08 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    4 :    0 :    4 : 100.00 %
UDB                           :      :      :      :        
  Macrocells                  :  146 :   46 :  192 : 76.04 %
  Unique P-terms              :  170 :  214 :  384 : 44.27 %
  Total P-terms               :  212 :      :      :        
  Datapath Cells              :    0 :   24 :   24 :  0.00 %
  Status Cells                :    0 :   24 :   24 :  0.00 %
  Control Cells               :    0 :   24 :   24 :  0.00 %
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.385ms
Tech Mapping phase: Elapsed time ==> 0s.461ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
Analog Placement phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.289ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 8.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   48 :    0 :   48 : 100.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :           10.58
                   Pterms :            4.02
               Macrocells :            3.04
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :      15.63 :       6.08
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_88_split_1, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * !Net_88 * \G_6:count_10\ * 
              !\G_6:count_9\ * !\G_6:count_8\ * \G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * !\G_6:count_2\
        );
        Output = Net_88_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_88_split, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\G_6:count_10\ * \G_6:count_9\
        );
        Output = Net_88_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_185, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_187)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_185 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\G_6:count_10\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \G_6:count_9\ * \G_6:count_8\ * 
              \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \G_6:count_10_split\
        );
        Output = \G_6:count_10\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_6:count_9\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \G_6:count_8\ * 
              \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_6:count_9\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\G_6:count_8\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\G_6:count_8_split\
        );
        Output = \G_6:count_8\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_88, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_88_split_1 * !Net_88_split_2
        );
        Output = Net_88 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_88_split_2, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_88
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_88 * !\G_6:count_8\ * !\G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\ * 
              Net_88_split
        );
        Output = Net_88_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\F_6:count_10\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_9\ * \F_6:count_8\ * 
              \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_6:count_8_split\
        );
        Output = \F_6:count_10\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\F_6:count_8\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * 
              \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_6:count_8_split\
        );
        Output = \F_6:count_8\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\A_6:count_8\, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\A_6:count_8_split\
        );
        Output = \A_6:count_8\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_94, Mode=(T-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_94_split_1 * !Net_94_split_2
        );
        Output = Net_94 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\F_6:count_7\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_6\ * \F_6:count_5\ * 
              \F_6:count_4\ * \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \F_6:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_7\ * \F_6:count_6\ * \F_6:count_5\ * \F_6:count_4\ * 
              \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \F_6:count_8_split\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,2)][LB=1] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\F_6:count_4\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_10\ * !\F_6:count_9\ * 
              \F_6:count_8\ * \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * 
              \F_6:count_4\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_3\ * \F_6:count_2\ * 
              \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_4\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\F_6:count_3\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_8\ * \F_6:count_7\ * 
              !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\
            + !\F_6:count_2\
            + !\F_6:count_1\
            + !\F_6:count_0\
        );
        Output = \F_6:count_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_6:count_2\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_2\ (fanout=20)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\F_Sharp_6:count_10\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * 
              \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_Sharp_6:count_10_split\
        );
        Output = \F_Sharp_6:count_10\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:count_8\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * 
              \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \F_Sharp_6:count_10_split\
        );
        Output = \F_Sharp_6:count_8\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_6:count_9\, Mode=(T-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\F_6:count_9_split\
        );
        Output = \F_6:count_9\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\F_6:count_9_split\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_7\ * 
              !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
            + !\F_6:count_8\
            + !\F_6:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \F_6:count_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:not_last_reset\, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \F_Sharp_6:not_last_reset\ (fanout=80)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\F_Sharp_6:count_6\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_5\ * 
              \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_6\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\F_Sharp_6:count_0\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * !\F_Sharp_6:count_7\ * 
              \F_Sharp_6:count_6\ * !\F_Sharp_6:count_5\ * 
              !\F_Sharp_6:count_4\ * !\F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              !\F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:count_1\, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_1\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_Sharp_6:count_10_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_10_split\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\F_Sharp_6:count_9_split\, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * !\F_Sharp_6:count_0\
            + !\F_Sharp_6:count_8\
            + !\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \F_Sharp_6:count_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_85_split, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\F_Sharp_6:count_10\ * \F_Sharp_6:count_9\
        );
        Output = Net_85_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_165, Mode=(T-Register) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_5)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_165 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\F_Sharp_6:count_4\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_4\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\F_Sharp_6:count_5\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_4\ * 
              \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_5\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:count_2\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_10\ * 
              !\F_Sharp_6:count_9\ * \F_Sharp_6:count_8\ * 
              !\F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * 
              !\F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\
            + \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_1\ * 
              \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_2\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_Sharp_6:count_3\, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_3\ (fanout=12)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=12, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_85_split_1, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_85 * \F_Sharp_6:count_10\ * !\F_Sharp_6:count_9\ * 
              \F_Sharp_6:count_8\ * !\F_Sharp_6:count_7\ * 
              \F_Sharp_6:count_6\ * !\F_Sharp_6:count_5\ * 
              !\F_Sharp_6:count_4\ * !\F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * 
              !\F_Sharp_6:count_0\
        );
        Output = Net_85_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:count_7\ * \F_Sharp_6:count_6\ * \F_Sharp_6:count_5\ * 
              \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * \F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=cydff_5, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_152)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_5 (fanout=2)
        Properties               : 
        {
        }
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=1, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\G_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_6:count_10\ * !\G_6:count_9\ * 
              !\G_6:count_8\ * \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * 
              \G_6:count_4\ * \G_6:count_3\ * !\G_6:count_2\
            + !\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_6:count_8_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=12, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_94_split_1, Mode=(Combinatorial) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * !Net_94 * 
              \A_6:count_10\ * !\A_6:count_9\ * !\A_6:count_8\ * 
              !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\ * 
              \A_6:count_3\
        );
        Output = Net_94_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\A_6:count_6\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              \A_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_5\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_6\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\A_6:count_7\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * 
              \A_6:count_3\
        );
        Output = \A_6:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_94_split, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\A_6:count_10\ * \A_6:count_9\
        );
        Output = Net_94_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_6:count_10_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              !\A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_10_split\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_94_split_2, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_94
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * Net_94 * !\A_6:count_8\ * !\A_6:count_7\ * 
              !\A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * !\A_6:count_3\ * 
              Net_94_split
        );
        Output = Net_94_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_172, Mode=(T-Register) @ [UDB=(1,1)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_174)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_172 (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\A_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * \A_6:count_10\ * 
              !\A_6:count_9\ * !\A_6:count_8\ * !\A_6:count_7\ * 
              \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\ * \A_6:count_3\
            + !\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_6:count_8_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * \A_6:count_7\ * 
              \A_6:count_6\ * \A_6:count_5\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=9, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\A_Sharp_6:count_10\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_9\ * 
              \A_Sharp_6:count_8\ * 
              \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \A_Sharp_6:count_10_split\
        );
        Output = \A_Sharp_6:count_10\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\A_Sharp_6:count_9\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_8\ * 
              \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_Sharp_6:count_9\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\A_6:count_10\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_6:count_9\ * \A_6:count_8\ * 
              \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \A_6:count_10_split\
        );
        Output = \A_6:count_10\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_6:count_9\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_6:count_8\ * 
              \A_6:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_6:count_9\ (fanout=8)
        Properties               : 
        {
        }
}

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_79_split_2, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_79
            + \F_Sharp_6:not_last_reset\ * Net_79 * !\F_6:count_8\ * 
              \F_6:count_7\ * \F_6:count_6\ * !\F_6:count_5\ * !\F_6:count_4\ * 
              \F_6:count_3\ * !\F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\ * 
              Net_79_split
        );
        Output = Net_79_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\F_6:count_5\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_4\ * \F_6:count_3\ * 
              \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_5\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\F_6:count_6\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_5\ * \F_6:count_4\ * 
              \F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = \F_6:count_6\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_6:count_3\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\
        );
        Output = \A_6:count_3\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_79_split_1, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_79 * \F_6:count_10\ * !\F_6:count_9\ * \F_6:count_8\ * 
              \F_6:count_7\ * !\F_6:count_6\ * !\F_6:count_5\ * \F_6:count_4\ * 
              !\F_6:count_3\ * \F_6:count_2\ * \F_6:count_1\ * \F_6:count_0\
        );
        Output = Net_79_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_1, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_32)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_79_split, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\F_6:count_10\ * \F_6:count_9\
        );
        Output = Net_79_split (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_85_split_2, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_85
            + \F_Sharp_6:not_last_reset\ * Net_85 * !\F_Sharp_6:count_8\ * 
              \F_Sharp_6:count_7\ * !\F_Sharp_6:count_6\ * 
              \F_Sharp_6:count_5\ * !\F_Sharp_6:count_4\ * 
              !\F_Sharp_6:count_3\ * !\F_Sharp_6:count_2\ * 
              \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\ * Net_85_split
        );
        Output = Net_85_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\F_Sharp_6:count_7\, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_Sharp_6:count_6\ * 
              \F_Sharp_6:count_5\ * \F_Sharp_6:count_4\ * \F_Sharp_6:count_3\ * 
              \F_Sharp_6:count_2\ * \F_Sharp_6:count_1\ * \F_Sharp_6:count_0\
        );
        Output = \F_Sharp_6:count_7\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\F_Sharp_6:count_9\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\F_Sharp_6:count_9_split\
        );
        Output = \F_Sharp_6:count_9\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_79, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_79_split_1 * !Net_79_split_2
        );
        Output = Net_79 (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_91_split_2, Mode=(Combinatorial) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_91
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_91 * !\G_Sharp_6:count_8\ * !\G_Sharp_6:count_7\ * 
              \G_Sharp_6:count_6\ * !\G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\ * Net_91_split
        );
        Output = Net_91_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_152, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_1)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_152 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_91, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_91_split_1 * !Net_91_split_2
        );
        Output = Net_91 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_85, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_85_split_1 * !Net_85_split_2
        );
        Output = Net_85 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=4, #inputs=5, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=C_5, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_4 * C_0 * C_3 * C_2 * C_1
        );
        Output = C_5 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=C_4, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_3 * C_2 * C_1
        );
        Output = C_4 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=C_3, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_2 * C_1
        );
        Output = C_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=C_2, Mode=(T-Register) @ [UDB=(2,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0 * C_1
        );
        Output = C_2 (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\A_6:count_5\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_10\ * !\A_6:count_9\ * 
              !\A_6:count_8\ * !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * 
              \A_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_2\ * \F_6:count_1\ * 
              \F_6:count_0\ * \A_6:count_4\ * \A_6:count_3\
        );
        Output = \A_6:count_5\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\A_6:count_4\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_2\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \A_6:count_10\ * !\A_6:count_9\ * !\A_6:count_8\ * 
              !\A_6:count_7\ * \A_6:count_6\ * \A_6:count_5\ * !\A_6:count_4\
            + !\A_6:count_3\
        );
        Output = \A_6:count_4\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=C_1, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              C_0
        );
        Output = C_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=C_0, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_2)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = C_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\E_6:not_last_reset\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \E_6:not_last_reset\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\A_Sharp_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
            + !\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \A_Sharp_6:count_8_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_97_split, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\A_Sharp_6:count_10\ * \A_Sharp_6:count_9\
        );
        Output = Net_97_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_97_split_1, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_97 * \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
        );
        Output = Net_97_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \A_Sharp_6:count_7\ * \A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,2)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\A_Sharp_6:count_10_split\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_10_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\A_Sharp_6:count_0\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + \A_Sharp_6:count_10\ * !\A_Sharp_6:count_9\ * 
              !\A_Sharp_6:count_8\ * !\A_Sharp_6:count_7\ * 
              !\A_Sharp_6:count_6\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * !\A_Sharp_6:count_3\ * 
              !\A_Sharp_6:count_2\ * !\A_Sharp_6:count_1\ * 
              !\A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\A_Sharp_6:count_4\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_3\ * 
              \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_4\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_Sharp_6:count_5\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_10\ * 
              !\A_Sharp_6:count_9\ * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              !\A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\
            + \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_4\ * 
              \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * 
              \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_5\ (fanout=10)
        Properties               : 
        {
        }
}

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\G_Sharp_6:count_10\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \G_Sharp_6:count_9\ * 
              \G_Sharp_6:count_8\ * 
              \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \G_Sharp_6:count_10_split\
        );
        Output = \G_Sharp_6:count_10\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_Sharp_6:count_9\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \G_Sharp_6:count_8\ * 
              \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_Sharp_6:count_9\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_97, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_97_split_1 * !Net_97_split_2
        );
        Output = Net_97 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\G_Sharp_6:count_8\, Mode=(T-Register) @ [UDB=(2,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\G_Sharp_6:count_8_split\
        );
        Output = \G_Sharp_6:count_8\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\G_Sharp_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_Sharp_6:count_10\ * 
              !\G_Sharp_6:count_9\ * !\G_Sharp_6:count_8\ * 
              \G_Sharp_6:count_7\ * !\G_Sharp_6:count_6\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              !\G_Sharp_6:count_3\ * !\G_Sharp_6:count_2\
            + !\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \G_Sharp_6:count_8_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_Sharp_6:count_7\ * 
              \G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\G_Sharp_6:count_2\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_Sharp_6:count_3\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\G_Sharp_6:count_10_split\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_10_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\G_Sharp_6:count_6\, Mode=(T-Register) @ [UDB=(2,4)][LB=0][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * 
              \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_6\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=12, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_91_split_1, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * !Net_91 * \G_Sharp_6:count_10\ * 
              !\G_Sharp_6:count_9\ * !\G_Sharp_6:count_8\ * 
              \G_Sharp_6:count_7\ * !\G_Sharp_6:count_6\ * 
              \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              !\G_Sharp_6:count_3\ * !\G_Sharp_6:count_2\
        );
        Output = Net_91_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=__ZERO__, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = __ZERO__ (fanout=4)
        Properties               : 
        {
        }
}

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=4, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_103, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_103_split_1 * !Net_103_split_2
        );
        Output = Net_103 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\E_6:count_8\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \E_6:count_8_split\
        );
        Output = \E_6:count_8\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\E_6:count_10\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_9\ * \E_6:count_8\ * 
              \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
            + \E_6:count_8_split\
        );
        Output = \E_6:count_10\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\E_6:count_9\, Mode=(T-Register) @ [UDB=(2,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * !\E_6:count_9_split\
        );
        Output = \E_6:count_9\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,5)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\G_Sharp_6:count_4\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_4\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_Sharp_6:count_5\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_4\ * \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_5\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_91_split, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\G_Sharp_6:count_10\ * \G_Sharp_6:count_9\
        );
        Output = Net_91_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\G_Sharp_6:count_7\, Mode=(T-Register) @ [UDB=(2,5)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_10\ * !\G_Sharp_6:count_9\ * 
              !\G_Sharp_6:count_8\ * \G_Sharp_6:count_7\ * 
              !\G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * 
              \G_Sharp_6:count_4\ * !\G_Sharp_6:count_3\ * 
              !\G_Sharp_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_Sharp_6:count_6\ * \G_Sharp_6:count_5\ * \G_Sharp_6:count_4\ * 
              \G_Sharp_6:count_3\ * \G_Sharp_6:count_2\
        );
        Output = \G_Sharp_6:count_7\ (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\G_6:count_4\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_4\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_6:count_2\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\ * !\G_6:count_2\
        );
        Output = \G_6:count_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\G_6:count_3\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_2\
        );
        Output = \G_6:count_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\G_6:count_5\, Mode=(T-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_5\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\G_6:count_6\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:count_6\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\G_6:count_7\, Mode=(T-Register) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * 
              \G_6:count_2\
        );
        Output = \G_6:count_7\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \G_6:count_7\ * \G_6:count_6\ * 
              \G_6:count_5\ * \G_6:count_4\ * \G_6:count_3\ * \G_6:count_2\
        );
        Output = \G_6:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\G_6:count_10_split\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \G_6:count_10\ * !\G_6:count_9\ * !\G_6:count_8\ * 
              \G_6:count_7\ * \G_6:count_6\ * \G_6:count_5\ * \G_6:count_4\ * 
              \G_6:count_3\ * !\G_6:count_2\
        );
        Output = \G_6:count_10_split\ (fanout=1)
        Properties               : 
        {
        }
}

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_100, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_100
            + \F_Sharp_6:not_last_reset\ * !\F_6:count_1\ * \F_6:count_0\ * 
              Net_100 * !\B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * 
              \B_6:count_6\ * \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * 
              !\B_6:count_2\
            + \F_6:count_1\ * \F_6:count_0\ * !Net_100 * \B_6:count_9\ * 
              \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * \B_6:count_5\ * 
              \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
        );
        Output = Net_100 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\B_6:count_7\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_6\ * \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * 
              \B_6:count_2\
        );
        Output = \B_6:count_7\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\B_6:count_6\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_6\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\B_6:count_3\, Mode=(T-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_2\
        );
        Output = \B_6:count_3\ (fanout=9)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\B_6:count_2\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\F_Sharp_6:not_last_reset\
            + !\F_6:count_1\
            + !\F_6:count_0\
            + \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
        );
        Output = \B_6:count_2\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\B_6:count_4\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_4\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\B_6:count_5\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=2]
        Total # of inputs        : 11
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:count_5\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_Sharp_6:count_8\, Mode=(T-Register) @ [UDB=(3,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * !\A_Sharp_6:count_8_split\
        );
        Output = \A_Sharp_6:count_8\ (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=3, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\A_Sharp_6:count_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_1\ * 
              \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\F_6:count_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\
        );
        Output = \F_6:count_0\ (fanout=54)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\A_Sharp_6:count_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\B_6:count_9\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * \B_6:count_8\ * 
              \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \B_6:count_9\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\B_6:count_8\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_1\ * \F_6:count_0\ * 
              \B_6:count_9\ * \B_6:count_8\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * !\B_6:count_3\ * !\B_6:count_2\
            + \F_Sharp_6:not_last_reset\ * 
              \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \B_6:count_8\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_6:count_1\ * \F_6:count_0\ * \B_6:count_7\ * \B_6:count_6\ * 
              \B_6:count_5\ * \B_6:count_4\ * \B_6:count_3\ * \B_6:count_2\
        );
        Output = \B_6:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\F_6:count_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \F_6:count_0\
        );
        Output = \F_6:count_1\ (fanout=53)
        Properties               : 
        {
        }
}

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\E_6:count_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_6\ * \E_6:count_5\ * 
              \E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * 
              \E_6:count_0\
        );
        Output = \E_6:count_7\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\E_6:count_2\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_2\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\E_6:count_5\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_4\ * \E_6:count_3\ * 
              \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_5\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\E_6:count_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_5\ * \E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_6\ (fanout=11)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\A_Sharp_6:count_3\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_3\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_97_split_2, Mode=(Combinatorial) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\F_Sharp_6:not_last_reset\ * !Net_97
            + \F_Sharp_6:not_last_reset\ * Net_97 * !\A_Sharp_6:count_8\ * 
              !\A_Sharp_6:count_7\ * !\A_Sharp_6:count_6\ * 
              !\A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * 
              \A_Sharp_6:count_3\ * !\A_Sharp_6:count_2\ * 
              !\A_Sharp_6:count_1\ * !\A_Sharp_6:count_0\ * Net_97_split
        );
        Output = Net_97_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\A_Sharp_6:count_7\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_6\ * 
              \A_Sharp_6:count_5\ * \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * 
              \A_Sharp_6:count_2\ * \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_7\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\A_Sharp_6:count_6\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Top_Clock) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \F_Sharp_6:not_last_reset\ * \A_Sharp_6:count_5\ * 
              \A_Sharp_6:count_4\ * \A_Sharp_6:count_3\ * \A_Sharp_6:count_2\ * 
              \A_Sharp_6:count_1\ * \A_Sharp_6:count_0\
        );
        Output = \A_Sharp_6:count_6\ (fanout=9)
        Properties               : 
        {
        }
}

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=2, #inputs=12, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\E_6:count_9_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 3
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_7\ * \E_6:count_6\ * 
              \E_6:count_5\ * !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * 
              !\E_6:count_1\ * !\E_6:count_0\
            + !\E_6:count_8\
            + !\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\
        );
        Output = \E_6:count_9_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=cydff_7, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(Net_165)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_7 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\E_6:count_8_split\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
        );
        Output = \E_6:count_8_split\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\E_6:count_3\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \E_6:not_last_reset\ * \E_6:count_10\ * !\E_6:count_9\ * 
              \E_6:count_8\ * \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * 
              !\E_6:count_4\ * \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * 
              !\E_6:count_0\
            + \E_6:not_last_reset\ * \E_6:count_2\ * \E_6:count_1\ * 
              \E_6:count_0\
        );
        Output = \E_6:count_3\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\E_6:count_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 12
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\E_6:not_last_reset\
            + \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_8\ * \E_6:count_7\ * 
              \E_6:count_6\ * \E_6:count_5\ * !\E_6:count_4\ * \E_6:count_3\ * 
              \E_6:count_2\ * !\E_6:count_1\ * !\E_6:count_0\
        );
        Output = \E_6:count_0\ (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * \E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=12, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_103_split_1, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_103 * \E_6:count_10\ * !\E_6:count_9\ * \E_6:count_8\ * 
              \E_6:count_7\ * \E_6:count_6\ * \E_6:count_5\ * !\E_6:count_4\ * 
              \E_6:count_3\ * \E_6:count_2\ * !\E_6:count_1\ * !\E_6:count_0\
        );
        Output = Net_103_split_1 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=cydff_8, Mode=(T-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = !(cydff_7)
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = cydff_8 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_103_split, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\E_6:count_10\ * \E_6:count_9\
        );
        Output = Net_103_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=3, #inputs=12, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_103_split_2, Mode=(Combinatorial) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\E_6:not_last_reset\ * !Net_103
            + \E_6:not_last_reset\ * Net_103 * !\E_6:count_8\ * \E_6:count_7\ * 
              \E_6:count_6\ * \E_6:count_5\ * \E_6:count_4\ * !\E_6:count_3\ * 
              \E_6:count_2\ * \E_6:count_1\ * !\E_6:count_0\ * Net_103_split
        );
        Output = Net_103_split_2 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\E_6:count_4\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_3\ * \E_6:count_2\ * 
              \E_6:count_1\ * \E_6:count_0\
        );
        Output = \E_6:count_4\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\E_6:count_1\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_159) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \E_6:not_last_reset\ * \E_6:count_0\
        );
        Output = \E_6:count_1\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

Intr container @ [IntrContainer=(0)]: empty
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = B_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => B_6_Out(0)__PA ,
        pin_input => Net_100 ,
        pad => B_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = CS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS3(0)__PA ,
        pin_input => Net_165 ,
        pad => CS3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = F_Sharp_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_Sharp_6_Out(0)__PA ,
        pin_input => Net_85 ,
        pad => F_Sharp_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = A_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_6_Out(0)__PA ,
        pin_input => Net_94 ,
        pad => A_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = F_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => F_6_Out(0)__PA ,
        pin_input => Net_79 ,
        pad => F_6_Out(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = G_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G_6_Out(0)__PA ,
        pin_input => Net_88 ,
        pad => G_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = G_Sharp_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => G_Sharp_6_Out(0)__PA ,
        pin_input => Net_91 ,
        pad => G_Sharp_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS4(0)__PA ,
        pin_input => cydff_5 ,
        pad => CS4(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = C4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C4(0)__PA ,
        pin_input => C_2 ,
        pad => C4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = C3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C3(0)__PA ,
        pin_input => C_3 ,
        pad => C3(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = C2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C2(0)__PA ,
        pin_input => C_4 ,
        pad => C2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = C1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C1(0)__PA ,
        pin_input => C_5 ,
        pad => C1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = C6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C6(0)__PA ,
        pin_input => C_0 ,
        pad => C6(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        pin_input => cydff_8 ,
        pad => CS1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        pin_input => cydff_7 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = A_Sharp_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => A_Sharp_6_Out(0)__PA ,
        pin_input => Net_97 ,
        pad => A_Sharp_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D6(0)__PA ,
        pin_input => Net_172 ,
        pad => D6(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = E_6_Out(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => E_6_Out(0)__PA ,
        pin_input => Net_103 ,
        pad => E_6_Out(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS6(0)__PA ,
        pin_input => cydff_1 ,
        pad => CS6(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DS6(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DS6(0)__PA ,
        pin_input => Net_185 ,
        pad => DS6(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CS5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS5(0)__PA ,
        pin_input => Net_152 ,
        pad => CS5(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
Port 15 contains the following IO cells:
[IoId=3]: 
Pin : Name = C5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => C5(0)__PA ,
        pin_input => C_1 ,
        pad => C5(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Top_Clock ,
            dclk_0 => Top_Clock_local ,
            dclk_glb_1 => Net_159 ,
            dclk_1 => Net_159_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\C_6:CounterHW\
        PORT MAP (
            clock => Top_Clock ,
            enable => __ZERO__ ,
            tc => Net_2 ,
            cmp => \C_6:Net_47\ ,
            irq => \C_6:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\C_Sharp_6:CounterHW\
        PORT MAP (
            clock => Top_Clock ,
            enable => __ZERO__ ,
            tc => Net_32 ,
            cmp => \C_Sharp_6:Net_47\ ,
            irq => \C_Sharp_6:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\D_6:CounterHW\
        PORT MAP (
            clock => Top_Clock ,
            enable => __ZERO__ ,
            tc => Net_174 ,
            cmp => \D_6:Net_47\ ,
            irq => \D_6:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,3): 
    timercell: Name =\D_SHARP_6:CounterHW\
        PORT MAP (
            clock => Top_Clock ,
            enable => __ZERO__ ,
            tc => Net_187 ,
            cmp => \D_SHARP_6:Net_47\ ,
            irq => \D_SHARP_6:Net_42\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                  | 
Port | Pin | Fixed |      Type |       Drive Mode |             Name | Connections
-----+-----+-------+-----------+------------------+------------------+------------
   0 |   2 |       |      NONE |         CMOS_OUT |       B_6_Out(0) | In(Net_100)
     |   4 |       |      NONE |         CMOS_OUT |           CS3(0) | In(Net_165)
     |   5 |       |      NONE |         CMOS_OUT | F_Sharp_6_Out(0) | In(Net_85)
     |   6 |       |      NONE |         CMOS_OUT |       A_6_Out(0) | In(Net_94)
     |   7 |       |      NONE |         CMOS_OUT |       F_6_Out(0) | In(Net_79)
-----+-----+-------+-----------+------------------+------------------+------------
   2 |   0 |       |      NONE |         CMOS_OUT |       G_6_Out(0) | In(Net_88)
     |   1 |       |      NONE |         CMOS_OUT | G_Sharp_6_Out(0) | In(Net_91)
     |   2 |       |      NONE |         CMOS_OUT |           CS4(0) | In(cydff_5)
     |   3 |       |      NONE |         CMOS_OUT |            C4(0) | In(C_2)
     |   4 |       |      NONE |         CMOS_OUT |            C3(0) | In(C_3)
     |   5 |       |      NONE |         CMOS_OUT |            C2(0) | In(C_4)
     |   6 |       |      NONE |         CMOS_OUT |            C1(0) | In(C_5)
     |   7 |       |      NONE |         CMOS_OUT |            C6(0) | In(C_0)
-----+-----+-------+-----------+------------------+------------------+------------
   3 |   0 |       |      NONE |         CMOS_OUT |           CS1(0) | In(cydff_8)
     |   1 |       |      NONE |         CMOS_OUT |           CS2(0) | In(cydff_7)
     |   2 |       |      NONE |         CMOS_OUT | A_Sharp_6_Out(0) | In(Net_97)
     |   3 |       |      NONE |         CMOS_OUT |            D6(0) | In(Net_172)
     |   4 |       |      NONE |         CMOS_OUT |       E_6_Out(0) | In(Net_103)
     |   5 |       |      NONE |         CMOS_OUT |           CS6(0) | In(cydff_1)
     |   6 |       |      NONE |         CMOS_OUT |           DS6(0) | In(Net_185)
     |   7 |       |      NONE |         CMOS_OUT |           CS5(0) | In(Net_152)
-----+-----+-------+-----------+------------------+------------------+------------
  15 |   3 |       |      NONE |         CMOS_OUT |            C5(0) | In(C_1)
----------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.100ms
Digital Placement phase: Elapsed time ==> 8s.922ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Organ_1_r.vh2" --pcf-path "Organ_1.pco" --des-name "Organ_1" --dsf-path "Organ_1.dsf" --sdc-path "Organ_1.sdc" --lib-path "Organ_1_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 10s.033ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.283ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.069ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Organ_1_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.755ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.339ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.337ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 21s.610ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 21s.610ms
API generation phase: Elapsed time ==> 2s.052ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
