LRUqueens8

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000187                       # Number of seconds simulated
sim_ticks                                   187485000                       # Number of ticks simulated
host_seconds                                     0.22                       # Real time elapsed on the host
sim_insts                                      169223                       # Number of instructions simulated
sim_ops                                        321054                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements              1738                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data        56441                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data         2762                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data        59203                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.046653                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements               530                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst       222122                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst         1018                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst       223140                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.004562                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                     406                       # number of overall hits
system.l2.overall_misses::total                  3374                       # number of overall misses
system.l2.overall_accesses::total                3780                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.892593                       # miss rate for overall accesses
