$date
	Thu Sep 22 00:51:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module behavioralMultiplexer $end
$var wire 1 ! address0 $end
$var wire 1 " address1 $end
$var wire 1 # in0 $end
$var wire 1 $ in1 $end
$var wire 1 % in2 $end
$var wire 1 & in3 $end
$var wire 1 ' out $end
$var wire 4 ( inputs [3:0] $end
$var wire 2 ) address [1:0] $end
$upscope $end
$scope module testMultiplexer $end
$var wire 1 * out $end
$var reg 1 + addr0 $end
$var reg 1 , addr1 $end
$var reg 1 - in0 $end
$var reg 1 . in1 $end
$var reg 1 / in2 $end
$var reg 1 0 in3 $end
$scope module multiplexer $end
$var wire 1 + address0 $end
$var wire 1 , address1 $end
$var wire 1 - in0 $end
$var wire 1 . in1 $end
$var wire 1 / in2 $end
$var wire 1 0 in3 $end
$var wire 1 1 naddress0 $end
$var wire 1 2 naddress1 $end
$var wire 1 * out $end
$var wire 1 3 sel0 $end
$var wire 1 4 sel1 $end
$var wire 1 5 sel2 $end
$var wire 1 6 sel3 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x6
x5
x4
x3
x2
x1
x0
x/
x.
0-
0,
0+
x*
bz )
bz (
x'
z&
z%
z$
z#
z"
z!
$end
#50000
12
11
06
05
04
03
#100000
0*
#500000
1-
#550000
13
#600000
1*
#1000000
0.
x-
1+
#1050000
x3
01
#1100000
x*
03
#1150000
0*
#1500000
1.
#1550000
14
#1600000
1*
#2000000
0/
x.
1,
0+
#2050000
02
11
04
#2100000
0*
#2500000
1/
#2550000
15
#2600000
1*
#3000000
00
x/
1+
#3050000
x5
01
#3100000
x*
05
#3150000
0*
#3500000
10
#3550000
16
#3600000
1*
#4000000
