
RTOS-WIFI-SDCARD-EXT1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00012254  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00412254  00412254  00022254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000a28  20400000  0041225c  00030000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00010030  20400a28  00412c84  00030a28  2**2
                  ALLOC
  4 .stack        00002000  20410a58  00422cb4  00030a28  2**0
                  ALLOC
  5 .heap         00000200  20412a58  00424cb4  00030a28  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  00030a28  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  00030a56  2**0
                  CONTENTS, READONLY
  8 .debug_info   00044e95  00000000  00000000  00030aaf  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 000088d0  00000000  00000000  00075944  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0001ce16  00000000  00000000  0007e214  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00001ab8  00000000  00000000  0009b02a  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00002080  00000000  00000000  0009cae2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002e74d  00000000  00000000  0009eb62  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0002420e  00000000  00000000  000cd2af  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    000a345d  00000000  00000000  000f14bd  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00005f04  00000000  00000000  0019491c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	58 2a 41 20 09 89 40 00 07 89 40 00 07 89 40 00     X*A ..@...@...@.
  400010:	07 89 40 00 07 89 40 00 07 89 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	81 35 40 00 07 89 40 00 00 00 00 00 21 36 40 00     .5@...@.....!6@.
  40003c:	89 36 40 00 07 89 40 00 07 89 40 00 07 89 40 00     .6@...@...@...@.
  40004c:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  40005c:	07 89 40 00 07 89 40 00 00 00 00 00 21 84 40 00     ..@...@.....!.@.
  40006c:	35 84 40 00 49 84 40 00 07 89 40 00 07 89 40 00     5.@.I.@...@...@.
  40007c:	07 89 40 00 5d 84 40 00 71 84 40 00 07 89 40 00     ..@.].@.q.@...@.
  40008c:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  40009c:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  4000ac:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  4000bc:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  4000cc:	07 89 40 00 00 00 00 00 07 89 40 00 00 00 00 00     ..@.......@.....
  4000dc:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  4000ec:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  4000fc:	07 89 40 00 07 89 40 00 07 89 40 00 07 89 40 00     ..@...@...@...@.
  40010c:	07 89 40 00 07 89 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 07 89 40 00 07 89 40 00 07 89 40 00     ......@...@...@.
  40012c:	07 89 40 00 07 89 40 00 00 00 00 00 07 89 40 00     ..@...@.......@.
  40013c:	07 89 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	20400a28 	.word	0x20400a28
  40015c:	00000000 	.word	0x00000000
  400160:	0041225c 	.word	0x0041225c

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	0041225c 	.word	0x0041225c
  4001a0:	20400a2c 	.word	0x20400a2c
  4001a4:	0041225c 	.word	0x0041225c
  4001a8:	00000000 	.word	0x00000000

004001ac <sd_mmc_configure_slot>:

/**
 * \brief Configures the driver with the selected card configuration
 */
static void sd_mmc_configure_slot(void)
{
  4001ac:	b510      	push	{r4, lr}
	driver_select_device(sd_mmc_slot_sel, sd_mmc_card->clock,
  4001ae:	4b07      	ldr	r3, [pc, #28]	; (4001cc <sd_mmc_configure_slot+0x20>)
  4001b0:	6819      	ldr	r1, [r3, #0]
  4001b2:	f891 3022 	ldrb.w	r3, [r1, #34]	; 0x22
  4001b6:	3300      	adds	r3, #0
  4001b8:	bf18      	it	ne
  4001ba:	2301      	movne	r3, #1
  4001bc:	7c4a      	ldrb	r2, [r1, #17]
  4001be:	6809      	ldr	r1, [r1, #0]
  4001c0:	4803      	ldr	r0, [pc, #12]	; (4001d0 <sd_mmc_configure_slot+0x24>)
  4001c2:	7800      	ldrb	r0, [r0, #0]
  4001c4:	4c03      	ldr	r4, [pc, #12]	; (4001d4 <sd_mmc_configure_slot+0x28>)
  4001c6:	47a0      	blx	r4
  4001c8:	bd10      	pop	{r4, pc}
  4001ca:	bf00      	nop
  4001cc:	20400a44 	.word	0x20400a44
  4001d0:	20400a4d 	.word	0x20400a4d
  4001d4:	00401191 	.word	0x00401191

004001d8 <sd_mmc_select_slot>:
	if (slot >= SD_MMC_MEM_CNT) {
  4001d8:	b108      	cbz	r0, 4001de <sd_mmc_select_slot+0x6>
		return SD_MMC_ERR_SLOT;
  4001da:	2004      	movs	r0, #4
  4001dc:	4770      	bx	lr
	if (ioport_get_pin_level(sd_mmc_cards[slot].cd_gpio)
  4001de:	4b32      	ldr	r3, [pc, #200]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  4001e0:	689a      	ldr	r2, [r3, #8]
	} else {
		return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
		       (IOPORT_PIO_OFFSET * port));
	}
#else
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  4001e2:	4b32      	ldr	r3, [pc, #200]	; (4002ac <sd_mmc_select_slot+0xd4>)
  4001e4:	eb03 1352 	add.w	r3, r3, r2, lsr #5
  4001e8:	025b      	lsls	r3, r3, #9
	base->PIO_CODR = mask & ~level;
}

__always_inline static bool arch_ioport_get_pin_level(ioport_pin_t pin)
{
	return arch_ioport_pin_to_base(pin)->PIO_PDSR & arch_ioport_pin_to_mask(pin);
  4001ea:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
	return 1U << (pin & 0x1F);
  4001ec:	f002 021f 	and.w	r2, r2, #31
  4001f0:	2301      	movs	r3, #1
  4001f2:	fa03 f202 	lsl.w	r2, r3, r2
  4001f6:	420a      	tst	r2, r1
  4001f8:	d010      	beq.n	40021c <sd_mmc_select_slot+0x44>
		if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  4001fa:	4b2b      	ldr	r3, [pc, #172]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  4001fc:	7b9b      	ldrb	r3, [r3, #14]
  4001fe:	2b01      	cmp	r3, #1
  400200:	d004      	beq.n	40020c <sd_mmc_select_slot+0x34>
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  400202:	2204      	movs	r2, #4
  400204:	4b28      	ldr	r3, [pc, #160]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400206:	739a      	strb	r2, [r3, #14]
		return SD_MMC_ERR_NO_CARD;
  400208:	2002      	movs	r0, #2
  40020a:	4770      	bx	lr
	if (sd_mmc_sam_systick_used) {
  40020c:	4b28      	ldr	r3, [pc, #160]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  40020e:	781b      	ldrb	r3, [r3, #0]
  400210:	2b00      	cmp	r3, #0
  400212:	d0f6      	beq.n	400202 <sd_mmc_select_slot+0x2a>
		SysTick->CTRL = 0;
  400214:	2200      	movs	r2, #0
  400216:	4b27      	ldr	r3, [pc, #156]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400218:	601a      	str	r2, [r3, #0]
  40021a:	e7f2      	b.n	400202 <sd_mmc_select_slot+0x2a>
{
  40021c:	b510      	push	{r4, lr}
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_NO_CARD) {
  40021e:	4b22      	ldr	r3, [pc, #136]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400220:	7b9b      	ldrb	r3, [r3, #14]
  400222:	2b04      	cmp	r3, #4
  400224:	d005      	beq.n	400232 <sd_mmc_select_slot+0x5a>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_DEBOUNCE) {
  400226:	2b01      	cmp	r3, #1
  400228:	d019      	beq.n	40025e <sd_mmc_select_slot+0x86>
	if (sd_mmc_cards[slot].state == SD_MMC_CARD_STATE_UNUSABLE) {
  40022a:	2b03      	cmp	r3, #3
  40022c:	d12c      	bne.n	400288 <sd_mmc_select_slot+0xb0>
		return SD_MMC_ERR_UNUSABLE;
  40022e:	2003      	movs	r0, #3
  400230:	bd10      	pop	{r4, pc}
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_DEBOUNCE;
  400232:	2201      	movs	r2, #1
  400234:	4b1c      	ldr	r3, [pc, #112]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400236:	739a      	strb	r2, [r3, #14]
	if (!SysTick->CTRL) {
  400238:	4b1e      	ldr	r3, [pc, #120]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  40023a:	681b      	ldr	r3, [r3, #0]
  40023c:	b93b      	cbnz	r3, 40024e <sd_mmc_select_slot+0x76>
		sd_mmc_sam_systick_used = true;
  40023e:	4b1c      	ldr	r3, [pc, #112]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400240:	701a      	strb	r2, [r3, #0]
		SysTick->LOAD = (sysclk_get_cpu_hz() / (8 * 1000))
  400242:	4b1c      	ldr	r3, [pc, #112]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400244:	491c      	ldr	r1, [pc, #112]	; (4002b8 <sd_mmc_select_slot+0xe0>)
  400246:	6059      	str	r1, [r3, #4]
		SysTick->CTRL = SysTick_CTRL_ENABLE_Msk;
  400248:	601a      	str	r2, [r3, #0]
		return SD_MMC_ERR_NO_CARD;
  40024a:	2002      	movs	r0, #2
  40024c:	bd10      	pop	{r4, pc}
		sd_mmc_sam_systick_used = false;
  40024e:	2200      	movs	r2, #0
  400250:	4b17      	ldr	r3, [pc, #92]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400252:	701a      	strb	r2, [r3, #0]
		delay_ms(SD_MMC_DEBOUNCE_TIMEOUT);
  400254:	4819      	ldr	r0, [pc, #100]	; (4002bc <sd_mmc_select_slot+0xe4>)
  400256:	4b1a      	ldr	r3, [pc, #104]	; (4002c0 <sd_mmc_select_slot+0xe8>)
  400258:	4798      	blx	r3
		return SD_MMC_ERR_NO_CARD;
  40025a:	2002      	movs	r0, #2
  40025c:	bd10      	pop	{r4, pc}
	if (!sd_mmc_sam_systick_used) {
  40025e:	4b14      	ldr	r3, [pc, #80]	; (4002b0 <sd_mmc_select_slot+0xd8>)
  400260:	781b      	ldrb	r3, [r3, #0]
  400262:	b13b      	cbz	r3, 400274 <sd_mmc_select_slot+0x9c>
	if (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) {
  400264:	4b13      	ldr	r3, [pc, #76]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400266:	681b      	ldr	r3, [r3, #0]
  400268:	f413 3f80 	tst.w	r3, #65536	; 0x10000
  40026c:	d01a      	beq.n	4002a4 <sd_mmc_select_slot+0xcc>
		SysTick->CTRL = 0;
  40026e:	2200      	movs	r2, #0
  400270:	4b10      	ldr	r3, [pc, #64]	; (4002b4 <sd_mmc_select_slot+0xdc>)
  400272:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_INIT;
  400274:	4b0c      	ldr	r3, [pc, #48]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400276:	2202      	movs	r2, #2
  400278:	739a      	strb	r2, [r3, #14]
		sd_mmc_cards[slot].clock = SDMMC_CLOCK_INIT;
  40027a:	4a12      	ldr	r2, [pc, #72]	; (4002c4 <sd_mmc_select_slot+0xec>)
  40027c:	601a      	str	r2, [r3, #0]
		sd_mmc_cards[slot].bus_width = 1;
  40027e:	2201      	movs	r2, #1
  400280:	745a      	strb	r2, [r3, #17]
		sd_mmc_cards[slot].high_speed = 0;
  400282:	2200      	movs	r2, #0
  400284:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_slot_sel = slot;
  400288:	2200      	movs	r2, #0
  40028a:	4b0f      	ldr	r3, [pc, #60]	; (4002c8 <sd_mmc_select_slot+0xf0>)
  40028c:	701a      	strb	r2, [r3, #0]
	sd_mmc_card = &sd_mmc_cards[slot];
  40028e:	4c06      	ldr	r4, [pc, #24]	; (4002a8 <sd_mmc_select_slot+0xd0>)
  400290:	4b0e      	ldr	r3, [pc, #56]	; (4002cc <sd_mmc_select_slot+0xf4>)
  400292:	601c      	str	r4, [r3, #0]
	sd_mmc_configure_slot();
  400294:	4b0e      	ldr	r3, [pc, #56]	; (4002d0 <sd_mmc_select_slot+0xf8>)
  400296:	4798      	blx	r3
			SD_MMC_INIT_ONGOING : SD_MMC_OK;
  400298:	7ba0      	ldrb	r0, [r4, #14]
  40029a:	2802      	cmp	r0, #2
  40029c:	bf14      	ite	ne
  40029e:	2000      	movne	r0, #0
  4002a0:	2001      	moveq	r0, #1
  4002a2:	bd10      	pop	{r4, pc}
			return SD_MMC_ERR_NO_CARD;
  4002a4:	2002      	movs	r0, #2
  4002a6:	bd10      	pop	{r4, pc}
  4002a8:	2040000c 	.word	0x2040000c
  4002ac:	00200707 	.word	0x00200707
  4002b0:	20400a4c 	.word	0x20400a4c
  4002b4:	e000e010 	.word	0xe000e010
  4002b8:	023c3460 	.word	0x023c3460
  4002bc:	0303af6b 	.word	0x0303af6b
  4002c0:	20400001 	.word	0x20400001
  4002c4:	00061a80 	.word	0x00061a80
  4002c8:	20400a4d 	.word	0x20400a4d
  4002cc:	20400a44 	.word	0x20400a44
  4002d0:	004001ad 	.word	0x004001ad

004002d4 <sdio_cmd52>:
{
  4002d4:	b538      	push	{r3, r4, r5, lr}
  4002d6:	9c04      	ldr	r4, [sp, #16]
		| ((uint32_t)reg_addr << SDIO_CMD52_REG_ADRR))) {
  4002d8:	0252      	lsls	r2, r2, #9
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  4002da:	ea42 62c3 	orr.w	r2, r2, r3, lsl #27
  4002de:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
  4002e2:	ea42 72c0 	orr.w	r2, r2, r0, lsl #31
		((uint32_t)*io_data << SDIO_CMD52_WR_DATA)
  4002e6:	7821      	ldrb	r1, [r4, #0]
	if (!driver_send_cmd(SDIO_CMD52_IO_RW_DIRECT,
  4002e8:	4311      	orrs	r1, r2
  4002ea:	f241 3034 	movw	r0, #4916	; 0x1334
  4002ee:	4b05      	ldr	r3, [pc, #20]	; (400304 <sdio_cmd52+0x30>)
  4002f0:	4798      	blx	r3
  4002f2:	4605      	mov	r5, r0
  4002f4:	b908      	cbnz	r0, 4002fa <sdio_cmd52+0x26>
}
  4002f6:	4628      	mov	r0, r5
  4002f8:	bd38      	pop	{r3, r4, r5, pc}
	*io_data = driver_get_response() & 0xFF;
  4002fa:	4b03      	ldr	r3, [pc, #12]	; (400308 <sdio_cmd52+0x34>)
  4002fc:	4798      	blx	r3
  4002fe:	7020      	strb	r0, [r4, #0]
	return true;
  400300:	e7f9      	b.n	4002f6 <sdio_cmd52+0x22>
  400302:	bf00      	nop
  400304:	00401279 	.word	0x00401279
  400308:	0040129d 	.word	0x0040129d

0040030c <sd_mmc_cmd9_mci>:
{
  40030c:	b510      	push	{r4, lr}
	if (!driver_send_cmd(SDMMC_MCI_CMD9_SEND_CSD, (uint32_t)sd_mmc_card->rca << 16)) {
  40030e:	4b09      	ldr	r3, [pc, #36]	; (400334 <sd_mmc_cmd9_mci+0x28>)
  400310:	681b      	ldr	r3, [r3, #0]
  400312:	8999      	ldrh	r1, [r3, #12]
  400314:	0409      	lsls	r1, r1, #16
  400316:	f641 3009 	movw	r0, #6921	; 0x1b09
  40031a:	4b07      	ldr	r3, [pc, #28]	; (400338 <sd_mmc_cmd9_mci+0x2c>)
  40031c:	4798      	blx	r3
  40031e:	4604      	mov	r4, r0
  400320:	b908      	cbnz	r0, 400326 <sd_mmc_cmd9_mci+0x1a>
}
  400322:	4620      	mov	r0, r4
  400324:	bd10      	pop	{r4, pc}
	driver_get_response_128(sd_mmc_card->csd);
  400326:	4b03      	ldr	r3, [pc, #12]	; (400334 <sd_mmc_cmd9_mci+0x28>)
  400328:	6818      	ldr	r0, [r3, #0]
  40032a:	3012      	adds	r0, #18
  40032c:	4b03      	ldr	r3, [pc, #12]	; (40033c <sd_mmc_cmd9_mci+0x30>)
  40032e:	4798      	blx	r3
	return true;
  400330:	e7f7      	b.n	400322 <sd_mmc_cmd9_mci+0x16>
  400332:	bf00      	nop
  400334:	20400a44 	.word	0x20400a44
  400338:	00401279 	.word	0x00401279
  40033c:	004012a5 	.word	0x004012a5

00400340 <sd_mmc_deselect_slot>:

/**
 * \brief Deselect the current card slot
 */
static void sd_mmc_deselect_slot(void)
{
  400340:	b508      	push	{r3, lr}
	if (sd_mmc_slot_sel < SD_MMC_MEM_CNT) {
  400342:	4b04      	ldr	r3, [pc, #16]	; (400354 <sd_mmc_deselect_slot+0x14>)
  400344:	781b      	ldrb	r3, [r3, #0]
  400346:	b103      	cbz	r3, 40034a <sd_mmc_deselect_slot+0xa>
  400348:	bd08      	pop	{r3, pc}
		driver_deselect_device(sd_mmc_slot_sel);
  40034a:	2000      	movs	r0, #0
  40034c:	4b02      	ldr	r3, [pc, #8]	; (400358 <sd_mmc_deselect_slot+0x18>)
  40034e:	4798      	blx	r3
	}
}
  400350:	e7fa      	b.n	400348 <sd_mmc_deselect_slot+0x8>
  400352:	bf00      	nop
  400354:	20400a4d 	.word	0x20400a4d
  400358:	00401255 	.word	0x00401255

0040035c <sd_mmc_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void sd_mmc_init(void)
{
  40035c:	b508      	push	{r3, lr}
	//! Enable the PMC clock for the card detect pins
#if (defined SD_MMC_0_CD_GPIO) && (SAM) && (!SAM4L)
# include "pmc.h"
# define SD_MMC_ENABLE_CD_PIN(slot, unused) \
	pmc_enable_periph_clk(SD_MMC_##slot##_CD_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_CD_PIN, ~)
  40035e:	2010      	movs	r0, #16
  400360:	4b05      	ldr	r3, [pc, #20]	; (400378 <sd_mmc_init+0x1c>)
  400362:	4798      	blx	r3
	pmc_enable_periph_clk(SD_MMC_##slot##_WP_PIO_ID);
	MREPEAT(SD_MMC_MEM_CNT, SD_MMC_ENABLE_WP_PIN, ~)
# undef SD_MMC_ENABLE_WP_PIN
#endif
	for (uint8_t slot = 0; slot < SD_MMC_MEM_CNT; slot++) {
		sd_mmc_cards[slot].state = SD_MMC_CARD_STATE_NO_CARD;
  400364:	2204      	movs	r2, #4
  400366:	4b05      	ldr	r3, [pc, #20]	; (40037c <sd_mmc_init+0x20>)
  400368:	739a      	strb	r2, [r3, #14]
	}
	sd_mmc_slot_sel = 0xFF; // No slot configurated
  40036a:	22ff      	movs	r2, #255	; 0xff
  40036c:	4b04      	ldr	r3, [pc, #16]	; (400380 <sd_mmc_init+0x24>)
  40036e:	701a      	strb	r2, [r3, #0]
	driver_init();
  400370:	4b04      	ldr	r3, [pc, #16]	; (400384 <sd_mmc_init+0x28>)
  400372:	4798      	blx	r3
  400374:	bd08      	pop	{r3, pc}
  400376:	bf00      	nop
  400378:	00408629 	.word	0x00408629
  40037c:	2040000c 	.word	0x2040000c
  400380:	20400a4d 	.word	0x20400a4d
  400384:	00401155 	.word	0x00401155

00400388 <sd_mmc_check>:
{
	return SD_MMC_MEM_CNT;
}

sd_mmc_err_t sd_mmc_check(uint8_t slot)
{
  400388:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40038c:	b095      	sub	sp, #84	; 0x54
	sd_mmc_err_t sd_mmc_err;

	sd_mmc_err = sd_mmc_select_slot(slot);
  40038e:	4ba7      	ldr	r3, [pc, #668]	; (40062c <sd_mmc_check+0x2a4>)
  400390:	4798      	blx	r3
  400392:	4604      	mov	r4, r0
	if (sd_mmc_err != SD_MMC_INIT_ONGOING) {
  400394:	2801      	cmp	r0, #1
  400396:	d005      	beq.n	4003a4 <sd_mmc_check+0x1c>
		sd_mmc_deselect_slot();
  400398:	4ba5      	ldr	r3, [pc, #660]	; (400630 <sd_mmc_check+0x2a8>)
  40039a:	4798      	blx	r3
	}
	sd_mmc_debug("SD/MMC card initialization failed\n\r");
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
	sd_mmc_deselect_slot();
	return SD_MMC_ERR_UNUSABLE;
}
  40039c:	4620      	mov	r0, r4
  40039e:	b015      	add	sp, #84	; 0x54
  4003a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	uint8_t data = 0x08;
  4003a4:	ae14      	add	r6, sp, #80	; 0x50
  4003a6:	2308      	movs	r3, #8
  4003a8:	f806 3d45 	strb.w	r3, [r6, #-69]!
	sd_mmc_card->type = CARD_TYPE_SD;
  4003ac:	4ba1      	ldr	r3, [pc, #644]	; (400634 <sd_mmc_check+0x2ac>)
  4003ae:	681b      	ldr	r3, [r3, #0]
  4003b0:	2701      	movs	r7, #1
  4003b2:	73df      	strb	r7, [r3, #15]
	sd_mmc_card->version = CARD_VER_UNKNOWN;
  4003b4:	2500      	movs	r5, #0
  4003b6:	741d      	strb	r5, [r3, #16]
	sd_mmc_card->rca = 0;
  4003b8:	819d      	strh	r5, [r3, #12]
	driver_send_clock();
  4003ba:	4b9f      	ldr	r3, [pc, #636]	; (400638 <sd_mmc_check+0x2b0>)
  4003bc:	4798      	blx	r3
	sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA,SDIO_CCCR_IOA, 0, &data);
  4003be:	9600      	str	r6, [sp, #0]
  4003c0:	462b      	mov	r3, r5
  4003c2:	2206      	movs	r2, #6
  4003c4:	4629      	mov	r1, r5
  4003c6:	4638      	mov	r0, r7
  4003c8:	4e9c      	ldr	r6, [pc, #624]	; (40063c <sd_mmc_check+0x2b4>)
  4003ca:	47b0      	blx	r6
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4003cc:	4629      	mov	r1, r5
  4003ce:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4003d2:	4b9b      	ldr	r3, [pc, #620]	; (400640 <sd_mmc_check+0x2b8>)
  4003d4:	4798      	blx	r3
  4003d6:	b930      	cbnz	r0, 4003e6 <sd_mmc_check+0x5e>
	sd_mmc_card->state = SD_MMC_CARD_STATE_UNUSABLE;
  4003d8:	4b96      	ldr	r3, [pc, #600]	; (400634 <sd_mmc_check+0x2ac>)
  4003da:	681b      	ldr	r3, [r3, #0]
  4003dc:	2403      	movs	r4, #3
  4003de:	739c      	strb	r4, [r3, #14]
	sd_mmc_deselect_slot();
  4003e0:	4b93      	ldr	r3, [pc, #588]	; (400630 <sd_mmc_check+0x2a8>)
  4003e2:	4798      	blx	r3
	return SD_MMC_ERR_UNUSABLE;
  4003e4:	e7da      	b.n	40039c <sd_mmc_check+0x14>
	if (!driver_send_cmd(SD_CMD8_SEND_IF_COND,
  4003e6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
  4003ea:	f245 5008 	movw	r0, #21768	; 0x5508
  4003ee:	4b94      	ldr	r3, [pc, #592]	; (400640 <sd_mmc_check+0x2b8>)
  4003f0:	4798      	blx	r3
  4003f2:	2800      	cmp	r0, #0
  4003f4:	f040 8093 	bne.w	40051e <sd_mmc_check+0x196>
	*v2 = 0;
  4003f8:	f04f 0900 	mov.w	r9, #0
	if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND, 0)) {
  4003fc:	2100      	movs	r1, #0
  4003fe:	f244 5005 	movw	r0, #17669	; 0x4505
  400402:	4b8f      	ldr	r3, [pc, #572]	; (400640 <sd_mmc_check+0x2b8>)
  400404:	4798      	blx	r3
  400406:	2800      	cmp	r0, #0
  400408:	f040 8097 	bne.w	40053a <sd_mmc_check+0x1b2>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40040c:	4b89      	ldr	r3, [pc, #548]	; (400634 <sd_mmc_check+0x2ac>)
  40040e:	681b      	ldr	r3, [r3, #0]
  400410:	7bdb      	ldrb	r3, [r3, #15]
  400412:	f013 0f01 	tst.w	r3, #1
  400416:	f040 80b5 	bne.w	400584 <sd_mmc_check+0x1fc>
	if (!driver_send_cmd(SD_CMD3_SEND_RELATIVE_ADDR, 0)) {
  40041a:	2100      	movs	r1, #0
  40041c:	f245 1003 	movw	r0, #20739	; 0x5103
  400420:	4b87      	ldr	r3, [pc, #540]	; (400640 <sd_mmc_check+0x2b8>)
  400422:	4798      	blx	r3
  400424:	2800      	cmp	r0, #0
  400426:	d0d7      	beq.n	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->rca = (driver_get_response() >> 16) & 0xFFFF;
  400428:	4d82      	ldr	r5, [pc, #520]	; (400634 <sd_mmc_check+0x2ac>)
  40042a:	682e      	ldr	r6, [r5, #0]
  40042c:	4b85      	ldr	r3, [pc, #532]	; (400644 <sd_mmc_check+0x2bc>)
  40042e:	4798      	blx	r3
  400430:	0c00      	lsrs	r0, r0, #16
  400432:	81b0      	strh	r0, [r6, #12]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400434:	682b      	ldr	r3, [r5, #0]
  400436:	7bdb      	ldrb	r3, [r3, #15]
  400438:	f013 0f01 	tst.w	r3, #1
  40043c:	d034      	beq.n	4004a8 <sd_mmc_check+0x120>
		if (!sd_mmc_cmd9_mci()) {
  40043e:	4b82      	ldr	r3, [pc, #520]	; (400648 <sd_mmc_check+0x2c0>)
  400440:	4798      	blx	r3
  400442:	2800      	cmp	r0, #0
  400444:	d0c8      	beq.n	4003d8 <sd_mmc_check+0x50>
	tran_speed = CSD_TRAN_SPEED(sd_mmc_card->csd);
  400446:	682b      	ldr	r3, [r5, #0]
 */
static inline uint32_t SDMMC_UNSTUFF_BITS(uint8_t *reg, uint16_t reg_size,
		uint16_t pos, uint8_t size)
{
	uint32_t value;
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400448:	7d5a      	ldrb	r2, [r3, #21]
	mul = sd_trans_multipliers[(tran_speed >> 3) & 0xF];
  40044a:	f3c2 00c3 	ubfx	r0, r2, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  40044e:	f002 0207 	and.w	r2, r2, #7
	sd_mmc_card->clock = unit * mul * 1000;
  400452:	497e      	ldr	r1, [pc, #504]	; (40064c <sd_mmc_check+0x2c4>)
  400454:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
  400458:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
  40045c:	fb02 f201 	mul.w	r2, r2, r1
  400460:	497b      	ldr	r1, [pc, #492]	; (400650 <sd_mmc_check+0x2c8>)
  400462:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400466:	fb02 f201 	mul.w	r2, r2, r1
  40046a:	601a      	str	r2, [r3, #0]
	if (CSD_STRUCTURE_VERSION(sd_mmc_card->csd) >= SD_CSD_VER_2_0) {
  40046c:	7c9a      	ldrb	r2, [r3, #18]
  40046e:	0992      	lsrs	r2, r2, #6
  400470:	f040 820c 	bne.w	40088c <sd_mmc_check+0x504>
  400474:	7e99      	ldrb	r1, [r3, #26]
	if (((pos % 8) + size) > 8) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400476:	7e58      	ldrb	r0, [r3, #25]
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400478:	7e1a      	ldrb	r2, [r3, #24]
  40047a:	0292      	lsls	r2, r2, #10
	}
	if (((pos % 8) + size) > 16) {
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40047c:	ea42 0280 	orr.w	r2, r2, r0, lsl #2
  400480:	ea42 12a1 	orr.w	r2, r2, r1, asr #6
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400484:	7f18      	ldrb	r0, [r3, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400486:	7ed9      	ldrb	r1, [r3, #27]
  400488:	0049      	lsls	r1, r1, #1
  40048a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
	}
	value &=  ((uint32_t)1 << size) - 1;
  40048e:	f3c2 020b 	ubfx	r2, r2, #0, #12
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  400492:	3201      	adds	r2, #1
  400494:	f001 0107 	and.w	r1, r1, #7
				(1 << (SD_CSD_1_0_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400498:	3102      	adds	r1, #2
		uint32_t blocknr = ((SD_CSD_1_0_C_SIZE(sd_mmc_card->csd) + 1) *
  40049a:	408a      	lsls	r2, r1
  40049c:	7dd9      	ldrb	r1, [r3, #23]
  40049e:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  4004a2:	408a      	lsls	r2, r1
				/ 1024;
  4004a4:	0a92      	lsrs	r2, r2, #10
		sd_mmc_card->capacity = blocknr *
  4004a6:	605a      	str	r2, [r3, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  4004a8:	4b62      	ldr	r3, [pc, #392]	; (400634 <sd_mmc_check+0x2ac>)
  4004aa:	681b      	ldr	r3, [r3, #0]
  4004ac:	8999      	ldrh	r1, [r3, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  4004ae:	0409      	lsls	r1, r1, #16
  4004b0:	f243 1007 	movw	r0, #12551	; 0x3107
  4004b4:	4b62      	ldr	r3, [pc, #392]	; (400640 <sd_mmc_check+0x2b8>)
  4004b6:	4798      	blx	r3
  4004b8:	2800      	cmp	r0, #0
  4004ba:	d08d      	beq.n	4003d8 <sd_mmc_check+0x50>
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  4004bc:	4b5d      	ldr	r3, [pc, #372]	; (400634 <sd_mmc_check+0x2ac>)
  4004be:	681b      	ldr	r3, [r3, #0]
  4004c0:	7bda      	ldrb	r2, [r3, #15]
  4004c2:	f012 0f01 	tst.w	r2, #1
  4004c6:	f040 81ee 	bne.w	4008a6 <sd_mmc_check+0x51e>
	if (IS_SDIO()) {
  4004ca:	4b5a      	ldr	r3, [pc, #360]	; (400634 <sd_mmc_check+0x2ac>)
  4004cc:	681b      	ldr	r3, [r3, #0]
  4004ce:	7bdb      	ldrb	r3, [r3, #15]
  4004d0:	f013 0f04 	tst.w	r3, #4
  4004d4:	f000 829d 	beq.w	400a12 <sd_mmc_check+0x68a>
  4004d8:	2509      	movs	r5, #9
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_old, 0, &addr_cis[i]);
  4004da:	2700      	movs	r7, #0
  4004dc:	4e57      	ldr	r6, [pc, #348]	; (40063c <sd_mmc_check+0x2b4>)
  4004de:	f1a5 0309 	sub.w	r3, r5, #9
  4004e2:	aa03      	add	r2, sp, #12
  4004e4:	4413      	add	r3, r2
  4004e6:	9300      	str	r3, [sp, #0]
  4004e8:	463b      	mov	r3, r7
  4004ea:	462a      	mov	r2, r5
  4004ec:	4639      	mov	r1, r7
  4004ee:	4638      	mov	r0, r7
  4004f0:	47b0      	blx	r6
		addr_old++;
  4004f2:	3501      	adds	r5, #1
	for(i = 0; i < 4; i++) {
  4004f4:	2d0d      	cmp	r5, #13
  4004f6:	d1f2      	bne.n	4004de <sd_mmc_check+0x156>
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  4004f8:	f89d 300d 	ldrb.w	r3, [sp, #13]
  4004fc:	f89d 900c 	ldrb.w	r9, [sp, #12]
  400500:	eb09 2903 	add.w	r9, r9, r3, lsl #8
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  400504:	f89d 300e 	ldrb.w	r3, [sp, #14]
	addr_old = addr_cis[0] + (addr_cis[1] << 8) + \
  400508:	eb09 4903 	add.w	r9, r9, r3, lsl #16
				(addr_cis[2] << 16) + (addr_cis[3] << 24);
  40050c:	f89d 300f 	ldrb.w	r3, [sp, #15]
  400510:	eb09 6903 	add.w	r9, r9, r3, lsl #24
	addr_new = addr_old;
  400514:	464e      	mov	r6, r9
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400516:	f04f 0800 	mov.w	r8, #0
  40051a:	4f48      	ldr	r7, [pc, #288]	; (40063c <sd_mmc_check+0x2b4>)
  40051c:	e23a      	b.n	400994 <sd_mmc_check+0x60c>
	resp = driver_get_response();
  40051e:	4b49      	ldr	r3, [pc, #292]	; (400644 <sd_mmc_check+0x2bc>)
  400520:	4798      	blx	r3
	if (resp == 0xFFFFFFFF) {
  400522:	f1b0 3fff 	cmp.w	r0, #4294967295
  400526:	f000 834a 	beq.w	400bbe <sd_mmc_check+0x836>
	if ((resp & (SD_CMD8_MASK_PATTERN | SD_CMD8_MASK_VOLTAGE))
  40052a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40052e:	f5b0 7fd5 	cmp.w	r0, #426	; 0x1aa
  400532:	f47f af51 	bne.w	4003d8 <sd_mmc_check+0x50>
	*v2 = 1;
  400536:	46b9      	mov	r9, r7
  400538:	e760      	b.n	4003fc <sd_mmc_check+0x74>
	resp = driver_get_response();
  40053a:	4b42      	ldr	r3, [pc, #264]	; (400644 <sd_mmc_check+0x2bc>)
  40053c:	4798      	blx	r3
	if ((resp & OCR_SDIO_NF) == 0) {
  40053e:	f010 4fe0 	tst.w	r0, #1879048192	; 0x70000000
  400542:	f43f af63 	beq.w	40040c <sd_mmc_check+0x84>
  400546:	f241 3589 	movw	r5, #5001	; 0x1389
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  40054a:	f244 5805 	movw	r8, #17669	; 0x4505
  40054e:	4e3c      	ldr	r6, [pc, #240]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  400550:	4f3c      	ldr	r7, [pc, #240]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDIO_CMD5_SEND_OP_COND,
  400552:	f400 11fc 	and.w	r1, r0, #2064384	; 0x1f8000
  400556:	4640      	mov	r0, r8
  400558:	47b0      	blx	r6
  40055a:	2800      	cmp	r0, #0
  40055c:	f43f af3c 	beq.w	4003d8 <sd_mmc_check+0x50>
		resp = driver_get_response();
  400560:	47b8      	blx	r7
		if ((resp & OCR_POWER_UP_BUSY) == OCR_POWER_UP_BUSY) {
  400562:	2800      	cmp	r0, #0
  400564:	db02      	blt.n	40056c <sd_mmc_check+0x1e4>
		if (cmd5_retry-- == 0) {
  400566:	3d01      	subs	r5, #1
  400568:	d1f3      	bne.n	400552 <sd_mmc_check+0x1ca>
  40056a:	e735      	b.n	4003d8 <sd_mmc_check+0x50>
	if ((resp & OCR_SDIO_MP) > 0) {
  40056c:	f010 6f00 	tst.w	r0, #134217728	; 0x8000000
  400570:	d104      	bne.n	40057c <sd_mmc_check+0x1f4>
		sd_mmc_card->type = CARD_TYPE_SDIO;
  400572:	4b30      	ldr	r3, [pc, #192]	; (400634 <sd_mmc_check+0x2ac>)
  400574:	681b      	ldr	r3, [r3, #0]
  400576:	2204      	movs	r2, #4
  400578:	73da      	strb	r2, [r3, #15]
  40057a:	e74e      	b.n	40041a <sd_mmc_check+0x92>
		sd_mmc_card->type = CARD_TYPE_SD_COMBO;
  40057c:	4b2d      	ldr	r3, [pc, #180]	; (400634 <sd_mmc_check+0x2ac>)
  40057e:	681b      	ldr	r3, [r3, #0]
  400580:	2205      	movs	r2, #5
  400582:	73da      	strb	r2, [r3, #15]
  400584:	f1b9 0f00 	cmp.w	r9, #0
  400588:	4f32      	ldr	r7, [pc, #200]	; (400654 <sd_mmc_check+0x2cc>)
  40058a:	bf14      	ite	ne
  40058c:	46b9      	movne	r9, r7
  40058e:	f44f 19fc 	moveq.w	r9, #2064384	; 0x1f8000
	if ((resp & OCR_SDIO_NF) == 0) {
  400592:	f640 0535 	movw	r5, #2101	; 0x835
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  400596:	f04f 0800 	mov.w	r8, #0
  40059a:	4e29      	ldr	r6, [pc, #164]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  40059c:	4f29      	ldr	r7, [pc, #164]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, 0)) {
  40059e:	4641      	mov	r1, r8
  4005a0:	f241 1037 	movw	r0, #4407	; 0x1137
  4005a4:	47b0      	blx	r6
  4005a6:	b148      	cbz	r0, 4005bc <sd_mmc_check+0x234>
		if (!driver_send_cmd(SD_MCI_ACMD41_SD_SEND_OP_COND, arg)) {
  4005a8:	4649      	mov	r1, r9
  4005aa:	f244 5029 	movw	r0, #17705	; 0x4529
  4005ae:	47b0      	blx	r6
  4005b0:	b120      	cbz	r0, 4005bc <sd_mmc_check+0x234>
		resp = driver_get_response();
  4005b2:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  4005b4:	2800      	cmp	r0, #0
  4005b6:	db20      	blt.n	4005fa <sd_mmc_check+0x272>
		if (retry-- == 0) {
  4005b8:	3d01      	subs	r5, #1
  4005ba:	d1f0      	bne.n	40059e <sd_mmc_check+0x216>
			sd_mmc_card->type = CARD_TYPE_MMC;
  4005bc:	4b1d      	ldr	r3, [pc, #116]	; (400634 <sd_mmc_check+0x2ac>)
  4005be:	681b      	ldr	r3, [r3, #0]
  4005c0:	2202      	movs	r2, #2
  4005c2:	73da      	strb	r2, [r3, #15]
	if (!driver_send_cmd(SDMMC_MCI_CMD0_GO_IDLE_STATE, 0)) {
  4005c4:	2100      	movs	r1, #0
  4005c6:	f44f 4080 	mov.w	r0, #16384	; 0x4000
  4005ca:	4b1d      	ldr	r3, [pc, #116]	; (400640 <sd_mmc_check+0x2b8>)
  4005cc:	4798      	blx	r3
  4005ce:	2800      	cmp	r0, #0
  4005d0:	f43f af02 	beq.w	4003d8 <sd_mmc_check+0x50>
  4005d4:	f241 0569 	movw	r5, #4201	; 0x1069
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4005d8:	f8df 8078 	ldr.w	r8, [pc, #120]	; 400654 <sd_mmc_check+0x2cc>
  4005dc:	4e18      	ldr	r6, [pc, #96]	; (400640 <sd_mmc_check+0x2b8>)
		resp = driver_get_response();
  4005de:	4f19      	ldr	r7, [pc, #100]	; (400644 <sd_mmc_check+0x2bc>)
		if (!driver_send_cmd(MMC_MCI_CMD1_SEND_OP_COND,
  4005e0:	4641      	mov	r1, r8
  4005e2:	f244 5001 	movw	r0, #17665	; 0x4501
  4005e6:	47b0      	blx	r6
  4005e8:	2800      	cmp	r0, #0
  4005ea:	f43f aef5 	beq.w	4003d8 <sd_mmc_check+0x50>
		resp = driver_get_response();
  4005ee:	47b8      	blx	r7
		if (resp & OCR_POWER_UP_BUSY) {
  4005f0:	2800      	cmp	r0, #0
  4005f2:	db31      	blt.n	400658 <sd_mmc_check+0x2d0>
		if (retry-- == 0) {
  4005f4:	3d01      	subs	r5, #1
  4005f6:	d1f3      	bne.n	4005e0 <sd_mmc_check+0x258>
  4005f8:	e6ee      	b.n	4003d8 <sd_mmc_check+0x50>
			if ((resp & OCR_CCS) != 0) {
  4005fa:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
  4005fe:	d005      	beq.n	40060c <sd_mmc_check+0x284>
				sd_mmc_card->type |= CARD_TYPE_HC;
  400600:	4b0c      	ldr	r3, [pc, #48]	; (400634 <sd_mmc_check+0x2ac>)
  400602:	681a      	ldr	r2, [r3, #0]
  400604:	7bd3      	ldrb	r3, [r2, #15]
  400606:	f043 0308 	orr.w	r3, r3, #8
  40060a:	73d3      	strb	r3, [r2, #15]
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  40060c:	4b09      	ldr	r3, [pc, #36]	; (400634 <sd_mmc_check+0x2ac>)
  40060e:	681b      	ldr	r3, [r3, #0]
  400610:	7bdb      	ldrb	r3, [r3, #15]
  400612:	f013 0f01 	tst.w	r3, #1
  400616:	f43f af00 	beq.w	40041a <sd_mmc_check+0x92>
		if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  40061a:	2100      	movs	r1, #0
  40061c:	f645 3002 	movw	r0, #23298	; 0x5b02
  400620:	4b07      	ldr	r3, [pc, #28]	; (400640 <sd_mmc_check+0x2b8>)
  400622:	4798      	blx	r3
  400624:	2800      	cmp	r0, #0
  400626:	f47f aef8 	bne.w	40041a <sd_mmc_check+0x92>
  40062a:	e6d5      	b.n	4003d8 <sd_mmc_check+0x50>
  40062c:	004001d9 	.word	0x004001d9
  400630:	00400341 	.word	0x00400341
  400634:	20400a44 	.word	0x20400a44
  400638:	00401257 	.word	0x00401257
  40063c:	004002d5 	.word	0x004002d5
  400640:	00401279 	.word	0x00401279
  400644:	0040129d 	.word	0x0040129d
  400648:	0040030d 	.word	0x0040030d
  40064c:	0041085c 	.word	0x0041085c
  400650:	00410878 	.word	0x00410878
  400654:	401f8000 	.word	0x401f8000
			if ((resp & OCR_ACCESS_MODE_MASK)
  400658:	f000 40c0 	and.w	r0, r0, #1610612736	; 0x60000000
  40065c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
  400660:	d027      	beq.n	4006b2 <sd_mmc_check+0x32a>
	if (!driver_send_cmd(SDMMC_CMD2_ALL_SEND_CID, 0)) {
  400662:	2100      	movs	r1, #0
  400664:	f645 3002 	movw	r0, #23298	; 0x5b02
  400668:	4ba5      	ldr	r3, [pc, #660]	; (400900 <sd_mmc_check+0x578>)
  40066a:	4798      	blx	r3
  40066c:	2800      	cmp	r0, #0
  40066e:	f43f aeb3 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->rca = 1;
  400672:	4ba4      	ldr	r3, [pc, #656]	; (400904 <sd_mmc_check+0x57c>)
  400674:	681b      	ldr	r3, [r3, #0]
  400676:	2201      	movs	r2, #1
  400678:	819a      	strh	r2, [r3, #12]
	if (!driver_send_cmd(MMC_CMD3_SET_RELATIVE_ADDR,
  40067a:	f44f 3180 	mov.w	r1, #65536	; 0x10000
  40067e:	f241 1003 	movw	r0, #4355	; 0x1103
  400682:	4b9f      	ldr	r3, [pc, #636]	; (400900 <sd_mmc_check+0x578>)
  400684:	4798      	blx	r3
  400686:	2800      	cmp	r0, #0
  400688:	f43f aea6 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!sd_mmc_cmd9_mci()) {
  40068c:	4b9e      	ldr	r3, [pc, #632]	; (400908 <sd_mmc_check+0x580>)
  40068e:	4798      	blx	r3
  400690:	2800      	cmp	r0, #0
  400692:	f43f aea1 	beq.w	4003d8 <sd_mmc_check+0x50>
	switch (MMC_CSD_SPEC_VERS(sd_mmc_card->csd)) {
  400696:	4b9b      	ldr	r3, [pc, #620]	; (400904 <sd_mmc_check+0x57c>)
  400698:	681a      	ldr	r2, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40069a:	7c93      	ldrb	r3, [r2, #18]
	value &=  ((uint32_t)1 << size) - 1;
  40069c:	f3c3 0383 	ubfx	r3, r3, #2, #4
  4006a0:	3b01      	subs	r3, #1
  4006a2:	2b03      	cmp	r3, #3
  4006a4:	d80c      	bhi.n	4006c0 <sd_mmc_check+0x338>
  4006a6:	e8df f013 	tbh	[pc, r3, lsl #1]
  4006aa:	00cd      	.short	0x00cd
  4006ac:	00d300d0 	.word	0x00d300d0
  4006b0:	00d6      	.short	0x00d6
				sd_mmc_card->type |= CARD_TYPE_HC;
  4006b2:	4b94      	ldr	r3, [pc, #592]	; (400904 <sd_mmc_check+0x57c>)
  4006b4:	681a      	ldr	r2, [r3, #0]
  4006b6:	7bd3      	ldrb	r3, [r2, #15]
  4006b8:	f043 0308 	orr.w	r3, r3, #8
  4006bc:	73d3      	strb	r3, [r2, #15]
  4006be:	e7d0      	b.n	400662 <sd_mmc_check+0x2da>
		sd_mmc_card->version = CARD_VER_MMC_1_2;
  4006c0:	2312      	movs	r3, #18
  4006c2:	7413      	strb	r3, [r2, #16]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  4006c4:	7d53      	ldrb	r3, [r2, #21]
	mul = mmc_trans_multipliers[(tran_speed >> 3) & 0xF];
  4006c6:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tran_speed & 0x7];
  4006ca:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  4006ce:	498f      	ldr	r1, [pc, #572]	; (40090c <sd_mmc_check+0x584>)
  4006d0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  4006d4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  4006d8:	fb03 f301 	mul.w	r3, r3, r1
  4006dc:	498c      	ldr	r1, [pc, #560]	; (400910 <sd_mmc_check+0x588>)
  4006de:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  4006e2:	fb03 f301 	mul.w	r3, r3, r1
  4006e6:	6013      	str	r3, [r2, #0]
  4006e8:	7e91      	ldrb	r1, [r2, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  4006ea:	7e50      	ldrb	r0, [r2, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006ec:	7e13      	ldrb	r3, [r2, #24]
  4006ee:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  4006f0:	ea43 0380 	orr.w	r3, r3, r0, lsl #2
  4006f4:	ea43 13a1 	orr.w	r3, r3, r1, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  4006f8:	f3c3 030b 	ubfx	r3, r3, #0, #12
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) != 0xFFF) {
  4006fc:	f640 71ff 	movw	r1, #4095	; 0xfff
  400700:	428b      	cmp	r3, r1
  400702:	d00f      	beq.n	400724 <sd_mmc_check+0x39c>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400704:	7f10      	ldrb	r0, [r2, #28]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400706:	7ed1      	ldrb	r1, [r2, #27]
  400708:	0049      	lsls	r1, r1, #1
  40070a:	ea41 11e0 	orr.w	r1, r1, r0, asr #7
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  40070e:	3301      	adds	r3, #1
	value &=  ((uint32_t)1 << size) - 1;
  400710:	f001 0107 	and.w	r1, r1, #7
			(1 << (MMC_CSD_C_SIZE_MULT(sd_mmc_card->csd) + 2)));
  400714:	3102      	adds	r1, #2
		uint32_t blocknr = ((MMC_CSD_C_SIZE(sd_mmc_card->csd) + 1) *
  400716:	408b      	lsls	r3, r1
  400718:	7dd1      	ldrb	r1, [r2, #23]
  40071a:	f001 010f 	and.w	r1, r1, #15
		sd_mmc_card->capacity = blocknr *
  40071e:	408b      	lsls	r3, r1
			(1 << MMC_CSD_READ_BL_LEN(sd_mmc_card->csd)) / 1024;
  400720:	0a9b      	lsrs	r3, r3, #10
		sd_mmc_card->capacity = blocknr *
  400722:	6053      	str	r3, [r2, #4]
			(uint32_t)sd_mmc_card->rca << 16)) {
  400724:	8991      	ldrh	r1, [r2, #12]
	if (!driver_send_cmd(SDMMC_CMD7_SELECT_CARD_CMD,
  400726:	0409      	lsls	r1, r1, #16
  400728:	f243 1007 	movw	r0, #12551	; 0x3107
  40072c:	4b74      	ldr	r3, [pc, #464]	; (400900 <sd_mmc_check+0x578>)
  40072e:	4798      	blx	r3
  400730:	2800      	cmp	r0, #0
  400732:	f43f ae51 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (sd_mmc_card->version >= CARD_VER_MMC_4) {
  400736:	4b73      	ldr	r3, [pc, #460]	; (400904 <sd_mmc_check+0x57c>)
  400738:	681b      	ldr	r3, [r3, #0]
  40073a:	7c1b      	ldrb	r3, [r3, #16]
  40073c:	2b3f      	cmp	r3, #63	; 0x3f
  40073e:	f240 8097 	bls.w	400870 <sd_mmc_check+0x4e8>
	if (!driver_adtc_start(MMC_CMD8_SEND_EXT_CSD, 0,
  400742:	2100      	movs	r1, #0
  400744:	9100      	str	r1, [sp, #0]
  400746:	2301      	movs	r3, #1
  400748:	f44f 7200 	mov.w	r2, #512	; 0x200
  40074c:	4871      	ldr	r0, [pc, #452]	; (400914 <sd_mmc_check+0x58c>)
  40074e:	4d72      	ldr	r5, [pc, #456]	; (400918 <sd_mmc_check+0x590>)
  400750:	47a8      	blx	r5
  400752:	2800      	cmp	r0, #0
  400754:	f43f ae40 	beq.w	4003d8 <sd_mmc_check+0x50>
  400758:	2500      	movs	r5, #0
		if (!driver_read_word(&ext_csd)) {
  40075a:	4e70      	ldr	r6, [pc, #448]	; (40091c <sd_mmc_check+0x594>)
  40075c:	a803      	add	r0, sp, #12
  40075e:	47b0      	blx	r6
  400760:	2800      	cmp	r0, #0
  400762:	f43f ae39 	beq.w	4003d8 <sd_mmc_check+0x50>
	for (i = 0; i < (EXT_CSD_CARD_TYPE_INDEX + 4) / 4; i++) {
  400766:	3501      	adds	r5, #1
  400768:	b2ad      	uxth	r5, r5
  40076a:	2d32      	cmp	r5, #50	; 0x32
  40076c:	d1f6      	bne.n	40075c <sd_mmc_check+0x3d4>
			& MMC_CTYPE_52MHZ;
  40076e:	9e03      	ldr	r6, [sp, #12]
  400770:	f006 0602 	and.w	r6, r6, #2
	if (MMC_CSD_C_SIZE(sd_mmc_card->csd) == 0xFFF) {
  400774:	4b63      	ldr	r3, [pc, #396]	; (400904 <sd_mmc_check+0x57c>)
  400776:	681b      	ldr	r3, [r3, #0]
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400778:	7e9a      	ldrb	r2, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40077a:	7e59      	ldrb	r1, [r3, #25]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  40077c:	7e1b      	ldrb	r3, [r3, #24]
  40077e:	029b      	lsls	r3, r3, #10
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400780:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
  400784:	ea43 13a2 	orr.w	r3, r3, r2, asr #6
	value &=  ((uint32_t)1 << size) - 1;
  400788:	f3c3 030b 	ubfx	r3, r3, #0, #12
  40078c:	f640 72ff 	movw	r2, #4095	; 0xfff
  400790:	4293      	cmp	r3, r2
  400792:	d10e      	bne.n	4007b2 <sd_mmc_check+0x42a>
			if (!driver_read_word(&sec_count)) {
  400794:	4f61      	ldr	r7, [pc, #388]	; (40091c <sd_mmc_check+0x594>)
  400796:	a804      	add	r0, sp, #16
  400798:	47b8      	blx	r7
  40079a:	2800      	cmp	r0, #0
  40079c:	f43f ae1c 	beq.w	4003d8 <sd_mmc_check+0x50>
		for (; i <(EXT_CSD_SEC_COUNT_INDEX + 4) / 4; i++) {
  4007a0:	3501      	adds	r5, #1
  4007a2:	b2ad      	uxth	r5, r5
  4007a4:	2d35      	cmp	r5, #53	; 0x35
  4007a6:	d9f6      	bls.n	400796 <sd_mmc_check+0x40e>
		sd_mmc_card->capacity = sec_count / 2;
  4007a8:	4b56      	ldr	r3, [pc, #344]	; (400904 <sd_mmc_check+0x57c>)
  4007aa:	681a      	ldr	r2, [r3, #0]
  4007ac:	9b04      	ldr	r3, [sp, #16]
  4007ae:	085b      	lsrs	r3, r3, #1
  4007b0:	6053      	str	r3, [r2, #4]
		if (!driver_read_word(&sec_count)) {
  4007b2:	4f5a      	ldr	r7, [pc, #360]	; (40091c <sd_mmc_check+0x594>)
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  4007b4:	2d7f      	cmp	r5, #127	; 0x7f
  4007b6:	d951      	bls.n	40085c <sd_mmc_check+0x4d4>
		if (4 <= driver_get_bus_width(sd_mmc_slot_sel)) {
  4007b8:	4b59      	ldr	r3, [pc, #356]	; (400920 <sd_mmc_check+0x598>)
  4007ba:	7818      	ldrb	r0, [r3, #0]
  4007bc:	4b59      	ldr	r3, [pc, #356]	; (400924 <sd_mmc_check+0x59c>)
  4007be:	4798      	blx	r3
  4007c0:	2803      	cmp	r0, #3
  4007c2:	d91d      	bls.n	400800 <sd_mmc_check+0x478>
			if (!mmc_cmd6_set_bus_width(driver_get_bus_width(sd_mmc_slot_sel))) {
  4007c4:	4b56      	ldr	r3, [pc, #344]	; (400920 <sd_mmc_check+0x598>)
  4007c6:	7818      	ldrb	r0, [r3, #0]
  4007c8:	4b56      	ldr	r3, [pc, #344]	; (400924 <sd_mmc_check+0x59c>)
  4007ca:	4798      	blx	r3
  4007cc:	4605      	mov	r5, r0
	switch (bus_width) {
  4007ce:	2804      	cmp	r0, #4
  4007d0:	d04c      	beq.n	40086c <sd_mmc_check+0x4e4>
		arg = MMC_CMD6_ACCESS_SET_BITS
  4007d2:	4b55      	ldr	r3, [pc, #340]	; (400928 <sd_mmc_check+0x5a0>)
  4007d4:	4955      	ldr	r1, [pc, #340]	; (40092c <sd_mmc_check+0x5a4>)
  4007d6:	2808      	cmp	r0, #8
  4007d8:	bf18      	it	ne
  4007da:	4619      	movne	r1, r3
	if (!driver_send_cmd(MMC_CMD6_SWITCH, arg)) {
  4007dc:	f243 1006 	movw	r0, #12550	; 0x3106
  4007e0:	4b47      	ldr	r3, [pc, #284]	; (400900 <sd_mmc_check+0x578>)
  4007e2:	4798      	blx	r3
  4007e4:	2800      	cmp	r0, #0
  4007e6:	f43f adf7 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  4007ea:	4b51      	ldr	r3, [pc, #324]	; (400930 <sd_mmc_check+0x5a8>)
  4007ec:	4798      	blx	r3
  4007ee:	f010 0f80 	tst.w	r0, #128	; 0x80
  4007f2:	f47f adf1 	bne.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = bus_width;
  4007f6:	4b43      	ldr	r3, [pc, #268]	; (400904 <sd_mmc_check+0x57c>)
  4007f8:	681b      	ldr	r3, [r3, #0]
  4007fa:	745d      	strb	r5, [r3, #17]
			sd_mmc_configure_slot();
  4007fc:	4b4d      	ldr	r3, [pc, #308]	; (400934 <sd_mmc_check+0x5ac>)
  4007fe:	4798      	blx	r3
		if (driver_is_high_speed_capable() && b_authorize_high_speed) {
  400800:	4b4d      	ldr	r3, [pc, #308]	; (400938 <sd_mmc_check+0x5b0>)
  400802:	4798      	blx	r3
  400804:	b1be      	cbz	r6, 400836 <sd_mmc_check+0x4ae>
  400806:	b1b0      	cbz	r0, 400836 <sd_mmc_check+0x4ae>
	if (!driver_send_cmd(MMC_CMD6_SWITCH,
  400808:	494c      	ldr	r1, [pc, #304]	; (40093c <sd_mmc_check+0x5b4>)
  40080a:	f243 1006 	movw	r0, #12550	; 0x3106
  40080e:	4b3c      	ldr	r3, [pc, #240]	; (400900 <sd_mmc_check+0x578>)
  400810:	4798      	blx	r3
  400812:	2800      	cmp	r0, #0
  400814:	f43f ade0 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400818:	4b45      	ldr	r3, [pc, #276]	; (400930 <sd_mmc_check+0x5a8>)
  40081a:	4798      	blx	r3
  40081c:	f010 0f80 	tst.w	r0, #128	; 0x80
  400820:	f47f adda 	bne.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400824:	4b37      	ldr	r3, [pc, #220]	; (400904 <sd_mmc_check+0x57c>)
  400826:	681b      	ldr	r3, [r3, #0]
  400828:	2201      	movs	r2, #1
  40082a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock = 52000000lu;
  40082e:	4a44      	ldr	r2, [pc, #272]	; (400940 <sd_mmc_check+0x5b8>)
  400830:	601a      	str	r2, [r3, #0]
			sd_mmc_configure_slot();
  400832:	4b40      	ldr	r3, [pc, #256]	; (400934 <sd_mmc_check+0x5ac>)
  400834:	4798      	blx	r3
		arg = MMC_CMD6_ACCESS_SET_BITS
  400836:	250a      	movs	r5, #10
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400838:	f44f 7800 	mov.w	r8, #512	; 0x200
  40083c:	f241 1710 	movw	r7, #4368	; 0x1110
  400840:	4e2f      	ldr	r6, [pc, #188]	; (400900 <sd_mmc_check+0x578>)
  400842:	e01d      	b.n	400880 <sd_mmc_check+0x4f8>
		sd_mmc_card->version = CARD_VER_MMC_1_4;
  400844:	2314      	movs	r3, #20
  400846:	7413      	strb	r3, [r2, #16]
  400848:	e73c      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_2_2;
  40084a:	2322      	movs	r3, #34	; 0x22
  40084c:	7413      	strb	r3, [r2, #16]
  40084e:	e739      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_3;
  400850:	2330      	movs	r3, #48	; 0x30
  400852:	7413      	strb	r3, [r2, #16]
  400854:	e736      	b.n	4006c4 <sd_mmc_check+0x33c>
		sd_mmc_card->version = CARD_VER_MMC_4;
  400856:	2340      	movs	r3, #64	; 0x40
  400858:	7413      	strb	r3, [r2, #16]
  40085a:	e733      	b.n	4006c4 <sd_mmc_check+0x33c>
		if (!driver_read_word(&sec_count)) {
  40085c:	a804      	add	r0, sp, #16
  40085e:	47b8      	blx	r7
  400860:	2800      	cmp	r0, #0
  400862:	f43f adb9 	beq.w	4003d8 <sd_mmc_check+0x50>
	for (; i < EXT_CSD_BSIZE / 4; i++) {
  400866:	3501      	adds	r5, #1
  400868:	b2ad      	uxth	r5, r5
  40086a:	e7a3      	b.n	4007b4 <sd_mmc_check+0x42c>
		arg = MMC_CMD6_ACCESS_SET_BITS
  40086c:	4935      	ldr	r1, [pc, #212]	; (400944 <sd_mmc_check+0x5bc>)
  40086e:	e7b5      	b.n	4007dc <sd_mmc_check+0x454>
		sd_mmc_configure_slot();
  400870:	4b30      	ldr	r3, [pc, #192]	; (400934 <sd_mmc_check+0x5ac>)
  400872:	4798      	blx	r3
  400874:	e7df      	b.n	400836 <sd_mmc_check+0x4ae>
  400876:	3d01      	subs	r5, #1
	while (retry--) {
  400878:	f015 05ff 	ands.w	r5, r5, #255	; 0xff
  40087c:	f43f adac 	beq.w	4003d8 <sd_mmc_check+0x50>
		if (driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400880:	4641      	mov	r1, r8
  400882:	4638      	mov	r0, r7
  400884:	47b0      	blx	r6
  400886:	2800      	cmp	r0, #0
  400888:	d0f5      	beq.n	400876 <sd_mmc_check+0x4ee>
  40088a:	e10e      	b.n	400aaa <sd_mmc_check+0x722>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  40088c:	7ed9      	ldrb	r1, [r3, #27]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  40088e:	7e98      	ldrb	r0, [r3, #26]
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400890:	7e5a      	ldrb	r2, [r3, #25]
  400892:	0412      	lsls	r2, r2, #16
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 3] << (16 - (pos % 8));
  400894:	ea42 2200 	orr.w	r2, r2, r0, lsl #8
  400898:	430a      	orrs	r2, r1
	value &=  ((uint32_t)1 << size) - 1;
  40089a:	f3c2 0215 	ubfx	r2, r2, #0, #22
				* 512;
  40089e:	3201      	adds	r2, #1
  4008a0:	0252      	lsls	r2, r2, #9
		sd_mmc_card->capacity =
  4008a2:	605a      	str	r2, [r3, #4]
  4008a4:	e600      	b.n	4004a8 <sd_mmc_check+0x120>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  4008a6:	8999      	ldrh	r1, [r3, #12]
  4008a8:	0409      	lsls	r1, r1, #16
  4008aa:	f241 1037 	movw	r0, #4407	; 0x1137
  4008ae:	4b14      	ldr	r3, [pc, #80]	; (400900 <sd_mmc_check+0x578>)
  4008b0:	4798      	blx	r3
  4008b2:	2800      	cmp	r0, #0
  4008b4:	f43f ad90 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_adtc_start(SD_ACMD51_SEND_SCR, 0,
  4008b8:	2301      	movs	r3, #1
  4008ba:	9300      	str	r3, [sp, #0]
  4008bc:	2208      	movs	r2, #8
  4008be:	2100      	movs	r1, #0
  4008c0:	4821      	ldr	r0, [pc, #132]	; (400948 <sd_mmc_check+0x5c0>)
  4008c2:	4d15      	ldr	r5, [pc, #84]	; (400918 <sd_mmc_check+0x590>)
  4008c4:	47a8      	blx	r5
  4008c6:	2800      	cmp	r0, #0
  4008c8:	f43f ad86 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(scr, 1)) {
  4008cc:	2101      	movs	r1, #1
  4008ce:	a804      	add	r0, sp, #16
  4008d0:	4b1e      	ldr	r3, [pc, #120]	; (40094c <sd_mmc_check+0x5c4>)
  4008d2:	4798      	blx	r3
  4008d4:	2800      	cmp	r0, #0
  4008d6:	f43f ad7f 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  4008da:	4b1d      	ldr	r3, [pc, #116]	; (400950 <sd_mmc_check+0x5c8>)
  4008dc:	4798      	blx	r3
  4008de:	2800      	cmp	r0, #0
  4008e0:	f43f ad7a 	beq.w	4003d8 <sd_mmc_check+0x50>
	switch (SD_SCR_SD_SPEC(scr)) {
  4008e4:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4008e8:	f003 030f 	and.w	r3, r3, #15
  4008ec:	2b01      	cmp	r3, #1
  4008ee:	d036      	beq.n	40095e <sd_mmc_check+0x5d6>
  4008f0:	b383      	cbz	r3, 400954 <sd_mmc_check+0x5cc>
  4008f2:	2b02      	cmp	r3, #2
  4008f4:	d038      	beq.n	400968 <sd_mmc_check+0x5e0>
		sd_mmc_card->version = CARD_VER_SD_1_0;
  4008f6:	4b03      	ldr	r3, [pc, #12]	; (400904 <sd_mmc_check+0x57c>)
  4008f8:	681b      	ldr	r3, [r3, #0]
  4008fa:	2210      	movs	r2, #16
  4008fc:	741a      	strb	r2, [r3, #16]
  4008fe:	e5e4      	b.n	4004ca <sd_mmc_check+0x142>
  400900:	00401279 	.word	0x00401279
  400904:	20400a44 	.word	0x20400a44
  400908:	0040030d 	.word	0x0040030d
  40090c:	0041085c 	.word	0x0041085c
  400910:	0041081c 	.word	0x0041081c
  400914:	00081108 	.word	0x00081108
  400918:	004012d5 	.word	0x004012d5
  40091c:	0040139d 	.word	0x0040139d
  400920:	20400a4d 	.word	0x20400a4d
  400924:	00401181 	.word	0x00401181
  400928:	01b70000 	.word	0x01b70000
  40092c:	01b70200 	.word	0x01b70200
  400930:	0040129d 	.word	0x0040129d
  400934:	004001ad 	.word	0x004001ad
  400938:	0040118b 	.word	0x0040118b
  40093c:	03b90100 	.word	0x03b90100
  400940:	03197500 	.word	0x03197500
  400944:	01b70100 	.word	0x01b70100
  400948:	00081133 	.word	0x00081133
  40094c:	00401411 	.word	0x00401411
  400950:	00401509 	.word	0x00401509
		sd_mmc_card->version = CARD_VER_SD_1_0;
  400954:	4b9b      	ldr	r3, [pc, #620]	; (400bc4 <sd_mmc_check+0x83c>)
  400956:	681b      	ldr	r3, [r3, #0]
  400958:	2210      	movs	r2, #16
  40095a:	741a      	strb	r2, [r3, #16]
  40095c:	e5b5      	b.n	4004ca <sd_mmc_check+0x142>
		sd_mmc_card->version = CARD_VER_SD_1_10;
  40095e:	4b99      	ldr	r3, [pc, #612]	; (400bc4 <sd_mmc_check+0x83c>)
  400960:	681b      	ldr	r3, [r3, #0]
  400962:	221a      	movs	r2, #26
  400964:	741a      	strb	r2, [r3, #16]
  400966:	e5b0      	b.n	4004ca <sd_mmc_check+0x142>
		if (SD_SCR_SD_SPEC3(scr) == SD_SCR_SD_SPEC_3_00) {
  400968:	f89d 3012 	ldrb.w	r3, [sp, #18]
  40096c:	09db      	lsrs	r3, r3, #7
			sd_mmc_card->version = CARD_VER_SD_3_0;
  40096e:	4b95      	ldr	r3, [pc, #596]	; (400bc4 <sd_mmc_check+0x83c>)
  400970:	681b      	ldr	r3, [r3, #0]
  400972:	bf14      	ite	ne
  400974:	2230      	movne	r2, #48	; 0x30
			sd_mmc_card->version = CARD_VER_SD_2_0;
  400976:	2220      	moveq	r2, #32
  400978:	741a      	strb	r2, [r3, #16]
  40097a:	e5a6      	b.n	4004ca <sd_mmc_check+0x142>
		if (buf[1] == 0) {
  40097c:	f89d 3011 	ldrb.w	r3, [sp, #17]
  400980:	2b00      	cmp	r3, #0
  400982:	f43f ad29 	beq.w	4003d8 <sd_mmc_check+0x50>
		addr_new += buf[1]-1;
  400986:	3302      	adds	r3, #2
  400988:	441e      	add	r6, r3
		if (addr_new > (addr_old + 256)) {
  40098a:	f509 7380 	add.w	r3, r9, #256	; 0x100
  40098e:	429e      	cmp	r6, r3
  400990:	f63f ad22 	bhi.w	4003d8 <sd_mmc_check+0x50>
	addr_new = addr_old;
  400994:	2500      	movs	r5, #0
			sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  400996:	ab04      	add	r3, sp, #16
  400998:	442b      	add	r3, r5
  40099a:	9300      	str	r3, [sp, #0]
  40099c:	4643      	mov	r3, r8
  40099e:	1972      	adds	r2, r6, r5
  4009a0:	4641      	mov	r1, r8
  4009a2:	4640      	mov	r0, r8
  4009a4:	47b8      	blx	r7
  4009a6:	3501      	adds	r5, #1
		for(i=0; i<3; i++) {
  4009a8:	2d03      	cmp	r5, #3
  4009aa:	d1f4      	bne.n	400996 <sd_mmc_check+0x60e>
		if (buf[0] == SDIO_CISTPL_END) {
  4009ac:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4009b0:	2bff      	cmp	r3, #255	; 0xff
  4009b2:	f43f ad11 	beq.w	4003d8 <sd_mmc_check+0x50>
		if (buf[0] == SDIO_CISTPL_FUNCE && buf[2] == 0x00) {
  4009b6:	2b22      	cmp	r3, #34	; 0x22
  4009b8:	d1e0      	bne.n	40097c <sd_mmc_check+0x5f4>
  4009ba:	f89d 3012 	ldrb.w	r3, [sp, #18]
  4009be:	2b00      	cmp	r3, #0
  4009c0:	d1dc      	bne.n	40097c <sd_mmc_check+0x5f4>
  4009c2:	ad04      	add	r5, sp, #16
  4009c4:	f106 0906 	add.w	r9, r6, #6
		sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, addr_new, 0, &buf[i]);
  4009c8:	f04f 0800 	mov.w	r8, #0
  4009cc:	4f7e      	ldr	r7, [pc, #504]	; (400bc8 <sd_mmc_check+0x840>)
  4009ce:	9500      	str	r5, [sp, #0]
  4009d0:	4643      	mov	r3, r8
  4009d2:	4632      	mov	r2, r6
  4009d4:	4641      	mov	r1, r8
  4009d6:	4640      	mov	r0, r8
  4009d8:	47b8      	blx	r7
		addr_new++;
  4009da:	3601      	adds	r6, #1
  4009dc:	3501      	adds	r5, #1
	for(i = 0; i < 6; i++) {
  4009de:	454e      	cmp	r6, r9
  4009e0:	d1f5      	bne.n	4009ce <sd_mmc_check+0x646>
	tplfe_max_tran_speed = buf[5];
  4009e2:	f89d 3015 	ldrb.w	r3, [sp, #21]
  4009e6:	2b32      	cmp	r3, #50	; 0x32
  4009e8:	bf28      	it	cs
  4009ea:	2332      	movcs	r3, #50	; 0x32
	sd_mmc_card->clock = unit * mul * 1000;
  4009ec:	4a75      	ldr	r2, [pc, #468]	; (400bc4 <sd_mmc_check+0x83c>)
  4009ee:	6812      	ldr	r2, [r2, #0]
	mul = sd_trans_multipliers[(tplfe_max_tran_speed >> 3) & 0xF];
  4009f0:	f3c3 00c3 	ubfx	r0, r3, #3, #4
	unit = sd_mmc_trans_units[tplfe_max_tran_speed & 0x7];
  4009f4:	f003 0307 	and.w	r3, r3, #7
	sd_mmc_card->clock = unit * mul * 1000;
  4009f8:	4974      	ldr	r1, [pc, #464]	; (400bcc <sd_mmc_check+0x844>)
  4009fa:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
  4009fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
  400a02:	fb03 f301 	mul.w	r3, r3, r1
  400a06:	4972      	ldr	r1, [pc, #456]	; (400bd0 <sd_mmc_check+0x848>)
  400a08:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
  400a0c:	fb03 f301 	mul.w	r3, r3, r1
  400a10:	6013      	str	r3, [r2, #0]
	if ((4 <= driver_get_bus_width(sd_mmc_slot_sel))) {
  400a12:	4b70      	ldr	r3, [pc, #448]	; (400bd4 <sd_mmc_check+0x84c>)
  400a14:	7818      	ldrb	r0, [r3, #0]
  400a16:	4b70      	ldr	r3, [pc, #448]	; (400bd8 <sd_mmc_check+0x850>)
  400a18:	4798      	blx	r3
  400a1a:	2803      	cmp	r0, #3
  400a1c:	d922      	bls.n	400a64 <sd_mmc_check+0x6dc>
		if (IS_SDIO()) {
  400a1e:	4b69      	ldr	r3, [pc, #420]	; (400bc4 <sd_mmc_check+0x83c>)
  400a20:	681b      	ldr	r3, [r3, #0]
  400a22:	7bdb      	ldrb	r3, [r3, #15]
  400a24:	f013 0f04 	tst.w	r3, #4
  400a28:	d146      	bne.n	400ab8 <sd_mmc_check+0x730>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a2a:	4b66      	ldr	r3, [pc, #408]	; (400bc4 <sd_mmc_check+0x83c>)
  400a2c:	681b      	ldr	r3, [r3, #0]
  400a2e:	7bda      	ldrb	r2, [r3, #15]
  400a30:	f012 0f01 	tst.w	r2, #1
  400a34:	d014      	beq.n	400a60 <sd_mmc_check+0x6d8>
	if (!driver_send_cmd(SDMMC_CMD55_APP_CMD, (uint32_t)sd_mmc_card->rca << 16)) {
  400a36:	8999      	ldrh	r1, [r3, #12]
  400a38:	0409      	lsls	r1, r1, #16
  400a3a:	f241 1037 	movw	r0, #4407	; 0x1137
  400a3e:	4b67      	ldr	r3, [pc, #412]	; (400bdc <sd_mmc_check+0x854>)
  400a40:	4798      	blx	r3
  400a42:	2800      	cmp	r0, #0
  400a44:	f43f acc8 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_send_cmd(SD_ACMD6_SET_BUS_WIDTH, 0x2)) {
  400a48:	2102      	movs	r1, #2
  400a4a:	f241 1006 	movw	r0, #4358	; 0x1106
  400a4e:	4b63      	ldr	r3, [pc, #396]	; (400bdc <sd_mmc_check+0x854>)
  400a50:	4798      	blx	r3
  400a52:	2800      	cmp	r0, #0
  400a54:	f43f acc0 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400a58:	4b5a      	ldr	r3, [pc, #360]	; (400bc4 <sd_mmc_check+0x83c>)
  400a5a:	681b      	ldr	r3, [r3, #0]
  400a5c:	2204      	movs	r2, #4
  400a5e:	745a      	strb	r2, [r3, #17]
		sd_mmc_configure_slot();
  400a60:	4b5f      	ldr	r3, [pc, #380]	; (400be0 <sd_mmc_check+0x858>)
  400a62:	4798      	blx	r3
	if (driver_is_high_speed_capable()) {
  400a64:	4b5f      	ldr	r3, [pc, #380]	; (400be4 <sd_mmc_check+0x85c>)
  400a66:	4798      	blx	r3
  400a68:	b180      	cbz	r0, 400a8c <sd_mmc_check+0x704>
		if (IS_SDIO()) {
  400a6a:	4b56      	ldr	r3, [pc, #344]	; (400bc4 <sd_mmc_check+0x83c>)
  400a6c:	681b      	ldr	r3, [r3, #0]
  400a6e:	7bdb      	ldrb	r3, [r3, #15]
  400a70:	f013 0f04 	tst.w	r3, #4
  400a74:	d141      	bne.n	400afa <sd_mmc_check+0x772>
		if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a76:	4b53      	ldr	r3, [pc, #332]	; (400bc4 <sd_mmc_check+0x83c>)
  400a78:	681b      	ldr	r3, [r3, #0]
  400a7a:	7bda      	ldrb	r2, [r3, #15]
  400a7c:	f012 0f01 	tst.w	r2, #1
  400a80:	d002      	beq.n	400a88 <sd_mmc_check+0x700>
			if (sd_mmc_card->version > CARD_VER_SD_1_0) {
  400a82:	7c1b      	ldrb	r3, [r3, #16]
  400a84:	2b10      	cmp	r3, #16
  400a86:	d85e      	bhi.n	400b46 <sd_mmc_check+0x7be>
		sd_mmc_configure_slot();
  400a88:	4b55      	ldr	r3, [pc, #340]	; (400be0 <sd_mmc_check+0x858>)
  400a8a:	4798      	blx	r3
	if (sd_mmc_card->type & CARD_TYPE_SD) {
  400a8c:	4b4d      	ldr	r3, [pc, #308]	; (400bc4 <sd_mmc_check+0x83c>)
  400a8e:	681b      	ldr	r3, [r3, #0]
  400a90:	7bdb      	ldrb	r3, [r3, #15]
  400a92:	f013 0f01 	tst.w	r3, #1
  400a96:	d008      	beq.n	400aaa <sd_mmc_check+0x722>
		if (!driver_send_cmd(SDMMC_CMD16_SET_BLOCKLEN, SD_MMC_BLOCK_SIZE)) {
  400a98:	f44f 7100 	mov.w	r1, #512	; 0x200
  400a9c:	f241 1010 	movw	r0, #4368	; 0x1110
  400aa0:	4b4e      	ldr	r3, [pc, #312]	; (400bdc <sd_mmc_check+0x854>)
  400aa2:	4798      	blx	r3
	if (sd_mmc_is_spi()? sd_mmc_spi_card_init()
  400aa4:	2800      	cmp	r0, #0
  400aa6:	f43f ac97 	beq.w	4003d8 <sd_mmc_check+0x50>
		sd_mmc_card->state = SD_MMC_CARD_STATE_READY;
  400aaa:	4b46      	ldr	r3, [pc, #280]	; (400bc4 <sd_mmc_check+0x83c>)
  400aac:	681b      	ldr	r3, [r3, #0]
  400aae:	2200      	movs	r2, #0
  400ab0:	739a      	strb	r2, [r3, #14]
		sd_mmc_deselect_slot();
  400ab2:	4b4d      	ldr	r3, [pc, #308]	; (400be8 <sd_mmc_check+0x860>)
  400ab4:	4798      	blx	r3
		return SD_MMC_INIT_ONGOING;
  400ab6:	e471      	b.n	40039c <sd_mmc_check+0x14>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_CAP,
  400ab8:	ab04      	add	r3, sp, #16
  400aba:	9300      	str	r3, [sp, #0]
  400abc:	2300      	movs	r3, #0
  400abe:	2208      	movs	r2, #8
  400ac0:	4619      	mov	r1, r3
  400ac2:	4618      	mov	r0, r3
  400ac4:	4d40      	ldr	r5, [pc, #256]	; (400bc8 <sd_mmc_check+0x840>)
  400ac6:	47a8      	blx	r5
  400ac8:	2800      	cmp	r0, #0
  400aca:	f43f ac85 	beq.w	4003d8 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_CAP_4BLS) != SDIO_CAP_4BLS) {
  400ace:	f99d 3010 	ldrsb.w	r3, [sp, #16]
  400ad2:	2b00      	cmp	r3, #0
  400ad4:	daa9      	bge.n	400a2a <sd_mmc_check+0x6a2>
	u8_value = SDIO_BUSWIDTH_4B;
  400ad6:	ab14      	add	r3, sp, #80	; 0x50
  400ad8:	2202      	movs	r2, #2
  400ada:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_BUS_CTRL,
  400ade:	9300      	str	r3, [sp, #0]
  400ae0:	2301      	movs	r3, #1
  400ae2:	2207      	movs	r2, #7
  400ae4:	2100      	movs	r1, #0
  400ae6:	4618      	mov	r0, r3
  400ae8:	47a8      	blx	r5
  400aea:	2800      	cmp	r0, #0
  400aec:	f43f ac74 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->bus_width = 4;
  400af0:	4b34      	ldr	r3, [pc, #208]	; (400bc4 <sd_mmc_check+0x83c>)
  400af2:	681b      	ldr	r3, [r3, #0]
  400af4:	2204      	movs	r2, #4
  400af6:	745a      	strb	r2, [r3, #17]
  400af8:	e797      	b.n	400a2a <sd_mmc_check+0x6a2>
	if (!sdio_cmd52(SDIO_CMD52_READ_FLAG, SDIO_CIA, SDIO_CCCR_HS, 0, &u8_value)) {
  400afa:	ab04      	add	r3, sp, #16
  400afc:	9300      	str	r3, [sp, #0]
  400afe:	2300      	movs	r3, #0
  400b00:	2213      	movs	r2, #19
  400b02:	4619      	mov	r1, r3
  400b04:	4618      	mov	r0, r3
  400b06:	4d30      	ldr	r5, [pc, #192]	; (400bc8 <sd_mmc_check+0x840>)
  400b08:	47a8      	blx	r5
  400b0a:	2800      	cmp	r0, #0
  400b0c:	f43f ac64 	beq.w	4003d8 <sd_mmc_check+0x50>
	if ((u8_value & SDIO_SHS) != SDIO_SHS) {
  400b10:	f89d 3010 	ldrb.w	r3, [sp, #16]
  400b14:	f013 0f01 	tst.w	r3, #1
  400b18:	d0ad      	beq.n	400a76 <sd_mmc_check+0x6ee>
	u8_value = SDIO_EHS;
  400b1a:	ab14      	add	r3, sp, #80	; 0x50
  400b1c:	2202      	movs	r2, #2
  400b1e:	f803 2d40 	strb.w	r2, [r3, #-64]!
	if (!sdio_cmd52(SDIO_CMD52_WRITE_FLAG, SDIO_CIA, SDIO_CCCR_HS,
  400b22:	9300      	str	r3, [sp, #0]
  400b24:	2301      	movs	r3, #1
  400b26:	2213      	movs	r2, #19
  400b28:	2100      	movs	r1, #0
  400b2a:	4618      	mov	r0, r3
  400b2c:	47a8      	blx	r5
  400b2e:	2800      	cmp	r0, #0
  400b30:	f43f ac52 	beq.w	4003d8 <sd_mmc_check+0x50>
	sd_mmc_card->high_speed = 1;
  400b34:	4b23      	ldr	r3, [pc, #140]	; (400bc4 <sd_mmc_check+0x83c>)
  400b36:	681b      	ldr	r3, [r3, #0]
  400b38:	2201      	movs	r2, #1
  400b3a:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400b3e:	681a      	ldr	r2, [r3, #0]
  400b40:	0052      	lsls	r2, r2, #1
  400b42:	601a      	str	r2, [r3, #0]
  400b44:	e797      	b.n	400a76 <sd_mmc_check+0x6ee>
	uint8_t switch_status[SD_SW_STATUS_BSIZE] = {0};
  400b46:	2540      	movs	r5, #64	; 0x40
  400b48:	462a      	mov	r2, r5
  400b4a:	2100      	movs	r1, #0
  400b4c:	a804      	add	r0, sp, #16
  400b4e:	4b27      	ldr	r3, [pc, #156]	; (400bec <sd_mmc_check+0x864>)
  400b50:	4798      	blx	r3
	if (!driver_adtc_start(SD_CMD6_SWITCH_FUNC,
  400b52:	2301      	movs	r3, #1
  400b54:	9300      	str	r3, [sp, #0]
  400b56:	462a      	mov	r2, r5
  400b58:	4925      	ldr	r1, [pc, #148]	; (400bf0 <sd_mmc_check+0x868>)
  400b5a:	4826      	ldr	r0, [pc, #152]	; (400bf4 <sd_mmc_check+0x86c>)
  400b5c:	4d26      	ldr	r5, [pc, #152]	; (400bf8 <sd_mmc_check+0x870>)
  400b5e:	47a8      	blx	r5
  400b60:	2800      	cmp	r0, #0
  400b62:	f43f ac39 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_start_read_blocks(switch_status, 1)) {
  400b66:	2101      	movs	r1, #1
  400b68:	a804      	add	r0, sp, #16
  400b6a:	4b24      	ldr	r3, [pc, #144]	; (400bfc <sd_mmc_check+0x874>)
  400b6c:	4798      	blx	r3
  400b6e:	2800      	cmp	r0, #0
  400b70:	f43f ac32 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (!driver_wait_end_of_read_blocks()) {
  400b74:	4b22      	ldr	r3, [pc, #136]	; (400c00 <sd_mmc_check+0x878>)
  400b76:	4798      	blx	r3
  400b78:	2800      	cmp	r0, #0
  400b7a:	f43f ac2d 	beq.w	4003d8 <sd_mmc_check+0x50>
	if (driver_get_response() & CARD_STATUS_SWITCH_ERROR) {
  400b7e:	4b21      	ldr	r3, [pc, #132]	; (400c04 <sd_mmc_check+0x87c>)
  400b80:	4798      	blx	r3
  400b82:	f010 0f80 	tst.w	r0, #128	; 0x80
  400b86:	f47f ac27 	bne.w	4003d8 <sd_mmc_check+0x50>
	if (SD_SW_STATUS_FUN_GRP1_RC(switch_status)
  400b8a:	f89d 3020 	ldrb.w	r3, [sp, #32]
  400b8e:	f003 030f 	and.w	r3, r3, #15
  400b92:	2b0f      	cmp	r3, #15
  400b94:	f43f af78 	beq.w	400a88 <sd_mmc_check+0x700>
	value = reg[((reg_size - pos + 7) / 8) - 1] >> (pos % 8);
  400b98:	f89d 302d 	ldrb.w	r3, [sp, #45]	; 0x2d
		value |= (uint32_t)reg[((reg_size - pos + 7) / 8) - 2] << (8 - (pos % 8));
  400b9c:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
	if (SD_SW_STATUS_FUN_GRP1_BUSY(switch_status)) {
  400ba0:	ea53 2302 	orrs.w	r3, r3, r2, lsl #8
  400ba4:	f47f ac18 	bne.w	4003d8 <sd_mmc_check+0x50>
	driver_send_clock();
  400ba8:	4b17      	ldr	r3, [pc, #92]	; (400c08 <sd_mmc_check+0x880>)
  400baa:	4798      	blx	r3
	sd_mmc_card->high_speed = 1;
  400bac:	4b05      	ldr	r3, [pc, #20]	; (400bc4 <sd_mmc_check+0x83c>)
  400bae:	681b      	ldr	r3, [r3, #0]
  400bb0:	2201      	movs	r2, #1
  400bb2:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
	sd_mmc_card->clock *= 2;
  400bb6:	681a      	ldr	r2, [r3, #0]
  400bb8:	0052      	lsls	r2, r2, #1
  400bba:	601a      	str	r2, [r3, #0]
  400bbc:	e764      	b.n	400a88 <sd_mmc_check+0x700>
	*v2 = 0;
  400bbe:	f04f 0900 	mov.w	r9, #0
  400bc2:	e41b      	b.n	4003fc <sd_mmc_check+0x74>
  400bc4:	20400a44 	.word	0x20400a44
  400bc8:	004002d5 	.word	0x004002d5
  400bcc:	0041085c 	.word	0x0041085c
  400bd0:	00410878 	.word	0x00410878
  400bd4:	20400a4d 	.word	0x20400a4d
  400bd8:	00401181 	.word	0x00401181
  400bdc:	00401279 	.word	0x00401279
  400be0:	004001ad 	.word	0x004001ad
  400be4:	0040118b 	.word	0x0040118b
  400be8:	00400341 	.word	0x00400341
  400bec:	00409a89 	.word	0x00409a89
  400bf0:	80ffff01 	.word	0x80ffff01
  400bf4:	00081106 	.word	0x00081106
  400bf8:	004012d5 	.word	0x004012d5
  400bfc:	00401411 	.word	0x00401411
  400c00:	00401509 	.word	0x00401509
  400c04:	0040129d 	.word	0x0040129d
  400c08:	00401257 	.word	0x00401257

00400c0c <sd_mmc_get_type>:

card_type_t sd_mmc_get_type(uint8_t slot)
{
  400c0c:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c0e:	4b05      	ldr	r3, [pc, #20]	; (400c24 <sd_mmc_get_type+0x18>)
  400c10:	4798      	blx	r3
  400c12:	b108      	cbz	r0, 400c18 <sd_mmc_get_type+0xc>
		return CARD_TYPE_UNKNOWN;
  400c14:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->type;
}
  400c16:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c18:	4b03      	ldr	r3, [pc, #12]	; (400c28 <sd_mmc_get_type+0x1c>)
  400c1a:	4798      	blx	r3
	return sd_mmc_card->type;
  400c1c:	4b03      	ldr	r3, [pc, #12]	; (400c2c <sd_mmc_get_type+0x20>)
  400c1e:	681b      	ldr	r3, [r3, #0]
  400c20:	7bd8      	ldrb	r0, [r3, #15]
  400c22:	bd08      	pop	{r3, pc}
  400c24:	004001d9 	.word	0x004001d9
  400c28:	00400341 	.word	0x00400341
  400c2c:	20400a44 	.word	0x20400a44

00400c30 <sd_mmc_get_capacity>:
	sd_mmc_deselect_slot();
	return sd_mmc_card->version;
}

uint32_t sd_mmc_get_capacity(uint8_t slot)
{
  400c30:	b508      	push	{r3, lr}
	if (SD_MMC_OK != sd_mmc_select_slot(slot)) {
  400c32:	4b05      	ldr	r3, [pc, #20]	; (400c48 <sd_mmc_get_capacity+0x18>)
  400c34:	4798      	blx	r3
  400c36:	b108      	cbz	r0, 400c3c <sd_mmc_get_capacity+0xc>
		return 0;
  400c38:	2000      	movs	r0, #0
	}
	sd_mmc_deselect_slot();
	return sd_mmc_card->capacity;
}
  400c3a:	bd08      	pop	{r3, pc}
	sd_mmc_deselect_slot();
  400c3c:	4b03      	ldr	r3, [pc, #12]	; (400c4c <sd_mmc_get_capacity+0x1c>)
  400c3e:	4798      	blx	r3
	return sd_mmc_card->capacity;
  400c40:	4b03      	ldr	r3, [pc, #12]	; (400c50 <sd_mmc_get_capacity+0x20>)
  400c42:	681b      	ldr	r3, [r3, #0]
  400c44:	6858      	ldr	r0, [r3, #4]
  400c46:	bd08      	pop	{r3, pc}
  400c48:	004001d9 	.word	0x004001d9
  400c4c:	00400341 	.word	0x00400341
  400c50:	20400a44 	.word	0x20400a44

00400c54 <sd_mmc_is_write_protected>:
			== SD_MMC_0_WP_DETECT_VALUE) {
		return true;
	}
#endif
	return false;
}
  400c54:	2000      	movs	r0, #0
  400c56:	4770      	bx	lr

00400c58 <sd_mmc_init_read_blocks>:

sd_mmc_err_t sd_mmc_init_read_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400c58:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  400c5c:	b082      	sub	sp, #8
  400c5e:	468a      	mov	sl, r1
  400c60:	4691      	mov	r9, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400c62:	4b26      	ldr	r3, [pc, #152]	; (400cfc <sd_mmc_init_read_blocks+0xa4>)
  400c64:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400c66:	4680      	mov	r8, r0
  400c68:	b118      	cbz	r0, 400c72 <sd_mmc_init_read_blocks+0x1a>
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400c6a:	4640      	mov	r0, r8
  400c6c:	b002      	add	sp, #8
  400c6e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  400c72:	4c23      	ldr	r4, [pc, #140]	; (400d00 <sd_mmc_init_read_blocks+0xa8>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c74:	4e23      	ldr	r6, [pc, #140]	; (400d04 <sd_mmc_init_read_blocks+0xac>)
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c76:	4d24      	ldr	r5, [pc, #144]	; (400d08 <sd_mmc_init_read_blocks+0xb0>)
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c78:	4f24      	ldr	r7, [pc, #144]	; (400d0c <sd_mmc_init_read_blocks+0xb4>)
					(uint32_t)sd_mmc_card->rca << 16)) {
  400c7a:	6833      	ldr	r3, [r6, #0]
  400c7c:	8999      	ldrh	r1, [r3, #12]
			if (!driver_send_cmd(SDMMC_MCI_CMD13_SEND_STATUS,
  400c7e:	0409      	lsls	r1, r1, #16
  400c80:	f241 100d 	movw	r0, #4365	; 0x110d
  400c84:	47a8      	blx	r5
  400c86:	b128      	cbz	r0, 400c94 <sd_mmc_init_read_blocks+0x3c>
			if (driver_get_response() & CARD_STATUS_READY_FOR_DATA) {
  400c88:	47b8      	blx	r7
  400c8a:	f410 7f80 	tst.w	r0, #256	; 0x100
  400c8e:	d117      	bne.n	400cc0 <sd_mmc_init_read_blocks+0x68>
		if (nec_timeout-- == 0) {
  400c90:	3c01      	subs	r4, #1
  400c92:	d1f2      	bne.n	400c7a <sd_mmc_init_read_blocks+0x22>
		sd_mmc_deselect_slot();
  400c94:	4b1e      	ldr	r3, [pc, #120]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400c96:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400c98:	f04f 0805 	mov.w	r8, #5
  400c9c:	e7e5      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
		resp = driver_get_response();
  400c9e:	4b1b      	ldr	r3, [pc, #108]	; (400d0c <sd_mmc_init_read_blocks+0xb4>)
  400ca0:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400ca2:	4b1c      	ldr	r3, [pc, #112]	; (400d14 <sd_mmc_init_read_blocks+0xbc>)
  400ca4:	4003      	ands	r3, r0
  400ca6:	b933      	cbnz	r3, 400cb6 <sd_mmc_init_read_blocks+0x5e>
	sd_mmc_nb_block_remaining = nb_block;
  400ca8:	4b1b      	ldr	r3, [pc, #108]	; (400d18 <sd_mmc_init_read_blocks+0xc0>)
  400caa:	f8a3 9000 	strh.w	r9, [r3]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400cae:	4b1b      	ldr	r3, [pc, #108]	; (400d1c <sd_mmc_init_read_blocks+0xc4>)
  400cb0:	f8a3 9000 	strh.w	r9, [r3]
	return SD_MMC_OK;
  400cb4:	e7d9      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
			sd_mmc_deselect_slot();
  400cb6:	4b16      	ldr	r3, [pc, #88]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400cb8:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400cba:	f04f 0805 	mov.w	r8, #5
  400cbe:	e7d4      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
		cmd = SDMMC_CMD17_READ_SINGLE_BLOCK;
  400cc0:	4b17      	ldr	r3, [pc, #92]	; (400d20 <sd_mmc_init_read_blocks+0xc8>)
  400cc2:	4818      	ldr	r0, [pc, #96]	; (400d24 <sd_mmc_init_read_blocks+0xcc>)
  400cc4:	f1b9 0f01 	cmp.w	r9, #1
  400cc8:	bf98      	it	ls
  400cca:	4618      	movls	r0, r3
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400ccc:	4b0d      	ldr	r3, [pc, #52]	; (400d04 <sd_mmc_init_read_blocks+0xac>)
  400cce:	681b      	ldr	r3, [r3, #0]
  400cd0:	7bdb      	ldrb	r3, [r3, #15]
  400cd2:	f013 0f08 	tst.w	r3, #8
  400cd6:	d101      	bne.n	400cdc <sd_mmc_init_read_blocks+0x84>
		arg = (start * SD_MMC_BLOCK_SIZE);
  400cd8:	ea4f 2a4a 	mov.w	sl, sl, lsl #9
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400cdc:	2301      	movs	r3, #1
  400cde:	9300      	str	r3, [sp, #0]
  400ce0:	464b      	mov	r3, r9
  400ce2:	f44f 7200 	mov.w	r2, #512	; 0x200
  400ce6:	4651      	mov	r1, sl
  400ce8:	4c0f      	ldr	r4, [pc, #60]	; (400d28 <sd_mmc_init_read_blocks+0xd0>)
  400cea:	47a0      	blx	r4
  400cec:	2800      	cmp	r0, #0
  400cee:	d1d6      	bne.n	400c9e <sd_mmc_init_read_blocks+0x46>
		sd_mmc_deselect_slot();
  400cf0:	4b07      	ldr	r3, [pc, #28]	; (400d10 <sd_mmc_init_read_blocks+0xb8>)
  400cf2:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400cf4:	f04f 0805 	mov.w	r8, #5
  400cf8:	e7b7      	b.n	400c6a <sd_mmc_init_read_blocks+0x12>
  400cfa:	bf00      	nop
  400cfc:	004001d9 	.word	0x004001d9
  400d00:	00030d41 	.word	0x00030d41
  400d04:	20400a44 	.word	0x20400a44
  400d08:	00401279 	.word	0x00401279
  400d0c:	0040129d 	.word	0x0040129d
  400d10:	00400341 	.word	0x00400341
  400d14:	e4580000 	.word	0xe4580000
  400d18:	20400a48 	.word	0x20400a48
  400d1c:	20400a4a 	.word	0x20400a4a
  400d20:	00081111 	.word	0x00081111
  400d24:	00101112 	.word	0x00101112
  400d28:	004012d5 	.word	0x004012d5

00400d2c <sd_mmc_start_read_blocks>:

sd_mmc_err_t sd_mmc_start_read_blocks(void *dest, uint16_t nb_block)
{
  400d2c:	b510      	push	{r4, lr}
  400d2e:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);

	if (!driver_start_read_blocks(dest, nb_block)) {
  400d30:	4b06      	ldr	r3, [pc, #24]	; (400d4c <sd_mmc_start_read_blocks+0x20>)
  400d32:	4798      	blx	r3
  400d34:	b920      	cbnz	r0, 400d40 <sd_mmc_start_read_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400d36:	2200      	movs	r2, #0
  400d38:	4b05      	ldr	r3, [pc, #20]	; (400d50 <sd_mmc_start_read_blocks+0x24>)
  400d3a:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400d3c:	2005      	movs	r0, #5
  400d3e:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400d40:	4a03      	ldr	r2, [pc, #12]	; (400d50 <sd_mmc_start_read_blocks+0x24>)
  400d42:	8813      	ldrh	r3, [r2, #0]
  400d44:	1b1c      	subs	r4, r3, r4
  400d46:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400d48:	2000      	movs	r0, #0
}
  400d4a:	bd10      	pop	{r4, pc}
  400d4c:	00401411 	.word	0x00401411
  400d50:	20400a48 	.word	0x20400a48

00400d54 <sd_mmc_wait_end_of_read_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_read_blocks(bool abort)
{
  400d54:	b510      	push	{r4, lr}
  400d56:	4604      	mov	r4, r0
	if (!driver_wait_end_of_read_blocks()) {
  400d58:	4b13      	ldr	r3, [pc, #76]	; (400da8 <sd_mmc_wait_end_of_read_blocks+0x54>)
  400d5a:	4798      	blx	r3
  400d5c:	b908      	cbnz	r0, 400d62 <sd_mmc_wait_end_of_read_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400d5e:	2005      	movs	r0, #5
  400d60:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400d62:	b184      	cbz	r4, 400d86 <sd_mmc_wait_end_of_read_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400d64:	2200      	movs	r2, #0
  400d66:	4b11      	ldr	r3, [pc, #68]	; (400dac <sd_mmc_wait_end_of_read_blocks+0x58>)
  400d68:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop read operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400d6a:	4b11      	ldr	r3, [pc, #68]	; (400db0 <sd_mmc_wait_end_of_read_blocks+0x5c>)
  400d6c:	881b      	ldrh	r3, [r3, #0]
  400d6e:	2b01      	cmp	r3, #1
  400d70:	d00f      	beq.n	400d92 <sd_mmc_wait_end_of_read_blocks+0x3e>
		return SD_MMC_OK;
	}
	// WORKAROUND for no compliance card (Atmel Internal ref. !MMC7 !SD19):
	// The errors on this command must be ignored
	// and one retry can be necessary in SPI mode for no compliance card.
	if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400d72:	2100      	movs	r1, #0
  400d74:	f243 100c 	movw	r0, #12556	; 0x310c
  400d78:	4b0e      	ldr	r3, [pc, #56]	; (400db4 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400d7a:	4798      	blx	r3
  400d7c:	b168      	cbz	r0, 400d9a <sd_mmc_wait_end_of_read_blocks+0x46>
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
	}
	sd_mmc_deselect_slot();
  400d7e:	4b0e      	ldr	r3, [pc, #56]	; (400db8 <sd_mmc_wait_end_of_read_blocks+0x64>)
  400d80:	4798      	blx	r3
	return SD_MMC_OK;
  400d82:	2000      	movs	r0, #0
  400d84:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400d86:	4b09      	ldr	r3, [pc, #36]	; (400dac <sd_mmc_wait_end_of_read_blocks+0x58>)
  400d88:	881b      	ldrh	r3, [r3, #0]
  400d8a:	2b00      	cmp	r3, #0
  400d8c:	d0ed      	beq.n	400d6a <sd_mmc_wait_end_of_read_blocks+0x16>
		return SD_MMC_OK;
  400d8e:	2000      	movs	r0, #0
}
  400d90:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400d92:	4b09      	ldr	r3, [pc, #36]	; (400db8 <sd_mmc_wait_end_of_read_blocks+0x64>)
  400d94:	4798      	blx	r3
		return SD_MMC_OK;
  400d96:	2000      	movs	r0, #0
  400d98:	bd10      	pop	{r4, pc}
		driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0);
  400d9a:	2100      	movs	r1, #0
  400d9c:	f243 100c 	movw	r0, #12556	; 0x310c
  400da0:	4b04      	ldr	r3, [pc, #16]	; (400db4 <sd_mmc_wait_end_of_read_blocks+0x60>)
  400da2:	4798      	blx	r3
  400da4:	e7eb      	b.n	400d7e <sd_mmc_wait_end_of_read_blocks+0x2a>
  400da6:	bf00      	nop
  400da8:	00401509 	.word	0x00401509
  400dac:	20400a48 	.word	0x20400a48
  400db0:	20400a4a 	.word	0x20400a4a
  400db4:	00401279 	.word	0x00401279
  400db8:	00400341 	.word	0x00400341

00400dbc <sd_mmc_init_write_blocks>:

sd_mmc_err_t sd_mmc_init_write_blocks(uint8_t slot, uint32_t start,
		uint16_t nb_block)
{
  400dbc:	b570      	push	{r4, r5, r6, lr}
  400dbe:	b082      	sub	sp, #8
  400dc0:	460e      	mov	r6, r1
  400dc2:	4615      	mov	r5, r2
	sd_mmc_err_t sd_mmc_err;
	uint32_t cmd, arg, resp;

	sd_mmc_err = sd_mmc_select_slot(slot);
  400dc4:	4b16      	ldr	r3, [pc, #88]	; (400e20 <sd_mmc_init_write_blocks+0x64>)
  400dc6:	4798      	blx	r3
	if (sd_mmc_err != SD_MMC_OK) {
  400dc8:	4604      	mov	r4, r0
  400dca:	b9b8      	cbnz	r0, 400dfc <sd_mmc_init_write_blocks+0x40>
	}

	if (nb_block > 1) {
		cmd = SDMMC_CMD25_WRITE_MULTIPLE_BLOCK;
	} else {
		cmd = SDMMC_CMD24_WRITE_BLOCK;
  400dcc:	4b15      	ldr	r3, [pc, #84]	; (400e24 <sd_mmc_init_write_blocks+0x68>)
  400dce:	4816      	ldr	r0, [pc, #88]	; (400e28 <sd_mmc_init_write_blocks+0x6c>)
  400dd0:	2d01      	cmp	r5, #1
  400dd2:	bf98      	it	ls
  400dd4:	4618      	movls	r0, r3
	}
	/*
	 * SDSC Card (CCS=0) uses byte unit address,
	 * SDHC and SDXC Cards (CCS=1) use block unit address (512 Bytes unit).
	 */
	if (sd_mmc_card->type & CARD_TYPE_HC) {
  400dd6:	4b15      	ldr	r3, [pc, #84]	; (400e2c <sd_mmc_init_write_blocks+0x70>)
  400dd8:	681b      	ldr	r3, [r3, #0]
  400dda:	7bdb      	ldrb	r3, [r3, #15]
  400ddc:	f013 0f08 	tst.w	r3, #8
		arg = start;
	} else {
		arg = (start * SD_MMC_BLOCK_SIZE);
  400de0:	bf08      	it	eq
  400de2:	0276      	lsleq	r6, r6, #9
	}
	if (!driver_adtc_start(cmd, arg, SD_MMC_BLOCK_SIZE, nb_block, true)) {
  400de4:	2301      	movs	r3, #1
  400de6:	9300      	str	r3, [sp, #0]
  400de8:	462b      	mov	r3, r5
  400dea:	f44f 7200 	mov.w	r2, #512	; 0x200
  400dee:	4631      	mov	r1, r6
  400df0:	4e0f      	ldr	r6, [pc, #60]	; (400e30 <sd_mmc_init_write_blocks+0x74>)
  400df2:	47b0      	blx	r6
  400df4:	b928      	cbnz	r0, 400e02 <sd_mmc_init_write_blocks+0x46>
		sd_mmc_deselect_slot();
  400df6:	4b0f      	ldr	r3, [pc, #60]	; (400e34 <sd_mmc_init_write_blocks+0x78>)
  400df8:	4798      	blx	r3
		return SD_MMC_ERR_COMM;
  400dfa:	2405      	movs	r4, #5
		}
	}
	sd_mmc_nb_block_remaining = nb_block;
	sd_mmc_nb_block_to_tranfer = nb_block;
	return SD_MMC_OK;
}
  400dfc:	4620      	mov	r0, r4
  400dfe:	b002      	add	sp, #8
  400e00:	bd70      	pop	{r4, r5, r6, pc}
		resp = driver_get_response();
  400e02:	4b0d      	ldr	r3, [pc, #52]	; (400e38 <sd_mmc_init_write_blocks+0x7c>)
  400e04:	4798      	blx	r3
		if (resp & CARD_STATUS_ERR_RD_WR) {
  400e06:	4b0d      	ldr	r3, [pc, #52]	; (400e3c <sd_mmc_init_write_blocks+0x80>)
  400e08:	4003      	ands	r3, r0
  400e0a:	b923      	cbnz	r3, 400e16 <sd_mmc_init_write_blocks+0x5a>
	sd_mmc_nb_block_remaining = nb_block;
  400e0c:	4b0c      	ldr	r3, [pc, #48]	; (400e40 <sd_mmc_init_write_blocks+0x84>)
  400e0e:	801d      	strh	r5, [r3, #0]
	sd_mmc_nb_block_to_tranfer = nb_block;
  400e10:	4b0c      	ldr	r3, [pc, #48]	; (400e44 <sd_mmc_init_write_blocks+0x88>)
  400e12:	801d      	strh	r5, [r3, #0]
	return SD_MMC_OK;
  400e14:	e7f2      	b.n	400dfc <sd_mmc_init_write_blocks+0x40>
			sd_mmc_deselect_slot();
  400e16:	4b07      	ldr	r3, [pc, #28]	; (400e34 <sd_mmc_init_write_blocks+0x78>)
  400e18:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e1a:	2405      	movs	r4, #5
  400e1c:	e7ee      	b.n	400dfc <sd_mmc_init_write_blocks+0x40>
  400e1e:	bf00      	nop
  400e20:	004001d9 	.word	0x004001d9
  400e24:	00089118 	.word	0x00089118
  400e28:	00109119 	.word	0x00109119
  400e2c:	20400a44 	.word	0x20400a44
  400e30:	004012d5 	.word	0x004012d5
  400e34:	00400341 	.word	0x00400341
  400e38:	0040129d 	.word	0x0040129d
  400e3c:	e4580000 	.word	0xe4580000
  400e40:	20400a48 	.word	0x20400a48
  400e44:	20400a4a 	.word	0x20400a4a

00400e48 <sd_mmc_start_write_blocks>:

sd_mmc_err_t sd_mmc_start_write_blocks(const void *src, uint16_t nb_block)
{
  400e48:	b510      	push	{r4, lr}
  400e4a:	460c      	mov	r4, r1
	Assert(sd_mmc_nb_block_remaining >= nb_block);
	if (!driver_start_write_blocks(src, nb_block)) {
  400e4c:	4b06      	ldr	r3, [pc, #24]	; (400e68 <sd_mmc_start_write_blocks+0x20>)
  400e4e:	4798      	blx	r3
  400e50:	b920      	cbnz	r0, 400e5c <sd_mmc_start_write_blocks+0x14>
		sd_mmc_nb_block_remaining = 0;
  400e52:	2200      	movs	r2, #0
  400e54:	4b05      	ldr	r3, [pc, #20]	; (400e6c <sd_mmc_start_write_blocks+0x24>)
  400e56:	801a      	strh	r2, [r3, #0]
		return SD_MMC_ERR_COMM;
  400e58:	2005      	movs	r0, #5
  400e5a:	bd10      	pop	{r4, pc}
	}
	sd_mmc_nb_block_remaining -= nb_block;
  400e5c:	4a03      	ldr	r2, [pc, #12]	; (400e6c <sd_mmc_start_write_blocks+0x24>)
  400e5e:	8813      	ldrh	r3, [r2, #0]
  400e60:	1b1c      	subs	r4, r3, r4
  400e62:	8014      	strh	r4, [r2, #0]
	return SD_MMC_OK;
  400e64:	2000      	movs	r0, #0
}
  400e66:	bd10      	pop	{r4, pc}
  400e68:	0040156d 	.word	0x0040156d
  400e6c:	20400a48 	.word	0x20400a48

00400e70 <sd_mmc_wait_end_of_write_blocks>:

sd_mmc_err_t sd_mmc_wait_end_of_write_blocks(bool abort)
{
  400e70:	b510      	push	{r4, lr}
  400e72:	4604      	mov	r4, r0
	if (!driver_wait_end_of_write_blocks()) {
  400e74:	4b12      	ldr	r3, [pc, #72]	; (400ec0 <sd_mmc_wait_end_of_write_blocks+0x50>)
  400e76:	4798      	blx	r3
  400e78:	b908      	cbnz	r0, 400e7e <sd_mmc_wait_end_of_write_blocks+0xe>
		return SD_MMC_ERR_COMM;
  400e7a:	2005      	movs	r0, #5
  400e7c:	bd10      	pop	{r4, pc}
	}
	if (abort) {
  400e7e:	b184      	cbz	r4, 400ea2 <sd_mmc_wait_end_of_write_blocks+0x32>
		sd_mmc_nb_block_remaining = 0;
  400e80:	2200      	movs	r2, #0
  400e82:	4b10      	ldr	r3, [pc, #64]	; (400ec4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400e84:	801a      	strh	r2, [r3, #0]
	} else if (sd_mmc_nb_block_remaining) {
		return SD_MMC_OK;
	}

	// All blocks are transfered then stop write operation
	if (sd_mmc_nb_block_to_tranfer == 1) {
  400e86:	4b10      	ldr	r3, [pc, #64]	; (400ec8 <sd_mmc_wait_end_of_write_blocks+0x58>)
  400e88:	881b      	ldrh	r3, [r3, #0]
  400e8a:	2b01      	cmp	r3, #1
  400e8c:	d00f      	beq.n	400eae <sd_mmc_wait_end_of_write_blocks+0x3e>
	}

	if (sd_mmc_is_mci()) {
		// Note: SPI multiblock writes terminate using a special
		// token, not a STOP_TRANSMISSION request.
		if (!driver_adtc_stop(SDMMC_CMD12_STOP_TRANSMISSION, 0)) {
  400e8e:	2100      	movs	r1, #0
  400e90:	f243 100c 	movw	r0, #12556	; 0x310c
  400e94:	4b0d      	ldr	r3, [pc, #52]	; (400ecc <sd_mmc_wait_end_of_write_blocks+0x5c>)
  400e96:	4798      	blx	r3
  400e98:	b968      	cbnz	r0, 400eb6 <sd_mmc_wait_end_of_write_blocks+0x46>
			sd_mmc_deselect_slot();
  400e9a:	4b0d      	ldr	r3, [pc, #52]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400e9c:	4798      	blx	r3
			return SD_MMC_ERR_COMM;
  400e9e:	2005      	movs	r0, #5
  400ea0:	bd10      	pop	{r4, pc}
	} else if (sd_mmc_nb_block_remaining) {
  400ea2:	4b08      	ldr	r3, [pc, #32]	; (400ec4 <sd_mmc_wait_end_of_write_blocks+0x54>)
  400ea4:	881b      	ldrh	r3, [r3, #0]
  400ea6:	2b00      	cmp	r3, #0
  400ea8:	d0ed      	beq.n	400e86 <sd_mmc_wait_end_of_write_blocks+0x16>
		return SD_MMC_OK;
  400eaa:	2000      	movs	r0, #0
		}
	}
	sd_mmc_deselect_slot();
	return SD_MMC_OK;
}
  400eac:	bd10      	pop	{r4, pc}
		sd_mmc_deselect_slot();
  400eae:	4b08      	ldr	r3, [pc, #32]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400eb0:	4798      	blx	r3
		return SD_MMC_OK;
  400eb2:	2000      	movs	r0, #0
  400eb4:	bd10      	pop	{r4, pc}
	sd_mmc_deselect_slot();
  400eb6:	4b06      	ldr	r3, [pc, #24]	; (400ed0 <sd_mmc_wait_end_of_write_blocks+0x60>)
  400eb8:	4798      	blx	r3
	return SD_MMC_OK;
  400eba:	2000      	movs	r0, #0
  400ebc:	bd10      	pop	{r4, pc}
  400ebe:	bf00      	nop
  400ec0:	00401665 	.word	0x00401665
  400ec4:	20400a48 	.word	0x20400a48
  400ec8:	20400a4a 	.word	0x20400a4a
  400ecc:	00401279 	.word	0x00401279
  400ed0:	00400341 	.word	0x00400341

00400ed4 <sd_mmc_test_unit_ready>:
 */

static bool sd_mmc_ejected[2] = {false, false};

Ctrl_status sd_mmc_test_unit_ready(uint8_t slot)
{
  400ed4:	b510      	push	{r4, lr}
  400ed6:	4604      	mov	r4, r0
	switch (sd_mmc_check(slot))
  400ed8:	4b0f      	ldr	r3, [pc, #60]	; (400f18 <sd_mmc_test_unit_ready+0x44>)
  400eda:	4798      	blx	r3
  400edc:	2801      	cmp	r0, #1
  400ede:	d018      	beq.n	400f12 <sd_mmc_test_unit_ready+0x3e>
  400ee0:	b118      	cbz	r0, 400eea <sd_mmc_test_unit_ready+0x16>
  400ee2:	2802      	cmp	r0, #2
  400ee4:	d010      	beq.n	400f08 <sd_mmc_test_unit_ready+0x34>
	case SD_MMC_ERR_NO_CARD:
		sd_mmc_ejected[slot] = false;
		return CTRL_NO_PRESENT;

	default:
		return CTRL_FAIL;
  400ee6:	2001      	movs	r0, #1
  400ee8:	bd10      	pop	{r4, pc}
		if (sd_mmc_ejected[slot]) {
  400eea:	4b0c      	ldr	r3, [pc, #48]	; (400f1c <sd_mmc_test_unit_ready+0x48>)
  400eec:	5d1b      	ldrb	r3, [r3, r4]
  400eee:	b10b      	cbz	r3, 400ef4 <sd_mmc_test_unit_ready+0x20>
			return CTRL_NO_PRESENT;
  400ef0:	2002      	movs	r0, #2
	}
}
  400ef2:	bd10      	pop	{r4, pc}
		if (sd_mmc_get_type(slot) & (CARD_TYPE_SD | CARD_TYPE_MMC)) {
  400ef4:	4620      	mov	r0, r4
  400ef6:	4b0a      	ldr	r3, [pc, #40]	; (400f20 <sd_mmc_test_unit_ready+0x4c>)
  400ef8:	4798      	blx	r3
  400efa:	f000 0003 	and.w	r0, r0, #3
		return CTRL_NO_PRESENT;
  400efe:	2800      	cmp	r0, #0
  400f00:	bf14      	ite	ne
  400f02:	2000      	movne	r0, #0
  400f04:	2002      	moveq	r0, #2
  400f06:	bd10      	pop	{r4, pc}
		sd_mmc_ejected[slot] = false;
  400f08:	2200      	movs	r2, #0
  400f0a:	4b04      	ldr	r3, [pc, #16]	; (400f1c <sd_mmc_test_unit_ready+0x48>)
  400f0c:	551a      	strb	r2, [r3, r4]
		return CTRL_NO_PRESENT;
  400f0e:	2002      	movs	r0, #2
  400f10:	bd10      	pop	{r4, pc}
		return CTRL_BUSY;
  400f12:	2003      	movs	r0, #3
  400f14:	bd10      	pop	{r4, pc}
  400f16:	bf00      	nop
  400f18:	00400389 	.word	0x00400389
  400f1c:	20400a50 	.word	0x20400a50
  400f20:	00400c0d 	.word	0x00400c0d

00400f24 <sd_mmc_test_unit_ready_0>:

Ctrl_status sd_mmc_test_unit_ready_0(void)
{
  400f24:	b508      	push	{r3, lr}
	return sd_mmc_test_unit_ready(0);
  400f26:	2000      	movs	r0, #0
  400f28:	4b01      	ldr	r3, [pc, #4]	; (400f30 <sd_mmc_test_unit_ready_0+0xc>)
  400f2a:	4798      	blx	r3
}
  400f2c:	bd08      	pop	{r3, pc}
  400f2e:	bf00      	nop
  400f30:	00400ed5 	.word	0x00400ed5

00400f34 <sd_mmc_read_capacity>:
{
	return sd_mmc_test_unit_ready(1);
}

Ctrl_status sd_mmc_read_capacity(uint8_t slot, uint32_t *nb_sector)
{
  400f34:	b538      	push	{r3, r4, r5, lr}
  400f36:	4604      	mov	r4, r0
  400f38:	460d      	mov	r5, r1
	// Return last sector address (-1)
	*nb_sector = (sd_mmc_get_capacity(slot) * 2) - 1;
  400f3a:	4b04      	ldr	r3, [pc, #16]	; (400f4c <sd_mmc_read_capacity+0x18>)
  400f3c:	4798      	blx	r3
  400f3e:	0040      	lsls	r0, r0, #1
  400f40:	3801      	subs	r0, #1
  400f42:	6028      	str	r0, [r5, #0]
	return sd_mmc_test_unit_ready(slot);
  400f44:	4620      	mov	r0, r4
  400f46:	4b02      	ldr	r3, [pc, #8]	; (400f50 <sd_mmc_read_capacity+0x1c>)
  400f48:	4798      	blx	r3
}
  400f4a:	bd38      	pop	{r3, r4, r5, pc}
  400f4c:	00400c31 	.word	0x00400c31
  400f50:	00400ed5 	.word	0x00400ed5

00400f54 <sd_mmc_read_capacity_0>:

Ctrl_status sd_mmc_read_capacity_0(uint32_t *nb_sector)
{
  400f54:	b508      	push	{r3, lr}
	return sd_mmc_read_capacity(0, nb_sector);
  400f56:	4601      	mov	r1, r0
  400f58:	2000      	movs	r0, #0
  400f5a:	4b01      	ldr	r3, [pc, #4]	; (400f60 <sd_mmc_read_capacity_0+0xc>)
  400f5c:	4798      	blx	r3
}
  400f5e:	bd08      	pop	{r3, pc}
  400f60:	00400f35 	.word	0x00400f35

00400f64 <sd_mmc_wr_protect_0>:
{
	return sd_mmc_is_write_protected(slot);
}

bool sd_mmc_wr_protect_0(void)
{
  400f64:	b508      	push	{r3, lr}
	return sd_mmc_is_write_protected(slot);
  400f66:	2000      	movs	r0, #0
  400f68:	4b01      	ldr	r3, [pc, #4]	; (400f70 <sd_mmc_wr_protect_0+0xc>)
  400f6a:	4798      	blx	r3
	return sd_mmc_wr_protect(0);
}
  400f6c:	bd08      	pop	{r3, pc}
  400f6e:	bf00      	nop
  400f70:	00400c55 	.word	0x00400c55

00400f74 <sd_mmc_mem_2_ram>:
/**
 * \name MEM <-> RAM Interface
 * @{
 */
Ctrl_status sd_mmc_mem_2_ram(uint8_t slot, uint32_t addr, void *ram)
{
  400f74:	b510      	push	{r4, lr}
  400f76:	4614      	mov	r4, r2
	switch (sd_mmc_init_read_blocks(slot, addr, 1)) {
  400f78:	2201      	movs	r2, #1
  400f7a:	4b0a      	ldr	r3, [pc, #40]	; (400fa4 <sd_mmc_mem_2_ram+0x30>)
  400f7c:	4798      	blx	r3
  400f7e:	b120      	cbz	r0, 400f8a <sd_mmc_mem_2_ram+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400f80:	2802      	cmp	r0, #2
  400f82:	bf0c      	ite	eq
  400f84:	2002      	moveq	r0, #2
  400f86:	2001      	movne	r0, #1
  400f88:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_read_blocks(ram, 1)) {
  400f8a:	2101      	movs	r1, #1
  400f8c:	4620      	mov	r0, r4
  400f8e:	4b06      	ldr	r3, [pc, #24]	; (400fa8 <sd_mmc_mem_2_ram+0x34>)
  400f90:	4798      	blx	r3
  400f92:	b108      	cbz	r0, 400f98 <sd_mmc_mem_2_ram+0x24>
		return CTRL_FAIL;
  400f94:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400f96:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_read_blocks(false)) {
  400f98:	4b04      	ldr	r3, [pc, #16]	; (400fac <sd_mmc_mem_2_ram+0x38>)
  400f9a:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  400f9c:	3000      	adds	r0, #0
  400f9e:	bf18      	it	ne
  400fa0:	2001      	movne	r0, #1
  400fa2:	bd10      	pop	{r4, pc}
  400fa4:	00400c59 	.word	0x00400c59
  400fa8:	00400d2d 	.word	0x00400d2d
  400fac:	00400d55 	.word	0x00400d55

00400fb0 <sd_mmc_mem_2_ram_0>:

Ctrl_status sd_mmc_mem_2_ram_0(uint32_t addr, void *ram)
{
  400fb0:	b508      	push	{r3, lr}
	return sd_mmc_mem_2_ram(0, addr, ram);
  400fb2:	460a      	mov	r2, r1
  400fb4:	4601      	mov	r1, r0
  400fb6:	2000      	movs	r0, #0
  400fb8:	4b01      	ldr	r3, [pc, #4]	; (400fc0 <sd_mmc_mem_2_ram_0+0x10>)
  400fba:	4798      	blx	r3
}
  400fbc:	bd08      	pop	{r3, pc}
  400fbe:	bf00      	nop
  400fc0:	00400f75 	.word	0x00400f75

00400fc4 <sd_mmc_ram_2_mem>:
{
	return sd_mmc_mem_2_ram(1, addr, ram);
}

Ctrl_status sd_mmc_ram_2_mem(uint8_t slot, uint32_t addr, const void *ram)
{
  400fc4:	b510      	push	{r4, lr}
  400fc6:	4614      	mov	r4, r2
	switch (sd_mmc_init_write_blocks(slot, addr, 1)) {
  400fc8:	2201      	movs	r2, #1
  400fca:	4b0a      	ldr	r3, [pc, #40]	; (400ff4 <sd_mmc_ram_2_mem+0x30>)
  400fcc:	4798      	blx	r3
  400fce:	b120      	cbz	r0, 400fda <sd_mmc_ram_2_mem+0x16>
	case SD_MMC_OK:
		break;
	case SD_MMC_ERR_NO_CARD:
		return CTRL_NO_PRESENT;
	default:
		return CTRL_FAIL;
  400fd0:	2802      	cmp	r0, #2
  400fd2:	bf0c      	ite	eq
  400fd4:	2002      	moveq	r0, #2
  400fd6:	2001      	movne	r0, #1
  400fd8:	bd10      	pop	{r4, pc}
	}
	if (SD_MMC_OK != sd_mmc_start_write_blocks(ram, 1)) {
  400fda:	2101      	movs	r1, #1
  400fdc:	4620      	mov	r0, r4
  400fde:	4b06      	ldr	r3, [pc, #24]	; (400ff8 <sd_mmc_ram_2_mem+0x34>)
  400fe0:	4798      	blx	r3
  400fe2:	b108      	cbz	r0, 400fe8 <sd_mmc_ram_2_mem+0x24>
		return CTRL_FAIL;
  400fe4:	2001      	movs	r0, #1
	}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
		return CTRL_FAIL;
	}
	return CTRL_GOOD;
}
  400fe6:	bd10      	pop	{r4, pc}
	if (SD_MMC_OK != sd_mmc_wait_end_of_write_blocks(false)) {
  400fe8:	4b04      	ldr	r3, [pc, #16]	; (400ffc <sd_mmc_ram_2_mem+0x38>)
  400fea:	4798      	blx	r3
		return CTRL_NO_PRESENT;
  400fec:	3000      	adds	r0, #0
  400fee:	bf18      	it	ne
  400ff0:	2001      	movne	r0, #1
  400ff2:	bd10      	pop	{r4, pc}
  400ff4:	00400dbd 	.word	0x00400dbd
  400ff8:	00400e49 	.word	0x00400e49
  400ffc:	00400e71 	.word	0x00400e71

00401000 <sd_mmc_ram_2_mem_0>:

Ctrl_status sd_mmc_ram_2_mem_0(uint32_t addr, const void *ram)
{
  401000:	b508      	push	{r3, lr}
	return sd_mmc_ram_2_mem(0, addr, ram);
  401002:	460a      	mov	r2, r1
  401004:	4601      	mov	r1, r0
  401006:	2000      	movs	r0, #0
  401008:	4b01      	ldr	r3, [pc, #4]	; (401010 <sd_mmc_ram_2_mem_0+0x10>)
  40100a:	4798      	blx	r3
}
  40100c:	bd08      	pop	{r3, pc}
  40100e:	bf00      	nop
  401010:	00400fc5 	.word	0x00400fc5

00401014 <mem_test_unit_ready>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  401014:	b108      	cbz	r0, 40101a <mem_test_unit_ready+0x6>
  401016:	2001      	movs	r0, #1
  401018:	4770      	bx	lr
{
  40101a:	b508      	push	{r3, lr}
         (lun < MAX_LUN) ? lun_desc[lun].test_unit_ready() :
  40101c:	4b01      	ldr	r3, [pc, #4]	; (401024 <mem_test_unit_ready+0x10>)
  40101e:	4798      	blx	r3
  401020:	bd08      	pop	{r3, pc}
  401022:	bf00      	nop
  401024:	00400f25 	.word	0x00400f25

00401028 <mem_read_capacity>:

  if (!Ctrl_access_lock()) return CTRL_FAIL;

  status =
#if MAX_LUN
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  401028:	b108      	cbz	r0, 40102e <mem_read_capacity+0x6>
  40102a:	2001      	movs	r0, #1
  40102c:	4770      	bx	lr
{
  40102e:	b508      	push	{r3, lr}
  401030:	4608      	mov	r0, r1
         (lun < MAX_LUN) ? lun_desc[lun].read_capacity(u32_nb_sector) :
  401032:	4b01      	ldr	r3, [pc, #4]	; (401038 <mem_read_capacity+0x10>)
  401034:	4798      	blx	r3
  401036:	bd08      	pop	{r3, pc}
  401038:	00400f55 	.word	0x00400f55

0040103c <mem_sector_size>:
#endif

  Ctrl_access_unlock();

  return sector_size;
}
  40103c:	fab0 f080 	clz	r0, r0
  401040:	0940      	lsrs	r0, r0, #5
  401042:	4770      	bx	lr

00401044 <mem_wr_protect>:

  if (!Ctrl_access_lock()) return true;

  wr_protect =
#if MAX_LUN
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  401044:	b108      	cbz	r0, 40104a <mem_wr_protect+0x6>
  401046:	2001      	movs	r0, #1
  401048:	4770      	bx	lr
{
  40104a:	b508      	push	{r3, lr}
             (lun < MAX_LUN) ? lun_desc[lun].wr_protect() :
  40104c:	4b01      	ldr	r3, [pc, #4]	; (401054 <mem_wr_protect+0x10>)
  40104e:	4798      	blx	r3
  401050:	bd08      	pop	{r3, pc}
  401052:	bf00      	nop
  401054:	00400f65 	.word	0x00400f65

00401058 <memory_2_ram>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_read_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  401058:	b108      	cbz	r0, 40105e <memory_2_ram+0x6>
  40105a:	2001      	movs	r0, #1
  40105c:	4770      	bx	lr
{
  40105e:	b508      	push	{r3, lr}
  401060:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].mem_2_ram(addr, ram) :
  401062:	4611      	mov	r1, r2
  401064:	4b01      	ldr	r3, [pc, #4]	; (40106c <memory_2_ram+0x14>)
  401066:	4798      	blx	r3
  401068:	bd08      	pop	{r3, pc}
  40106a:	bf00      	nop
  40106c:	00400fb1 	.word	0x00400fb1

00401070 <ram_2_memory>:
  if (!Ctrl_access_lock()) return CTRL_FAIL;

  memory_start_write_action(1);
  status =
#if MAX_LUN
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  401070:	b108      	cbz	r0, 401076 <ram_2_memory+0x6>
  401072:	2001      	movs	r0, #1
  401074:	4770      	bx	lr
{
  401076:	b508      	push	{r3, lr}
  401078:	4608      	mov	r0, r1
           (lun < MAX_LUN) ? lun_desc[lun].ram_2_mem(addr, ram) :
  40107a:	4611      	mov	r1, r2
  40107c:	4b01      	ldr	r3, [pc, #4]	; (401084 <ram_2_memory+0x14>)
  40107e:	4798      	blx	r3
  401080:	bd08      	pop	{r3, pc}
  401082:	bf00      	nop
  401084:	00401001 	.word	0x00401001

00401088 <hsmci_reset>:

/**
 * \brief Reset the HSMCI interface
 */
static void hsmci_reset(void)
{
  401088:	b470      	push	{r4, r5, r6}
	uint32_t mr = HSMCI->HSMCI_MR;
  40108a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40108e:	685d      	ldr	r5, [r3, #4]
	uint32_t dtor = HSMCI->HSMCI_DTOR;
  401090:	689c      	ldr	r4, [r3, #8]
	uint32_t sdcr = HSMCI->HSMCI_SDCR;
  401092:	68d8      	ldr	r0, [r3, #12]
	uint32_t cstor = HSMCI->HSMCI_CSTOR;
  401094:	69d9      	ldr	r1, [r3, #28]
	uint32_t cfg = HSMCI->HSMCI_CFG;
  401096:	6d5a      	ldr	r2, [r3, #84]	; 0x54
	HSMCI->HSMCI_CR = HSMCI_CR_SWRST;
  401098:	2680      	movs	r6, #128	; 0x80
  40109a:	601e      	str	r6, [r3, #0]
	HSMCI->HSMCI_MR = mr;
  40109c:	605d      	str	r5, [r3, #4]
	HSMCI->HSMCI_DTOR = dtor;
  40109e:	609c      	str	r4, [r3, #8]
	HSMCI->HSMCI_SDCR = sdcr;
  4010a0:	60d8      	str	r0, [r3, #12]
	HSMCI->HSMCI_CSTOR = cstor;
  4010a2:	61d9      	str	r1, [r3, #28]
	HSMCI->HSMCI_CFG = cfg;
  4010a4:	655a      	str	r2, [r3, #84]	; 0x54
#ifdef HSMCI_SR_DMADONE
	HSMCI->HSMCI_DMA = 0;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	HSMCI->HSMCI_DMA = 0;
  4010a6:	2200      	movs	r2, #0
  4010a8:	651a      	str	r2, [r3, #80]	; 0x50
#endif
#endif
	// Enable the HSMCI
	HSMCI->HSMCI_CR = HSMCI_CR_PWSEN | HSMCI_CR_MCIEN;
  4010aa:	2205      	movs	r2, #5
  4010ac:	601a      	str	r2, [r3, #0]
}
  4010ae:	bc70      	pop	{r4, r5, r6}
  4010b0:	4770      	bx	lr
	...

004010b4 <hsmci_send_cmd_execute>:
 *
 * \return true if success, otherwise false
 */
static bool hsmci_send_cmd_execute(uint32_t cmdr, sdmmc_cmd_def_t cmd,
		uint32_t arg)
{
  4010b4:	b508      	push	{r3, lr}
	uint32_t sr;

	cmdr |= HSMCI_CMDR_CMDNB(cmd) | HSMCI_CMDR_SPCMD_STD;
  4010b6:	f001 033f 	and.w	r3, r1, #63	; 0x3f
  4010ba:	4318      	orrs	r0, r3
	if (cmd & SDMMC_RESP_PRESENT) {
  4010bc:	f411 7f80 	tst.w	r1, #256	; 0x100
  4010c0:	d004      	beq.n	4010cc <hsmci_send_cmd_execute+0x18>
		cmdr |= HSMCI_CMDR_MAXLAT;
		if (cmd & SDMMC_RESP_136) {
  4010c2:	f411 6f00 	tst.w	r1, #2048	; 0x800
  4010c6:	d00e      	beq.n	4010e6 <hsmci_send_cmd_execute+0x32>
			cmdr |= HSMCI_CMDR_RSPTYP_136_BIT;
  4010c8:	f440 5084 	orr.w	r0, r0, #4224	; 0x1080
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
		} else {
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
		}
	}
	if (cmd & SDMMC_CMD_OPENDRAIN) {
  4010cc:	f411 4f80 	tst.w	r1, #16384	; 0x4000
		cmdr |= HSMCI_CMDR_OPDCMD_OPENDRAIN;
  4010d0:	bf18      	it	ne
  4010d2:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
	}

	// Write argument
	HSMCI->HSMCI_ARGR = arg;
  4010d6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4010da:	611a      	str	r2, [r3, #16]
	// Write and start command
	HSMCI->HSMCI_CMDR = cmdr;
  4010dc:	6158      	str	r0, [r3, #20]

	// Wait end of command
	do {
		sr = HSMCI->HSMCI_SR;
  4010de:	4618      	mov	r0, r3
		if (cmd & SDMMC_RESP_CRC) {
  4010e0:	f401 5280 	and.w	r2, r1, #4096	; 0x1000
  4010e4:	e00d      	b.n	401102 <hsmci_send_cmd_execute+0x4e>
		} else if (cmd & SDMMC_RESP_BUSY) {
  4010e6:	f411 5f00 	tst.w	r1, #8192	; 0x2000
			cmdr |= HSMCI_CMDR_RSPTYP_R1B;
  4010ea:	bf14      	ite	ne
  4010ec:	f440 5086 	orrne.w	r0, r0, #4288	; 0x10c0
			cmdr |= HSMCI_CMDR_RSPTYP_48_BIT;
  4010f0:	f440 5082 	orreq.w	r0, r0, #4160	; 0x1040
  4010f4:	e7ea      	b.n	4010cc <hsmci_send_cmd_execute+0x18>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		} else {
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  4010f6:	f413 0f1b 	tst.w	r3, #10158080	; 0x9b0000
  4010fa:	d10c      	bne.n	401116 <hsmci_send_cmd_execute+0x62>
						__func__, cmd, sr);
				hsmci_reset();
				return false;
			}
		}
	} while (!(sr & HSMCI_SR_CMDRDY));
  4010fc:	f013 0f01 	tst.w	r3, #1
  401100:	d10d      	bne.n	40111e <hsmci_send_cmd_execute+0x6a>
		sr = HSMCI->HSMCI_SR;
  401102:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (cmd & SDMMC_RESP_CRC) {
  401104:	2a00      	cmp	r2, #0
  401106:	d0f6      	beq.n	4010f6 <hsmci_send_cmd_execute+0x42>
			if (sr & (HSMCI_SR_CSTOE | HSMCI_SR_RTOE
  401108:	f413 0f1f 	tst.w	r3, #10420224	; 0x9f0000
  40110c:	d0f6      	beq.n	4010fc <hsmci_send_cmd_execute+0x48>
				hsmci_reset();
  40110e:	4b10      	ldr	r3, [pc, #64]	; (401150 <hsmci_send_cmd_execute+0x9c>)
  401110:	4798      	blx	r3
				return false;
  401112:	2000      	movs	r0, #0
  401114:	bd08      	pop	{r3, pc}
				hsmci_reset();
  401116:	4b0e      	ldr	r3, [pc, #56]	; (401150 <hsmci_send_cmd_execute+0x9c>)
  401118:	4798      	blx	r3
				return false;
  40111a:	2000      	movs	r0, #0
  40111c:	bd08      	pop	{r3, pc}

	if (cmd & SDMMC_RESP_BUSY) {
  40111e:	f411 5f00 	tst.w	r1, #8192	; 0x2000
  401122:	d103      	bne.n	40112c <hsmci_send_cmd_execute+0x78>
		if (!hsmci_wait_busy()) {
			return false;
		}
	}
	return true;
  401124:	2001      	movs	r0, #1
  401126:	bd08      	pop	{r3, pc}
	return true;
  401128:	2001      	movs	r0, #1
  40112a:	bd08      	pop	{r3, pc}
		sr = HSMCI->HSMCI_SR;
  40112c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
  401132:	f04f 32ff 	mov.w	r2, #4294967295
  401136:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
	} while (!((sr & HSMCI_SR_NOTBUSY) && ((sr & HSMCI_SR_DTIP) == 0)));
  40113a:	f003 0330 	and.w	r3, r3, #48	; 0x30
  40113e:	2b20      	cmp	r3, #32
  401140:	d0f2      	beq.n	401128 <hsmci_send_cmd_execute+0x74>
		sr = HSMCI->HSMCI_SR;
  401142:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (busy_wait-- == 0) {
  401144:	3a01      	subs	r2, #1
  401146:	d1f8      	bne.n	40113a <hsmci_send_cmd_execute+0x86>
			hsmci_reset();
  401148:	4b01      	ldr	r3, [pc, #4]	; (401150 <hsmci_send_cmd_execute+0x9c>)
  40114a:	4798      	blx	r3
			return false;
  40114c:	2000      	movs	r0, #0
  40114e:	bd08      	pop	{r3, pc}
  401150:	00401089 	.word	0x00401089

00401154 <hsmci_init>:

//-------------------------------------------------------------------
//--------------------- PUBLIC FUNCTIONS ----------------------------

void hsmci_init(void)
{
  401154:	b510      	push	{r4, lr}
	pmc_enable_periph_clk(ID_HSMCI);
  401156:	2012      	movs	r0, #18
  401158:	4c08      	ldr	r4, [pc, #32]	; (40117c <hsmci_init+0x28>)
  40115a:	47a0      	blx	r4
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Enable clock for DMA controller
	pmc_enable_periph_clk(ID_XDMAC);
  40115c:	203a      	movs	r0, #58	; 0x3a
  40115e:	47a0      	blx	r4
#endif
#endif

	// Set the Data Timeout Register to 2 Mega Cycles
	HSMCI->HSMCI_DTOR = HSMCI_DTOR_DTOMUL_1048576 | HSMCI_DTOR_DTOCYC(2);
  401160:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401164:	2272      	movs	r2, #114	; 0x72
  401166:	609a      	str	r2, [r3, #8]
	// Set Completion Signal Timeout to 2 Mega Cycles
	HSMCI->HSMCI_CSTOR = HSMCI_CSTOR_CSTOMUL_1048576 | HSMCI_CSTOR_CSTOCYC(2);
  401168:	61da      	str	r2, [r3, #28]
	// Set Configuration Register
	HSMCI->HSMCI_CFG = HSMCI_CFG_FIFOMODE | HSMCI_CFG_FERRCTRL;
  40116a:	2211      	movs	r2, #17
  40116c:	655a      	str	r2, [r3, #84]	; 0x54
	// Set power saving to maximum value
	HSMCI->HSMCI_MR = HSMCI_MR_PWSDIV_Msk;
  40116e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
  401172:	605a      	str	r2, [r3, #4]

	// Enable the HSMCI and the Power Saving
	HSMCI->HSMCI_CR = HSMCI_CR_MCIEN | HSMCI_CR_PWSEN;
  401174:	2205      	movs	r2, #5
  401176:	601a      	str	r2, [r3, #0]
  401178:	bd10      	pop	{r4, pc}
  40117a:	bf00      	nop
  40117c:	00408629 	.word	0x00408629

00401180 <hsmci_get_bus_width>:
}

uint8_t hsmci_get_bus_width(uint8_t slot)
{
	switch (slot) {
  401180:	2800      	cmp	r0, #0
		return SD_MMC_HSMCI_SLOT_1_SIZE;
#endif
	default:
		return 0; // Slot number wrong
	}
}
  401182:	bf0c      	ite	eq
  401184:	2004      	moveq	r0, #4
  401186:	2000      	movne	r0, #0
  401188:	4770      	bx	lr

0040118a <hsmci_is_high_speed_capable>:

bool hsmci_is_high_speed_capable(void)
{
	return true;
}
  40118a:	2001      	movs	r0, #1
  40118c:	4770      	bx	lr
	...

00401190 <hsmci_select_device>:
void hsmci_select_device(uint8_t slot, uint32_t clock, uint8_t bus_width, bool high_speed)
{
	uint32_t hsmci_slot = HSMCI_SDCR_SDCSEL_SLOTA;
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;

	if (high_speed) {
  401190:	b37b      	cbz	r3, 4011f2 <hsmci_select_device+0x62>
		HSMCI->HSMCI_CFG |= HSMCI_CFG_HSMODE;
  401192:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  401196:	6d43      	ldr	r3, [r0, #84]	; 0x54
  401198:	f443 7380 	orr.w	r3, r3, #256	; 0x100
  40119c:	6543      	str	r3, [r0, #84]	; 0x54
	if ((speed * 2) < mck) {
  40119e:	4b2b      	ldr	r3, [pc, #172]	; (40124c <hsmci_select_device+0xbc>)
  4011a0:	ebb3 0f41 	cmp.w	r3, r1, lsl #1
  4011a4:	d337      	bcc.n	401216 <hsmci_select_device+0x86>
{
  4011a6:	b410      	push	{r4}
		div = (mck / speed) - 2;
  4011a8:	4829      	ldr	r0, [pc, #164]	; (401250 <hsmci_select_device+0xc0>)
  4011aa:	fbb0 f3f1 	udiv	r3, r0, r1
		if (mck % speed) {
  4011ae:	fb01 0113 	mls	r1, r1, r3, r0
  4011b2:	bb29      	cbnz	r1, 401200 <hsmci_select_device+0x70>
		div = (mck / speed) - 2;
  4011b4:	3b02      	subs	r3, #2
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  4011b6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  4011ba:	6848      	ldr	r0, [r1, #4]
  4011bc:	f020 00ff 	bic.w	r0, r0, #255	; 0xff
  4011c0:	6048      	str	r0, [r1, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  4011c2:	684c      	ldr	r4, [r1, #4]
  4011c4:	f3c3 0047 	ubfx	r0, r3, #1, #8
  4011c8:	4320      	orrs	r0, r4
  4011ca:	6048      	str	r0, [r1, #4]
	if (clkodd) {
  4011cc:	f013 0f01 	tst.w	r3, #1
  4011d0:	d018      	beq.n	401204 <hsmci_select_device+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_CLKODD;
  4011d2:	684b      	ldr	r3, [r1, #4]
  4011d4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4011d8:	604b      	str	r3, [r1, #4]
#endif
	default:
		Assert(false); // Slot number wrong
	}

	switch (bus_width) {
  4011da:	2a04      	cmp	r2, #4
  4011dc:	d019      	beq.n	401212 <hsmci_select_device+0x82>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  4011de:	2a08      	cmp	r2, #8
  4011e0:	bf0c      	ite	eq
  4011e2:	22c0      	moveq	r2, #192	; 0xc0
  4011e4:	2200      	movne	r2, #0
		break;

	default:
		Assert(false); // Bus width wrong
	}
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  4011e6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4011ea:	60da      	str	r2, [r3, #12]
}
  4011ec:	f85d 4b04 	ldr.w	r4, [sp], #4
  4011f0:	4770      	bx	lr
		HSMCI->HSMCI_CFG &= ~HSMCI_CFG_HSMODE;
  4011f2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
  4011f6:	6d43      	ldr	r3, [r0, #84]	; 0x54
  4011f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
  4011fc:	6543      	str	r3, [r0, #84]	; 0x54
  4011fe:	e7ce      	b.n	40119e <hsmci_select_device+0xe>
			div++;
  401200:	3b01      	subs	r3, #1
  401202:	e7d8      	b.n	4011b6 <hsmci_select_device+0x26>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  401204:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  401208:	684b      	ldr	r3, [r1, #4]
  40120a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  40120e:	604b      	str	r3, [r1, #4]
  401210:	e7e3      	b.n	4011da <hsmci_select_device+0x4a>
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  401212:	2280      	movs	r2, #128	; 0x80
  401214:	e7e7      	b.n	4011e6 <hsmci_select_device+0x56>
	HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKDIV_Msk;
  401216:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40121a:	6859      	ldr	r1, [r3, #4]
  40121c:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
  401220:	6059      	str	r1, [r3, #4]
	HSMCI->HSMCI_MR |= HSMCI_MR_CLKDIV(clkdiv);
  401222:	6859      	ldr	r1, [r3, #4]
  401224:	6059      	str	r1, [r3, #4]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_CLKODD;
  401226:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  40122a:	684b      	ldr	r3, [r1, #4]
  40122c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  401230:	604b      	str	r3, [r1, #4]
	switch (bus_width) {
  401232:	2a04      	cmp	r2, #4
  401234:	d007      	beq.n	401246 <hsmci_select_device+0xb6>
	uint32_t hsmci_bus_width = HSMCI_SDCR_SDCBUS_1;
  401236:	2a08      	cmp	r2, #8
  401238:	bf0c      	ite	eq
  40123a:	22c0      	moveq	r2, #192	; 0xc0
  40123c:	2200      	movne	r2, #0
	HSMCI->HSMCI_SDCR = hsmci_slot | hsmci_bus_width;
  40123e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  401242:	60da      	str	r2, [r3, #12]
  401244:	4770      	bx	lr
		hsmci_bus_width = HSMCI_SDCR_SDCBUS_4;
  401246:	2280      	movs	r2, #128	; 0x80
  401248:	e7f9      	b.n	40123e <hsmci_select_device+0xae>
  40124a:	bf00      	nop
  40124c:	08f0d17f 	.word	0x08f0d17f
  401250:	08f0d180 	.word	0x08f0d180

00401254 <hsmci_deselect_device>:

void hsmci_deselect_device(uint8_t slot)
{
  401254:	4770      	bx	lr

00401256 <hsmci_send_clock>:
}

void hsmci_send_clock(void)
{
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  401256:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40125a:	685a      	ldr	r2, [r3, #4]
  40125c:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401260:	605a      	str	r2, [r3, #4]
	// Write argument
	HSMCI->HSMCI_ARGR = 0;
  401262:	2200      	movs	r2, #0
  401264:	611a      	str	r2, [r3, #16]
	// Write and start initialization command
	HSMCI->HSMCI_CMDR = HSMCI_CMDR_RSPTYP_NORESP
  401266:	f44f 6210 	mov.w	r2, #2304	; 0x900
  40126a:	615a      	str	r2, [r3, #20]
			| HSMCI_CMDR_SPCMD_INIT
			| HSMCI_CMDR_OPDCMD_OPENDRAIN;
	// Wait end of initialization command
	while (!(HSMCI->HSMCI_SR & HSMCI_SR_CMDRDY));
  40126c:	461a      	mov	r2, r3
  40126e:	6c13      	ldr	r3, [r2, #64]	; 0x40
  401270:	f013 0f01 	tst.w	r3, #1
  401274:	d0fb      	beq.n	40126e <hsmci_send_clock+0x18>
}
  401276:	4770      	bx	lr

00401278 <hsmci_send_cmd>:

bool hsmci_send_cmd(sdmmc_cmd_def_t cmd, uint32_t arg)
{
  401278:	b510      	push	{r4, lr}
	// Configure command
	HSMCI->HSMCI_MR &= ~(HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF | HSMCI_MR_FBYTE);
  40127a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  40127e:	685a      	ldr	r2, [r3, #4]
  401280:	f422 5260 	bic.w	r2, r2, #14336	; 0x3800
  401284:	605a      	str	r2, [r3, #4]
	HSMCI->HSMCI_MR &= ~HSMCI_MR_PDCMODE;
#endif
#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	// Disable DMA for HSMCI
	HSMCI->HSMCI_DMA = 0;
  401286:	2400      	movs	r4, #0
  401288:	651c      	str	r4, [r3, #80]	; 0x50
#endif
#endif
	HSMCI->HSMCI_BLKR = 0;
  40128a:	619c      	str	r4, [r3, #24]
	return hsmci_send_cmd_execute(0, cmd, arg);
  40128c:	460a      	mov	r2, r1
  40128e:	4601      	mov	r1, r0
  401290:	4620      	mov	r0, r4
  401292:	4b01      	ldr	r3, [pc, #4]	; (401298 <hsmci_send_cmd+0x20>)
  401294:	4798      	blx	r3
}
  401296:	bd10      	pop	{r4, pc}
  401298:	004010b5 	.word	0x004010b5

0040129c <hsmci_get_response>:

uint32_t hsmci_get_response(void)
{
	return HSMCI->HSMCI_RSPR[0];
  40129c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4012a0:	6a18      	ldr	r0, [r3, #32]
}
  4012a2:	4770      	bx	lr

004012a4 <hsmci_get_response_128>:

void hsmci_get_response_128(uint8_t* response)
{
  4012a4:	b410      	push	{r4}
  4012a6:	1d03      	adds	r3, r0, #4
  4012a8:	3014      	adds	r0, #20
	uint32_t response_32;

	for (uint8_t i = 0; i < 4; i++) {
		response_32 = HSMCI->HSMCI_RSPR[0];
  4012aa:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4012ae:	6a22      	ldr	r2, [r4, #32]
		*response = (response_32 >> 24) & 0xFF;
  4012b0:	0e11      	lsrs	r1, r2, #24
  4012b2:	f803 1c04 	strb.w	r1, [r3, #-4]
		response++;
		*response = (response_32 >> 16) & 0xFF;
  4012b6:	0c11      	lsrs	r1, r2, #16
  4012b8:	f803 1c03 	strb.w	r1, [r3, #-3]
		response++;
		*response = (response_32 >>  8) & 0xFF;
  4012bc:	0a11      	lsrs	r1, r2, #8
  4012be:	f803 1c02 	strb.w	r1, [r3, #-2]
		response++;
		*response = (response_32 >>  0) & 0xFF;
  4012c2:	f803 2c01 	strb.w	r2, [r3, #-1]
  4012c6:	3304      	adds	r3, #4
	for (uint8_t i = 0; i < 4; i++) {
  4012c8:	4283      	cmp	r3, r0
  4012ca:	d1f0      	bne.n	4012ae <hsmci_get_response_128+0xa>
		response++;
	}
}
  4012cc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4012d0:	4770      	bx	lr
	...

004012d4 <hsmci_adtc_start>:

bool hsmci_adtc_start(sdmmc_cmd_def_t cmd, uint32_t arg, uint16_t block_size, uint16_t nb_block, bool access_block)
{
  4012d4:	b570      	push	{r4, r5, r6, lr}
  4012d6:	f89d 4010 	ldrb.w	r4, [sp, #16]
	}
#endif

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
	if (access_block) {
  4012da:	b384      	cbz	r4, 40133e <hsmci_adtc_start+0x6a>
		// Enable DMA for HSMCI
		HSMCI->HSMCI_DMA = HSMCI_DMA_DMAEN;
  4012dc:	f44f 7580 	mov.w	r5, #256	; 0x100
  4012e0:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  4012e4:	6525      	str	r5, [r4, #80]	; 0x50
#endif
#endif
	// Enabling Read/Write Proof allows to stop the HSMCI Clock during
	// read/write  access if the internal FIFO is full.
	// This will guarantee data integrity, not bandwidth.
	HSMCI->HSMCI_MR |= HSMCI_MR_WRPROOF | HSMCI_MR_RDPROOF;
  4012e6:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  4012ea:	686c      	ldr	r4, [r5, #4]
  4012ec:	f444 54c0 	orr.w	r4, r4, #6144	; 0x1800
  4012f0:	606c      	str	r4, [r5, #4]
	// Force byte transfer if needed
	if (block_size & 0x3) {
  4012f2:	f012 0f03 	tst.w	r2, #3
  4012f6:	d027      	beq.n	401348 <hsmci_adtc_start+0x74>
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4012f8:	686c      	ldr	r4, [r5, #4]
  4012fa:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  4012fe:	606c      	str	r4, [r5, #4]
	} else {
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
	}

	if (cmd & SDMMC_CMD_WRITE) {
  401300:	f400 4400 	and.w	r4, r0, #32768	; 0x8000
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_WRITE;
	} else {
		cmdr = HSMCI_CMDR_TRCMD_START_DATA | HSMCI_CMDR_TRDIR_READ;
  401304:	2c00      	cmp	r4, #0
  401306:	bf14      	ite	ne
  401308:	f44f 3480 	movne.w	r4, #65536	; 0x10000
  40130c:	f44f 24a0 	moveq.w	r4, #327680	; 0x50000
	}

	if (cmd & SDMMC_CMD_SDIO_BYTE) {
  401310:	f410 3f80 	tst.w	r0, #65536	; 0x10000
  401314:	d11f      	bne.n	401356 <hsmci_adtc_start+0x82>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
			// Value 0 corresponds to a 512-byte transfer
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
	} else {
		HSMCI->HSMCI_BLKR = (block_size << HSMCI_BLKR_BLKLEN_Pos) |
  401316:	ea43 4502 	orr.w	r5, r3, r2, lsl #16
  40131a:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  40131e:	61b5      	str	r5, [r6, #24]
				(nb_block << HSMCI_BLKR_BCNT_Pos);
		if (cmd & SDMMC_CMD_SDIO_BLOCK) {
  401320:	f410 3f00 	tst.w	r0, #131072	; 0x20000
  401324:	d12b      	bne.n	40137e <hsmci_adtc_start+0xaa>
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
		} else if (cmd & SDMMC_CMD_STREAM) {
  401326:	f410 2f80 	tst.w	r0, #262144	; 0x40000
  40132a:	d12b      	bne.n	401384 <hsmci_adtc_start+0xb0>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
		} else if (cmd & SDMMC_CMD_SINGLE_BLOCK) {
  40132c:	f410 2f00 	tst.w	r0, #524288	; 0x80000
  401330:	d118      	bne.n	401364 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_SINGLE;
		} else if (cmd & SDMMC_CMD_MULTI_BLOCK) {
  401332:	f410 1f80 	tst.w	r0, #1048576	; 0x100000
			cmdr |= HSMCI_CMDR_TRTYP_MULTIPLE;
  401336:	bf18      	it	ne
  401338:	f444 2400 	orrne.w	r4, r4, #524288	; 0x80000
  40133c:	e012      	b.n	401364 <hsmci_adtc_start+0x90>
		HSMCI->HSMCI_DMA = 0;
  40133e:	2500      	movs	r5, #0
  401340:	f04f 4480 	mov.w	r4, #1073741824	; 0x40000000
  401344:	6525      	str	r5, [r4, #80]	; 0x50
  401346:	e7ce      	b.n	4012e6 <hsmci_adtc_start+0x12>
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401348:	f04f 4580 	mov.w	r5, #1073741824	; 0x40000000
  40134c:	686c      	ldr	r4, [r5, #4]
  40134e:	f424 5400 	bic.w	r4, r4, #8192	; 0x2000
  401352:	606c      	str	r4, [r5, #4]
  401354:	e7d4      	b.n	401300 <hsmci_adtc_start+0x2c>
			cmdr |= HSMCI_CMDR_TRTYP_BYTE;
  401356:	f444 1400 	orr.w	r4, r4, #2097152	; 0x200000
			HSMCI->HSMCI_BLKR = ((block_size % 512) << HSMCI_BLKR_BCNT_Pos);
  40135a:	f3c2 0508 	ubfx	r5, r2, #0, #9
  40135e:	f04f 4680 	mov.w	r6, #1073741824	; 0x40000000
  401362:	61b5      	str	r5, [r6, #24]
		} else {
			Assert(false); // Incorrect flags
		}
	}
	hsmci_transfert_pos = 0;
  401364:	2600      	movs	r6, #0
  401366:	4d09      	ldr	r5, [pc, #36]	; (40138c <hsmci_adtc_start+0xb8>)
  401368:	602e      	str	r6, [r5, #0]
	hsmci_block_size = block_size;
  40136a:	4d09      	ldr	r5, [pc, #36]	; (401390 <hsmci_adtc_start+0xbc>)
  40136c:	802a      	strh	r2, [r5, #0]
	hsmci_nb_block = nb_block;
  40136e:	4a09      	ldr	r2, [pc, #36]	; (401394 <hsmci_adtc_start+0xc0>)
  401370:	8013      	strh	r3, [r2, #0]

	return hsmci_send_cmd_execute(cmdr, cmd, arg);
  401372:	460a      	mov	r2, r1
  401374:	4601      	mov	r1, r0
  401376:	4620      	mov	r0, r4
  401378:	4b07      	ldr	r3, [pc, #28]	; (401398 <hsmci_adtc_start+0xc4>)
  40137a:	4798      	blx	r3
}
  40137c:	bd70      	pop	{r4, r5, r6, pc}
			cmdr |= HSMCI_CMDR_TRTYP_BLOCK;
  40137e:	f444 1420 	orr.w	r4, r4, #2621440	; 0x280000
  401382:	e7ef      	b.n	401364 <hsmci_adtc_start+0x90>
			cmdr |= HSMCI_CMDR_TRTYP_STREAM;
  401384:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  401388:	e7ec      	b.n	401364 <hsmci_adtc_start+0x90>
  40138a:	bf00      	nop
  40138c:	20400a58 	.word	0x20400a58
  401390:	20400a52 	.word	0x20400a52
  401394:	20400a54 	.word	0x20400a54
  401398:	004010b5 	.word	0x004010b5

0040139c <hsmci_read_word>:
{
	return hsmci_send_cmd_execute(HSMCI_CMDR_TRCMD_STOP_DATA, cmd, arg);
}

bool hsmci_read_word(uint32_t* value)
{
  40139c:	b508      	push	{r3, lr}

	Assert(((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos);

	// Wait data available
	do {
		sr = HSMCI->HSMCI_SR;
  40139e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013a2:	4a16      	ldr	r2, [pc, #88]	; (4013fc <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  4013a4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013a6:	4213      	tst	r3, r2
  4013a8:	d11d      	bne.n	4013e6 <hsmci_read_word+0x4a>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_RXRDY));
  4013aa:	f013 0f02 	tst.w	r3, #2
  4013ae:	d0f9      	beq.n	4013a4 <hsmci_read_word+0x8>

	// Read data
	*value = HSMCI->HSMCI_RDR;
  4013b0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
  4013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013b6:	6003      	str	r3, [r0, #0]
	hsmci_transfert_pos += 4;
  4013b8:	4a11      	ldr	r2, [pc, #68]	; (401400 <hsmci_read_word+0x64>)
  4013ba:	6813      	ldr	r3, [r2, #0]
  4013bc:	3304      	adds	r3, #4
  4013be:	6013      	str	r3, [r2, #0]
	if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  4013c0:	4a10      	ldr	r2, [pc, #64]	; (401404 <hsmci_read_word+0x68>)
  4013c2:	8811      	ldrh	r1, [r2, #0]
  4013c4:	4a10      	ldr	r2, [pc, #64]	; (401408 <hsmci_read_word+0x6c>)
  4013c6:	8812      	ldrh	r2, [r2, #0]
  4013c8:	fb02 f201 	mul.w	r2, r2, r1
  4013cc:	4293      	cmp	r3, r2
  4013ce:	d312      	bcc.n	4013f6 <hsmci_read_word+0x5a>
	}

	// Wait end of transfer
	// Note: no need of timeout, because it is include in HSMCI
	do {
		sr = HSMCI->HSMCI_SR;
  4013d0:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013d4:	4a09      	ldr	r2, [pc, #36]	; (4013fc <hsmci_read_word+0x60>)
		sr = HSMCI->HSMCI_SR;
  4013d6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  4013d8:	4213      	tst	r3, r2
  4013da:	d108      	bne.n	4013ee <hsmci_read_word+0x52>
			hsmci_debug("%s: DMA sr 0x%08x error\n\r",
					__func__, sr);
			hsmci_reset();
			return false;
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  4013dc:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  4013e0:	d0f9      	beq.n	4013d6 <hsmci_read_word+0x3a>
	return true;
  4013e2:	2001      	movs	r0, #1
  4013e4:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4013e6:	4b09      	ldr	r3, [pc, #36]	; (40140c <hsmci_read_word+0x70>)
  4013e8:	4798      	blx	r3
			return false;
  4013ea:	2000      	movs	r0, #0
  4013ec:	bd08      	pop	{r3, pc}
			hsmci_reset();
  4013ee:	4b07      	ldr	r3, [pc, #28]	; (40140c <hsmci_read_word+0x70>)
  4013f0:	4798      	blx	r3
			return false;
  4013f2:	2000      	movs	r0, #0
  4013f4:	bd08      	pop	{r3, pc}
		return true;
  4013f6:	2001      	movs	r0, #1
}
  4013f8:	bd08      	pop	{r3, pc}
  4013fa:	bf00      	nop
  4013fc:	c0600000 	.word	0xc0600000
  401400:	20400a58 	.word	0x20400a58
  401404:	20400a52 	.word	0x20400a52
  401408:	20400a54 	.word	0x20400a54
  40140c:	00401089 	.word	0x00401089

00401410 <hsmci_start_read_blocks>:
#endif // HSMCI_MR_PDCMODE

#if (SAMV70 || SAMV71 || SAME70 || SAMS70)
#ifdef HSMCI_DMA_DMAEN
bool hsmci_start_read_blocks(void *dest, uint16_t nb_block)
{
  401410:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401414:	b088      	sub	sp, #32
  401416:	4604      	mov	r4, r0
  401418:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  40141a:	2220      	movs	r2, #32
  40141c:	2100      	movs	r1, #0
  40141e:	4668      	mov	r0, sp
  401420:	4b30      	ldr	r3, [pc, #192]	; (4014e4 <hsmci_start_read_blocks+0xd4>)
  401422:	4798      	blx	r3
 */
static inline void xdmac_channel_disable(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401424:	2201      	movs	r2, #1
  401426:	4b30      	ldr	r3, [pc, #192]	; (4014e8 <hsmci_start_read_blocks+0xd8>)
  401428:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  40142a:	4b30      	ldr	r3, [pc, #192]	; (4014ec <hsmci_start_read_blocks+0xdc>)
  40142c:	881b      	ldrh	r3, [r3, #0]
  40142e:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)dest & 3) {
  401432:	f014 0f03 	tst.w	r4, #3
  401436:	d14a      	bne.n	4014ce <hsmci_start_read_blocks+0xbe>
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401438:	4b2d      	ldr	r3, [pc, #180]	; (4014f0 <hsmci_start_read_blocks+0xe0>)
  40143a:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF1
						| XDMAC_CC_DIF_AHB_IF0
						| XDMAC_CC_SAM_FIXED_AM
						| XDMAC_CC_DAM_INCREMENTED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  40143c:	08ab      	lsrs	r3, r5, #2
  40143e:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  401440:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401444:	6853      	ldr	r3, [r2, #4]
  401446:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40144a:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  40144c:	4b29      	ldr	r3, [pc, #164]	; (4014f4 <hsmci_start_read_blocks+0xe4>)
  40144e:	9301      	str	r3, [sp, #4]
	p_cfg.mbr_da = (uint32_t)dest;
  401450:	9402      	str	r4, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  401452:	466a      	mov	r2, sp
  401454:	2100      	movs	r1, #0
  401456:	4824      	ldr	r0, [pc, #144]	; (4014e8 <hsmci_start_read_blocks+0xd8>)
  401458:	4b27      	ldr	r3, [pc, #156]	; (4014f8 <hsmci_start_read_blocks+0xe8>)
  40145a:	4798      	blx	r3
{
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  40145c:	4b27      	ldr	r3, [pc, #156]	; (4014fc <hsmci_start_read_blocks+0xec>)
  40145e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  401462:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  401466:	f003 0007 	and.w	r0, r3, #7
  40146a:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  40146c:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  401470:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  401474:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  401478:	f3bf 8f4f 	dsb	sy
  40147c:	f04f 34ff 	mov.w	r4, #4294967295
  401480:	fa04 f800 	lsl.w	r8, r4, r0
  401484:	fa07 f000 	lsl.w	r0, r7, r0
  401488:	fa04 f40c 	lsl.w	r4, r4, ip
  40148c:	fa0e fc0c 	lsl.w	ip, lr, ip

    do {                                    // clean & invalidate D-Cache
         int32_t tmpways = ways;
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
              SCB->DCCISW = sw;
  401490:	4e1a      	ldr	r6, [pc, #104]	; (4014fc <hsmci_start_read_blocks+0xec>)
         int32_t tmpways = ways;
  401492:	4672      	mov	r2, lr
  401494:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  401496:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  40149a:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  40149e:	3a01      	subs	r2, #1
  4014a0:	4423      	add	r3, r4
  4014a2:	f1b2 3fff 	cmp.w	r2, #4294967295
  4014a6:	d1f6      	bne.n	401496 <hsmci_start_read_blocks+0x86>
        } while(sets--);
  4014a8:	3f01      	subs	r7, #1
  4014aa:	4440      	add	r0, r8
  4014ac:	f1b7 3fff 	cmp.w	r7, #4294967295
  4014b0:	d1ef      	bne.n	401492 <hsmci_start_read_blocks+0x82>
  4014b2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4014b6:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  4014ba:	2001      	movs	r0, #1
  4014bc:	4b0a      	ldr	r3, [pc, #40]	; (4014e8 <hsmci_start_read_blocks+0xd8>)
  4014be:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  4014c0:	4a0f      	ldr	r2, [pc, #60]	; (401500 <hsmci_start_read_blocks+0xf0>)
  4014c2:	6813      	ldr	r3, [r2, #0]
  4014c4:	442b      	add	r3, r5
  4014c6:	6013      	str	r3, [r2, #0]
	return true;
}
  4014c8:	b008      	add	sp, #32
  4014ca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  4014ce:	4b0d      	ldr	r3, [pc, #52]	; (401504 <hsmci_start_read_blocks+0xf4>)
  4014d0:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  4014d2:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  4014d4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4014d8:	6853      	ldr	r3, [r2, #4]
  4014da:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  4014de:	6053      	str	r3, [r2, #4]
  4014e0:	e7b4      	b.n	40144c <hsmci_start_read_blocks+0x3c>
  4014e2:	bf00      	nop
  4014e4:	00409a89 	.word	0x00409a89
  4014e8:	40078000 	.word	0x40078000
  4014ec:	20400a52 	.word	0x20400a52
  4014f0:	00043001 	.word	0x00043001
  4014f4:	40000200 	.word	0x40000200
  4014f8:	00401795 	.word	0x00401795
  4014fc:	e000ed00 	.word	0xe000ed00
  401500:	20400a58 	.word	0x20400a58
  401504:	00042001 	.word	0x00042001

00401508 <hsmci_wait_end_of_read_blocks>:

bool hsmci_wait_end_of_read_blocks(void)
{
  401508:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  40150a:	4b12      	ldr	r3, [pc, #72]	; (401554 <hsmci_wait_end_of_read_blocks+0x4c>)
  40150c:	881b      	ldrh	r3, [r3, #0]
  40150e:	4a12      	ldr	r2, [pc, #72]	; (401558 <hsmci_wait_end_of_read_blocks+0x50>)
  401510:	8812      	ldrh	r2, [r2, #0]
  401512:	fb02 f203 	mul.w	r2, r2, r3
  401516:	4b11      	ldr	r3, [pc, #68]	; (40155c <hsmci_wait_end_of_read_blocks+0x54>)
  401518:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  40151a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40151e:	4910      	ldr	r1, [pc, #64]	; (401560 <hsmci_wait_end_of_read_blocks+0x58>)
 */
static inline uint32_t xdmac_channel_get_interrupt_status(Xdmac *xdmac, uint32_t channel_num)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401520:	4e10      	ldr	r6, [pc, #64]	; (401564 <hsmci_wait_end_of_read_blocks+0x5c>)
  401522:	e009      	b.n	401538 <hsmci_wait_end_of_read_blocks+0x30>
			hsmci_reset();
  401524:	4b10      	ldr	r3, [pc, #64]	; (401568 <hsmci_wait_end_of_read_blocks+0x60>)
  401526:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401528:	2201      	movs	r2, #1
  40152a:	4b0e      	ldr	r3, [pc, #56]	; (401564 <hsmci_wait_end_of_read_blocks+0x5c>)
  40152c:	621a      	str	r2, [r3, #32]
			return false;
  40152e:	2000      	movs	r0, #0
  401530:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  401532:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401536:	d10a      	bne.n	40154e <hsmci_wait_end_of_read_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401538:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40153a:	420b      	tst	r3, r1
  40153c:	d1f2      	bne.n	401524 <hsmci_wait_end_of_read_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  40153e:	42a2      	cmp	r2, r4
  401540:	d9f7      	bls.n	401532 <hsmci_wait_end_of_read_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  401542:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  401544:	f015 0f01 	tst.w	r5, #1
  401548:	d0f3      	beq.n	401532 <hsmci_wait_end_of_read_blocks+0x2a>
				return true;
  40154a:	2001      	movs	r0, #1
	return true;
}
  40154c:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  40154e:	2001      	movs	r0, #1
  401550:	bd70      	pop	{r4, r5, r6, pc}
  401552:	bf00      	nop
  401554:	20400a52 	.word	0x20400a52
  401558:	20400a54 	.word	0x20400a54
  40155c:	20400a58 	.word	0x20400a58
  401560:	c0600000 	.word	0xc0600000
  401564:	40078000 	.word	0x40078000
  401568:	00401089 	.word	0x00401089

0040156c <hsmci_start_write_blocks>:

bool hsmci_start_write_blocks(const void *src, uint16_t nb_block)
{
  40156c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  401570:	b088      	sub	sp, #32
  401572:	4604      	mov	r4, r0
  401574:	460d      	mov	r5, r1
	xdmac_channel_config_t p_cfg = {0, 0, 0, 0, 0, 0, 0, 0};
  401576:	2220      	movs	r2, #32
  401578:	2100      	movs	r1, #0
  40157a:	4668      	mov	r0, sp
  40157c:	4b30      	ldr	r3, [pc, #192]	; (401640 <hsmci_start_write_blocks+0xd4>)
  40157e:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401580:	2201      	movs	r2, #1
  401582:	4b30      	ldr	r3, [pc, #192]	; (401644 <hsmci_start_write_blocks+0xd8>)
  401584:	621a      	str	r2, [r3, #32]
	Assert(nb_block);
	Assert(dest);

	xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);

	nb_data = nb_block * hsmci_block_size;
  401586:	4b30      	ldr	r3, [pc, #192]	; (401648 <hsmci_start_write_blocks+0xdc>)
  401588:	881b      	ldrh	r3, [r3, #0]
  40158a:	fb05 f503 	mul.w	r5, r5, r3

	if((uint32_t)src & 3) {
  40158e:	f014 0f03 	tst.w	r4, #3
  401592:	d14a      	bne.n	40162a <hsmci_start_write_blocks+0xbe>
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data;
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
	} else {
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  401594:	4b2d      	ldr	r3, [pc, #180]	; (40164c <hsmci_start_write_blocks+0xe0>)
  401596:	9303      	str	r3, [sp, #12]
						| XDMAC_CC_SIF_AHB_IF0
						| XDMAC_CC_DIF_AHB_IF1
						| XDMAC_CC_SAM_INCREMENTED_AM
						| XDMAC_CC_DAM_FIXED_AM
						| XDMAC_CC_PERID(CONF_HSMCI_XDMAC_CHANNEL);
		p_cfg.mbr_ubc = nb_data / 4;
  401598:	08ab      	lsrs	r3, r5, #2
  40159a:	9300      	str	r3, [sp, #0]
		HSMCI->HSMCI_MR &= ~HSMCI_MR_FBYTE;
  40159c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  4015a0:	6853      	ldr	r3, [r2, #4]
  4015a2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  4015a6:	6053      	str	r3, [r2, #4]
	}
	p_cfg.mbr_sa = (uint32_t)src;
  4015a8:	9401      	str	r4, [sp, #4]
	p_cfg.mbr_da = (uint32_t)&(HSMCI->HSMCI_FIFO[0]);
  4015aa:	4b29      	ldr	r3, [pc, #164]	; (401650 <hsmci_start_write_blocks+0xe4>)
  4015ac:	9302      	str	r3, [sp, #8]
	xdmac_configure_transfer(XDMAC, CONF_HSMCI_XDMAC_CHANNEL, &p_cfg);
  4015ae:	466a      	mov	r2, sp
  4015b0:	2100      	movs	r1, #0
  4015b2:	4824      	ldr	r0, [pc, #144]	; (401644 <hsmci_start_write_blocks+0xd8>)
  4015b4:	4b27      	ldr	r3, [pc, #156]	; (401654 <hsmci_start_write_blocks+0xe8>)
  4015b6:	4798      	blx	r3
    ccsidr  = SCB->CCSIDR;
  4015b8:	4b27      	ldr	r3, [pc, #156]	; (401658 <hsmci_start_write_blocks+0xec>)
  4015ba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  4015be:	f3c3 374e 	ubfx	r7, r3, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  4015c2:	f003 0007 	and.w	r0, r3, #7
  4015c6:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  4015c8:	f3c3 0ec9 	ubfx	lr, r3, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  4015cc:	fabe fc8e 	clz	ip, lr
    wshift  = __CLZ(ways) & 0x1f;
  4015d0:	f00c 0c1f 	and.w	ip, ip, #31
  __ASM volatile ("dsb");
  4015d4:	f3bf 8f4f 	dsb	sy
  4015d8:	f04f 34ff 	mov.w	r4, #4294967295
  4015dc:	fa04 f800 	lsl.w	r8, r4, r0
  4015e0:	fa07 f000 	lsl.w	r0, r7, r0
  4015e4:	fa04 f40c 	lsl.w	r4, r4, ip
  4015e8:	fa0e fc0c 	lsl.w	ip, lr, ip
              SCB->DCCISW = sw;
  4015ec:	4e1a      	ldr	r6, [pc, #104]	; (401658 <hsmci_start_write_blocks+0xec>)
         int32_t tmpways = ways;
  4015ee:	4672      	mov	r2, lr
  4015f0:	4663      	mov	r3, ip
              sw = ((tmpways << wshift) | (sets << sshift));
  4015f2:	ea43 0100 	orr.w	r1, r3, r0
              SCB->DCCISW = sw;
  4015f6:	f8c6 1274 	str.w	r1, [r6, #628]	; 0x274
            } while(tmpways--);
  4015fa:	3a01      	subs	r2, #1
  4015fc:	4423      	add	r3, r4
  4015fe:	f1b2 3fff 	cmp.w	r2, #4294967295
  401602:	d1f6      	bne.n	4015f2 <hsmci_start_write_blocks+0x86>
        } while(sets--);
  401604:	3f01      	subs	r7, #1
  401606:	4440      	add	r0, r8
  401608:	f1b7 3fff 	cmp.w	r7, #4294967295
  40160c:	d1ef      	bne.n	4015ee <hsmci_start_write_blocks+0x82>
  40160e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  401612:	f3bf 8f6f 	isb	sy
	xdmac->XDMAC_GE = (XDMAC_GE_EN0 << channel_num);
  401616:	2001      	movs	r0, #1
  401618:	4b0a      	ldr	r3, [pc, #40]	; (401644 <hsmci_start_write_blocks+0xd8>)
  40161a:	61d8      	str	r0, [r3, #28]
	xdmac_channel_enable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
	hsmci_transfert_pos += nb_data;
  40161c:	4a0f      	ldr	r2, [pc, #60]	; (40165c <hsmci_start_write_blocks+0xf0>)
  40161e:	6813      	ldr	r3, [r2, #0]
  401620:	442b      	add	r3, r5
  401622:	6013      	str	r3, [r2, #0]
	return true;
}
  401624:	b008      	add	sp, #32
  401626:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		p_cfg.mbr_cfg = XDMAC_CC_TYPE_PER_TRAN
  40162a:	4b0d      	ldr	r3, [pc, #52]	; (401660 <hsmci_start_write_blocks+0xf4>)
  40162c:	9303      	str	r3, [sp, #12]
		p_cfg.mbr_ubc = nb_data;
  40162e:	9500      	str	r5, [sp, #0]
		HSMCI->HSMCI_MR |= HSMCI_MR_FBYTE;
  401630:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  401634:	6853      	ldr	r3, [r2, #4]
  401636:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40163a:	6053      	str	r3, [r2, #4]
  40163c:	e7b4      	b.n	4015a8 <hsmci_start_write_blocks+0x3c>
  40163e:	bf00      	nop
  401640:	00409a89 	.word	0x00409a89
  401644:	40078000 	.word	0x40078000
  401648:	20400a52 	.word	0x20400a52
  40164c:	00015011 	.word	0x00015011
  401650:	40000200 	.word	0x40000200
  401654:	00401795 	.word	0x00401795
  401658:	e000ed00 	.word	0xe000ed00
  40165c:	20400a58 	.word	0x20400a58
  401660:	00014011 	.word	0x00014011

00401664 <hsmci_wait_end_of_write_blocks>:

bool hsmci_wait_end_of_write_blocks(void)
{
  401664:	b570      	push	{r4, r5, r6, lr}
			hsmci_reset();
			// Disable XDMAC
			xdmac_channel_disable(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			return false;
		}
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  401666:	4b12      	ldr	r3, [pc, #72]	; (4016b0 <hsmci_wait_end_of_write_blocks+0x4c>)
  401668:	881b      	ldrh	r3, [r3, #0]
  40166a:	4a12      	ldr	r2, [pc, #72]	; (4016b4 <hsmci_wait_end_of_write_blocks+0x50>)
  40166c:	8812      	ldrh	r2, [r2, #0]
  40166e:	fb02 f203 	mul.w	r2, r2, r3
  401672:	4b11      	ldr	r3, [pc, #68]	; (4016b8 <hsmci_wait_end_of_write_blocks+0x54>)
  401674:	681c      	ldr	r4, [r3, #0]
		sr = HSMCI->HSMCI_SR;
  401676:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  40167a:	4910      	ldr	r1, [pc, #64]	; (4016bc <hsmci_wait_end_of_write_blocks+0x58>)
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40167c:	4e10      	ldr	r6, [pc, #64]	; (4016c0 <hsmci_wait_end_of_write_blocks+0x5c>)
  40167e:	e009      	b.n	401694 <hsmci_wait_end_of_write_blocks+0x30>
			hsmci_reset();
  401680:	4b10      	ldr	r3, [pc, #64]	; (4016c4 <hsmci_wait_end_of_write_blocks+0x60>)
  401682:	4798      	blx	r3
	xdmac->XDMAC_GD =(XDMAC_GD_DI0 << channel_num);
  401684:	2201      	movs	r2, #1
  401686:	4b0e      	ldr	r3, [pc, #56]	; (4016c0 <hsmci_wait_end_of_write_blocks+0x5c>)
  401688:	621a      	str	r2, [r3, #32]
			return false;
  40168a:	2000      	movs	r0, #0
  40168c:	bd70      	pop	{r4, r5, r6, pc}
			dma_sr = xdmac_channel_get_interrupt_status(XDMAC, CONF_HSMCI_XDMAC_CHANNEL);
			if (dma_sr & XDMAC_CIS_BIS) {
				return true;
			}
		}
	} while (!(sr & HSMCI_SR_XFRDONE));
  40168e:	f013 6f00 	tst.w	r3, #134217728	; 0x8000000
  401692:	d10a      	bne.n	4016aa <hsmci_wait_end_of_write_blocks+0x46>
		sr = HSMCI->HSMCI_SR;
  401694:	6c03      	ldr	r3, [r0, #64]	; 0x40
		if (sr & (HSMCI_SR_UNRE | HSMCI_SR_OVRE | \
  401696:	420b      	tst	r3, r1
  401698:	d1f2      	bne.n	401680 <hsmci_wait_end_of_write_blocks+0x1c>
		if (((uint32_t)hsmci_block_size * hsmci_nb_block) > hsmci_transfert_pos) {
  40169a:	42a2      	cmp	r2, r4
  40169c:	d9f7      	bls.n	40168e <hsmci_wait_end_of_write_blocks+0x2a>
	return xdmac->XDMAC_CHID[channel_num].XDMAC_CIS;
  40169e:	6df5      	ldr	r5, [r6, #92]	; 0x5c
			if (dma_sr & XDMAC_CIS_BIS) {
  4016a0:	f015 0f01 	tst.w	r5, #1
  4016a4:	d0f3      	beq.n	40168e <hsmci_wait_end_of_write_blocks+0x2a>
				return true;
  4016a6:	2001      	movs	r0, #1

	return true;
}
  4016a8:	bd70      	pop	{r4, r5, r6, pc}
	return true;
  4016aa:	2001      	movs	r0, #1
  4016ac:	bd70      	pop	{r4, r5, r6, pc}
  4016ae:	bf00      	nop
  4016b0:	20400a52 	.word	0x20400a52
  4016b4:	20400a54 	.word	0x20400a54
  4016b8:	20400a58 	.word	0x20400a58
  4016bc:	c0600000 	.word	0xc0600000
  4016c0:	40078000 	.word	0x40078000
  4016c4:	00401089 	.word	0x00401089

004016c8 <rtc_get_time>:
 * \param pul_minute Current minute.
 * \param pul_second Current second.
 */
void rtc_get_time(Rtc *p_rtc, uint32_t *pul_hour, uint32_t *pul_minute,
		uint32_t *pul_second)
{
  4016c8:	b430      	push	{r4, r5}
	uint32_t ul_time;
	uint32_t ul_temp;

	/* Get the current RTC time (multiple reads are necessary to insure a stable value). */
	ul_time = p_rtc->RTC_TIMR;
  4016ca:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4016cc:	6884      	ldr	r4, [r0, #8]
  4016ce:	42a5      	cmp	r5, r4
  4016d0:	d003      	beq.n	4016da <rtc_get_time+0x12>
		ul_time = p_rtc->RTC_TIMR;
  4016d2:	6885      	ldr	r5, [r0, #8]
	while (ul_time != p_rtc->RTC_TIMR) {
  4016d4:	6884      	ldr	r4, [r0, #8]
  4016d6:	42ac      	cmp	r4, r5
  4016d8:	d1fb      	bne.n	4016d2 <rtc_get_time+0xa>
	}

	/* Hour */
	if (pul_hour) {
  4016da:	b161      	cbz	r1, 4016f6 <rtc_get_time+0x2e>
		ul_temp = (ul_time & RTC_TIMR_HOUR_Msk) >> RTC_TIMR_HOUR_Pos;
		*pul_hour = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  4016dc:	f3c4 5001 	ubfx	r0, r4, #20, #2
  4016e0:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  4016e4:	f3c4 4003 	ubfx	r0, r4, #16, #4
  4016e8:	eb00 0045 	add.w	r0, r0, r5, lsl #1

		if ((ul_time & RTC_TIMR_AMPM) == RTC_TIMR_AMPM) {
  4016ec:	f414 0f80 	tst.w	r4, #4194304	; 0x400000
			*pul_hour += 12;
  4016f0:	bf18      	it	ne
  4016f2:	300c      	addne	r0, #12
  4016f4:	6008      	str	r0, [r1, #0]
		}
	}

	/* Minute */
	if (pul_minute) {
  4016f6:	b142      	cbz	r2, 40170a <rtc_get_time+0x42>
		ul_temp = (ul_time & RTC_TIMR_MIN_Msk) >> RTC_TIMR_MIN_Pos;
		*pul_minute = (ul_temp >> BCD_SHIFT) * BCD_FACTOR +  (ul_temp & BCD_MASK);
  4016f8:	f3c4 3102 	ubfx	r1, r4, #12, #3
  4016fc:	eb01 0181 	add.w	r1, r1, r1, lsl #2
  401700:	f3c4 2003 	ubfx	r0, r4, #8, #4
  401704:	eb00 0141 	add.w	r1, r0, r1, lsl #1
  401708:	6011      	str	r1, [r2, #0]
	}

	/* Second */
	if (pul_second) {
  40170a:	b143      	cbz	r3, 40171e <rtc_get_time+0x56>
		ul_temp = (ul_time & RTC_TIMR_SEC_Msk) >> RTC_TIMR_SEC_Pos;
		*pul_second = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  40170c:	f3c4 1202 	ubfx	r2, r4, #4, #3
  401710:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  401714:	f004 040f 	and.w	r4, r4, #15
  401718:	eb04 0442 	add.w	r4, r4, r2, lsl #1
  40171c:	601c      	str	r4, [r3, #0]
	}
}
  40171e:	bc30      	pop	{r4, r5}
  401720:	4770      	bx	lr

00401722 <rtc_get_date>:
 * \param pul_day Current day.
 * \param pul_week Current day in current week.
 */
void rtc_get_date(Rtc *p_rtc, uint32_t *pul_year, uint32_t *pul_month,
		uint32_t *pul_day, uint32_t *pul_week)
{
  401722:	b4f0      	push	{r4, r5, r6, r7}
  401724:	9e04      	ldr	r6, [sp, #16]
	uint32_t ul_date;
	uint32_t ul_cent;
	uint32_t ul_temp;

	/* Get the current date (multiple reads are necessary to insure a stable value). */
	ul_date = p_rtc->RTC_CALR;
  401726:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  401728:	68c4      	ldr	r4, [r0, #12]
  40172a:	42a5      	cmp	r5, r4
  40172c:	d003      	beq.n	401736 <rtc_get_date+0x14>
		ul_date = p_rtc->RTC_CALR;
  40172e:	68c5      	ldr	r5, [r0, #12]
	while (ul_date != p_rtc->RTC_CALR) {
  401730:	68c4      	ldr	r4, [r0, #12]
  401732:	42ac      	cmp	r4, r5
  401734:	d1fb      	bne.n	40172e <rtc_get_date+0xc>
	}

	/* Retrieve year */
	if (pul_year) {
  401736:	b199      	cbz	r1, 401760 <rtc_get_date+0x3e>
		ul_temp = (ul_date & RTC_CALR_CENT_Msk) >> RTC_CALR_CENT_Pos;
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
		ul_temp = (ul_date & RTC_CALR_YEAR_Msk) >> RTC_CALR_YEAR_Pos;
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401738:	f3c4 3003 	ubfx	r0, r4, #12, #4
  40173c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  401740:	f3c4 2703 	ubfx	r7, r4, #8, #4
  401744:	eb07 0740 	add.w	r7, r7, r0, lsl #1
		ul_cent = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401748:	f3c4 1002 	ubfx	r0, r4, #4, #3
  40174c:	eb00 0580 	add.w	r5, r0, r0, lsl #2
  401750:	f004 000f 	and.w	r0, r4, #15
  401754:	eb00 0045 	add.w	r0, r0, r5, lsl #1
				(ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401758:	2564      	movs	r5, #100	; 0x64
  40175a:	fb05 7000 	mla	r0, r5, r0, r7
		*pul_year = (ul_cent * BCD_FACTOR * BCD_FACTOR) +
  40175e:	6008      	str	r0, [r1, #0]
	}

	/* Retrieve month */
	if (pul_month) {
  401760:	b142      	cbz	r2, 401774 <rtc_get_date+0x52>
		ul_temp = (ul_date & RTC_CALR_MONTH_Msk) >> RTC_CALR_MONTH_Pos;
		*pul_month = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401762:	f3c4 5000 	ubfx	r0, r4, #20, #1
  401766:	0081      	lsls	r1, r0, #2
  401768:	4408      	add	r0, r1
  40176a:	f3c4 4103 	ubfx	r1, r4, #16, #4
  40176e:	eb01 0140 	add.w	r1, r1, r0, lsl #1
  401772:	6011      	str	r1, [r2, #0]
	}

	/* Retrieve day */
	if (pul_day) {
  401774:	b143      	cbz	r3, 401788 <rtc_get_date+0x66>
		ul_temp = (ul_date & RTC_CALR_DATE_Msk) >> RTC_CALR_DATE_Pos;
		*pul_day = (ul_temp >> BCD_SHIFT) * BCD_FACTOR + (ul_temp & BCD_MASK);
  401776:	f3c4 7201 	ubfx	r2, r4, #28, #2
  40177a:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  40177e:	f3c4 6103 	ubfx	r1, r4, #24, #4
  401782:	eb01 0242 	add.w	r2, r1, r2, lsl #1
  401786:	601a      	str	r2, [r3, #0]
	}

	/* Retrieve week */
	if (pul_week) {
  401788:	b116      	cbz	r6, 401790 <rtc_get_date+0x6e>
		*pul_week = ((ul_date & RTC_CALR_DAY_Msk) >> RTC_CALR_DAY_Pos);
  40178a:	f3c4 5442 	ubfx	r4, r4, #21, #3
  40178e:	6034      	str	r4, [r6, #0]
	}
}
  401790:	bcf0      	pop	{r4, r5, r6, r7}
  401792:	4770      	bx	lr

00401794 <xdmac_configure_transfer>:
  401794:	eb00 1181 	add.w	r1, r0, r1, lsl #6
  401798:	6dcb      	ldr	r3, [r1, #92]	; 0x5c
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	Assert(cfg);
	
	xdmac_channel_get_interrupt_status( xdmac, channel_num);
	xdmac_channel_set_source_addr(xdmac, channel_num, cfg->mbr_sa);
  40179a:	6853      	ldr	r3, [r2, #4]
 */
static inline void xdmac_channel_set_source_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t src_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSA = src_addr;
  40179c:	660b      	str	r3, [r1, #96]	; 0x60
	xdmac_channel_set_destination_addr(xdmac, channel_num, cfg->mbr_da);
  40179e:	6893      	ldr	r3, [r2, #8]
 */
static inline void xdmac_channel_set_destination_addr(Xdmac *xdmac, uint32_t channel_num, uint32_t dst_addr)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDA = dst_addr;
  4017a0:	664b      	str	r3, [r1, #100]	; 0x64
 */
static inline void xdmac_channel_set_microblock_control(Xdmac *xdmac, uint32_t channel_num, uint32_t ublen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CUBC = XDMAC_CUBC_UBLEN(ublen);
  4017a2:	6813      	ldr	r3, [r2, #0]
  4017a4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4017a8:	670b      	str	r3, [r1, #112]	; 0x70
 */
static inline void xdmac_channel_set_block_control(Xdmac *xdmac, uint32_t channel_num, uint32_t blen)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CBC = XDMAC_CBC_BLEN(blen);
  4017aa:	6913      	ldr	r3, [r2, #16]
  4017ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
  4017b0:	674b      	str	r3, [r1, #116]	; 0x74
	xdmac_channel_set_microblock_control(xdmac, channel_num, cfg->mbr_ubc);
	xdmac_channel_set_block_control(xdmac, channel_num, cfg->mbr_bc);
	xdmac_channel_set_datastride_mempattern(xdmac, channel_num, cfg->mbr_ds);
  4017b2:	6953      	ldr	r3, [r2, #20]
 */
static inline void xdmac_channel_set_datastride_mempattern(Xdmac *xdmac, uint32_t channel_num, uint32_t dds_msp)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDS_MSP = dds_msp;
  4017b4:	67cb      	str	r3, [r1, #124]	; 0x7c
static inline void xdmac_channel_set_source_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t subs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CSUS = XDMAC_CSUS_SUBS(subs);
  4017b6:	6993      	ldr	r3, [r2, #24]
  4017b8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4017bc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
static inline void xdmac_channel_set_destination_microblock_stride(Xdmac *xdmac,
		uint32_t channel_num, uint32_t dubs)
{
	Assert(xdmac);
	Assert(channel_num < XDMACCHID_NUMBER);
	xdmac->XDMAC_CHID[channel_num].XDMAC_CDUS = XDMAC_CDUS_DUBS(dubs);
  4017c0:	69d3      	ldr	r3, [r2, #28]
  4017c2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  4017c6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
	xdmac_channel_set_source_microblock_stride(xdmac, channel_num, cfg->mbr_sus);
	xdmac_channel_set_destination_microblock_stride(xdmac, channel_num, cfg->mbr_dus);
	xdmac_channel_set_config(xdmac, channel_num, cfg->mbr_cfg );
  4017ca:	68d3      	ldr	r3, [r2, #12]
	xdmac->XDMAC_CHID[channel_num].XDMAC_CC = config;
  4017cc:	678b      	str	r3, [r1, #120]	; 0x78
  4017ce:	4770      	bx	lr

004017d0 <disk_initialize>:
	/* USB disk with multiple LUNs */
	if (drv > LUN_ID_USB + Lun_usb_get_lun()) {
		return STA_NOINIT;
	}
#else
	if (drv > MAX_LUN) {
  4017d0:	2801      	cmp	r0, #1
  4017d2:	d901      	bls.n	4017d8 <disk_initialize+0x8>
		/* At least one of the LUN should be defined */
		return STA_NOINIT;
  4017d4:	2001      	movs	r0, #1
  4017d6:	4770      	bx	lr
{
  4017d8:	b510      	push	{r4, lr}
  4017da:	4604      	mov	r4, r0
	}
#endif
	/* Check LUN ready (USB disk report CTRL_BUSY then CTRL_GOOD) */
	for (i = 0; i < 2; i ++) {
		mem_status = mem_test_unit_ready(drv);
  4017dc:	4b0a      	ldr	r3, [pc, #40]	; (401808 <disk_initialize+0x38>)
  4017de:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  4017e0:	2803      	cmp	r0, #3
  4017e2:	d106      	bne.n	4017f2 <disk_initialize+0x22>
		mem_status = mem_test_unit_ready(drv);
  4017e4:	4620      	mov	r0, r4
  4017e6:	4b08      	ldr	r3, [pc, #32]	; (401808 <disk_initialize+0x38>)
  4017e8:	4798      	blx	r3
		if (CTRL_BUSY != mem_status) {
  4017ea:	2803      	cmp	r0, #3
  4017ec:	d101      	bne.n	4017f2 <disk_initialize+0x22>
			break;
		}
	}
	if (mem_status != CTRL_GOOD) {
		return STA_NOINIT;
  4017ee:	2001      	movs	r0, #1
  4017f0:	bd10      	pop	{r4, pc}
	if (mem_status != CTRL_GOOD) {
  4017f2:	b938      	cbnz	r0, 401804 <disk_initialize+0x34>
	}

	/* Check Write Protection Status */
	if (mem_wr_protect(drv)) {
  4017f4:	4620      	mov	r0, r4
  4017f6:	4b05      	ldr	r3, [pc, #20]	; (40180c <disk_initialize+0x3c>)
  4017f8:	4798      	blx	r3
  4017fa:	2800      	cmp	r0, #0
		return STA_PROTECT;
	}

	/* The memory should already be initialized */
	return 0;
  4017fc:	bf14      	ite	ne
  4017fe:	2004      	movne	r0, #4
  401800:	2000      	moveq	r0, #0
  401802:	bd10      	pop	{r4, pc}
		return STA_NOINIT;
  401804:	2001      	movs	r0, #1
}
  401806:	bd10      	pop	{r4, pc}
  401808:	00401015 	.word	0x00401015
  40180c:	00401045 	.word	0x00401045

00401810 <disk_status>:
 *
 * \return 0 or disk status in combination of DSTATUS bits
 *         (STA_NOINIT, STA_NODISK, STA_PROTECT).
 */
DSTATUS disk_status(BYTE drv)
{
  401810:	b508      	push	{r3, lr}
	switch (mem_test_unit_ready(drv)) {
  401812:	4b05      	ldr	r3, [pc, #20]	; (401828 <disk_status+0x18>)
  401814:	4798      	blx	r3
  401816:	b120      	cbz	r0, 401822 <disk_status+0x12>
	case CTRL_GOOD:
		return 0;
	case CTRL_NO_PRESENT:
		return STA_NOINIT | STA_NODISK;
	default:
		return STA_NOINIT;
  401818:	2802      	cmp	r0, #2
  40181a:	bf0c      	ite	eq
  40181c:	2003      	moveq	r0, #3
  40181e:	2001      	movne	r0, #1
  401820:	bd08      	pop	{r3, pc}
		return 0;
  401822:	2000      	movs	r0, #0
	}
}
  401824:	bd08      	pop	{r3, pc}
  401826:	bf00      	nop
  401828:	00401015 	.word	0x00401015

0040182c <disk_read>:
 * \param count Number of sectors to read (1..255).
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_read(BYTE drv, BYTE *buff, DWORD sector, BYTE count)
{
  40182c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401830:	b083      	sub	sp, #12
  401832:	4680      	mov	r8, r0
  401834:	460d      	mov	r5, r1
  401836:	4614      	mov	r4, r2
  401838:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  40183a:	4b15      	ldr	r3, [pc, #84]	; (401890 <disk_read+0x64>)
  40183c:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  40183e:	b918      	cbnz	r0, 401848 <disk_read+0x1c>
		return RES_ERROR;
  401840:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  401842:	b003      	add	sp, #12
  401844:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  401848:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  40184a:	a901      	add	r1, sp, #4
  40184c:	4640      	mov	r0, r8
  40184e:	4b11      	ldr	r3, [pc, #68]	; (401894 <disk_read+0x68>)
  401850:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  401852:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  401854:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  401858:	9b01      	ldr	r3, [sp, #4]
  40185a:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  40185e:	429a      	cmp	r2, r3
  401860:	d901      	bls.n	401866 <disk_read+0x3a>
		return RES_PARERR;
  401862:	2004      	movs	r0, #4
  401864:	e7ed      	b.n	401842 <disk_read+0x16>
	for (i = 0; i < count; i++) {
  401866:	46ba      	mov	sl, r7
  401868:	b177      	cbz	r7, 401888 <disk_read+0x5c>
  40186a:	0276      	lsls	r6, r6, #9
  40186c:	2700      	movs	r7, #0
		if (memory_2_ram(drv, sector + uc_sector_size * i,
  40186e:	f8df b028 	ldr.w	fp, [pc, #40]	; 401898 <disk_read+0x6c>
  401872:	462a      	mov	r2, r5
  401874:	4621      	mov	r1, r4
  401876:	4640      	mov	r0, r8
  401878:	47d8      	blx	fp
  40187a:	b938      	cbnz	r0, 40188c <disk_read+0x60>
	for (i = 0; i < count; i++) {
  40187c:	3701      	adds	r7, #1
  40187e:	444c      	add	r4, r9
  401880:	4435      	add	r5, r6
  401882:	4557      	cmp	r7, sl
  401884:	d1f5      	bne.n	401872 <disk_read+0x46>
  401886:	e7dc      	b.n	401842 <disk_read+0x16>
	return RES_OK;
  401888:	2000      	movs	r0, #0
  40188a:	e7da      	b.n	401842 <disk_read+0x16>
			return RES_ERROR;
  40188c:	2001      	movs	r0, #1
  40188e:	e7d8      	b.n	401842 <disk_read+0x16>
  401890:	0040103d 	.word	0x0040103d
  401894:	00401029 	.word	0x00401029
  401898:	00401059 	.word	0x00401059

0040189c <disk_write>:
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
#if _READONLY == 0
DRESULT disk_write(BYTE drv, BYTE const *buff, DWORD sector, BYTE count)
{
  40189c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4018a0:	b083      	sub	sp, #12
  4018a2:	4680      	mov	r8, r0
  4018a4:	460d      	mov	r5, r1
  4018a6:	4614      	mov	r4, r2
  4018a8:	461f      	mov	r7, r3
#if ACCESS_MEM_TO_RAM
	uint8_t uc_sector_size = mem_sector_size(drv);
  4018aa:	4b15      	ldr	r3, [pc, #84]	; (401900 <disk_write+0x64>)
  4018ac:	4798      	blx	r3
	uint32_t i;
	uint32_t ul_last_sector_num;

	if (uc_sector_size == 0) {
  4018ae:	b918      	cbnz	r0, 4018b8 <disk_write+0x1c>
		return RES_ERROR;
  4018b0:	2001      	movs	r0, #1
	return RES_OK;

#else
	return RES_ERROR;
#endif
}
  4018b2:	b003      	add	sp, #12
  4018b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4018b8:	4606      	mov	r6, r0
	mem_read_capacity(drv, &ul_last_sector_num);
  4018ba:	a901      	add	r1, sp, #4
  4018bc:	4640      	mov	r0, r8
  4018be:	4b11      	ldr	r3, [pc, #68]	; (401904 <disk_write+0x68>)
  4018c0:	4798      	blx	r3
			(ul_last_sector_num + 1) * uc_sector_size) {
  4018c2:	46b1      	mov	r9, r6
	if ((sector + count * uc_sector_size) >
  4018c4:	fb06 4207 	mla	r2, r6, r7, r4
			(ul_last_sector_num + 1) * uc_sector_size) {
  4018c8:	9b01      	ldr	r3, [sp, #4]
  4018ca:	fb03 6306 	mla	r3, r3, r6, r6
	if ((sector + count * uc_sector_size) >
  4018ce:	429a      	cmp	r2, r3
  4018d0:	d901      	bls.n	4018d6 <disk_write+0x3a>
		return RES_PARERR;
  4018d2:	2004      	movs	r0, #4
  4018d4:	e7ed      	b.n	4018b2 <disk_write+0x16>
	for (i = 0; i < count; i++) {
  4018d6:	46ba      	mov	sl, r7
  4018d8:	b177      	cbz	r7, 4018f8 <disk_write+0x5c>
  4018da:	0276      	lsls	r6, r6, #9
  4018dc:	2700      	movs	r7, #0
		if (ram_2_memory(drv, sector + uc_sector_size * i,
  4018de:	f8df b028 	ldr.w	fp, [pc, #40]	; 401908 <disk_write+0x6c>
  4018e2:	462a      	mov	r2, r5
  4018e4:	4621      	mov	r1, r4
  4018e6:	4640      	mov	r0, r8
  4018e8:	47d8      	blx	fp
  4018ea:	b938      	cbnz	r0, 4018fc <disk_write+0x60>
	for (i = 0; i < count; i++) {
  4018ec:	3701      	adds	r7, #1
  4018ee:	444c      	add	r4, r9
  4018f0:	4435      	add	r5, r6
  4018f2:	4557      	cmp	r7, sl
  4018f4:	d1f5      	bne.n	4018e2 <disk_write+0x46>
  4018f6:	e7dc      	b.n	4018b2 <disk_write+0x16>
	return RES_OK;
  4018f8:	2000      	movs	r0, #0
  4018fa:	e7da      	b.n	4018b2 <disk_write+0x16>
			return RES_ERROR;
  4018fc:	2001      	movs	r0, #1
  4018fe:	e7d8      	b.n	4018b2 <disk_write+0x16>
  401900:	0040103d 	.word	0x0040103d
  401904:	00401029 	.word	0x00401029
  401908:	00401071 	.word	0x00401071

0040190c <disk_ioctl>:
 * \param buff Buffer to send/receive control data.
 *
 * \return RES_OK for success, otherwise DRESULT error code.
 */
DRESULT disk_ioctl(BYTE drv, BYTE ctrl, void *buff)
{
  40190c:	b510      	push	{r4, lr}
  40190e:	b082      	sub	sp, #8
  401910:	4614      	mov	r4, r2
	DRESULT res = RES_PARERR;

	switch (ctrl) {
  401912:	2903      	cmp	r1, #3
  401914:	d825      	bhi.n	401962 <disk_ioctl+0x56>
  401916:	e8df f001 	tbb	[pc, r1]
  40191a:	071d      	.short	0x071d
  40191c:	020f      	.short	0x020f
	case GET_BLOCK_SIZE:
		*(DWORD *)buff = 1;
  40191e:	2301      	movs	r3, #1
  401920:	6013      	str	r3, [r2, #0]
		res = RES_OK;
  401922:	2000      	movs	r0, #0
	default:
		res = RES_PARERR;
	}

	return res;
}
  401924:	b002      	add	sp, #8
  401926:	bd10      	pop	{r4, pc}
		mem_read_capacity(drv, &ul_last_sector_num);
  401928:	a901      	add	r1, sp, #4
  40192a:	4b11      	ldr	r3, [pc, #68]	; (401970 <disk_ioctl+0x64>)
  40192c:	4798      	blx	r3
		*(DWORD *)buff = ul_last_sector_num + 1;
  40192e:	9b01      	ldr	r3, [sp, #4]
  401930:	3301      	adds	r3, #1
  401932:	6023      	str	r3, [r4, #0]
		res = RES_OK;
  401934:	2000      	movs	r0, #0
	break;
  401936:	e7f5      	b.n	401924 <disk_ioctl+0x18>
		uint8_t uc_sector_size = mem_sector_size(drv);
  401938:	4b0e      	ldr	r3, [pc, #56]	; (401974 <disk_ioctl+0x68>)
  40193a:	4798      	blx	r3
		if ((uc_sector_size != SECTOR_SIZE_512) &&
  40193c:	2808      	cmp	r0, #8
  40193e:	d812      	bhi.n	401966 <disk_ioctl+0x5a>
  401940:	f44f 738b 	mov.w	r3, #278	; 0x116
  401944:	fa23 f000 	lsr.w	r0, r3, r0
				(uc_sector_size != SECTOR_SIZE_2048) &&
  401948:	f010 0f01 	tst.w	r0, #1
  40194c:	d00d      	beq.n	40196a <disk_ioctl+0x5e>
		*(U8 *)buff = uc_sector_size * SECTOR_SIZE_DEFAULT;
  40194e:	2000      	movs	r0, #0
  401950:	7020      	strb	r0, [r4, #0]
	break;
  401952:	e7e7      	b.n	401924 <disk_ioctl+0x18>
		if (mem_test_unit_ready(drv) == CTRL_GOOD) {
  401954:	4b08      	ldr	r3, [pc, #32]	; (401978 <disk_ioctl+0x6c>)
  401956:	4798      	blx	r3
  401958:	2800      	cmp	r0, #0
			res = RES_NOTRDY;
  40195a:	bf0c      	ite	eq
  40195c:	2000      	moveq	r0, #0
  40195e:	2003      	movne	r0, #3
  401960:	e7e0      	b.n	401924 <disk_ioctl+0x18>
		res = RES_PARERR;
  401962:	2004      	movs	r0, #4
  401964:	e7de      	b.n	401924 <disk_ioctl+0x18>
			return RES_ERROR;
  401966:	2001      	movs	r0, #1
  401968:	e7dc      	b.n	401924 <disk_ioctl+0x18>
  40196a:	2001      	movs	r0, #1
  40196c:	e7da      	b.n	401924 <disk_ioctl+0x18>
  40196e:	bf00      	nop
  401970:	00401029 	.word	0x00401029
  401974:	0040103d 	.word	0x0040103d
  401978:	00401015 	.word	0x00401015

0040197c <get_fattime>:
 * bit4:0    Second (0..29)
 *
 * \return Current time.
 */
uint32_t get_fattime(void)
{
  40197c:	b530      	push	{r4, r5, lr}
  40197e:	b08b      	sub	sp, #44	; 0x2c
	uint32_t ul_time;
	uint32_t ul_hour, ul_minute, ul_second;
	uint32_t ul_year, ul_month, ul_day, ul_week;

	/* Retrieve date and time */
	rtc_get_time(RTC, &ul_hour, &ul_minute, &ul_second);
  401980:	4c11      	ldr	r4, [pc, #68]	; (4019c8 <get_fattime+0x4c>)
  401982:	ab07      	add	r3, sp, #28
  401984:	aa08      	add	r2, sp, #32
  401986:	a909      	add	r1, sp, #36	; 0x24
  401988:	4620      	mov	r0, r4
  40198a:	4d10      	ldr	r5, [pc, #64]	; (4019cc <get_fattime+0x50>)
  40198c:	47a8      	blx	r5
	rtc_get_date(RTC, &ul_year, &ul_month, &ul_day, &ul_week);
  40198e:	ab03      	add	r3, sp, #12
  401990:	9300      	str	r3, [sp, #0]
  401992:	ab04      	add	r3, sp, #16
  401994:	aa05      	add	r2, sp, #20
  401996:	a906      	add	r1, sp, #24
  401998:	4620      	mov	r0, r4
  40199a:	4c0d      	ldr	r4, [pc, #52]	; (4019d0 <get_fattime+0x54>)
  40199c:	47a0      	blx	r4

	ul_time = ((ul_year - 1980) << 25)
			| (ul_month << 21)
			| (ul_day << 16)
  40199e:	9b04      	ldr	r3, [sp, #16]
  4019a0:	041b      	lsls	r3, r3, #16
	ul_time = ((ul_year - 1980) << 25)
  4019a2:	9805      	ldr	r0, [sp, #20]
  4019a4:	ea43 5340 	orr.w	r3, r3, r0, lsl #21
  4019a8:	9809      	ldr	r0, [sp, #36]	; 0x24
  4019aa:	ea43 23c0 	orr.w	r3, r3, r0, lsl #11
  4019ae:	9808      	ldr	r0, [sp, #32]
  4019b0:	ea43 1340 	orr.w	r3, r3, r0, lsl #5
  4019b4:	9807      	ldr	r0, [sp, #28]
  4019b6:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  4019ba:	9806      	ldr	r0, [sp, #24]
  4019bc:	f2a0 70bc 	subw	r0, r0, #1980	; 0x7bc
			| (ul_hour << 11)
			| (ul_minute << 5)
			| ((ul_second >> 1) << 0);

	return ul_time;
}
  4019c0:	ea43 6040 	orr.w	r0, r3, r0, lsl #25
  4019c4:	b00b      	add	sp, #44	; 0x2c
  4019c6:	bd30      	pop	{r4, r5, pc}
  4019c8:	400e1860 	.word	0x400e1860
  4019cc:	004016c9 	.word	0x004016c9
  4019d0:	00401723 	.word	0x00401723

004019d4 <mem_cpy>:
		*(int*)d = *(int*)s;
		d += sizeof(int); s += sizeof(int);
		cnt -= sizeof(int);
	}
#endif
	while (cnt--)
  4019d4:	b13a      	cbz	r2, 4019e6 <mem_cpy+0x12>
  4019d6:	3801      	subs	r0, #1
  4019d8:	188a      	adds	r2, r1, r2
		*d++ = *s++;
  4019da:	f811 3b01 	ldrb.w	r3, [r1], #1
  4019de:	f800 3f01 	strb.w	r3, [r0, #1]!
	while (cnt--)
  4019e2:	4291      	cmp	r1, r2
  4019e4:	d1f9      	bne.n	4019da <mem_cpy+0x6>
  4019e6:	4770      	bx	lr

004019e8 <mem_set>:
/* Fill memory */
static
void mem_set (void* dst, int val, UINT cnt) {
	BYTE *d = (BYTE*)dst;

	while (cnt--)
  4019e8:	b122      	cbz	r2, 4019f4 <mem_set+0xc>
  4019ea:	1882      	adds	r2, r0, r2
		*d++ = (BYTE)val;
  4019ec:	f800 1b01 	strb.w	r1, [r0], #1
	while (cnt--)
  4019f0:	4282      	cmp	r2, r0
  4019f2:	d1fb      	bne.n	4019ec <mem_set+0x4>
  4019f4:	4770      	bx	lr

004019f6 <clust2sect>:
static DWORD clust2sect (	/* !=0: Sector number, 0: Failed - invalid cluster# */
	FATFS *fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
	clst -= 2;
  4019f6:	3902      	subs	r1, #2
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  4019f8:	6983      	ldr	r3, [r0, #24]
  4019fa:	3b02      	subs	r3, #2
  4019fc:	4299      	cmp	r1, r3
  4019fe:	d204      	bcs.n	401a0a <clust2sect+0x14>
	return clst * fs->csize + fs->database;
  401a00:	7883      	ldrb	r3, [r0, #2]
  401a02:	6a80      	ldr	r0, [r0, #40]	; 0x28
  401a04:	fb01 0003 	mla	r0, r1, r3, r0
  401a08:	4770      	bx	lr
	if (clst >= (fs->n_fatent - 2)) return 0;		/* Invalid cluster# */
  401a0a:	2000      	movs	r0, #0
}
  401a0c:	4770      	bx	lr

00401a0e <sum_sfn>:
#if _USE_LFN
static
BYTE sum_sfn (
	const BYTE *dir		/* Ptr to directory entry */
)
{
  401a0e:	4602      	mov	r2, r0
  401a10:	f100 010b 	add.w	r1, r0, #11
	BYTE sum = 0;
  401a14:	2000      	movs	r0, #0
	UINT n = 11;

	do sum = (sum >> 1) + (sum << 7) + *dir++; while (--n);
  401a16:	01c3      	lsls	r3, r0, #7
  401a18:	ea43 0350 	orr.w	r3, r3, r0, lsr #1
  401a1c:	f812 0b01 	ldrb.w	r0, [r2], #1
  401a20:	fa50 f383 	uxtab	r3, r0, r3
  401a24:	b2d8      	uxtb	r0, r3
  401a26:	428a      	cmp	r2, r1
  401a28:	d1f5      	bne.n	401a16 <sum_sfn+0x8>
	return sum;
}
  401a2a:	4770      	bx	lr

00401a2c <validate>:
FRESULT validate (	/* FR_OK(0): The object is valid, !=0: Invalid */
	FATFS *fs,		/* Pointer to the file system object */
	WORD id			/* Member id of the target object to be checked */
)
{
	if (!fs || !fs->fs_type || fs->id != id)
  401a2c:	b198      	cbz	r0, 401a56 <validate+0x2a>
{
  401a2e:	b508      	push	{r3, lr}
	if (!fs || !fs->fs_type || fs->id != id)
  401a30:	7802      	ldrb	r2, [r0, #0]
  401a32:	b90a      	cbnz	r2, 401a38 <validate+0xc>
		return FR_INVALID_OBJECT;
  401a34:	2009      	movs	r0, #9
  401a36:	bd08      	pop	{r3, pc}
	if (!fs || !fs->fs_type || fs->id != id)
  401a38:	88c2      	ldrh	r2, [r0, #6]
  401a3a:	428a      	cmp	r2, r1
  401a3c:	d001      	beq.n	401a42 <validate+0x16>
		return FR_INVALID_OBJECT;
  401a3e:	2009      	movs	r0, #9

	if (disk_status(fs->drv) & STA_NOINIT)
		return FR_NOT_READY;

	return FR_OK;
}
  401a40:	bd08      	pop	{r3, pc}
	if (disk_status(fs->drv) & STA_NOINIT)
  401a42:	7840      	ldrb	r0, [r0, #1]
  401a44:	4b05      	ldr	r3, [pc, #20]	; (401a5c <validate+0x30>)
  401a46:	4798      	blx	r3
  401a48:	f000 0001 	and.w	r0, r0, #1
	return FR_OK;
  401a4c:	2800      	cmp	r0, #0
  401a4e:	bf14      	ite	ne
  401a50:	2003      	movne	r0, #3
  401a52:	2000      	moveq	r0, #0
  401a54:	bd08      	pop	{r3, pc}
		return FR_INVALID_OBJECT;
  401a56:	2009      	movs	r0, #9
  401a58:	4770      	bx	lr
  401a5a:	bf00      	nop
  401a5c:	00401811 	.word	0x00401811

00401a60 <check_fs>:
{
  401a60:	b538      	push	{r3, r4, r5, lr}
  401a62:	4604      	mov	r4, r0
	if (disk_read(fs->drv, fs->win, sect, 1) != RES_OK)	/* Load boot record */
  401a64:	2301      	movs	r3, #1
  401a66:	460a      	mov	r2, r1
  401a68:	f100 0130 	add.w	r1, r0, #48	; 0x30
  401a6c:	7840      	ldrb	r0, [r0, #1]
  401a6e:	4d1d      	ldr	r5, [pc, #116]	; (401ae4 <check_fs+0x84>)
  401a70:	47a8      	blx	r5
  401a72:	b108      	cbz	r0, 401a78 <check_fs+0x18>
		return 3;
  401a74:	2003      	movs	r0, #3
  401a76:	bd38      	pop	{r3, r4, r5, pc}
	if (LD_WORD(&fs->win[BS_55AA]) != 0xAA55)		/* Check record signature (always placed at offset 510 even if the sector size is >512) */
  401a78:	f894 222f 	ldrb.w	r2, [r4, #559]	; 0x22f
  401a7c:	f894 322e 	ldrb.w	r3, [r4, #558]	; 0x22e
  401a80:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401a84:	b21b      	sxth	r3, r3
  401a86:	4a18      	ldr	r2, [pc, #96]	; (401ae8 <check_fs+0x88>)
  401a88:	4293      	cmp	r3, r2
  401a8a:	d001      	beq.n	401a90 <check_fs+0x30>
		return 2;
  401a8c:	2002      	movs	r0, #2
  401a8e:	bd38      	pop	{r3, r4, r5, pc}
	if ((LD_DWORD(&fs->win[BS_FilSysType]) & 0xFFFFFF) == 0x544146)	/* Check "FAT" string */
  401a90:	f894 2069 	ldrb.w	r2, [r4, #105]	; 0x69
  401a94:	f894 3068 	ldrb.w	r3, [r4, #104]	; 0x68
  401a98:	041b      	lsls	r3, r3, #16
  401a9a:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401a9e:	f894 2066 	ldrb.w	r2, [r4, #102]	; 0x66
  401aa2:	4313      	orrs	r3, r2
  401aa4:	f894 2067 	ldrb.w	r2, [r4, #103]	; 0x67
  401aa8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401aac:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  401ab0:	4a0e      	ldr	r2, [pc, #56]	; (401aec <check_fs+0x8c>)
  401ab2:	4293      	cmp	r3, r2
  401ab4:	d013      	beq.n	401ade <check_fs+0x7e>
	if ((LD_DWORD(&fs->win[BS_FilSysType32]) & 0xFFFFFF) == 0x544146)
  401ab6:	f894 3085 	ldrb.w	r3, [r4, #133]	; 0x85
  401aba:	f894 0084 	ldrb.w	r0, [r4, #132]	; 0x84
  401abe:	0400      	lsls	r0, r0, #16
  401ac0:	ea40 6003 	orr.w	r0, r0, r3, lsl #24
  401ac4:	f894 3082 	ldrb.w	r3, [r4, #130]	; 0x82
  401ac8:	4318      	orrs	r0, r3
  401aca:	f894 3083 	ldrb.w	r3, [r4, #131]	; 0x83
  401ace:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  401ad2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
		return 3;
  401ad6:	1a80      	subs	r0, r0, r2
  401ad8:	bf18      	it	ne
  401ada:	2001      	movne	r0, #1
  401adc:	bd38      	pop	{r3, r4, r5, pc}
		return 0;
  401ade:	2000      	movs	r0, #0
}
  401ae0:	bd38      	pop	{r3, r4, r5, pc}
  401ae2:	bf00      	nop
  401ae4:	0040182d 	.word	0x0040182d
  401ae8:	ffffaa55 	.word	0xffffaa55
  401aec:	00544146 	.word	0x00544146

00401af0 <chk_mounted>:
{
  401af0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	const TCHAR *p = *path;
  401af2:	6803      	ldr	r3, [r0, #0]
	vol = p[0] - '0';					/* Is there a drive number? */
  401af4:	781c      	ldrb	r4, [r3, #0]
  401af6:	3c30      	subs	r4, #48	; 0x30
	if (vol <= 9 && p[1] == ':') {		/* Found a drive number, get and strip it */
  401af8:	2c09      	cmp	r4, #9
  401afa:	d80a      	bhi.n	401b12 <chk_mounted+0x22>
  401afc:	785d      	ldrb	r5, [r3, #1]
  401afe:	2d3a      	cmp	r5, #58	; 0x3a
  401b00:	d001      	beq.n	401b06 <chk_mounted+0x16>
  401b02:	2400      	movs	r4, #0
  401b04:	e006      	b.n	401b14 <chk_mounted+0x24>
		p += 2; *path = p;				/* Return pointer to the path name */
  401b06:	3302      	adds	r3, #2
  401b08:	6003      	str	r3, [r0, #0]
	if (vol >= _VOLUMES) 				/* Is the drive number valid? */
  401b0a:	2c07      	cmp	r4, #7
  401b0c:	d902      	bls.n	401b14 <chk_mounted+0x24>
		return FR_INVALID_DRIVE;
  401b0e:	200b      	movs	r0, #11
  401b10:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401b12:	2400      	movs	r4, #0
	*rfs = fs = FatFs[vol];				/* Return pointer to the corresponding file system object */
  401b14:	4bae      	ldr	r3, [pc, #696]	; (401dd0 <chk_mounted+0x2e0>)
  401b16:	f853 5024 	ldr.w	r5, [r3, r4, lsl #2]
  401b1a:	600d      	str	r5, [r1, #0]
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  401b1c:	2d00      	cmp	r5, #0
  401b1e:	f000 813e 	beq.w	401d9e <chk_mounted+0x2ae>
  401b22:	4616      	mov	r6, r2
	if (fs->fs_type) {					/* If the logical drive has been mounted */
  401b24:	782b      	ldrb	r3, [r5, #0]
  401b26:	b17b      	cbz	r3, 401b48 <chk_mounted+0x58>
		stat = disk_status(fs->drv);
  401b28:	7868      	ldrb	r0, [r5, #1]
  401b2a:	4baa      	ldr	r3, [pc, #680]	; (401dd4 <chk_mounted+0x2e4>)
  401b2c:	4798      	blx	r3
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized (has not been changed), */
  401b2e:	f010 0f01 	tst.w	r0, #1
  401b32:	d109      	bne.n	401b48 <chk_mounted+0x58>
			if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check write protection if needed */
  401b34:	2e00      	cmp	r6, #0
  401b36:	f000 8134 	beq.w	401da2 <chk_mounted+0x2b2>
  401b3a:	f000 0004 	and.w	r0, r0, #4
				return FR_WRITE_PROTECTED;
  401b3e:	2800      	cmp	r0, #0
  401b40:	bf0c      	ite	eq
  401b42:	2000      	moveq	r0, #0
  401b44:	200a      	movne	r0, #10
  401b46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->fs_type = 0;					/* Clear the file system object */
  401b48:	2300      	movs	r3, #0
  401b4a:	702b      	strb	r3, [r5, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
  401b4c:	b2e0      	uxtb	r0, r4
  401b4e:	7068      	strb	r0, [r5, #1]
	stat = disk_initialize(fs->drv);	/* Initialize low level disk I/O layer */
  401b50:	4ba1      	ldr	r3, [pc, #644]	; (401dd8 <chk_mounted+0x2e8>)
  401b52:	4798      	blx	r3
	if (stat & STA_NOINIT)				/* Check if the initialization succeeded */
  401b54:	f010 0f01 	tst.w	r0, #1
  401b58:	d001      	beq.n	401b5e <chk_mounted+0x6e>
		return FR_NOT_READY;			/* Failed to initialize due to no media or hard error */
  401b5a:	2003      	movs	r0, #3
  401b5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!_FS_READONLY && chk_wp && (stat & STA_PROTECT))	/* Check disk write protection if needed */
  401b5e:	b126      	cbz	r6, 401b6a <chk_mounted+0x7a>
  401b60:	f010 0f04 	tst.w	r0, #4
  401b64:	d001      	beq.n	401b6a <chk_mounted+0x7a>
		return FR_WRITE_PROTECTED;
  401b66:	200a      	movs	r0, #10
  401b68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401b6a:	2100      	movs	r1, #0
  401b6c:	4628      	mov	r0, r5
  401b6e:	4b9b      	ldr	r3, [pc, #620]	; (401ddc <chk_mounted+0x2ec>)
  401b70:	4798      	blx	r3
	if (fmt == 1) {						/* Not an FAT-VBR, the physical drive can be partitioned */
  401b72:	2801      	cmp	r0, #1
  401b74:	d006      	beq.n	401b84 <chk_mounted+0x94>
	fmt = check_fs(fs, bsect = 0);		/* Load sector 0 and check if it is an FAT-VBR (in SFD) */
  401b76:	2400      	movs	r4, #0
	if (fmt == 3) return FR_DISK_ERR;
  401b78:	2803      	cmp	r0, #3
  401b7a:	f000 8114 	beq.w	401da6 <chk_mounted+0x2b6>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401b7e:	b1c8      	cbz	r0, 401bb4 <chk_mounted+0xc4>
  401b80:	200d      	movs	r0, #13
  401b82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (tbl[4]) {						/* Is the partition existing? */
  401b84:	f895 31f2 	ldrb.w	r3, [r5, #498]	; 0x1f2
  401b88:	b90b      	cbnz	r3, 401b8e <chk_mounted+0x9e>
	if (fmt) return FR_NO_FILESYSTEM;		/* No FAT volume is found */
  401b8a:	200d      	movs	r0, #13
  401b8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			bsect = LD_DWORD(&tbl[8]);		/* Partition offset in LBA */
  401b8e:	f895 31f9 	ldrb.w	r3, [r5, #505]	; 0x1f9
  401b92:	f895 41f8 	ldrb.w	r4, [r5, #504]	; 0x1f8
  401b96:	0424      	lsls	r4, r4, #16
  401b98:	ea44 6403 	orr.w	r4, r4, r3, lsl #24
  401b9c:	f895 31f6 	ldrb.w	r3, [r5, #502]	; 0x1f6
  401ba0:	431c      	orrs	r4, r3
  401ba2:	f895 31f7 	ldrb.w	r3, [r5, #503]	; 0x1f7
  401ba6:	ea44 2403 	orr.w	r4, r4, r3, lsl #8
			fmt = check_fs(fs, bsect);		/* Check the partition */
  401baa:	4621      	mov	r1, r4
  401bac:	4628      	mov	r0, r5
  401bae:	4b8b      	ldr	r3, [pc, #556]	; (401ddc <chk_mounted+0x2ec>)
  401bb0:	4798      	blx	r3
  401bb2:	e7e1      	b.n	401b78 <chk_mounted+0x88>
	if (LD_WORD(fs->win+BPB_BytsPerSec) != SS(fs))		/* (BPB_BytsPerSec must be equal to the physical sector size) */
  401bb4:	f895 203c 	ldrb.w	r2, [r5, #60]	; 0x3c
  401bb8:	f895 303b 	ldrb.w	r3, [r5, #59]	; 0x3b
  401bbc:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401bc0:	b21b      	sxth	r3, r3
  401bc2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  401bc6:	d001      	beq.n	401bcc <chk_mounted+0xdc>
		return FR_NO_FILESYSTEM;
  401bc8:	200d      	movs	r0, #13
  401bca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fasize = LD_WORD(fs->win+BPB_FATSz16);				/* Number of sectors per FAT */
  401bcc:	f895 3047 	ldrb.w	r3, [r5, #71]	; 0x47
  401bd0:	f895 2046 	ldrb.w	r2, [r5, #70]	; 0x46
	if (!fasize) fasize = LD_DWORD(fs->win+BPB_FATSz32);
  401bd4:	ea52 2203 	orrs.w	r2, r2, r3, lsl #8
  401bd8:	d10d      	bne.n	401bf6 <chk_mounted+0x106>
  401bda:	f895 3057 	ldrb.w	r3, [r5, #87]	; 0x57
  401bde:	f895 2056 	ldrb.w	r2, [r5, #86]	; 0x56
  401be2:	0412      	lsls	r2, r2, #16
  401be4:	ea42 6203 	orr.w	r2, r2, r3, lsl #24
  401be8:	f895 3054 	ldrb.w	r3, [r5, #84]	; 0x54
  401bec:	431a      	orrs	r2, r3
  401bee:	f895 3055 	ldrb.w	r3, [r5, #85]	; 0x55
  401bf2:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
	fs->fsize = fasize;
  401bf6:	61ea      	str	r2, [r5, #28]
	fs->n_fats = b = fs->win[BPB_NumFATs];				/* Number of FAT copies */
  401bf8:	f895 e040 	ldrb.w	lr, [r5, #64]	; 0x40
  401bfc:	f885 e003 	strb.w	lr, [r5, #3]
	if (b != 1 && b != 2) return FR_NO_FILESYSTEM;		/* (Must be 1 or 2) */
  401c00:	f10e 33ff 	add.w	r3, lr, #4294967295
  401c04:	b2db      	uxtb	r3, r3
  401c06:	2b01      	cmp	r3, #1
  401c08:	d901      	bls.n	401c0e <chk_mounted+0x11e>
  401c0a:	200d      	movs	r0, #13
  401c0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->csize = b = fs->win[BPB_SecPerClus];			/* Number of sectors per cluster */
  401c0e:	f895 603d 	ldrb.w	r6, [r5, #61]	; 0x3d
  401c12:	70ae      	strb	r6, [r5, #2]
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  401c14:	2e00      	cmp	r6, #0
  401c16:	f000 80c8 	beq.w	401daa <chk_mounted+0x2ba>
  401c1a:	1e73      	subs	r3, r6, #1
  401c1c:	4233      	tst	r3, r6
  401c1e:	d001      	beq.n	401c24 <chk_mounted+0x134>
  401c20:	200d      	movs	r0, #13
  401c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	fs->n_rootdir = LD_WORD(fs->win+BPB_RootEntCnt);	/* Number of root directory entries */
  401c24:	f895 3042 	ldrb.w	r3, [r5, #66]	; 0x42
  401c28:	f895 1041 	ldrb.w	r1, [r5, #65]	; 0x41
  401c2c:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
  401c30:	8129      	strh	r1, [r5, #8]
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  401c32:	f011 0f0f 	tst.w	r1, #15
  401c36:	f040 80ba 	bne.w	401dae <chk_mounted+0x2be>
	tsect = LD_WORD(fs->win+BPB_TotSec16);				/* Number of sectors on the volume */
  401c3a:	f895 0044 	ldrb.w	r0, [r5, #68]	; 0x44
  401c3e:	f895 3043 	ldrb.w	r3, [r5, #67]	; 0x43
	if (!tsect) tsect = LD_DWORD(fs->win+BPB_TotSec32);
  401c42:	ea53 2300 	orrs.w	r3, r3, r0, lsl #8
  401c46:	d10d      	bne.n	401c64 <chk_mounted+0x174>
  401c48:	f895 0053 	ldrb.w	r0, [r5, #83]	; 0x53
  401c4c:	f895 3052 	ldrb.w	r3, [r5, #82]	; 0x52
  401c50:	041b      	lsls	r3, r3, #16
  401c52:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
  401c56:	f895 0050 	ldrb.w	r0, [r5, #80]	; 0x50
  401c5a:	4303      	orrs	r3, r0
  401c5c:	f895 0051 	ldrb.w	r0, [r5, #81]	; 0x51
  401c60:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
	nrsv = LD_WORD(fs->win+BPB_RsvdSecCnt);				/* Number of reserved sectors */
  401c64:	f895 003f 	ldrb.w	r0, [r5, #63]	; 0x3f
  401c68:	f895 703e 	ldrb.w	r7, [r5, #62]	; 0x3e
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  401c6c:	ea57 2700 	orrs.w	r7, r7, r0, lsl #8
  401c70:	f000 809f 	beq.w	401db2 <chk_mounted+0x2c2>
	fasize *= b;										/* Number of sectors for FAT area */
  401c74:	fb02 fe0e 	mul.w	lr, r2, lr
	sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZ_DIR);	/* RSV+FAT+DIR */
  401c78:	eb07 1011 	add.w	r0, r7, r1, lsr #4
  401c7c:	4470      	add	r0, lr
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  401c7e:	4283      	cmp	r3, r0
  401c80:	f0c0 8099 	bcc.w	401db6 <chk_mounted+0x2c6>
	nclst = (tsect - sysect) / fs->csize;				/* Number of clusters */
  401c84:	1a1b      	subs	r3, r3, r0
  401c86:	fbb3 f3f6 	udiv	r3, r3, r6
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  401c8a:	2b00      	cmp	r3, #0
  401c8c:	f000 8095 	beq.w	401dba <chk_mounted+0x2ca>
	fmt = FS_FAT12;
  401c90:	f640 76f5 	movw	r6, #4085	; 0xff5
  401c94:	42b3      	cmp	r3, r6
  401c96:	bf8c      	ite	hi
  401c98:	2602      	movhi	r6, #2
  401c9a:	2601      	movls	r6, #1
	if (nclst >= MIN_FAT32) fmt = FS_FAT32;
  401c9c:	f64f 7cf5 	movw	ip, #65525	; 0xfff5
  401ca0:	4563      	cmp	r3, ip
  401ca2:	f200 80a5 	bhi.w	401df0 <chk_mounted+0x300>
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  401ca6:	3302      	adds	r3, #2
  401ca8:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  401caa:	4420      	add	r0, r4
  401cac:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  401cae:	443c      	add	r4, r7
  401cb0:	622c      	str	r4, [r5, #32]
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  401cb2:	2900      	cmp	r1, #0
  401cb4:	f000 8089 	beq.w	401dca <chk_mounted+0x2da>
		fs->dirbase = fs->fatbase + fasize;				/* Root directory start sector */
  401cb8:	4474      	add	r4, lr
  401cba:	626c      	str	r4, [r5, #36]	; 0x24
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  401cbc:	2e02      	cmp	r6, #2
  401cbe:	d10b      	bne.n	401cd8 <chk_mounted+0x1e8>
  401cc0:	005b      	lsls	r3, r3, #1
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  401cc2:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  401cc6:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  401cca:	d37c      	bcc.n	401dc6 <chk_mounted+0x2d6>
	fs->free_clust = 0xFFFFFFFF;
  401ccc:	f04f 33ff 	mov.w	r3, #4294967295
  401cd0:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  401cd2:	2300      	movs	r3, #0
  401cd4:	60eb      	str	r3, [r5, #12]
  401cd6:	e051      	b.n	401d7c <chk_mounted+0x28c>
			fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
  401cd8:	eb03 0143 	add.w	r1, r3, r3, lsl #1
  401cdc:	f003 0301 	and.w	r3, r3, #1
  401ce0:	eb03 0351 	add.w	r3, r3, r1, lsr #1
  401ce4:	e7ed      	b.n	401cc2 <chk_mounted+0x1d2>
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  401ce6:	f895 222f 	ldrb.w	r2, [r5, #559]	; 0x22f
  401cea:	f895 322e 	ldrb.w	r3, [r5, #558]	; 0x22e
  401cee:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  401cf2:	b21b      	sxth	r3, r3
  401cf4:	4a3a      	ldr	r2, [pc, #232]	; (401de0 <chk_mounted+0x2f0>)
  401cf6:	4293      	cmp	r3, r2
  401cf8:	d14b      	bne.n	401d92 <chk_mounted+0x2a2>
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  401cfa:	f895 2033 	ldrb.w	r2, [r5, #51]	; 0x33
  401cfe:	f895 3032 	ldrb.w	r3, [r5, #50]	; 0x32
  401d02:	041b      	lsls	r3, r3, #16
  401d04:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401d08:	f895 2030 	ldrb.w	r2, [r5, #48]	; 0x30
  401d0c:	4313      	orrs	r3, r2
  401d0e:	f895 2031 	ldrb.w	r2, [r5, #49]	; 0x31
  401d12:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_WORD(fs->win+BS_55AA) == 0xAA55 &&
  401d16:	4a33      	ldr	r2, [pc, #204]	; (401de4 <chk_mounted+0x2f4>)
  401d18:	4293      	cmp	r3, r2
  401d1a:	d13c      	bne.n	401d96 <chk_mounted+0x2a6>
			LD_DWORD(fs->win+FSI_StrucSig) == 0x61417272) {
  401d1c:	f895 2217 	ldrb.w	r2, [r5, #535]	; 0x217
  401d20:	f895 3216 	ldrb.w	r3, [r5, #534]	; 0x216
  401d24:	041b      	lsls	r3, r3, #16
  401d26:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401d2a:	f895 2214 	ldrb.w	r2, [r5, #532]	; 0x214
  401d2e:	4313      	orrs	r3, r2
  401d30:	f895 2215 	ldrb.w	r2, [r5, #533]	; 0x215
  401d34:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
			LD_DWORD(fs->win+FSI_LeadSig) == 0x41615252 &&
  401d38:	4a2b      	ldr	r2, [pc, #172]	; (401de8 <chk_mounted+0x2f8>)
  401d3a:	4293      	cmp	r3, r2
  401d3c:	d12d      	bne.n	401d9a <chk_mounted+0x2aa>
				fs->last_clust = LD_DWORD(fs->win+FSI_Nxt_Free);
  401d3e:	f895 221f 	ldrb.w	r2, [r5, #543]	; 0x21f
  401d42:	f895 321e 	ldrb.w	r3, [r5, #542]	; 0x21e
  401d46:	041b      	lsls	r3, r3, #16
  401d48:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401d4c:	f895 221c 	ldrb.w	r2, [r5, #540]	; 0x21c
  401d50:	4313      	orrs	r3, r2
  401d52:	f895 221d 	ldrb.w	r2, [r5, #541]	; 0x21d
  401d56:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401d5a:	60eb      	str	r3, [r5, #12]
				fs->free_clust = LD_DWORD(fs->win+FSI_Free_Count);
  401d5c:	f895 221b 	ldrb.w	r2, [r5, #539]	; 0x21b
  401d60:	f895 321a 	ldrb.w	r3, [r5, #538]	; 0x21a
  401d64:	041b      	lsls	r3, r3, #16
  401d66:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  401d6a:	f895 2218 	ldrb.w	r2, [r5, #536]	; 0x218
  401d6e:	4313      	orrs	r3, r2
  401d70:	f895 2219 	ldrb.w	r2, [r5, #537]	; 0x219
  401d74:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  401d78:	612b      	str	r3, [r5, #16]
  401d7a:	2603      	movs	r6, #3
	fs->fs_type = fmt;		/* FAT sub-type */
  401d7c:	702e      	strb	r6, [r5, #0]
	fs->id = ++Fsid;		/* File system mount ID */
  401d7e:	4a1b      	ldr	r2, [pc, #108]	; (401dec <chk_mounted+0x2fc>)
  401d80:	8813      	ldrh	r3, [r2, #0]
  401d82:	3301      	adds	r3, #1
  401d84:	b29b      	uxth	r3, r3
  401d86:	8013      	strh	r3, [r2, #0]
  401d88:	80eb      	strh	r3, [r5, #6]
	fs->winsect = 0;		/* Invalidate sector cache */
  401d8a:	2000      	movs	r0, #0
  401d8c:	62e8      	str	r0, [r5, #44]	; 0x2c
	fs->wflag = 0;
  401d8e:	7128      	strb	r0, [r5, #4]
	return FR_OK;
  401d90:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401d92:	2603      	movs	r6, #3
  401d94:	e7f2      	b.n	401d7c <chk_mounted+0x28c>
  401d96:	2603      	movs	r6, #3
  401d98:	e7f0      	b.n	401d7c <chk_mounted+0x28c>
  401d9a:	2603      	movs	r6, #3
  401d9c:	e7ee      	b.n	401d7c <chk_mounted+0x28c>
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
  401d9e:	200c      	movs	r0, #12
  401da0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			return FR_OK;				/* The file system object is valid */
  401da2:	2000      	movs	r0, #0
  401da4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fmt == 3) return FR_DISK_ERR;
  401da6:	2001      	movs	r0, #1
  401da8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!b || (b & (b - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
  401daa:	200d      	movs	r0, #13
  401dac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (fs->n_rootdir % (SS(fs) / SZ_DIR)) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be sector aligned) */
  401dae:	200d      	movs	r0, #13
  401db0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nrsv) return FR_NO_FILESYSTEM;					/* (BPB_RsvdSecCnt must not be 0) */
  401db2:	200d      	movs	r0, #13
  401db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (tsect < sysect) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
  401db6:	200d      	movs	r0, #13
  401db8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!nclst) return FR_NO_FILESYSTEM;				/* (Invalid volume size) */
  401dba:	200d      	movs	r0, #13
  401dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  401dbe:	200d      	movs	r0, #13
  401dc0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  401dc2:	200d      	movs	r0, #13
  401dc4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_NO_FILESYSTEM;
  401dc6:	200d      	movs	r0, #13
  401dc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (!fs->n_rootdir)	return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must not be 0) */
  401dca:	200d      	movs	r0, #13
  401dcc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  401dce:	bf00      	nop
  401dd0:	20400a5c 	.word	0x20400a5c
  401dd4:	00401811 	.word	0x00401811
  401dd8:	004017d1 	.word	0x004017d1
  401ddc:	00401a61 	.word	0x00401a61
  401de0:	ffffaa55 	.word	0xffffaa55
  401de4:	41615252 	.word	0x41615252
  401de8:	61417272 	.word	0x61417272
  401dec:	20400a7c 	.word	0x20400a7c
	fs->n_fatent = nclst + 2;							/* Number of FAT entries */
  401df0:	3302      	adds	r3, #2
  401df2:	61ab      	str	r3, [r5, #24]
	fs->database = bsect + sysect;						/* Data start sector */
  401df4:	4420      	add	r0, r4
  401df6:	62a8      	str	r0, [r5, #40]	; 0x28
	fs->fatbase = bsect + nrsv; 						/* FAT start sector */
  401df8:	4427      	add	r7, r4
  401dfa:	622f      	str	r7, [r5, #32]
		if (fs->n_rootdir) return FR_NO_FILESYSTEM;		/* (BPB_RootEntCnt must be 0) */
  401dfc:	2900      	cmp	r1, #0
  401dfe:	d1e0      	bne.n	401dc2 <chk_mounted+0x2d2>
		fs->dirbase = LD_DWORD(fs->win+BPB_RootClus);	/* Root directory start cluster */
  401e00:	f895 005f 	ldrb.w	r0, [r5, #95]	; 0x5f
  401e04:	f895 105e 	ldrb.w	r1, [r5, #94]	; 0x5e
  401e08:	0409      	lsls	r1, r1, #16
  401e0a:	ea41 6100 	orr.w	r1, r1, r0, lsl #24
  401e0e:	f895 005c 	ldrb.w	r0, [r5, #92]	; 0x5c
  401e12:	4301      	orrs	r1, r0
  401e14:	f895 005d 	ldrb.w	r0, [r5, #93]	; 0x5d
  401e18:	ea41 2100 	orr.w	r1, r1, r0, lsl #8
  401e1c:	6269      	str	r1, [r5, #36]	; 0x24
		szbfat = fs->n_fatent * 4;						/* (Required FAT size) */
  401e1e:	009b      	lsls	r3, r3, #2
	if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs))	/* (BPB_FATSz must not be less than required) */
  401e20:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
  401e24:	ebb2 2f53 	cmp.w	r2, r3, lsr #9
  401e28:	d3c9      	bcc.n	401dbe <chk_mounted+0x2ce>
	fs->free_clust = 0xFFFFFFFF;
  401e2a:	f04f 33ff 	mov.w	r3, #4294967295
  401e2e:	612b      	str	r3, [r5, #16]
	fs->last_clust = 0;
  401e30:	2300      	movs	r3, #0
  401e32:	60eb      	str	r3, [r5, #12]
	 	fs->fsi_flag = 0;
  401e34:	716b      	strb	r3, [r5, #5]
		fs->fsi_sector = bsect + LD_WORD(fs->win+BPB_FSInfo);
  401e36:	f895 3061 	ldrb.w	r3, [r5, #97]	; 0x61
  401e3a:	f895 2060 	ldrb.w	r2, [r5, #96]	; 0x60
  401e3e:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
  401e42:	4422      	add	r2, r4
  401e44:	616a      	str	r2, [r5, #20]
		if (disk_read(fs->drv, fs->win, fs->fsi_sector, 1) == RES_OK &&
  401e46:	2301      	movs	r3, #1
  401e48:	f105 0130 	add.w	r1, r5, #48	; 0x30
  401e4c:	7868      	ldrb	r0, [r5, #1]
  401e4e:	4c03      	ldr	r4, [pc, #12]	; (401e5c <chk_mounted+0x36c>)
  401e50:	47a0      	blx	r4
  401e52:	2800      	cmp	r0, #0
  401e54:	f43f af47 	beq.w	401ce6 <chk_mounted+0x1f6>
  401e58:	2603      	movs	r6, #3
  401e5a:	e78f      	b.n	401d7c <chk_mounted+0x28c>
  401e5c:	0040182d 	.word	0x0040182d

00401e60 <get_fileinfo>:
{
  401e60:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	p = fno->fname;
  401e64:	f101 0209 	add.w	r2, r1, #9
	if (dj->sect) {
  401e68:	6903      	ldr	r3, [r0, #16]
  401e6a:	2b00      	cmp	r3, #0
  401e6c:	d05e      	beq.n	401f2c <get_fileinfo+0xcc>
		dir = dj->dir;
  401e6e:	6944      	ldr	r4, [r0, #20]
		nt = dir[DIR_NTres];		/* NT flag */
  401e70:	f894 e00c 	ldrb.w	lr, [r4, #12]
			c = dir[i];
  401e74:	7823      	ldrb	r3, [r4, #0]
			if (c == ' ') break;
  401e76:	2b20      	cmp	r3, #32
  401e78:	d01d      	beq.n	401eb6 <get_fileinfo+0x56>
  401e7a:	4625      	mov	r5, r4
  401e7c:	f101 0711 	add.w	r7, r1, #17
			if (c == NDDE) c = (TCHAR)DDE;
  401e80:	f04f 08e5 	mov.w	r8, #229	; 0xe5
			if (_USE_LFN && (nt & NS_BODY) && IsUpper(c)) c += 0x20;
  401e84:	f00e 0c08 	and.w	ip, lr, #8
  401e88:	e008      	b.n	401e9c <get_fileinfo+0x3c>
			if (c == NDDE) c = (TCHAR)DDE;
  401e8a:	4643      	mov	r3, r8
			*p++ = c;
  401e8c:	f802 3b01 	strb.w	r3, [r2], #1
		for (i = 0; i < 8; i++) {	/* Copy name body */
  401e90:	42ba      	cmp	r2, r7
  401e92:	d010      	beq.n	401eb6 <get_fileinfo+0x56>
			c = dir[i];
  401e94:	f815 3f01 	ldrb.w	r3, [r5, #1]!
			if (c == ' ') break;
  401e98:	2b20      	cmp	r3, #32
  401e9a:	d00c      	beq.n	401eb6 <get_fileinfo+0x56>
			if (c == NDDE) c = (TCHAR)DDE;
  401e9c:	2b05      	cmp	r3, #5
  401e9e:	d0f4      	beq.n	401e8a <get_fileinfo+0x2a>
			if (_USE_LFN && (nt & NS_BODY) && IsUpper(c)) c += 0x20;
  401ea0:	f1bc 0f00 	cmp.w	ip, #0
  401ea4:	d0f2      	beq.n	401e8c <get_fileinfo+0x2c>
  401ea6:	f1a3 0641 	sub.w	r6, r3, #65	; 0x41
  401eaa:	b2f6      	uxtb	r6, r6
  401eac:	2e19      	cmp	r6, #25
  401eae:	d8ed      	bhi.n	401e8c <get_fileinfo+0x2c>
  401eb0:	3320      	adds	r3, #32
  401eb2:	b2db      	uxtb	r3, r3
  401eb4:	e7ea      	b.n	401e8c <get_fileinfo+0x2c>
		if (dir[8] != ' ') {		/* Copy name extension */
  401eb6:	7a23      	ldrb	r3, [r4, #8]
  401eb8:	2b20      	cmp	r3, #32
  401eba:	d020      	beq.n	401efe <get_fileinfo+0x9e>
			*p++ = '.';
  401ebc:	1c55      	adds	r5, r2, #1
  401ebe:	232e      	movs	r3, #46	; 0x2e
  401ec0:	7013      	strb	r3, [r2, #0]
				c = dir[i];
  401ec2:	7a23      	ldrb	r3, [r4, #8]
				if (c == ' ') break;
  401ec4:	2b20      	cmp	r3, #32
  401ec6:	d019      	beq.n	401efc <get_fileinfo+0x9c>
  401ec8:	f104 0708 	add.w	r7, r4, #8
  401ecc:	f102 0c04 	add.w	ip, r2, #4
  401ed0:	462a      	mov	r2, r5
				if (_USE_LFN && (nt & NS_EXT) && IsUpper(c)) c += 0x20;
  401ed2:	f00e 0510 	and.w	r5, lr, #16
  401ed6:	e007      	b.n	401ee8 <get_fileinfo+0x88>
				*p++ = c;
  401ed8:	f802 3b01 	strb.w	r3, [r2], #1
			for (i = 8; i < 11; i++) {
  401edc:	4562      	cmp	r2, ip
  401ede:	d00e      	beq.n	401efe <get_fileinfo+0x9e>
				c = dir[i];
  401ee0:	f817 3f01 	ldrb.w	r3, [r7, #1]!
				if (c == ' ') break;
  401ee4:	2b20      	cmp	r3, #32
  401ee6:	d00a      	beq.n	401efe <get_fileinfo+0x9e>
				if (_USE_LFN && (nt & NS_EXT) && IsUpper(c)) c += 0x20;
  401ee8:	2d00      	cmp	r5, #0
  401eea:	d0f5      	beq.n	401ed8 <get_fileinfo+0x78>
  401eec:	f1a3 0641 	sub.w	r6, r3, #65	; 0x41
  401ef0:	b2f6      	uxtb	r6, r6
  401ef2:	2e19      	cmp	r6, #25
  401ef4:	d8f0      	bhi.n	401ed8 <get_fileinfo+0x78>
  401ef6:	3320      	adds	r3, #32
  401ef8:	b2db      	uxtb	r3, r3
  401efa:	e7ed      	b.n	401ed8 <get_fileinfo+0x78>
			*p++ = '.';
  401efc:	462a      	mov	r2, r5
		fno->fattrib = dir[DIR_Attr];				/* Attribute */
  401efe:	7ae3      	ldrb	r3, [r4, #11]
  401f00:	720b      	strb	r3, [r1, #8]
		fno->fsize = LD_DWORD(dir+DIR_FileSize);	/* Size */
  401f02:	7fe5      	ldrb	r5, [r4, #31]
  401f04:	7fa3      	ldrb	r3, [r4, #30]
  401f06:	041b      	lsls	r3, r3, #16
  401f08:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
  401f0c:	7f25      	ldrb	r5, [r4, #28]
  401f0e:	432b      	orrs	r3, r5
  401f10:	7f65      	ldrb	r5, [r4, #29]
  401f12:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  401f16:	600b      	str	r3, [r1, #0]
		fno->fdate = LD_WORD(dir+DIR_WrtDate);		/* Date */
  401f18:	7e65      	ldrb	r5, [r4, #25]
  401f1a:	7e23      	ldrb	r3, [r4, #24]
  401f1c:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  401f20:	808b      	strh	r3, [r1, #4]
		fno->ftime = LD_WORD(dir+DIR_WrtTime);		/* Time */
  401f22:	7de5      	ldrb	r5, [r4, #23]
  401f24:	7da3      	ldrb	r3, [r4, #22]
  401f26:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
  401f2a:	80cb      	strh	r3, [r1, #6]
	*p = 0;		/* Terminate SFN str by a \0 */
  401f2c:	2300      	movs	r3, #0
  401f2e:	7013      	strb	r3, [r2, #0]
	if (fno->lfname && fno->lfsize) {
  401f30:	698f      	ldr	r7, [r1, #24]
  401f32:	b32f      	cbz	r7, 401f80 <get_fileinfo+0x120>
  401f34:	69cb      	ldr	r3, [r1, #28]
  401f36:	b31b      	cbz	r3, 401f80 <get_fileinfo+0x120>
		if (dj->sect && dj->lfn_idx != 0xFFFF) {/* Get LFN if available */
  401f38:	6903      	ldr	r3, [r0, #16]
  401f3a:	b1f3      	cbz	r3, 401f7a <get_fileinfo+0x11a>
  401f3c:	8c02      	ldrh	r2, [r0, #32]
  401f3e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  401f42:	429a      	cmp	r2, r3
  401f44:	d01e      	beq.n	401f84 <get_fileinfo+0x124>
			lfn = dj->lfn;
  401f46:	f8d0 801c 	ldr.w	r8, [r0, #28]
			while ((w = *lfn++) != 0) {			/* Get an LFN char */
  401f4a:	f8b8 0000 	ldrh.w	r0, [r8]
  401f4e:	b1d8      	cbz	r0, 401f88 <get_fileinfo+0x128>
  401f50:	460d      	mov	r5, r1
  401f52:	1e7e      	subs	r6, r7, #1
  401f54:	2400      	movs	r4, #0
				w = ff_convert(w, 0);			/* Unicode -> OEM conversion */
  401f56:	46a2      	mov	sl, r4
  401f58:	f8df 9038 	ldr.w	r9, [pc, #56]	; 401f94 <get_fileinfo+0x134>
  401f5c:	4651      	mov	r1, sl
  401f5e:	47c8      	blx	r9
				if (!w) { i = 0; break; }		/* Could not convert, no LFN */
  401f60:	b1a0      	cbz	r0, 401f8c <get_fileinfo+0x12c>
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* Buffer overflow, no LFN */
  401f62:	69eb      	ldr	r3, [r5, #28]
  401f64:	3b01      	subs	r3, #1
  401f66:	42a3      	cmp	r3, r4
  401f68:	d912      	bls.n	401f90 <get_fileinfo+0x130>
				tp[i++] = (TCHAR)w;
  401f6a:	3401      	adds	r4, #1
  401f6c:	f806 0f01 	strb.w	r0, [r6, #1]!
			while ((w = *lfn++) != 0) {			/* Get an LFN char */
  401f70:	f838 0014 	ldrh.w	r0, [r8, r4, lsl #1]
  401f74:	2800      	cmp	r0, #0
  401f76:	d1f1      	bne.n	401f5c <get_fileinfo+0xfc>
  401f78:	e000      	b.n	401f7c <get_fileinfo+0x11c>
		i = 0;
  401f7a:	2400      	movs	r4, #0
		tp[i] = 0;	/* Terminate the LFN str by a \0 */
  401f7c:	2300      	movs	r3, #0
  401f7e:	553b      	strb	r3, [r7, r4]
  401f80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
		i = 0;
  401f84:	2400      	movs	r4, #0
  401f86:	e7f9      	b.n	401f7c <get_fileinfo+0x11c>
  401f88:	2400      	movs	r4, #0
  401f8a:	e7f7      	b.n	401f7c <get_fileinfo+0x11c>
				if (!w) { i = 0; break; }		/* Could not convert, no LFN */
  401f8c:	2400      	movs	r4, #0
  401f8e:	e7f5      	b.n	401f7c <get_fileinfo+0x11c>
				if (i >= fno->lfsize - 1) { i = 0; break; }	/* Buffer overflow, no LFN */
  401f90:	2400      	movs	r4, #0
  401f92:	e7f3      	b.n	401f7c <get_fileinfo+0x11c>
  401f94:	004033e9 	.word	0x004033e9

00401f98 <move_window>:
{
  401f98:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	wsect = fs->winsect;
  401f9c:	6ac7      	ldr	r7, [r0, #44]	; 0x2c
	if (wsect != sector) {	/* Changed current window */
  401f9e:	428f      	cmp	r7, r1
  401fa0:	d035      	beq.n	40200e <move_window+0x76>
  401fa2:	460e      	mov	r6, r1
  401fa4:	4604      	mov	r4, r0
		if (fs->wflag) {	/* Write back dirty window if needed */
  401fa6:	7903      	ldrb	r3, [r0, #4]
  401fa8:	b91b      	cbnz	r3, 401fb2 <move_window+0x1a>
		if (sector) {
  401faa:	bb2e      	cbnz	r6, 401ff8 <move_window+0x60>
	return FR_OK;
  401fac:	2000      	movs	r0, #0
  401fae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
			if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK)
  401fb2:	f100 0830 	add.w	r8, r0, #48	; 0x30
  401fb6:	2301      	movs	r3, #1
  401fb8:	463a      	mov	r2, r7
  401fba:	4641      	mov	r1, r8
  401fbc:	7840      	ldrb	r0, [r0, #1]
  401fbe:	4d18      	ldr	r5, [pc, #96]	; (402020 <move_window+0x88>)
  401fc0:	47a8      	blx	r5
  401fc2:	bb38      	cbnz	r0, 402014 <move_window+0x7c>
			fs->wflag = 0;
  401fc4:	2300      	movs	r3, #0
  401fc6:	7123      	strb	r3, [r4, #4]
			if (wsect < (fs->fatbase + fs->fsize)) {	/* In FAT area */
  401fc8:	6a23      	ldr	r3, [r4, #32]
  401fca:	69e2      	ldr	r2, [r4, #28]
  401fcc:	4413      	add	r3, r2
  401fce:	429f      	cmp	r7, r3
  401fd0:	d2eb      	bcs.n	401faa <move_window+0x12>
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  401fd2:	78e5      	ldrb	r5, [r4, #3]
  401fd4:	2d01      	cmp	r5, #1
  401fd6:	d9e8      	bls.n	401faa <move_window+0x12>
					disk_write(fs->drv, fs->win, wsect, 1);
  401fd8:	f04f 0a01 	mov.w	sl, #1
  401fdc:	f8df 9040 	ldr.w	r9, [pc, #64]	; 402020 <move_window+0x88>
					wsect += fs->fsize;
  401fe0:	69e3      	ldr	r3, [r4, #28]
  401fe2:	441f      	add	r7, r3
					disk_write(fs->drv, fs->win, wsect, 1);
  401fe4:	4653      	mov	r3, sl
  401fe6:	463a      	mov	r2, r7
  401fe8:	4641      	mov	r1, r8
  401fea:	7860      	ldrb	r0, [r4, #1]
  401fec:	47c8      	blx	r9
				for (nf = fs->n_fats; nf > 1; nf--) {	/* Reflect the change to all FAT copies */
  401fee:	3d01      	subs	r5, #1
  401ff0:	b2ed      	uxtb	r5, r5
  401ff2:	2d01      	cmp	r5, #1
  401ff4:	d1f4      	bne.n	401fe0 <move_window+0x48>
  401ff6:	e7d8      	b.n	401faa <move_window+0x12>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK)
  401ff8:	2301      	movs	r3, #1
  401ffa:	4632      	mov	r2, r6
  401ffc:	f104 0130 	add.w	r1, r4, #48	; 0x30
  402000:	7860      	ldrb	r0, [r4, #1]
  402002:	4d08      	ldr	r5, [pc, #32]	; (402024 <move_window+0x8c>)
  402004:	47a8      	blx	r5
  402006:	b940      	cbnz	r0, 40201a <move_window+0x82>
			fs->winsect = sector;
  402008:	62e6      	str	r6, [r4, #44]	; 0x2c
  40200a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	return FR_OK;
  40200e:	2000      	movs	r0, #0
  402010:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  402014:	2001      	movs	r0, #1
  402016:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				return FR_DISK_ERR;
  40201a:	2001      	movs	r0, #1
}
  40201c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402020:	0040189d 	.word	0x0040189d
  402024:	0040182d 	.word	0x0040182d

00402028 <get_fat>:
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  402028:	2901      	cmp	r1, #1
  40202a:	d96a      	bls.n	402102 <get_fat+0xda>
{
  40202c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (clst < 2 || clst >= fs->n_fatent)	/* Chack range */
  40202e:	6983      	ldr	r3, [r0, #24]
  402030:	4299      	cmp	r1, r3
  402032:	d268      	bcs.n	402106 <get_fat+0xde>
  402034:	460c      	mov	r4, r1
  402036:	4606      	mov	r6, r0
	switch (fs->fs_type) {
  402038:	7803      	ldrb	r3, [r0, #0]
  40203a:	2b02      	cmp	r3, #2
  40203c:	d02f      	beq.n	40209e <get_fat+0x76>
  40203e:	2b03      	cmp	r3, #3
  402040:	d041      	beq.n	4020c6 <get_fat+0x9e>
  402042:	2b01      	cmp	r3, #1
  402044:	d002      	beq.n	40204c <get_fat+0x24>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  402046:	f04f 30ff 	mov.w	r0, #4294967295
  40204a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		bc = (UINT)clst; bc += bc / 2;
  40204c:	eb01 0751 	add.w	r7, r1, r1, lsr #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  402050:	6a01      	ldr	r1, [r0, #32]
  402052:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402056:	4b2d      	ldr	r3, [pc, #180]	; (40210c <get_fat+0xe4>)
  402058:	4798      	blx	r3
  40205a:	b110      	cbz	r0, 402062 <get_fat+0x3a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  40205c:	f04f 30ff 	mov.w	r0, #4294967295
  402060:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc = fs->win[bc % SS(fs)]; bc++;
  402062:	f3c7 0308 	ubfx	r3, r7, #0, #9
  402066:	4433      	add	r3, r6
  402068:	f893 5030 	ldrb.w	r5, [r3, #48]	; 0x30
  40206c:	3701      	adds	r7, #1
		if (move_window(fs, fs->fatbase + (bc / SS(fs)))) break;
  40206e:	6a31      	ldr	r1, [r6, #32]
  402070:	eb01 2157 	add.w	r1, r1, r7, lsr #9
  402074:	4630      	mov	r0, r6
  402076:	4b25      	ldr	r3, [pc, #148]	; (40210c <get_fat+0xe4>)
  402078:	4798      	blx	r3
  40207a:	b110      	cbz	r0, 402082 <get_fat+0x5a>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  40207c:	f04f 30ff 	mov.w	r0, #4294967295
  402080:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		wc |= fs->win[bc % SS(fs)] << 8;
  402082:	f3c7 0708 	ubfx	r7, r7, #0, #9
  402086:	19f0      	adds	r0, r6, r7
  402088:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  40208c:	ea45 2000 	orr.w	r0, r5, r0, lsl #8
		return (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
  402090:	f014 0f01 	tst.w	r4, #1
  402094:	bf14      	ite	ne
  402096:	0900      	lsrne	r0, r0, #4
  402098:	f3c0 000b 	ubfxeq	r0, r0, #0, #12
  40209c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)))) break;
  40209e:	6a01      	ldr	r1, [r0, #32]
  4020a0:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  4020a4:	4b19      	ldr	r3, [pc, #100]	; (40210c <get_fat+0xe4>)
  4020a6:	4798      	blx	r3
  4020a8:	b110      	cbz	r0, 4020b0 <get_fat+0x88>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4020aa:	f04f 30ff 	mov.w	r0, #4294967295
  4020ae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 2 % SS(fs)];
  4020b0:	0060      	lsls	r0, r4, #1
  4020b2:	f400 70ff 	and.w	r0, r0, #510	; 0x1fe
		return LD_WORD(p);
  4020b6:	4430      	add	r0, r6
  4020b8:	f890 3031 	ldrb.w	r3, [r0, #49]	; 0x31
  4020bc:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  4020c0:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4020c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)))) break;
  4020c6:	6a01      	ldr	r1, [r0, #32]
  4020c8:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  4020cc:	4b0f      	ldr	r3, [pc, #60]	; (40210c <get_fat+0xe4>)
  4020ce:	4798      	blx	r3
  4020d0:	b110      	cbz	r0, 4020d8 <get_fat+0xb0>
	return 0xFFFFFFFF;	/* An error occurred at the disk I/O layer */
  4020d2:	f04f 30ff 	mov.w	r0, #4294967295
}
  4020d6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		p = &fs->win[clst * 4 % SS(fs)];
  4020d8:	00a0      	lsls	r0, r4, #2
  4020da:	f400 70fe 	and.w	r0, r0, #508	; 0x1fc
  4020de:	f100 0230 	add.w	r2, r0, #48	; 0x30
  4020e2:	4432      	add	r2, r6
		return LD_DWORD(p) & 0x0FFFFFFF;
  4020e4:	78d1      	ldrb	r1, [r2, #3]
  4020e6:	7893      	ldrb	r3, [r2, #2]
  4020e8:	041b      	lsls	r3, r3, #16
  4020ea:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
  4020ee:	4430      	add	r0, r6
  4020f0:	f890 0030 	ldrb.w	r0, [r0, #48]	; 0x30
  4020f4:	4318      	orrs	r0, r3
  4020f6:	7853      	ldrb	r3, [r2, #1]
  4020f8:	ea40 2003 	orr.w	r0, r0, r3, lsl #8
  4020fc:	f020 4070 	bic.w	r0, r0, #4026531840	; 0xf0000000
  402100:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return 1;
  402102:	2001      	movs	r0, #1
  402104:	4770      	bx	lr
  402106:	2001      	movs	r0, #1
  402108:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40210a:	bf00      	nop
  40210c:	00401f99 	.word	0x00401f99

00402110 <dir_sdi>:
{
  402110:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  402112:	4605      	mov	r5, r0
  402114:	460c      	mov	r4, r1
	dj->index = idx;
  402116:	80c1      	strh	r1, [r0, #6]
	clst = dj->sclust;
  402118:	6881      	ldr	r1, [r0, #8]
	if (clst == 1 || clst >= dj->fs->n_fatent)	/* Check start cluster range */
  40211a:	2901      	cmp	r1, #1
  40211c:	d03d      	beq.n	40219a <dir_sdi+0x8a>
  40211e:	6803      	ldr	r3, [r0, #0]
  402120:	699a      	ldr	r2, [r3, #24]
  402122:	4291      	cmp	r1, r2
  402124:	d301      	bcc.n	40212a <dir_sdi+0x1a>
		return FR_INT_ERR;
  402126:	2002      	movs	r0, #2
  402128:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	if (!clst && dj->fs->fs_type == FS_FAT32)	/* Replace cluster# 0 with root cluster# if in FAT32 */
  40212a:	b961      	cbnz	r1, 402146 <dir_sdi+0x36>
  40212c:	781a      	ldrb	r2, [r3, #0]
  40212e:	2a03      	cmp	r2, #3
  402130:	d006      	beq.n	402140 <dir_sdi+0x30>
		dj->clust = clst;
  402132:	2200      	movs	r2, #0
  402134:	60ea      	str	r2, [r5, #12]
		if (idx >= dj->fs->n_rootdir)		/* Index is out of range */
  402136:	891a      	ldrh	r2, [r3, #8]
  402138:	42a2      	cmp	r2, r4
  40213a:	d821      	bhi.n	402180 <dir_sdi+0x70>
			return FR_INT_ERR;
  40213c:	2002      	movs	r0, #2
  40213e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		clst = dj->fs->dirbase;
  402140:	6a59      	ldr	r1, [r3, #36]	; 0x24
	if (clst == 0) {	/* Static table (root-dir in FAT12/16) */
  402142:	2900      	cmp	r1, #0
  402144:	d0f5      	beq.n	402132 <dir_sdi+0x22>
		ic = SS(dj->fs) / SZ_DIR * dj->fs->csize;	/* Entries per cluster */
  402146:	789e      	ldrb	r6, [r3, #2]
  402148:	0136      	lsls	r6, r6, #4
		while (idx >= ic) {	/* Follow cluster chain */
  40214a:	42b4      	cmp	r4, r6
  40214c:	d310      	bcc.n	402170 <dir_sdi+0x60>
			clst = get_fat(dj->fs, clst);				/* Get next cluster */
  40214e:	4f17      	ldr	r7, [pc, #92]	; (4021ac <dir_sdi+0x9c>)
  402150:	6828      	ldr	r0, [r5, #0]
  402152:	47b8      	blx	r7
  402154:	4601      	mov	r1, r0
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  402156:	f1b0 3fff 	cmp.w	r0, #4294967295
  40215a:	d020      	beq.n	40219e <dir_sdi+0x8e>
			if (clst < 2 || clst >= dj->fs->n_fatent)	/* Reached to end of table or int error */
  40215c:	2801      	cmp	r0, #1
  40215e:	d920      	bls.n	4021a2 <dir_sdi+0x92>
  402160:	682b      	ldr	r3, [r5, #0]
  402162:	699b      	ldr	r3, [r3, #24]
  402164:	4298      	cmp	r0, r3
  402166:	d21e      	bcs.n	4021a6 <dir_sdi+0x96>
			idx -= ic;
  402168:	1ba4      	subs	r4, r4, r6
  40216a:	b2a4      	uxth	r4, r4
		while (idx >= ic) {	/* Follow cluster chain */
  40216c:	42a6      	cmp	r6, r4
  40216e:	d9ef      	bls.n	402150 <dir_sdi+0x40>
		dj->clust = clst;
  402170:	60e9      	str	r1, [r5, #12]
		dj->sect = clust2sect(dj->fs, clst) + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  402172:	6828      	ldr	r0, [r5, #0]
  402174:	4b0e      	ldr	r3, [pc, #56]	; (4021b0 <dir_sdi+0xa0>)
  402176:	4798      	blx	r3
  402178:	eb00 1014 	add.w	r0, r0, r4, lsr #4
  40217c:	6128      	str	r0, [r5, #16]
  40217e:	e003      	b.n	402188 <dir_sdi+0x78>
		dj->sect = dj->fs->dirbase + idx / (SS(dj->fs) / SZ_DIR);	/* Sector# */
  402180:	6a5b      	ldr	r3, [r3, #36]	; 0x24
  402182:	eb03 1314 	add.w	r3, r3, r4, lsr #4
  402186:	612b      	str	r3, [r5, #16]
	dj->dir = dj->fs->win + (idx % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;	/* Ptr to the entry in the sector */
  402188:	682b      	ldr	r3, [r5, #0]
  40218a:	3330      	adds	r3, #48	; 0x30
  40218c:	f004 040f 	and.w	r4, r4, #15
  402190:	eb03 1444 	add.w	r4, r3, r4, lsl #5
  402194:	616c      	str	r4, [r5, #20]
	return FR_OK;	/* Seek succeeded */
  402196:	2000      	movs	r0, #0
  402198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		return FR_INT_ERR;
  40219a:	2002      	movs	r0, #2
  40219c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
  40219e:	2001      	movs	r0, #1
  4021a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
				return FR_INT_ERR;
  4021a2:	2002      	movs	r0, #2
  4021a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021a6:	2002      	movs	r0, #2
}
  4021a8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4021aa:	bf00      	nop
  4021ac:	00402029 	.word	0x00402029
  4021b0:	004019f7 	.word	0x004019f7

004021b4 <put_fat>:
{
  4021b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4021b8:	2901      	cmp	r1, #1
  4021ba:	f240 808f 	bls.w	4022dc <put_fat+0x128>
  4021be:	6983      	ldr	r3, [r0, #24]
  4021c0:	4299      	cmp	r1, r3
  4021c2:	d301      	bcc.n	4021c8 <put_fat+0x14>
		res = FR_INT_ERR;
  4021c4:	2702      	movs	r7, #2
	return res;
  4021c6:	e08a      	b.n	4022de <put_fat+0x12a>
  4021c8:	4615      	mov	r5, r2
  4021ca:	460c      	mov	r4, r1
  4021cc:	4606      	mov	r6, r0
		switch (fs->fs_type) {
  4021ce:	7803      	ldrb	r3, [r0, #0]
  4021d0:	2b02      	cmp	r3, #2
  4021d2:	d04e      	beq.n	402272 <put_fat+0xbe>
  4021d4:	2b03      	cmp	r3, #3
  4021d6:	d05f      	beq.n	402298 <put_fat+0xe4>
  4021d8:	2b01      	cmp	r3, #1
  4021da:	d003      	beq.n	4021e4 <put_fat+0x30>
			res = FR_INT_ERR;
  4021dc:	2702      	movs	r7, #2
		fs->wflag = 1;
  4021de:	2301      	movs	r3, #1
  4021e0:	7133      	strb	r3, [r6, #4]
  4021e2:	e07c      	b.n	4022de <put_fat+0x12a>
			bc = clst; bc += bc / 2;
  4021e4:	eb01 0851 	add.w	r8, r1, r1, lsr #1
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4021e8:	6a01      	ldr	r1, [r0, #32]
  4021ea:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  4021ee:	4b3d      	ldr	r3, [pc, #244]	; (4022e4 <put_fat+0x130>)
  4021f0:	4798      	blx	r3
			if (res != FR_OK) break;
  4021f2:	4607      	mov	r7, r0
  4021f4:	2800      	cmp	r0, #0
  4021f6:	d1f2      	bne.n	4021de <put_fat+0x2a>
			p = &fs->win[bc % SS(fs)];
  4021f8:	f3c8 0308 	ubfx	r3, r8, #0, #9
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  4021fc:	f014 0f01 	tst.w	r4, #1
  402200:	d01c      	beq.n	40223c <put_fat+0x88>
  402202:	4433      	add	r3, r6
  402204:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
  402208:	f002 020f 	and.w	r2, r2, #15
  40220c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  402210:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
			bc++;
  402214:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  402218:	2301      	movs	r3, #1
  40221a:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40221c:	6a31      	ldr	r1, [r6, #32]
  40221e:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402222:	4630      	mov	r0, r6
  402224:	4b2f      	ldr	r3, [pc, #188]	; (4022e4 <put_fat+0x130>)
  402226:	4798      	blx	r3
			if (res != FR_OK) break;
  402228:	2800      	cmp	r0, #0
  40222a:	d153      	bne.n	4022d4 <put_fat+0x120>
			p = &fs->win[bc % SS(fs)];
  40222c:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  402230:	f3c5 1207 	ubfx	r2, r5, #4, #8
  402234:	44b0      	add	r8, r6
  402236:	f888 2030 	strb.w	r2, [r8, #48]	; 0x30
			break;
  40223a:	e7d0      	b.n	4021de <put_fat+0x2a>
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
  40223c:	4433      	add	r3, r6
  40223e:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
			bc++;
  402242:	f108 0801 	add.w	r8, r8, #1
			fs->wflag = 1;
  402246:	2301      	movs	r3, #1
  402248:	7133      	strb	r3, [r6, #4]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  40224a:	6a31      	ldr	r1, [r6, #32]
  40224c:	eb01 2158 	add.w	r1, r1, r8, lsr #9
  402250:	4630      	mov	r0, r6
  402252:	4b24      	ldr	r3, [pc, #144]	; (4022e4 <put_fat+0x130>)
  402254:	4798      	blx	r3
			if (res != FR_OK) break;
  402256:	2800      	cmp	r0, #0
  402258:	d13e      	bne.n	4022d8 <put_fat+0x124>
			p = &fs->win[bc % SS(fs)];
  40225a:	f3c8 0808 	ubfx	r8, r8, #0, #9
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
  40225e:	eb06 0308 	add.w	r3, r6, r8
  402262:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
  402266:	f023 030f 	bic.w	r3, r3, #15
  40226a:	f3c5 2203 	ubfx	r2, r5, #8, #4
  40226e:	431a      	orrs	r2, r3
  402270:	e7e0      	b.n	402234 <put_fat+0x80>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
  402272:	6a01      	ldr	r1, [r0, #32]
  402274:	eb01 2114 	add.w	r1, r1, r4, lsr #8
  402278:	4b1a      	ldr	r3, [pc, #104]	; (4022e4 <put_fat+0x130>)
  40227a:	4798      	blx	r3
			if (res != FR_OK) break;
  40227c:	4607      	mov	r7, r0
  40227e:	2800      	cmp	r0, #0
  402280:	d1ad      	bne.n	4021de <put_fat+0x2a>
			p = &fs->win[clst * 2 % SS(fs)];
  402282:	0063      	lsls	r3, r4, #1
  402284:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
			ST_WORD(p, (WORD)val);
  402288:	4433      	add	r3, r6
  40228a:	f883 5030 	strb.w	r5, [r3, #48]	; 0x30
  40228e:	f3c5 2207 	ubfx	r2, r5, #8, #8
  402292:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
			break;
  402296:	e7a2      	b.n	4021de <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
  402298:	6a01      	ldr	r1, [r0, #32]
  40229a:	eb01 11d4 	add.w	r1, r1, r4, lsr #7
  40229e:	4b11      	ldr	r3, [pc, #68]	; (4022e4 <put_fat+0x130>)
  4022a0:	4798      	blx	r3
			if (res != FR_OK) break;
  4022a2:	4607      	mov	r7, r0
  4022a4:	2800      	cmp	r0, #0
  4022a6:	d19a      	bne.n	4021de <put_fat+0x2a>
			p = &fs->win[clst * 4 % SS(fs)];
  4022a8:	00a1      	lsls	r1, r4, #2
  4022aa:	f401 71fe 	and.w	r1, r1, #508	; 0x1fc
  4022ae:	f101 0330 	add.w	r3, r1, #48	; 0x30
  4022b2:	4433      	add	r3, r6
			val |= LD_DWORD(p) & 0xF0000000;
  4022b4:	78da      	ldrb	r2, [r3, #3]
  4022b6:	0612      	lsls	r2, r2, #24
  4022b8:	4431      	add	r1, r6
  4022ba:	f002 4270 	and.w	r2, r2, #4026531840	; 0xf0000000
  4022be:	432a      	orrs	r2, r5
			ST_DWORD(p, val);
  4022c0:	f881 2030 	strb.w	r2, [r1, #48]	; 0x30
  4022c4:	f3c2 2107 	ubfx	r1, r2, #8, #8
  4022c8:	7059      	strb	r1, [r3, #1]
  4022ca:	0c11      	lsrs	r1, r2, #16
  4022cc:	7099      	strb	r1, [r3, #2]
  4022ce:	0e12      	lsrs	r2, r2, #24
  4022d0:	70da      	strb	r2, [r3, #3]
			break;
  4022d2:	e784      	b.n	4021de <put_fat+0x2a>
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
  4022d4:	4607      	mov	r7, r0
  4022d6:	e782      	b.n	4021de <put_fat+0x2a>
  4022d8:	4607      	mov	r7, r0
  4022da:	e780      	b.n	4021de <put_fat+0x2a>
		res = FR_INT_ERR;
  4022dc:	2702      	movs	r7, #2
}
  4022de:	4638      	mov	r0, r7
  4022e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4022e4:	00401f99 	.word	0x00401f99

004022e8 <create_chain>:
{
  4022e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4022ec:	4605      	mov	r5, r0
	if (clst == 0) {		/* Create a new chain */
  4022ee:	4688      	mov	r8, r1
  4022f0:	b941      	cbnz	r1, 402304 <create_chain+0x1c>
		scl = fs->last_clust;			/* Get suggested start point */
  4022f2:	68c6      	ldr	r6, [r0, #12]
		if (!scl || scl >= fs->n_fatent) scl = 1;
  4022f4:	b186      	cbz	r6, 402318 <create_chain+0x30>
  4022f6:	6983      	ldr	r3, [r0, #24]
  4022f8:	429e      	cmp	r6, r3
  4022fa:	bf28      	it	cs
  4022fc:	2601      	movcs	r6, #1
	ncl = scl;				/* Start cluster */
  4022fe:	4634      	mov	r4, r6
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  402300:	4f27      	ldr	r7, [pc, #156]	; (4023a0 <create_chain+0xb8>)
  402302:	e017      	b.n	402334 <create_chain+0x4c>
		cs = get_fat(fs, clst);			/* Check the cluster status */
  402304:	4b26      	ldr	r3, [pc, #152]	; (4023a0 <create_chain+0xb8>)
  402306:	4798      	blx	r3
  402308:	4603      	mov	r3, r0
		if (cs < 2) return 1;			/* It is an invalid cluster */
  40230a:	2801      	cmp	r0, #1
  40230c:	d93e      	bls.n	40238c <create_chain+0xa4>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
  40230e:	69aa      	ldr	r2, [r5, #24]
  402310:	4290      	cmp	r0, r2
  402312:	d340      	bcc.n	402396 <create_chain+0xae>
		scl = clst;
  402314:	4646      	mov	r6, r8
  402316:	e7f2      	b.n	4022fe <create_chain+0x16>
		if (!scl || scl >= fs->n_fatent) scl = 1;
  402318:	2601      	movs	r6, #1
  40231a:	e7f0      	b.n	4022fe <create_chain+0x16>
		cs = get_fat(fs, ncl);			/* Get the cluster status */
  40231c:	4621      	mov	r1, r4
  40231e:	4628      	mov	r0, r5
  402320:	47b8      	blx	r7
		if (cs == 0) break;				/* Found a free cluster */
  402322:	4603      	mov	r3, r0
  402324:	b170      	cbz	r0, 402344 <create_chain+0x5c>
		if (cs == 0xFFFFFFFF || cs == 1)/* An error occurred */
  402326:	f1b0 3fff 	cmp.w	r0, #4294967295
  40232a:	d034      	beq.n	402396 <create_chain+0xae>
  40232c:	2801      	cmp	r0, #1
  40232e:	d032      	beq.n	402396 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  402330:	42b4      	cmp	r4, r6
  402332:	d02f      	beq.n	402394 <create_chain+0xac>
		ncl++;							/* Next cluster */
  402334:	3401      	adds	r4, #1
		if (ncl >= fs->n_fatent) {		/* Wrap around */
  402336:	69ab      	ldr	r3, [r5, #24]
  402338:	429c      	cmp	r4, r3
  40233a:	d3ef      	bcc.n	40231c <create_chain+0x34>
			if (ncl > scl) return 0;	/* No free cluster */
  40233c:	2e01      	cmp	r6, #1
  40233e:	d927      	bls.n	402390 <create_chain+0xa8>
			ncl = 2;
  402340:	2402      	movs	r4, #2
  402342:	e7eb      	b.n	40231c <create_chain+0x34>
	res = put_fat(fs, ncl, 0x0FFFFFFF);	/* Mark the new cluster "last link" */
  402344:	f06f 4270 	mvn.w	r2, #4026531840	; 0xf0000000
  402348:	4621      	mov	r1, r4
  40234a:	4628      	mov	r0, r5
  40234c:	4b15      	ldr	r3, [pc, #84]	; (4023a4 <create_chain+0xbc>)
  40234e:	4798      	blx	r3
	if (res == FR_OK && clst != 0) {
  402350:	4603      	mov	r3, r0
  402352:	b910      	cbnz	r0, 40235a <create_chain+0x72>
  402354:	f1b8 0f00 	cmp.w	r8, #0
  402358:	d10b      	bne.n	402372 <create_chain+0x8a>
	if (res == FR_OK) {
  40235a:	b98b      	cbnz	r3, 402380 <create_chain+0x98>
		fs->last_clust = ncl;			/* Update FSINFO */
  40235c:	60ec      	str	r4, [r5, #12]
		if (fs->free_clust != 0xFFFFFFFF) {
  40235e:	692b      	ldr	r3, [r5, #16]
  402360:	f1b3 3fff 	cmp.w	r3, #4294967295
  402364:	d01a      	beq.n	40239c <create_chain+0xb4>
			fs->free_clust--;
  402366:	3b01      	subs	r3, #1
  402368:	612b      	str	r3, [r5, #16]
			fs->fsi_flag = 1;
  40236a:	2301      	movs	r3, #1
  40236c:	716b      	strb	r3, [r5, #5]
  40236e:	4623      	mov	r3, r4
  402370:	e011      	b.n	402396 <create_chain+0xae>
		res = put_fat(fs, clst, ncl);	/* Link it to the previous one if needed */
  402372:	4622      	mov	r2, r4
  402374:	4641      	mov	r1, r8
  402376:	4628      	mov	r0, r5
  402378:	4b0a      	ldr	r3, [pc, #40]	; (4023a4 <create_chain+0xbc>)
  40237a:	4798      	blx	r3
  40237c:	4603      	mov	r3, r0
  40237e:	e7ec      	b.n	40235a <create_chain+0x72>
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;
  402380:	2b01      	cmp	r3, #1
  402382:	bf0c      	ite	eq
  402384:	f04f 33ff 	moveq.w	r3, #4294967295
  402388:	2301      	movne	r3, #1
  40238a:	e004      	b.n	402396 <create_chain+0xae>
		if (cs < 2) return 1;			/* It is an invalid cluster */
  40238c:	2301      	movs	r3, #1
  40238e:	e002      	b.n	402396 <create_chain+0xae>
			if (ncl > scl) return 0;	/* No free cluster */
  402390:	2300      	movs	r3, #0
  402392:	e000      	b.n	402396 <create_chain+0xae>
		if (ncl == scl) return 0;		/* No free cluster */
  402394:	2300      	movs	r3, #0
}
  402396:	4618      	mov	r0, r3
  402398:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40239c:	4623      	mov	r3, r4
  40239e:	e7fa      	b.n	402396 <create_chain+0xae>
  4023a0:	00402029 	.word	0x00402029
  4023a4:	004021b5 	.word	0x004021b5

004023a8 <remove_chain>:
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4023a8:	2901      	cmp	r1, #1
  4023aa:	d92e      	bls.n	40240a <remove_chain+0x62>
{
  4023ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4023b0:	4604      	mov	r4, r0
  4023b2:	460e      	mov	r6, r1
	if (clst < 2 || clst >= fs->n_fatent) {	/* Check range */
  4023b4:	6983      	ldr	r3, [r0, #24]
  4023b6:	4299      	cmp	r1, r3
  4023b8:	d303      	bcc.n	4023c2 <remove_chain+0x1a>
		res = FR_INT_ERR;
  4023ba:	2202      	movs	r2, #2
}
  4023bc:	4610      	mov	r0, r2
  4023be:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4023c2:	4f16      	ldr	r7, [pc, #88]	; (40241c <remove_chain+0x74>)
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4023c4:	f04f 0900 	mov.w	r9, #0
  4023c8:	f8df 8054 	ldr.w	r8, [pc, #84]	; 402420 <remove_chain+0x78>
  4023cc:	e003      	b.n	4023d6 <remove_chain+0x2e>
  4023ce:	462e      	mov	r6, r5
		while (clst < fs->n_fatent) {			/* Not a last link? */
  4023d0:	69a3      	ldr	r3, [r4, #24]
  4023d2:	42ab      	cmp	r3, r5
  4023d4:	d9f2      	bls.n	4023bc <remove_chain+0x14>
			nxt = get_fat(fs, clst);			/* Get cluster status */
  4023d6:	4631      	mov	r1, r6
  4023d8:	4620      	mov	r0, r4
  4023da:	47b8      	blx	r7
			if (nxt == 0) break;				/* Empty cluster? */
  4023dc:	4605      	mov	r5, r0
  4023de:	b1b8      	cbz	r0, 402410 <remove_chain+0x68>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  4023e0:	2801      	cmp	r0, #1
  4023e2:	d017      	beq.n	402414 <remove_chain+0x6c>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  4023e4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4023e8:	d016      	beq.n	402418 <remove_chain+0x70>
			res = put_fat(fs, clst, 0);			/* Mark the cluster "empty" */
  4023ea:	464a      	mov	r2, r9
  4023ec:	4631      	mov	r1, r6
  4023ee:	4620      	mov	r0, r4
  4023f0:	47c0      	blx	r8
			if (res != FR_OK) break;
  4023f2:	4602      	mov	r2, r0
  4023f4:	2800      	cmp	r0, #0
  4023f6:	d1e1      	bne.n	4023bc <remove_chain+0x14>
			if (fs->free_clust != 0xFFFFFFFF) {	/* Update FSInfo */
  4023f8:	6923      	ldr	r3, [r4, #16]
  4023fa:	f1b3 3fff 	cmp.w	r3, #4294967295
  4023fe:	d0e6      	beq.n	4023ce <remove_chain+0x26>
				fs->free_clust++;
  402400:	3301      	adds	r3, #1
  402402:	6123      	str	r3, [r4, #16]
				fs->fsi_flag = 1;
  402404:	2301      	movs	r3, #1
  402406:	7163      	strb	r3, [r4, #5]
  402408:	e7e1      	b.n	4023ce <remove_chain+0x26>
		res = FR_INT_ERR;
  40240a:	2202      	movs	r2, #2
}
  40240c:	4610      	mov	r0, r2
  40240e:	4770      	bx	lr
  402410:	2200      	movs	r2, #0
  402412:	e7d3      	b.n	4023bc <remove_chain+0x14>
			if (nxt == 1) { res = FR_INT_ERR; break; }	/* Internal error? */
  402414:	2202      	movs	r2, #2
  402416:	e7d1      	b.n	4023bc <remove_chain+0x14>
			if (nxt == 0xFFFFFFFF) { res = FR_DISK_ERR; break; }	/* Disk error? */
  402418:	2201      	movs	r2, #1
  40241a:	e7cf      	b.n	4023bc <remove_chain+0x14>
  40241c:	00402029 	.word	0x00402029
  402420:	004021b5 	.word	0x004021b5

00402424 <dir_next>:
{
  402424:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
	i = dj->index + 1;
  402428:	88c4      	ldrh	r4, [r0, #6]
  40242a:	3401      	adds	r4, #1
  40242c:	b2a4      	uxth	r4, r4
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  40242e:	b914      	cbnz	r4, 402436 <dir_next+0x12>
		return FR_NO_FILE;
  402430:	2004      	movs	r0, #4
  402432:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
	if (!i || !dj->sect)	/* Report EOT when index has reached 65535 */
  402436:	6903      	ldr	r3, [r0, #16]
  402438:	b913      	cbnz	r3, 402440 <dir_next+0x1c>
		return FR_NO_FILE;
  40243a:	2004      	movs	r0, #4
  40243c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402440:	460e      	mov	r6, r1
  402442:	4605      	mov	r5, r0
	if (!(i % (SS(dj->fs) / SZ_DIR))) {	/* Sector changed? */
  402444:	f014 070f 	ands.w	r7, r4, #15
  402448:	d110      	bne.n	40246c <dir_next+0x48>
		dj->sect++;					/* Next sector */
  40244a:	3301      	adds	r3, #1
  40244c:	6103      	str	r3, [r0, #16]
		if (dj->clust == 0) {	/* Static table */
  40244e:	68c1      	ldr	r1, [r0, #12]
  402450:	b931      	cbnz	r1, 402460 <dir_next+0x3c>
			if (i >= dj->fs->n_rootdir)	/* Report EOT when end of table */
  402452:	6803      	ldr	r3, [r0, #0]
  402454:	891b      	ldrh	r3, [r3, #8]
  402456:	42a3      	cmp	r3, r4
  402458:	d808      	bhi.n	40246c <dir_next+0x48>
				return FR_NO_FILE;
  40245a:	2004      	movs	r0, #4
  40245c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (((i / (SS(dj->fs) / SZ_DIR)) & (dj->fs->csize - 1)) == 0) {	/* Cluster changed? */
  402460:	6800      	ldr	r0, [r0, #0]
  402462:	7883      	ldrb	r3, [r0, #2]
  402464:	3b01      	subs	r3, #1
  402466:	ea13 1314 	ands.w	r3, r3, r4, lsr #4
  40246a:	d008      	beq.n	40247e <dir_next+0x5a>
	dj->index = i;
  40246c:	80ec      	strh	r4, [r5, #6]
	dj->dir = dj->fs->win + (i % (SS(dj->fs) / SZ_DIR)) * SZ_DIR;
  40246e:	682b      	ldr	r3, [r5, #0]
  402470:	3330      	adds	r3, #48	; 0x30
  402472:	eb03 1347 	add.w	r3, r3, r7, lsl #5
  402476:	616b      	str	r3, [r5, #20]
	return FR_OK;
  402478:	2000      	movs	r0, #0
  40247a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				clst = get_fat(dj->fs, dj->clust);				/* Get next cluster */
  40247e:	4b32      	ldr	r3, [pc, #200]	; (402548 <dir_next+0x124>)
  402480:	4798      	blx	r3
  402482:	4680      	mov	r8, r0
				if (clst <= 1) return FR_INT_ERR;
  402484:	2801      	cmp	r0, #1
  402486:	d94d      	bls.n	402524 <dir_next+0x100>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402488:	f1b0 3fff 	cmp.w	r0, #4294967295
  40248c:	d04d      	beq.n	40252a <dir_next+0x106>
				if (clst >= dj->fs->n_fatent) {					/* When it reached end of dynamic table */
  40248e:	6828      	ldr	r0, [r5, #0]
  402490:	6983      	ldr	r3, [r0, #24]
  402492:	4598      	cmp	r8, r3
  402494:	d33e      	bcc.n	402514 <dir_next+0xf0>
					if (!stretch) return FR_NO_FILE;			/* When do not stretch, report EOT */
  402496:	b916      	cbnz	r6, 40249e <dir_next+0x7a>
  402498:	2004      	movs	r0, #4
  40249a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					clst = create_chain(dj->fs, dj->clust);		/* Stretch cluster chain */
  40249e:	68e9      	ldr	r1, [r5, #12]
  4024a0:	4b2a      	ldr	r3, [pc, #168]	; (40254c <dir_next+0x128>)
  4024a2:	4798      	blx	r3
					if (clst == 0) return FR_DENIED;			/* No free cluster */
  4024a4:	4680      	mov	r8, r0
  4024a6:	b910      	cbnz	r0, 4024ae <dir_next+0x8a>
  4024a8:	2007      	movs	r0, #7
  4024aa:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  4024ae:	2801      	cmp	r0, #1
  4024b0:	d03e      	beq.n	402530 <dir_next+0x10c>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  4024b2:	f1b0 3fff 	cmp.w	r0, #4294967295
  4024b6:	d03e      	beq.n	402536 <dir_next+0x112>
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  4024b8:	2100      	movs	r1, #0
  4024ba:	6828      	ldr	r0, [r5, #0]
  4024bc:	4b24      	ldr	r3, [pc, #144]	; (402550 <dir_next+0x12c>)
  4024be:	4798      	blx	r3
  4024c0:	2800      	cmp	r0, #0
  4024c2:	d13b      	bne.n	40253c <dir_next+0x118>
					mem_set(dj->fs->win, 0, SS(dj->fs));			/* Clear window buffer */
  4024c4:	6828      	ldr	r0, [r5, #0]
  4024c6:	f44f 7200 	mov.w	r2, #512	; 0x200
  4024ca:	2100      	movs	r1, #0
  4024cc:	3030      	adds	r0, #48	; 0x30
  4024ce:	4b21      	ldr	r3, [pc, #132]	; (402554 <dir_next+0x130>)
  4024d0:	4798      	blx	r3
					dj->fs->winsect = clust2sect(dj->fs, clst);	/* Cluster start sector */
  4024d2:	682e      	ldr	r6, [r5, #0]
  4024d4:	4641      	mov	r1, r8
  4024d6:	4630      	mov	r0, r6
  4024d8:	4b1f      	ldr	r3, [pc, #124]	; (402558 <dir_next+0x134>)
  4024da:	4798      	blx	r3
  4024dc:	62f0      	str	r0, [r6, #44]	; 0x2c
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4024de:	2600      	movs	r6, #0
						dj->fs->wflag = 1;
  4024e0:	f04f 0b01 	mov.w	fp, #1
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4024e4:	46b2      	mov	sl, r6
  4024e6:	f8df 9068 	ldr.w	r9, [pc, #104]	; 402550 <dir_next+0x12c>
					for (c = 0; c < dj->fs->csize; c++) {		/* Fill the new cluster with 0 */
  4024ea:	682b      	ldr	r3, [r5, #0]
  4024ec:	7899      	ldrb	r1, [r3, #2]
  4024ee:	b2f2      	uxtb	r2, r6
  4024f0:	4291      	cmp	r1, r2
  4024f2:	d90b      	bls.n	40250c <dir_next+0xe8>
						dj->fs->wflag = 1;
  4024f4:	f883 b004 	strb.w	fp, [r3, #4]
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  4024f8:	4651      	mov	r1, sl
  4024fa:	6828      	ldr	r0, [r5, #0]
  4024fc:	47c8      	blx	r9
  4024fe:	3601      	adds	r6, #1
  402500:	b9f8      	cbnz	r0, 402542 <dir_next+0x11e>
						dj->fs->winsect++;
  402502:	682a      	ldr	r2, [r5, #0]
  402504:	6ad3      	ldr	r3, [r2, #44]	; 0x2c
  402506:	3301      	adds	r3, #1
  402508:	62d3      	str	r3, [r2, #44]	; 0x2c
  40250a:	e7ee      	b.n	4024ea <dir_next+0xc6>
					dj->fs->winsect -= c;						/* Rewind window address */
  40250c:	4616      	mov	r6, r2
  40250e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
  402510:	1b96      	subs	r6, r2, r6
  402512:	62de      	str	r6, [r3, #44]	; 0x2c
				dj->clust = clst;				/* Initialize data for new cluster */
  402514:	f8c5 800c 	str.w	r8, [r5, #12]
				dj->sect = clust2sect(dj->fs, clst);
  402518:	4641      	mov	r1, r8
  40251a:	6828      	ldr	r0, [r5, #0]
  40251c:	4b0e      	ldr	r3, [pc, #56]	; (402558 <dir_next+0x134>)
  40251e:	4798      	blx	r3
  402520:	6128      	str	r0, [r5, #16]
  402522:	e7a3      	b.n	40246c <dir_next+0x48>
				if (clst <= 1) return FR_INT_ERR;
  402524:	2002      	movs	r0, #2
  402526:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  40252a:	2001      	movs	r0, #1
  40252c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 1) return FR_INT_ERR;
  402530:	2002      	movs	r0, #2
  402532:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;
  402536:	2001      	movs	r0, #1
  402538:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
					if (move_window(dj->fs, 0)) return FR_DISK_ERR;	/* Flush active window */
  40253c:	2001      	movs	r0, #1
  40253e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if (move_window(dj->fs, 0)) return FR_DISK_ERR;
  402542:	2001      	movs	r0, #1
}
  402544:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402548:	00402029 	.word	0x00402029
  40254c:	004022e9 	.word	0x004022e9
  402550:	00401f99 	.word	0x00401f99
  402554:	004019e9 	.word	0x004019e9
  402558:	004019f7 	.word	0x004019f7

0040255c <dir_find>:
{
  40255c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402560:	b085      	sub	sp, #20
  402562:	4605      	mov	r5, r0
	res = dir_sdi(dj, 0);			/* Rewind directory object */
  402564:	2100      	movs	r1, #0
  402566:	4b61      	ldr	r3, [pc, #388]	; (4026ec <dir_find+0x190>)
  402568:	4798      	blx	r3
	if (res != FR_OK) return res;
  40256a:	4680      	mov	r8, r0
  40256c:	bb08      	cbnz	r0, 4025b2 <dir_find+0x56>
  40256e:	f04f 0bff 	mov.w	fp, #255	; 0xff
  402572:	46d9      	mov	r9, fp
		res = move_window(dj->fs, dj->sect);
  402574:	4f5e      	ldr	r7, [pc, #376]	; (4026f0 <dir_find+0x194>)
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  402576:	46da      	mov	sl, fp
  402578:	e094      	b.n	4026a4 <dir_find+0x148>
			if (a == AM_LFN) {			/* An LFN entry is found */
  40257a:	2a0f      	cmp	r2, #15
  40257c:	d01d      	beq.n	4025ba <dir_find+0x5e>
				if (!ord && sum == sum_sfn(dir)) break;	/* LFN matched? */
  40257e:	f1b9 0f00 	cmp.w	r9, #0
  402582:	d104      	bne.n	40258e <dir_find+0x32>
  402584:	4620      	mov	r0, r4
  402586:	4b5b      	ldr	r3, [pc, #364]	; (4026f4 <dir_find+0x198>)
  402588:	4798      	blx	r3
  40258a:	4582      	cmp	sl, r0
  40258c:	d011      	beq.n	4025b2 <dir_find+0x56>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  40258e:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402592:	842b      	strh	r3, [r5, #32]
				if (!(dj->fn[NS] & NS_LOSS) && !mem_cmp(dir, dj->fn, 11)) break;	/* SFN matched? */
  402594:	69ab      	ldr	r3, [r5, #24]
  402596:	7ada      	ldrb	r2, [r3, #11]
  402598:	f012 0f01 	tst.w	r2, #1
  40259c:	d179      	bne.n	402692 <dir_find+0x136>
  40259e:	f104 000b 	add.w	r0, r4, #11
	while (cnt-- && (r = *d++ - *s++) == 0) ;
  4025a2:	f814 1b01 	ldrb.w	r1, [r4], #1
  4025a6:	f813 2b01 	ldrb.w	r2, [r3], #1
  4025aa:	4291      	cmp	r1, r2
  4025ac:	d16b      	bne.n	402686 <dir_find+0x12a>
  4025ae:	4284      	cmp	r4, r0
  4025b0:	d1f7      	bne.n	4025a2 <dir_find+0x46>
}
  4025b2:	4640      	mov	r0, r8
  4025b4:	b005      	add	sp, #20
  4025b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				if (dj->lfn) {
  4025ba:	f8d5 801c 	ldr.w	r8, [r5, #28]
  4025be:	f1b8 0f00 	cmp.w	r8, #0
  4025c2:	d068      	beq.n	402696 <dir_find+0x13a>
					if (c & LLE) {		/* Is it start of LFN sequence? */
  4025c4:	f016 0f40 	tst.w	r6, #64	; 0x40
  4025c8:	d00c      	beq.n	4025e4 <dir_find+0x88>
						sum = dir[LDIR_Chksum];
  4025ca:	f894 a00d 	ldrb.w	sl, [r4, #13]
						c &= ~LLE; ord = c;	/* LFN start order */
  4025ce:	f006 06bf 	and.w	r6, r6, #191	; 0xbf
						dj->lfn_idx = dj->index;
  4025d2:	88eb      	ldrh	r3, [r5, #6]
  4025d4:	842b      	strh	r3, [r5, #32]
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  4025d6:	f894 b00d 	ldrb.w	fp, [r4, #13]
  4025da:	45d3      	cmp	fp, sl
  4025dc:	d007      	beq.n	4025ee <dir_find+0x92>
  4025de:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4025e2:	e058      	b.n	402696 <dir_find+0x13a>
  4025e4:	45b1      	cmp	r9, r6
  4025e6:	d0f6      	beq.n	4025d6 <dir_find+0x7a>
  4025e8:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4025ec:	e053      	b.n	402696 <dir_find+0x13a>
	i = ((dir[LDIR_Ord] & ~LLE) - 1) * 13;	/* Get offset in the LFN buffer */
  4025ee:	f894 a000 	ldrb.w	sl, [r4]
  4025f2:	f02a 0a40 	bic.w	sl, sl, #64	; 0x40
  4025f6:	f10a 3aff 	add.w	sl, sl, #4294967295
  4025fa:	eb0a 034a 	add.w	r3, sl, sl, lsl #1
  4025fe:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
  402602:	f8df 90fc 	ldr.w	r9, [pc, #252]	; 402700 <dir_find+0x1a4>
  402606:	f109 0a0d 	add.w	sl, r9, #13
	s = 0; wc = 1;
  40260a:	2001      	movs	r0, #1
			if (uc != 0xFFFF) return 0;	/* Check filler */
  40260c:	9603      	str	r6, [sp, #12]
  40260e:	f8cd b004 	str.w	fp, [sp, #4]
  402612:	461e      	mov	r6, r3
  402614:	9502      	str	r5, [sp, #8]
  402616:	e00f      	b.n	402638 <dir_find+0xdc>
			wc = ff_wtoupper(uc);		/* Convert it to upper case */
  402618:	4618      	mov	r0, r3
  40261a:	4b37      	ldr	r3, [pc, #220]	; (4026f8 <dir_find+0x19c>)
  40261c:	4798      	blx	r3
  40261e:	4683      	mov	fp, r0
			if (i >= _MAX_LFN || wc != ff_wtoupper(lfnbuf[i++]))	/* Compare it */
  402620:	2efe      	cmp	r6, #254	; 0xfe
  402622:	d85a      	bhi.n	4026da <dir_find+0x17e>
  402624:	1c75      	adds	r5, r6, #1
  402626:	f838 0016 	ldrh.w	r0, [r8, r6, lsl #1]
  40262a:	4b33      	ldr	r3, [pc, #204]	; (4026f8 <dir_find+0x19c>)
  40262c:	4798      	blx	r3
  40262e:	4583      	cmp	fp, r0
  402630:	d157      	bne.n	4026e2 <dir_find+0x186>
  402632:	462e      	mov	r6, r5
	} while (++s < 13);				/* Repeat until all chars in the entry are checked */
  402634:	45d1      	cmp	r9, sl
  402636:	d013      	beq.n	402660 <dir_find+0x104>
		uc = LD_WORD(dir+LfnOfs[s]);	/* Pick an LFN character from the entry */
  402638:	f819 2b01 	ldrb.w	r2, [r9], #1
  40263c:	18a3      	adds	r3, r4, r2
  40263e:	7859      	ldrb	r1, [r3, #1]
  402640:	5ca3      	ldrb	r3, [r4, r2]
  402642:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
		if (wc) {	/* Last char has not been processed */
  402646:	2800      	cmp	r0, #0
  402648:	d1e6      	bne.n	402618 <dir_find+0xbc>
			if (uc != 0xFFFF) return 0;	/* Check filler */
  40264a:	f64f 72ff 	movw	r2, #65535	; 0xffff
  40264e:	4293      	cmp	r3, r2
  402650:	d0f0      	beq.n	402634 <dir_find+0xd8>
  402652:	f8dd b004 	ldr.w	fp, [sp, #4]
  402656:	9d02      	ldr	r5, [sp, #8]
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402658:	46da      	mov	sl, fp
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  40265a:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40265e:	e01a      	b.n	402696 <dir_find+0x13a>
  402660:	f8dd b004 	ldr.w	fp, [sp, #4]
  402664:	4632      	mov	r2, r6
  402666:	9e03      	ldr	r6, [sp, #12]
  402668:	9d02      	ldr	r5, [sp, #8]
	if ((dir[LDIR_Ord] & LLE) && wc && lfnbuf[i])	/* Last segment matched but different length */
  40266a:	7823      	ldrb	r3, [r4, #0]
  40266c:	f013 0f40 	tst.w	r3, #64	; 0x40
  402670:	d004      	beq.n	40267c <dir_find+0x120>
  402672:	b118      	cbz	r0, 40267c <dir_find+0x120>
  402674:	f838 3012 	ldrh.w	r3, [r8, r2, lsl #1]
  402678:	2b00      	cmp	r3, #0
  40267a:	d1ed      	bne.n	402658 <dir_find+0xfc>
					ord = (c == ord && sum == dir[LDIR_Chksum] && cmp_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  40267c:	3e01      	subs	r6, #1
  40267e:	fa5f f986 	uxtb.w	r9, r6
  402682:	46da      	mov	sl, fp
  402684:	e007      	b.n	402696 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402686:	f04f 09ff 	mov.w	r9, #255	; 0xff
  40268a:	e004      	b.n	402696 <dir_find+0x13a>
			ord = 0xFF;
  40268c:	f04f 09ff 	mov.w	r9, #255	; 0xff
  402690:	e001      	b.n	402696 <dir_find+0x13a>
				ord = 0xFF; dj->lfn_idx = 0xFFFF;	/* Reset LFN sequence */
  402692:	f04f 09ff 	mov.w	r9, #255	; 0xff
		res = dir_next(dj, 0);		/* Next entry */
  402696:	2100      	movs	r1, #0
  402698:	4628      	mov	r0, r5
  40269a:	4b18      	ldr	r3, [pc, #96]	; (4026fc <dir_find+0x1a0>)
  40269c:	4798      	blx	r3
	} while (res == FR_OK);
  40269e:	4680      	mov	r8, r0
  4026a0:	2800      	cmp	r0, #0
  4026a2:	d186      	bne.n	4025b2 <dir_find+0x56>
		res = move_window(dj->fs, dj->sect);
  4026a4:	6929      	ldr	r1, [r5, #16]
  4026a6:	6828      	ldr	r0, [r5, #0]
  4026a8:	47b8      	blx	r7
		if (res != FR_OK) break;
  4026aa:	4680      	mov	r8, r0
  4026ac:	2800      	cmp	r0, #0
  4026ae:	d180      	bne.n	4025b2 <dir_find+0x56>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  4026b0:	696c      	ldr	r4, [r5, #20]
		c = dir[DIR_Name];
  4026b2:	7826      	ldrb	r6, [r4, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4026b4:	b176      	cbz	r6, 4026d4 <dir_find+0x178>
		a = dir[DIR_Attr] & AM_MASK;
  4026b6:	7ae3      	ldrb	r3, [r4, #11]
  4026b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
		if (c == DDE || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  4026bc:	2ee5      	cmp	r6, #229	; 0xe5
  4026be:	d0e5      	beq.n	40268c <dir_find+0x130>
  4026c0:	f013 0f08 	tst.w	r3, #8
  4026c4:	f43f af59 	beq.w	40257a <dir_find+0x1e>
  4026c8:	2a0f      	cmp	r2, #15
  4026ca:	f43f af56 	beq.w	40257a <dir_find+0x1e>
			ord = 0xFF;
  4026ce:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4026d2:	e7e0      	b.n	402696 <dir_find+0x13a>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  4026d4:	f04f 0804 	mov.w	r8, #4
  4026d8:	e76b      	b.n	4025b2 <dir_find+0x56>
  4026da:	f8dd b004 	ldr.w	fp, [sp, #4]
  4026de:	9d02      	ldr	r5, [sp, #8]
  4026e0:	e7ba      	b.n	402658 <dir_find+0xfc>
  4026e2:	f8dd b004 	ldr.w	fp, [sp, #4]
  4026e6:	9d02      	ldr	r5, [sp, #8]
  4026e8:	e7b6      	b.n	402658 <dir_find+0xfc>
  4026ea:	bf00      	nop
  4026ec:	00402111 	.word	0x00402111
  4026f0:	00401f99 	.word	0x00401f99
  4026f4:	00401a0f 	.word	0x00401a0f
  4026f8:	00403429 	.word	0x00403429
  4026fc:	00402425 	.word	0x00402425
  402700:	004108b8 	.word	0x004108b8

00402704 <dir_register>:
{
  402704:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402708:	b089      	sub	sp, #36	; 0x24
  40270a:	4604      	mov	r4, r0
	fn = dj->fn; lfn = dj->lfn;
  40270c:	6985      	ldr	r5, [r0, #24]
  40270e:	f8d0 b01c 	ldr.w	fp, [r0, #28]
	mem_cpy(sn, fn, 12);
  402712:	220c      	movs	r2, #12
  402714:	4629      	mov	r1, r5
  402716:	a805      	add	r0, sp, #20
  402718:	4ba8      	ldr	r3, [pc, #672]	; (4029bc <dir_register+0x2b8>)
  40271a:	4798      	blx	r3
	if (sn[NS] & NS_LOSS) {			/* When LFN is out of 8.3 format, generate a numbered name */
  40271c:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402720:	f013 0f01 	tst.w	r3, #1
  402724:	d079      	beq.n	40281a <dir_register+0x116>
		fn[NS] = 0; dj->lfn = 0;			/* Find only SFN */
  402726:	2300      	movs	r3, #0
  402728:	72eb      	strb	r3, [r5, #11]
  40272a:	61e3      	str	r3, [r4, #28]
	mem_cpy(dst, src, 11);
  40272c:	220b      	movs	r2, #11
  40272e:	a905      	add	r1, sp, #20
  402730:	4628      	mov	r0, r5
  402732:	4ba2      	ldr	r3, [pc, #648]	; (4029bc <dir_register+0x2b8>)
  402734:	4798      	blx	r3
		for (n = 1; n < 100; n++) {
  402736:	2701      	movs	r7, #1
  402738:	463b      	mov	r3, r7
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  40273a:	f04f 0820 	mov.w	r8, #32
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  40273e:	f8df 929c 	ldr.w	r9, [pc, #668]	; 4029dc <dir_register+0x2d8>
	mem_cpy(dst, src, 11);
  402742:	f8df a278 	ldr.w	sl, [pc, #632]	; 4029bc <dir_register+0x2b8>
  402746:	e032      	b.n	4027ae <dir_register+0xaa>
		for (n = 1; n < 100; n++) {
  402748:	463b      	mov	r3, r7
  40274a:	e030      	b.n	4027ae <dir_register+0xaa>
	for (j = 0; j < i && dst[j] != ' '; j++) {
  40274c:	4613      	mov	r3, r2
  40274e:	e002      	b.n	402756 <dir_register+0x52>
  402750:	2300      	movs	r3, #0
  402752:	e000      	b.n	402756 <dir_register+0x52>
  402754:	4613      	mov	r3, r2
  402756:	442b      	add	r3, r5
  402758:	e005      	b.n	402766 <dir_register+0x62>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  40275a:	4641      	mov	r1, r8
  40275c:	f803 1b01 	strb.w	r1, [r3], #1
	} while (j < 8);
  402760:	1b59      	subs	r1, r3, r5
  402762:	2907      	cmp	r1, #7
  402764:	d807      	bhi.n	402776 <dir_register+0x72>
		dst[j++] = (i < 8) ? ns[i++] : ' ';
  402766:	2a07      	cmp	r2, #7
  402768:	d8f7      	bhi.n	40275a <dir_register+0x56>
  40276a:	a908      	add	r1, sp, #32
  40276c:	4411      	add	r1, r2
  40276e:	f811 1c14 	ldrb.w	r1, [r1, #-20]
  402772:	3201      	adds	r2, #1
  402774:	e7f2      	b.n	40275c <dir_register+0x58>
			res = dir_find(dj);				/* Check if the name collides with existing SFN */
  402776:	4620      	mov	r0, r4
  402778:	47c8      	blx	r9
			if (res != FR_OK) break;
  40277a:	4606      	mov	r6, r0
  40277c:	2800      	cmp	r0, #0
  40277e:	d13e      	bne.n	4027fe <dir_register+0xfa>
		for (n = 1; n < 100; n++) {
  402780:	3701      	adds	r7, #1
  402782:	b2bf      	uxth	r7, r7
  402784:	2f64      	cmp	r7, #100	; 0x64
  402786:	d038      	beq.n	4027fa <dir_register+0xf6>
	mem_cpy(dst, src, 11);
  402788:	220b      	movs	r2, #11
  40278a:	a905      	add	r1, sp, #20
  40278c:	4628      	mov	r0, r5
  40278e:	47d0      	blx	sl
	if (seq > 5) {	/* On many collisions, generate a hash number instead of sequential number */
  402790:	2f05      	cmp	r7, #5
  402792:	d9d9      	bls.n	402748 <dir_register+0x44>
  402794:	463b      	mov	r3, r7
  402796:	4659      	mov	r1, fp
		do seq = (seq >> 1) + (seq << 15) + (WORD)*lfn++; while (*lfn);
  402798:	03da      	lsls	r2, r3, #15
  40279a:	ea42 0353 	orr.w	r3, r2, r3, lsr #1
  40279e:	f831 2b02 	ldrh.w	r2, [r1], #2
  4027a2:	fa12 f383 	uxtah	r3, r2, r3
  4027a6:	b29b      	uxth	r3, r3
  4027a8:	880a      	ldrh	r2, [r1, #0]
  4027aa:	2a00      	cmp	r2, #0
  4027ac:	d1f4      	bne.n	402798 <dir_register+0x94>
  4027ae:	f10d 0613 	add.w	r6, sp, #19
		for (n = 1; n < 100; n++) {
  4027b2:	2207      	movs	r2, #7
		c = (seq % 16) + '0';
  4027b4:	f003 000f 	and.w	r0, r3, #15
  4027b8:	f100 0130 	add.w	r1, r0, #48	; 0x30
		if (c > '9') c += 7;
  4027bc:	2939      	cmp	r1, #57	; 0x39
  4027be:	bf88      	it	hi
  4027c0:	f100 0137 	addhi.w	r1, r0, #55	; 0x37
		ns[i--] = c;
  4027c4:	3a01      	subs	r2, #1
  4027c6:	f806 1901 	strb.w	r1, [r6], #-1
		seq /= 16;
  4027ca:	f3c3 130f 	ubfx	r3, r3, #4, #16
	} while (seq);
  4027ce:	2b00      	cmp	r3, #0
  4027d0:	d1f0      	bne.n	4027b4 <dir_register+0xb0>
	ns[i] = '~';
  4027d2:	217e      	movs	r1, #126	; 0x7e
  4027d4:	ab08      	add	r3, sp, #32
  4027d6:	4413      	add	r3, r2
  4027d8:	f803 1c14 	strb.w	r1, [r3, #-20]
	for (j = 0; j < i && dst[j] != ' '; j++) {
  4027dc:	2a00      	cmp	r2, #0
  4027de:	d0b5      	beq.n	40274c <dir_register+0x48>
  4027e0:	782b      	ldrb	r3, [r5, #0]
  4027e2:	2b20      	cmp	r3, #32
  4027e4:	d0b4      	beq.n	402750 <dir_register+0x4c>
  4027e6:	4629      	mov	r1, r5
  4027e8:	2300      	movs	r3, #0
  4027ea:	3301      	adds	r3, #1
  4027ec:	429a      	cmp	r2, r3
  4027ee:	d0b1      	beq.n	402754 <dir_register+0x50>
  4027f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
  4027f4:	2820      	cmp	r0, #32
  4027f6:	d1f8      	bne.n	4027ea <dir_register+0xe6>
  4027f8:	e7ad      	b.n	402756 <dir_register+0x52>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  4027fa:	2607      	movs	r6, #7
  4027fc:	e004      	b.n	402808 <dir_register+0x104>
  4027fe:	2f64      	cmp	r7, #100	; 0x64
  402800:	f000 80ac 	beq.w	40295c <dir_register+0x258>
		if (res != FR_NO_FILE) return res;	/* Abort if the result is other than 'not collided' */
  402804:	2804      	cmp	r0, #4
  402806:	d003      	beq.n	402810 <dir_register+0x10c>
}
  402808:	4630      	mov	r0, r6
  40280a:	b009      	add	sp, #36	; 0x24
  40280c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		fn[NS] = sn[NS]; dj->lfn = lfn;
  402810:	f89d 301f 	ldrb.w	r3, [sp, #31]
  402814:	72eb      	strb	r3, [r5, #11]
  402816:	f8c4 b01c 	str.w	fp, [r4, #28]
	if (sn[NS] & NS_LFN) {			/* When LFN is to be created, reserve an SFN + LFN entries. */
  40281a:	f89d 301f 	ldrb.w	r3, [sp, #31]
  40281e:	f013 0f02 	tst.w	r3, #2
  402822:	d014      	beq.n	40284e <dir_register+0x14a>
		for (ne = 0; lfn[ne]; ne++) ;
  402824:	f8bb 3000 	ldrh.w	r3, [fp]
  402828:	b17b      	cbz	r3, 40284a <dir_register+0x146>
  40282a:	2300      	movs	r3, #0
  40282c:	3301      	adds	r3, #1
  40282e:	b29b      	uxth	r3, r3
  402830:	f83b 2013 	ldrh.w	r2, [fp, r3, lsl #1]
  402834:	2a00      	cmp	r2, #0
  402836:	d1f9      	bne.n	40282c <dir_register+0x128>
		ne = (ne + 25) / 13;
  402838:	3319      	adds	r3, #25
  40283a:	4f61      	ldr	r7, [pc, #388]	; (4029c0 <dir_register+0x2bc>)
  40283c:	fb87 2703 	smull	r2, r7, r7, r3
  402840:	17db      	asrs	r3, r3, #31
  402842:	ebc3 07a7 	rsb	r7, r3, r7, asr #2
  402846:	b2bf      	uxth	r7, r7
  402848:	e002      	b.n	402850 <dir_register+0x14c>
		for (ne = 0; lfn[ne]; ne++) ;
  40284a:	2300      	movs	r3, #0
  40284c:	e7f4      	b.n	402838 <dir_register+0x134>
		ne = 1;
  40284e:	2701      	movs	r7, #1
	res = dir_sdi(dj, 0);
  402850:	2100      	movs	r1, #0
  402852:	4620      	mov	r0, r4
  402854:	4b5b      	ldr	r3, [pc, #364]	; (4029c4 <dir_register+0x2c0>)
  402856:	4798      	blx	r3
	if (res != FR_OK) return res;
  402858:	4606      	mov	r6, r0
  40285a:	2800      	cmp	r0, #0
  40285c:	d1d4      	bne.n	402808 <dir_register+0x104>
  40285e:	f04f 0a00 	mov.w	sl, #0
  402862:	4655      	mov	r5, sl
		res = move_window(dj->fs, dj->sect);
  402864:	f8df 8164 	ldr.w	r8, [pc, #356]	; 4029cc <dir_register+0x2c8>
			n = 0;					/* Not a blank entry. Restart to search */
  402868:	46d3      	mov	fp, sl
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  40286a:	f8df 915c 	ldr.w	r9, [pc, #348]	; 4029c8 <dir_register+0x2c4>
  40286e:	e00a      	b.n	402886 <dir_register+0x182>
			if (++n == ne) break;	/* A contiguous entry that required count is found */
  402870:	1c6b      	adds	r3, r5, #1
  402872:	b29b      	uxth	r3, r3
  402874:	429f      	cmp	r7, r3
  402876:	d073      	beq.n	402960 <dir_register+0x25c>
  402878:	461d      	mov	r5, r3
		res = dir_next(dj, 1);		/* Next entry with table stretch */
  40287a:	2101      	movs	r1, #1
  40287c:	4620      	mov	r0, r4
  40287e:	47c8      	blx	r9
	} while (res == FR_OK);
  402880:	4606      	mov	r6, r0
  402882:	2800      	cmp	r0, #0
  402884:	d1c0      	bne.n	402808 <dir_register+0x104>
		res = move_window(dj->fs, dj->sect);
  402886:	6921      	ldr	r1, [r4, #16]
  402888:	6820      	ldr	r0, [r4, #0]
  40288a:	47c0      	blx	r8
		if (res != FR_OK) break;
  40288c:	4606      	mov	r6, r0
  40288e:	2800      	cmp	r0, #0
  402890:	d1ba      	bne.n	402808 <dir_register+0x104>
		c = *dj->dir;				/* Check the entry status */
  402892:	6963      	ldr	r3, [r4, #20]
  402894:	781b      	ldrb	r3, [r3, #0]
		if (c == DDE || c == 0) {	/* Is it a blank entry? */
  402896:	2be5      	cmp	r3, #229	; 0xe5
  402898:	d000      	beq.n	40289c <dir_register+0x198>
  40289a:	b923      	cbnz	r3, 4028a6 <dir_register+0x1a2>
			if (n == 0) is = dj->index;	/* First index of the contiguous entry */
  40289c:	2d00      	cmp	r5, #0
  40289e:	d1e7      	bne.n	402870 <dir_register+0x16c>
  4028a0:	f8b4 a006 	ldrh.w	sl, [r4, #6]
  4028a4:	e7e4      	b.n	402870 <dir_register+0x16c>
			n = 0;					/* Not a blank entry. Restart to search */
  4028a6:	465d      	mov	r5, fp
  4028a8:	e7e7      	b.n	40287a <dir_register+0x176>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4028aa:	4671      	mov	r1, lr
  4028ac:	e070      	b.n	402990 <dir_register+0x28c>
	if (wc == 0xFFFF || !lfnbuf[i]) ord |= LLE;	/* Bottom LFN part is the start of LFN sequence */
  4028ae:	f64f 72ff 	movw	r2, #65535	; 0xffff
  4028b2:	4293      	cmp	r3, r2
  4028b4:	d002      	beq.n	4028bc <dir_register+0x1b8>
  4028b6:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
  4028ba:	b90b      	cbnz	r3, 4028c0 <dir_register+0x1bc>
  4028bc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
	dir[LDIR_Ord] = ord;			/* Set the LFN order */
  4028c0:	f880 b000 	strb.w	fp, [r0]
				dj->fs->wflag = 1;
  4028c4:	6823      	ldr	r3, [r4, #0]
  4028c6:	2201      	movs	r2, #1
  4028c8:	711a      	strb	r2, [r3, #4]
				res = dir_next(dj, 0);	/* Next entry */
  4028ca:	4639      	mov	r1, r7
  4028cc:	4620      	mov	r0, r4
  4028ce:	4b3e      	ldr	r3, [pc, #248]	; (4029c8 <dir_register+0x2c4>)
  4028d0:	4798      	blx	r3
			} while (res == FR_OK && --ne);
  4028d2:	4606      	mov	r6, r0
  4028d4:	2800      	cmp	r0, #0
  4028d6:	d197      	bne.n	402808 <dir_register+0x104>
  4028d8:	3d01      	subs	r5, #1
  4028da:	b2ad      	uxth	r5, r5
  4028dc:	b315      	cbz	r5, 402924 <dir_register+0x220>
				res = move_window(dj->fs, dj->sect);
  4028de:	6921      	ldr	r1, [r4, #16]
  4028e0:	6820      	ldr	r0, [r4, #0]
  4028e2:	4b3a      	ldr	r3, [pc, #232]	; (4029cc <dir_register+0x2c8>)
  4028e4:	4798      	blx	r3
				if (res != FR_OK) break;
  4028e6:	4606      	mov	r6, r0
  4028e8:	2800      	cmp	r0, #0
  4028ea:	d18d      	bne.n	402808 <dir_register+0x104>
				fit_lfn(dj->lfn, dj->dir, (BYTE)ne, sum);
  4028ec:	f8d4 901c 	ldr.w	r9, [r4, #28]
  4028f0:	6960      	ldr	r0, [r4, #20]
  4028f2:	fa5f fb85 	uxtb.w	fp, r5
	dir[LDIR_Chksum] = sum;			/* Set check sum */
  4028f6:	f89d 3000 	ldrb.w	r3, [sp]
  4028fa:	7343      	strb	r3, [r0, #13]
	dir[LDIR_Attr] = AM_LFN;		/* Set attribute. LFN entry */
  4028fc:	230f      	movs	r3, #15
  4028fe:	72c3      	strb	r3, [r0, #11]
	dir[LDIR_Type] = 0;
  402900:	7307      	strb	r7, [r0, #12]
	ST_WORD(dir+LDIR_FstClusLO, 0);
  402902:	7687      	strb	r7, [r0, #26]
  402904:	76c7      	strb	r7, [r0, #27]
	i = (ord - 1) * 13;				/* Get offset in the LFN buffer */
  402906:	f10b 31ff 	add.w	r1, fp, #4294967295
  40290a:	eb01 0341 	add.w	r3, r1, r1, lsl #1
  40290e:	eb01 0183 	add.w	r1, r1, r3, lsl #2
  402912:	4a2f      	ldr	r2, [pc, #188]	; (4029d0 <dir_register+0x2cc>)
  402914:	f102 080d 	add.w	r8, r2, #13
	s = wc = 0;
  402918:	9b01      	ldr	r3, [sp, #4]
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  40291a:	f64f 76ff 	movw	r6, #65535	; 0xffff
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  40291e:	f04f 0aff 	mov.w	sl, #255	; 0xff
  402922:	e038      	b.n	402996 <dir_register+0x292>
		res = move_window(dj->fs, dj->sect);
  402924:	6921      	ldr	r1, [r4, #16]
  402926:	6820      	ldr	r0, [r4, #0]
  402928:	4b28      	ldr	r3, [pc, #160]	; (4029cc <dir_register+0x2c8>)
  40292a:	4798      	blx	r3
		if (res == FR_OK) {
  40292c:	4606      	mov	r6, r0
  40292e:	2800      	cmp	r0, #0
  402930:	f47f af6a 	bne.w	402808 <dir_register+0x104>
			dir = dj->dir;
  402934:	6965      	ldr	r5, [r4, #20]
			mem_set(dir, 0, SZ_DIR);	/* Clean the entry */
  402936:	2220      	movs	r2, #32
  402938:	2100      	movs	r1, #0
  40293a:	4628      	mov	r0, r5
  40293c:	4b25      	ldr	r3, [pc, #148]	; (4029d4 <dir_register+0x2d0>)
  40293e:	4798      	blx	r3
			mem_cpy(dir, dj->fn, 11);	/* Put SFN */
  402940:	220b      	movs	r2, #11
  402942:	69a1      	ldr	r1, [r4, #24]
  402944:	4628      	mov	r0, r5
  402946:	4b1d      	ldr	r3, [pc, #116]	; (4029bc <dir_register+0x2b8>)
  402948:	4798      	blx	r3
			dir[DIR_NTres] = *(dj->fn+NS) & (NS_BODY | NS_EXT);	/* Put NT flag */
  40294a:	69a3      	ldr	r3, [r4, #24]
  40294c:	7adb      	ldrb	r3, [r3, #11]
  40294e:	f003 0318 	and.w	r3, r3, #24
  402952:	732b      	strb	r3, [r5, #12]
			dj->fs->wflag = 1;
  402954:	6823      	ldr	r3, [r4, #0]
  402956:	2201      	movs	r2, #1
  402958:	711a      	strb	r2, [r3, #4]
  40295a:	e755      	b.n	402808 <dir_register+0x104>
		if (n == 100) return FR_DENIED;		/* Abort if too many collisions */
  40295c:	2607      	movs	r6, #7
  40295e:	e753      	b.n	402808 <dir_register+0x104>
	if (res == FR_OK && ne > 1) {	/* Initialize LFN entry if needed */
  402960:	2b01      	cmp	r3, #1
  402962:	d9df      	bls.n	402924 <dir_register+0x220>
		res = dir_sdi(dj, is);
  402964:	4651      	mov	r1, sl
  402966:	4620      	mov	r0, r4
  402968:	4b16      	ldr	r3, [pc, #88]	; (4029c4 <dir_register+0x2c0>)
  40296a:	4798      	blx	r3
		if (res == FR_OK) {
  40296c:	4606      	mov	r6, r0
  40296e:	2800      	cmp	r0, #0
  402970:	f47f af4a 	bne.w	402808 <dir_register+0x104>
			sum = sum_sfn(dj->fn);	/* Sum of the SFN tied to the LFN */
  402974:	69a0      	ldr	r0, [r4, #24]
  402976:	4b18      	ldr	r3, [pc, #96]	; (4029d8 <dir_register+0x2d4>)
  402978:	4798      	blx	r3
  40297a:	9000      	str	r0, [sp, #0]
	dir[LDIR_Type] = 0;
  40297c:	2700      	movs	r7, #0
	s = wc = 0;
  40297e:	9701      	str	r7, [sp, #4]
  402980:	e7ad      	b.n	4028de <dir_register+0x1da>
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  402982:	f892 e000 	ldrb.w	lr, [r2]
  402986:	f800 a00e 	strb.w	sl, [r0, lr]
  40298a:	4486      	add	lr, r0
  40298c:	f88e a001 	strb.w	sl, [lr, #1]
  402990:	3201      	adds	r2, #1
	} while (++s < 13);
  402992:	4542      	cmp	r2, r8
  402994:	d08b      	beq.n	4028ae <dir_register+0x1aa>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  402996:	42b3      	cmp	r3, r6
  402998:	d0f3      	beq.n	402982 <dir_register+0x27e>
  40299a:	f101 0e01 	add.w	lr, r1, #1
  40299e:	f839 3011 	ldrh.w	r3, [r9, r1, lsl #1]
		ST_WORD(dir+LfnOfs[s], wc);	/* Put it */
  4029a2:	7811      	ldrb	r1, [r2, #0]
  4029a4:	5443      	strb	r3, [r0, r1]
  4029a6:	4401      	add	r1, r0
  4029a8:	ea4f 2c13 	mov.w	ip, r3, lsr #8
  4029ac:	f881 c001 	strb.w	ip, [r1, #1]
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  4029b0:	2b00      	cmp	r3, #0
  4029b2:	f47f af7a 	bne.w	4028aa <dir_register+0x1a6>
		if (wc != 0xFFFF) wc = lfnbuf[i++];	/* Get an effective char */
  4029b6:	4671      	mov	r1, lr
		if (!wc) wc = 0xFFFF;		/* Padding chars following last char */
  4029b8:	4633      	mov	r3, r6
  4029ba:	e7e9      	b.n	402990 <dir_register+0x28c>
  4029bc:	004019d5 	.word	0x004019d5
  4029c0:	4ec4ec4f 	.word	0x4ec4ec4f
  4029c4:	00402111 	.word	0x00402111
  4029c8:	00402425 	.word	0x00402425
  4029cc:	00401f99 	.word	0x00401f99
  4029d0:	004108b8 	.word	0x004108b8
  4029d4:	004019e9 	.word	0x004019e9
  4029d8:	00401a0f 	.word	0x00401a0f
  4029dc:	0040255d 	.word	0x0040255d

004029e0 <dir_read>:
{
  4029e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4029e4:	4604      	mov	r4, r0
	BYTE a, ord = 0xFF, sum = 0xFF;
  4029e6:	f04f 09ff 	mov.w	r9, #255	; 0xff
  4029ea:	464e      	mov	r6, r9
	res = FR_NO_FILE;
  4029ec:	2504      	movs	r5, #4
		res = move_window(dj->fs, dj->sect);
  4029ee:	4f3f      	ldr	r7, [pc, #252]	; (402aec <dir_read+0x10c>)
			if (uc != 0xFFFF) return 0;		/* Check filler */
  4029f0:	f64f 78ff 	movw	r8, #65535	; 0xffff
	while (dj->sect) {
  4029f4:	e057      	b.n	402aa6 <dir_read+0xc6>
			if (a == AM_LFN) {			/* An LFN entry is found */
  4029f6:	290f      	cmp	r1, #15
  4029f8:	d145      	bne.n	402a86 <dir_read+0xa6>
				if (c & LLE) {			/* Is it start of LFN sequence? */
  4029fa:	f013 0f40 	tst.w	r3, #64	; 0x40
  4029fe:	d00b      	beq.n	402a18 <dir_read+0x38>
					sum = dir[LDIR_Chksum];
  402a00:	f890 900d 	ldrb.w	r9, [r0, #13]
					c &= ~LLE; ord = c;
  402a04:	f003 03bf 	and.w	r3, r3, #191	; 0xbf
					dj->lfn_idx = dj->index;
  402a08:	88e2      	ldrh	r2, [r4, #6]
  402a0a:	8422      	strh	r2, [r4, #32]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402a0c:	f890 e00d 	ldrb.w	lr, [r0, #13]
  402a10:	45ce      	cmp	lr, r9
  402a12:	d005      	beq.n	402a20 <dir_read+0x40>
  402a14:	26ff      	movs	r6, #255	; 0xff
  402a16:	e040      	b.n	402a9a <dir_read+0xba>
  402a18:	429e      	cmp	r6, r3
  402a1a:	d0f7      	beq.n	402a0c <dir_read+0x2c>
  402a1c:	26ff      	movs	r6, #255	; 0xff
  402a1e:	e03c      	b.n	402a9a <dir_read+0xba>
  402a20:	f8d4 a01c 	ldr.w	sl, [r4, #28]
	i = ((dir[LDIR_Ord] & 0x3F) - 1) * 13;	/* Offset in the LFN buffer */
  402a24:	7806      	ldrb	r6, [r0, #0]
  402a26:	f006 063f 	and.w	r6, r6, #63	; 0x3f
  402a2a:	3e01      	subs	r6, #1
  402a2c:	eb06 0246 	add.w	r2, r6, r6, lsl #1
  402a30:	eb06 0682 	add.w	r6, r6, r2, lsl #2
  402a34:	492e      	ldr	r1, [pc, #184]	; (402af0 <dir_read+0x110>)
  402a36:	f101 090d 	add.w	r9, r1, #13
	s = 0; wc = 1;
  402a3a:	f04f 0c01 	mov.w	ip, #1
  402a3e:	e003      	b.n	402a48 <dir_read+0x68>
			if (uc != 0xFFFF) return 0;		/* Check filler */
  402a40:	4542      	cmp	r2, r8
  402a42:	d149      	bne.n	402ad8 <dir_read+0xf8>
	} while (++s < 13);						/* Read all character in the entry */
  402a44:	4589      	cmp	r9, r1
  402a46:	d011      	beq.n	402a6c <dir_read+0x8c>
		uc = LD_WORD(dir+LfnOfs[s]);		/* Pick an LFN character from the entry */
  402a48:	f811 5b01 	ldrb.w	r5, [r1], #1
  402a4c:	1942      	adds	r2, r0, r5
  402a4e:	f892 b001 	ldrb.w	fp, [r2, #1]
  402a52:	5d42      	ldrb	r2, [r0, r5]
  402a54:	ea42 220b 	orr.w	r2, r2, fp, lsl #8
		if (wc) {	/* Last char has not been processed */
  402a58:	f1bc 0f00 	cmp.w	ip, #0
  402a5c:	d0f0      	beq.n	402a40 <dir_read+0x60>
			if (i >= _MAX_LFN) return 0;	/* Buffer overflow? */
  402a5e:	2efe      	cmp	r6, #254	; 0xfe
  402a60:	d83a      	bhi.n	402ad8 <dir_read+0xf8>
			lfnbuf[i++] = wc = uc;			/* Store it */
  402a62:	f82a 2016 	strh.w	r2, [sl, r6, lsl #1]
  402a66:	4694      	mov	ip, r2
  402a68:	3601      	adds	r6, #1
  402a6a:	e7eb      	b.n	402a44 <dir_read+0x64>
	if (dir[LDIR_Ord] & LLE) {				/* Put terminator if it is the last LFN part */
  402a6c:	7802      	ldrb	r2, [r0, #0]
  402a6e:	f012 0f40 	tst.w	r2, #64	; 0x40
  402a72:	d004      	beq.n	402a7e <dir_read+0x9e>
		if (i >= _MAX_LFN) return 0;		/* Buffer overflow? */
  402a74:	2efe      	cmp	r6, #254	; 0xfe
  402a76:	d82f      	bhi.n	402ad8 <dir_read+0xf8>
		lfnbuf[i] = 0;
  402a78:	2200      	movs	r2, #0
  402a7a:	f82a 2016 	strh.w	r2, [sl, r6, lsl #1]
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402a7e:	3b01      	subs	r3, #1
  402a80:	b2de      	uxtb	r6, r3
  402a82:	46f1      	mov	r9, lr
  402a84:	e009      	b.n	402a9a <dir_read+0xba>
				if (ord || sum != sum_sfn(dir))	/* Is there a valid LFN? */
  402a86:	b91e      	cbnz	r6, 402a90 <dir_read+0xb0>
  402a88:	4b1a      	ldr	r3, [pc, #104]	; (402af4 <dir_read+0x114>)
  402a8a:	4798      	blx	r3
  402a8c:	4581      	cmp	r9, r0
  402a8e:	d029      	beq.n	402ae4 <dir_read+0x104>
					dj->lfn_idx = 0xFFFF;		/* It has no LFN. */
  402a90:	f64f 73ff 	movw	r3, #65535	; 0xffff
  402a94:	8423      	strh	r3, [r4, #32]
  402a96:	e025      	b.n	402ae4 <dir_read+0x104>
			ord = 0xFF;
  402a98:	26ff      	movs	r6, #255	; 0xff
		res = dir_next(dj, 0);				/* Next entry */
  402a9a:	2100      	movs	r1, #0
  402a9c:	4620      	mov	r0, r4
  402a9e:	4b16      	ldr	r3, [pc, #88]	; (402af8 <dir_read+0x118>)
  402aa0:	4798      	blx	r3
		if (res != FR_OK) break;
  402aa2:	4605      	mov	r5, r0
  402aa4:	b9e0      	cbnz	r0, 402ae0 <dir_read+0x100>
	while (dj->sect) {
  402aa6:	6921      	ldr	r1, [r4, #16]
  402aa8:	b1a1      	cbz	r1, 402ad4 <dir_read+0xf4>
		res = move_window(dj->fs, dj->sect);
  402aaa:	6820      	ldr	r0, [r4, #0]
  402aac:	47b8      	blx	r7
		if (res != FR_OK) break;
  402aae:	4605      	mov	r5, r0
  402ab0:	b9b0      	cbnz	r0, 402ae0 <dir_read+0x100>
		dir = dj->dir;					/* Ptr to the directory entry of current index */
  402ab2:	6960      	ldr	r0, [r4, #20]
		c = dir[DIR_Name];
  402ab4:	7803      	ldrb	r3, [r0, #0]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402ab6:	b193      	cbz	r3, 402ade <dir_read+0xfe>
		if (c == DDE || (!_FS_RPATH && c == '.') || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  402ab8:	2be5      	cmp	r3, #229	; 0xe5
  402aba:	d0ed      	beq.n	402a98 <dir_read+0xb8>
  402abc:	2b2e      	cmp	r3, #46	; 0x2e
  402abe:	d0eb      	beq.n	402a98 <dir_read+0xb8>
		a = dir[DIR_Attr] & AM_MASK;
  402ac0:	7ac2      	ldrb	r2, [r0, #11]
  402ac2:	f002 013f 	and.w	r1, r2, #63	; 0x3f
		if (c == DDE || (!_FS_RPATH && c == '.') || ((a & AM_VOL) && a != AM_LFN)) {	/* An entry without valid data */
  402ac6:	f012 0f08 	tst.w	r2, #8
  402aca:	d094      	beq.n	4029f6 <dir_read+0x16>
  402acc:	290f      	cmp	r1, #15
  402ace:	d092      	beq.n	4029f6 <dir_read+0x16>
			ord = 0xFF;
  402ad0:	26ff      	movs	r6, #255	; 0xff
  402ad2:	e7e2      	b.n	402a9a <dir_read+0xba>
	if (res != FR_OK) dj->sect = 0;
  402ad4:	b135      	cbz	r5, 402ae4 <dir_read+0x104>
  402ad6:	e003      	b.n	402ae0 <dir_read+0x100>
				ord = (c == ord && sum == dir[LDIR_Chksum] && pick_lfn(dj->lfn, dir)) ? ord - 1 : 0xFF;
  402ad8:	46f1      	mov	r9, lr
  402ada:	26ff      	movs	r6, #255	; 0xff
  402adc:	e7dd      	b.n	402a9a <dir_read+0xba>
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
  402ade:	2504      	movs	r5, #4
	if (res != FR_OK) dj->sect = 0;
  402ae0:	2300      	movs	r3, #0
  402ae2:	6123      	str	r3, [r4, #16]
}
  402ae4:	4628      	mov	r0, r5
  402ae6:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402aea:	bf00      	nop
  402aec:	00401f99 	.word	0x00401f99
  402af0:	004108b8 	.word	0x004108b8
  402af4:	00401a0f 	.word	0x00401a0f
  402af8:	00402425 	.word	0x00402425

00402afc <sync>:
{
  402afc:	b570      	push	{r4, r5, r6, lr}
  402afe:	4604      	mov	r4, r0
	res = move_window(fs, 0);
  402b00:	2100      	movs	r1, #0
  402b02:	4b2d      	ldr	r3, [pc, #180]	; (402bb8 <sync+0xbc>)
  402b04:	4798      	blx	r3
	if (res == FR_OK) {
  402b06:	4603      	mov	r3, r0
  402b08:	b950      	cbnz	r0, 402b20 <sync+0x24>
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  402b0a:	7823      	ldrb	r3, [r4, #0]
  402b0c:	2b03      	cmp	r3, #3
  402b0e:	d009      	beq.n	402b24 <sync+0x28>
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK)
  402b10:	2200      	movs	r2, #0
  402b12:	4611      	mov	r1, r2
  402b14:	7860      	ldrb	r0, [r4, #1]
  402b16:	4b29      	ldr	r3, [pc, #164]	; (402bbc <sync+0xc0>)
  402b18:	4798      	blx	r3
	res = move_window(fs, 0);
  402b1a:	1c03      	adds	r3, r0, #0
  402b1c:	bf18      	it	ne
  402b1e:	2301      	movne	r3, #1
}
  402b20:	4618      	mov	r0, r3
  402b22:	bd70      	pop	{r4, r5, r6, pc}
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag) {
  402b24:	7963      	ldrb	r3, [r4, #5]
  402b26:	2b00      	cmp	r3, #0
  402b28:	d0f2      	beq.n	402b10 <sync+0x14>
			fs->winsect = 0;
  402b2a:	2600      	movs	r6, #0
  402b2c:	62e6      	str	r6, [r4, #44]	; 0x2c
			mem_set(fs->win, 0, 512);
  402b2e:	f104 0530 	add.w	r5, r4, #48	; 0x30
  402b32:	f44f 7200 	mov.w	r2, #512	; 0x200
  402b36:	4631      	mov	r1, r6
  402b38:	4628      	mov	r0, r5
  402b3a:	4b21      	ldr	r3, [pc, #132]	; (402bc0 <sync+0xc4>)
  402b3c:	4798      	blx	r3
			ST_WORD(fs->win+BS_55AA, 0xAA55);
  402b3e:	2355      	movs	r3, #85	; 0x55
  402b40:	f884 322e 	strb.w	r3, [r4, #558]	; 0x22e
  402b44:	23aa      	movs	r3, #170	; 0xaa
  402b46:	f884 322f 	strb.w	r3, [r4, #559]	; 0x22f
			ST_DWORD(fs->win+FSI_LeadSig, 0x41615252);
  402b4a:	2352      	movs	r3, #82	; 0x52
  402b4c:	f884 3030 	strb.w	r3, [r4, #48]	; 0x30
  402b50:	f884 3031 	strb.w	r3, [r4, #49]	; 0x31
  402b54:	2361      	movs	r3, #97	; 0x61
  402b56:	f884 3032 	strb.w	r3, [r4, #50]	; 0x32
  402b5a:	2241      	movs	r2, #65	; 0x41
  402b5c:	f884 2033 	strb.w	r2, [r4, #51]	; 0x33
			ST_DWORD(fs->win+FSI_StrucSig, 0x61417272);
  402b60:	2172      	movs	r1, #114	; 0x72
  402b62:	f884 1214 	strb.w	r1, [r4, #532]	; 0x214
  402b66:	f884 1215 	strb.w	r1, [r4, #533]	; 0x215
  402b6a:	f884 2216 	strb.w	r2, [r4, #534]	; 0x216
  402b6e:	f884 3217 	strb.w	r3, [r4, #535]	; 0x217
			ST_DWORD(fs->win+FSI_Free_Count, fs->free_clust);
  402b72:	6923      	ldr	r3, [r4, #16]
  402b74:	f884 3218 	strb.w	r3, [r4, #536]	; 0x218
  402b78:	f3c3 2207 	ubfx	r2, r3, #8, #8
  402b7c:	f884 2219 	strb.w	r2, [r4, #537]	; 0x219
  402b80:	0c1a      	lsrs	r2, r3, #16
  402b82:	f884 221a 	strb.w	r2, [r4, #538]	; 0x21a
  402b86:	0e1b      	lsrs	r3, r3, #24
  402b88:	f884 321b 	strb.w	r3, [r4, #539]	; 0x21b
			ST_DWORD(fs->win+FSI_Nxt_Free, fs->last_clust);
  402b8c:	68e3      	ldr	r3, [r4, #12]
  402b8e:	f884 321c 	strb.w	r3, [r4, #540]	; 0x21c
  402b92:	f3c3 2207 	ubfx	r2, r3, #8, #8
  402b96:	f884 221d 	strb.w	r2, [r4, #541]	; 0x21d
  402b9a:	0c1a      	lsrs	r2, r3, #16
  402b9c:	f884 221e 	strb.w	r2, [r4, #542]	; 0x21e
  402ba0:	0e1b      	lsrs	r3, r3, #24
  402ba2:	f884 321f 	strb.w	r3, [r4, #543]	; 0x21f
			disk_write(fs->drv, fs->win, fs->fsi_sector, 1);
  402ba6:	2301      	movs	r3, #1
  402ba8:	6962      	ldr	r2, [r4, #20]
  402baa:	4629      	mov	r1, r5
  402bac:	7860      	ldrb	r0, [r4, #1]
  402bae:	4d05      	ldr	r5, [pc, #20]	; (402bc4 <sync+0xc8>)
  402bb0:	47a8      	blx	r5
			fs->fsi_flag = 0;
  402bb2:	7166      	strb	r6, [r4, #5]
  402bb4:	e7ac      	b.n	402b10 <sync+0x14>
  402bb6:	bf00      	nop
  402bb8:	00401f99 	.word	0x00401f99
  402bbc:	0040190d 	.word	0x0040190d
  402bc0:	004019e9 	.word	0x004019e9
  402bc4:	0040189d 	.word	0x0040189d

00402bc8 <follow_path>:
{
  402bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  402bcc:	b083      	sub	sp, #12
  402bce:	4682      	mov	sl, r0
  402bd0:	460d      	mov	r5, r1
	if (*path == '/' || *path == '\\')	/* Strip heading separator if exist */
  402bd2:	780b      	ldrb	r3, [r1, #0]
  402bd4:	2b2f      	cmp	r3, #47	; 0x2f
  402bd6:	d00a      	beq.n	402bee <follow_path+0x26>
  402bd8:	2b5c      	cmp	r3, #92	; 0x5c
  402bda:	d008      	beq.n	402bee <follow_path+0x26>
	dj->sclust = 0;						/* Start from the root dir */
  402bdc:	2300      	movs	r3, #0
  402bde:	f8ca 3008 	str.w	r3, [sl, #8]
	if ((UINT)*path < ' ') {			/* Nul path means the start directory itself */
  402be2:	782b      	ldrb	r3, [r5, #0]
  402be4:	2b1f      	cmp	r3, #31
  402be6:	d904      	bls.n	402bf2 <follow_path+0x2a>
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402be8:	f8df b2fc 	ldr.w	fp, [pc, #764]	; 402ee8 <follow_path+0x320>
  402bec:	e130      	b.n	402e50 <follow_path+0x288>
		path++;
  402bee:	3501      	adds	r5, #1
  402bf0:	e7f4      	b.n	402bdc <follow_path+0x14>
		res = dir_sdi(dj, 0);
  402bf2:	2100      	movs	r1, #0
  402bf4:	4650      	mov	r0, sl
  402bf6:	4bb6      	ldr	r3, [pc, #728]	; (402ed0 <follow_path+0x308>)
  402bf8:	4798      	blx	r3
  402bfa:	4603      	mov	r3, r0
		dj->dir = 0;
  402bfc:	2200      	movs	r2, #0
  402bfe:	f8ca 2014 	str.w	r2, [sl, #20]
  402c02:	e15a      	b.n	402eba <follow_path+0x2f2>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  402c04:	2b00      	cmp	r3, #0
  402c06:	f040 8152 	bne.w	402eae <follow_path+0x2e6>
		lfn[di++] = w;					/* Store the Unicode char */
  402c0a:	f827 2f02 	strh.w	r2, [r7, #2]!
		w = p[si++];					/* Get a character */
  402c0e:	1c63      	adds	r3, r4, #1
  402c10:	f816 0f01 	ldrb.w	r0, [r6, #1]!
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  402c14:	282f      	cmp	r0, #47	; 0x2f
  402c16:	bf18      	it	ne
  402c18:	281f      	cmpne	r0, #31
  402c1a:	d91b      	bls.n	402c54 <follow_path+0x8c>
  402c1c:	285c      	cmp	r0, #92	; 0x5c
  402c1e:	d019      	beq.n	402c54 <follow_path+0x8c>
		if (di >= _MAX_LFN)				/* Reject too long name */
  402c20:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
  402c24:	f000 8143 	beq.w	402eae <follow_path+0x2e6>
		w = p[si++];					/* Get a character */
  402c28:	461c      	mov	r4, r3
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402c2a:	4641      	mov	r1, r8
  402c2c:	47d8      	blx	fp
		if (!w) return FR_INVALID_NAME;	/* Reject invalid code */
  402c2e:	4602      	mov	r2, r0
  402c30:	2800      	cmp	r0, #0
  402c32:	f000 813c 	beq.w	402eae <follow_path+0x2e6>
		if (w < 0x80 && chk_chr("\"*:<>\?|\x7F", w)) /* Reject illegal chars for LFN */
  402c36:	287f      	cmp	r0, #127	; 0x7f
  402c38:	d8e7      	bhi.n	402c0a <follow_path+0x42>
	while (*str && *str != chr) str++;
  402c3a:	2822      	cmp	r0, #34	; 0x22
  402c3c:	f000 813c 	beq.w	402eb8 <follow_path+0x2f0>
  402c40:	232a      	movs	r3, #42	; 0x2a
  402c42:	49a4      	ldr	r1, [pc, #656]	; (402ed4 <follow_path+0x30c>)
  402c44:	b298      	uxth	r0, r3
  402c46:	4290      	cmp	r0, r2
  402c48:	d0dc      	beq.n	402c04 <follow_path+0x3c>
  402c4a:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  402c4e:	2b00      	cmp	r3, #0
  402c50:	d1f8      	bne.n	402c44 <follow_path+0x7c>
  402c52:	e7da      	b.n	402c0a <follow_path+0x42>
	*path = &p[si];						/* Return pointer to the next segment */
  402c54:	441d      	add	r5, r3
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402c56:	2820      	cmp	r0, #32
  402c58:	bf34      	ite	cc
  402c5a:	2604      	movcc	r6, #4
  402c5c:	2600      	movcs	r6, #0
	while (di) {						/* Strip trailing spaces and dots */
  402c5e:	2c00      	cmp	r4, #0
  402c60:	f000 812a 	beq.w	402eb8 <follow_path+0x2f0>
		w = lfn[di-1];
  402c64:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
  402c68:	4423      	add	r3, r4
  402c6a:	eb09 0243 	add.w	r2, r9, r3, lsl #1
  402c6e:	f839 3013 	ldrh.w	r3, [r9, r3, lsl #1]
		if (w != ' ' && w != '.') break;
  402c72:	2b20      	cmp	r3, #32
  402c74:	d001      	beq.n	402c7a <follow_path+0xb2>
  402c76:	2b2e      	cmp	r3, #46	; 0x2e
  402c78:	d108      	bne.n	402c8c <follow_path+0xc4>
	while (di) {						/* Strip trailing spaces and dots */
  402c7a:	3c01      	subs	r4, #1
  402c7c:	f000 811c 	beq.w	402eb8 <follow_path+0x2f0>
		w = lfn[di-1];
  402c80:	f832 3d02 	ldrh.w	r3, [r2, #-2]!
		if (w != ' ' && w != '.') break;
  402c84:	2b20      	cmp	r3, #32
  402c86:	d0f8      	beq.n	402c7a <follow_path+0xb2>
  402c88:	2b2e      	cmp	r3, #46	; 0x2e
  402c8a:	d0f6      	beq.n	402c7a <follow_path+0xb2>
	lfn[di] = 0;						/* LFN is created */
  402c8c:	0067      	lsls	r7, r4, #1
  402c8e:	2300      	movs	r3, #0
  402c90:	f829 3014 	strh.w	r3, [r9, r4, lsl #1]
	mem_set(dj->fn, ' ', 11);
  402c94:	220b      	movs	r2, #11
  402c96:	2120      	movs	r1, #32
  402c98:	f8da 0018 	ldr.w	r0, [sl, #24]
  402c9c:	4b8e      	ldr	r3, [pc, #568]	; (402ed8 <follow_path+0x310>)
  402c9e:	4798      	blx	r3
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  402ca0:	f8b9 3000 	ldrh.w	r3, [r9]
  402ca4:	2b20      	cmp	r3, #32
  402ca6:	d001      	beq.n	402cac <follow_path+0xe4>
  402ca8:	2b2e      	cmp	r3, #46	; 0x2e
  402caa:	d11f      	bne.n	402cec <follow_path+0x124>
  402cac:	4649      	mov	r1, r9
  402cae:	2300      	movs	r3, #0
  402cb0:	3301      	adds	r3, #1
  402cb2:	f831 2f02 	ldrh.w	r2, [r1, #2]!
  402cb6:	2a20      	cmp	r2, #32
  402cb8:	d0fa      	beq.n	402cb0 <follow_path+0xe8>
  402cba:	2a2e      	cmp	r2, #46	; 0x2e
  402cbc:	d0f8      	beq.n	402cb0 <follow_path+0xe8>
	if (si) cf |= NS_LOSS | NS_LFN;
  402cbe:	b10b      	cbz	r3, 402cc4 <follow_path+0xfc>
  402cc0:	f046 0603 	orr.w	r6, r6, #3
	while (di && lfn[di - 1] != '.') di--;	/* Find extension (di<=si: no extension) */
  402cc4:	3f02      	subs	r7, #2
  402cc6:	eb09 0207 	add.w	r2, r9, r7
  402cca:	f839 1007 	ldrh.w	r1, [r9, r7]
  402cce:	292e      	cmp	r1, #46	; 0x2e
  402cd0:	d005      	beq.n	402cde <follow_path+0x116>
  402cd2:	3c01      	subs	r4, #1
  402cd4:	d003      	beq.n	402cde <follow_path+0x116>
  402cd6:	f832 1d02 	ldrh.w	r1, [r2, #-2]!
  402cda:	292e      	cmp	r1, #46	; 0x2e
  402cdc:	d1f9      	bne.n	402cd2 <follow_path+0x10a>
		dj->fn[i++] = (BYTE)w;
  402cde:	2208      	movs	r2, #8
  402ce0:	9200      	str	r2, [sp, #0]
  402ce2:	f04f 0800 	mov.w	r8, #0
  402ce6:	f8cd 8004 	str.w	r8, [sp, #4]
  402cea:	e004      	b.n	402cf6 <follow_path+0x12e>
	for (si = 0; lfn[si] == ' ' || lfn[si] == '.'; si++) ;	/* Strip leading spaces and dots */
  402cec:	2300      	movs	r3, #0
  402cee:	e7e9      	b.n	402cc4 <follow_path+0xfc>
			cf |= NS_LOSS | NS_LFN; continue;
  402cf0:	f046 0603 	orr.w	r6, r6, #3
		w = lfn[si++];					/* Get an LFN char */
  402cf4:	463b      	mov	r3, r7
  402cf6:	1c5f      	adds	r7, r3, #1
  402cf8:	f839 0013 	ldrh.w	r0, [r9, r3, lsl #1]
		if (!w) break;					/* Break on end of the LFN */
  402cfc:	2800      	cmp	r0, #0
  402cfe:	d066      	beq.n	402dce <follow_path+0x206>
		if (w == ' ' || (w == '.' && si != di)) {	/* Remove spaces and dots */
  402d00:	2820      	cmp	r0, #32
  402d02:	d0f5      	beq.n	402cf0 <follow_path+0x128>
  402d04:	282e      	cmp	r0, #46	; 0x2e
  402d06:	d101      	bne.n	402d0c <follow_path+0x144>
  402d08:	42a7      	cmp	r7, r4
  402d0a:	d1f1      	bne.n	402cf0 <follow_path+0x128>
		if (i >= ni || si == di) {		/* Extension or end of SFN */
  402d0c:	9b00      	ldr	r3, [sp, #0]
  402d0e:	4598      	cmp	r8, r3
  402d10:	d218      	bcs.n	402d44 <follow_path+0x17c>
  402d12:	42a7      	cmp	r7, r4
  402d14:	d016      	beq.n	402d44 <follow_path+0x17c>
		if (w >= 0x80) {				/* Non ASCII char */
  402d16:	287f      	cmp	r0, #127	; 0x7f
  402d18:	d831      	bhi.n	402d7e <follow_path+0x1b6>
	while (*str && *str != chr) str++;
  402d1a:	282b      	cmp	r0, #43	; 0x2b
  402d1c:	d03d      	beq.n	402d9a <follow_path+0x1d2>
  402d1e:	232c      	movs	r3, #44	; 0x2c
  402d20:	496e      	ldr	r1, [pc, #440]	; (402edc <follow_path+0x314>)
  402d22:	b29a      	uxth	r2, r3
  402d24:	4282      	cmp	r2, r0
  402d26:	d043      	beq.n	402db0 <follow_path+0x1e8>
  402d28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  402d2c:	2b00      	cmp	r3, #0
  402d2e:	d1f8      	bne.n	402d22 <follow_path+0x15a>
				if (IsUpper(w)) {		/* ASCII large capital */
  402d30:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
  402d34:	b29b      	uxth	r3, r3
  402d36:	2b19      	cmp	r3, #25
  402d38:	d83d      	bhi.n	402db6 <follow_path+0x1ee>
					b |= 2;
  402d3a:	9b01      	ldr	r3, [sp, #4]
  402d3c:	f043 0302 	orr.w	r3, r3, #2
  402d40:	9301      	str	r3, [sp, #4]
  402d42:	e02d      	b.n	402da0 <follow_path+0x1d8>
			if (ni == 11) {				/* Long extension */
  402d44:	9b00      	ldr	r3, [sp, #0]
  402d46:	2b0b      	cmp	r3, #11
  402d48:	d00f      	beq.n	402d6a <follow_path+0x1a2>
			if (si != di) cf |= NS_LOSS | NS_LFN;	/* Out of 8.3 format */
  402d4a:	42a7      	cmp	r7, r4
  402d4c:	bf18      	it	ne
  402d4e:	f046 0603 	orrne.w	r6, r6, #3
			if (si > di) break;			/* No extension */
  402d52:	42a7      	cmp	r7, r4
  402d54:	d83b      	bhi.n	402dce <follow_path+0x206>
			b <<= 2; continue;
  402d56:	9b01      	ldr	r3, [sp, #4]
  402d58:	009b      	lsls	r3, r3, #2
  402d5a:	b2db      	uxtb	r3, r3
  402d5c:	9301      	str	r3, [sp, #4]
  402d5e:	4623      	mov	r3, r4
			si = di; i = 8; ni = 11;	/* Enter extension section */
  402d60:	220b      	movs	r2, #11
  402d62:	9200      	str	r2, [sp, #0]
  402d64:	f04f 0808 	mov.w	r8, #8
  402d68:	e7c5      	b.n	402cf6 <follow_path+0x12e>
				cf |= NS_LOSS | NS_LFN; break;
  402d6a:	f046 0603 	orr.w	r6, r6, #3
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402d6e:	f8da 3018 	ldr.w	r3, [sl, #24]
  402d72:	781a      	ldrb	r2, [r3, #0]
  402d74:	2ae5      	cmp	r2, #229	; 0xe5
  402d76:	d132      	bne.n	402dde <follow_path+0x216>
  402d78:	2205      	movs	r2, #5
  402d7a:	701a      	strb	r2, [r3, #0]
  402d7c:	e02c      	b.n	402dd8 <follow_path+0x210>
			w = ff_convert(w, 0);		/* Unicode -> OEM code */
  402d7e:	2100      	movs	r1, #0
  402d80:	47d8      	blx	fp
			if (w) w = excvt[w - 0x80];	/* Convert extended char to upper (SBCS) */
  402d82:	4603      	mov	r3, r0
  402d84:	2800      	cmp	r0, #0
  402d86:	f000 809f 	beq.w	402ec8 <follow_path+0x300>
  402d8a:	4a55      	ldr	r2, [pc, #340]	; (402ee0 <follow_path+0x318>)
  402d8c:	4413      	add	r3, r2
  402d8e:	f813 0c80 	ldrb.w	r0, [r3, #-128]
			cf |= NS_LFN;				/* Force create LFN entry */
  402d92:	f046 0602 	orr.w	r6, r6, #2
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  402d96:	2800      	cmp	r0, #0
  402d98:	d1bf      	bne.n	402d1a <follow_path+0x152>
				w = '_'; cf |= NS_LOSS | NS_LFN;/* Lossy conversion */
  402d9a:	f046 0603 	orr.w	r6, r6, #3
  402d9e:	205f      	movs	r0, #95	; 0x5f
		dj->fn[i++] = (BYTE)w;
  402da0:	f8da 3018 	ldr.w	r3, [sl, #24]
  402da4:	f803 0008 	strb.w	r0, [r3, r8]
		w = lfn[si++];					/* Get an LFN char */
  402da8:	463b      	mov	r3, r7
		dj->fn[i++] = (BYTE)w;
  402daa:	f108 0801 	add.w	r8, r8, #1
  402dae:	e7a2      	b.n	402cf6 <follow_path+0x12e>
			if (!w || chk_chr("+,;=[]", w)) {	/* Replace illegal chars for SFN */
  402db0:	2b00      	cmp	r3, #0
  402db2:	d1f2      	bne.n	402d9a <follow_path+0x1d2>
  402db4:	e7bc      	b.n	402d30 <follow_path+0x168>
					if (IsLower(w)) {	/* ASCII small capital */
  402db6:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
  402dba:	b29b      	uxth	r3, r3
  402dbc:	2b19      	cmp	r3, #25
  402dbe:	d8ef      	bhi.n	402da0 <follow_path+0x1d8>
						b |= 1; w -= 0x20;
  402dc0:	9b01      	ldr	r3, [sp, #4]
  402dc2:	f043 0301 	orr.w	r3, r3, #1
  402dc6:	9301      	str	r3, [sp, #4]
  402dc8:	3820      	subs	r0, #32
  402dca:	b280      	uxth	r0, r0
  402dcc:	e7e8      	b.n	402da0 <follow_path+0x1d8>
	if (dj->fn[0] == DDE) dj->fn[0] = NDDE;	/* If the first char collides with deleted mark, replace it with 0x05 */
  402dce:	f8da 3018 	ldr.w	r3, [sl, #24]
  402dd2:	781a      	ldrb	r2, [r3, #0]
  402dd4:	2ae5      	cmp	r2, #229	; 0xe5
  402dd6:	d0cf      	beq.n	402d78 <follow_path+0x1b0>
	if (ni == 8) b <<= 2;
  402dd8:	9b00      	ldr	r3, [sp, #0]
  402dda:	2b08      	cmp	r3, #8
  402ddc:	d052      	beq.n	402e84 <follow_path+0x2bc>
  402dde:	9a01      	ldr	r2, [sp, #4]
  402de0:	f002 030c 	and.w	r3, r2, #12
	if ((b & 0x0C) == 0x0C || (b & 0x03) == 0x03)	/* Create LFN entry when there are composite capitals */
  402de4:	2b0c      	cmp	r3, #12
  402de6:	d054      	beq.n	402e92 <follow_path+0x2ca>
  402de8:	f002 0203 	and.w	r2, r2, #3
  402dec:	2a03      	cmp	r2, #3
  402dee:	d050      	beq.n	402e92 <follow_path+0x2ca>
	if (!(cf & NS_LFN)) {						/* When LFN is in 8.3 format without extended char, NT flags are created */
  402df0:	f016 0f02 	tst.w	r6, #2
  402df4:	d10b      	bne.n	402e0e <follow_path+0x246>
		if ((b & 0x03) == 0x01) cf |= NS_EXT;	/* NT flag (Extension has only small capital) */
  402df6:	9a01      	ldr	r2, [sp, #4]
  402df8:	f002 0903 	and.w	r9, r2, #3
  402dfc:	f1b9 0f01 	cmp.w	r9, #1
  402e00:	bf08      	it	eq
  402e02:	f046 0610 	orreq.w	r6, r6, #16
		if ((b & 0x0C) == 0x04) cf |= NS_BODY;	/* NT flag (Filename has only small capital) */
  402e06:	2b04      	cmp	r3, #4
  402e08:	bf08      	it	eq
  402e0a:	f046 0608 	orreq.w	r6, r6, #8
	dj->fn[NS] = cf;	/* SFN is created */
  402e0e:	f8da 3018 	ldr.w	r3, [sl, #24]
  402e12:	72de      	strb	r6, [r3, #11]
			res = dir_find(dj);				/* Find it */
  402e14:	4650      	mov	r0, sl
  402e16:	4b33      	ldr	r3, [pc, #204]	; (402ee4 <follow_path+0x31c>)
  402e18:	4798      	blx	r3
			ns = *(dj->fn+NS);
  402e1a:	f8da 3018 	ldr.w	r3, [sl, #24]
  402e1e:	7ada      	ldrb	r2, [r3, #11]
			if (res != FR_OK) {				/* Failed to find the object */
  402e20:	4603      	mov	r3, r0
  402e22:	2800      	cmp	r0, #0
  402e24:	d138      	bne.n	402e98 <follow_path+0x2d0>
			if (ns & NS_LAST) break;			/* Last segment match. Function completed. */
  402e26:	f012 0f04 	tst.w	r2, #4
  402e2a:	d146      	bne.n	402eba <follow_path+0x2f2>
			dir = dj->dir;						/* There is next segment. Follow the sub directory */
  402e2c:	f8da 3014 	ldr.w	r3, [sl, #20]
			if (!(dir[DIR_Attr] & AM_DIR)) {	/* Cannot follow because it is a file */
  402e30:	7ada      	ldrb	r2, [r3, #11]
  402e32:	f012 0f10 	tst.w	r2, #16
  402e36:	d038      	beq.n	402eaa <follow_path+0x2e2>
			dj->sclust = LD_CLUST(dir);
  402e38:	7d59      	ldrb	r1, [r3, #21]
  402e3a:	7d1a      	ldrb	r2, [r3, #20]
  402e3c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  402e40:	7ed9      	ldrb	r1, [r3, #27]
  402e42:	7e9b      	ldrb	r3, [r3, #26]
  402e44:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  402e48:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  402e4c:	f8ca 3008 	str.w	r3, [sl, #8]
	for (p = *path; *p == '/' || *p == '\\'; p++) ;	/* Strip duplicated separator */
  402e50:	782b      	ldrb	r3, [r5, #0]
  402e52:	2b2f      	cmp	r3, #47	; 0x2f
  402e54:	d001      	beq.n	402e5a <follow_path+0x292>
  402e56:	2b5c      	cmp	r3, #92	; 0x5c
  402e58:	d105      	bne.n	402e66 <follow_path+0x29e>
  402e5a:	f815 3f01 	ldrb.w	r3, [r5, #1]!
  402e5e:	2b2f      	cmp	r3, #47	; 0x2f
  402e60:	d0fb      	beq.n	402e5a <follow_path+0x292>
  402e62:	2b5c      	cmp	r3, #92	; 0x5c
  402e64:	d0f9      	beq.n	402e5a <follow_path+0x292>
	lfn = dj->lfn;
  402e66:	f8da 901c 	ldr.w	r9, [sl, #28]
		w = p[si++];					/* Get a character */
  402e6a:	7828      	ldrb	r0, [r5, #0]
		if (w < ' ' || w == '/' || w == '\\') break;	/* Break on end of segment */
  402e6c:	282f      	cmp	r0, #47	; 0x2f
  402e6e:	bf18      	it	ne
  402e70:	281f      	cmpne	r0, #31
  402e72:	d91e      	bls.n	402eb2 <follow_path+0x2ea>
  402e74:	285c      	cmp	r0, #92	; 0x5c
  402e76:	d01c      	beq.n	402eb2 <follow_path+0x2ea>
  402e78:	f1a9 0702 	sub.w	r7, r9, #2
  402e7c:	462e      	mov	r6, r5
  402e7e:	2401      	movs	r4, #1
		w = ff_convert(w, 1);			/* Convert ANSI/OEM to Unicode */
  402e80:	46a0      	mov	r8, r4
  402e82:	e6d2      	b.n	402c2a <follow_path+0x62>
	if (ni == 8) b <<= 2;
  402e84:	9b01      	ldr	r3, [sp, #4]
  402e86:	ea4f 0983 	mov.w	r9, r3, lsl #2
  402e8a:	fa5f f389 	uxtb.w	r3, r9
  402e8e:	9301      	str	r3, [sp, #4]
  402e90:	e7a5      	b.n	402dde <follow_path+0x216>
		cf |= NS_LFN;
  402e92:	f046 0602 	orr.w	r6, r6, #2
  402e96:	e7ab      	b.n	402df0 <follow_path+0x228>
				if (res != FR_NO_FILE) break;	/* Abort if any hard error occured */
  402e98:	2804      	cmp	r0, #4
  402e9a:	d10e      	bne.n	402eba <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402e9c:	f002 0204 	and.w	r2, r2, #4
  402ea0:	2a00      	cmp	r2, #0
  402ea2:	bf14      	ite	ne
  402ea4:	4603      	movne	r3, r0
  402ea6:	2305      	moveq	r3, #5
  402ea8:	e007      	b.n	402eba <follow_path+0x2f2>
				res = FR_NO_PATH; break;
  402eaa:	2305      	movs	r3, #5
  402eac:	e005      	b.n	402eba <follow_path+0x2f2>
					if (!(ns & NS_LAST)) res = FR_NO_PATH;
  402eae:	2306      	movs	r3, #6
	return res;
  402eb0:	e003      	b.n	402eba <follow_path+0x2f2>
	*path = &p[si];						/* Return pointer to the next segment */
  402eb2:	3501      	adds	r5, #1
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402eb4:	281f      	cmp	r0, #31
  402eb6:	d804      	bhi.n	402ec2 <follow_path+0x2fa>
  402eb8:	2306      	movs	r3, #6
}
  402eba:	4618      	mov	r0, r3
  402ebc:	b003      	add	sp, #12
  402ebe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	si = di = 0;
  402ec2:	2400      	movs	r4, #0
	cf = (w < ' ') ? NS_LAST : 0;		/* Set last segment flag if end of path */
  402ec4:	4626      	mov	r6, r4
  402ec6:	e6ca      	b.n	402c5e <follow_path+0x96>
			cf |= NS_LFN;				/* Force create LFN entry */
  402ec8:	f046 0602 	orr.w	r6, r6, #2
  402ecc:	e765      	b.n	402d9a <follow_path+0x1d2>
  402ece:	bf00      	nop
  402ed0:	00402111 	.word	0x00402111
  402ed4:	00410949 	.word	0x00410949
  402ed8:	004019e9 	.word	0x004019e9
  402edc:	00410955 	.word	0x00410955
  402ee0:	004108c8 	.word	0x004108c8
  402ee4:	0040255d 	.word	0x0040255d
  402ee8:	004033e9 	.word	0x004033e9

00402eec <f_mount>:
)
{
	FATFS *rfs;


	if (vol >= _VOLUMES)		/* Check if the drive number is valid */
  402eec:	2807      	cmp	r0, #7
  402eee:	d901      	bls.n	402ef4 <f_mount+0x8>
		return FR_INVALID_DRIVE;
  402ef0:	200b      	movs	r0, #11
#endif
	}
	FatFs[vol] = fs;			/* Register new fs object */

	return FR_OK;
}
  402ef2:	4770      	bx	lr
	rfs = FatFs[vol];			/* Get current fs object */
  402ef4:	4b06      	ldr	r3, [pc, #24]	; (402f10 <f_mount+0x24>)
  402ef6:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
	if (rfs) {
  402efa:	b10b      	cbz	r3, 402f00 <f_mount+0x14>
		rfs->fs_type = 0;		/* Clear old fs object */
  402efc:	2200      	movs	r2, #0
  402efe:	701a      	strb	r2, [r3, #0]
	if (fs) {
  402f00:	b109      	cbz	r1, 402f06 <f_mount+0x1a>
		fs->fs_type = 0;		/* Clear new fs object */
  402f02:	2300      	movs	r3, #0
  402f04:	700b      	strb	r3, [r1, #0]
	FatFs[vol] = fs;			/* Register new fs object */
  402f06:	4b02      	ldr	r3, [pc, #8]	; (402f10 <f_mount+0x24>)
  402f08:	f843 1020 	str.w	r1, [r3, r0, lsl #2]
	return FR_OK;
  402f0c:	2000      	movs	r0, #0
  402f0e:	4770      	bx	lr
  402f10:	20400a5c 	.word	0x20400a5c

00402f14 <f_open>:
FRESULT f_open (
	FIL *fp,			/* Pointer to the blank file object */
	const TCHAR *path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
  402f14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  402f18:	f5ad 7d0e 	sub.w	sp, sp, #568	; 0x238
  402f1c:	4605      	mov	r5, r0
  402f1e:	9101      	str	r1, [sp, #4]
  402f20:	4616      	mov	r6, r2
	DIR dj;
	BYTE *dir;
	DEF_NAMEBUF;


	fp->fs = 0;			/* Clear file object */
  402f22:	2300      	movs	r3, #0
  402f24:	6003      	str	r3, [r0, #0]

#if !_FS_READONLY
	mode &= FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW;
  402f26:	f002 071f 	and.w	r7, r2, #31
	res = chk_mounted(&path, &dj.fs, (BYTE)(mode & ~FA_READ));
  402f2a:	f002 021e 	and.w	r2, r2, #30
  402f2e:	a985      	add	r1, sp, #532	; 0x214
  402f30:	a801      	add	r0, sp, #4
  402f32:	4b58      	ldr	r3, [pc, #352]	; (403094 <f_open+0x180>)
  402f34:	4798      	blx	r3
#else
	mode &= FA_READ;
	res = chk_mounted(&path, &dj.fs, 0);
#endif
	INIT_BUF(dj);
  402f36:	ab82      	add	r3, sp, #520	; 0x208
  402f38:	938b      	str	r3, [sp, #556]	; 0x22c
  402f3a:	ab02      	add	r3, sp, #8
  402f3c:	938c      	str	r3, [sp, #560]	; 0x230
	if (res == FR_OK)
  402f3e:	b168      	cbz	r0, 402f5c <f_open+0x48>
  402f40:	4603      	mov	r3, r0
		res = follow_path(&dj, path);	/* Follow the file path */
	dir = dj.dir;
  402f42:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		else
			res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
#endif
	}
	/* Create or Open a file */
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  402f44:	f016 0f1c 	tst.w	r6, #28
  402f48:	d158      	bne.n	402ffc <f_open+0xe8>
				}
			}
		}
	}
	else {	/* Open an existing file */
		if (res == FR_OK) {						/* Follow succeeded */
  402f4a:	2b00      	cmp	r3, #0
  402f4c:	f040 8096 	bne.w	40307c <f_open+0x168>
			if (dir[DIR_Attr] & AM_DIR) {		/* It is a directory */
  402f50:	7ae3      	ldrb	r3, [r4, #11]
  402f52:	f013 0f10 	tst.w	r3, #16
  402f56:	d062      	beq.n	40301e <f_open+0x10a>
				res = FR_NO_FILE;
  402f58:	2304      	movs	r3, #4
  402f5a:	e08f      	b.n	40307c <f_open+0x168>
		res = follow_path(&dj, path);	/* Follow the file path */
  402f5c:	9901      	ldr	r1, [sp, #4]
  402f5e:	a885      	add	r0, sp, #532	; 0x214
  402f60:	4b4d      	ldr	r3, [pc, #308]	; (403098 <f_open+0x184>)
  402f62:	4798      	blx	r3
  402f64:	4603      	mov	r3, r0
	dir = dj.dir;
  402f66:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (!dir)	/* Current dir itself */
  402f68:	b934      	cbnz	r4, 402f78 <f_open+0x64>
  402f6a:	b928      	cbnz	r0, 402f78 <f_open+0x64>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  402f6c:	f016 0f1c 	tst.w	r6, #28
  402f70:	f040 8089 	bne.w	403086 <f_open+0x172>
			res = FR_INVALID_NAME;
  402f74:	2306      	movs	r3, #6
  402f76:	e046      	b.n	403006 <f_open+0xf2>
	if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
  402f78:	f016 0f1c 	tst.w	r6, #28
  402f7c:	d0e5      	beq.n	402f4a <f_open+0x36>
		if (res != FR_OK) {					/* No file, create new */
  402f7e:	2b00      	cmp	r3, #0
  402f80:	d13c      	bne.n	402ffc <f_open+0xe8>
			if (dir[DIR_Attr] & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
  402f82:	7ae3      	ldrb	r3, [r4, #11]
  402f84:	f013 0f11 	tst.w	r3, #17
  402f88:	d17f      	bne.n	40308a <f_open+0x176>
				if (mode & FA_CREATE_NEW)	/* Cannot create as new file */
  402f8a:	f016 0f04 	tst.w	r6, #4
  402f8e:	d17e      	bne.n	40308e <f_open+0x17a>
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  402f90:	f017 0f08 	tst.w	r7, #8
  402f94:	d050      	beq.n	403038 <f_open+0x124>
			dw = get_fattime();					/* Created time */
  402f96:	4b41      	ldr	r3, [pc, #260]	; (40309c <f_open+0x188>)
  402f98:	4798      	blx	r3
			ST_DWORD(dir+DIR_CrtTime, dw);
  402f9a:	73a0      	strb	r0, [r4, #14]
  402f9c:	f3c0 2307 	ubfx	r3, r0, #8, #8
  402fa0:	73e3      	strb	r3, [r4, #15]
  402fa2:	0c03      	lsrs	r3, r0, #16
  402fa4:	7423      	strb	r3, [r4, #16]
  402fa6:	0e00      	lsrs	r0, r0, #24
  402fa8:	7460      	strb	r0, [r4, #17]
			dir[DIR_Attr] = 0;					/* Reset attribute */
  402faa:	2300      	movs	r3, #0
  402fac:	72e3      	strb	r3, [r4, #11]
			ST_DWORD(dir+DIR_FileSize, 0);		/* size = 0 */
  402fae:	7723      	strb	r3, [r4, #28]
  402fb0:	7763      	strb	r3, [r4, #29]
  402fb2:	77a3      	strb	r3, [r4, #30]
  402fb4:	77e3      	strb	r3, [r4, #31]
			cl = LD_CLUST(dir);					/* Get start cluster */
  402fb6:	7d62      	ldrb	r2, [r4, #21]
  402fb8:	7d26      	ldrb	r6, [r4, #20]
  402fba:	ea46 2602 	orr.w	r6, r6, r2, lsl #8
  402fbe:	7ee1      	ldrb	r1, [r4, #27]
  402fc0:	7ea2      	ldrb	r2, [r4, #26]
  402fc2:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
			ST_CLUST(dir, 0);					/* cluster = 0 */
  402fc6:	76a3      	strb	r3, [r4, #26]
  402fc8:	76e3      	strb	r3, [r4, #27]
  402fca:	7523      	strb	r3, [r4, #20]
  402fcc:	7563      	strb	r3, [r4, #21]
			dj.fs->wflag = 1;
  402fce:	9885      	ldr	r0, [sp, #532]	; 0x214
  402fd0:	2301      	movs	r3, #1
  402fd2:	7103      	strb	r3, [r0, #4]
			if (cl) {							/* Remove the cluster chain if exist */
  402fd4:	ea52 4606 	orrs.w	r6, r2, r6, lsl #16
  402fd8:	d02c      	beq.n	403034 <f_open+0x120>
				dw = dj.fs->winsect;
  402fda:	f8d0 802c 	ldr.w	r8, [r0, #44]	; 0x2c
				res = remove_chain(dj.fs, cl);
  402fde:	4631      	mov	r1, r6
  402fe0:	4b2f      	ldr	r3, [pc, #188]	; (4030a0 <f_open+0x18c>)
  402fe2:	4798      	blx	r3
				if (res == FR_OK) {
  402fe4:	4603      	mov	r3, r0
  402fe6:	2800      	cmp	r0, #0
  402fe8:	d148      	bne.n	40307c <f_open+0x168>
					dj.fs->last_clust = cl - 1;	/* Reuse the cluster hole */
  402fea:	9885      	ldr	r0, [sp, #532]	; 0x214
  402fec:	3e01      	subs	r6, #1
  402fee:	60c6      	str	r6, [r0, #12]
					res = move_window(dj.fs, dw);
  402ff0:	4641      	mov	r1, r8
  402ff2:	4b2c      	ldr	r3, [pc, #176]	; (4030a4 <f_open+0x190>)
  402ff4:	4798      	blx	r3
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
					res = FR_DENIED;
			}
		}
	}
	if (res == FR_OK) {
  402ff6:	4603      	mov	r3, r0
  402ff8:	b1e0      	cbz	r0, 403034 <f_open+0x120>
  402ffa:	e03f      	b.n	40307c <f_open+0x168>
			if (res == FR_NO_FILE)			/* There is no file to open, create a new entry */
  402ffc:	2b04      	cmp	r3, #4
  402ffe:	d004      	beq.n	40300a <f_open+0xf6>
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403000:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  403004:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		}
	}
#endif
	FREE_BUF();

	if (res == FR_OK) {
  403006:	b1db      	cbz	r3, 403040 <f_open+0x12c>
  403008:	e038      	b.n	40307c <f_open+0x168>
				res = dir_register(&dj);
  40300a:	a885      	add	r0, sp, #532	; 0x214
  40300c:	4b26      	ldr	r3, [pc, #152]	; (4030a8 <f_open+0x194>)
  40300e:	4798      	blx	r3
			mode |= FA_CREATE_ALWAYS;		/* File is created */
  403010:	f047 0708 	orr.w	r7, r7, #8
			dir = dj.dir;					/* New entry */
  403014:	9c8a      	ldr	r4, [sp, #552]	; 0x228
		if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
  403016:	4603      	mov	r3, r0
  403018:	2800      	cmp	r0, #0
  40301a:	d0b9      	beq.n	402f90 <f_open+0x7c>
  40301c:	e02e      	b.n	40307c <f_open+0x168>
				if ((mode & FA_WRITE) && (dir[DIR_Attr] & AM_RDO)) /* R/O violation */
  40301e:	f016 0f02 	tst.w	r6, #2
  403022:	d004      	beq.n	40302e <f_open+0x11a>
  403024:	f013 0f01 	tst.w	r3, #1
  403028:	d001      	beq.n	40302e <f_open+0x11a>
					res = FR_DENIED;
  40302a:	2307      	movs	r3, #7
		fp->cltbl = 0;						/* Normal seek mode */
#endif
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
	}

	LEAVE_FF(dj.fs, res);
  40302c:	e026      	b.n	40307c <f_open+0x168>
		if (mode & FA_CREATE_ALWAYS)			/* Set file change flag if created or overwritten */
  40302e:	f016 0f08 	tst.w	r6, #8
  403032:	d001      	beq.n	403038 <f_open+0x124>
			mode |= FA__WRITTEN;
  403034:	f047 0720 	orr.w	r7, r7, #32
		fp->dir_sect = dj.fs->winsect;			/* Pointer to the directory entry */
  403038:	9b85      	ldr	r3, [sp, #532]	; 0x214
  40303a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  40303c:	61eb      	str	r3, [r5, #28]
		fp->dir_ptr = dir;
  40303e:	622c      	str	r4, [r5, #32]
		fp->flag = mode;					/* File access mode */
  403040:	71af      	strb	r7, [r5, #6]
		fp->sclust = LD_CLUST(dir);			/* File start cluster */
  403042:	7d62      	ldrb	r2, [r4, #21]
  403044:	7d23      	ldrb	r3, [r4, #20]
  403046:	ea43 2202 	orr.w	r2, r3, r2, lsl #8
  40304a:	7ee1      	ldrb	r1, [r4, #27]
  40304c:	7ea3      	ldrb	r3, [r4, #26]
  40304e:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  403052:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403056:	612b      	str	r3, [r5, #16]
		fp->fsize = LD_DWORD(dir+DIR_FileSize);	/* File size */
  403058:	7fe2      	ldrb	r2, [r4, #31]
  40305a:	7fa3      	ldrb	r3, [r4, #30]
  40305c:	041b      	lsls	r3, r3, #16
  40305e:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
  403062:	7f22      	ldrb	r2, [r4, #28]
  403064:	4313      	orrs	r3, r2
  403066:	7f62      	ldrb	r2, [r4, #29]
  403068:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  40306c:	60eb      	str	r3, [r5, #12]
		fp->fptr = 0;						/* File pointer */
  40306e:	2300      	movs	r3, #0
  403070:	60ab      	str	r3, [r5, #8]
		fp->dsect = 0;
  403072:	61ab      	str	r3, [r5, #24]
		fp->fs = dj.fs; fp->id = dj.fs->id;	/* Validate file object */
  403074:	9a85      	ldr	r2, [sp, #532]	; 0x214
  403076:	602a      	str	r2, [r5, #0]
  403078:	88d2      	ldrh	r2, [r2, #6]
  40307a:	80aa      	strh	r2, [r5, #4]
}
  40307c:	4618      	mov	r0, r3
  40307e:	f50d 7d0e 	add.w	sp, sp, #568	; 0x238
  403082:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			res = FR_INVALID_NAME;
  403086:	2306      	movs	r3, #6
  403088:	e7ba      	b.n	403000 <f_open+0xec>
				res = FR_DENIED;
  40308a:	2307      	movs	r3, #7
  40308c:	e7f6      	b.n	40307c <f_open+0x168>
					res = FR_EXIST;
  40308e:	2308      	movs	r3, #8
  403090:	e7f4      	b.n	40307c <f_open+0x168>
  403092:	bf00      	nop
  403094:	00401af1 	.word	0x00401af1
  403098:	00402bc9 	.word	0x00402bc9
  40309c:	0040197d 	.word	0x0040197d
  4030a0:	004023a9 	.word	0x004023a9
  4030a4:	00401f99 	.word	0x00401f99
  4030a8:	00402705 	.word	0x00402705

004030ac <f_read>:
	FIL *fp, 		/* Pointer to the file object */
	void *buff,		/* Pointer to data buffer */
	UINT btr,		/* Number of bytes to read */
	UINT *br		/* Pointer to number of bytes read */
)
{
  4030ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4030b0:	b083      	sub	sp, #12
  4030b2:	4604      	mov	r4, r0
  4030b4:	4689      	mov	r9, r1
  4030b6:	4615      	mov	r5, r2
  4030b8:	4698      	mov	r8, r3
	DWORD clst, sect, remain;
	UINT rcnt, cc;
	BYTE csect, *rbuff = buff;


	*br = 0;	/* Initialize byte counter */
  4030ba:	2300      	movs	r3, #0
  4030bc:	f8c8 3000 	str.w	r3, [r8]

	res = validate(fp->fs, fp->id);				/* Check validity */
  4030c0:	8881      	ldrh	r1, [r0, #4]
  4030c2:	6800      	ldr	r0, [r0, #0]
  4030c4:	4b58      	ldr	r3, [pc, #352]	; (403228 <f_read+0x17c>)
  4030c6:	4798      	blx	r3
	if (res != FR_OK) LEAVE_FF(fp->fs, res);
  4030c8:	9001      	str	r0, [sp, #4]
  4030ca:	2800      	cmp	r0, #0
  4030cc:	f040 80a8 	bne.w	403220 <f_read+0x174>
	if (fp->flag & FA__ERROR)					/* Aborted file? */
  4030d0:	79a3      	ldrb	r3, [r4, #6]
  4030d2:	f013 0f80 	tst.w	r3, #128	; 0x80
  4030d6:	f040 80a1 	bne.w	40321c <f_read+0x170>
		LEAVE_FF(fp->fs, FR_INT_ERR);
	if (!(fp->flag & FA_READ)) 					/* Check access mode */
  4030da:	f013 0f01 	tst.w	r3, #1
  4030de:	d102      	bne.n	4030e6 <f_read+0x3a>
		LEAVE_FF(fp->fs, FR_DENIED);
  4030e0:	2307      	movs	r3, #7
  4030e2:	9301      	str	r3, [sp, #4]
  4030e4:	e09c      	b.n	403220 <f_read+0x174>
	remain = fp->fsize - fp->fptr;
  4030e6:	68e6      	ldr	r6, [r4, #12]
  4030e8:	68a3      	ldr	r3, [r4, #8]
  4030ea:	1af6      	subs	r6, r6, r3
  4030ec:	42ae      	cmp	r6, r5
  4030ee:	bf28      	it	cs
  4030f0:	462e      	movcs	r6, r5
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */

	for ( ;  btr;								/* Repeat until all data read */
  4030f2:	2e00      	cmp	r6, #0
  4030f4:	d14c      	bne.n	403190 <f_read+0xe4>
  4030f6:	e093      	b.n	403220 <f_read+0x174>
#if _USE_FASTSEEK
					if (fp->cltbl)
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
					else
#endif
						clst = get_fat(fp->fs, fp->clust);	/* Follow cluster chain on the FAT */
  4030f8:	6961      	ldr	r1, [r4, #20]
  4030fa:	4b4c      	ldr	r3, [pc, #304]	; (40322c <f_read+0x180>)
  4030fc:	4798      	blx	r3
  4030fe:	e057      	b.n	4031b0 <f_read+0x104>
				}
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
  403100:	79a3      	ldrb	r3, [r4, #6]
  403102:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403106:	71a3      	strb	r3, [r4, #6]
  403108:	2302      	movs	r3, #2
  40310a:	9301      	str	r3, [sp, #4]
  40310c:	e088      	b.n	403220 <f_read+0x174>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  40310e:	79a3      	ldrb	r3, [r4, #6]
  403110:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403114:	71a3      	strb	r3, [r4, #6]
  403116:	2301      	movs	r3, #1
  403118:	9301      	str	r3, [sp, #4]
  40311a:	e081      	b.n	403220 <f_read+0x174>
				fp->clust = clst;				/* Update current cluster */
			}
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  40311c:	79a3      	ldrb	r3, [r4, #6]
  40311e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403122:	71a3      	strb	r3, [r4, #6]
  403124:	2302      	movs	r3, #2
  403126:	9301      	str	r3, [sp, #4]
  403128:	e07a      	b.n	403220 <f_read+0x174>
			cc = btr / SS(fp->fs);				/* When remaining bytes >= sector size, */
			if (cc) {							/* Read maximum contiguous sectors directly */
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
					cc = fp->fs->csize - csect;
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
					ABORT(fp->fs, FR_DISK_ERR);
  40312a:	79a3      	ldrb	r3, [r4, #6]
  40312c:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403130:	71a3      	strb	r3, [r4, #6]
  403132:	2301      	movs	r3, #1
  403134:	9301      	str	r3, [sp, #4]
  403136:	e073      	b.n	403220 <f_read+0x174>
#if !_FS_READONLY && _FS_MINIMIZE <= 2			/* Replace one of the read sectors with cached data if it contains a dirty sector */
#if _FS_TINY
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
					mem_cpy(rbuff + ((fp->fs->winsect - sect) * SS(fp->fs)), fp->fs->win, SS(fp->fs));
  403138:	f44f 7200 	mov.w	r2, #512	; 0x200
  40313c:	3130      	adds	r1, #48	; 0x30
  40313e:	eb09 2040 	add.w	r0, r9, r0, lsl #9
  403142:	4b3b      	ldr	r3, [pc, #236]	; (403230 <f_read+0x184>)
  403144:	4798      	blx	r3
  403146:	e05f      	b.n	403208 <f_read+0x15c>
#endif
				if (disk_read(fp->fs->drv, fp->buf, sect, 1) != RES_OK)	/* Fill sector cache */
					ABORT(fp->fs, FR_DISK_ERR);
			}
#endif
			fp->dsect = sect;
  403148:	61a5      	str	r5, [r4, #24]
		}
		rcnt = SS(fp->fs) - (fp->fptr % SS(fp->fs));	/* Get partial sector data from sector buffer */
  40314a:	68a5      	ldr	r5, [r4, #8]
  40314c:	f3c5 0508 	ubfx	r5, r5, #0, #9
  403150:	f5c5 7500 	rsb	r5, r5, #512	; 0x200
  403154:	42b5      	cmp	r5, r6
  403156:	bf28      	it	cs
  403158:	4635      	movcs	r5, r6
		if (rcnt > btr) rcnt = btr;
#if _FS_TINY
		if (move_window(fp->fs, fp->dsect))		/* Move sector window */
  40315a:	69a1      	ldr	r1, [r4, #24]
  40315c:	6820      	ldr	r0, [r4, #0]
  40315e:	4b35      	ldr	r3, [pc, #212]	; (403234 <f_read+0x188>)
  403160:	4798      	blx	r3
  403162:	2800      	cmp	r0, #0
  403164:	d153      	bne.n	40320e <f_read+0x162>
			ABORT(fp->fs, FR_DISK_ERR);
		mem_cpy(rbuff, &fp->fs->win[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
  403166:	68a1      	ldr	r1, [r4, #8]
  403168:	f3c1 0108 	ubfx	r1, r1, #0, #9
  40316c:	3130      	adds	r1, #48	; 0x30
  40316e:	6823      	ldr	r3, [r4, #0]
  403170:	462a      	mov	r2, r5
  403172:	4419      	add	r1, r3
  403174:	4648      	mov	r0, r9
  403176:	4b2e      	ldr	r3, [pc, #184]	; (403230 <f_read+0x184>)
  403178:	4798      	blx	r3
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
  40317a:	44a9      	add	r9, r5
  40317c:	68a3      	ldr	r3, [r4, #8]
  40317e:	442b      	add	r3, r5
  403180:	60a3      	str	r3, [r4, #8]
  403182:	f8d8 3000 	ldr.w	r3, [r8]
  403186:	442b      	add	r3, r5
  403188:	f8c8 3000 	str.w	r3, [r8]
	for ( ;  btr;								/* Repeat until all data read */
  40318c:	1b76      	subs	r6, r6, r5
  40318e:	d047      	beq.n	403220 <f_read+0x174>
		if ((fp->fptr % SS(fp->fs)) == 0) {		/* On the sector boundary? */
  403190:	68a2      	ldr	r2, [r4, #8]
  403192:	f3c2 0308 	ubfx	r3, r2, #0, #9
  403196:	2b00      	cmp	r3, #0
  403198:	d1d7      	bne.n	40314a <f_read+0x9e>
			csect = (BYTE)(fp->fptr / SS(fp->fs) & (fp->fs->csize - 1));	/* Sector offset in the cluster */
  40319a:	6820      	ldr	r0, [r4, #0]
  40319c:	7883      	ldrb	r3, [r0, #2]
  40319e:	3b01      	subs	r3, #1
  4031a0:	ea03 2352 	and.w	r3, r3, r2, lsr #9
			if (!csect) {						/* On the cluster boundary? */
  4031a4:	f013 07ff 	ands.w	r7, r3, #255	; 0xff
  4031a8:	d108      	bne.n	4031bc <f_read+0x110>
				if (fp->fptr == 0) {			/* On the top of the file? */
  4031aa:	2a00      	cmp	r2, #0
  4031ac:	d1a4      	bne.n	4030f8 <f_read+0x4c>
					clst = fp->sclust;			/* Follow from the origin */
  4031ae:	6920      	ldr	r0, [r4, #16]
				if (clst < 2) ABORT(fp->fs, FR_INT_ERR);
  4031b0:	2801      	cmp	r0, #1
  4031b2:	d9a5      	bls.n	403100 <f_read+0x54>
				if (clst == 0xFFFFFFFF) ABORT(fp->fs, FR_DISK_ERR);
  4031b4:	f1b0 3fff 	cmp.w	r0, #4294967295
  4031b8:	d0a9      	beq.n	40310e <f_read+0x62>
				fp->clust = clst;				/* Update current cluster */
  4031ba:	6160      	str	r0, [r4, #20]
			sect = clust2sect(fp->fs, fp->clust);	/* Get current sector */
  4031bc:	f8d4 a000 	ldr.w	sl, [r4]
  4031c0:	6961      	ldr	r1, [r4, #20]
  4031c2:	4650      	mov	r0, sl
  4031c4:	4b1c      	ldr	r3, [pc, #112]	; (403238 <f_read+0x18c>)
  4031c6:	4798      	blx	r3
			if (!sect) ABORT(fp->fs, FR_INT_ERR);
  4031c8:	4605      	mov	r5, r0
  4031ca:	2800      	cmp	r0, #0
  4031cc:	d0a6      	beq.n	40311c <f_read+0x70>
			sect += csect;
  4031ce:	443d      	add	r5, r7
			if (cc) {							/* Read maximum contiguous sectors directly */
  4031d0:	ea5f 2b56 	movs.w	fp, r6, lsr #9
  4031d4:	d0b8      	beq.n	403148 <f_read+0x9c>
				if (csect + cc > fp->fs->csize)	/* Clip at cluster boundary */
  4031d6:	f89a 3002 	ldrb.w	r3, [sl, #2]
  4031da:	eb07 020b 	add.w	r2, r7, fp
  4031de:	429a      	cmp	r2, r3
					cc = fp->fs->csize - csect;
  4031e0:	bf88      	it	hi
  4031e2:	eba3 0b07 	subhi.w	fp, r3, r7
				if (disk_read(fp->fs->drv, rbuff, sect, (BYTE)cc) != RES_OK)
  4031e6:	fa5f f38b 	uxtb.w	r3, fp
  4031ea:	462a      	mov	r2, r5
  4031ec:	4649      	mov	r1, r9
  4031ee:	f89a 0001 	ldrb.w	r0, [sl, #1]
  4031f2:	4f12      	ldr	r7, [pc, #72]	; (40323c <f_read+0x190>)
  4031f4:	47b8      	blx	r7
  4031f6:	2800      	cmp	r0, #0
  4031f8:	d197      	bne.n	40312a <f_read+0x7e>
				if (fp->fs->wflag && fp->fs->winsect - sect < cc)
  4031fa:	6821      	ldr	r1, [r4, #0]
  4031fc:	790b      	ldrb	r3, [r1, #4]
  4031fe:	b11b      	cbz	r3, 403208 <f_read+0x15c>
  403200:	6ac8      	ldr	r0, [r1, #44]	; 0x2c
  403202:	1b40      	subs	r0, r0, r5
  403204:	4583      	cmp	fp, r0
  403206:	d897      	bhi.n	403138 <f_read+0x8c>
				rcnt = SS(fp->fs) * cc;			/* Number of bytes transferred */
  403208:	ea4f 254b 	mov.w	r5, fp, lsl #9
				continue;
  40320c:	e7b5      	b.n	40317a <f_read+0xce>
			ABORT(fp->fs, FR_DISK_ERR);
  40320e:	79a3      	ldrb	r3, [r4, #6]
  403210:	f063 037f 	orn	r3, r3, #127	; 0x7f
  403214:	71a3      	strb	r3, [r4, #6]
  403216:	2301      	movs	r3, #1
  403218:	9301      	str	r3, [sp, #4]
  40321a:	e001      	b.n	403220 <f_read+0x174>
		LEAVE_FF(fp->fs, FR_INT_ERR);
  40321c:	2302      	movs	r3, #2
  40321e:	9301      	str	r3, [sp, #4]
		mem_cpy(rbuff, &fp->buf[fp->fptr % SS(fp->fs)], rcnt);	/* Pick partial sector */
#endif
	}

	LEAVE_FF(fp->fs, FR_OK);
}
  403220:	9801      	ldr	r0, [sp, #4]
  403222:	b003      	add	sp, #12
  403224:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403228:	00401a2d 	.word	0x00401a2d
  40322c:	00402029 	.word	0x00402029
  403230:	004019d5 	.word	0x004019d5
  403234:	00401f99 	.word	0x00401f99
  403238:	004019f7 	.word	0x004019f7
  40323c:	0040182d 	.word	0x0040182d

00403240 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL *fp		/* Pointer to the file object */
)
{
  403240:	b538      	push	{r3, r4, r5, lr}
  403242:	4604      	mov	r4, r0
	FRESULT res;
	DWORD tim;
	BYTE *dir;


	res = validate(fp->fs, fp->id);		/* Check validity of the object */
  403244:	8881      	ldrh	r1, [r0, #4]
  403246:	6800      	ldr	r0, [r0, #0]
  403248:	4b1f      	ldr	r3, [pc, #124]	; (4032c8 <f_sync+0x88>)
  40324a:	4798      	blx	r3
	if (res == FR_OK) {
  40324c:	4603      	mov	r3, r0
  40324e:	b918      	cbnz	r0, 403258 <f_sync+0x18>
		if (fp->flag & FA__WRITTEN) {	/* Has the file been written? */
  403250:	79a2      	ldrb	r2, [r4, #6]
  403252:	f012 0f20 	tst.w	r2, #32
  403256:	d101      	bne.n	40325c <f_sync+0x1c>
			}
		}
	}

	LEAVE_FF(fp->fs, res);
}
  403258:	4618      	mov	r0, r3
  40325a:	bd38      	pop	{r3, r4, r5, pc}
			res = move_window(fp->fs, fp->dir_sect);
  40325c:	69e1      	ldr	r1, [r4, #28]
  40325e:	6820      	ldr	r0, [r4, #0]
  403260:	4b1a      	ldr	r3, [pc, #104]	; (4032cc <f_sync+0x8c>)
  403262:	4798      	blx	r3
			if (res == FR_OK) {
  403264:	4603      	mov	r3, r0
  403266:	2800      	cmp	r0, #0
  403268:	d1f6      	bne.n	403258 <f_sync+0x18>
				dir = fp->dir_ptr;
  40326a:	6a25      	ldr	r5, [r4, #32]
				dir[DIR_Attr] |= AM_ARC;					/* Set archive bit */
  40326c:	7aeb      	ldrb	r3, [r5, #11]
  40326e:	f043 0320 	orr.w	r3, r3, #32
  403272:	72eb      	strb	r3, [r5, #11]
				ST_DWORD(dir+DIR_FileSize, fp->fsize);		/* Update file size */
  403274:	68e3      	ldr	r3, [r4, #12]
  403276:	772b      	strb	r3, [r5, #28]
  403278:	89a3      	ldrh	r3, [r4, #12]
  40327a:	0a1b      	lsrs	r3, r3, #8
  40327c:	776b      	strb	r3, [r5, #29]
  40327e:	89e3      	ldrh	r3, [r4, #14]
  403280:	77ab      	strb	r3, [r5, #30]
  403282:	7be3      	ldrb	r3, [r4, #15]
  403284:	77eb      	strb	r3, [r5, #31]
				ST_CLUST(dir, fp->sclust);					/* Update start cluster */
  403286:	6923      	ldr	r3, [r4, #16]
  403288:	76ab      	strb	r3, [r5, #26]
  40328a:	8a23      	ldrh	r3, [r4, #16]
  40328c:	0a1b      	lsrs	r3, r3, #8
  40328e:	76eb      	strb	r3, [r5, #27]
  403290:	8a63      	ldrh	r3, [r4, #18]
  403292:	752b      	strb	r3, [r5, #20]
  403294:	8a63      	ldrh	r3, [r4, #18]
  403296:	0a1b      	lsrs	r3, r3, #8
  403298:	756b      	strb	r3, [r5, #21]
				tim = get_fattime();						/* Update updated time */
  40329a:	4b0d      	ldr	r3, [pc, #52]	; (4032d0 <f_sync+0x90>)
  40329c:	4798      	blx	r3
				ST_DWORD(dir+DIR_WrtTime, tim);
  40329e:	75a8      	strb	r0, [r5, #22]
  4032a0:	f3c0 2307 	ubfx	r3, r0, #8, #8
  4032a4:	75eb      	strb	r3, [r5, #23]
  4032a6:	0c03      	lsrs	r3, r0, #16
  4032a8:	762b      	strb	r3, [r5, #24]
  4032aa:	0e00      	lsrs	r0, r0, #24
  4032ac:	7668      	strb	r0, [r5, #25]
				fp->flag &= ~FA__WRITTEN;
  4032ae:	79a3      	ldrb	r3, [r4, #6]
  4032b0:	f023 0320 	bic.w	r3, r3, #32
  4032b4:	71a3      	strb	r3, [r4, #6]
				fp->fs->wflag = 1;
  4032b6:	6823      	ldr	r3, [r4, #0]
  4032b8:	2201      	movs	r2, #1
  4032ba:	711a      	strb	r2, [r3, #4]
				res = sync(fp->fs);
  4032bc:	6820      	ldr	r0, [r4, #0]
  4032be:	4b05      	ldr	r3, [pc, #20]	; (4032d4 <f_sync+0x94>)
  4032c0:	4798      	blx	r3
  4032c2:	4603      	mov	r3, r0
  4032c4:	e7c8      	b.n	403258 <f_sync+0x18>
  4032c6:	bf00      	nop
  4032c8:	00401a2d 	.word	0x00401a2d
  4032cc:	00401f99 	.word	0x00401f99
  4032d0:	0040197d 	.word	0x0040197d
  4032d4:	00402afd 	.word	0x00402afd

004032d8 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL *fp		/* Pointer to the file object to be closed */
)
{
  4032d8:	b510      	push	{r4, lr}
  4032da:	4604      	mov	r4, r0
	res = validate(fs, fp->id);
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
	LEAVE_FF(fs, res);

#else
	res = f_sync(fp);		/* Flush cached data */
  4032dc:	4b03      	ldr	r3, [pc, #12]	; (4032ec <f_close+0x14>)
  4032de:	4798      	blx	r3
#else
		res = dec_lock(fp->lockid);
#endif
	}
#endif
	if (res == FR_OK) fp->fs = 0;	/* Discard file object */
  4032e0:	4603      	mov	r3, r0
  4032e2:	b908      	cbnz	r0, 4032e8 <f_close+0x10>
  4032e4:	2200      	movs	r2, #0
  4032e6:	6022      	str	r2, [r4, #0]
	return res;
#endif
}
  4032e8:	4618      	mov	r0, r3
  4032ea:	bd10      	pop	{r4, pc}
  4032ec:	00403241 	.word	0x00403241

004032f0 <f_opendir>:

FRESULT f_opendir (
	DIR *dj,			/* Pointer to directory object to create */
	const TCHAR *path	/* Pointer to the directory path */
)
{
  4032f0:	b510      	push	{r4, lr}
  4032f2:	f5ad 7d06 	sub.w	sp, sp, #536	; 0x218
  4032f6:	4604      	mov	r4, r0
  4032f8:	9101      	str	r1, [sp, #4]
	FRESULT res;
	DEF_NAMEBUF;


	res = chk_mounted(&path, &dj->fs, 0);
  4032fa:	2200      	movs	r2, #0
  4032fc:	4601      	mov	r1, r0
  4032fe:	a801      	add	r0, sp, #4
  403300:	4b18      	ldr	r3, [pc, #96]	; (403364 <f_opendir+0x74>)
  403302:	4798      	blx	r3
	if (res == FR_OK) {
  403304:	4603      	mov	r3, r0
  403306:	b118      	cbz	r0, 403310 <f_opendir+0x20>
		}
		if (res == FR_NO_FILE) res = FR_NO_PATH;
	}

	LEAVE_FF(dj->fs, res);
}
  403308:	4618      	mov	r0, r3
  40330a:	f50d 7d06 	add.w	sp, sp, #536	; 0x218
  40330e:	bd10      	pop	{r4, pc}
		INIT_BUF(*dj);
  403310:	ab83      	add	r3, sp, #524	; 0x20c
  403312:	61a3      	str	r3, [r4, #24]
  403314:	ab03      	add	r3, sp, #12
  403316:	61e3      	str	r3, [r4, #28]
		res = follow_path(dj, path);			/* Follow the path to the directory */
  403318:	9901      	ldr	r1, [sp, #4]
  40331a:	4620      	mov	r0, r4
  40331c:	4b12      	ldr	r3, [pc, #72]	; (403368 <f_opendir+0x78>)
  40331e:	4798      	blx	r3
		if (res == FR_OK) {						/* Follow completed */
  403320:	4603      	mov	r3, r0
  403322:	b9c0      	cbnz	r0, 403356 <f_opendir+0x66>
			if (dj->dir) {						/* It is not the root dir */
  403324:	6963      	ldr	r3, [r4, #20]
  403326:	b173      	cbz	r3, 403346 <f_opendir+0x56>
				if (dj->dir[DIR_Attr] & AM_DIR) {	/* The object is a directory */
  403328:	7ada      	ldrb	r2, [r3, #11]
  40332a:	f012 0f10 	tst.w	r2, #16
  40332e:	d016      	beq.n	40335e <f_opendir+0x6e>
					dj->sclust = LD_CLUST(dj->dir);
  403330:	7d59      	ldrb	r1, [r3, #21]
  403332:	7d1a      	ldrb	r2, [r3, #20]
  403334:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  403338:	7ed9      	ldrb	r1, [r3, #27]
  40333a:	7e9b      	ldrb	r3, [r3, #26]
  40333c:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
  403340:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  403344:	60a3      	str	r3, [r4, #8]
				dj->id = dj->fs->id;
  403346:	6823      	ldr	r3, [r4, #0]
  403348:	88db      	ldrh	r3, [r3, #6]
  40334a:	80a3      	strh	r3, [r4, #4]
				res = dir_sdi(dj, 0);			/* Rewind dir */
  40334c:	2100      	movs	r1, #0
  40334e:	4620      	mov	r0, r4
  403350:	4b06      	ldr	r3, [pc, #24]	; (40336c <f_opendir+0x7c>)
  403352:	4798      	blx	r3
  403354:	4603      	mov	r3, r0
		if (res == FR_NO_FILE) res = FR_NO_PATH;
  403356:	2b04      	cmp	r3, #4
  403358:	bf08      	it	eq
  40335a:	2305      	moveq	r3, #5
  40335c:	e7d4      	b.n	403308 <f_opendir+0x18>
					res = FR_NO_PATH;
  40335e:	2305      	movs	r3, #5
	LEAVE_FF(dj->fs, res);
  403360:	e7d2      	b.n	403308 <f_opendir+0x18>
  403362:	bf00      	nop
  403364:	00401af1 	.word	0x00401af1
  403368:	00402bc9 	.word	0x00402bc9
  40336c:	00402111 	.word	0x00402111

00403370 <f_readdir>:

FRESULT f_readdir (
	DIR *dj,			/* Pointer to the open directory object */
	FILINFO *fno		/* Pointer to file information to return */
)
{
  403370:	b570      	push	{r4, r5, r6, lr}
  403372:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
  403376:	4604      	mov	r4, r0
  403378:	460e      	mov	r6, r1
	FRESULT res;
	DEF_NAMEBUF;


	res = validate(dj->fs, dj->id);			/* Check validity of the object */
  40337a:	8881      	ldrh	r1, [r0, #4]
  40337c:	6800      	ldr	r0, [r0, #0]
  40337e:	4b15      	ldr	r3, [pc, #84]	; (4033d4 <f_readdir+0x64>)
  403380:	4798      	blx	r3
	if (res == FR_OK) {
  403382:	4605      	mov	r5, r0
  403384:	b958      	cbnz	r0, 40339e <f_readdir+0x2e>
		if (!fno) {
  403386:	b176      	cbz	r6, 4033a6 <f_readdir+0x36>
			res = dir_sdi(dj, 0);			/* Rewind the directory object */
		} else {
			INIT_BUF(*dj);
  403388:	ab81      	add	r3, sp, #516	; 0x204
  40338a:	61a3      	str	r3, [r4, #24]
  40338c:	ab01      	add	r3, sp, #4
  40338e:	61e3      	str	r3, [r4, #28]
			res = dir_read(dj);				/* Read an directory item */
  403390:	4620      	mov	r0, r4
  403392:	4b11      	ldr	r3, [pc, #68]	; (4033d8 <f_readdir+0x68>)
  403394:	4798      	blx	r3
			if (res == FR_NO_FILE) {		/* Reached end of dir */
  403396:	2804      	cmp	r0, #4
  403398:	d00b      	beq.n	4033b2 <f_readdir+0x42>
				dj->sect = 0;
				res = FR_OK;
			}
			if (res == FR_OK) {				/* A valid entry is found */
  40339a:	b160      	cbz	r0, 4033b6 <f_readdir+0x46>
			res = dir_read(dj);				/* Read an directory item */
  40339c:	4605      	mov	r5, r0
			FREE_BUF();
		}
	}

	LEAVE_FF(dj->fs, res);
}
  40339e:	4628      	mov	r0, r5
  4033a0:	f50d 7d04 	add.w	sp, sp, #528	; 0x210
  4033a4:	bd70      	pop	{r4, r5, r6, pc}
			res = dir_sdi(dj, 0);			/* Rewind the directory object */
  4033a6:	2100      	movs	r1, #0
  4033a8:	4620      	mov	r0, r4
  4033aa:	4b0c      	ldr	r3, [pc, #48]	; (4033dc <f_readdir+0x6c>)
  4033ac:	4798      	blx	r3
  4033ae:	4605      	mov	r5, r0
  4033b0:	e7f5      	b.n	40339e <f_readdir+0x2e>
				dj->sect = 0;
  4033b2:	2300      	movs	r3, #0
  4033b4:	6123      	str	r3, [r4, #16]
				get_fileinfo(dj, fno);		/* Get the object information */
  4033b6:	4631      	mov	r1, r6
  4033b8:	4620      	mov	r0, r4
  4033ba:	4b09      	ldr	r3, [pc, #36]	; (4033e0 <f_readdir+0x70>)
  4033bc:	4798      	blx	r3
				res = dir_next(dj, 0);		/* Increment index for next */
  4033be:	2100      	movs	r1, #0
  4033c0:	4620      	mov	r0, r4
  4033c2:	4b08      	ldr	r3, [pc, #32]	; (4033e4 <f_readdir+0x74>)
  4033c4:	4798      	blx	r3
				if (res == FR_NO_FILE) {
  4033c6:	2804      	cmp	r0, #4
  4033c8:	d001      	beq.n	4033ce <f_readdir+0x5e>
				res = dir_next(dj, 0);		/* Increment index for next */
  4033ca:	4605      	mov	r5, r0
  4033cc:	e7e7      	b.n	40339e <f_readdir+0x2e>
					dj->sect = 0;
  4033ce:	2300      	movs	r3, #0
  4033d0:	6123      	str	r3, [r4, #16]
  4033d2:	e7e4      	b.n	40339e <f_readdir+0x2e>
  4033d4:	00401a2d 	.word	0x00401a2d
  4033d8:	004029e1 	.word	0x004029e1
  4033dc:	00402111 	.word	0x00402111
  4033e0:	00401e61 	.word	0x00401e61
  4033e4:	00402425 	.word	0x00402425

004033e8 <ff_convert>:
)
{
	WCHAR c;


	if (src < 0x80) {	/* ASCII */
  4033e8:	287f      	cmp	r0, #127	; 0x7f
  4033ea:	d919      	bls.n	403420 <ff_convert+0x38>
		c = src;

	} else {
		if (dir) {		/* OEMCP to Unicode */
  4033ec:	b971      	cbnz	r1, 40340c <ff_convert+0x24>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];

		} else {		/* Unicode to OEMCP */
			for (c = 0; c < 0x80; c++) {
				if (src == Tbl[c]) break;
  4033ee:	28c7      	cmp	r0, #199	; 0xc7
  4033f0:	d013      	beq.n	40341a <ff_convert+0x32>
  4033f2:	4a0c      	ldr	r2, [pc, #48]	; (403424 <ff_convert+0x3c>)
			for (c = 0; c < 0x80; c++) {
  4033f4:	2301      	movs	r3, #1
				if (src == Tbl[c]) break;
  4033f6:	f832 1f02 	ldrh.w	r1, [r2, #2]!
  4033fa:	4281      	cmp	r1, r0
  4033fc:	d003      	beq.n	403406 <ff_convert+0x1e>
			for (c = 0; c < 0x80; c++) {
  4033fe:	3301      	adds	r3, #1
  403400:	b29b      	uxth	r3, r3
  403402:	2b80      	cmp	r3, #128	; 0x80
  403404:	d1f7      	bne.n	4033f6 <ff_convert+0xe>
			}
			c = (c + 0x80) & 0xFF;
  403406:	3380      	adds	r3, #128	; 0x80
  403408:	b2d8      	uxtb	r0, r3
  40340a:	4770      	bx	lr
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  40340c:	28ff      	cmp	r0, #255	; 0xff
  40340e:	d806      	bhi.n	40341e <ff_convert+0x36>
  403410:	3880      	subs	r0, #128	; 0x80
  403412:	4b04      	ldr	r3, [pc, #16]	; (403424 <ff_convert+0x3c>)
  403414:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
  403418:	4770      	bx	lr
				if (src == Tbl[c]) break;
  40341a:	2300      	movs	r3, #0
  40341c:	e7f3      	b.n	403406 <ff_convert+0x1e>
			c = (src >= 0x100) ? 0 : Tbl[src - 0x80];
  40341e:	2000      	movs	r0, #0
		}
	}

	return c;
}
  403420:	4770      	bx	lr
  403422:	bf00      	nop
  403424:	0041095c 	.word	0x0041095c

00403428 <ff_wtoupper>:
	static const WCHAR tbl_lower[] = { 0x61, 0x62, 0x63, 0x64, 0x65, 0x66, 0x67, 0x68, 0x69, 0x6A, 0x6B, 0x6C, 0x6D, 0x6E, 0x6F, 0x70, 0x71, 0x72, 0x73, 0x74, 0x75, 0x76, 0x77, 0x78, 0x79, 0x7A, 0xA1, 0x00A2, 0x00A3, 0x00A5, 0x00AC, 0x00AF, 0xE0, 0xE1, 0xE2, 0xE3, 0xE4, 0xE5, 0xE6, 0xE7, 0xE8, 0xE9, 0xEA, 0xEB, 0xEC, 0xED, 0xEE, 0xEF, 0xF0, 0xF1, 0xF2, 0xF3, 0xF4, 0xF5, 0xF6, 0xF8, 0xF9, 0xFA, 0xFB, 0xFC, 0xFD, 0xFE, 0x0FF, 0x101, 0x103, 0x105, 0x107, 0x109, 0x10B, 0x10D, 0x10F, 0x111, 0x113, 0x115, 0x117, 0x119, 0x11B, 0x11D, 0x11F, 0x121, 0x123, 0x125, 0x127, 0x129, 0x12B, 0x12D, 0x12F, 0x131, 0x133, 0x135, 0x137, 0x13A, 0x13C, 0x13E, 0x140, 0x142, 0x144, 0x146, 0x148, 0x14B, 0x14D, 0x14F, 0x151, 0x153, 0x155, 0x157, 0x159, 0x15B, 0x15D, 0x15F, 0x161, 0x163, 0x165, 0x167, 0x169, 0x16B, 0x16D, 0x16F, 0x171, 0x173, 0x175, 0x177, 0x17A, 0x17C, 0x17E, 0x192, 0x3B1, 0x3B2, 0x3B3, 0x3B4, 0x3B5, 0x3B6, 0x3B7, 0x3B8, 0x3B9, 0x3BA, 0x3BB, 0x3BC, 0x3BD, 0x3BE, 0x3BF, 0x3C0, 0x3C1, 0x3C3, 0x3C4, 0x3C5, 0x3C6, 0x3C7, 0x3C8, 0x3C9, 0x3CA, 0x430, 0x431, 0x432, 0x433, 0x434, 0x435, 0x436, 0x437, 0x438, 0x439, 0x43A, 0x43B, 0x43C, 0x43D, 0x43E, 0x43F, 0x440, 0x441, 0x442, 0x443, 0x444, 0x445, 0x446, 0x447, 0x448, 0x449, 0x44A, 0x44B, 0x44C, 0x44D, 0x44E, 0x44F, 0x451, 0x452, 0x453, 0x454, 0x455, 0x456, 0x457, 0x458, 0x459, 0x45A, 0x45B, 0x45C, 0x45E, 0x45F, 0x2170, 0x2171, 0x2172, 0x2173, 0x2174, 0x2175, 0x2176, 0x2177, 0x2178, 0x2179, 0x217A, 0x217B, 0x217C, 0x217D, 0x217E, 0x217F, 0xFF41, 0xFF42, 0xFF43, 0xFF44, 0xFF45, 0xFF46, 0xFF47, 0xFF48, 0xFF49, 0xFF4A, 0xFF4B, 0xFF4C, 0xFF4D, 0xFF4E, 0xFF4F, 0xFF50, 0xFF51, 0xFF52, 0xFF53, 0xFF54, 0xFF55, 0xFF56, 0xFF57, 0xFF58, 0xFF59, 0xFF5A, 0 };
	static const WCHAR tbl_upper[] = { 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49, 0x4A, 0x4B, 0x4C, 0x4D, 0x4E, 0x4F, 0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59, 0x5A, 0x21, 0xFFE0, 0xFFE1, 0xFFE5, 0xFFE2, 0xFFE3, 0xC0, 0xC1, 0xC2, 0xC3, 0xC4, 0xC5, 0xC6, 0xC7, 0xC8, 0xC9, 0xCA, 0xCB, 0xCC, 0xCD, 0xCE, 0xCF, 0xD0, 0xD1, 0xD2, 0xD3, 0xD4, 0xD5, 0xD6, 0xD8, 0xD9, 0xDA, 0xDB, 0xDC, 0xDD, 0xDE, 0x178, 0x100, 0x102, 0x104, 0x106, 0x108, 0x10A, 0x10C, 0x10E, 0x110, 0x112, 0x114, 0x116, 0x118, 0x11A, 0x11C, 0x11E, 0x120, 0x122, 0x124, 0x126, 0x128, 0x12A, 0x12C, 0x12E, 0x130, 0x132, 0x134, 0x136, 0x139, 0x13B, 0x13D, 0x13F, 0x141, 0x143, 0x145, 0x147, 0x14A, 0x14C, 0x14E, 0x150, 0x152, 0x154, 0x156, 0x158, 0x15A, 0x15C, 0x15E, 0x160, 0x162, 0x164, 0x166, 0x168, 0x16A, 0x16C, 0x16E, 0x170, 0x172, 0x174, 0x176, 0x179, 0x17B, 0x17D, 0x191, 0x391, 0x392, 0x393, 0x394, 0x395, 0x396, 0x397, 0x398, 0x399, 0x39A, 0x39B, 0x39C, 0x39D, 0x39E, 0x39F, 0x3A0, 0x3A1, 0x3A3, 0x3A4, 0x3A5, 0x3A6, 0x3A7, 0x3A8, 0x3A9, 0x3AA, 0x410, 0x411, 0x412, 0x413, 0x414, 0x415, 0x416, 0x417, 0x418, 0x419, 0x41A, 0x41B, 0x41C, 0x41D, 0x41E, 0x41F, 0x420, 0x421, 0x422, 0x423, 0x424, 0x425, 0x426, 0x427, 0x428, 0x429, 0x42A, 0x42B, 0x42C, 0x42D, 0x42E, 0x42F, 0x401, 0x402, 0x403, 0x404, 0x405, 0x406, 0x407, 0x408, 0x409, 0x40A, 0x40B, 0x40C, 0x40E, 0x40F, 0x2160, 0x2161, 0x2162, 0x2163, 0x2164, 0x2165, 0x2166, 0x2167, 0x2168, 0x2169, 0x216A, 0x216B, 0x216C, 0x216D, 0x216E, 0x216F, 0xFF21, 0xFF22, 0xFF23, 0xFF24, 0xFF25, 0xFF26, 0xFF27, 0xFF28, 0xFF29, 0xFF2A, 0xFF2B, 0xFF2C, 0xFF2D, 0xFF2E, 0xFF2F, 0xFF30, 0xFF31, 0xFF32, 0xFF33, 0xFF34, 0xFF35, 0xFF36, 0xFF37, 0xFF38, 0xFF39, 0xFF3A, 0 };
	int i;


	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  403428:	2861      	cmp	r0, #97	; 0x61
  40342a:	d00e      	beq.n	40344a <ff_wtoupper+0x22>
  40342c:	4908      	ldr	r1, [pc, #32]	; (403450 <ff_wtoupper+0x28>)
  40342e:	2200      	movs	r2, #0
  403430:	3201      	adds	r2, #1
  403432:	f831 3f02 	ldrh.w	r3, [r1, #2]!
  403436:	4283      	cmp	r3, r0
  403438:	d001      	beq.n	40343e <ff_wtoupper+0x16>
  40343a:	2b00      	cmp	r3, #0
  40343c:	d1f8      	bne.n	403430 <ff_wtoupper+0x8>

	return tbl_lower[i] ? tbl_upper[i] : chr;
  40343e:	b11b      	cbz	r3, 403448 <ff_wtoupper+0x20>
  403440:	4b04      	ldr	r3, [pc, #16]	; (403454 <ff_wtoupper+0x2c>)
  403442:	f833 0012 	ldrh.w	r0, [r3, r2, lsl #1]
}
  403446:	4770      	bx	lr
  403448:	4770      	bx	lr
	for (i = 0; tbl_lower[i] && chr != tbl_lower[i]; i++) ;
  40344a:	2200      	movs	r2, #0
  40344c:	e7f8      	b.n	403440 <ff_wtoupper+0x18>
  40344e:	bf00      	nop
  403450:	00410a5c 	.word	0x00410a5c
  403454:	00410c3c 	.word	0x00410c3c

00403458 <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403458:	f100 0308 	add.w	r3, r0, #8
  40345c:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
  40345e:	f04f 32ff 	mov.w	r2, #4294967295
  403462:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403464:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403466:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
  403468:	2300      	movs	r3, #0
  40346a:	6003      	str	r3, [r0, #0]
  40346c:	4770      	bx	lr

0040346e <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
  40346e:	2300      	movs	r3, #0
  403470:	6103      	str	r3, [r0, #16]
  403472:	4770      	bx	lr

00403474 <vListInsertEnd>:
}
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
  403474:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
  403476:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
  403478:	689a      	ldr	r2, [r3, #8]
  40347a:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
  40347c:	689a      	ldr	r2, [r3, #8]
  40347e:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
  403480:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  403482:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  403484:	6803      	ldr	r3, [r0, #0]
  403486:	3301      	adds	r3, #1
  403488:	6003      	str	r3, [r0, #0]
  40348a:	4770      	bx	lr

0040348c <vListInsert>:
}
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
  40348c:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
  40348e:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
  403490:	f1b5 3fff 	cmp.w	r5, #4294967295
  403494:	d002      	beq.n	40349c <vListInsert+0x10>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  403496:	f100 0208 	add.w	r2, r0, #8
  40349a:	e002      	b.n	4034a2 <vListInsert+0x16>
		pxIterator = pxList->xListEnd.pxPrevious;
  40349c:	6902      	ldr	r2, [r0, #16]
  40349e:	e004      	b.n	4034aa <vListInsert+0x1e>
		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
  4034a0:	461a      	mov	r2, r3
  4034a2:	6853      	ldr	r3, [r2, #4]
  4034a4:	681c      	ldr	r4, [r3, #0]
  4034a6:	42a5      	cmp	r5, r4
  4034a8:	d2fa      	bcs.n	4034a0 <vListInsert+0x14>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
  4034aa:	6853      	ldr	r3, [r2, #4]
  4034ac:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
  4034ae:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
  4034b0:	608a      	str	r2, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
  4034b2:	6051      	str	r1, [r2, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
  4034b4:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
  4034b6:	6803      	ldr	r3, [r0, #0]
  4034b8:	3301      	adds	r3, #1
  4034ba:	6003      	str	r3, [r0, #0]
}
  4034bc:	bc30      	pop	{r4, r5}
  4034be:	4770      	bx	lr

004034c0 <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
  4034c0:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
  4034c2:	6842      	ldr	r2, [r0, #4]
  4034c4:	6881      	ldr	r1, [r0, #8]
  4034c6:	6091      	str	r1, [r2, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
  4034c8:	6882      	ldr	r2, [r0, #8]
  4034ca:	6841      	ldr	r1, [r0, #4]
  4034cc:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
  4034ce:	685a      	ldr	r2, [r3, #4]
  4034d0:	4290      	cmp	r0, r2
  4034d2:	d005      	beq.n	4034e0 <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
  4034d4:	2200      	movs	r2, #0
  4034d6:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
  4034d8:	6818      	ldr	r0, [r3, #0]
  4034da:	3801      	subs	r0, #1
  4034dc:	6018      	str	r0, [r3, #0]

	return pxList->uxNumberOfItems;
}
  4034de:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
  4034e0:	6882      	ldr	r2, [r0, #8]
  4034e2:	605a      	str	r2, [r3, #4]
  4034e4:	e7f6      	b.n	4034d4 <uxListRemove+0x14>
	...

004034e8 <prvTaskExitError>:
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
  4034e8:	4b0d      	ldr	r3, [pc, #52]	; (403520 <prvTaskExitError+0x38>)
  4034ea:	681b      	ldr	r3, [r3, #0]
  4034ec:	f1b3 3fff 	cmp.w	r3, #4294967295
  4034f0:	d00a      	beq.n	403508 <prvTaskExitError+0x20>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
  4034f2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4034f6:	b672      	cpsid	i
  4034f8:	f383 8811 	msr	BASEPRI, r3
  4034fc:	f3bf 8f6f 	isb	sy
  403500:	f3bf 8f4f 	dsb	sy
  403504:	b662      	cpsie	i
  403506:	e7fe      	b.n	403506 <prvTaskExitError+0x1e>
  403508:	f04f 0380 	mov.w	r3, #128	; 0x80
  40350c:	b672      	cpsid	i
  40350e:	f383 8811 	msr	BASEPRI, r3
  403512:	f3bf 8f6f 	isb	sy
  403516:	f3bf 8f4f 	dsb	sy
  40351a:	b662      	cpsie	i
  40351c:	e7fe      	b.n	40351c <prvTaskExitError+0x34>
  40351e:	bf00      	nop
  403520:	20400030 	.word	0x20400030

00403524 <prvPortStartFirstTask>:
}
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
  403524:	4806      	ldr	r0, [pc, #24]	; (403540 <prvPortStartFirstTask+0x1c>)
  403526:	6800      	ldr	r0, [r0, #0]
  403528:	6800      	ldr	r0, [r0, #0]
  40352a:	f380 8808 	msr	MSP, r0
  40352e:	b662      	cpsie	i
  403530:	b661      	cpsie	f
  403532:	f3bf 8f4f 	dsb	sy
  403536:	f3bf 8f6f 	isb	sy
  40353a:	df00      	svc	0
  40353c:	bf00      	nop
  40353e:	0000      	.short	0x0000
  403540:	e000ed08 	.word	0xe000ed08

00403544 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
  403544:	f8df 000c 	ldr.w	r0, [pc, #12]	; 403554 <vPortEnableVFP+0x10>
  403548:	6801      	ldr	r1, [r0, #0]
  40354a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40354e:	6001      	str	r1, [r0, #0]
  403550:	4770      	bx	lr
  403552:	0000      	.short	0x0000
  403554:	e000ed88 	.word	0xe000ed88

00403558 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
  403558:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
  40355c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
  403560:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
  403564:	4b05      	ldr	r3, [pc, #20]	; (40357c <pxPortInitialiseStack+0x24>)
  403566:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
  40356a:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
  40356e:	f06f 0302 	mvn.w	r3, #2
  403572:	f840 3c24 	str.w	r3, [r0, #-36]
}
  403576:	3844      	subs	r0, #68	; 0x44
  403578:	4770      	bx	lr
  40357a:	bf00      	nop
  40357c:	004034e9 	.word	0x004034e9

00403580 <SVC_Handler>:
	__asm volatile (
  403580:	4b06      	ldr	r3, [pc, #24]	; (40359c <pxCurrentTCBConst2>)
  403582:	6819      	ldr	r1, [r3, #0]
  403584:	6808      	ldr	r0, [r1, #0]
  403586:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40358a:	f380 8809 	msr	PSP, r0
  40358e:	f3bf 8f6f 	isb	sy
  403592:	f04f 0000 	mov.w	r0, #0
  403596:	f380 8811 	msr	BASEPRI, r0
  40359a:	4770      	bx	lr

0040359c <pxCurrentTCBConst2>:
  40359c:	2040c28c 	.word	0x2040c28c
  4035a0:	4770      	bx	lr
  4035a2:	bf00      	nop

004035a4 <vPortEnterCritical>:
  4035a4:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035a8:	b672      	cpsid	i
  4035aa:	f383 8811 	msr	BASEPRI, r3
  4035ae:	f3bf 8f6f 	isb	sy
  4035b2:	f3bf 8f4f 	dsb	sy
  4035b6:	b662      	cpsie	i
	uxCriticalNesting++;
  4035b8:	4a0b      	ldr	r2, [pc, #44]	; (4035e8 <vPortEnterCritical+0x44>)
  4035ba:	6813      	ldr	r3, [r2, #0]
  4035bc:	3301      	adds	r3, #1
  4035be:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
  4035c0:	2b01      	cmp	r3, #1
  4035c2:	d10f      	bne.n	4035e4 <vPortEnterCritical+0x40>
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
  4035c4:	4b09      	ldr	r3, [pc, #36]	; (4035ec <vPortEnterCritical+0x48>)
  4035c6:	681b      	ldr	r3, [r3, #0]
  4035c8:	f013 0fff 	tst.w	r3, #255	; 0xff
  4035cc:	d00a      	beq.n	4035e4 <vPortEnterCritical+0x40>
  4035ce:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035d2:	b672      	cpsid	i
  4035d4:	f383 8811 	msr	BASEPRI, r3
  4035d8:	f3bf 8f6f 	isb	sy
  4035dc:	f3bf 8f4f 	dsb	sy
  4035e0:	b662      	cpsie	i
  4035e2:	e7fe      	b.n	4035e2 <vPortEnterCritical+0x3e>
  4035e4:	4770      	bx	lr
  4035e6:	bf00      	nop
  4035e8:	20400030 	.word	0x20400030
  4035ec:	e000ed04 	.word	0xe000ed04

004035f0 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
  4035f0:	4b0a      	ldr	r3, [pc, #40]	; (40361c <vPortExitCritical+0x2c>)
  4035f2:	681b      	ldr	r3, [r3, #0]
  4035f4:	b953      	cbnz	r3, 40360c <vPortExitCritical+0x1c>
  4035f6:	f04f 0380 	mov.w	r3, #128	; 0x80
  4035fa:	b672      	cpsid	i
  4035fc:	f383 8811 	msr	BASEPRI, r3
  403600:	f3bf 8f6f 	isb	sy
  403604:	f3bf 8f4f 	dsb	sy
  403608:	b662      	cpsie	i
  40360a:	e7fe      	b.n	40360a <vPortExitCritical+0x1a>
	uxCriticalNesting--;
  40360c:	3b01      	subs	r3, #1
  40360e:	4a03      	ldr	r2, [pc, #12]	; (40361c <vPortExitCritical+0x2c>)
  403610:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
  403612:	b90b      	cbnz	r3, 403618 <vPortExitCritical+0x28>
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
  403614:	f383 8811 	msr	BASEPRI, r3
  403618:	4770      	bx	lr
  40361a:	bf00      	nop
  40361c:	20400030 	.word	0x20400030

00403620 <PendSV_Handler>:
	__asm volatile
  403620:	f3ef 8009 	mrs	r0, PSP
  403624:	f3bf 8f6f 	isb	sy
  403628:	4b15      	ldr	r3, [pc, #84]	; (403680 <pxCurrentTCBConst>)
  40362a:	681a      	ldr	r2, [r3, #0]
  40362c:	f01e 0f10 	tst.w	lr, #16
  403630:	bf08      	it	eq
  403632:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
  403636:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40363a:	6010      	str	r0, [r2, #0]
  40363c:	f84d 3d04 	str.w	r3, [sp, #-4]!
  403640:	f04f 0080 	mov.w	r0, #128	; 0x80
  403644:	b672      	cpsid	i
  403646:	f380 8811 	msr	BASEPRI, r0
  40364a:	f3bf 8f4f 	dsb	sy
  40364e:	f3bf 8f6f 	isb	sy
  403652:	b662      	cpsie	i
  403654:	f001 f8aa 	bl	4047ac <vTaskSwitchContext>
  403658:	f04f 0000 	mov.w	r0, #0
  40365c:	f380 8811 	msr	BASEPRI, r0
  403660:	bc08      	pop	{r3}
  403662:	6819      	ldr	r1, [r3, #0]
  403664:	6808      	ldr	r0, [r1, #0]
  403666:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40366a:	f01e 0f10 	tst.w	lr, #16
  40366e:	bf08      	it	eq
  403670:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
  403674:	f380 8809 	msr	PSP, r0
  403678:	f3bf 8f6f 	isb	sy
  40367c:	4770      	bx	lr
  40367e:	bf00      	nop

00403680 <pxCurrentTCBConst>:
  403680:	2040c28c 	.word	0x2040c28c
  403684:	4770      	bx	lr
  403686:	bf00      	nop

00403688 <SysTick_Handler>:
{
  403688:	b508      	push	{r3, lr}
	__asm volatile
  40368a:	f3ef 8311 	mrs	r3, BASEPRI
  40368e:	f04f 0280 	mov.w	r2, #128	; 0x80
  403692:	b672      	cpsid	i
  403694:	f382 8811 	msr	BASEPRI, r2
  403698:	f3bf 8f6f 	isb	sy
  40369c:	f3bf 8f4f 	dsb	sy
  4036a0:	b662      	cpsie	i
		if( xTaskIncrementTick() != pdFALSE )
  4036a2:	4b05      	ldr	r3, [pc, #20]	; (4036b8 <SysTick_Handler+0x30>)
  4036a4:	4798      	blx	r3
  4036a6:	b118      	cbz	r0, 4036b0 <SysTick_Handler+0x28>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
  4036a8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4036ac:	4b03      	ldr	r3, [pc, #12]	; (4036bc <SysTick_Handler+0x34>)
  4036ae:	601a      	str	r2, [r3, #0]
	__asm volatile
  4036b0:	2300      	movs	r3, #0
  4036b2:	f383 8811 	msr	BASEPRI, r3
  4036b6:	bd08      	pop	{r3, pc}
  4036b8:	00404419 	.word	0x00404419
  4036bc:	e000ed04 	.word	0xe000ed04

004036c0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
  4036c0:	4a03      	ldr	r2, [pc, #12]	; (4036d0 <vPortSetupTimerInterrupt+0x10>)
  4036c2:	4b04      	ldr	r3, [pc, #16]	; (4036d4 <vPortSetupTimerInterrupt+0x14>)
  4036c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
  4036c6:	2207      	movs	r2, #7
  4036c8:	3b04      	subs	r3, #4
  4036ca:	601a      	str	r2, [r3, #0]
  4036cc:	4770      	bx	lr
  4036ce:	bf00      	nop
  4036d0:	000927bf 	.word	0x000927bf
  4036d4:	e000e014 	.word	0xe000e014

004036d8 <xPortStartScheduler>:
{
  4036d8:	b500      	push	{lr}
  4036da:	b083      	sub	sp, #12
		ulOriginalPriority = *pucFirstUserPriorityRegister;
  4036dc:	4b25      	ldr	r3, [pc, #148]	; (403774 <xPortStartScheduler+0x9c>)
  4036de:	781a      	ldrb	r2, [r3, #0]
  4036e0:	b2d2      	uxtb	r2, r2
  4036e2:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
  4036e4:	22ff      	movs	r2, #255	; 0xff
  4036e6:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
  4036e8:	781b      	ldrb	r3, [r3, #0]
  4036ea:	b2db      	uxtb	r3, r3
  4036ec:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
  4036f0:	f89d 3003 	ldrb.w	r3, [sp, #3]
  4036f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
  4036f8:	4a1f      	ldr	r2, [pc, #124]	; (403778 <xPortStartScheduler+0xa0>)
  4036fa:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
  4036fc:	2207      	movs	r2, #7
  4036fe:	4b1f      	ldr	r3, [pc, #124]	; (40377c <xPortStartScheduler+0xa4>)
  403700:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  403702:	f89d 3003 	ldrb.w	r3, [sp, #3]
  403706:	f013 0f80 	tst.w	r3, #128	; 0x80
  40370a:	d010      	beq.n	40372e <xPortStartScheduler+0x56>
  40370c:	2206      	movs	r2, #6
  40370e:	e000      	b.n	403712 <xPortStartScheduler+0x3a>
  403710:	460a      	mov	r2, r1
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
  403712:	f89d 3003 	ldrb.w	r3, [sp, #3]
  403716:	005b      	lsls	r3, r3, #1
  403718:	b2db      	uxtb	r3, r3
  40371a:	f88d 3003 	strb.w	r3, [sp, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
  40371e:	f89d 3003 	ldrb.w	r3, [sp, #3]
  403722:	1e51      	subs	r1, r2, #1
  403724:	f013 0f80 	tst.w	r3, #128	; 0x80
  403728:	d1f2      	bne.n	403710 <xPortStartScheduler+0x38>
  40372a:	4b14      	ldr	r3, [pc, #80]	; (40377c <xPortStartScheduler+0xa4>)
  40372c:	601a      	str	r2, [r3, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  40372e:	4a13      	ldr	r2, [pc, #76]	; (40377c <xPortStartScheduler+0xa4>)
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
  403730:	6813      	ldr	r3, [r2, #0]
  403732:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
  403734:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  403738:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
  40373a:	9b01      	ldr	r3, [sp, #4]
  40373c:	b2db      	uxtb	r3, r3
  40373e:	4a0d      	ldr	r2, [pc, #52]	; (403774 <xPortStartScheduler+0x9c>)
  403740:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
  403742:	4b0f      	ldr	r3, [pc, #60]	; (403780 <xPortStartScheduler+0xa8>)
  403744:	681a      	ldr	r2, [r3, #0]
  403746:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
  40374a:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
  40374c:	681a      	ldr	r2, [r3, #0]
  40374e:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
  403752:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
  403754:	4b0b      	ldr	r3, [pc, #44]	; (403784 <xPortStartScheduler+0xac>)
  403756:	4798      	blx	r3
	uxCriticalNesting = 0;
  403758:	2200      	movs	r2, #0
  40375a:	4b0b      	ldr	r3, [pc, #44]	; (403788 <xPortStartScheduler+0xb0>)
  40375c:	601a      	str	r2, [r3, #0]
	vPortEnableVFP();
  40375e:	4b0b      	ldr	r3, [pc, #44]	; (40378c <xPortStartScheduler+0xb4>)
  403760:	4798      	blx	r3
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
  403762:	4a0b      	ldr	r2, [pc, #44]	; (403790 <xPortStartScheduler+0xb8>)
  403764:	6813      	ldr	r3, [r2, #0]
  403766:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
  40376a:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
  40376c:	4b09      	ldr	r3, [pc, #36]	; (403794 <xPortStartScheduler+0xbc>)
  40376e:	4798      	blx	r3
	prvTaskExitError();
  403770:	4b09      	ldr	r3, [pc, #36]	; (403798 <xPortStartScheduler+0xc0>)
  403772:	4798      	blx	r3
  403774:	e000e400 	.word	0xe000e400
  403778:	20400a7e 	.word	0x20400a7e
  40377c:	20400a80 	.word	0x20400a80
  403780:	e000ed20 	.word	0xe000ed20
  403784:	004036c1 	.word	0x004036c1
  403788:	20400030 	.word	0x20400030
  40378c:	00403545 	.word	0x00403545
  403790:	e000ef34 	.word	0xe000ef34
  403794:	00403525 	.word	0x00403525
  403798:	004034e9 	.word	0x004034e9

0040379c <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
  40379c:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
  4037a0:	2b0f      	cmp	r3, #15
  4037a2:	d911      	bls.n	4037c8 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
  4037a4:	4a12      	ldr	r2, [pc, #72]	; (4037f0 <vPortValidateInterruptPriority+0x54>)
  4037a6:	5c9b      	ldrb	r3, [r3, r2]
  4037a8:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
  4037aa:	4a12      	ldr	r2, [pc, #72]	; (4037f4 <vPortValidateInterruptPriority+0x58>)
  4037ac:	7812      	ldrb	r2, [r2, #0]
  4037ae:	429a      	cmp	r2, r3
  4037b0:	d90a      	bls.n	4037c8 <vPortValidateInterruptPriority+0x2c>
	__asm volatile
  4037b2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037b6:	b672      	cpsid	i
  4037b8:	f383 8811 	msr	BASEPRI, r3
  4037bc:	f3bf 8f6f 	isb	sy
  4037c0:	f3bf 8f4f 	dsb	sy
  4037c4:	b662      	cpsie	i
  4037c6:	e7fe      	b.n	4037c6 <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
  4037c8:	4b0b      	ldr	r3, [pc, #44]	; (4037f8 <vPortValidateInterruptPriority+0x5c>)
  4037ca:	681b      	ldr	r3, [r3, #0]
  4037cc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  4037d0:	4a0a      	ldr	r2, [pc, #40]	; (4037fc <vPortValidateInterruptPriority+0x60>)
  4037d2:	6812      	ldr	r2, [r2, #0]
  4037d4:	4293      	cmp	r3, r2
  4037d6:	d90a      	bls.n	4037ee <vPortValidateInterruptPriority+0x52>
  4037d8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4037dc:	b672      	cpsid	i
  4037de:	f383 8811 	msr	BASEPRI, r3
  4037e2:	f3bf 8f6f 	isb	sy
  4037e6:	f3bf 8f4f 	dsb	sy
  4037ea:	b662      	cpsie	i
  4037ec:	e7fe      	b.n	4037ec <vPortValidateInterruptPriority+0x50>
  4037ee:	4770      	bx	lr
  4037f0:	e000e3f0 	.word	0xe000e3f0
  4037f4:	20400a7e 	.word	0x20400a7e
  4037f8:	e000ed0c 	.word	0xe000ed0c
  4037fc:	20400a80 	.word	0x20400a80

00403800 <pvPortMalloc>:
static size_t xNextFreeByte = ( size_t ) 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
  403800:	b538      	push	{r3, r4, r5, lr}
  403802:	4604      	mov	r4, r0
void *pvReturn = NULL;
static uint8_t *pucAlignedHeap = NULL;

	/* Ensure that blocks are always aligned to the required number of bytes. */
	#if portBYTE_ALIGNMENT != 1
		if( xWantedSize & portBYTE_ALIGNMENT_MASK )
  403804:	f010 0f07 	tst.w	r0, #7
  403808:	d002      	beq.n	403810 <pvPortMalloc+0x10>
		{
			/* Byte alignment required. */
			xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
  40380a:	f020 0407 	bic.w	r4, r0, #7
  40380e:	3408      	adds	r4, #8
		}
	#endif

	vTaskSuspendAll();
  403810:	4b11      	ldr	r3, [pc, #68]	; (403858 <pvPortMalloc+0x58>)
  403812:	4798      	blx	r3
	{
		if( pucAlignedHeap == NULL )
  403814:	4b11      	ldr	r3, [pc, #68]	; (40385c <pvPortMalloc+0x5c>)
  403816:	681b      	ldr	r3, [r3, #0]
  403818:	b193      	cbz	r3, 403840 <pvPortMalloc+0x40>
			/* Ensure the heap starts on a correctly aligned boundary. */
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
		}

		/* Check there is enough room left for the allocation. */
		if( ( ( xNextFreeByte + xWantedSize ) < configADJUSTED_HEAP_SIZE ) &&
  40381a:	4b11      	ldr	r3, [pc, #68]	; (403860 <pvPortMalloc+0x60>)
  40381c:	681b      	ldr	r3, [r3, #0]
  40381e:	441c      	add	r4, r3
  403820:	42a3      	cmp	r3, r4
  403822:	d213      	bcs.n	40384c <pvPortMalloc+0x4c>
  403824:	f24b 72f7 	movw	r2, #47095	; 0xb7f7
  403828:	4294      	cmp	r4, r2
  40382a:	d80f      	bhi.n	40384c <pvPortMalloc+0x4c>
			( ( xNextFreeByte + xWantedSize ) > xNextFreeByte )	)/* Check for overflow. */
		{
			/* Return the next free byte then increment the index past this
			block. */
			pvReturn = pucAlignedHeap + xNextFreeByte;
  40382c:	4a0b      	ldr	r2, [pc, #44]	; (40385c <pvPortMalloc+0x5c>)
  40382e:	6815      	ldr	r5, [r2, #0]
  403830:	441d      	add	r5, r3
			xNextFreeByte += xWantedSize;
  403832:	4b0b      	ldr	r3, [pc, #44]	; (403860 <pvPortMalloc+0x60>)
  403834:	601c      	str	r4, [r3, #0]
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
  403836:	4b0b      	ldr	r3, [pc, #44]	; (403864 <pvPortMalloc+0x64>)
  403838:	4798      	blx	r3

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
  40383a:	b14d      	cbz	r5, 403850 <pvPortMalloc+0x50>
		}
	}
	#endif

	return pvReturn;
}
  40383c:	4628      	mov	r0, r5
  40383e:	bd38      	pop	{r3, r4, r5, pc}
			pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
  403840:	4b09      	ldr	r3, [pc, #36]	; (403868 <pvPortMalloc+0x68>)
  403842:	f023 0307 	bic.w	r3, r3, #7
  403846:	4a05      	ldr	r2, [pc, #20]	; (40385c <pvPortMalloc+0x5c>)
  403848:	6013      	str	r3, [r2, #0]
  40384a:	e7e6      	b.n	40381a <pvPortMalloc+0x1a>
	( void ) xTaskResumeAll();
  40384c:	4b05      	ldr	r3, [pc, #20]	; (403864 <pvPortMalloc+0x64>)
  40384e:	4798      	blx	r3
			vApplicationMallocFailedHook();
  403850:	4b06      	ldr	r3, [pc, #24]	; (40386c <pvPortMalloc+0x6c>)
  403852:	4798      	blx	r3
  403854:	2500      	movs	r5, #0
	return pvReturn;
  403856:	e7f1      	b.n	40383c <pvPortMalloc+0x3c>
  403858:	004043fd 	.word	0x004043fd
  40385c:	20400a84 	.word	0x20400a84
  403860:	2040c288 	.word	0x2040c288
  403864:	00404565 	.word	0x00404565
  403868:	20400a90 	.word	0x20400a90
  40386c:	004090d3 	.word	0x004090d3

00403870 <vPortFree>:
	heap_4.c for alternative implementations, and the memory management pages of
	http://www.FreeRTOS.org for more information. */
	( void ) pv;

	/* Force an assert as it is invalid to call this function. */
	configASSERT( pv == NULL );
  403870:	b150      	cbz	r0, 403888 <vPortFree+0x18>
  403872:	f04f 0380 	mov.w	r3, #128	; 0x80
  403876:	b672      	cpsid	i
  403878:	f383 8811 	msr	BASEPRI, r3
  40387c:	f3bf 8f6f 	isb	sy
  403880:	f3bf 8f4f 	dsb	sy
  403884:	b662      	cpsie	i
  403886:	e7fe      	b.n	403886 <vPortFree+0x16>
  403888:	4770      	bx	lr
	...

0040388c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
  40388c:	b538      	push	{r3, r4, r5, lr}
  40388e:	4604      	mov	r4, r0
  403890:	4615      	mov	r5, r2
BaseType_t xReturn = pdFALSE;

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
  403892:	6c02      	ldr	r2, [r0, #64]	; 0x40
  403894:	b95a      	cbnz	r2, 4038ae <prvCopyDataToQueue+0x22>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  403896:	6803      	ldr	r3, [r0, #0]
  403898:	2b00      	cmp	r3, #0
  40389a:	d12e      	bne.n	4038fa <prvCopyDataToQueue+0x6e>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
  40389c:	6840      	ldr	r0, [r0, #4]
  40389e:	4b1b      	ldr	r3, [pc, #108]	; (40390c <prvCopyDataToQueue+0x80>)
  4038a0:	4798      	blx	r3
				pxQueue->pxMutexHolder = NULL;
  4038a2:	2300      	movs	r3, #0
  4038a4:	6063      	str	r3, [r4, #4]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
  4038a6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4038a8:	3301      	adds	r3, #1
  4038aa:	63a3      	str	r3, [r4, #56]	; 0x38

	return xReturn;
}
  4038ac:	bd38      	pop	{r3, r4, r5, pc}
	else if( xPosition == queueSEND_TO_BACK )
  4038ae:	b96d      	cbnz	r5, 4038cc <prvCopyDataToQueue+0x40>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
  4038b0:	6880      	ldr	r0, [r0, #8]
  4038b2:	4b17      	ldr	r3, [pc, #92]	; (403910 <prvCopyDataToQueue+0x84>)
  4038b4:	4798      	blx	r3
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
  4038b6:	68a3      	ldr	r3, [r4, #8]
  4038b8:	6c22      	ldr	r2, [r4, #64]	; 0x40
  4038ba:	4413      	add	r3, r2
  4038bc:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4038be:	6862      	ldr	r2, [r4, #4]
  4038c0:	4293      	cmp	r3, r2
  4038c2:	d31c      	bcc.n	4038fe <prvCopyDataToQueue+0x72>
			pxQueue->pcWriteTo = pxQueue->pcHead;
  4038c4:	6823      	ldr	r3, [r4, #0]
  4038c6:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
  4038c8:	2000      	movs	r0, #0
  4038ca:	e7ec      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4038cc:	68c0      	ldr	r0, [r0, #12]
  4038ce:	4b10      	ldr	r3, [pc, #64]	; (403910 <prvCopyDataToQueue+0x84>)
  4038d0:	4798      	blx	r3
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
  4038d2:	6c23      	ldr	r3, [r4, #64]	; 0x40
  4038d4:	425b      	negs	r3, r3
  4038d6:	68e2      	ldr	r2, [r4, #12]
  4038d8:	441a      	add	r2, r3
  4038da:	60e2      	str	r2, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
  4038dc:	6821      	ldr	r1, [r4, #0]
  4038de:	428a      	cmp	r2, r1
  4038e0:	d202      	bcs.n	4038e8 <prvCopyDataToQueue+0x5c>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
  4038e2:	6862      	ldr	r2, [r4, #4]
  4038e4:	4413      	add	r3, r2
  4038e6:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
  4038e8:	2d02      	cmp	r5, #2
  4038ea:	d10a      	bne.n	403902 <prvCopyDataToQueue+0x76>
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  4038ec:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4038ee:	b153      	cbz	r3, 403906 <prvCopyDataToQueue+0x7a>
				--( pxQueue->uxMessagesWaiting );
  4038f0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  4038f2:	3b01      	subs	r3, #1
  4038f4:	63a3      	str	r3, [r4, #56]	; 0x38
BaseType_t xReturn = pdFALSE;
  4038f6:	2000      	movs	r0, #0
  4038f8:	e7d5      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
  4038fa:	2000      	movs	r0, #0
  4038fc:	e7d3      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
  4038fe:	2000      	movs	r0, #0
  403900:	e7d1      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
  403902:	2000      	movs	r0, #0
  403904:	e7cf      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
  403906:	2000      	movs	r0, #0
  403908:	e7cd      	b.n	4038a6 <prvCopyDataToQueue+0x1a>
  40390a:	bf00      	nop
  40390c:	00404bad 	.word	0x00404bad
  403910:	00409955 	.word	0x00409955

00403914 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
  403914:	b530      	push	{r4, r5, lr}
  403916:	b083      	sub	sp, #12
  403918:	9001      	str	r0, [sp, #4]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
  40391a:	6d44      	ldr	r4, [r0, #84]	; 0x54
	BaseType_t xReturn = pdFALSE;

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
  40391c:	b174      	cbz	r4, 40393c <prvNotifyQueueSetContainer+0x28>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
  40391e:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403920:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  403922:	429a      	cmp	r2, r3
  403924:	d315      	bcc.n	403952 <prvNotifyQueueSetContainer+0x3e>
  403926:	f04f 0380 	mov.w	r3, #128	; 0x80
  40392a:	b672      	cpsid	i
  40392c:	f383 8811 	msr	BASEPRI, r3
  403930:	f3bf 8f6f 	isb	sy
  403934:	f3bf 8f4f 	dsb	sy
  403938:	b662      	cpsie	i
  40393a:	e7fe      	b.n	40393a <prvNotifyQueueSetContainer+0x26>
  40393c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403940:	b672      	cpsid	i
  403942:	f383 8811 	msr	BASEPRI, r3
  403946:	f3bf 8f6f 	isb	sy
  40394a:	f3bf 8f4f 	dsb	sy
  40394e:	b662      	cpsie	i
  403950:	e7fe      	b.n	403950 <prvNotifyQueueSetContainer+0x3c>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
  403952:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403954:	4293      	cmp	r3, r2
  403956:	d803      	bhi.n	403960 <prvNotifyQueueSetContainer+0x4c>
	BaseType_t xReturn = pdFALSE;
  403958:	2500      	movs	r5, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  40395a:	4628      	mov	r0, r5
  40395c:	b003      	add	sp, #12
  40395e:	bd30      	pop	{r4, r5, pc}
  403960:	460a      	mov	r2, r1
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
  403962:	a901      	add	r1, sp, #4
  403964:	4620      	mov	r0, r4
  403966:	4b0b      	ldr	r3, [pc, #44]	; (403994 <prvNotifyQueueSetContainer+0x80>)
  403968:	4798      	blx	r3
  40396a:	4605      	mov	r5, r0
			if( pxQueueSetContainer->xTxLock == queueUNLOCKED )
  40396c:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40396e:	f1b3 3fff 	cmp.w	r3, #4294967295
  403972:	d10a      	bne.n	40398a <prvNotifyQueueSetContainer+0x76>
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
  403974:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403976:	2b00      	cmp	r3, #0
  403978:	d0ef      	beq.n	40395a <prvNotifyQueueSetContainer+0x46>
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
  40397a:	f104 0024 	add.w	r0, r4, #36	; 0x24
  40397e:	4b06      	ldr	r3, [pc, #24]	; (403998 <prvNotifyQueueSetContainer+0x84>)
  403980:	4798      	blx	r3
  403982:	2800      	cmp	r0, #0
						xReturn = pdTRUE;
  403984:	bf18      	it	ne
  403986:	2501      	movne	r5, #1
  403988:	e7e7      	b.n	40395a <prvNotifyQueueSetContainer+0x46>
				( pxQueueSetContainer->xTxLock )++;
  40398a:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  40398c:	3301      	adds	r3, #1
  40398e:	64a3      	str	r3, [r4, #72]	; 0x48
  403990:	e7e3      	b.n	40395a <prvNotifyQueueSetContainer+0x46>
  403992:	bf00      	nop
  403994:	0040388d 	.word	0x0040388d
  403998:	00404981 	.word	0x00404981

0040399c <prvCopyDataFromQueue>:
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
  40399c:	6c02      	ldr	r2, [r0, #64]	; 0x40
  40399e:	b172      	cbz	r2, 4039be <prvCopyDataFromQueue+0x22>
{
  4039a0:	b510      	push	{r4, lr}
  4039a2:	4603      	mov	r3, r0
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
  4039a4:	68c4      	ldr	r4, [r0, #12]
  4039a6:	4414      	add	r4, r2
  4039a8:	60c4      	str	r4, [r0, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
  4039aa:	6840      	ldr	r0, [r0, #4]
  4039ac:	4284      	cmp	r4, r0
  4039ae:	d301      	bcc.n	4039b4 <prvCopyDataFromQueue+0x18>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
  4039b0:	6818      	ldr	r0, [r3, #0]
  4039b2:	60d8      	str	r0, [r3, #12]
  4039b4:	4608      	mov	r0, r1
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
  4039b6:	68d9      	ldr	r1, [r3, #12]
  4039b8:	4b01      	ldr	r3, [pc, #4]	; (4039c0 <prvCopyDataFromQueue+0x24>)
  4039ba:	4798      	blx	r3
  4039bc:	bd10      	pop	{r4, pc}
  4039be:	4770      	bx	lr
  4039c0:	00409955 	.word	0x00409955

004039c4 <prvUnlockQueue>:
{
  4039c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4039c6:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
  4039c8:	4b22      	ldr	r3, [pc, #136]	; (403a54 <prvUnlockQueue+0x90>)
  4039ca:	4798      	blx	r3
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4039cc:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4039ce:	2b00      	cmp	r3, #0
  4039d0:	dd1b      	ble.n	403a0a <prvUnlockQueue+0x46>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4039d2:	4d21      	ldr	r5, [pc, #132]	; (403a58 <prvUnlockQueue+0x94>)
						vTaskMissedYield();
  4039d4:	4f21      	ldr	r7, [pc, #132]	; (403a5c <prvUnlockQueue+0x98>)
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4039d6:	4e22      	ldr	r6, [pc, #136]	; (403a60 <prvUnlockQueue+0x9c>)
  4039d8:	e00b      	b.n	4039f2 <prvUnlockQueue+0x2e>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  4039da:	6a63      	ldr	r3, [r4, #36]	; 0x24
  4039dc:	b1ab      	cbz	r3, 403a0a <prvUnlockQueue+0x46>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  4039de:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4039e2:	47b0      	blx	r6
  4039e4:	b978      	cbnz	r0, 403a06 <prvUnlockQueue+0x42>
			--( pxQueue->xTxLock );
  4039e6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4039e8:	3b01      	subs	r3, #1
  4039ea:	64a3      	str	r3, [r4, #72]	; 0x48
		while( pxQueue->xTxLock > queueLOCKED_UNMODIFIED )
  4039ec:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  4039ee:	2b00      	cmp	r3, #0
  4039f0:	dd0b      	ble.n	403a0a <prvUnlockQueue+0x46>
				if( pxQueue->pxQueueSetContainer != NULL )
  4039f2:	6d63      	ldr	r3, [r4, #84]	; 0x54
  4039f4:	2b00      	cmp	r3, #0
  4039f6:	d0f0      	beq.n	4039da <prvUnlockQueue+0x16>
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) == pdTRUE )
  4039f8:	2100      	movs	r1, #0
  4039fa:	4620      	mov	r0, r4
  4039fc:	47a8      	blx	r5
  4039fe:	2801      	cmp	r0, #1
  403a00:	d1f1      	bne.n	4039e6 <prvUnlockQueue+0x22>
						vTaskMissedYield();
  403a02:	47b8      	blx	r7
  403a04:	e7ef      	b.n	4039e6 <prvUnlockQueue+0x22>
							vTaskMissedYield();
  403a06:	47b8      	blx	r7
  403a08:	e7ed      	b.n	4039e6 <prvUnlockQueue+0x22>
		pxQueue->xTxLock = queueUNLOCKED;
  403a0a:	f04f 33ff 	mov.w	r3, #4294967295
  403a0e:	64a3      	str	r3, [r4, #72]	; 0x48
	taskEXIT_CRITICAL();
  403a10:	4b14      	ldr	r3, [pc, #80]	; (403a64 <prvUnlockQueue+0xa0>)
  403a12:	4798      	blx	r3
	taskENTER_CRITICAL();
  403a14:	4b0f      	ldr	r3, [pc, #60]	; (403a54 <prvUnlockQueue+0x90>)
  403a16:	4798      	blx	r3
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  403a18:	6c63      	ldr	r3, [r4, #68]	; 0x44
  403a1a:	2b00      	cmp	r3, #0
  403a1c:	dd14      	ble.n	403a48 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  403a1e:	6923      	ldr	r3, [r4, #16]
  403a20:	b193      	cbz	r3, 403a48 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  403a22:	f104 0610 	add.w	r6, r4, #16
  403a26:	4d0e      	ldr	r5, [pc, #56]	; (403a60 <prvUnlockQueue+0x9c>)
					vTaskMissedYield();
  403a28:	4f0c      	ldr	r7, [pc, #48]	; (403a5c <prvUnlockQueue+0x98>)
  403a2a:	e007      	b.n	403a3c <prvUnlockQueue+0x78>
				--( pxQueue->xRxLock );
  403a2c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  403a2e:	3b01      	subs	r3, #1
  403a30:	6463      	str	r3, [r4, #68]	; 0x44
		while( pxQueue->xRxLock > queueLOCKED_UNMODIFIED )
  403a32:	6c63      	ldr	r3, [r4, #68]	; 0x44
  403a34:	2b00      	cmp	r3, #0
  403a36:	dd07      	ble.n	403a48 <prvUnlockQueue+0x84>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  403a38:	6923      	ldr	r3, [r4, #16]
  403a3a:	b12b      	cbz	r3, 403a48 <prvUnlockQueue+0x84>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
  403a3c:	4630      	mov	r0, r6
  403a3e:	47a8      	blx	r5
  403a40:	2800      	cmp	r0, #0
  403a42:	d0f3      	beq.n	403a2c <prvUnlockQueue+0x68>
					vTaskMissedYield();
  403a44:	47b8      	blx	r7
  403a46:	e7f1      	b.n	403a2c <prvUnlockQueue+0x68>
		pxQueue->xRxLock = queueUNLOCKED;
  403a48:	f04f 33ff 	mov.w	r3, #4294967295
  403a4c:	6463      	str	r3, [r4, #68]	; 0x44
	taskEXIT_CRITICAL();
  403a4e:	4b05      	ldr	r3, [pc, #20]	; (403a64 <prvUnlockQueue+0xa0>)
  403a50:	4798      	blx	r3
  403a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  403a54:	004035a5 	.word	0x004035a5
  403a58:	00403915 	.word	0x00403915
  403a5c:	00404add 	.word	0x00404add
  403a60:	00404981 	.word	0x00404981
  403a64:	004035f1 	.word	0x004035f1

00403a68 <xQueueGenericReset>:
{
  403a68:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
  403a6a:	b308      	cbz	r0, 403ab0 <xQueueGenericReset+0x48>
  403a6c:	4604      	mov	r4, r0
  403a6e:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  403a70:	4b1d      	ldr	r3, [pc, #116]	; (403ae8 <xQueueGenericReset+0x80>)
  403a72:	4798      	blx	r3
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
  403a74:	6822      	ldr	r2, [r4, #0]
  403a76:	6c21      	ldr	r1, [r4, #64]	; 0x40
  403a78:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  403a7a:	fb03 f301 	mul.w	r3, r3, r1
  403a7e:	18d0      	adds	r0, r2, r3
  403a80:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
  403a82:	2000      	movs	r0, #0
  403a84:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
  403a86:	60a2      	str	r2, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
  403a88:	1a5b      	subs	r3, r3, r1
  403a8a:	4413      	add	r3, r2
  403a8c:	60e3      	str	r3, [r4, #12]
		pxQueue->xRxLock = queueUNLOCKED;
  403a8e:	f04f 33ff 	mov.w	r3, #4294967295
  403a92:	6463      	str	r3, [r4, #68]	; 0x44
		pxQueue->xTxLock = queueUNLOCKED;
  403a94:	64a3      	str	r3, [r4, #72]	; 0x48
		if( xNewQueue == pdFALSE )
  403a96:	b9fd      	cbnz	r5, 403ad8 <xQueueGenericReset+0x70>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  403a98:	6923      	ldr	r3, [r4, #16]
  403a9a:	b12b      	cbz	r3, 403aa8 <xQueueGenericReset+0x40>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  403a9c:	f104 0010 	add.w	r0, r4, #16
  403aa0:	4b12      	ldr	r3, [pc, #72]	; (403aec <xQueueGenericReset+0x84>)
  403aa2:	4798      	blx	r3
  403aa4:	2801      	cmp	r0, #1
  403aa6:	d00e      	beq.n	403ac6 <xQueueGenericReset+0x5e>
	taskEXIT_CRITICAL();
  403aa8:	4b11      	ldr	r3, [pc, #68]	; (403af0 <xQueueGenericReset+0x88>)
  403aaa:	4798      	blx	r3
}
  403aac:	2001      	movs	r0, #1
  403aae:	bd38      	pop	{r3, r4, r5, pc}
  403ab0:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ab4:	b672      	cpsid	i
  403ab6:	f383 8811 	msr	BASEPRI, r3
  403aba:	f3bf 8f6f 	isb	sy
  403abe:	f3bf 8f4f 	dsb	sy
  403ac2:	b662      	cpsie	i
  403ac4:	e7fe      	b.n	403ac4 <xQueueGenericReset+0x5c>
					queueYIELD_IF_USING_PREEMPTION();
  403ac6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403aca:	4b0a      	ldr	r3, [pc, #40]	; (403af4 <xQueueGenericReset+0x8c>)
  403acc:	601a      	str	r2, [r3, #0]
  403ace:	f3bf 8f4f 	dsb	sy
  403ad2:	f3bf 8f6f 	isb	sy
  403ad6:	e7e7      	b.n	403aa8 <xQueueGenericReset+0x40>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
  403ad8:	f104 0010 	add.w	r0, r4, #16
  403adc:	4d06      	ldr	r5, [pc, #24]	; (403af8 <xQueueGenericReset+0x90>)
  403ade:	47a8      	blx	r5
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
  403ae0:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403ae4:	47a8      	blx	r5
  403ae6:	e7df      	b.n	403aa8 <xQueueGenericReset+0x40>
  403ae8:	004035a5 	.word	0x004035a5
  403aec:	00404981 	.word	0x00404981
  403af0:	004035f1 	.word	0x004035f1
  403af4:	e000ed04 	.word	0xe000ed04
  403af8:	00403459 	.word	0x00403459

00403afc <xQueueGenericCreate>:
{
  403afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
  403afe:	b950      	cbnz	r0, 403b16 <xQueueGenericCreate+0x1a>
  403b00:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b04:	b672      	cpsid	i
  403b06:	f383 8811 	msr	BASEPRI, r3
  403b0a:	f3bf 8f6f 	isb	sy
  403b0e:	f3bf 8f4f 	dsb	sy
  403b12:	b662      	cpsie	i
  403b14:	e7fe      	b.n	403b14 <xQueueGenericCreate+0x18>
  403b16:	4606      	mov	r6, r0
  403b18:	4617      	mov	r7, r2
  403b1a:	460d      	mov	r5, r1
	if( uxItemSize == ( UBaseType_t ) 0 )
  403b1c:	b189      	cbz	r1, 403b42 <xQueueGenericCreate+0x46>
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ) + ( size_t ) 1; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  403b1e:	fb01 f000 	mul.w	r0, r1, r0
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  403b22:	3059      	adds	r0, #89	; 0x59
  403b24:	4b12      	ldr	r3, [pc, #72]	; (403b70 <xQueueGenericCreate+0x74>)
  403b26:	4798      	blx	r3
	if( pxNewQueue != NULL )
  403b28:	4604      	mov	r4, r0
  403b2a:	b9e8      	cbnz	r0, 403b68 <xQueueGenericCreate+0x6c>
  403b2c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403b30:	b672      	cpsid	i
  403b32:	f383 8811 	msr	BASEPRI, r3
  403b36:	f3bf 8f6f 	isb	sy
  403b3a:	f3bf 8f4f 	dsb	sy
  403b3e:	b662      	cpsie	i
  403b40:	e7fe      	b.n	403b40 <xQueueGenericCreate+0x44>
	pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
  403b42:	2058      	movs	r0, #88	; 0x58
  403b44:	4b0a      	ldr	r3, [pc, #40]	; (403b70 <xQueueGenericCreate+0x74>)
  403b46:	4798      	blx	r3
	if( pxNewQueue != NULL )
  403b48:	4604      	mov	r4, r0
  403b4a:	2800      	cmp	r0, #0
  403b4c:	d0ee      	beq.n	403b2c <xQueueGenericCreate+0x30>
			pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
  403b4e:	6020      	str	r0, [r4, #0]
		pxNewQueue->uxLength = uxQueueLength;
  403b50:	63e6      	str	r6, [r4, #60]	; 0x3c
		pxNewQueue->uxItemSize = uxItemSize;
  403b52:	6425      	str	r5, [r4, #64]	; 0x40
		( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
  403b54:	2101      	movs	r1, #1
  403b56:	4620      	mov	r0, r4
  403b58:	4b06      	ldr	r3, [pc, #24]	; (403b74 <xQueueGenericCreate+0x78>)
  403b5a:	4798      	blx	r3
			pxNewQueue->ucQueueType = ucQueueType;
  403b5c:	f884 7050 	strb.w	r7, [r4, #80]	; 0x50
			pxNewQueue->pxQueueSetContainer = NULL;
  403b60:	2300      	movs	r3, #0
  403b62:	6563      	str	r3, [r4, #84]	; 0x54
}
  403b64:	4620      	mov	r0, r4
  403b66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			pxNewQueue->pcHead = ( ( int8_t * ) pxNewQueue ) + sizeof( Queue_t );
  403b68:	f100 0358 	add.w	r3, r0, #88	; 0x58
  403b6c:	6003      	str	r3, [r0, #0]
  403b6e:	e7ef      	b.n	403b50 <xQueueGenericCreate+0x54>
  403b70:	00403801 	.word	0x00403801
  403b74:	00403a69 	.word	0x00403a69

00403b78 <xQueueGenericSend>:
{
  403b78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403b7c:	b085      	sub	sp, #20
  403b7e:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  403b80:	b1b8      	cbz	r0, 403bb2 <xQueueGenericSend+0x3a>
  403b82:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403b84:	b301      	cbz	r1, 403bc8 <xQueueGenericSend+0x50>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  403b86:	2b02      	cmp	r3, #2
  403b88:	d02c      	beq.n	403be4 <xQueueGenericSend+0x6c>
  403b8a:	461d      	mov	r5, r3
  403b8c:	4688      	mov	r8, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  403b8e:	4b66      	ldr	r3, [pc, #408]	; (403d28 <xQueueGenericSend+0x1b0>)
  403b90:	4798      	blx	r3
  403b92:	2800      	cmp	r0, #0
  403b94:	d134      	bne.n	403c00 <xQueueGenericSend+0x88>
  403b96:	9b01      	ldr	r3, [sp, #4]
  403b98:	2b00      	cmp	r3, #0
  403b9a:	d038      	beq.n	403c0e <xQueueGenericSend+0x96>
  403b9c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403ba0:	b672      	cpsid	i
  403ba2:	f383 8811 	msr	BASEPRI, r3
  403ba6:	f3bf 8f6f 	isb	sy
  403baa:	f3bf 8f4f 	dsb	sy
  403bae:	b662      	cpsie	i
  403bb0:	e7fe      	b.n	403bb0 <xQueueGenericSend+0x38>
  403bb2:	f04f 0380 	mov.w	r3, #128	; 0x80
  403bb6:	b672      	cpsid	i
  403bb8:	f383 8811 	msr	BASEPRI, r3
  403bbc:	f3bf 8f6f 	isb	sy
  403bc0:	f3bf 8f4f 	dsb	sy
  403bc4:	b662      	cpsie	i
  403bc6:	e7fe      	b.n	403bc6 <xQueueGenericSend+0x4e>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403bc8:	6c02      	ldr	r2, [r0, #64]	; 0x40
  403bca:	2a00      	cmp	r2, #0
  403bcc:	d0db      	beq.n	403b86 <xQueueGenericSend+0xe>
  403bce:	f04f 0380 	mov.w	r3, #128	; 0x80
  403bd2:	b672      	cpsid	i
  403bd4:	f383 8811 	msr	BASEPRI, r3
  403bd8:	f3bf 8f6f 	isb	sy
  403bdc:	f3bf 8f4f 	dsb	sy
  403be0:	b662      	cpsie	i
  403be2:	e7fe      	b.n	403be2 <xQueueGenericSend+0x6a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  403be4:	6be2      	ldr	r2, [r4, #60]	; 0x3c
  403be6:	2a01      	cmp	r2, #1
  403be8:	d0cf      	beq.n	403b8a <xQueueGenericSend+0x12>
  403bea:	f04f 0380 	mov.w	r3, #128	; 0x80
  403bee:	b672      	cpsid	i
  403bf0:	f383 8811 	msr	BASEPRI, r3
  403bf4:	f3bf 8f6f 	isb	sy
  403bf8:	f3bf 8f4f 	dsb	sy
  403bfc:	b662      	cpsie	i
  403bfe:	e7fe      	b.n	403bfe <xQueueGenericSend+0x86>
  403c00:	2700      	movs	r7, #0
		taskENTER_CRITICAL();
  403c02:	4e4a      	ldr	r6, [pc, #296]	; (403d2c <xQueueGenericSend+0x1b4>)
					vTaskSetTimeOutState( &xTimeOut );
  403c04:	f8df a150 	ldr.w	sl, [pc, #336]	; 403d58 <xQueueGenericSend+0x1e0>
					portYIELD_WITHIN_API();
  403c08:	f8df 912c 	ldr.w	r9, [pc, #300]	; 403d38 <xQueueGenericSend+0x1c0>
  403c0c:	e042      	b.n	403c94 <xQueueGenericSend+0x11c>
  403c0e:	2700      	movs	r7, #0
  403c10:	e7f7      	b.n	403c02 <xQueueGenericSend+0x8a>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  403c12:	462a      	mov	r2, r5
  403c14:	4641      	mov	r1, r8
  403c16:	4620      	mov	r0, r4
  403c18:	4b45      	ldr	r3, [pc, #276]	; (403d30 <xQueueGenericSend+0x1b8>)
  403c1a:	4798      	blx	r3
					if( pxQueue->pxQueueSetContainer != NULL )
  403c1c:	6d63      	ldr	r3, [r4, #84]	; 0x54
  403c1e:	b19b      	cbz	r3, 403c48 <xQueueGenericSend+0xd0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  403c20:	4629      	mov	r1, r5
  403c22:	4620      	mov	r0, r4
  403c24:	4b43      	ldr	r3, [pc, #268]	; (403d34 <xQueueGenericSend+0x1bc>)
  403c26:	4798      	blx	r3
  403c28:	2801      	cmp	r0, #1
  403c2a:	d107      	bne.n	403c3c <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  403c2c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403c30:	4b41      	ldr	r3, [pc, #260]	; (403d38 <xQueueGenericSend+0x1c0>)
  403c32:	601a      	str	r2, [r3, #0]
  403c34:	f3bf 8f4f 	dsb	sy
  403c38:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  403c3c:	4b3f      	ldr	r3, [pc, #252]	; (403d3c <xQueueGenericSend+0x1c4>)
  403c3e:	4798      	blx	r3
				return pdPASS;
  403c40:	2001      	movs	r0, #1
}
  403c42:	b005      	add	sp, #20
  403c44:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  403c48:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403c4a:	b173      	cbz	r3, 403c6a <xQueueGenericSend+0xf2>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) == pdTRUE )
  403c4c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403c50:	4b3b      	ldr	r3, [pc, #236]	; (403d40 <xQueueGenericSend+0x1c8>)
  403c52:	4798      	blx	r3
  403c54:	2801      	cmp	r0, #1
  403c56:	d1f1      	bne.n	403c3c <xQueueGenericSend+0xc4>
								queueYIELD_IF_USING_PREEMPTION();
  403c58:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403c5c:	4b36      	ldr	r3, [pc, #216]	; (403d38 <xQueueGenericSend+0x1c0>)
  403c5e:	601a      	str	r2, [r3, #0]
  403c60:	f3bf 8f4f 	dsb	sy
  403c64:	f3bf 8f6f 	isb	sy
  403c68:	e7e8      	b.n	403c3c <xQueueGenericSend+0xc4>
						else if( xYieldRequired != pdFALSE )
  403c6a:	2800      	cmp	r0, #0
  403c6c:	d0e6      	beq.n	403c3c <xQueueGenericSend+0xc4>
							queueYIELD_IF_USING_PREEMPTION();
  403c6e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403c72:	4b31      	ldr	r3, [pc, #196]	; (403d38 <xQueueGenericSend+0x1c0>)
  403c74:	601a      	str	r2, [r3, #0]
  403c76:	f3bf 8f4f 	dsb	sy
  403c7a:	f3bf 8f6f 	isb	sy
  403c7e:	e7dd      	b.n	403c3c <xQueueGenericSend+0xc4>
					taskEXIT_CRITICAL();
  403c80:	4b2e      	ldr	r3, [pc, #184]	; (403d3c <xQueueGenericSend+0x1c4>)
  403c82:	4798      	blx	r3
					return errQUEUE_FULL;
  403c84:	2000      	movs	r0, #0
  403c86:	e7dc      	b.n	403c42 <xQueueGenericSend+0xca>
				prvUnlockQueue( pxQueue );
  403c88:	4620      	mov	r0, r4
  403c8a:	4b2e      	ldr	r3, [pc, #184]	; (403d44 <xQueueGenericSend+0x1cc>)
  403c8c:	4798      	blx	r3
				( void ) xTaskResumeAll();
  403c8e:	4b2e      	ldr	r3, [pc, #184]	; (403d48 <xQueueGenericSend+0x1d0>)
  403c90:	4798      	blx	r3
  403c92:	2701      	movs	r7, #1
		taskENTER_CRITICAL();
  403c94:	47b0      	blx	r6
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  403c96:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403c98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  403c9a:	429a      	cmp	r2, r3
  403c9c:	d3b9      	bcc.n	403c12 <xQueueGenericSend+0x9a>
  403c9e:	2d02      	cmp	r5, #2
  403ca0:	d0b7      	beq.n	403c12 <xQueueGenericSend+0x9a>
				if( xTicksToWait == ( TickType_t ) 0 )
  403ca2:	9b01      	ldr	r3, [sp, #4]
  403ca4:	2b00      	cmp	r3, #0
  403ca6:	d0eb      	beq.n	403c80 <xQueueGenericSend+0x108>
				else if( xEntryTimeSet == pdFALSE )
  403ca8:	b90f      	cbnz	r7, 403cae <xQueueGenericSend+0x136>
					vTaskSetTimeOutState( &xTimeOut );
  403caa:	a802      	add	r0, sp, #8
  403cac:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  403cae:	4b23      	ldr	r3, [pc, #140]	; (403d3c <xQueueGenericSend+0x1c4>)
  403cb0:	4798      	blx	r3
		vTaskSuspendAll();
  403cb2:	4b26      	ldr	r3, [pc, #152]	; (403d4c <xQueueGenericSend+0x1d4>)
  403cb4:	4798      	blx	r3
		prvLockQueue( pxQueue );
  403cb6:	47b0      	blx	r6
  403cb8:	6c63      	ldr	r3, [r4, #68]	; 0x44
  403cba:	f1b3 3fff 	cmp.w	r3, #4294967295
  403cbe:	d101      	bne.n	403cc4 <xQueueGenericSend+0x14c>
  403cc0:	2300      	movs	r3, #0
  403cc2:	6463      	str	r3, [r4, #68]	; 0x44
  403cc4:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  403cc6:	f1b3 3fff 	cmp.w	r3, #4294967295
  403cca:	d101      	bne.n	403cd0 <xQueueGenericSend+0x158>
  403ccc:	2300      	movs	r3, #0
  403cce:	64a3      	str	r3, [r4, #72]	; 0x48
  403cd0:	4b1a      	ldr	r3, [pc, #104]	; (403d3c <xQueueGenericSend+0x1c4>)
  403cd2:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  403cd4:	a901      	add	r1, sp, #4
  403cd6:	a802      	add	r0, sp, #8
  403cd8:	4b1d      	ldr	r3, [pc, #116]	; (403d50 <xQueueGenericSend+0x1d8>)
  403cda:	4798      	blx	r3
  403cdc:	b9e0      	cbnz	r0, 403d18 <xQueueGenericSend+0x1a0>
	taskENTER_CRITICAL();
  403cde:	47b0      	blx	r6
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
  403ce0:	f8d4 b038 	ldr.w	fp, [r4, #56]	; 0x38
  403ce4:	6be7      	ldr	r7, [r4, #60]	; 0x3c
	taskEXIT_CRITICAL();
  403ce6:	4b15      	ldr	r3, [pc, #84]	; (403d3c <xQueueGenericSend+0x1c4>)
  403ce8:	4798      	blx	r3
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
  403cea:	45bb      	cmp	fp, r7
  403cec:	d1cc      	bne.n	403c88 <xQueueGenericSend+0x110>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
  403cee:	9901      	ldr	r1, [sp, #4]
  403cf0:	f104 0010 	add.w	r0, r4, #16
  403cf4:	4b17      	ldr	r3, [pc, #92]	; (403d54 <xQueueGenericSend+0x1dc>)
  403cf6:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  403cf8:	4620      	mov	r0, r4
  403cfa:	4b12      	ldr	r3, [pc, #72]	; (403d44 <xQueueGenericSend+0x1cc>)
  403cfc:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403cfe:	4b12      	ldr	r3, [pc, #72]	; (403d48 <xQueueGenericSend+0x1d0>)
  403d00:	4798      	blx	r3
  403d02:	2800      	cmp	r0, #0
  403d04:	d1c5      	bne.n	403c92 <xQueueGenericSend+0x11a>
					portYIELD_WITHIN_API();
  403d06:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403d0a:	f8c9 3000 	str.w	r3, [r9]
  403d0e:	f3bf 8f4f 	dsb	sy
  403d12:	f3bf 8f6f 	isb	sy
  403d16:	e7bc      	b.n	403c92 <xQueueGenericSend+0x11a>
			prvUnlockQueue( pxQueue );
  403d18:	4620      	mov	r0, r4
  403d1a:	4b0a      	ldr	r3, [pc, #40]	; (403d44 <xQueueGenericSend+0x1cc>)
  403d1c:	4798      	blx	r3
			( void ) xTaskResumeAll();
  403d1e:	4b0a      	ldr	r3, [pc, #40]	; (403d48 <xQueueGenericSend+0x1d0>)
  403d20:	4798      	blx	r3
			return errQUEUE_FULL;
  403d22:	2000      	movs	r0, #0
  403d24:	e78d      	b.n	403c42 <xQueueGenericSend+0xca>
  403d26:	bf00      	nop
  403d28:	00404ae9 	.word	0x00404ae9
  403d2c:	004035a5 	.word	0x004035a5
  403d30:	0040388d 	.word	0x0040388d
  403d34:	00403915 	.word	0x00403915
  403d38:	e000ed04 	.word	0xe000ed04
  403d3c:	004035f1 	.word	0x004035f1
  403d40:	00404981 	.word	0x00404981
  403d44:	004039c5 	.word	0x004039c5
  403d48:	00404565 	.word	0x00404565
  403d4c:	004043fd 	.word	0x004043fd
  403d50:	00404a49 	.word	0x00404a49
  403d54:	0040487d 	.word	0x0040487d
  403d58:	00404a19 	.word	0x00404a19

00403d5c <xQueueGenericSendFromISR>:
	configASSERT( pxQueue );
  403d5c:	2800      	cmp	r0, #0
  403d5e:	d036      	beq.n	403dce <xQueueGenericSendFromISR+0x72>
{
  403d60:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  403d64:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403d66:	2900      	cmp	r1, #0
  403d68:	d03c      	beq.n	403de4 <xQueueGenericSendFromISR+0x88>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  403d6a:	2b02      	cmp	r3, #2
  403d6c:	d048      	beq.n	403e00 <xQueueGenericSendFromISR+0xa4>
  403d6e:	461e      	mov	r6, r3
  403d70:	4615      	mov	r5, r2
  403d72:	4688      	mov	r8, r1
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
  403d74:	4b35      	ldr	r3, [pc, #212]	; (403e4c <xQueueGenericSendFromISR+0xf0>)
  403d76:	4798      	blx	r3
	__asm volatile
  403d78:	f3ef 8711 	mrs	r7, BASEPRI
  403d7c:	f04f 0380 	mov.w	r3, #128	; 0x80
  403d80:	b672      	cpsid	i
  403d82:	f383 8811 	msr	BASEPRI, r3
  403d86:	f3bf 8f6f 	isb	sy
  403d8a:	f3bf 8f4f 	dsb	sy
  403d8e:	b662      	cpsie	i
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
  403d90:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  403d92:	6be3      	ldr	r3, [r4, #60]	; 0x3c
  403d94:	429a      	cmp	r2, r3
  403d96:	d301      	bcc.n	403d9c <xQueueGenericSendFromISR+0x40>
  403d98:	2e02      	cmp	r6, #2
  403d9a:	d14f      	bne.n	403e3c <xQueueGenericSendFromISR+0xe0>
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
  403d9c:	4632      	mov	r2, r6
  403d9e:	4641      	mov	r1, r8
  403da0:	4620      	mov	r0, r4
  403da2:	4b2b      	ldr	r3, [pc, #172]	; (403e50 <xQueueGenericSendFromISR+0xf4>)
  403da4:	4798      	blx	r3
			if( pxQueue->xTxLock == queueUNLOCKED )
  403da6:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  403da8:	f1b3 3fff 	cmp.w	r3, #4294967295
  403dac:	d141      	bne.n	403e32 <xQueueGenericSendFromISR+0xd6>
					if( pxQueue->pxQueueSetContainer != NULL )
  403dae:	6d63      	ldr	r3, [r4, #84]	; 0x54
  403db0:	2b00      	cmp	r3, #0
  403db2:	d033      	beq.n	403e1c <xQueueGenericSendFromISR+0xc0>
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) == pdTRUE )
  403db4:	4631      	mov	r1, r6
  403db6:	4620      	mov	r0, r4
  403db8:	4b26      	ldr	r3, [pc, #152]	; (403e54 <xQueueGenericSendFromISR+0xf8>)
  403dba:	4798      	blx	r3
							if( pxHigherPriorityTaskWoken != NULL )
  403dbc:	2d00      	cmp	r5, #0
  403dbe:	d03f      	beq.n	403e40 <xQueueGenericSendFromISR+0xe4>
  403dc0:	2801      	cmp	r0, #1
  403dc2:	d13d      	bne.n	403e40 <xQueueGenericSendFromISR+0xe4>
								*pxHigherPriorityTaskWoken = pdTRUE;
  403dc4:	6028      	str	r0, [r5, #0]
	__asm volatile
  403dc6:	f387 8811 	msr	BASEPRI, r7
}
  403dca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	__asm volatile
  403dce:	f04f 0380 	mov.w	r3, #128	; 0x80
  403dd2:	b672      	cpsid	i
  403dd4:	f383 8811 	msr	BASEPRI, r3
  403dd8:	f3bf 8f6f 	isb	sy
  403ddc:	f3bf 8f4f 	dsb	sy
  403de0:	b662      	cpsie	i
  403de2:	e7fe      	b.n	403de2 <xQueueGenericSendFromISR+0x86>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403de4:	6c00      	ldr	r0, [r0, #64]	; 0x40
  403de6:	2800      	cmp	r0, #0
  403de8:	d0bf      	beq.n	403d6a <xQueueGenericSendFromISR+0xe>
  403dea:	f04f 0380 	mov.w	r3, #128	; 0x80
  403dee:	b672      	cpsid	i
  403df0:	f383 8811 	msr	BASEPRI, r3
  403df4:	f3bf 8f6f 	isb	sy
  403df8:	f3bf 8f4f 	dsb	sy
  403dfc:	b662      	cpsie	i
  403dfe:	e7fe      	b.n	403dfe <xQueueGenericSendFromISR+0xa2>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
  403e00:	6be0      	ldr	r0, [r4, #60]	; 0x3c
  403e02:	2801      	cmp	r0, #1
  403e04:	d0b3      	beq.n	403d6e <xQueueGenericSendFromISR+0x12>
  403e06:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e0a:	b672      	cpsid	i
  403e0c:	f383 8811 	msr	BASEPRI, r3
  403e10:	f3bf 8f6f 	isb	sy
  403e14:	f3bf 8f4f 	dsb	sy
  403e18:	b662      	cpsie	i
  403e1a:	e7fe      	b.n	403e1a <xQueueGenericSendFromISR+0xbe>
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  403e1c:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403e1e:	b18b      	cbz	r3, 403e44 <xQueueGenericSendFromISR+0xe8>
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  403e20:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403e24:	4b0c      	ldr	r3, [pc, #48]	; (403e58 <xQueueGenericSendFromISR+0xfc>)
  403e26:	4798      	blx	r3
								if( pxHigherPriorityTaskWoken != NULL )
  403e28:	b175      	cbz	r5, 403e48 <xQueueGenericSendFromISR+0xec>
  403e2a:	b168      	cbz	r0, 403e48 <xQueueGenericSendFromISR+0xec>
									*pxHigherPriorityTaskWoken = pdTRUE;
  403e2c:	2001      	movs	r0, #1
  403e2e:	6028      	str	r0, [r5, #0]
  403e30:	e7c9      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
				++( pxQueue->xTxLock );
  403e32:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  403e34:	3301      	adds	r3, #1
  403e36:	64a3      	str	r3, [r4, #72]	; 0x48
			xReturn = pdPASS;
  403e38:	2001      	movs	r0, #1
  403e3a:	e7c4      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
			xReturn = errQUEUE_FULL;
  403e3c:	2000      	movs	r0, #0
  403e3e:	e7c2      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
			xReturn = pdPASS;
  403e40:	2001      	movs	r0, #1
  403e42:	e7c0      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
  403e44:	2001      	movs	r0, #1
  403e46:	e7be      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
  403e48:	2001      	movs	r0, #1
  403e4a:	e7bc      	b.n	403dc6 <xQueueGenericSendFromISR+0x6a>
  403e4c:	0040379d 	.word	0x0040379d
  403e50:	0040388d 	.word	0x0040388d
  403e54:	00403915 	.word	0x00403915
  403e58:	00404981 	.word	0x00404981

00403e5c <xQueueGenericReceive>:
{
  403e5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  403e60:	b084      	sub	sp, #16
  403e62:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
  403e64:	b198      	cbz	r0, 403e8e <xQueueGenericReceive+0x32>
  403e66:	4604      	mov	r4, r0
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403e68:	b1e1      	cbz	r1, 403ea4 <xQueueGenericReceive+0x48>
  403e6a:	4698      	mov	r8, r3
  403e6c:	460f      	mov	r7, r1
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
  403e6e:	4b61      	ldr	r3, [pc, #388]	; (403ff4 <xQueueGenericReceive+0x198>)
  403e70:	4798      	blx	r3
  403e72:	bb28      	cbnz	r0, 403ec0 <xQueueGenericReceive+0x64>
  403e74:	9b01      	ldr	r3, [sp, #4]
  403e76:	b353      	cbz	r3, 403ece <xQueueGenericReceive+0x72>
  403e78:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e7c:	b672      	cpsid	i
  403e7e:	f383 8811 	msr	BASEPRI, r3
  403e82:	f3bf 8f6f 	isb	sy
  403e86:	f3bf 8f4f 	dsb	sy
  403e8a:	b662      	cpsie	i
  403e8c:	e7fe      	b.n	403e8c <xQueueGenericReceive+0x30>
  403e8e:	f04f 0380 	mov.w	r3, #128	; 0x80
  403e92:	b672      	cpsid	i
  403e94:	f383 8811 	msr	BASEPRI, r3
  403e98:	f3bf 8f6f 	isb	sy
  403e9c:	f3bf 8f4f 	dsb	sy
  403ea0:	b662      	cpsie	i
  403ea2:	e7fe      	b.n	403ea2 <xQueueGenericReceive+0x46>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
  403ea4:	6c02      	ldr	r2, [r0, #64]	; 0x40
  403ea6:	2a00      	cmp	r2, #0
  403ea8:	d0df      	beq.n	403e6a <xQueueGenericReceive+0xe>
  403eaa:	f04f 0380 	mov.w	r3, #128	; 0x80
  403eae:	b672      	cpsid	i
  403eb0:	f383 8811 	msr	BASEPRI, r3
  403eb4:	f3bf 8f6f 	isb	sy
  403eb8:	f3bf 8f4f 	dsb	sy
  403ebc:	b662      	cpsie	i
  403ebe:	e7fe      	b.n	403ebe <xQueueGenericReceive+0x62>
  403ec0:	2600      	movs	r6, #0
		taskENTER_CRITICAL();
  403ec2:	4d4d      	ldr	r5, [pc, #308]	; (403ff8 <xQueueGenericReceive+0x19c>)
					vTaskSetTimeOutState( &xTimeOut );
  403ec4:	f8df a160 	ldr.w	sl, [pc, #352]	; 404028 <xQueueGenericReceive+0x1cc>
					portYIELD_WITHIN_API();
  403ec8:	f8df 913c 	ldr.w	r9, [pc, #316]	; 404008 <xQueueGenericReceive+0x1ac>
  403ecc:	e04b      	b.n	403f66 <xQueueGenericReceive+0x10a>
  403ece:	2600      	movs	r6, #0
  403ed0:	e7f7      	b.n	403ec2 <xQueueGenericReceive+0x66>
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
  403ed2:	68e5      	ldr	r5, [r4, #12]
				prvCopyDataFromQueue( pxQueue, pvBuffer );
  403ed4:	4639      	mov	r1, r7
  403ed6:	4620      	mov	r0, r4
  403ed8:	4b48      	ldr	r3, [pc, #288]	; (403ffc <xQueueGenericReceive+0x1a0>)
  403eda:	4798      	blx	r3
				if( xJustPeeking == pdFALSE )
  403edc:	f1b8 0f00 	cmp.w	r8, #0
  403ee0:	d11d      	bne.n	403f1e <xQueueGenericReceive+0xc2>
					--( pxQueue->uxMessagesWaiting );
  403ee2:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403ee4:	3b01      	subs	r3, #1
  403ee6:	63a3      	str	r3, [r4, #56]	; 0x38
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  403ee8:	6823      	ldr	r3, [r4, #0]
  403eea:	b913      	cbnz	r3, 403ef2 <xQueueGenericReceive+0x96>
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
  403eec:	4b44      	ldr	r3, [pc, #272]	; (404000 <xQueueGenericReceive+0x1a4>)
  403eee:	4798      	blx	r3
  403ef0:	6060      	str	r0, [r4, #4]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
  403ef2:	6923      	ldr	r3, [r4, #16]
  403ef4:	b16b      	cbz	r3, 403f12 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) == pdTRUE )
  403ef6:	f104 0010 	add.w	r0, r4, #16
  403efa:	4b42      	ldr	r3, [pc, #264]	; (404004 <xQueueGenericReceive+0x1a8>)
  403efc:	4798      	blx	r3
  403efe:	2801      	cmp	r0, #1
  403f00:	d107      	bne.n	403f12 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  403f02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403f06:	4b40      	ldr	r3, [pc, #256]	; (404008 <xQueueGenericReceive+0x1ac>)
  403f08:	601a      	str	r2, [r3, #0]
  403f0a:	f3bf 8f4f 	dsb	sy
  403f0e:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
  403f12:	4b3e      	ldr	r3, [pc, #248]	; (40400c <xQueueGenericReceive+0x1b0>)
  403f14:	4798      	blx	r3
				return pdPASS;
  403f16:	2001      	movs	r0, #1
}
  403f18:	b004      	add	sp, #16
  403f1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
  403f1e:	60e5      	str	r5, [r4, #12]
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
  403f20:	6a63      	ldr	r3, [r4, #36]	; 0x24
  403f22:	2b00      	cmp	r3, #0
  403f24:	d0f5      	beq.n	403f12 <xQueueGenericReceive+0xb6>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
  403f26:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403f2a:	4b36      	ldr	r3, [pc, #216]	; (404004 <xQueueGenericReceive+0x1a8>)
  403f2c:	4798      	blx	r3
  403f2e:	2800      	cmp	r0, #0
  403f30:	d0ef      	beq.n	403f12 <xQueueGenericReceive+0xb6>
							queueYIELD_IF_USING_PREEMPTION();
  403f32:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  403f36:	4b34      	ldr	r3, [pc, #208]	; (404008 <xQueueGenericReceive+0x1ac>)
  403f38:	601a      	str	r2, [r3, #0]
  403f3a:	f3bf 8f4f 	dsb	sy
  403f3e:	f3bf 8f6f 	isb	sy
  403f42:	e7e6      	b.n	403f12 <xQueueGenericReceive+0xb6>
					taskEXIT_CRITICAL();
  403f44:	4b31      	ldr	r3, [pc, #196]	; (40400c <xQueueGenericReceive+0x1b0>)
  403f46:	4798      	blx	r3
					return errQUEUE_EMPTY;
  403f48:	2000      	movs	r0, #0
  403f4a:	e7e5      	b.n	403f18 <xQueueGenericReceive+0xbc>
						taskENTER_CRITICAL();
  403f4c:	47a8      	blx	r5
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
  403f4e:	6860      	ldr	r0, [r4, #4]
  403f50:	4b2f      	ldr	r3, [pc, #188]	; (404010 <xQueueGenericReceive+0x1b4>)
  403f52:	4798      	blx	r3
						taskEXIT_CRITICAL();
  403f54:	4b2d      	ldr	r3, [pc, #180]	; (40400c <xQueueGenericReceive+0x1b0>)
  403f56:	4798      	blx	r3
  403f58:	e030      	b.n	403fbc <xQueueGenericReceive+0x160>
				prvUnlockQueue( pxQueue );
  403f5a:	4620      	mov	r0, r4
  403f5c:	4b2d      	ldr	r3, [pc, #180]	; (404014 <xQueueGenericReceive+0x1b8>)
  403f5e:	4798      	blx	r3
				( void ) xTaskResumeAll();
  403f60:	4b2d      	ldr	r3, [pc, #180]	; (404018 <xQueueGenericReceive+0x1bc>)
  403f62:	4798      	blx	r3
  403f64:	2601      	movs	r6, #1
		taskENTER_CRITICAL();
  403f66:	47a8      	blx	r5
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
  403f68:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  403f6a:	2b00      	cmp	r3, #0
  403f6c:	d1b1      	bne.n	403ed2 <xQueueGenericReceive+0x76>
				if( xTicksToWait == ( TickType_t ) 0 )
  403f6e:	9b01      	ldr	r3, [sp, #4]
  403f70:	2b00      	cmp	r3, #0
  403f72:	d0e7      	beq.n	403f44 <xQueueGenericReceive+0xe8>
				else if( xEntryTimeSet == pdFALSE )
  403f74:	b90e      	cbnz	r6, 403f7a <xQueueGenericReceive+0x11e>
					vTaskSetTimeOutState( &xTimeOut );
  403f76:	a802      	add	r0, sp, #8
  403f78:	47d0      	blx	sl
		taskEXIT_CRITICAL();
  403f7a:	4b24      	ldr	r3, [pc, #144]	; (40400c <xQueueGenericReceive+0x1b0>)
  403f7c:	4798      	blx	r3
		vTaskSuspendAll();
  403f7e:	4b27      	ldr	r3, [pc, #156]	; (40401c <xQueueGenericReceive+0x1c0>)
  403f80:	4798      	blx	r3
		prvLockQueue( pxQueue );
  403f82:	47a8      	blx	r5
  403f84:	6c63      	ldr	r3, [r4, #68]	; 0x44
  403f86:	f1b3 3fff 	cmp.w	r3, #4294967295
  403f8a:	d101      	bne.n	403f90 <xQueueGenericReceive+0x134>
  403f8c:	2300      	movs	r3, #0
  403f8e:	6463      	str	r3, [r4, #68]	; 0x44
  403f90:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  403f92:	f1b3 3fff 	cmp.w	r3, #4294967295
  403f96:	d101      	bne.n	403f9c <xQueueGenericReceive+0x140>
  403f98:	2300      	movs	r3, #0
  403f9a:	64a3      	str	r3, [r4, #72]	; 0x48
  403f9c:	4b1b      	ldr	r3, [pc, #108]	; (40400c <xQueueGenericReceive+0x1b0>)
  403f9e:	4798      	blx	r3
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
  403fa0:	a901      	add	r1, sp, #4
  403fa2:	a802      	add	r0, sp, #8
  403fa4:	4b1e      	ldr	r3, [pc, #120]	; (404020 <xQueueGenericReceive+0x1c4>)
  403fa6:	4798      	blx	r3
  403fa8:	b9e8      	cbnz	r0, 403fe6 <xQueueGenericReceive+0x18a>
	taskENTER_CRITICAL();
  403faa:	47a8      	blx	r5
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
  403fac:	6ba6      	ldr	r6, [r4, #56]	; 0x38
	taskEXIT_CRITICAL();
  403fae:	4b17      	ldr	r3, [pc, #92]	; (40400c <xQueueGenericReceive+0x1b0>)
  403fb0:	4798      	blx	r3
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
  403fb2:	2e00      	cmp	r6, #0
  403fb4:	d1d1      	bne.n	403f5a <xQueueGenericReceive+0xfe>
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
  403fb6:	6823      	ldr	r3, [r4, #0]
  403fb8:	2b00      	cmp	r3, #0
  403fba:	d0c7      	beq.n	403f4c <xQueueGenericReceive+0xf0>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
  403fbc:	9901      	ldr	r1, [sp, #4]
  403fbe:	f104 0024 	add.w	r0, r4, #36	; 0x24
  403fc2:	4b18      	ldr	r3, [pc, #96]	; (404024 <xQueueGenericReceive+0x1c8>)
  403fc4:	4798      	blx	r3
				prvUnlockQueue( pxQueue );
  403fc6:	4620      	mov	r0, r4
  403fc8:	4b12      	ldr	r3, [pc, #72]	; (404014 <xQueueGenericReceive+0x1b8>)
  403fca:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  403fcc:	4b12      	ldr	r3, [pc, #72]	; (404018 <xQueueGenericReceive+0x1bc>)
  403fce:	4798      	blx	r3
  403fd0:	2800      	cmp	r0, #0
  403fd2:	d1c7      	bne.n	403f64 <xQueueGenericReceive+0x108>
					portYIELD_WITHIN_API();
  403fd4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  403fd8:	f8c9 3000 	str.w	r3, [r9]
  403fdc:	f3bf 8f4f 	dsb	sy
  403fe0:	f3bf 8f6f 	isb	sy
  403fe4:	e7be      	b.n	403f64 <xQueueGenericReceive+0x108>
			prvUnlockQueue( pxQueue );
  403fe6:	4620      	mov	r0, r4
  403fe8:	4b0a      	ldr	r3, [pc, #40]	; (404014 <xQueueGenericReceive+0x1b8>)
  403fea:	4798      	blx	r3
			( void ) xTaskResumeAll();
  403fec:	4b0a      	ldr	r3, [pc, #40]	; (404018 <xQueueGenericReceive+0x1bc>)
  403fee:	4798      	blx	r3
			return errQUEUE_EMPTY;
  403ff0:	2000      	movs	r0, #0
  403ff2:	e791      	b.n	403f18 <xQueueGenericReceive+0xbc>
  403ff4:	00404ae9 	.word	0x00404ae9
  403ff8:	004035a5 	.word	0x004035a5
  403ffc:	0040399d 	.word	0x0040399d
  404000:	00404c69 	.word	0x00404c69
  404004:	00404981 	.word	0x00404981
  404008:	e000ed04 	.word	0xe000ed04
  40400c:	004035f1 	.word	0x004035f1
  404010:	00404b09 	.word	0x00404b09
  404014:	004039c5 	.word	0x004039c5
  404018:	00404565 	.word	0x00404565
  40401c:	004043fd 	.word	0x004043fd
  404020:	00404a49 	.word	0x00404a49
  404024:	0040487d 	.word	0x0040487d
  404028:	00404a19 	.word	0x00404a19

0040402c <vQueueAddToRegistry>:
	{
  40402c:	b410      	push	{r4}
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
  40402e:	4b0b      	ldr	r3, [pc, #44]	; (40405c <vQueueAddToRegistry+0x30>)
  404030:	681b      	ldr	r3, [r3, #0]
  404032:	b153      	cbz	r3, 40404a <vQueueAddToRegistry+0x1e>
  404034:	2301      	movs	r3, #1
  404036:	4c09      	ldr	r4, [pc, #36]	; (40405c <vQueueAddToRegistry+0x30>)
  404038:	f854 2033 	ldr.w	r2, [r4, r3, lsl #3]
  40403c:	b132      	cbz	r2, 40404c <vQueueAddToRegistry+0x20>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40403e:	3301      	adds	r3, #1
  404040:	2b08      	cmp	r3, #8
  404042:	d1f9      	bne.n	404038 <vQueueAddToRegistry+0xc>
	}
  404044:	f85d 4b04 	ldr.w	r4, [sp], #4
  404048:	4770      	bx	lr
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
  40404a:	2300      	movs	r3, #0
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
  40404c:	4a03      	ldr	r2, [pc, #12]	; (40405c <vQueueAddToRegistry+0x30>)
  40404e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
  404052:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
  404056:	6058      	str	r0, [r3, #4]
				break;
  404058:	e7f4      	b.n	404044 <vQueueAddToRegistry+0x18>
  40405a:	bf00      	nop
  40405c:	2040ca54 	.word	0x2040ca54

00404060 <vQueueWaitForMessageRestricted>:
	{
  404060:	b570      	push	{r4, r5, r6, lr}
  404062:	4604      	mov	r4, r0
  404064:	460d      	mov	r5, r1
  404066:	4616      	mov	r6, r2
		prvLockQueue( pxQueue );
  404068:	4b0f      	ldr	r3, [pc, #60]	; (4040a8 <vQueueWaitForMessageRestricted+0x48>)
  40406a:	4798      	blx	r3
  40406c:	6c63      	ldr	r3, [r4, #68]	; 0x44
  40406e:	f1b3 3fff 	cmp.w	r3, #4294967295
  404072:	d00b      	beq.n	40408c <vQueueWaitForMessageRestricted+0x2c>
  404074:	6ca3      	ldr	r3, [r4, #72]	; 0x48
  404076:	f1b3 3fff 	cmp.w	r3, #4294967295
  40407a:	d00a      	beq.n	404092 <vQueueWaitForMessageRestricted+0x32>
  40407c:	4b0b      	ldr	r3, [pc, #44]	; (4040ac <vQueueWaitForMessageRestricted+0x4c>)
  40407e:	4798      	blx	r3
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
  404080:	6ba3      	ldr	r3, [r4, #56]	; 0x38
  404082:	b14b      	cbz	r3, 404098 <vQueueWaitForMessageRestricted+0x38>
		prvUnlockQueue( pxQueue );
  404084:	4620      	mov	r0, r4
  404086:	4b0a      	ldr	r3, [pc, #40]	; (4040b0 <vQueueWaitForMessageRestricted+0x50>)
  404088:	4798      	blx	r3
  40408a:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
  40408c:	2300      	movs	r3, #0
  40408e:	6463      	str	r3, [r4, #68]	; 0x44
  404090:	e7f0      	b.n	404074 <vQueueWaitForMessageRestricted+0x14>
  404092:	2300      	movs	r3, #0
  404094:	64a3      	str	r3, [r4, #72]	; 0x48
  404096:	e7f1      	b.n	40407c <vQueueWaitForMessageRestricted+0x1c>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
  404098:	4632      	mov	r2, r6
  40409a:	4629      	mov	r1, r5
  40409c:	f104 0024 	add.w	r0, r4, #36	; 0x24
  4040a0:	4b04      	ldr	r3, [pc, #16]	; (4040b4 <vQueueWaitForMessageRestricted+0x54>)
  4040a2:	4798      	blx	r3
  4040a4:	e7ee      	b.n	404084 <vQueueWaitForMessageRestricted+0x24>
  4040a6:	bf00      	nop
  4040a8:	004035a5 	.word	0x004035a5
  4040ac:	004035f1 	.word	0x004035f1
  4040b0:	004039c5 	.word	0x004039c5
  4040b4:	00404901 	.word	0x00404901

004040b8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4040b8:	4b08      	ldr	r3, [pc, #32]	; (4040dc <prvResetNextTaskUnblockTime+0x24>)
  4040ba:	681b      	ldr	r3, [r3, #0]
  4040bc:	681b      	ldr	r3, [r3, #0]
  4040be:	b13b      	cbz	r3, 4040d0 <prvResetNextTaskUnblockTime+0x18>
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4040c0:	4b06      	ldr	r3, [pc, #24]	; (4040dc <prvResetNextTaskUnblockTime+0x24>)
  4040c2:	681b      	ldr	r3, [r3, #0]
  4040c4:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
  4040c6:	68db      	ldr	r3, [r3, #12]
  4040c8:	685a      	ldr	r2, [r3, #4]
  4040ca:	4b05      	ldr	r3, [pc, #20]	; (4040e0 <prvResetNextTaskUnblockTime+0x28>)
  4040cc:	601a      	str	r2, [r3, #0]
  4040ce:	4770      	bx	lr
		xNextTaskUnblockTime = portMAX_DELAY;
  4040d0:	f04f 32ff 	mov.w	r2, #4294967295
  4040d4:	4b02      	ldr	r3, [pc, #8]	; (4040e0 <prvResetNextTaskUnblockTime+0x28>)
  4040d6:	601a      	str	r2, [r3, #0]
  4040d8:	4770      	bx	lr
  4040da:	bf00      	nop
  4040dc:	2040c290 	.word	0x2040c290
  4040e0:	2040c33c 	.word	0x2040c33c

004040e4 <prvAddCurrentTaskToDelayedList>:
{
  4040e4:	b510      	push	{r4, lr}
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
  4040e6:	4b0f      	ldr	r3, [pc, #60]	; (404124 <prvAddCurrentTaskToDelayedList+0x40>)
  4040e8:	681b      	ldr	r3, [r3, #0]
  4040ea:	6058      	str	r0, [r3, #4]
	if( xTimeToWake < xTickCount )
  4040ec:	4b0e      	ldr	r3, [pc, #56]	; (404128 <prvAddCurrentTaskToDelayedList+0x44>)
  4040ee:	681b      	ldr	r3, [r3, #0]
  4040f0:	4298      	cmp	r0, r3
  4040f2:	d30e      	bcc.n	404112 <prvAddCurrentTaskToDelayedList+0x2e>
  4040f4:	4604      	mov	r4, r0
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4040f6:	4b0d      	ldr	r3, [pc, #52]	; (40412c <prvAddCurrentTaskToDelayedList+0x48>)
  4040f8:	6818      	ldr	r0, [r3, #0]
  4040fa:	4b0a      	ldr	r3, [pc, #40]	; (404124 <prvAddCurrentTaskToDelayedList+0x40>)
  4040fc:	6819      	ldr	r1, [r3, #0]
  4040fe:	3104      	adds	r1, #4
  404100:	4b0b      	ldr	r3, [pc, #44]	; (404130 <prvAddCurrentTaskToDelayedList+0x4c>)
  404102:	4798      	blx	r3
		if( xTimeToWake < xNextTaskUnblockTime )
  404104:	4b0b      	ldr	r3, [pc, #44]	; (404134 <prvAddCurrentTaskToDelayedList+0x50>)
  404106:	681b      	ldr	r3, [r3, #0]
  404108:	429c      	cmp	r4, r3
  40410a:	d201      	bcs.n	404110 <prvAddCurrentTaskToDelayedList+0x2c>
			xNextTaskUnblockTime = xTimeToWake;
  40410c:	4b09      	ldr	r3, [pc, #36]	; (404134 <prvAddCurrentTaskToDelayedList+0x50>)
  40410e:	601c      	str	r4, [r3, #0]
  404110:	bd10      	pop	{r4, pc}
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  404112:	4b09      	ldr	r3, [pc, #36]	; (404138 <prvAddCurrentTaskToDelayedList+0x54>)
  404114:	6818      	ldr	r0, [r3, #0]
  404116:	4b03      	ldr	r3, [pc, #12]	; (404124 <prvAddCurrentTaskToDelayedList+0x40>)
  404118:	6819      	ldr	r1, [r3, #0]
  40411a:	3104      	adds	r1, #4
  40411c:	4b04      	ldr	r3, [pc, #16]	; (404130 <prvAddCurrentTaskToDelayedList+0x4c>)
  40411e:	4798      	blx	r3
  404120:	bd10      	pop	{r4, pc}
  404122:	bf00      	nop
  404124:	2040c28c 	.word	0x2040c28c
  404128:	2040c384 	.word	0x2040c384
  40412c:	2040c290 	.word	0x2040c290
  404130:	0040348d 	.word	0x0040348d
  404134:	2040c33c 	.word	0x2040c33c
  404138:	2040c294 	.word	0x2040c294

0040413c <xTaskGenericCreate>:
{
  40413c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404140:	b083      	sub	sp, #12
  404142:	9d0c      	ldr	r5, [sp, #48]	; 0x30
  404144:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
  404148:	9e0e      	ldr	r6, [sp, #56]	; 0x38
	configASSERT( pxTaskCode );
  40414a:	b160      	cbz	r0, 404166 <xTaskGenericCreate+0x2a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
  40414c:	2d04      	cmp	r5, #4
  40414e:	d915      	bls.n	40417c <xTaskGenericCreate+0x40>
  404150:	f04f 0380 	mov.w	r3, #128	; 0x80
  404154:	b672      	cpsid	i
  404156:	f383 8811 	msr	BASEPRI, r3
  40415a:	f3bf 8f6f 	isb	sy
  40415e:	f3bf 8f4f 	dsb	sy
  404162:	b662      	cpsie	i
  404164:	e7fe      	b.n	404164 <xTaskGenericCreate+0x28>
  404166:	f04f 0380 	mov.w	r3, #128	; 0x80
  40416a:	b672      	cpsid	i
  40416c:	f383 8811 	msr	BASEPRI, r3
  404170:	f3bf 8f6f 	isb	sy
  404174:	f3bf 8f4f 	dsb	sy
  404178:	b662      	cpsie	i
  40417a:	e7fe      	b.n	40417a <xTaskGenericCreate+0x3e>
  40417c:	9001      	str	r0, [sp, #4]
  40417e:	4698      	mov	r8, r3
  404180:	4691      	mov	r9, r2
  404182:	460f      	mov	r7, r1
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404184:	b936      	cbnz	r6, 404194 <xTaskGenericCreate+0x58>
  404186:	0090      	lsls	r0, r2, #2
  404188:	4b62      	ldr	r3, [pc, #392]	; (404314 <xTaskGenericCreate+0x1d8>)
  40418a:	4798      	blx	r3
		if( pxStack != NULL )
  40418c:	4606      	mov	r6, r0
  40418e:	2800      	cmp	r0, #0
  404190:	f000 809e 	beq.w	4042d0 <xTaskGenericCreate+0x194>
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
  404194:	2058      	movs	r0, #88	; 0x58
  404196:	4b5f      	ldr	r3, [pc, #380]	; (404314 <xTaskGenericCreate+0x1d8>)
  404198:	4798      	blx	r3
			if( pxNewTCB != NULL )
  40419a:	4604      	mov	r4, r0
  40419c:	2800      	cmp	r0, #0
  40419e:	f000 8094 	beq.w	4042ca <xTaskGenericCreate+0x18e>
				pxNewTCB->pxStack = pxStack;
  4041a2:	6306      	str	r6, [r0, #48]	; 0x30
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
  4041a4:	ea4f 0289 	mov.w	r2, r9, lsl #2
  4041a8:	21a5      	movs	r1, #165	; 0xa5
  4041aa:	4630      	mov	r0, r6
  4041ac:	4b5a      	ldr	r3, [pc, #360]	; (404318 <xTaskGenericCreate+0x1dc>)
  4041ae:	4798      	blx	r3
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
  4041b0:	f06f 4640 	mvn.w	r6, #3221225472	; 0xc0000000
  4041b4:	444e      	add	r6, r9
  4041b6:	6b23      	ldr	r3, [r4, #48]	; 0x30
  4041b8:	eb03 0386 	add.w	r3, r3, r6, lsl #2
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
  4041bc:	f023 0607 	bic.w	r6, r3, #7
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4041c0:	783b      	ldrb	r3, [r7, #0]
  4041c2:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
  4041c6:	783b      	ldrb	r3, [r7, #0]
  4041c8:	2b00      	cmp	r3, #0
  4041ca:	f040 8084 	bne.w	4042d6 <xTaskGenericCreate+0x19a>
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
  4041ce:	2700      	movs	r7, #0
  4041d0:	f884 703d 	strb.w	r7, [r4, #61]	; 0x3d
	pxTCB->uxPriority = uxPriority;
  4041d4:	62e5      	str	r5, [r4, #44]	; 0x2c
		pxTCB->uxBasePriority = uxPriority;
  4041d6:	64a5      	str	r5, [r4, #72]	; 0x48
		pxTCB->uxMutexesHeld = 0;
  4041d8:	64e7      	str	r7, [r4, #76]	; 0x4c
	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
  4041da:	f104 0904 	add.w	r9, r4, #4
  4041de:	4648      	mov	r0, r9
  4041e0:	f8df b184 	ldr.w	fp, [pc, #388]	; 404368 <xTaskGenericCreate+0x22c>
  4041e4:	47d8      	blx	fp
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
  4041e6:	f104 0018 	add.w	r0, r4, #24
  4041ea:	47d8      	blx	fp
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
  4041ec:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  4041ee:	f1c5 0305 	rsb	r3, r5, #5
  4041f2:	61a3      	str	r3, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
  4041f4:	6264      	str	r4, [r4, #36]	; 0x24
		pxTCB->ulNotifiedValue = 0;
  4041f6:	6527      	str	r7, [r4, #80]	; 0x50
		pxTCB->eNotifyState = eNotWaitingNotification;
  4041f8:	f884 7054 	strb.w	r7, [r4, #84]	; 0x54
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
  4041fc:	4642      	mov	r2, r8
  4041fe:	9901      	ldr	r1, [sp, #4]
  404200:	4630      	mov	r0, r6
  404202:	4b46      	ldr	r3, [pc, #280]	; (40431c <xTaskGenericCreate+0x1e0>)
  404204:	4798      	blx	r3
  404206:	6020      	str	r0, [r4, #0]
		if( ( void * ) pxCreatedTask != NULL )
  404208:	f1ba 0f00 	cmp.w	sl, #0
  40420c:	d001      	beq.n	404212 <xTaskGenericCreate+0xd6>
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
  40420e:	f8ca 4000 	str.w	r4, [sl]
		taskENTER_CRITICAL();
  404212:	4b43      	ldr	r3, [pc, #268]	; (404320 <xTaskGenericCreate+0x1e4>)
  404214:	4798      	blx	r3
			uxCurrentNumberOfTasks++;
  404216:	4a43      	ldr	r2, [pc, #268]	; (404324 <xTaskGenericCreate+0x1e8>)
  404218:	6813      	ldr	r3, [r2, #0]
  40421a:	3301      	adds	r3, #1
  40421c:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
  40421e:	4b42      	ldr	r3, [pc, #264]	; (404328 <xTaskGenericCreate+0x1ec>)
  404220:	681b      	ldr	r3, [r3, #0]
  404222:	2b00      	cmp	r3, #0
  404224:	d166      	bne.n	4042f4 <xTaskGenericCreate+0x1b8>
				pxCurrentTCB =  pxNewTCB;
  404226:	4b40      	ldr	r3, [pc, #256]	; (404328 <xTaskGenericCreate+0x1ec>)
  404228:	601c      	str	r4, [r3, #0]
				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
  40422a:	6813      	ldr	r3, [r2, #0]
  40422c:	2b01      	cmp	r3, #1
  40422e:	d121      	bne.n	404274 <xTaskGenericCreate+0x138>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
  404230:	4f3e      	ldr	r7, [pc, #248]	; (40432c <xTaskGenericCreate+0x1f0>)
  404232:	4638      	mov	r0, r7
  404234:	4e3e      	ldr	r6, [pc, #248]	; (404330 <xTaskGenericCreate+0x1f4>)
  404236:	47b0      	blx	r6
  404238:	f107 0014 	add.w	r0, r7, #20
  40423c:	47b0      	blx	r6
  40423e:	f107 0028 	add.w	r0, r7, #40	; 0x28
  404242:	47b0      	blx	r6
  404244:	f107 003c 	add.w	r0, r7, #60	; 0x3c
  404248:	47b0      	blx	r6
  40424a:	f107 0050 	add.w	r0, r7, #80	; 0x50
  40424e:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList1 );
  404250:	f8df 8118 	ldr.w	r8, [pc, #280]	; 40436c <xTaskGenericCreate+0x230>
  404254:	4640      	mov	r0, r8
  404256:	47b0      	blx	r6
	vListInitialise( &xDelayedTaskList2 );
  404258:	4f36      	ldr	r7, [pc, #216]	; (404334 <xTaskGenericCreate+0x1f8>)
  40425a:	4638      	mov	r0, r7
  40425c:	47b0      	blx	r6
	vListInitialise( &xPendingReadyList );
  40425e:	4836      	ldr	r0, [pc, #216]	; (404338 <xTaskGenericCreate+0x1fc>)
  404260:	47b0      	blx	r6
		vListInitialise( &xTasksWaitingTermination );
  404262:	4836      	ldr	r0, [pc, #216]	; (40433c <xTaskGenericCreate+0x200>)
  404264:	47b0      	blx	r6
		vListInitialise( &xSuspendedTaskList );
  404266:	4836      	ldr	r0, [pc, #216]	; (404340 <xTaskGenericCreate+0x204>)
  404268:	47b0      	blx	r6
	pxDelayedTaskList = &xDelayedTaskList1;
  40426a:	4b36      	ldr	r3, [pc, #216]	; (404344 <xTaskGenericCreate+0x208>)
  40426c:	f8c3 8000 	str.w	r8, [r3]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
  404270:	4b35      	ldr	r3, [pc, #212]	; (404348 <xTaskGenericCreate+0x20c>)
  404272:	601f      	str	r7, [r3, #0]
			uxTaskNumber++;
  404274:	4a35      	ldr	r2, [pc, #212]	; (40434c <xTaskGenericCreate+0x210>)
  404276:	6813      	ldr	r3, [r2, #0]
  404278:	3301      	adds	r3, #1
  40427a:	6013      	str	r3, [r2, #0]
				pxNewTCB->uxTCBNumber = uxTaskNumber;
  40427c:	6423      	str	r3, [r4, #64]	; 0x40
			prvAddTaskToReadyList( pxNewTCB );
  40427e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  404280:	4a33      	ldr	r2, [pc, #204]	; (404350 <xTaskGenericCreate+0x214>)
  404282:	6811      	ldr	r1, [r2, #0]
  404284:	2301      	movs	r3, #1
  404286:	4083      	lsls	r3, r0
  404288:	430b      	orrs	r3, r1
  40428a:	6013      	str	r3, [r2, #0]
  40428c:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404290:	4649      	mov	r1, r9
  404292:	4b26      	ldr	r3, [pc, #152]	; (40432c <xTaskGenericCreate+0x1f0>)
  404294:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  404298:	4b2e      	ldr	r3, [pc, #184]	; (404354 <xTaskGenericCreate+0x218>)
  40429a:	4798      	blx	r3
		taskEXIT_CRITICAL();
  40429c:	4b2e      	ldr	r3, [pc, #184]	; (404358 <xTaskGenericCreate+0x21c>)
  40429e:	4798      	blx	r3
		if( xSchedulerRunning != pdFALSE )
  4042a0:	4b2e      	ldr	r3, [pc, #184]	; (40435c <xTaskGenericCreate+0x220>)
  4042a2:	681b      	ldr	r3, [r3, #0]
  4042a4:	2b00      	cmp	r3, #0
  4042a6:	d031      	beq.n	40430c <xTaskGenericCreate+0x1d0>
			if( pxCurrentTCB->uxPriority < uxPriority )
  4042a8:	4b1f      	ldr	r3, [pc, #124]	; (404328 <xTaskGenericCreate+0x1ec>)
  4042aa:	681b      	ldr	r3, [r3, #0]
  4042ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4042ae:	429d      	cmp	r5, r3
  4042b0:	d92e      	bls.n	404310 <xTaskGenericCreate+0x1d4>
				taskYIELD_IF_USING_PREEMPTION();
  4042b2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4042b6:	4b2a      	ldr	r3, [pc, #168]	; (404360 <xTaskGenericCreate+0x224>)
  4042b8:	601a      	str	r2, [r3, #0]
  4042ba:	f3bf 8f4f 	dsb	sy
  4042be:	f3bf 8f6f 	isb	sy
			xReturn = pdPASS;
  4042c2:	2001      	movs	r0, #1
}
  4042c4:	b003      	add	sp, #12
  4042c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
				vPortFree( pxStack );
  4042ca:	4630      	mov	r0, r6
  4042cc:	4b25      	ldr	r3, [pc, #148]	; (404364 <xTaskGenericCreate+0x228>)
  4042ce:	4798      	blx	r3
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
  4042d0:	f04f 30ff 	mov.w	r0, #4294967295
  4042d4:	e7f6      	b.n	4042c4 <xTaskGenericCreate+0x188>
  4042d6:	463b      	mov	r3, r7
  4042d8:	f104 0234 	add.w	r2, r4, #52	; 0x34
  4042dc:	3709      	adds	r7, #9
		pxTCB->pcTaskName[ x ] = pcName[ x ];
  4042de:	7859      	ldrb	r1, [r3, #1]
  4042e0:	f802 1f01 	strb.w	r1, [r2, #1]!
		if( pcName[ x ] == 0x00 )
  4042e4:	f813 1f01 	ldrb.w	r1, [r3, #1]!
  4042e8:	2900      	cmp	r1, #0
  4042ea:	f43f af70 	beq.w	4041ce <xTaskGenericCreate+0x92>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
  4042ee:	42bb      	cmp	r3, r7
  4042f0:	d1f5      	bne.n	4042de <xTaskGenericCreate+0x1a2>
  4042f2:	e76c      	b.n	4041ce <xTaskGenericCreate+0x92>
				if( xSchedulerRunning == pdFALSE )
  4042f4:	4b19      	ldr	r3, [pc, #100]	; (40435c <xTaskGenericCreate+0x220>)
  4042f6:	681b      	ldr	r3, [r3, #0]
  4042f8:	2b00      	cmp	r3, #0
  4042fa:	d1bb      	bne.n	404274 <xTaskGenericCreate+0x138>
					if( pxCurrentTCB->uxPriority <= uxPriority )
  4042fc:	4b0a      	ldr	r3, [pc, #40]	; (404328 <xTaskGenericCreate+0x1ec>)
  4042fe:	681b      	ldr	r3, [r3, #0]
  404300:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  404302:	429d      	cmp	r5, r3
  404304:	d3b6      	bcc.n	404274 <xTaskGenericCreate+0x138>
						pxCurrentTCB = pxNewTCB;
  404306:	4b08      	ldr	r3, [pc, #32]	; (404328 <xTaskGenericCreate+0x1ec>)
  404308:	601c      	str	r4, [r3, #0]
  40430a:	e7b3      	b.n	404274 <xTaskGenericCreate+0x138>
			xReturn = pdPASS;
  40430c:	2001      	movs	r0, #1
  40430e:	e7d9      	b.n	4042c4 <xTaskGenericCreate+0x188>
  404310:	2001      	movs	r0, #1
	return xReturn;
  404312:	e7d7      	b.n	4042c4 <xTaskGenericCreate+0x188>
  404314:	00403801 	.word	0x00403801
  404318:	00409a89 	.word	0x00409a89
  40431c:	00403559 	.word	0x00403559
  404320:	004035a5 	.word	0x004035a5
  404324:	2040c2fc 	.word	0x2040c2fc
  404328:	2040c28c 	.word	0x2040c28c
  40432c:	2040c298 	.word	0x2040c298
  404330:	00403459 	.word	0x00403459
  404334:	2040c328 	.word	0x2040c328
  404338:	2040c344 	.word	0x2040c344
  40433c:	2040c370 	.word	0x2040c370
  404340:	2040c35c 	.word	0x2040c35c
  404344:	2040c290 	.word	0x2040c290
  404348:	2040c294 	.word	0x2040c294
  40434c:	2040c308 	.word	0x2040c308
  404350:	2040c310 	.word	0x2040c310
  404354:	00403475 	.word	0x00403475
  404358:	004035f1 	.word	0x004035f1
  40435c:	2040c358 	.word	0x2040c358
  404360:	e000ed04 	.word	0xe000ed04
  404364:	00403871 	.word	0x00403871
  404368:	0040346f 	.word	0x0040346f
  40436c:	2040c314 	.word	0x2040c314

00404370 <vTaskStartScheduler>:
{
  404370:	b510      	push	{r4, lr}
  404372:	b084      	sub	sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
  404374:	2300      	movs	r3, #0
  404376:	9303      	str	r3, [sp, #12]
  404378:	9302      	str	r3, [sp, #8]
  40437a:	9301      	str	r3, [sp, #4]
  40437c:	9300      	str	r3, [sp, #0]
  40437e:	2282      	movs	r2, #130	; 0x82
  404380:	4916      	ldr	r1, [pc, #88]	; (4043dc <vTaskStartScheduler+0x6c>)
  404382:	4817      	ldr	r0, [pc, #92]	; (4043e0 <vTaskStartScheduler+0x70>)
  404384:	4c17      	ldr	r4, [pc, #92]	; (4043e4 <vTaskStartScheduler+0x74>)
  404386:	47a0      	blx	r4
		if( xReturn == pdPASS )
  404388:	2801      	cmp	r0, #1
  40438a:	d00b      	beq.n	4043a4 <vTaskStartScheduler+0x34>
		configASSERT( xReturn );
  40438c:	bb20      	cbnz	r0, 4043d8 <vTaskStartScheduler+0x68>
  40438e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404392:	b672      	cpsid	i
  404394:	f383 8811 	msr	BASEPRI, r3
  404398:	f3bf 8f6f 	isb	sy
  40439c:	f3bf 8f4f 	dsb	sy
  4043a0:	b662      	cpsie	i
  4043a2:	e7fe      	b.n	4043a2 <vTaskStartScheduler+0x32>
			xReturn = xTimerCreateTimerTask();
  4043a4:	4b10      	ldr	r3, [pc, #64]	; (4043e8 <vTaskStartScheduler+0x78>)
  4043a6:	4798      	blx	r3
	if( xReturn == pdPASS )
  4043a8:	2801      	cmp	r0, #1
  4043aa:	d1ef      	bne.n	40438c <vTaskStartScheduler+0x1c>
  4043ac:	f04f 0380 	mov.w	r3, #128	; 0x80
  4043b0:	b672      	cpsid	i
  4043b2:	f383 8811 	msr	BASEPRI, r3
  4043b6:	f3bf 8f6f 	isb	sy
  4043ba:	f3bf 8f4f 	dsb	sy
  4043be:	b662      	cpsie	i
		xNextTaskUnblockTime = portMAX_DELAY;
  4043c0:	f04f 32ff 	mov.w	r2, #4294967295
  4043c4:	4b09      	ldr	r3, [pc, #36]	; (4043ec <vTaskStartScheduler+0x7c>)
  4043c6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
  4043c8:	2201      	movs	r2, #1
  4043ca:	4b09      	ldr	r3, [pc, #36]	; (4043f0 <vTaskStartScheduler+0x80>)
  4043cc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
  4043ce:	2200      	movs	r2, #0
  4043d0:	4b08      	ldr	r3, [pc, #32]	; (4043f4 <vTaskStartScheduler+0x84>)
  4043d2:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
  4043d4:	4b08      	ldr	r3, [pc, #32]	; (4043f8 <vTaskStartScheduler+0x88>)
  4043d6:	4798      	blx	r3
}
  4043d8:	b004      	add	sp, #16
  4043da:	bd10      	pop	{r4, pc}
  4043dc:	00410e1c 	.word	0x00410e1c
  4043e0:	00404715 	.word	0x00404715
  4043e4:	0040413d 	.word	0x0040413d
  4043e8:	00404d55 	.word	0x00404d55
  4043ec:	2040c33c 	.word	0x2040c33c
  4043f0:	2040c358 	.word	0x2040c358
  4043f4:	2040c384 	.word	0x2040c384
  4043f8:	004036d9 	.word	0x004036d9

004043fc <vTaskSuspendAll>:
	++uxSchedulerSuspended;
  4043fc:	4a02      	ldr	r2, [pc, #8]	; (404408 <vTaskSuspendAll+0xc>)
  4043fe:	6813      	ldr	r3, [r2, #0]
  404400:	3301      	adds	r3, #1
  404402:	6013      	str	r3, [r2, #0]
  404404:	4770      	bx	lr
  404406:	bf00      	nop
  404408:	2040c304 	.word	0x2040c304

0040440c <xTaskGetTickCount>:
		xTicks = xTickCount;
  40440c:	4b01      	ldr	r3, [pc, #4]	; (404414 <xTaskGetTickCount+0x8>)
  40440e:	6818      	ldr	r0, [r3, #0]
}
  404410:	4770      	bx	lr
  404412:	bf00      	nop
  404414:	2040c384 	.word	0x2040c384

00404418 <xTaskIncrementTick>:
{
  404418:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  40441c:	4b42      	ldr	r3, [pc, #264]	; (404528 <xTaskIncrementTick+0x110>)
  40441e:	681b      	ldr	r3, [r3, #0]
  404420:	2b00      	cmp	r3, #0
  404422:	d178      	bne.n	404516 <xTaskIncrementTick+0xfe>
		++xTickCount;
  404424:	4b41      	ldr	r3, [pc, #260]	; (40452c <xTaskIncrementTick+0x114>)
  404426:	681a      	ldr	r2, [r3, #0]
  404428:	3201      	adds	r2, #1
  40442a:	601a      	str	r2, [r3, #0]
			const TickType_t xConstTickCount = xTickCount;
  40442c:	681e      	ldr	r6, [r3, #0]
			if( xConstTickCount == ( TickType_t ) 0U )
  40442e:	b9d6      	cbnz	r6, 404466 <xTaskIncrementTick+0x4e>
				taskSWITCH_DELAYED_LISTS();
  404430:	4b3f      	ldr	r3, [pc, #252]	; (404530 <xTaskIncrementTick+0x118>)
  404432:	681b      	ldr	r3, [r3, #0]
  404434:	681b      	ldr	r3, [r3, #0]
  404436:	b153      	cbz	r3, 40444e <xTaskIncrementTick+0x36>
  404438:	f04f 0380 	mov.w	r3, #128	; 0x80
  40443c:	b672      	cpsid	i
  40443e:	f383 8811 	msr	BASEPRI, r3
  404442:	f3bf 8f6f 	isb	sy
  404446:	f3bf 8f4f 	dsb	sy
  40444a:	b662      	cpsie	i
  40444c:	e7fe      	b.n	40444c <xTaskIncrementTick+0x34>
  40444e:	4a38      	ldr	r2, [pc, #224]	; (404530 <xTaskIncrementTick+0x118>)
  404450:	6811      	ldr	r1, [r2, #0]
  404452:	4b38      	ldr	r3, [pc, #224]	; (404534 <xTaskIncrementTick+0x11c>)
  404454:	6818      	ldr	r0, [r3, #0]
  404456:	6010      	str	r0, [r2, #0]
  404458:	6019      	str	r1, [r3, #0]
  40445a:	4a37      	ldr	r2, [pc, #220]	; (404538 <xTaskIncrementTick+0x120>)
  40445c:	6813      	ldr	r3, [r2, #0]
  40445e:	3301      	adds	r3, #1
  404460:	6013      	str	r3, [r2, #0]
  404462:	4b36      	ldr	r3, [pc, #216]	; (40453c <xTaskIncrementTick+0x124>)
  404464:	4798      	blx	r3
			if( xConstTickCount >= xNextTaskUnblockTime )
  404466:	4b36      	ldr	r3, [pc, #216]	; (404540 <xTaskIncrementTick+0x128>)
  404468:	681b      	ldr	r3, [r3, #0]
  40446a:	429e      	cmp	r6, r3
  40446c:	d218      	bcs.n	4044a0 <xTaskIncrementTick+0x88>
BaseType_t xSwitchRequired = pdFALSE;
  40446e:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
  404470:	4b34      	ldr	r3, [pc, #208]	; (404544 <xTaskIncrementTick+0x12c>)
  404472:	681b      	ldr	r3, [r3, #0]
  404474:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  404476:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  40447a:	4a33      	ldr	r2, [pc, #204]	; (404548 <xTaskIncrementTick+0x130>)
  40447c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
				xSwitchRequired = pdTRUE;
  404480:	2b02      	cmp	r3, #2
  404482:	bf28      	it	cs
  404484:	2401      	movcs	r4, #1
			if( uxPendedTicks == ( UBaseType_t ) 0U )
  404486:	4b31      	ldr	r3, [pc, #196]	; (40454c <xTaskIncrementTick+0x134>)
  404488:	681b      	ldr	r3, [r3, #0]
  40448a:	b90b      	cbnz	r3, 404490 <xTaskIncrementTick+0x78>
				vApplicationTickHook();
  40448c:	4b30      	ldr	r3, [pc, #192]	; (404550 <xTaskIncrementTick+0x138>)
  40448e:	4798      	blx	r3
		if( xYieldPending != pdFALSE )
  404490:	4b30      	ldr	r3, [pc, #192]	; (404554 <xTaskIncrementTick+0x13c>)
  404492:	681b      	ldr	r3, [r3, #0]
			xSwitchRequired = pdTRUE;
  404494:	2b00      	cmp	r3, #0
}
  404496:	bf0c      	ite	eq
  404498:	4620      	moveq	r0, r4
  40449a:	2001      	movne	r0, #1
  40449c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4044a0:	2400      	movs	r4, #0
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4044a2:	f8df 908c 	ldr.w	r9, [pc, #140]	; 404530 <xTaskIncrementTick+0x118>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4044a6:	f8df 80b8 	ldr.w	r8, [pc, #184]	; 404560 <xTaskIncrementTick+0x148>
						prvAddTaskToReadyList( pxTCB );
  4044aa:	4f2b      	ldr	r7, [pc, #172]	; (404558 <xTaskIncrementTick+0x140>)
  4044ac:	e01f      	b.n	4044ee <xTaskIncrementTick+0xd6>
						xNextTaskUnblockTime = portMAX_DELAY;
  4044ae:	f04f 32ff 	mov.w	r2, #4294967295
  4044b2:	4b23      	ldr	r3, [pc, #140]	; (404540 <xTaskIncrementTick+0x128>)
  4044b4:	601a      	str	r2, [r3, #0]
						break;
  4044b6:	e7db      	b.n	404470 <xTaskIncrementTick+0x58>
							xNextTaskUnblockTime = xItemValue;
  4044b8:	4a21      	ldr	r2, [pc, #132]	; (404540 <xTaskIncrementTick+0x128>)
  4044ba:	6013      	str	r3, [r2, #0]
							break;
  4044bc:	e7d8      	b.n	404470 <xTaskIncrementTick+0x58>
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4044be:	f105 0018 	add.w	r0, r5, #24
  4044c2:	47c0      	blx	r8
						prvAddTaskToReadyList( pxTCB );
  4044c4:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
  4044c6:	683a      	ldr	r2, [r7, #0]
  4044c8:	2301      	movs	r3, #1
  4044ca:	4083      	lsls	r3, r0
  4044cc:	4313      	orrs	r3, r2
  4044ce:	603b      	str	r3, [r7, #0]
  4044d0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4044d4:	4651      	mov	r1, sl
  4044d6:	4b1c      	ldr	r3, [pc, #112]	; (404548 <xTaskIncrementTick+0x130>)
  4044d8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4044dc:	4b1f      	ldr	r3, [pc, #124]	; (40455c <xTaskIncrementTick+0x144>)
  4044de:	4798      	blx	r3
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4044e0:	4b18      	ldr	r3, [pc, #96]	; (404544 <xTaskIncrementTick+0x12c>)
  4044e2:	681b      	ldr	r3, [r3, #0]
  4044e4:	6aea      	ldr	r2, [r5, #44]	; 0x2c
  4044e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
								xSwitchRequired = pdTRUE;
  4044e8:	429a      	cmp	r2, r3
  4044ea:	bf28      	it	cs
  4044ec:	2401      	movcs	r4, #1
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
  4044ee:	f8d9 3000 	ldr.w	r3, [r9]
  4044f2:	681b      	ldr	r3, [r3, #0]
  4044f4:	2b00      	cmp	r3, #0
  4044f6:	d0da      	beq.n	4044ae <xTaskIncrementTick+0x96>
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
  4044f8:	f8d9 3000 	ldr.w	r3, [r9]
  4044fc:	68db      	ldr	r3, [r3, #12]
  4044fe:	68dd      	ldr	r5, [r3, #12]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
  404500:	686b      	ldr	r3, [r5, #4]
						if( xConstTickCount < xItemValue )
  404502:	429e      	cmp	r6, r3
  404504:	d3d8      	bcc.n	4044b8 <xTaskIncrementTick+0xa0>
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  404506:	f105 0a04 	add.w	sl, r5, #4
  40450a:	4650      	mov	r0, sl
  40450c:	47c0      	blx	r8
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
  40450e:	6aab      	ldr	r3, [r5, #40]	; 0x28
  404510:	2b00      	cmp	r3, #0
  404512:	d1d4      	bne.n	4044be <xTaskIncrementTick+0xa6>
  404514:	e7d6      	b.n	4044c4 <xTaskIncrementTick+0xac>
		++uxPendedTicks;
  404516:	4a0d      	ldr	r2, [pc, #52]	; (40454c <xTaskIncrementTick+0x134>)
  404518:	6813      	ldr	r3, [r2, #0]
  40451a:	3301      	adds	r3, #1
  40451c:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
  40451e:	4b0c      	ldr	r3, [pc, #48]	; (404550 <xTaskIncrementTick+0x138>)
  404520:	4798      	blx	r3
BaseType_t xSwitchRequired = pdFALSE;
  404522:	2400      	movs	r4, #0
  404524:	e7b4      	b.n	404490 <xTaskIncrementTick+0x78>
  404526:	bf00      	nop
  404528:	2040c304 	.word	0x2040c304
  40452c:	2040c384 	.word	0x2040c384
  404530:	2040c290 	.word	0x2040c290
  404534:	2040c294 	.word	0x2040c294
  404538:	2040c340 	.word	0x2040c340
  40453c:	004040b9 	.word	0x004040b9
  404540:	2040c33c 	.word	0x2040c33c
  404544:	2040c28c 	.word	0x2040c28c
  404548:	2040c298 	.word	0x2040c298
  40454c:	2040c300 	.word	0x2040c300
  404550:	004090d1 	.word	0x004090d1
  404554:	2040c388 	.word	0x2040c388
  404558:	2040c310 	.word	0x2040c310
  40455c:	00403475 	.word	0x00403475
  404560:	004034c1 	.word	0x004034c1

00404564 <xTaskResumeAll>:
{
  404564:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( uxSchedulerSuspended );
  404568:	4b38      	ldr	r3, [pc, #224]	; (40464c <xTaskResumeAll+0xe8>)
  40456a:	681b      	ldr	r3, [r3, #0]
  40456c:	b953      	cbnz	r3, 404584 <xTaskResumeAll+0x20>
  40456e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404572:	b672      	cpsid	i
  404574:	f383 8811 	msr	BASEPRI, r3
  404578:	f3bf 8f6f 	isb	sy
  40457c:	f3bf 8f4f 	dsb	sy
  404580:	b662      	cpsie	i
  404582:	e7fe      	b.n	404582 <xTaskResumeAll+0x1e>
	taskENTER_CRITICAL();
  404584:	4b32      	ldr	r3, [pc, #200]	; (404650 <xTaskResumeAll+0xec>)
  404586:	4798      	blx	r3
		--uxSchedulerSuspended;
  404588:	4b30      	ldr	r3, [pc, #192]	; (40464c <xTaskResumeAll+0xe8>)
  40458a:	681a      	ldr	r2, [r3, #0]
  40458c:	3a01      	subs	r2, #1
  40458e:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  404590:	681b      	ldr	r3, [r3, #0]
  404592:	2b00      	cmp	r3, #0
  404594:	d155      	bne.n	404642 <xTaskResumeAll+0xde>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
  404596:	4b2f      	ldr	r3, [pc, #188]	; (404654 <xTaskResumeAll+0xf0>)
  404598:	681b      	ldr	r3, [r3, #0]
  40459a:	2b00      	cmp	r3, #0
  40459c:	d132      	bne.n	404604 <xTaskResumeAll+0xa0>
BaseType_t xAlreadyYielded = pdFALSE;
  40459e:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  4045a0:	4b2d      	ldr	r3, [pc, #180]	; (404658 <xTaskResumeAll+0xf4>)
  4045a2:	4798      	blx	r3
}
  4045a4:	4620      	mov	r0, r4
  4045a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
  4045aa:	68fb      	ldr	r3, [r7, #12]
  4045ac:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  4045ae:	f104 0018 	add.w	r0, r4, #24
  4045b2:	47b0      	blx	r6
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  4045b4:	f104 0804 	add.w	r8, r4, #4
  4045b8:	4640      	mov	r0, r8
  4045ba:	47b0      	blx	r6
					prvAddTaskToReadyList( pxTCB );
  4045bc:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4045be:	682a      	ldr	r2, [r5, #0]
  4045c0:	2301      	movs	r3, #1
  4045c2:	4083      	lsls	r3, r0
  4045c4:	4313      	orrs	r3, r2
  4045c6:	602b      	str	r3, [r5, #0]
  4045c8:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4045cc:	4641      	mov	r1, r8
  4045ce:	eb09 0080 	add.w	r0, r9, r0, lsl #2
  4045d2:	4b22      	ldr	r3, [pc, #136]	; (40465c <xTaskResumeAll+0xf8>)
  4045d4:	4798      	blx	r3
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
  4045d6:	4b22      	ldr	r3, [pc, #136]	; (404660 <xTaskResumeAll+0xfc>)
  4045d8:	681b      	ldr	r3, [r3, #0]
  4045da:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4045dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4045de:	429a      	cmp	r2, r3
  4045e0:	d20c      	bcs.n	4045fc <xTaskResumeAll+0x98>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  4045e2:	683b      	ldr	r3, [r7, #0]
  4045e4:	2b00      	cmp	r3, #0
  4045e6:	d1e0      	bne.n	4045aa <xTaskResumeAll+0x46>
				if( uxPendedTicks > ( UBaseType_t ) 0U )
  4045e8:	4b1e      	ldr	r3, [pc, #120]	; (404664 <xTaskResumeAll+0x100>)
  4045ea:	681b      	ldr	r3, [r3, #0]
  4045ec:	b1db      	cbz	r3, 404626 <xTaskResumeAll+0xc2>
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  4045ee:	4b1d      	ldr	r3, [pc, #116]	; (404664 <xTaskResumeAll+0x100>)
  4045f0:	681b      	ldr	r3, [r3, #0]
  4045f2:	b1c3      	cbz	r3, 404626 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  4045f4:	4e1c      	ldr	r6, [pc, #112]	; (404668 <xTaskResumeAll+0x104>)
							xYieldPending = pdTRUE;
  4045f6:	4d1d      	ldr	r5, [pc, #116]	; (40466c <xTaskResumeAll+0x108>)
						--uxPendedTicks;
  4045f8:	4c1a      	ldr	r4, [pc, #104]	; (404664 <xTaskResumeAll+0x100>)
  4045fa:	e00e      	b.n	40461a <xTaskResumeAll+0xb6>
						xYieldPending = pdTRUE;
  4045fc:	2201      	movs	r2, #1
  4045fe:	4b1b      	ldr	r3, [pc, #108]	; (40466c <xTaskResumeAll+0x108>)
  404600:	601a      	str	r2, [r3, #0]
  404602:	e7ee      	b.n	4045e2 <xTaskResumeAll+0x7e>
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
  404604:	4f1a      	ldr	r7, [pc, #104]	; (404670 <xTaskResumeAll+0x10c>)
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
  404606:	4e1b      	ldr	r6, [pc, #108]	; (404674 <xTaskResumeAll+0x110>)
					prvAddTaskToReadyList( pxTCB );
  404608:	4d1b      	ldr	r5, [pc, #108]	; (404678 <xTaskResumeAll+0x114>)
  40460a:	f8df 9074 	ldr.w	r9, [pc, #116]	; 404680 <xTaskResumeAll+0x11c>
  40460e:	e7e8      	b.n	4045e2 <xTaskResumeAll+0x7e>
						--uxPendedTicks;
  404610:	6823      	ldr	r3, [r4, #0]
  404612:	3b01      	subs	r3, #1
  404614:	6023      	str	r3, [r4, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
  404616:	6823      	ldr	r3, [r4, #0]
  404618:	b12b      	cbz	r3, 404626 <xTaskResumeAll+0xc2>
						if( xTaskIncrementTick() != pdFALSE )
  40461a:	47b0      	blx	r6
  40461c:	2800      	cmp	r0, #0
  40461e:	d0f7      	beq.n	404610 <xTaskResumeAll+0xac>
							xYieldPending = pdTRUE;
  404620:	2301      	movs	r3, #1
  404622:	602b      	str	r3, [r5, #0]
  404624:	e7f4      	b.n	404610 <xTaskResumeAll+0xac>
				if( xYieldPending == pdTRUE )
  404626:	4b11      	ldr	r3, [pc, #68]	; (40466c <xTaskResumeAll+0x108>)
  404628:	681b      	ldr	r3, [r3, #0]
  40462a:	2b01      	cmp	r3, #1
  40462c:	d10b      	bne.n	404646 <xTaskResumeAll+0xe2>
					taskYIELD_IF_USING_PREEMPTION();
  40462e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  404632:	4b12      	ldr	r3, [pc, #72]	; (40467c <xTaskResumeAll+0x118>)
  404634:	601a      	str	r2, [r3, #0]
  404636:	f3bf 8f4f 	dsb	sy
  40463a:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
  40463e:	2401      	movs	r4, #1
  404640:	e7ae      	b.n	4045a0 <xTaskResumeAll+0x3c>
BaseType_t xAlreadyYielded = pdFALSE;
  404642:	2400      	movs	r4, #0
  404644:	e7ac      	b.n	4045a0 <xTaskResumeAll+0x3c>
  404646:	2400      	movs	r4, #0
  404648:	e7aa      	b.n	4045a0 <xTaskResumeAll+0x3c>
  40464a:	bf00      	nop
  40464c:	2040c304 	.word	0x2040c304
  404650:	004035a5 	.word	0x004035a5
  404654:	2040c2fc 	.word	0x2040c2fc
  404658:	004035f1 	.word	0x004035f1
  40465c:	00403475 	.word	0x00403475
  404660:	2040c28c 	.word	0x2040c28c
  404664:	2040c300 	.word	0x2040c300
  404668:	00404419 	.word	0x00404419
  40466c:	2040c388 	.word	0x2040c388
  404670:	2040c344 	.word	0x2040c344
  404674:	004034c1 	.word	0x004034c1
  404678:	2040c310 	.word	0x2040c310
  40467c:	e000ed04 	.word	0xe000ed04
  404680:	2040c298 	.word	0x2040c298

00404684 <vTaskDelay>:
	{
  404684:	b510      	push	{r4, lr}
		if( xTicksToDelay > ( TickType_t ) 0U )
  404686:	2800      	cmp	r0, #0
  404688:	d029      	beq.n	4046de <vTaskDelay+0x5a>
  40468a:	4604      	mov	r4, r0
			configASSERT( uxSchedulerSuspended == 0 );
  40468c:	4b18      	ldr	r3, [pc, #96]	; (4046f0 <vTaskDelay+0x6c>)
  40468e:	681b      	ldr	r3, [r3, #0]
  404690:	b153      	cbz	r3, 4046a8 <vTaskDelay+0x24>
  404692:	f04f 0380 	mov.w	r3, #128	; 0x80
  404696:	b672      	cpsid	i
  404698:	f383 8811 	msr	BASEPRI, r3
  40469c:	f3bf 8f6f 	isb	sy
  4046a0:	f3bf 8f4f 	dsb	sy
  4046a4:	b662      	cpsie	i
  4046a6:	e7fe      	b.n	4046a6 <vTaskDelay+0x22>
			vTaskSuspendAll();
  4046a8:	4b12      	ldr	r3, [pc, #72]	; (4046f4 <vTaskDelay+0x70>)
  4046aa:	4798      	blx	r3
				xTimeToWake = xTickCount + xTicksToDelay;
  4046ac:	4b12      	ldr	r3, [pc, #72]	; (4046f8 <vTaskDelay+0x74>)
  4046ae:	681b      	ldr	r3, [r3, #0]
  4046b0:	441c      	add	r4, r3
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  4046b2:	4b12      	ldr	r3, [pc, #72]	; (4046fc <vTaskDelay+0x78>)
  4046b4:	6818      	ldr	r0, [r3, #0]
  4046b6:	3004      	adds	r0, #4
  4046b8:	4b11      	ldr	r3, [pc, #68]	; (404700 <vTaskDelay+0x7c>)
  4046ba:	4798      	blx	r3
  4046bc:	b948      	cbnz	r0, 4046d2 <vTaskDelay+0x4e>
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  4046be:	4b0f      	ldr	r3, [pc, #60]	; (4046fc <vTaskDelay+0x78>)
  4046c0:	681a      	ldr	r2, [r3, #0]
  4046c2:	4910      	ldr	r1, [pc, #64]	; (404704 <vTaskDelay+0x80>)
  4046c4:	680b      	ldr	r3, [r1, #0]
  4046c6:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  4046c8:	2201      	movs	r2, #1
  4046ca:	4082      	lsls	r2, r0
  4046cc:	ea23 0302 	bic.w	r3, r3, r2
  4046d0:	600b      	str	r3, [r1, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  4046d2:	4620      	mov	r0, r4
  4046d4:	4b0c      	ldr	r3, [pc, #48]	; (404708 <vTaskDelay+0x84>)
  4046d6:	4798      	blx	r3
			xAlreadyYielded = xTaskResumeAll();
  4046d8:	4b0c      	ldr	r3, [pc, #48]	; (40470c <vTaskDelay+0x88>)
  4046da:	4798      	blx	r3
		if( xAlreadyYielded == pdFALSE )
  4046dc:	b938      	cbnz	r0, 4046ee <vTaskDelay+0x6a>
			portYIELD_WITHIN_API();
  4046de:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4046e2:	4b0b      	ldr	r3, [pc, #44]	; (404710 <vTaskDelay+0x8c>)
  4046e4:	601a      	str	r2, [r3, #0]
  4046e6:	f3bf 8f4f 	dsb	sy
  4046ea:	f3bf 8f6f 	isb	sy
  4046ee:	bd10      	pop	{r4, pc}
  4046f0:	2040c304 	.word	0x2040c304
  4046f4:	004043fd 	.word	0x004043fd
  4046f8:	2040c384 	.word	0x2040c384
  4046fc:	2040c28c 	.word	0x2040c28c
  404700:	004034c1 	.word	0x004034c1
  404704:	2040c310 	.word	0x2040c310
  404708:	004040e5 	.word	0x004040e5
  40470c:	00404565 	.word	0x00404565
  404710:	e000ed04 	.word	0xe000ed04

00404714 <prvIdleTask>:
{
  404714:	b580      	push	{r7, lr}
			vTaskSuspendAll();
  404716:	f8df 8088 	ldr.w	r8, [pc, #136]	; 4047a0 <prvIdleTask+0x8c>
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  40471a:	4e19      	ldr	r6, [pc, #100]	; (404780 <prvIdleTask+0x6c>)
				taskYIELD();
  40471c:	f8df 9084 	ldr.w	r9, [pc, #132]	; 4047a4 <prvIdleTask+0x90>
  404720:	e02a      	b.n	404778 <prvIdleTask+0x64>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
  404722:	4b18      	ldr	r3, [pc, #96]	; (404784 <prvIdleTask+0x70>)
  404724:	681b      	ldr	r3, [r3, #0]
  404726:	2b01      	cmp	r3, #1
  404728:	d81e      	bhi.n	404768 <prvIdleTask+0x54>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  40472a:	682b      	ldr	r3, [r5, #0]
  40472c:	2b00      	cmp	r3, #0
  40472e:	d0f8      	beq.n	404722 <prvIdleTask+0xe>
			vTaskSuspendAll();
  404730:	47c0      	blx	r8
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
  404732:	6834      	ldr	r4, [r6, #0]
			( void ) xTaskResumeAll();
  404734:	47b8      	blx	r7
			if( xListIsEmpty == pdFALSE )
  404736:	2c00      	cmp	r4, #0
  404738:	d0f7      	beq.n	40472a <prvIdleTask+0x16>
				taskENTER_CRITICAL();
  40473a:	4b13      	ldr	r3, [pc, #76]	; (404788 <prvIdleTask+0x74>)
  40473c:	4798      	blx	r3
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
  40473e:	68f3      	ldr	r3, [r6, #12]
  404740:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
  404742:	1d20      	adds	r0, r4, #4
  404744:	4b11      	ldr	r3, [pc, #68]	; (40478c <prvIdleTask+0x78>)
  404746:	4798      	blx	r3
					--uxCurrentNumberOfTasks;
  404748:	4a11      	ldr	r2, [pc, #68]	; (404790 <prvIdleTask+0x7c>)
  40474a:	6813      	ldr	r3, [r2, #0]
  40474c:	3b01      	subs	r3, #1
  40474e:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
  404750:	682b      	ldr	r3, [r5, #0]
  404752:	3b01      	subs	r3, #1
  404754:	602b      	str	r3, [r5, #0]
				taskEXIT_CRITICAL();
  404756:	4b0f      	ldr	r3, [pc, #60]	; (404794 <prvIdleTask+0x80>)
  404758:	4798      	blx	r3
			vPortFreeAligned( pxTCB->pxStack );
  40475a:	6b20      	ldr	r0, [r4, #48]	; 0x30
  40475c:	f8df a048 	ldr.w	sl, [pc, #72]	; 4047a8 <prvIdleTask+0x94>
  404760:	47d0      	blx	sl
		vPortFree( pxTCB );
  404762:	4620      	mov	r0, r4
  404764:	47d0      	blx	sl
  404766:	e7e0      	b.n	40472a <prvIdleTask+0x16>
				taskYIELD();
  404768:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  40476c:	f8c9 3000 	str.w	r3, [r9]
  404770:	f3bf 8f4f 	dsb	sy
  404774:	f3bf 8f6f 	isb	sy
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
  404778:	4d07      	ldr	r5, [pc, #28]	; (404798 <prvIdleTask+0x84>)
			( void ) xTaskResumeAll();
  40477a:	4f08      	ldr	r7, [pc, #32]	; (40479c <prvIdleTask+0x88>)
  40477c:	e7d5      	b.n	40472a <prvIdleTask+0x16>
  40477e:	bf00      	nop
  404780:	2040c370 	.word	0x2040c370
  404784:	2040c298 	.word	0x2040c298
  404788:	004035a5 	.word	0x004035a5
  40478c:	004034c1 	.word	0x004034c1
  404790:	2040c2fc 	.word	0x2040c2fc
  404794:	004035f1 	.word	0x004035f1
  404798:	2040c30c 	.word	0x2040c30c
  40479c:	00404565 	.word	0x00404565
  4047a0:	004043fd 	.word	0x004043fd
  4047a4:	e000ed04 	.word	0xe000ed04
  4047a8:	00403871 	.word	0x00403871

004047ac <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
  4047ac:	4b2d      	ldr	r3, [pc, #180]	; (404864 <vTaskSwitchContext+0xb8>)
  4047ae:	681b      	ldr	r3, [r3, #0]
  4047b0:	2b00      	cmp	r3, #0
  4047b2:	d12c      	bne.n	40480e <vTaskSwitchContext+0x62>
{
  4047b4:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
  4047b6:	2200      	movs	r2, #0
  4047b8:	4b2b      	ldr	r3, [pc, #172]	; (404868 <vTaskSwitchContext+0xbc>)
  4047ba:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
  4047bc:	4b2b      	ldr	r3, [pc, #172]	; (40486c <vTaskSwitchContext+0xc0>)
  4047be:	681b      	ldr	r3, [r3, #0]
  4047c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4047c2:	681a      	ldr	r2, [r3, #0]
  4047c4:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4047c8:	d103      	bne.n	4047d2 <vTaskSwitchContext+0x26>
  4047ca:	685a      	ldr	r2, [r3, #4]
  4047cc:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  4047d0:	d021      	beq.n	404816 <vTaskSwitchContext+0x6a>
  4047d2:	4b26      	ldr	r3, [pc, #152]	; (40486c <vTaskSwitchContext+0xc0>)
  4047d4:	6818      	ldr	r0, [r3, #0]
  4047d6:	6819      	ldr	r1, [r3, #0]
  4047d8:	3134      	adds	r1, #52	; 0x34
  4047da:	4b25      	ldr	r3, [pc, #148]	; (404870 <vTaskSwitchContext+0xc4>)
  4047dc:	4798      	blx	r3
		taskSELECT_HIGHEST_PRIORITY_TASK();
  4047de:	4b25      	ldr	r3, [pc, #148]	; (404874 <vTaskSwitchContext+0xc8>)
  4047e0:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
  4047e2:	fab3 f383 	clz	r3, r3
  4047e6:	b2db      	uxtb	r3, r3
  4047e8:	f1c3 031f 	rsb	r3, r3, #31
  4047ec:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  4047f0:	4a21      	ldr	r2, [pc, #132]	; (404878 <vTaskSwitchContext+0xcc>)
  4047f2:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  4047f6:	b9ba      	cbnz	r2, 404828 <vTaskSwitchContext+0x7c>
	__asm volatile
  4047f8:	f04f 0380 	mov.w	r3, #128	; 0x80
  4047fc:	b672      	cpsid	i
  4047fe:	f383 8811 	msr	BASEPRI, r3
  404802:	f3bf 8f6f 	isb	sy
  404806:	f3bf 8f4f 	dsb	sy
  40480a:	b662      	cpsie	i
  40480c:	e7fe      	b.n	40480c <vTaskSwitchContext+0x60>
		xYieldPending = pdTRUE;
  40480e:	2201      	movs	r2, #1
  404810:	4b15      	ldr	r3, [pc, #84]	; (404868 <vTaskSwitchContext+0xbc>)
  404812:	601a      	str	r2, [r3, #0]
  404814:	4770      	bx	lr
		taskCHECK_FOR_STACK_OVERFLOW();
  404816:	689a      	ldr	r2, [r3, #8]
  404818:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
  40481c:	d1d9      	bne.n	4047d2 <vTaskSwitchContext+0x26>
  40481e:	68db      	ldr	r3, [r3, #12]
  404820:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
  404824:	d1d5      	bne.n	4047d2 <vTaskSwitchContext+0x26>
  404826:	e7da      	b.n	4047de <vTaskSwitchContext+0x32>
		taskSELECT_HIGHEST_PRIORITY_TASK();
  404828:	4a13      	ldr	r2, [pc, #76]	; (404878 <vTaskSwitchContext+0xcc>)
  40482a:	0099      	lsls	r1, r3, #2
  40482c:	18c8      	adds	r0, r1, r3
  40482e:	eb02 0080 	add.w	r0, r2, r0, lsl #2
  404832:	6844      	ldr	r4, [r0, #4]
  404834:	6864      	ldr	r4, [r4, #4]
  404836:	6044      	str	r4, [r0, #4]
  404838:	4419      	add	r1, r3
  40483a:	4602      	mov	r2, r0
  40483c:	3208      	adds	r2, #8
  40483e:	4294      	cmp	r4, r2
  404840:	d009      	beq.n	404856 <vTaskSwitchContext+0xaa>
  404842:	eb03 0383 	add.w	r3, r3, r3, lsl #2
  404846:	4a0c      	ldr	r2, [pc, #48]	; (404878 <vTaskSwitchContext+0xcc>)
  404848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
  40484c:	685b      	ldr	r3, [r3, #4]
  40484e:	68da      	ldr	r2, [r3, #12]
  404850:	4b06      	ldr	r3, [pc, #24]	; (40486c <vTaskSwitchContext+0xc0>)
  404852:	601a      	str	r2, [r3, #0]
  404854:	bd10      	pop	{r4, pc}
  404856:	6860      	ldr	r0, [r4, #4]
  404858:	4a07      	ldr	r2, [pc, #28]	; (404878 <vTaskSwitchContext+0xcc>)
  40485a:	eb02 0281 	add.w	r2, r2, r1, lsl #2
  40485e:	6050      	str	r0, [r2, #4]
  404860:	e7ef      	b.n	404842 <vTaskSwitchContext+0x96>
  404862:	bf00      	nop
  404864:	2040c304 	.word	0x2040c304
  404868:	2040c388 	.word	0x2040c388
  40486c:	2040c28c 	.word	0x2040c28c
  404870:	004090b9 	.word	0x004090b9
  404874:	2040c310 	.word	0x2040c310
  404878:	2040c298 	.word	0x2040c298

0040487c <vTaskPlaceOnEventList>:
{
  40487c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxEventList );
  40487e:	b1e0      	cbz	r0, 4048ba <vTaskPlaceOnEventList+0x3e>
  404880:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  404882:	4d17      	ldr	r5, [pc, #92]	; (4048e0 <vTaskPlaceOnEventList+0x64>)
  404884:	6829      	ldr	r1, [r5, #0]
  404886:	3118      	adds	r1, #24
  404888:	4b16      	ldr	r3, [pc, #88]	; (4048e4 <vTaskPlaceOnEventList+0x68>)
  40488a:	4798      	blx	r3
	if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  40488c:	6828      	ldr	r0, [r5, #0]
  40488e:	3004      	adds	r0, #4
  404890:	4b15      	ldr	r3, [pc, #84]	; (4048e8 <vTaskPlaceOnEventList+0x6c>)
  404892:	4798      	blx	r3
  404894:	b940      	cbnz	r0, 4048a8 <vTaskPlaceOnEventList+0x2c>
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  404896:	682a      	ldr	r2, [r5, #0]
  404898:	4914      	ldr	r1, [pc, #80]	; (4048ec <vTaskPlaceOnEventList+0x70>)
  40489a:	680b      	ldr	r3, [r1, #0]
  40489c:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  40489e:	2201      	movs	r2, #1
  4048a0:	4082      	lsls	r2, r0
  4048a2:	ea23 0302 	bic.w	r3, r3, r2
  4048a6:	600b      	str	r3, [r1, #0]
		if( xTicksToWait == portMAX_DELAY )
  4048a8:	f1b4 3fff 	cmp.w	r4, #4294967295
  4048ac:	d010      	beq.n	4048d0 <vTaskPlaceOnEventList+0x54>
			xTimeToWake = xTickCount + xTicksToWait;
  4048ae:	4b10      	ldr	r3, [pc, #64]	; (4048f0 <vTaskPlaceOnEventList+0x74>)
  4048b0:	6818      	ldr	r0, [r3, #0]
			prvAddCurrentTaskToDelayedList( xTimeToWake );
  4048b2:	4420      	add	r0, r4
  4048b4:	4b0f      	ldr	r3, [pc, #60]	; (4048f4 <vTaskPlaceOnEventList+0x78>)
  4048b6:	4798      	blx	r3
  4048b8:	bd38      	pop	{r3, r4, r5, pc}
  4048ba:	f04f 0380 	mov.w	r3, #128	; 0x80
  4048be:	b672      	cpsid	i
  4048c0:	f383 8811 	msr	BASEPRI, r3
  4048c4:	f3bf 8f6f 	isb	sy
  4048c8:	f3bf 8f4f 	dsb	sy
  4048cc:	b662      	cpsie	i
  4048ce:	e7fe      	b.n	4048ce <vTaskPlaceOnEventList+0x52>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  4048d0:	4b03      	ldr	r3, [pc, #12]	; (4048e0 <vTaskPlaceOnEventList+0x64>)
  4048d2:	6819      	ldr	r1, [r3, #0]
  4048d4:	3104      	adds	r1, #4
  4048d6:	4808      	ldr	r0, [pc, #32]	; (4048f8 <vTaskPlaceOnEventList+0x7c>)
  4048d8:	4b08      	ldr	r3, [pc, #32]	; (4048fc <vTaskPlaceOnEventList+0x80>)
  4048da:	4798      	blx	r3
  4048dc:	bd38      	pop	{r3, r4, r5, pc}
  4048de:	bf00      	nop
  4048e0:	2040c28c 	.word	0x2040c28c
  4048e4:	0040348d 	.word	0x0040348d
  4048e8:	004034c1 	.word	0x004034c1
  4048ec:	2040c310 	.word	0x2040c310
  4048f0:	2040c384 	.word	0x2040c384
  4048f4:	004040e5 	.word	0x004040e5
  4048f8:	2040c35c 	.word	0x2040c35c
  4048fc:	00403475 	.word	0x00403475

00404900 <vTaskPlaceOnEventListRestricted>:
		configASSERT( pxEventList );
  404900:	b1e8      	cbz	r0, 40493e <vTaskPlaceOnEventListRestricted+0x3e>
	{
  404902:	b570      	push	{r4, r5, r6, lr}
  404904:	4615      	mov	r5, r2
  404906:	460c      	mov	r4, r1
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
  404908:	4e16      	ldr	r6, [pc, #88]	; (404964 <vTaskPlaceOnEventListRestricted+0x64>)
  40490a:	6831      	ldr	r1, [r6, #0]
  40490c:	3118      	adds	r1, #24
  40490e:	4b16      	ldr	r3, [pc, #88]	; (404968 <vTaskPlaceOnEventListRestricted+0x68>)
  404910:	4798      	blx	r3
		if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  404912:	6830      	ldr	r0, [r6, #0]
  404914:	3004      	adds	r0, #4
  404916:	4b15      	ldr	r3, [pc, #84]	; (40496c <vTaskPlaceOnEventListRestricted+0x6c>)
  404918:	4798      	blx	r3
  40491a:	b940      	cbnz	r0, 40492e <vTaskPlaceOnEventListRestricted+0x2e>
			portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
  40491c:	6832      	ldr	r2, [r6, #0]
  40491e:	4914      	ldr	r1, [pc, #80]	; (404970 <vTaskPlaceOnEventListRestricted+0x70>)
  404920:	680b      	ldr	r3, [r1, #0]
  404922:	6ad0      	ldr	r0, [r2, #44]	; 0x2c
  404924:	2201      	movs	r2, #1
  404926:	4082      	lsls	r2, r0
  404928:	ea23 0302 	bic.w	r3, r3, r2
  40492c:	600b      	str	r3, [r1, #0]
			if( xWaitIndefinitely == pdTRUE )
  40492e:	2d01      	cmp	r5, #1
  404930:	d010      	beq.n	404954 <vTaskPlaceOnEventListRestricted+0x54>
				xTimeToWake = xTickCount + xTicksToWait;
  404932:	4b10      	ldr	r3, [pc, #64]	; (404974 <vTaskPlaceOnEventListRestricted+0x74>)
  404934:	6818      	ldr	r0, [r3, #0]
				prvAddCurrentTaskToDelayedList( xTimeToWake );
  404936:	4420      	add	r0, r4
  404938:	4b0f      	ldr	r3, [pc, #60]	; (404978 <vTaskPlaceOnEventListRestricted+0x78>)
  40493a:	4798      	blx	r3
  40493c:	bd70      	pop	{r4, r5, r6, pc}
  40493e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404942:	b672      	cpsid	i
  404944:	f383 8811 	msr	BASEPRI, r3
  404948:	f3bf 8f6f 	isb	sy
  40494c:	f3bf 8f4f 	dsb	sy
  404950:	b662      	cpsie	i
  404952:	e7fe      	b.n	404952 <vTaskPlaceOnEventListRestricted+0x52>
				vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xGenericListItem ) );
  404954:	4b03      	ldr	r3, [pc, #12]	; (404964 <vTaskPlaceOnEventListRestricted+0x64>)
  404956:	6819      	ldr	r1, [r3, #0]
  404958:	3104      	adds	r1, #4
  40495a:	4808      	ldr	r0, [pc, #32]	; (40497c <vTaskPlaceOnEventListRestricted+0x7c>)
  40495c:	4b02      	ldr	r3, [pc, #8]	; (404968 <vTaskPlaceOnEventListRestricted+0x68>)
  40495e:	4798      	blx	r3
  404960:	bd70      	pop	{r4, r5, r6, pc}
  404962:	bf00      	nop
  404964:	2040c28c 	.word	0x2040c28c
  404968:	00403475 	.word	0x00403475
  40496c:	004034c1 	.word	0x004034c1
  404970:	2040c310 	.word	0x2040c310
  404974:	2040c384 	.word	0x2040c384
  404978:	004040e5 	.word	0x004040e5
  40497c:	2040c35c 	.word	0x2040c35c

00404980 <xTaskRemoveFromEventList>:
{
  404980:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
  404982:	68c3      	ldr	r3, [r0, #12]
  404984:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
  404986:	b324      	cbz	r4, 4049d2 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
  404988:	f104 0518 	add.w	r5, r4, #24
  40498c:	4628      	mov	r0, r5
  40498e:	4b1a      	ldr	r3, [pc, #104]	; (4049f8 <xTaskRemoveFromEventList+0x78>)
  404990:	4798      	blx	r3
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  404992:	4b1a      	ldr	r3, [pc, #104]	; (4049fc <xTaskRemoveFromEventList+0x7c>)
  404994:	681b      	ldr	r3, [r3, #0]
  404996:	bb3b      	cbnz	r3, 4049e8 <xTaskRemoveFromEventList+0x68>
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
  404998:	1d25      	adds	r5, r4, #4
  40499a:	4628      	mov	r0, r5
  40499c:	4b16      	ldr	r3, [pc, #88]	; (4049f8 <xTaskRemoveFromEventList+0x78>)
  40499e:	4798      	blx	r3
		prvAddTaskToReadyList( pxUnblockedTCB );
  4049a0:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
  4049a2:	4a17      	ldr	r2, [pc, #92]	; (404a00 <xTaskRemoveFromEventList+0x80>)
  4049a4:	6811      	ldr	r1, [r2, #0]
  4049a6:	2301      	movs	r3, #1
  4049a8:	4083      	lsls	r3, r0
  4049aa:	430b      	orrs	r3, r1
  4049ac:	6013      	str	r3, [r2, #0]
  4049ae:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  4049b2:	4629      	mov	r1, r5
  4049b4:	4b13      	ldr	r3, [pc, #76]	; (404a04 <xTaskRemoveFromEventList+0x84>)
  4049b6:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  4049ba:	4b13      	ldr	r3, [pc, #76]	; (404a08 <xTaskRemoveFromEventList+0x88>)
  4049bc:	4798      	blx	r3
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
  4049be:	4b13      	ldr	r3, [pc, #76]	; (404a0c <xTaskRemoveFromEventList+0x8c>)
  4049c0:	681b      	ldr	r3, [r3, #0]
  4049c2:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
  4049c4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  4049c6:	429a      	cmp	r2, r3
  4049c8:	d913      	bls.n	4049f2 <xTaskRemoveFromEventList+0x72>
		xYieldPending = pdTRUE;
  4049ca:	2001      	movs	r0, #1
  4049cc:	4b10      	ldr	r3, [pc, #64]	; (404a10 <xTaskRemoveFromEventList+0x90>)
  4049ce:	6018      	str	r0, [r3, #0]
  4049d0:	bd38      	pop	{r3, r4, r5, pc}
  4049d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4049d6:	b672      	cpsid	i
  4049d8:	f383 8811 	msr	BASEPRI, r3
  4049dc:	f3bf 8f6f 	isb	sy
  4049e0:	f3bf 8f4f 	dsb	sy
  4049e4:	b662      	cpsie	i
  4049e6:	e7fe      	b.n	4049e6 <xTaskRemoveFromEventList+0x66>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
  4049e8:	4629      	mov	r1, r5
  4049ea:	480a      	ldr	r0, [pc, #40]	; (404a14 <xTaskRemoveFromEventList+0x94>)
  4049ec:	4b06      	ldr	r3, [pc, #24]	; (404a08 <xTaskRemoveFromEventList+0x88>)
  4049ee:	4798      	blx	r3
  4049f0:	e7e5      	b.n	4049be <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
  4049f2:	2000      	movs	r0, #0
}
  4049f4:	bd38      	pop	{r3, r4, r5, pc}
  4049f6:	bf00      	nop
  4049f8:	004034c1 	.word	0x004034c1
  4049fc:	2040c304 	.word	0x2040c304
  404a00:	2040c310 	.word	0x2040c310
  404a04:	2040c298 	.word	0x2040c298
  404a08:	00403475 	.word	0x00403475
  404a0c:	2040c28c 	.word	0x2040c28c
  404a10:	2040c388 	.word	0x2040c388
  404a14:	2040c344 	.word	0x2040c344

00404a18 <vTaskSetTimeOutState>:
	configASSERT( pxTimeOut );
  404a18:	b130      	cbz	r0, 404a28 <vTaskSetTimeOutState+0x10>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
  404a1a:	4a09      	ldr	r2, [pc, #36]	; (404a40 <vTaskSetTimeOutState+0x28>)
  404a1c:	6812      	ldr	r2, [r2, #0]
  404a1e:	6002      	str	r2, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
  404a20:	4a08      	ldr	r2, [pc, #32]	; (404a44 <vTaskSetTimeOutState+0x2c>)
  404a22:	6812      	ldr	r2, [r2, #0]
  404a24:	6042      	str	r2, [r0, #4]
  404a26:	4770      	bx	lr
  404a28:	f04f 0380 	mov.w	r3, #128	; 0x80
  404a2c:	b672      	cpsid	i
  404a2e:	f383 8811 	msr	BASEPRI, r3
  404a32:	f3bf 8f6f 	isb	sy
  404a36:	f3bf 8f4f 	dsb	sy
  404a3a:	b662      	cpsie	i
  404a3c:	e7fe      	b.n	404a3c <vTaskSetTimeOutState+0x24>
  404a3e:	bf00      	nop
  404a40:	2040c340 	.word	0x2040c340
  404a44:	2040c384 	.word	0x2040c384

00404a48 <xTaskCheckForTimeOut>:
{
  404a48:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxTimeOut );
  404a4a:	b1c0      	cbz	r0, 404a7e <xTaskCheckForTimeOut+0x36>
  404a4c:	4604      	mov	r4, r0
	configASSERT( pxTicksToWait );
  404a4e:	b309      	cbz	r1, 404a94 <xTaskCheckForTimeOut+0x4c>
  404a50:	460d      	mov	r5, r1
	taskENTER_CRITICAL();
  404a52:	4b1d      	ldr	r3, [pc, #116]	; (404ac8 <xTaskCheckForTimeOut+0x80>)
  404a54:	4798      	blx	r3
		const TickType_t xConstTickCount = xTickCount;
  404a56:	4b1d      	ldr	r3, [pc, #116]	; (404acc <xTaskCheckForTimeOut+0x84>)
  404a58:	681a      	ldr	r2, [r3, #0]
			if( *pxTicksToWait == portMAX_DELAY )
  404a5a:	682b      	ldr	r3, [r5, #0]
  404a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
  404a60:	d02e      	beq.n	404ac0 <xTaskCheckForTimeOut+0x78>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
  404a62:	491b      	ldr	r1, [pc, #108]	; (404ad0 <xTaskCheckForTimeOut+0x88>)
  404a64:	6809      	ldr	r1, [r1, #0]
  404a66:	6820      	ldr	r0, [r4, #0]
  404a68:	4288      	cmp	r0, r1
  404a6a:	d002      	beq.n	404a72 <xTaskCheckForTimeOut+0x2a>
  404a6c:	6861      	ldr	r1, [r4, #4]
  404a6e:	428a      	cmp	r2, r1
  404a70:	d228      	bcs.n	404ac4 <xTaskCheckForTimeOut+0x7c>
		else if( ( xConstTickCount - pxTimeOut->xTimeOnEntering ) < *pxTicksToWait )
  404a72:	6861      	ldr	r1, [r4, #4]
  404a74:	1a50      	subs	r0, r2, r1
  404a76:	4283      	cmp	r3, r0
  404a78:	d817      	bhi.n	404aaa <xTaskCheckForTimeOut+0x62>
			xReturn = pdTRUE;
  404a7a:	2401      	movs	r4, #1
  404a7c:	e01c      	b.n	404ab8 <xTaskCheckForTimeOut+0x70>
  404a7e:	f04f 0380 	mov.w	r3, #128	; 0x80
  404a82:	b672      	cpsid	i
  404a84:	f383 8811 	msr	BASEPRI, r3
  404a88:	f3bf 8f6f 	isb	sy
  404a8c:	f3bf 8f4f 	dsb	sy
  404a90:	b662      	cpsie	i
  404a92:	e7fe      	b.n	404a92 <xTaskCheckForTimeOut+0x4a>
  404a94:	f04f 0380 	mov.w	r3, #128	; 0x80
  404a98:	b672      	cpsid	i
  404a9a:	f383 8811 	msr	BASEPRI, r3
  404a9e:	f3bf 8f6f 	isb	sy
  404aa2:	f3bf 8f4f 	dsb	sy
  404aa6:	b662      	cpsie	i
  404aa8:	e7fe      	b.n	404aa8 <xTaskCheckForTimeOut+0x60>
			*pxTicksToWait -= ( xConstTickCount -  pxTimeOut->xTimeOnEntering );
  404aaa:	1a9b      	subs	r3, r3, r2
  404aac:	440b      	add	r3, r1
  404aae:	602b      	str	r3, [r5, #0]
			vTaskSetTimeOutState( pxTimeOut );
  404ab0:	4620      	mov	r0, r4
  404ab2:	4b08      	ldr	r3, [pc, #32]	; (404ad4 <xTaskCheckForTimeOut+0x8c>)
  404ab4:	4798      	blx	r3
			xReturn = pdFALSE;
  404ab6:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
  404ab8:	4b07      	ldr	r3, [pc, #28]	; (404ad8 <xTaskCheckForTimeOut+0x90>)
  404aba:	4798      	blx	r3
}
  404abc:	4620      	mov	r0, r4
  404abe:	bd38      	pop	{r3, r4, r5, pc}
				xReturn = pdFALSE;
  404ac0:	2400      	movs	r4, #0
  404ac2:	e7f9      	b.n	404ab8 <xTaskCheckForTimeOut+0x70>
			xReturn = pdTRUE;
  404ac4:	2401      	movs	r4, #1
  404ac6:	e7f7      	b.n	404ab8 <xTaskCheckForTimeOut+0x70>
  404ac8:	004035a5 	.word	0x004035a5
  404acc:	2040c384 	.word	0x2040c384
  404ad0:	2040c340 	.word	0x2040c340
  404ad4:	00404a19 	.word	0x00404a19
  404ad8:	004035f1 	.word	0x004035f1

00404adc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
  404adc:	2201      	movs	r2, #1
  404ade:	4b01      	ldr	r3, [pc, #4]	; (404ae4 <vTaskMissedYield+0x8>)
  404ae0:	601a      	str	r2, [r3, #0]
  404ae2:	4770      	bx	lr
  404ae4:	2040c388 	.word	0x2040c388

00404ae8 <xTaskGetSchedulerState>:

	BaseType_t xTaskGetSchedulerState( void )
	{
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
  404ae8:	4b05      	ldr	r3, [pc, #20]	; (404b00 <xTaskGetSchedulerState+0x18>)
  404aea:	681b      	ldr	r3, [r3, #0]
  404aec:	b133      	cbz	r3, 404afc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
  404aee:	4b05      	ldr	r3, [pc, #20]	; (404b04 <xTaskGetSchedulerState+0x1c>)
  404af0:	681b      	ldr	r3, [r3, #0]
			{
				xReturn = taskSCHEDULER_RUNNING;
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
  404af2:	2b00      	cmp	r3, #0
  404af4:	bf0c      	ite	eq
  404af6:	2002      	moveq	r0, #2
  404af8:	2000      	movne	r0, #0
  404afa:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
  404afc:	2001      	movs	r0, #1
			}
		}

		return xReturn;
	}
  404afe:	4770      	bx	lr
  404b00:	2040c358 	.word	0x2040c358
  404b04:	2040c304 	.word	0x2040c304

00404b08 <vTaskPriorityInherit>:
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
  404b08:	2800      	cmp	r0, #0
  404b0a:	d044      	beq.n	404b96 <vTaskPriorityInherit+0x8e>
	{
  404b0c:	b538      	push	{r3, r4, r5, lr}
  404b0e:	4604      	mov	r4, r0
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
  404b10:	6ac2      	ldr	r2, [r0, #44]	; 0x2c
  404b12:	4921      	ldr	r1, [pc, #132]	; (404b98 <vTaskPriorityInherit+0x90>)
  404b14:	6809      	ldr	r1, [r1, #0]
  404b16:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  404b18:	428a      	cmp	r2, r1
  404b1a:	d214      	bcs.n	404b46 <vTaskPriorityInherit+0x3e>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
  404b1c:	6981      	ldr	r1, [r0, #24]
  404b1e:	2900      	cmp	r1, #0
  404b20:	db05      	blt.n	404b2e <vTaskPriorityInherit+0x26>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404b22:	491d      	ldr	r1, [pc, #116]	; (404b98 <vTaskPriorityInherit+0x90>)
  404b24:	6809      	ldr	r1, [r1, #0]
  404b26:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
  404b28:	f1c1 0105 	rsb	r1, r1, #5
  404b2c:	6181      	str	r1, [r0, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xGenericListItem ) ) != pdFALSE )
  404b2e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  404b32:	491a      	ldr	r1, [pc, #104]	; (404b9c <vTaskPriorityInherit+0x94>)
  404b34:	eb01 0282 	add.w	r2, r1, r2, lsl #2
  404b38:	6961      	ldr	r1, [r4, #20]
  404b3a:	4291      	cmp	r1, r2
  404b3c:	d004      	beq.n	404b48 <vTaskPriorityInherit+0x40>
					prvAddTaskToReadyList( pxTCB );
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  404b3e:	4a16      	ldr	r2, [pc, #88]	; (404b98 <vTaskPriorityInherit+0x90>)
  404b40:	6812      	ldr	r2, [r2, #0]
  404b42:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
  404b44:	62e2      	str	r2, [r4, #44]	; 0x2c
  404b46:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  404b48:	1d25      	adds	r5, r4, #4
  404b4a:	4628      	mov	r0, r5
  404b4c:	4b14      	ldr	r3, [pc, #80]	; (404ba0 <vTaskPriorityInherit+0x98>)
  404b4e:	4798      	blx	r3
  404b50:	b970      	cbnz	r0, 404b70 <vTaskPriorityInherit+0x68>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  404b52:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  404b54:	eb03 0183 	add.w	r1, r3, r3, lsl #2
  404b58:	4a10      	ldr	r2, [pc, #64]	; (404b9c <vTaskPriorityInherit+0x94>)
  404b5a:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
  404b5e:	b93a      	cbnz	r2, 404b70 <vTaskPriorityInherit+0x68>
  404b60:	4810      	ldr	r0, [pc, #64]	; (404ba4 <vTaskPriorityInherit+0x9c>)
  404b62:	6802      	ldr	r2, [r0, #0]
  404b64:	2101      	movs	r1, #1
  404b66:	fa01 f303 	lsl.w	r3, r1, r3
  404b6a:	ea22 0303 	bic.w	r3, r2, r3
  404b6e:	6003      	str	r3, [r0, #0]
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
  404b70:	4b09      	ldr	r3, [pc, #36]	; (404b98 <vTaskPriorityInherit+0x90>)
  404b72:	681b      	ldr	r3, [r3, #0]
  404b74:	6ad8      	ldr	r0, [r3, #44]	; 0x2c
  404b76:	62e0      	str	r0, [r4, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
  404b78:	4a0a      	ldr	r2, [pc, #40]	; (404ba4 <vTaskPriorityInherit+0x9c>)
  404b7a:	6811      	ldr	r1, [r2, #0]
  404b7c:	2301      	movs	r3, #1
  404b7e:	4083      	lsls	r3, r0
  404b80:	430b      	orrs	r3, r1
  404b82:	6013      	str	r3, [r2, #0]
  404b84:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404b88:	4629      	mov	r1, r5
  404b8a:	4b04      	ldr	r3, [pc, #16]	; (404b9c <vTaskPriorityInherit+0x94>)
  404b8c:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  404b90:	4b05      	ldr	r3, [pc, #20]	; (404ba8 <vTaskPriorityInherit+0xa0>)
  404b92:	4798      	blx	r3
  404b94:	bd38      	pop	{r3, r4, r5, pc}
  404b96:	4770      	bx	lr
  404b98:	2040c28c 	.word	0x2040c28c
  404b9c:	2040c298 	.word	0x2040c298
  404ba0:	004034c1 	.word	0x004034c1
  404ba4:	2040c310 	.word	0x2040c310
  404ba8:	00403475 	.word	0x00403475

00404bac <xTaskPriorityDisinherit>:
	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
	BaseType_t xReturn = pdFALSE;

		if( pxMutexHolder != NULL )
  404bac:	2800      	cmp	r0, #0
  404bae:	d04d      	beq.n	404c4c <xTaskPriorityDisinherit+0xa0>
	{
  404bb0:	b538      	push	{r3, r4, r5, lr}
  404bb2:	4604      	mov	r4, r0
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
  404bb4:	4a27      	ldr	r2, [pc, #156]	; (404c54 <xTaskPriorityDisinherit+0xa8>)
  404bb6:	6812      	ldr	r2, [r2, #0]
  404bb8:	4290      	cmp	r0, r2
  404bba:	d00a      	beq.n	404bd2 <xTaskPriorityDisinherit+0x26>
  404bbc:	f04f 0380 	mov.w	r3, #128	; 0x80
  404bc0:	b672      	cpsid	i
  404bc2:	f383 8811 	msr	BASEPRI, r3
  404bc6:	f3bf 8f6f 	isb	sy
  404bca:	f3bf 8f4f 	dsb	sy
  404bce:	b662      	cpsie	i
  404bd0:	e7fe      	b.n	404bd0 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
  404bd2:	6cc2      	ldr	r2, [r0, #76]	; 0x4c
  404bd4:	b952      	cbnz	r2, 404bec <xTaskPriorityDisinherit+0x40>
  404bd6:	f04f 0380 	mov.w	r3, #128	; 0x80
  404bda:	b672      	cpsid	i
  404bdc:	f383 8811 	msr	BASEPRI, r3
  404be0:	f3bf 8f6f 	isb	sy
  404be4:	f3bf 8f4f 	dsb	sy
  404be8:	b662      	cpsie	i
  404bea:	e7fe      	b.n	404bea <xTaskPriorityDisinherit+0x3e>
			( pxTCB->uxMutexesHeld )--;
  404bec:	3a01      	subs	r2, #1
  404bee:	64c2      	str	r2, [r0, #76]	; 0x4c

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
  404bf0:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
  404bf2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
  404bf4:	4288      	cmp	r0, r1
  404bf6:	d02b      	beq.n	404c50 <xTaskPriorityDisinherit+0xa4>
  404bf8:	bb52      	cbnz	r2, 404c50 <xTaskPriorityDisinherit+0xa4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
  404bfa:	1d25      	adds	r5, r4, #4
  404bfc:	4628      	mov	r0, r5
  404bfe:	4b16      	ldr	r3, [pc, #88]	; (404c58 <xTaskPriorityDisinherit+0xac>)
  404c00:	4798      	blx	r3
  404c02:	b968      	cbnz	r0, 404c20 <xTaskPriorityDisinherit+0x74>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
  404c04:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
  404c06:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404c0a:	4b14      	ldr	r3, [pc, #80]	; (404c5c <xTaskPriorityDisinherit+0xb0>)
  404c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
  404c10:	b933      	cbnz	r3, 404c20 <xTaskPriorityDisinherit+0x74>
  404c12:	4813      	ldr	r0, [pc, #76]	; (404c60 <xTaskPriorityDisinherit+0xb4>)
  404c14:	6803      	ldr	r3, [r0, #0]
  404c16:	2201      	movs	r2, #1
  404c18:	408a      	lsls	r2, r1
  404c1a:	ea23 0302 	bic.w	r3, r3, r2
  404c1e:	6003      	str	r3, [r0, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
  404c20:	6ca0      	ldr	r0, [r4, #72]	; 0x48
  404c22:	62e0      	str	r0, [r4, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
  404c24:	f1c0 0305 	rsb	r3, r0, #5
  404c28:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
  404c2a:	4a0d      	ldr	r2, [pc, #52]	; (404c60 <xTaskPriorityDisinherit+0xb4>)
  404c2c:	6811      	ldr	r1, [r2, #0]
  404c2e:	2401      	movs	r4, #1
  404c30:	fa04 f300 	lsl.w	r3, r4, r0
  404c34:	430b      	orrs	r3, r1
  404c36:	6013      	str	r3, [r2, #0]
  404c38:	eb00 0080 	add.w	r0, r0, r0, lsl #2
  404c3c:	4629      	mov	r1, r5
  404c3e:	4b07      	ldr	r3, [pc, #28]	; (404c5c <xTaskPriorityDisinherit+0xb0>)
  404c40:	eb03 0080 	add.w	r0, r3, r0, lsl #2
  404c44:	4b07      	ldr	r3, [pc, #28]	; (404c64 <xTaskPriorityDisinherit+0xb8>)
  404c46:	4798      	blx	r3
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
  404c48:	4620      	mov	r0, r4
  404c4a:	bd38      	pop	{r3, r4, r5, pc}
	BaseType_t xReturn = pdFALSE;
  404c4c:	2000      	movs	r0, #0
  404c4e:	4770      	bx	lr
  404c50:	2000      	movs	r0, #0
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
	}
  404c52:	bd38      	pop	{r3, r4, r5, pc}
  404c54:	2040c28c 	.word	0x2040c28c
  404c58:	004034c1 	.word	0x004034c1
  404c5c:	2040c298 	.word	0x2040c298
  404c60:	2040c310 	.word	0x2040c310
  404c64:	00403475 	.word	0x00403475

00404c68 <pvTaskIncrementMutexHeldCount>:

	void *pvTaskIncrementMutexHeldCount( void )
	{
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
  404c68:	4b05      	ldr	r3, [pc, #20]	; (404c80 <pvTaskIncrementMutexHeldCount+0x18>)
  404c6a:	681b      	ldr	r3, [r3, #0]
  404c6c:	b123      	cbz	r3, 404c78 <pvTaskIncrementMutexHeldCount+0x10>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
  404c6e:	4b04      	ldr	r3, [pc, #16]	; (404c80 <pvTaskIncrementMutexHeldCount+0x18>)
  404c70:	681a      	ldr	r2, [r3, #0]
  404c72:	6cd3      	ldr	r3, [r2, #76]	; 0x4c
  404c74:	3301      	adds	r3, #1
  404c76:	64d3      	str	r3, [r2, #76]	; 0x4c
		}

		return pxCurrentTCB;
  404c78:	4b01      	ldr	r3, [pc, #4]	; (404c80 <pvTaskIncrementMutexHeldCount+0x18>)
  404c7a:	6818      	ldr	r0, [r3, #0]
	}
  404c7c:	4770      	bx	lr
  404c7e:	bf00      	nop
  404c80:	2040c28c 	.word	0x2040c28c

00404c84 <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
  404c84:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
  404c86:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  404c88:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
  404c8a:	4291      	cmp	r1, r2
  404c8c:	d80c      	bhi.n	404ca8 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( xTimeNow - xCommandTime ) >= pxTimer->xTimerPeriodInTicks )
  404c8e:	1ad2      	subs	r2, r2, r3
  404c90:	6983      	ldr	r3, [r0, #24]
  404c92:	429a      	cmp	r2, r3
  404c94:	d301      	bcc.n	404c9a <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
  404c96:	2001      	movs	r0, #1
  404c98:	bd08      	pop	{r3, pc}
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
  404c9a:	1d01      	adds	r1, r0, #4
  404c9c:	4b09      	ldr	r3, [pc, #36]	; (404cc4 <prvInsertTimerInActiveList+0x40>)
  404c9e:	6818      	ldr	r0, [r3, #0]
  404ca0:	4b09      	ldr	r3, [pc, #36]	; (404cc8 <prvInsertTimerInActiveList+0x44>)
  404ca2:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  404ca4:	2000      	movs	r0, #0
  404ca6:	bd08      	pop	{r3, pc}
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
  404ca8:	429a      	cmp	r2, r3
  404caa:	d203      	bcs.n	404cb4 <prvInsertTimerInActiveList+0x30>
  404cac:	4299      	cmp	r1, r3
  404cae:	d301      	bcc.n	404cb4 <prvInsertTimerInActiveList+0x30>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
  404cb0:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
  404cb2:	bd08      	pop	{r3, pc}
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  404cb4:	1d01      	adds	r1, r0, #4
  404cb6:	4b05      	ldr	r3, [pc, #20]	; (404ccc <prvInsertTimerInActiveList+0x48>)
  404cb8:	6818      	ldr	r0, [r3, #0]
  404cba:	4b03      	ldr	r3, [pc, #12]	; (404cc8 <prvInsertTimerInActiveList+0x44>)
  404cbc:	4798      	blx	r3
BaseType_t xProcessTimerNow = pdFALSE;
  404cbe:	2000      	movs	r0, #0
  404cc0:	bd08      	pop	{r3, pc}
  404cc2:	bf00      	nop
  404cc4:	2040c390 	.word	0x2040c390
  404cc8:	0040348d 	.word	0x0040348d
  404ccc:	2040c38c 	.word	0x2040c38c

00404cd0 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
  404cd0:	b570      	push	{r4, r5, r6, lr}
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
  404cd2:	4b15      	ldr	r3, [pc, #84]	; (404d28 <prvCheckForValidListAndQueue+0x58>)
  404cd4:	4798      	blx	r3
	{
		if( xTimerQueue == NULL )
  404cd6:	4b15      	ldr	r3, [pc, #84]	; (404d2c <prvCheckForValidListAndQueue+0x5c>)
  404cd8:	681b      	ldr	r3, [r3, #0]
  404cda:	b113      	cbz	r3, 404ce2 <prvCheckForValidListAndQueue+0x12>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
  404cdc:	4b14      	ldr	r3, [pc, #80]	; (404d30 <prvCheckForValidListAndQueue+0x60>)
  404cde:	4798      	blx	r3
  404ce0:	bd70      	pop	{r4, r5, r6, pc}
			vListInitialise( &xActiveTimerList1 );
  404ce2:	4d14      	ldr	r5, [pc, #80]	; (404d34 <prvCheckForValidListAndQueue+0x64>)
  404ce4:	4628      	mov	r0, r5
  404ce6:	4e14      	ldr	r6, [pc, #80]	; (404d38 <prvCheckForValidListAndQueue+0x68>)
  404ce8:	47b0      	blx	r6
			vListInitialise( &xActiveTimerList2 );
  404cea:	4c14      	ldr	r4, [pc, #80]	; (404d3c <prvCheckForValidListAndQueue+0x6c>)
  404cec:	4620      	mov	r0, r4
  404cee:	47b0      	blx	r6
			pxCurrentTimerList = &xActiveTimerList1;
  404cf0:	4b13      	ldr	r3, [pc, #76]	; (404d40 <prvCheckForValidListAndQueue+0x70>)
  404cf2:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
  404cf4:	4b13      	ldr	r3, [pc, #76]	; (404d44 <prvCheckForValidListAndQueue+0x74>)
  404cf6:	601c      	str	r4, [r3, #0]
			xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
  404cf8:	2200      	movs	r2, #0
  404cfa:	2110      	movs	r1, #16
  404cfc:	2005      	movs	r0, #5
  404cfe:	4b12      	ldr	r3, [pc, #72]	; (404d48 <prvCheckForValidListAndQueue+0x78>)
  404d00:	4798      	blx	r3
  404d02:	4b0a      	ldr	r3, [pc, #40]	; (404d2c <prvCheckForValidListAndQueue+0x5c>)
  404d04:	6018      	str	r0, [r3, #0]
			configASSERT( xTimerQueue );
  404d06:	b118      	cbz	r0, 404d10 <prvCheckForValidListAndQueue+0x40>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
  404d08:	4910      	ldr	r1, [pc, #64]	; (404d4c <prvCheckForValidListAndQueue+0x7c>)
  404d0a:	4b11      	ldr	r3, [pc, #68]	; (404d50 <prvCheckForValidListAndQueue+0x80>)
  404d0c:	4798      	blx	r3
  404d0e:	e7e5      	b.n	404cdc <prvCheckForValidListAndQueue+0xc>
  404d10:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d14:	b672      	cpsid	i
  404d16:	f383 8811 	msr	BASEPRI, r3
  404d1a:	f3bf 8f6f 	isb	sy
  404d1e:	f3bf 8f4f 	dsb	sy
  404d22:	b662      	cpsie	i
  404d24:	e7fe      	b.n	404d24 <prvCheckForValidListAndQueue+0x54>
  404d26:	bf00      	nop
  404d28:	004035a5 	.word	0x004035a5
  404d2c:	2040c3c0 	.word	0x2040c3c0
  404d30:	004035f1 	.word	0x004035f1
  404d34:	2040c394 	.word	0x2040c394
  404d38:	00403459 	.word	0x00403459
  404d3c:	2040c3a8 	.word	0x2040c3a8
  404d40:	2040c38c 	.word	0x2040c38c
  404d44:	2040c390 	.word	0x2040c390
  404d48:	00403afd 	.word	0x00403afd
  404d4c:	00410e24 	.word	0x00410e24
  404d50:	0040402d 	.word	0x0040402d

00404d54 <xTimerCreateTimerTask>:
{
  404d54:	b510      	push	{r4, lr}
  404d56:	b084      	sub	sp, #16
	prvCheckForValidListAndQueue();
  404d58:	4b0f      	ldr	r3, [pc, #60]	; (404d98 <xTimerCreateTimerTask+0x44>)
  404d5a:	4798      	blx	r3
	if( xTimerQueue != NULL )
  404d5c:	4b0f      	ldr	r3, [pc, #60]	; (404d9c <xTimerCreateTimerTask+0x48>)
  404d5e:	681b      	ldr	r3, [r3, #0]
  404d60:	b173      	cbz	r3, 404d80 <xTimerCreateTimerTask+0x2c>
			xReturn = xTaskCreate( prvTimerTask, "Tmr Svc", ( uint16_t ) configTIMER_TASK_STACK_DEPTH, NULL, ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT, NULL);
  404d62:	2300      	movs	r3, #0
  404d64:	9303      	str	r3, [sp, #12]
  404d66:	9302      	str	r3, [sp, #8]
  404d68:	9301      	str	r3, [sp, #4]
  404d6a:	2204      	movs	r2, #4
  404d6c:	9200      	str	r2, [sp, #0]
  404d6e:	f44f 7282 	mov.w	r2, #260	; 0x104
  404d72:	490b      	ldr	r1, [pc, #44]	; (404da0 <xTimerCreateTimerTask+0x4c>)
  404d74:	480b      	ldr	r0, [pc, #44]	; (404da4 <xTimerCreateTimerTask+0x50>)
  404d76:	4c0c      	ldr	r4, [pc, #48]	; (404da8 <xTimerCreateTimerTask+0x54>)
  404d78:	47a0      	blx	r4
	configASSERT( xReturn );
  404d7a:	b108      	cbz	r0, 404d80 <xTimerCreateTimerTask+0x2c>
}
  404d7c:	b004      	add	sp, #16
  404d7e:	bd10      	pop	{r4, pc}
  404d80:	f04f 0380 	mov.w	r3, #128	; 0x80
  404d84:	b672      	cpsid	i
  404d86:	f383 8811 	msr	BASEPRI, r3
  404d8a:	f3bf 8f6f 	isb	sy
  404d8e:	f3bf 8f4f 	dsb	sy
  404d92:	b662      	cpsie	i
  404d94:	e7fe      	b.n	404d94 <xTimerCreateTimerTask+0x40>
  404d96:	bf00      	nop
  404d98:	00404cd1 	.word	0x00404cd1
  404d9c:	2040c3c0 	.word	0x2040c3c0
  404da0:	00410e2c 	.word	0x00410e2c
  404da4:	00404ed5 	.word	0x00404ed5
  404da8:	0040413d 	.word	0x0040413d

00404dac <xTimerGenericCommand>:
	configASSERT( xTimer );
  404dac:	b1d8      	cbz	r0, 404de6 <xTimerGenericCommand+0x3a>
{
  404dae:	b530      	push	{r4, r5, lr}
  404db0:	b085      	sub	sp, #20
  404db2:	4615      	mov	r5, r2
  404db4:	4604      	mov	r4, r0
	if( xTimerQueue != NULL )
  404db6:	4a15      	ldr	r2, [pc, #84]	; (404e0c <xTimerGenericCommand+0x60>)
  404db8:	6810      	ldr	r0, [r2, #0]
  404dba:	b320      	cbz	r0, 404e06 <xTimerGenericCommand+0x5a>
  404dbc:	461a      	mov	r2, r3
		xMessage.xMessageID = xCommandID;
  404dbe:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
  404dc0:	9501      	str	r5, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
  404dc2:	9402      	str	r4, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
  404dc4:	2905      	cmp	r1, #5
  404dc6:	dc19      	bgt.n	404dfc <xTimerGenericCommand+0x50>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
  404dc8:	4b11      	ldr	r3, [pc, #68]	; (404e10 <xTimerGenericCommand+0x64>)
  404dca:	4798      	blx	r3
  404dcc:	2802      	cmp	r0, #2
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
  404dce:	f04f 0300 	mov.w	r3, #0
  404dd2:	bf0c      	ite	eq
  404dd4:	9a08      	ldreq	r2, [sp, #32]
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
  404dd6:	461a      	movne	r2, r3
  404dd8:	4669      	mov	r1, sp
  404dda:	480c      	ldr	r0, [pc, #48]	; (404e0c <xTimerGenericCommand+0x60>)
  404ddc:	6800      	ldr	r0, [r0, #0]
  404dde:	4c0d      	ldr	r4, [pc, #52]	; (404e14 <xTimerGenericCommand+0x68>)
  404de0:	47a0      	blx	r4
}
  404de2:	b005      	add	sp, #20
  404de4:	bd30      	pop	{r4, r5, pc}
  404de6:	f04f 0380 	mov.w	r3, #128	; 0x80
  404dea:	b672      	cpsid	i
  404dec:	f383 8811 	msr	BASEPRI, r3
  404df0:	f3bf 8f6f 	isb	sy
  404df4:	f3bf 8f4f 	dsb	sy
  404df8:	b662      	cpsie	i
  404dfa:	e7fe      	b.n	404dfa <xTimerGenericCommand+0x4e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
  404dfc:	2300      	movs	r3, #0
  404dfe:	4669      	mov	r1, sp
  404e00:	4c05      	ldr	r4, [pc, #20]	; (404e18 <xTimerGenericCommand+0x6c>)
  404e02:	47a0      	blx	r4
  404e04:	e7ed      	b.n	404de2 <xTimerGenericCommand+0x36>
BaseType_t xReturn = pdFAIL;
  404e06:	2000      	movs	r0, #0
	return xReturn;
  404e08:	e7eb      	b.n	404de2 <xTimerGenericCommand+0x36>
  404e0a:	bf00      	nop
  404e0c:	2040c3c0 	.word	0x2040c3c0
  404e10:	00404ae9 	.word	0x00404ae9
  404e14:	00403b79 	.word	0x00403b79
  404e18:	00403d5d 	.word	0x00403d5d

00404e1c <prvSampleTimeNow>:
{
  404e1c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404e20:	b082      	sub	sp, #8
  404e22:	4680      	mov	r8, r0
	xTimeNow = xTaskGetTickCount();
  404e24:	4b24      	ldr	r3, [pc, #144]	; (404eb8 <prvSampleTimeNow+0x9c>)
  404e26:	4798      	blx	r3
  404e28:	4607      	mov	r7, r0
	if( xTimeNow < xLastTime )
  404e2a:	4b24      	ldr	r3, [pc, #144]	; (404ebc <prvSampleTimeNow+0xa0>)
  404e2c:	681b      	ldr	r3, [r3, #0]
  404e2e:	4298      	cmp	r0, r3
  404e30:	d31b      	bcc.n	404e6a <prvSampleTimeNow+0x4e>
		*pxTimerListsWereSwitched = pdFALSE;
  404e32:	2300      	movs	r3, #0
  404e34:	f8c8 3000 	str.w	r3, [r8]
	xLastTime = xTimeNow;
  404e38:	4b20      	ldr	r3, [pc, #128]	; (404ebc <prvSampleTimeNow+0xa0>)
  404e3a:	601f      	str	r7, [r3, #0]
}
  404e3c:	4638      	mov	r0, r7
  404e3e:	b002      	add	sp, #8
  404e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  404e44:	2100      	movs	r1, #0
  404e46:	9100      	str	r1, [sp, #0]
  404e48:	460b      	mov	r3, r1
  404e4a:	4652      	mov	r2, sl
  404e4c:	4620      	mov	r0, r4
  404e4e:	4c1c      	ldr	r4, [pc, #112]	; (404ec0 <prvSampleTimeNow+0xa4>)
  404e50:	47a0      	blx	r4
				configASSERT( xResult );
  404e52:	b960      	cbnz	r0, 404e6e <prvSampleTimeNow+0x52>
  404e54:	f04f 0380 	mov.w	r3, #128	; 0x80
  404e58:	b672      	cpsid	i
  404e5a:	f383 8811 	msr	BASEPRI, r3
  404e5e:	f3bf 8f6f 	isb	sy
  404e62:	f3bf 8f4f 	dsb	sy
  404e66:	b662      	cpsie	i
  404e68:	e7fe      	b.n	404e68 <prvSampleTimeNow+0x4c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  404e6a:	4d16      	ldr	r5, [pc, #88]	; (404ec4 <prvSampleTimeNow+0xa8>)
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  404e6c:	4e16      	ldr	r6, [pc, #88]	; (404ec8 <prvSampleTimeNow+0xac>)
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
  404e6e:	682b      	ldr	r3, [r5, #0]
  404e70:	681a      	ldr	r2, [r3, #0]
  404e72:	b1c2      	cbz	r2, 404ea6 <prvSampleTimeNow+0x8a>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  404e74:	68db      	ldr	r3, [r3, #12]
  404e76:	f8d3 a000 	ldr.w	sl, [r3]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  404e7a:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  404e7c:	f104 0904 	add.w	r9, r4, #4
  404e80:	4648      	mov	r0, r9
  404e82:	47b0      	blx	r6
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  404e84:	6a63      	ldr	r3, [r4, #36]	; 0x24
  404e86:	4620      	mov	r0, r4
  404e88:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  404e8a:	69e3      	ldr	r3, [r4, #28]
  404e8c:	2b01      	cmp	r3, #1
  404e8e:	d1ee      	bne.n	404e6e <prvSampleTimeNow+0x52>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
  404e90:	69a3      	ldr	r3, [r4, #24]
  404e92:	4453      	add	r3, sl
			if( xReloadTime > xNextExpireTime )
  404e94:	459a      	cmp	sl, r3
  404e96:	d2d5      	bcs.n	404e44 <prvSampleTimeNow+0x28>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
  404e98:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
  404e9a:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
  404e9c:	4649      	mov	r1, r9
  404e9e:	6828      	ldr	r0, [r5, #0]
  404ea0:	4b0a      	ldr	r3, [pc, #40]	; (404ecc <prvSampleTimeNow+0xb0>)
  404ea2:	4798      	blx	r3
  404ea4:	e7e3      	b.n	404e6e <prvSampleTimeNow+0x52>
	pxCurrentTimerList = pxOverflowTimerList;
  404ea6:	4a0a      	ldr	r2, [pc, #40]	; (404ed0 <prvSampleTimeNow+0xb4>)
  404ea8:	6810      	ldr	r0, [r2, #0]
  404eaa:	4906      	ldr	r1, [pc, #24]	; (404ec4 <prvSampleTimeNow+0xa8>)
  404eac:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
  404eae:	6013      	str	r3, [r2, #0]
		*pxTimerListsWereSwitched = pdTRUE;
  404eb0:	2301      	movs	r3, #1
  404eb2:	f8c8 3000 	str.w	r3, [r8]
  404eb6:	e7bf      	b.n	404e38 <prvSampleTimeNow+0x1c>
  404eb8:	0040440d 	.word	0x0040440d
  404ebc:	2040c3bc 	.word	0x2040c3bc
  404ec0:	00404dad 	.word	0x00404dad
  404ec4:	2040c38c 	.word	0x2040c38c
  404ec8:	004034c1 	.word	0x004034c1
  404ecc:	0040348d 	.word	0x0040348d
  404ed0:	2040c390 	.word	0x2040c390

00404ed4 <prvTimerTask>:
{
  404ed4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  404ed8:	b088      	sub	sp, #32
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  404eda:	4e75      	ldr	r6, [pc, #468]	; (4050b0 <prvTimerTask+0x1dc>)
	vTaskSuspendAll();
  404edc:	4f75      	ldr	r7, [pc, #468]	; (4050b4 <prvTimerTask+0x1e0>)
					portYIELD_WITHIN_API();
  404ede:	f8df 91fc 	ldr.w	r9, [pc, #508]	; 4050dc <prvTimerTask+0x208>
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  404ee2:	f8df 81fc 	ldr.w	r8, [pc, #508]	; 4050e0 <prvTimerTask+0x20c>
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
  404ee6:	6833      	ldr	r3, [r6, #0]
	if( *pxListWasEmpty == pdFALSE )
  404ee8:	681a      	ldr	r2, [r3, #0]
  404eea:	2a00      	cmp	r2, #0
  404eec:	f000 80ce 	beq.w	40508c <prvTimerTask+0x1b8>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
  404ef0:	68db      	ldr	r3, [r3, #12]
  404ef2:	681c      	ldr	r4, [r3, #0]
	vTaskSuspendAll();
  404ef4:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  404ef6:	a804      	add	r0, sp, #16
  404ef8:	4b6f      	ldr	r3, [pc, #444]	; (4050b8 <prvTimerTask+0x1e4>)
  404efa:	4798      	blx	r3
  404efc:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  404efe:	9b04      	ldr	r3, [sp, #16]
  404f00:	2b00      	cmp	r3, #0
  404f02:	d144      	bne.n	404f8e <prvTimerTask+0xba>
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
  404f04:	42a0      	cmp	r0, r4
  404f06:	d212      	bcs.n	404f2e <prvTimerTask+0x5a>
  404f08:	2200      	movs	r2, #0
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
  404f0a:	1b61      	subs	r1, r4, r5
  404f0c:	4b6b      	ldr	r3, [pc, #428]	; (4050bc <prvTimerTask+0x1e8>)
  404f0e:	6818      	ldr	r0, [r3, #0]
  404f10:	4b6b      	ldr	r3, [pc, #428]	; (4050c0 <prvTimerTask+0x1ec>)
  404f12:	4798      	blx	r3
				if( xTaskResumeAll() == pdFALSE )
  404f14:	4b6b      	ldr	r3, [pc, #428]	; (4050c4 <prvTimerTask+0x1f0>)
  404f16:	4798      	blx	r3
  404f18:	2800      	cmp	r0, #0
  404f1a:	d13a      	bne.n	404f92 <prvTimerTask+0xbe>
					portYIELD_WITHIN_API();
  404f1c:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
  404f20:	f8c9 3000 	str.w	r3, [r9]
  404f24:	f3bf 8f4f 	dsb	sy
  404f28:	f3bf 8f6f 	isb	sy
  404f2c:	e031      	b.n	404f92 <prvTimerTask+0xbe>
				( void ) xTaskResumeAll();
  404f2e:	4b65      	ldr	r3, [pc, #404]	; (4050c4 <prvTimerTask+0x1f0>)
  404f30:	4798      	blx	r3
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
  404f32:	6833      	ldr	r3, [r6, #0]
  404f34:	68db      	ldr	r3, [r3, #12]
  404f36:	f8d3 a00c 	ldr.w	sl, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  404f3a:	f10a 0004 	add.w	r0, sl, #4
  404f3e:	47c0      	blx	r8
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  404f40:	f8da 301c 	ldr.w	r3, [sl, #28]
  404f44:	2b01      	cmp	r3, #1
  404f46:	d004      	beq.n	404f52 <prvTimerTask+0x7e>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  404f48:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  404f4c:	4650      	mov	r0, sl
  404f4e:	4798      	blx	r3
  404f50:	e01f      	b.n	404f92 <prvTimerTask+0xbe>
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) == pdTRUE )
  404f52:	f8da 1018 	ldr.w	r1, [sl, #24]
  404f56:	4623      	mov	r3, r4
  404f58:	462a      	mov	r2, r5
  404f5a:	4421      	add	r1, r4
  404f5c:	4650      	mov	r0, sl
  404f5e:	4d5a      	ldr	r5, [pc, #360]	; (4050c8 <prvTimerTask+0x1f4>)
  404f60:	47a8      	blx	r5
  404f62:	2801      	cmp	r0, #1
  404f64:	d1f0      	bne.n	404f48 <prvTimerTask+0x74>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
  404f66:	2100      	movs	r1, #0
  404f68:	9100      	str	r1, [sp, #0]
  404f6a:	460b      	mov	r3, r1
  404f6c:	4622      	mov	r2, r4
  404f6e:	4650      	mov	r0, sl
  404f70:	4c56      	ldr	r4, [pc, #344]	; (4050cc <prvTimerTask+0x1f8>)
  404f72:	47a0      	blx	r4
			configASSERT( xResult );
  404f74:	2800      	cmp	r0, #0
  404f76:	d1e7      	bne.n	404f48 <prvTimerTask+0x74>
  404f78:	f04f 0380 	mov.w	r3, #128	; 0x80
  404f7c:	b672      	cpsid	i
  404f7e:	f383 8811 	msr	BASEPRI, r3
  404f82:	f3bf 8f6f 	isb	sy
  404f86:	f3bf 8f4f 	dsb	sy
  404f8a:	b662      	cpsie	i
  404f8c:	e7fe      	b.n	404f8c <prvTimerTask+0xb8>
			( void ) xTaskResumeAll();
  404f8e:	4b4d      	ldr	r3, [pc, #308]	; (4050c4 <prvTimerTask+0x1f0>)
  404f90:	4798      	blx	r3
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  404f92:	4d4a      	ldr	r5, [pc, #296]	; (4050bc <prvTimerTask+0x1e8>)
  404f94:	4c4e      	ldr	r4, [pc, #312]	; (4050d0 <prvTimerTask+0x1fc>)
  404f96:	e006      	b.n	404fa6 <prvTimerTask+0xd2>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
  404f98:	9907      	ldr	r1, [sp, #28]
  404f9a:	9806      	ldr	r0, [sp, #24]
  404f9c:	9b05      	ldr	r3, [sp, #20]
  404f9e:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
  404fa0:	9b04      	ldr	r3, [sp, #16]
  404fa2:	2b00      	cmp	r3, #0
  404fa4:	da09      	bge.n	404fba <prvTimerTask+0xe6>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
  404fa6:	2300      	movs	r3, #0
  404fa8:	461a      	mov	r2, r3
  404faa:	a904      	add	r1, sp, #16
  404fac:	6828      	ldr	r0, [r5, #0]
  404fae:	47a0      	blx	r4
  404fb0:	2800      	cmp	r0, #0
  404fb2:	d098      	beq.n	404ee6 <prvTimerTask+0x12>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
  404fb4:	9b04      	ldr	r3, [sp, #16]
  404fb6:	2b00      	cmp	r3, #0
  404fb8:	dbee      	blt.n	404f98 <prvTimerTask+0xc4>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
  404fba:	f8dd a018 	ldr.w	sl, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
  404fbe:	f8da 3014 	ldr.w	r3, [sl, #20]
  404fc2:	b113      	cbz	r3, 404fca <prvTimerTask+0xf6>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
  404fc4:	f10a 0004 	add.w	r0, sl, #4
  404fc8:	47c0      	blx	r8
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  404fca:	a803      	add	r0, sp, #12
  404fcc:	4b3a      	ldr	r3, [pc, #232]	; (4050b8 <prvTimerTask+0x1e4>)
  404fce:	4798      	blx	r3
			switch( xMessage.xMessageID )
  404fd0:	9b04      	ldr	r3, [sp, #16]
  404fd2:	2b09      	cmp	r3, #9
  404fd4:	d8e7      	bhi.n	404fa6 <prvTimerTask+0xd2>
  404fd6:	a201      	add	r2, pc, #4	; (adr r2, 404fdc <prvTimerTask+0x108>)
  404fd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  404fdc:	00405005 	.word	0x00405005
  404fe0:	00405005 	.word	0x00405005
  404fe4:	00405005 	.word	0x00405005
  404fe8:	00404fa7 	.word	0x00404fa7
  404fec:	00405059 	.word	0x00405059
  404ff0:	00405085 	.word	0x00405085
  404ff4:	00405005 	.word	0x00405005
  404ff8:	00405005 	.word	0x00405005
  404ffc:	00404fa7 	.word	0x00404fa7
  405000:	00405059 	.word	0x00405059
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) == pdTRUE )
  405004:	9c05      	ldr	r4, [sp, #20]
  405006:	f8da 1018 	ldr.w	r1, [sl, #24]
  40500a:	4623      	mov	r3, r4
  40500c:	4602      	mov	r2, r0
  40500e:	4421      	add	r1, r4
  405010:	4650      	mov	r0, sl
  405012:	4c2d      	ldr	r4, [pc, #180]	; (4050c8 <prvTimerTask+0x1f4>)
  405014:	47a0      	blx	r4
  405016:	2801      	cmp	r0, #1
  405018:	d1bc      	bne.n	404f94 <prvTimerTask+0xc0>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
  40501a:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
  40501e:	4650      	mov	r0, sl
  405020:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
  405022:	f8da 301c 	ldr.w	r3, [sl, #28]
  405026:	2b01      	cmp	r3, #1
  405028:	d1b4      	bne.n	404f94 <prvTimerTask+0xc0>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
  40502a:	f8da 2018 	ldr.w	r2, [sl, #24]
  40502e:	2100      	movs	r1, #0
  405030:	9100      	str	r1, [sp, #0]
  405032:	460b      	mov	r3, r1
  405034:	9805      	ldr	r0, [sp, #20]
  405036:	4402      	add	r2, r0
  405038:	4650      	mov	r0, sl
  40503a:	4c24      	ldr	r4, [pc, #144]	; (4050cc <prvTimerTask+0x1f8>)
  40503c:	47a0      	blx	r4
							configASSERT( xResult );
  40503e:	2800      	cmp	r0, #0
  405040:	d1a8      	bne.n	404f94 <prvTimerTask+0xc0>
  405042:	f04f 0380 	mov.w	r3, #128	; 0x80
  405046:	b672      	cpsid	i
  405048:	f383 8811 	msr	BASEPRI, r3
  40504c:	f3bf 8f6f 	isb	sy
  405050:	f3bf 8f4f 	dsb	sy
  405054:	b662      	cpsie	i
  405056:	e7fe      	b.n	405056 <prvTimerTask+0x182>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
  405058:	9905      	ldr	r1, [sp, #20]
  40505a:	f8ca 1018 	str.w	r1, [sl, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
  40505e:	b131      	cbz	r1, 40506e <prvTimerTask+0x19a>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
  405060:	4603      	mov	r3, r0
  405062:	4602      	mov	r2, r0
  405064:	4401      	add	r1, r0
  405066:	4650      	mov	r0, sl
  405068:	4c17      	ldr	r4, [pc, #92]	; (4050c8 <prvTimerTask+0x1f4>)
  40506a:	47a0      	blx	r4
  40506c:	e792      	b.n	404f94 <prvTimerTask+0xc0>
  40506e:	f04f 0380 	mov.w	r3, #128	; 0x80
  405072:	b672      	cpsid	i
  405074:	f383 8811 	msr	BASEPRI, r3
  405078:	f3bf 8f6f 	isb	sy
  40507c:	f3bf 8f4f 	dsb	sy
  405080:	b662      	cpsie	i
  405082:	e7fe      	b.n	405082 <prvTimerTask+0x1ae>
					vPortFree( pxTimer );
  405084:	4650      	mov	r0, sl
  405086:	4b13      	ldr	r3, [pc, #76]	; (4050d4 <prvTimerTask+0x200>)
  405088:	4798      	blx	r3
  40508a:	e783      	b.n	404f94 <prvTimerTask+0xc0>
	vTaskSuspendAll();
  40508c:	47b8      	blx	r7
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
  40508e:	a804      	add	r0, sp, #16
  405090:	4b09      	ldr	r3, [pc, #36]	; (4050b8 <prvTimerTask+0x1e4>)
  405092:	4798      	blx	r3
  405094:	4605      	mov	r5, r0
		if( xTimerListsWereSwitched == pdFALSE )
  405096:	9b04      	ldr	r3, [sp, #16]
  405098:	2b00      	cmp	r3, #0
  40509a:	f47f af78 	bne.w	404f8e <prvTimerTask+0xba>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
  40509e:	4b0e      	ldr	r3, [pc, #56]	; (4050d8 <prvTimerTask+0x204>)
  4050a0:	681b      	ldr	r3, [r3, #0]
  4050a2:	681a      	ldr	r2, [r3, #0]
  4050a4:	fab2 f282 	clz	r2, r2
  4050a8:	0952      	lsrs	r2, r2, #5
  4050aa:	2400      	movs	r4, #0
  4050ac:	e72d      	b.n	404f0a <prvTimerTask+0x36>
  4050ae:	bf00      	nop
  4050b0:	2040c38c 	.word	0x2040c38c
  4050b4:	004043fd 	.word	0x004043fd
  4050b8:	00404e1d 	.word	0x00404e1d
  4050bc:	2040c3c0 	.word	0x2040c3c0
  4050c0:	00404061 	.word	0x00404061
  4050c4:	00404565 	.word	0x00404565
  4050c8:	00404c85 	.word	0x00404c85
  4050cc:	00404dad 	.word	0x00404dad
  4050d0:	00403e5d 	.word	0x00403e5d
  4050d4:	00403871 	.word	0x00403871
  4050d8:	2040c390 	.word	0x2040c390
  4050dc:	e000ed04 	.word	0xe000ed04
  4050e0:	004034c1 	.word	0x004034c1

004050e4 <chip_isr>:

static tpfNmBspIsr gpfIsr;

static void chip_isr(uint32_t id, uint32_t mask)
{
	if ((id == CONF_WINC_SPI_INT_PIO_ID) && (mask == CONF_WINC_SPI_INT_MASK)) {
  4050e4:	2810      	cmp	r0, #16
  4050e6:	d108      	bne.n	4050fa <chip_isr+0x16>
  4050e8:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  4050ec:	d105      	bne.n	4050fa <chip_isr+0x16>
{
  4050ee:	b508      	push	{r3, lr}
		if (gpfIsr) {
  4050f0:	4b02      	ldr	r3, [pc, #8]	; (4050fc <chip_isr+0x18>)
  4050f2:	681b      	ldr	r3, [r3, #0]
  4050f4:	b103      	cbz	r3, 4050f8 <chip_isr+0x14>
			gpfIsr();
  4050f6:	4798      	blx	r3
  4050f8:	bd08      	pop	{r3, pc}
  4050fa:	4770      	bx	lr
  4050fc:	2040c3c4 	.word	0x2040c3c4

00405100 <nm_bsp_sleep>:
*	@param[IN]	u32TimeMsec
*				Time in milliseconds
*/
void nm_bsp_sleep(uint32 u32TimeMsec)
{
	while(u32TimeMsec--) {
  405100:	b150      	cbz	r0, 405118 <nm_bsp_sleep+0x18>
{
  405102:	b570      	push	{r4, r5, r6, lr}
  405104:	1e44      	subs	r4, r0, #1
		delay_ms(4);
  405106:	4e05      	ldr	r6, [pc, #20]	; (40511c <nm_bsp_sleep+0x1c>)
  405108:	4d05      	ldr	r5, [pc, #20]	; (405120 <nm_bsp_sleep+0x20>)
  40510a:	4630      	mov	r0, r6
  40510c:	47a8      	blx	r5
	while(u32TimeMsec--) {
  40510e:	3c01      	subs	r4, #1
  405110:	f1b4 3fff 	cmp.w	r4, #4294967295
  405114:	d1f9      	bne.n	40510a <nm_bsp_sleep+0xa>
  405116:	bd70      	pop	{r4, r5, r6, pc}
  405118:	4770      	bx	lr
  40511a:	bf00      	nop
  40511c:	00031635 	.word	0x00031635
  405120:	20400001 	.word	0x20400001

00405124 <nm_bsp_reset>:
{
  405124:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  405128:	4f09      	ldr	r7, [pc, #36]	; (405150 <nm_bsp_reset+0x2c>)
  40512a:	f44f 3800 	mov.w	r8, #131072	; 0x20000
  40512e:	f8c7 8034 	str.w	r8, [r7, #52]	; 0x34
  405132:	4d08      	ldr	r5, [pc, #32]	; (405154 <nm_bsp_reset+0x30>)
  405134:	2608      	movs	r6, #8
  405136:	636e      	str	r6, [r5, #52]	; 0x34
	nm_bsp_sleep(100);
  405138:	2064      	movs	r0, #100	; 0x64
  40513a:	4c07      	ldr	r4, [pc, #28]	; (405158 <nm_bsp_reset+0x34>)
  40513c:	47a0      	blx	r4
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40513e:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
	nm_bsp_sleep(100);
  405142:	2064      	movs	r0, #100	; 0x64
  405144:	47a0      	blx	r4
  405146:	632e      	str	r6, [r5, #48]	; 0x30
	nm_bsp_sleep(100);
  405148:	2064      	movs	r0, #100	; 0x64
  40514a:	47a0      	blx	r4
  40514c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405150:	400e1200 	.word	0x400e1200
  405154:	400e1000 	.word	0x400e1000
  405158:	00405101 	.word	0x00405101

0040515c <nm_bsp_init>:
{
  40515c:	b510      	push	{r4, lr}
	gpfIsr = NULL;
  40515e:	2200      	movs	r2, #0
  405160:	4b14      	ldr	r3, [pc, #80]	; (4051b4 <nm_bsp_init+0x58>)
  405162:	601a      	str	r2, [r3, #0]
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
	pmc_enable_periph_clk(ul_id);
  405164:	200a      	movs	r0, #10
  405166:	4c14      	ldr	r4, [pc, #80]	; (4051b8 <nm_bsp_init+0x5c>)
  405168:	47a0      	blx	r4
  40516a:	200b      	movs	r0, #11
  40516c:	47a0      	blx	r4
  40516e:	200c      	movs	r0, #12
  405170:	47a0      	blx	r4
  405172:	2010      	movs	r0, #16
  405174:	47a0      	blx	r4
  405176:	2011      	movs	r0, #17
  405178:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  40517a:	4b10      	ldr	r3, [pc, #64]	; (4051bc <nm_bsp_init+0x60>)
  40517c:	2208      	movs	r2, #8
  40517e:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  405180:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  405184:	631a      	str	r2, [r3, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  405186:	4a0e      	ldr	r2, [pc, #56]	; (4051c0 <nm_bsp_init+0x64>)
  405188:	f44f 3100 	mov.w	r1, #131072	; 0x20000
  40518c:	6111      	str	r1, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40518e:	f8c2 10a0 	str.w	r1, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  405192:	6311      	str	r1, [r2, #48]	; 0x30
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  405194:	2204      	movs	r2, #4
  405196:	611a      	str	r2, [r3, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  405198:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  40519c:	631a      	str	r2, [r3, #48]	; 0x30
    if (!(SysTick->CTRL & SysTick_CTRL_ENABLE_Msk && SysTick->CTRL & SysTick_CTRL_TICKINT_Msk)) {
  40519e:	4b09      	ldr	r3, [pc, #36]	; (4051c4 <nm_bsp_init+0x68>)
  4051a0:	681b      	ldr	r3, [r3, #0]
  4051a2:	f013 0f01 	tst.w	r3, #1
  4051a6:	d001      	beq.n	4051ac <nm_bsp_init+0x50>
  4051a8:	4b06      	ldr	r3, [pc, #24]	; (4051c4 <nm_bsp_init+0x68>)
  4051aa:	681b      	ldr	r3, [r3, #0]
	nm_bsp_reset();
  4051ac:	4b06      	ldr	r3, [pc, #24]	; (4051c8 <nm_bsp_init+0x6c>)
  4051ae:	4798      	blx	r3
}
  4051b0:	2000      	movs	r0, #0
  4051b2:	bd10      	pop	{r4, pc}
  4051b4:	2040c3c4 	.word	0x2040c3c4
  4051b8:	00408629 	.word	0x00408629
  4051bc:	400e1000 	.word	0x400e1000
  4051c0:	400e1200 	.word	0x400e1200
  4051c4:	e000e010 	.word	0xe000e010
  4051c8:	00405125 	.word	0x00405125

004051cc <nm_bsp_register_isr>:
*	@brief	Register interrupt service routine
*	@param[IN]	pfIsr
*				Pointer to ISR handler
*/
void nm_bsp_register_isr(tpfNmBspIsr pfIsr)
{
  4051cc:	b530      	push	{r4, r5, lr}
  4051ce:	b083      	sub	sp, #12
	gpfIsr = pfIsr;
  4051d0:	4b14      	ldr	r3, [pc, #80]	; (405224 <nm_bsp_register_isr+0x58>)
  4051d2:	6018      	str	r0, [r3, #0]

	/* Configure PGIO pin for interrupt from SPI slave, used when slave has data to send. */
	pmc_enable_periph_clk(CONF_WINC_SPI_INT_PIO_ID);
  4051d4:	2010      	movs	r0, #16
  4051d6:	4b14      	ldr	r3, [pc, #80]	; (405228 <nm_bsp_register_isr+0x5c>)
  4051d8:	4798      	blx	r3
	pio_configure_pin(CONF_WINC_SPI_INT_PIN, PIO_TYPE_PIO_INPUT);
  4051da:	f04f 5120 	mov.w	r1, #671088640	; 0x28000000
  4051de:	207c      	movs	r0, #124	; 0x7c
  4051e0:	4b12      	ldr	r3, [pc, #72]	; (40522c <nm_bsp_register_isr+0x60>)
  4051e2:	4798      	blx	r3
	pio_pull_up(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK, PIO_PULLUP);
  4051e4:	4c12      	ldr	r4, [pc, #72]	; (405230 <nm_bsp_register_isr+0x64>)
  4051e6:	2201      	movs	r2, #1
  4051e8:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4051ec:	4620      	mov	r0, r4
  4051ee:	4b11      	ldr	r3, [pc, #68]	; (405234 <nm_bsp_register_isr+0x68>)
  4051f0:	4798      	blx	r3
	/*Interrupt on falling edge*/
	pio_handler_set(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_PIO_ID,
  4051f2:	4b11      	ldr	r3, [pc, #68]	; (405238 <nm_bsp_register_isr+0x6c>)
  4051f4:	9300      	str	r3, [sp, #0]
  4051f6:	2351      	movs	r3, #81	; 0x51
  4051f8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  4051fc:	2110      	movs	r1, #16
  4051fe:	4620      	mov	r0, r4
  405200:	4d0e      	ldr	r5, [pc, #56]	; (40523c <nm_bsp_register_isr+0x70>)
  405202:	47a8      	blx	r5
	CONF_WINC_SPI_INT_MASK, PIO_PULLUP | PIO_IT_FALL_EDGE, chip_isr);
	pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  405204:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405208:	4620      	mov	r0, r4
  40520a:	4b0d      	ldr	r3, [pc, #52]	; (405240 <nm_bsp_register_isr+0x74>)
  40520c:	4798      	blx	r3
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  40520e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
  405212:	4b0c      	ldr	r3, [pc, #48]	; (405244 <nm_bsp_register_isr+0x78>)
  405214:	601a      	str	r2, [r3, #0]
	NVIC_EnableIRQ((IRQn_Type) CONF_WINC_SPI_INT_PIO_ID);
	pio_handler_set_priority(CONF_WINC_SPI_INT_PIO, (IRQn_Type)CONF_WINC_SPI_INT_PIO_ID,
  405216:	2200      	movs	r2, #0
  405218:	2110      	movs	r1, #16
  40521a:	4620      	mov	r0, r4
  40521c:	4b0a      	ldr	r3, [pc, #40]	; (405248 <nm_bsp_register_isr+0x7c>)
  40521e:	4798      	blx	r3
			CONF_WINC_SPI_INT_PRIORITY);
}
  405220:	b003      	add	sp, #12
  405222:	bd30      	pop	{r4, r5, pc}
  405224:	2040c3c4 	.word	0x2040c3c4
  405228:	00408629 	.word	0x00408629
  40522c:	00408231 	.word	0x00408231
  405230:	400e1400 	.word	0x400e1400
  405234:	004080ed 	.word	0x004080ed
  405238:	004050e5 	.word	0x004050e5
  40523c:	004083b1 	.word	0x004083b1
  405240:	00408221 	.word	0x00408221
  405244:	e000e100 	.word	0xe000e100
  405248:	00408485 	.word	0x00408485

0040524c <nm_bsp_interrupt_ctrl>:
*	@brief	Enable/Disable interrupts
*	@param[IN]	u8Enable
*				'0' disable interrupts. '1' enable interrupts
*/
void nm_bsp_interrupt_ctrl(uint8 u8Enable)
{
  40524c:	b508      	push	{r3, lr}
	if (u8Enable) {
  40524e:	b928      	cbnz	r0, 40525c <nm_bsp_interrupt_ctrl+0x10>
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
	}
	else {
		pio_disable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  405250:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405254:	4804      	ldr	r0, [pc, #16]	; (405268 <nm_bsp_interrupt_ctrl+0x1c>)
  405256:	4b05      	ldr	r3, [pc, #20]	; (40526c <nm_bsp_interrupt_ctrl+0x20>)
  405258:	4798      	blx	r3
  40525a:	bd08      	pop	{r3, pc}
		pio_enable_interrupt(CONF_WINC_SPI_INT_PIO, CONF_WINC_SPI_INT_MASK);
  40525c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  405260:	4801      	ldr	r0, [pc, #4]	; (405268 <nm_bsp_interrupt_ctrl+0x1c>)
  405262:	4b03      	ldr	r3, [pc, #12]	; (405270 <nm_bsp_interrupt_ctrl+0x24>)
  405264:	4798      	blx	r3
  405266:	bd08      	pop	{r3, pc}
  405268:	400e1400 	.word	0x400e1400
  40526c:	00408225 	.word	0x00408225
  405270:	00408221 	.word	0x00408221

00405274 <nm_bus_init>:
 *	@fn		nm_bus_init
 *	@brief	Initialize the bus wrapper
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 */
sint8 nm_bus_init(void *pvinit)
{
  405274:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		base->PIO_PUDR = mask;
  405276:	4c39      	ldr	r4, [pc, #228]	; (40535c <nm_bus_init+0xe8>)
  405278:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  40527c:	6621      	str	r1, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40527e:	f8c4 1090 	str.w	r1, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  405282:	6561      	str	r1, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  405284:	6261      	str	r1, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  405286:	f8c4 1080 	str.w	r1, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  40528a:	6f23      	ldr	r3, [r4, #112]	; 0x70
  40528c:	430b      	orrs	r3, r1
  40528e:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  405290:	6f63      	ldr	r3, [r4, #116]	; 0x74
  405292:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
  405296:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  405298:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  40529c:	6622      	str	r2, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  40529e:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4052a2:	6562      	str	r2, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4052a4:	6262      	str	r2, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4052a6:	f8c4 2080 	str.w	r2, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4052aa:	6f23      	ldr	r3, [r4, #112]	; 0x70
  4052ac:	4313      	orrs	r3, r2
  4052ae:	6723      	str	r3, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4052b0:	6f63      	ldr	r3, [r4, #116]	; 0x74
  4052b2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  4052b6:	6763      	str	r3, [r4, #116]	; 0x74
		base->PIO_PUDR = mask;
  4052b8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
  4052bc:	6623      	str	r3, [r4, #96]	; 0x60
		base->PIO_PPDDR = mask;
  4052be:	f8c4 3090 	str.w	r3, [r4, #144]	; 0x90
		base->PIO_MDDR = mask;
  4052c2:	6563      	str	r3, [r4, #84]	; 0x54
		base->PIO_IFDR = mask;
  4052c4:	6263      	str	r3, [r4, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4052c6:	f8c4 3080 	str.w	r3, [r4, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  4052ca:	6f20      	ldr	r0, [r4, #112]	; 0x70
  4052cc:	4318      	orrs	r0, r3
  4052ce:	6720      	str	r0, [r4, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4052d0:	6f60      	ldr	r0, [r4, #116]	; 0x74
  4052d2:	f420 0080 	bic.w	r0, r0, #4194304	; 0x400000
  4052d6:	6760      	str	r0, [r4, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  4052d8:	6061      	str	r1, [r4, #4]
  4052da:	6062      	str	r2, [r4, #4]
  4052dc:	6063      	str	r3, [r4, #4]
  4052de:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
  4052e2:	6066      	str	r6, [r4, #4]
	ioport_disable_pin(CONF_WINC_SPI_MOSI_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CLK_GPIO);
	ioport_disable_pin(CONF_WINC_SPI_CS_GPIO);
	
	/* disable CS control by peripheral */
	PIOD->PIO_PER = (1<<25);
  4052e4:	6026      	str	r6, [r4, #0]
	PIOD->PIO_OER = (1<<25);
  4052e6:	6126      	str	r6, [r4, #16]
	SPI_DEASSERT_CS();
  4052e8:	6326      	str	r6, [r4, #48]	; 0x30

	spi_enable_clock(CONF_WINC_SPI);
  4052ea:	4d1d      	ldr	r5, [pc, #116]	; (405360 <nm_bus_init+0xec>)
  4052ec:	4628      	mov	r0, r5
  4052ee:	4b1d      	ldr	r3, [pc, #116]	; (405364 <nm_bus_init+0xf0>)
  4052f0:	4798      	blx	r3
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable(Spi *p_spi)
{
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  4052f2:	2302      	movs	r3, #2
  4052f4:	602b      	str	r3, [r5, #0]
	p_spi->SPI_CR = SPI_CR_SWRST;
  4052f6:	2380      	movs	r3, #128	; 0x80
  4052f8:	602b      	str	r3, [r5, #0]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_set_master_mode(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MSTR;
  4052fa:	686b      	ldr	r3, [r5, #4]
  4052fc:	f043 0301 	orr.w	r3, r3, #1
  405300:	606b      	str	r3, [r5, #4]
 *
 * \param p_spi Pointer to an SPI instance.
 */
static inline void spi_disable_mode_fault_detect(Spi *p_spi)
{
	p_spi->SPI_MR |= SPI_MR_MODFDIS;
  405302:	686b      	ldr	r3, [r5, #4]
  405304:	f043 0310 	orr.w	r3, r3, #16
  405308:	606b      	str	r3, [r5, #4]
	spi_disable(CONF_WINC_SPI);
	spi_reset(CONF_WINC_SPI);
	spi_set_master_mode(CONF_WINC_SPI);
	spi_disable_mode_fault_detect(CONF_WINC_SPI);
	spi_set_peripheral_chip_select_value(CONF_WINC_SPI, CONF_WINC_SPI_NPCS);
  40530a:	2101      	movs	r1, #1
  40530c:	4628      	mov	r0, r5
  40530e:	4b16      	ldr	r3, [pc, #88]	; (405368 <nm_bus_init+0xf4>)
  405310:	4798      	blx	r3
	spi_set_clock_polarity(CONF_WINC_SPI,
  405312:	2200      	movs	r2, #0
  405314:	2101      	movs	r1, #1
  405316:	4628      	mov	r0, r5
  405318:	4b14      	ldr	r3, [pc, #80]	; (40536c <nm_bus_init+0xf8>)
  40531a:	4798      	blx	r3
			CONF_WINC_SPI_NPCS, CONF_WINC_SPI_POL);
	spi_set_clock_phase(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_PHA);
  40531c:	2201      	movs	r2, #1
  40531e:	4611      	mov	r1, r2
  405320:	4628      	mov	r0, r5
  405322:	4b13      	ldr	r3, [pc, #76]	; (405370 <nm_bus_init+0xfc>)
  405324:	4798      	blx	r3
	spi_set_bits_per_transfer(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, SPI_CSR_BITS_8_BIT);
  405326:	2200      	movs	r2, #0
  405328:	2101      	movs	r1, #1
  40532a:	4628      	mov	r0, r5
  40532c:	4b11      	ldr	r3, [pc, #68]	; (405374 <nm_bus_init+0x100>)
  40532e:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
			spi_calc_baudrate_div(CONF_WINC_SPI_CLOCK, sysclk_get_cpu_hz()));
  405330:	4911      	ldr	r1, [pc, #68]	; (405378 <nm_bus_init+0x104>)
  405332:	4812      	ldr	r0, [pc, #72]	; (40537c <nm_bus_init+0x108>)
  405334:	4b12      	ldr	r3, [pc, #72]	; (405380 <nm_bus_init+0x10c>)
  405336:	4798      	blx	r3
	spi_set_baudrate_div(CONF_WINC_SPI, CONF_WINC_SPI_NPCS,
  405338:	b2c2      	uxtb	r2, r0
  40533a:	2101      	movs	r1, #1
  40533c:	4628      	mov	r0, r5
  40533e:	4b11      	ldr	r3, [pc, #68]	; (405384 <nm_bus_init+0x110>)
  405340:	4798      	blx	r3
	spi_set_transfer_delay(CONF_WINC_SPI, CONF_WINC_SPI_NPCS, CONF_WINC_SPI_DLYBS,
  405342:	2300      	movs	r3, #0
  405344:	461a      	mov	r2, r3
  405346:	2101      	movs	r1, #1
  405348:	4628      	mov	r0, r5
  40534a:	4f0f      	ldr	r7, [pc, #60]	; (405388 <nm_bus_init+0x114>)
  40534c:	47b8      	blx	r7
	p_spi->SPI_CR = SPI_CR_SPIEN;
  40534e:	2301      	movs	r3, #1
  405350:	602b      	str	r3, [r5, #0]
			CONF_WINC_SPI_DLYBCT);
	spi_enable(CONF_WINC_SPI);
	
	SPI_DEASSERT_CS();
  405352:	6326      	str	r6, [r4, #48]	; 0x30
	nm_bsp_reset();
  405354:	4b0d      	ldr	r3, [pc, #52]	; (40538c <nm_bus_init+0x118>)
  405356:	4798      	blx	r3
#endif
	return result;
}
  405358:	2000      	movs	r0, #0
  40535a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40535c:	400e1400 	.word	0x400e1400
  405360:	40008000 	.word	0x40008000
  405364:	0040867d 	.word	0x0040867d
  405368:	004086a9 	.word	0x004086a9
  40536c:	00408723 	.word	0x00408723
  405370:	00408741 	.word	0x00408741
  405374:	0040875f 	.word	0x0040875f
  405378:	11e1a300 	.word	0x11e1a300
  40537c:	02dc6c00 	.word	0x02dc6c00
  405380:	00408773 	.word	0x00408773
  405384:	00408789 	.word	0x00408789
  405388:	004087b1 	.word	0x004087b1
  40538c:	00405125 	.word	0x00405125

00405390 <nm_bus_ioctl>:
 *					Arbitrary parameter depenging on IOCTL
 *	@return	M2M_SUCCESS in case of success and M2M_ERR_BUS_FAIL in case of failure
 *	@note	For SPI only, it's important to be able to send/receive at the same time
 */
sint8 nm_bus_ioctl(uint8 u8Cmd, void* pvParameter)
{
  405390:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405394:	b083      	sub	sp, #12
	sint8 s8Ret = 0;
	switch(u8Cmd)
  405396:	2803      	cmp	r0, #3
  405398:	d144      	bne.n	405424 <nm_bus_ioctl+0x94>
		}
		break;
#elif CONF_WINC_USE_SPI
		case NM_BUS_IOCTL_RW: {
			tstrNmSpiRw *pstrParam = (tstrNmSpiRw *)pvParameter;
			s8Ret = spi_rw(pstrParam->pu8InBuf, pstrParam->pu8OutBuf, pstrParam->u16Sz);
  40539a:	680e      	ldr	r6, [r1, #0]
  40539c:	684d      	ldr	r5, [r1, #4]
  40539e:	890c      	ldrh	r4, [r1, #8]
	uint8 u8Dummy = 0;
  4053a0:	2300      	movs	r3, #0
  4053a2:	f88d 3004 	strb.w	r3, [sp, #4]
	uint16_t rxd_data = 0;
  4053a6:	f8ad 3006 	strh.w	r3, [sp, #6]
	if (!pu8Mosi) {
  4053aa:	b186      	cbz	r6, 4053ce <nm_bus_ioctl+0x3e>
	else if(!pu8Miso) {
  4053ac:	2d00      	cmp	r5, #0
  4053ae:	d136      	bne.n	40541e <nm_bus_ioctl+0x8e>
		u8SkipMiso = 1;
  4053b0:	f04f 0801 	mov.w	r8, #1
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  4053b4:	4699      	mov	r9, r3
		pu8Miso = &u8Dummy;
  4053b6:	ad01      	add	r5, sp, #4
	SPI_ASSERT_CS();
  4053b8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  4053bc:	4b20      	ldr	r3, [pc, #128]	; (405440 <nm_bus_ioctl+0xb0>)
  4053be:	635a      	str	r2, [r3, #52]	; 0x34
	while (u16Sz) {
  4053c0:	b32c      	cbz	r4, 40540e <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  4053c2:	4f20      	ldr	r7, [pc, #128]	; (405444 <nm_bus_ioctl+0xb4>)
  4053c4:	f8df b094 	ldr.w	fp, [pc, #148]	; 40545c <nm_bus_ioctl+0xcc>
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  4053c8:	f8df a094 	ldr.w	sl, [pc, #148]	; 405460 <nm_bus_ioctl+0xd0>
  4053cc:	e006      	b.n	4053dc <nm_bus_ioctl+0x4c>
	uint8 u8SkipMosi = 0, u8SkipMiso = 0;
  4053ce:	f04f 0800 	mov.w	r8, #0
		u8SkipMosi = 1;
  4053d2:	f04f 0901 	mov.w	r9, #1
		pu8Mosi = &u8Dummy;
  4053d6:	ae01      	add	r6, sp, #4
  4053d8:	e7ee      	b.n	4053b8 <nm_bus_ioctl+0x28>
	while (u16Sz) {
  4053da:	b1c4      	cbz	r4, 40540e <nm_bus_ioctl+0x7e>
		spi_write(CONF_WINC_SPI, txd_data, 0, 0);
  4053dc:	2300      	movs	r3, #0
  4053de:	461a      	mov	r2, r3
  4053e0:	7831      	ldrb	r1, [r6, #0]
  4053e2:	4638      	mov	r0, r7
  4053e4:	47d8      	blx	fp
		spi_read(CONF_WINC_SPI, &rxd_data, &uc_pcs);
  4053e6:	f10d 0205 	add.w	r2, sp, #5
  4053ea:	f10d 0106 	add.w	r1, sp, #6
  4053ee:	4638      	mov	r0, r7
  4053f0:	47d0      	blx	sl
		*pu8Miso = rxd_data;
  4053f2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4053f6:	702b      	strb	r3, [r5, #0]
		u16Sz--;
  4053f8:	3c01      	subs	r4, #1
  4053fa:	b2a4      	uxth	r4, r4
		if (!u8SkipMiso)
  4053fc:	f1b8 0f00 	cmp.w	r8, #0
  405400:	d100      	bne.n	405404 <nm_bus_ioctl+0x74>
			pu8Miso++;
  405402:	3501      	adds	r5, #1
		if (!u8SkipMosi)
  405404:	f1b9 0f00 	cmp.w	r9, #0
  405408:	d1e7      	bne.n	4053da <nm_bus_ioctl+0x4a>
			pu8Mosi++;
  40540a:	3601      	adds	r6, #1
  40540c:	e7e5      	b.n	4053da <nm_bus_ioctl+0x4a>
	SPI_DEASSERT_CS();
  40540e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  405412:	4b0b      	ldr	r3, [pc, #44]	; (405440 <nm_bus_ioctl+0xb0>)
  405414:	631a      	str	r2, [r3, #48]	; 0x30
	return M2M_SUCCESS;
  405416:	2000      	movs	r0, #0
			M2M_ERR("Invalid IOCTL command!\n");
			break;
	}

	return s8Ret;
}
  405418:	b003      	add	sp, #12
  40541a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		return M2M_ERR_BUS_FAIL;
  40541e:	f06f 0005 	mvn.w	r0, #5
		break;
  405422:	e7f9      	b.n	405418 <nm_bus_ioctl+0x88>
			M2M_ERR("Invalid IOCTL command!\n");
  405424:	f240 121f 	movw	r2, #287	; 0x11f
  405428:	4907      	ldr	r1, [pc, #28]	; (405448 <nm_bus_ioctl+0xb8>)
  40542a:	4808      	ldr	r0, [pc, #32]	; (40544c <nm_bus_ioctl+0xbc>)
  40542c:	4c08      	ldr	r4, [pc, #32]	; (405450 <nm_bus_ioctl+0xc0>)
  40542e:	47a0      	blx	r4
  405430:	4808      	ldr	r0, [pc, #32]	; (405454 <nm_bus_ioctl+0xc4>)
  405432:	47a0      	blx	r4
  405434:	4808      	ldr	r0, [pc, #32]	; (405458 <nm_bus_ioctl+0xc8>)
  405436:	47a0      	blx	r4
			s8Ret = -1;
  405438:	f04f 30ff 	mov.w	r0, #4294967295
			break;
  40543c:	e7ec      	b.n	405418 <nm_bus_ioctl+0x88>
  40543e:	bf00      	nop
  405440:	400e1400 	.word	0x400e1400
  405444:	40008000 	.word	0x40008000
  405448:	00410e34 	.word	0x00410e34
  40544c:	00410e44 	.word	0x00410e44
  405450:	0040992d 	.word	0x0040992d
  405454:	00410e58 	.word	0x00410e58
  405458:	00411b88 	.word	0x00411b88
  40545c:	004086ef 	.word	0x004086ef
  405460:	004086bf 	.word	0x004086bf

00405464 <nm_bus_deinit>:
	p_spi->SPI_CR = SPI_CR_SPIDIS;
  405464:	2202      	movs	r2, #2
  405466:	4b0e      	ldr	r3, [pc, #56]	; (4054a0 <nm_bus_deinit+0x3c>)
  405468:	601a      	str	r2, [r3, #0]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40546a:	f503 2359 	add.w	r3, r3, #888832	; 0xd9000
  40546e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
  405472:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  405476:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  405478:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40547c:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
  405480:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  405482:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  405486:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
  40548a:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  40548c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  405490:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
  405494:	615a      	str	r2, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  405496:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	ioport_set_pin_dir(CONF_WINC_SPI_MOSI_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_MISO_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CLK_GPIO, IOPORT_DIR_INPUT);
	ioport_set_pin_dir(CONF_WINC_SPI_CS_GPIO, IOPORT_DIR_INPUT);
	return M2M_SUCCESS;
}
  40549a:	2000      	movs	r0, #0
  40549c:	4770      	bx	lr
  40549e:	bf00      	nop
  4054a0:	40008000 	.word	0x40008000

004054a4 <m2m_memcpy>:
 */
#include "common/include/nm_common.h"

void m2m_memcpy(uint8* pDst,uint8* pSrc,uint32 sz)
{
	if(sz == 0) return;
  4054a4:	b13a      	cbz	r2, 4054b6 <m2m_memcpy+0x12>
  4054a6:	3901      	subs	r1, #1
  4054a8:	1882      	adds	r2, r0, r2
	do
	{
		*pDst = *pSrc;
  4054aa:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  4054ae:	f800 3b01 	strb.w	r3, [r0], #1
		pDst++;
		pSrc++;
	}while(--sz);
  4054b2:	4290      	cmp	r0, r2
  4054b4:	d1f9      	bne.n	4054aa <m2m_memcpy+0x6>
  4054b6:	4770      	bx	lr

004054b8 <m2m_memset>:
	return cs;
}

void m2m_memset(uint8* pBuf,uint8 val,uint32 sz)
{
	if(sz == 0) return;
  4054b8:	b122      	cbz	r2, 4054c4 <m2m_memset+0xc>
  4054ba:	1882      	adds	r2, r0, r2
	do
	{
		*pBuf = val;
  4054bc:	f800 1b01 	strb.w	r1, [r0], #1
		pBuf++;
	}while(--sz);
  4054c0:	4290      	cmp	r0, r2
  4054c2:	d1fb      	bne.n	4054bc <m2m_memset+0x4>
  4054c4:	4770      	bx	lr

004054c6 <m2m_strlen>:
}

uint16 m2m_strlen(uint8 * pcStr)
{
	uint16	u16StrLen = 0;
	while(*pcStr)
  4054c6:	7803      	ldrb	r3, [r0, #0]
  4054c8:	b143      	cbz	r3, 4054dc <m2m_strlen+0x16>
  4054ca:	2300      	movs	r3, #0
	{
		u16StrLen ++;
  4054cc:	3301      	adds	r3, #1
  4054ce:	b29b      	uxth	r3, r3
	while(*pcStr)
  4054d0:	f810 2f01 	ldrb.w	r2, [r0, #1]!
  4054d4:	2a00      	cmp	r2, #0
  4054d6:	d1f9      	bne.n	4054cc <m2m_strlen+0x6>
		pcStr++;
	}
	return u16StrLen;
}
  4054d8:	4618      	mov	r0, r3
  4054da:	4770      	bx	lr
	uint16	u16StrLen = 0;
  4054dc:	2300      	movs	r3, #0
  4054de:	e7fb      	b.n	4054d8 <m2m_strlen+0x12>

004054e0 <isr>:
tpfHifCallBack pfHifCb = NULL;
tpfHifCallBack pfCryptoCb = NULL;

static void isr(void)
{
	gu8Interrupt++;
  4054e0:	4a02      	ldr	r2, [pc, #8]	; (4054ec <isr+0xc>)
  4054e2:	7813      	ldrb	r3, [r2, #0]
  4054e4:	3301      	adds	r3, #1
  4054e6:	b2db      	uxtb	r3, r3
  4054e8:	7013      	strb	r3, [r2, #0]
  4054ea:	4770      	bx	lr
  4054ec:	2040c3cb 	.word	0x2040c3cb

004054f0 <m2m_hif_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_hif_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  4054f0:	4770      	bx	lr
	...

004054f4 <hif_set_rx_done>:
{
  4054f4:	b500      	push	{lr}
  4054f6:	b083      	sub	sp, #12
	nm_bsp_interrupt_ctrl(1);
  4054f8:	2001      	movs	r0, #1
  4054fa:	4b0b      	ldr	r3, [pc, #44]	; (405528 <hif_set_rx_done+0x34>)
  4054fc:	4798      	blx	r3
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  4054fe:	a901      	add	r1, sp, #4
  405500:	f241 0070 	movw	r0, #4208	; 0x1070
  405504:	4b09      	ldr	r3, [pc, #36]	; (40552c <hif_set_rx_done+0x38>)
  405506:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  405508:	4603      	mov	r3, r0
  40550a:	b118      	cbz	r0, 405514 <hif_set_rx_done+0x20>
}
  40550c:	4618      	mov	r0, r3
  40550e:	b003      	add	sp, #12
  405510:	f85d fb04 	ldr.w	pc, [sp], #4
	reg |= (1<<1);
  405514:	9901      	ldr	r1, [sp, #4]
  405516:	f041 0102 	orr.w	r1, r1, #2
  40551a:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  40551c:	f241 0070 	movw	r0, #4208	; 0x1070
  405520:	4b03      	ldr	r3, [pc, #12]	; (405530 <hif_set_rx_done+0x3c>)
  405522:	4798      	blx	r3
  405524:	4603      	mov	r3, r0
  405526:	e7f1      	b.n	40550c <hif_set_rx_done+0x18>
  405528:	0040524d 	.word	0x0040524d
  40552c:	00406811 	.word	0x00406811
  405530:	0040681d 	.word	0x0040681d

00405534 <hif_chip_wake>:
*	@brief	To Wakeup the chip.
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_chip_wake(void)
{
  405534:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	if(gu8ChipSleep == 0)
  405536:	4b12      	ldr	r3, [pc, #72]	; (405580 <hif_chip_wake+0x4c>)
  405538:	781b      	ldrb	r3, [r3, #0]
  40553a:	b94b      	cbnz	r3, 405550 <hif_chip_wake+0x1c>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  40553c:	4b11      	ldr	r3, [pc, #68]	; (405584 <hif_chip_wake+0x50>)
  40553e:	781b      	ldrb	r3, [r3, #0]
  405540:	b2db      	uxtb	r3, r3
  405542:	2b03      	cmp	r3, #3
  405544:	d00c      	beq.n	405560 <hif_chip_wake+0x2c>
  405546:	4b0f      	ldr	r3, [pc, #60]	; (405584 <hif_chip_wake+0x50>)
  405548:	781b      	ldrb	r3, [r3, #0]
  40554a:	b2db      	uxtb	r3, r3
  40554c:	2b04      	cmp	r3, #4
  40554e:	d007      	beq.n	405560 <hif_chip_wake+0x2c>
		}
		else
		{
		}
	}
	gu8ChipSleep++;
  405550:	4a0b      	ldr	r2, [pc, #44]	; (405580 <hif_chip_wake+0x4c>)
  405552:	7813      	ldrb	r3, [r2, #0]
  405554:	3301      	adds	r3, #1
  405556:	b2db      	uxtb	r3, r3
  405558:	7013      	strb	r3, [r2, #0]
  40555a:	2300      	movs	r3, #0
ERR1:
	return ret;
}
  40555c:	4618      	mov	r0, r3
  40555e:	bd08      	pop	{r3, pc}
			ret = nm_clkless_wake();
  405560:	4b09      	ldr	r3, [pc, #36]	; (405588 <hif_chip_wake+0x54>)
  405562:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  405564:	4603      	mov	r3, r0
  405566:	2800      	cmp	r0, #0
  405568:	d1f8      	bne.n	40555c <hif_chip_wake+0x28>
			ret = nm_write_reg(WAKE_REG, WAKE_VALUE);
  40556a:	f245 6178 	movw	r1, #22136	; 0x5678
  40556e:	f241 0074 	movw	r0, #4212	; 0x1074
  405572:	4b06      	ldr	r3, [pc, #24]	; (40558c <hif_chip_wake+0x58>)
  405574:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  405576:	4603      	mov	r3, r0
  405578:	2800      	cmp	r0, #0
  40557a:	d0e9      	beq.n	405550 <hif_chip_wake+0x1c>
  40557c:	e7ee      	b.n	40555c <hif_chip_wake+0x28>
  40557e:	bf00      	nop
  405580:	2040c3c9 	.word	0x2040c3c9
  405584:	2040c3c8 	.word	0x2040c3c8
  405588:	00406381 	.word	0x00406381
  40558c:	0040681d 	.word	0x0040681d

00405590 <hif_chip_sleep>:

sint8 hif_chip_sleep(void)
{
	sint8 ret = M2M_SUCCESS;

	if(gu8ChipSleep >= 1)
  405590:	4b1e      	ldr	r3, [pc, #120]	; (40560c <hif_chip_sleep+0x7c>)
  405592:	781b      	ldrb	r3, [r3, #0]
  405594:	b123      	cbz	r3, 4055a0 <hif_chip_sleep+0x10>
	{
		gu8ChipSleep--;
  405596:	4a1d      	ldr	r2, [pc, #116]	; (40560c <hif_chip_sleep+0x7c>)
  405598:	7813      	ldrb	r3, [r2, #0]
  40559a:	3b01      	subs	r3, #1
  40559c:	b2db      	uxtb	r3, r3
  40559e:	7013      	strb	r3, [r2, #0]
	}
	
	if(gu8ChipSleep == 0)
  4055a0:	4b1a      	ldr	r3, [pc, #104]	; (40560c <hif_chip_sleep+0x7c>)
  4055a2:	781b      	ldrb	r3, [r3, #0]
  4055a4:	2b00      	cmp	r3, #0
  4055a6:	d12e      	bne.n	405606 <hif_chip_sleep+0x76>
	{
		if((gu8ChipMode == M2M_PS_DEEP_AUTOMATIC)||(gu8ChipMode == M2M_PS_MANUAL))
  4055a8:	4b19      	ldr	r3, [pc, #100]	; (405610 <hif_chip_sleep+0x80>)
  4055aa:	781b      	ldrb	r3, [r3, #0]
  4055ac:	b2db      	uxtb	r3, r3
  4055ae:	2b03      	cmp	r3, #3
  4055b0:	d006      	beq.n	4055c0 <hif_chip_sleep+0x30>
  4055b2:	4b17      	ldr	r3, [pc, #92]	; (405610 <hif_chip_sleep+0x80>)
  4055b4:	781b      	ldrb	r3, [r3, #0]
  4055b6:	b2db      	uxtb	r3, r3
  4055b8:	2b04      	cmp	r3, #4
  4055ba:	d001      	beq.n	4055c0 <hif_chip_sleep+0x30>
	sint8 ret = M2M_SUCCESS;
  4055bc:	2300      	movs	r3, #0
  4055be:	e023      	b.n	405608 <hif_chip_sleep+0x78>
{
  4055c0:	b500      	push	{lr}
  4055c2:	b083      	sub	sp, #12
		{
			uint32 reg = 0;
  4055c4:	2300      	movs	r3, #0
  4055c6:	9301      	str	r3, [sp, #4]
			ret = nm_write_reg(WAKE_REG, SLEEP_VALUE);
  4055c8:	f244 3121 	movw	r1, #17185	; 0x4321
  4055cc:	f241 0074 	movw	r0, #4212	; 0x1074
  4055d0:	4b10      	ldr	r3, [pc, #64]	; (405614 <hif_chip_sleep+0x84>)
  4055d2:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4055d4:	4603      	mov	r3, r0
  4055d6:	b118      	cbz	r0, 4055e0 <hif_chip_sleep+0x50>
		{
		}
	}
ERR1:
	return ret;
}
  4055d8:	4618      	mov	r0, r3
  4055da:	b003      	add	sp, #12
  4055dc:	f85d fb04 	ldr.w	pc, [sp], #4
			ret = nm_read_reg_with_ret(0x1, &reg);
  4055e0:	a901      	add	r1, sp, #4
  4055e2:	2001      	movs	r0, #1
  4055e4:	4b0c      	ldr	r3, [pc, #48]	; (405618 <hif_chip_sleep+0x88>)
  4055e6:	4798      	blx	r3
			if(ret != M2M_SUCCESS)goto ERR1;
  4055e8:	4603      	mov	r3, r0
  4055ea:	2800      	cmp	r0, #0
  4055ec:	d1f4      	bne.n	4055d8 <hif_chip_sleep+0x48>
			if(reg&0x2)
  4055ee:	9901      	ldr	r1, [sp, #4]
  4055f0:	f011 0f02 	tst.w	r1, #2
  4055f4:	d0f0      	beq.n	4055d8 <hif_chip_sleep+0x48>
				reg &=~(1 << 1);
  4055f6:	f021 0102 	bic.w	r1, r1, #2
  4055fa:	9101      	str	r1, [sp, #4]
				ret = nm_write_reg(0x1, reg);
  4055fc:	2001      	movs	r0, #1
  4055fe:	4b05      	ldr	r3, [pc, #20]	; (405614 <hif_chip_sleep+0x84>)
  405600:	4798      	blx	r3
  405602:	4603      	mov	r3, r0
  405604:	e7e8      	b.n	4055d8 <hif_chip_sleep+0x48>
	sint8 ret = M2M_SUCCESS;
  405606:	2300      	movs	r3, #0
}
  405608:	4618      	mov	r0, r3
  40560a:	4770      	bx	lr
  40560c:	2040c3c9 	.word	0x2040c3c9
  405610:	2040c3c8 	.word	0x2040c3c8
  405614:	0040681d 	.word	0x0040681d
  405618:	00406811 	.word	0x00406811

0040561c <hif_send>:
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_send(uint8 u8Gid,uint8 u8Opcode,uint8 *pu8CtrlBuf,uint16 u16CtrlBufSize,
			   uint8 *pu8DataBuf,uint16 u16DataSize, uint16 u16DataOffset)
{
  40561c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  405620:	b087      	sub	sp, #28
  405622:	4607      	mov	r7, r0
  405624:	4688      	mov	r8, r1
  405626:	4692      	mov	sl, r2
  405628:	4699      	mov	r9, r3
  40562a:	9c10      	ldr	r4, [sp, #64]	; 0x40
  40562c:	f8bd 6044 	ldrh.w	r6, [sp, #68]	; 0x44
  405630:	f8bd 5048 	ldrh.w	r5, [sp, #72]	; 0x48
	sint8		ret = M2M_ERR_SEND;
	volatile tstrHifHdr	strHif;

	strHif.u8Opcode		= u8Opcode&(~NBIT7);
  405634:	f001 037f 	and.w	r3, r1, #127	; 0x7f
  405638:	f88d 3015 	strb.w	r3, [sp, #21]
	strHif.u8Gid		= u8Gid;
  40563c:	f88d 0014 	strb.w	r0, [sp, #20]
	strHif.u16Length	= M2M_HIF_HDR_OFFSET;
  405640:	2308      	movs	r3, #8
  405642:	f8ad 3016 	strh.w	r3, [sp, #22]
	if(pu8DataBuf != NULL)
  405646:	2c00      	cmp	r4, #0
  405648:	f000 809f 	beq.w	40578a <hif_send+0x16e>
	{
		strHif.u16Length += u16DataOffset + u16DataSize;
  40564c:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  405650:	fa16 f383 	uxtah	r3, r6, r3
  405654:	442b      	add	r3, r5
  405656:	b29b      	uxth	r3, r3
  405658:	f8ad 3016 	strh.w	r3, [sp, #22]
	}
	else
	{
		strHif.u16Length += u16CtrlBufSize;
	}
	ret = hif_chip_wake();
  40565c:	4b5c      	ldr	r3, [pc, #368]	; (4057d0 <hif_send+0x1b4>)
  40565e:	4798      	blx	r3
	if(ret == M2M_SUCCESS)
  405660:	4683      	mov	fp, r0
  405662:	2800      	cmp	r0, #0
  405664:	f040 80a2 	bne.w	4057ac <hif_send+0x190>
	{
		volatile uint32 reg, dma_addr = 0;
  405668:	2300      	movs	r3, #0
  40566a:	9303      	str	r3, [sp, #12]
		volatile uint16 cnt = 0;
  40566c:	f8ad 3006 	strh.w	r3, [sp, #6]

		reg = 0UL;
  405670:	9302      	str	r3, [sp, #8]
		reg |= (uint32)u8Gid;
  405672:	9b02      	ldr	r3, [sp, #8]
  405674:	431f      	orrs	r7, r3
  405676:	9702      	str	r7, [sp, #8]
		reg |= ((uint32)u8Opcode<<8);
  405678:	9b02      	ldr	r3, [sp, #8]
  40567a:	ea43 2308 	orr.w	r3, r3, r8, lsl #8
  40567e:	9302      	str	r3, [sp, #8]
		reg |= ((uint32)strHif.u16Length<<16);
  405680:	f8bd 2016 	ldrh.w	r2, [sp, #22]
  405684:	9b02      	ldr	r3, [sp, #8]
  405686:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40568a:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(NMI_STATE_REG,reg);
  40568c:	9902      	ldr	r1, [sp, #8]
  40568e:	f241 008c 	movw	r0, #4236	; 0x108c
  405692:	4b50      	ldr	r3, [pc, #320]	; (4057d4 <hif_send+0x1b8>)
  405694:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  405696:	4683      	mov	fp, r0
  405698:	2800      	cmp	r0, #0
  40569a:	f040 8091 	bne.w	4057c0 <hif_send+0x1a4>


		reg = 0;
  40569e:	2300      	movs	r3, #0
  4056a0:	9302      	str	r3, [sp, #8]
		reg |= (1<<1);
  4056a2:	9b02      	ldr	r3, [sp, #8]
  4056a4:	f043 0302 	orr.w	r3, r3, #2
  4056a8:	9302      	str	r3, [sp, #8]
		ret = nm_write_reg(WIFI_HOST_RCV_CTRL_2, reg);
  4056aa:	9902      	ldr	r1, [sp, #8]
  4056ac:	f241 0078 	movw	r0, #4216	; 0x1078
  4056b0:	4b48      	ldr	r3, [pc, #288]	; (4057d4 <hif_send+0x1b8>)
  4056b2:	4798      	blx	r3
		if(M2M_SUCCESS != ret) goto ERR1;
  4056b4:	4683      	mov	fp, r0
  4056b6:	2800      	cmp	r0, #0
  4056b8:	f040 8082 	bne.w	4057c0 <hif_send+0x1a4>
		dma_addr = 0;
  4056bc:	2300      	movs	r3, #0
  4056be:	9303      	str	r3, [sp, #12]

		//nm_bsp_interrupt_ctrl(0);

		for(cnt = 0; cnt < 1000; cnt ++)
  4056c0:	f8ad 3006 	strh.w	r3, [sp, #6]
  4056c4:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4056c8:	b29b      	uxth	r3, r3
  4056ca:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4056ce:	d216      	bcs.n	4056fe <hif_send+0xe2>
		{
			ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_2,(uint32 *)&reg);
  4056d0:	f241 0878 	movw	r8, #4216	; 0x1078
  4056d4:	4f40      	ldr	r7, [pc, #256]	; (4057d8 <hif_send+0x1bc>)
  4056d6:	a902      	add	r1, sp, #8
  4056d8:	4640      	mov	r0, r8
  4056da:	47b8      	blx	r7
			if(ret != M2M_SUCCESS) break;
  4056dc:	b978      	cbnz	r0, 4056fe <hif_send+0xe2>
			if (!(reg & 0x2))
  4056de:	9b02      	ldr	r3, [sp, #8]
  4056e0:	f013 0f02 	tst.w	r3, #2
  4056e4:	d059      	beq.n	40579a <hif_send+0x17e>
		for(cnt = 0; cnt < 1000; cnt ++)
  4056e6:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4056ea:	3301      	adds	r3, #1
  4056ec:	b29b      	uxth	r3, r3
  4056ee:	f8ad 3006 	strh.w	r3, [sp, #6]
  4056f2:	f8bd 3006 	ldrh.w	r3, [sp, #6]
  4056f6:	b29b      	uxth	r3, r3
  4056f8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
  4056fc:	d3eb      	bcc.n	4056d6 <hif_send+0xba>
				break;
			}
		}
		//nm_bsp_interrupt_ctrl(1);

		if (dma_addr != 0)
  4056fe:	9b03      	ldr	r3, [sp, #12]
  405700:	2b00      	cmp	r3, #0
  405702:	d061      	beq.n	4057c8 <hif_send+0x1ac>
		{
			volatile uint32	u32CurrAddr;
			u32CurrAddr = dma_addr;
  405704:	9b03      	ldr	r3, [sp, #12]
  405706:	9304      	str	r3, [sp, #16]
			strHif.u16Length=NM_BSP_B_L_16(strHif.u16Length);
  405708:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  40570c:	b29b      	uxth	r3, r3
  40570e:	f8ad 3016 	strh.w	r3, [sp, #22]
			ret = nm_write_block(u32CurrAddr, (uint8*)&strHif, M2M_HIF_HDR_OFFSET);
  405712:	9804      	ldr	r0, [sp, #16]
  405714:	2208      	movs	r2, #8
  405716:	a905      	add	r1, sp, #20
  405718:	4b30      	ldr	r3, [pc, #192]	; (4057dc <hif_send+0x1c0>)
  40571a:	4798      	blx	r3
		#ifdef CONF_WINC_USE_I2C
			nm_bsp_sleep(1);
		#endif
			if(M2M_SUCCESS != ret) goto ERR1;
  40571c:	4683      	mov	fp, r0
  40571e:	2800      	cmp	r0, #0
  405720:	d14e      	bne.n	4057c0 <hif_send+0x1a4>
			u32CurrAddr += M2M_HIF_HDR_OFFSET;
  405722:	9b04      	ldr	r3, [sp, #16]
  405724:	3308      	adds	r3, #8
  405726:	9304      	str	r3, [sp, #16]
			if(pu8CtrlBuf != NULL)
  405728:	f1ba 0f00 	cmp.w	sl, #0
  40572c:	d00a      	beq.n	405744 <hif_send+0x128>
			{
				ret = nm_write_block(u32CurrAddr, pu8CtrlBuf, u16CtrlBufSize);
  40572e:	9804      	ldr	r0, [sp, #16]
  405730:	464a      	mov	r2, r9
  405732:	4651      	mov	r1, sl
  405734:	4b29      	ldr	r3, [pc, #164]	; (4057dc <hif_send+0x1c0>)
  405736:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  405738:	4683      	mov	fp, r0
  40573a:	2800      	cmp	r0, #0
  40573c:	d140      	bne.n	4057c0 <hif_send+0x1a4>
				u32CurrAddr += u16CtrlBufSize;
  40573e:	9b04      	ldr	r3, [sp, #16]
  405740:	444b      	add	r3, r9
  405742:	9304      	str	r3, [sp, #16]
			}
			if(pu8DataBuf != NULL)
  405744:	b17c      	cbz	r4, 405766 <hif_send+0x14a>
			{
				u32CurrAddr += (u16DataOffset - u16CtrlBufSize);
  405746:	9b04      	ldr	r3, [sp, #16]
  405748:	eba5 0509 	sub.w	r5, r5, r9
  40574c:	441d      	add	r5, r3
  40574e:	9504      	str	r5, [sp, #16]
				ret = nm_write_block(u32CurrAddr, pu8DataBuf, u16DataSize);
  405750:	9804      	ldr	r0, [sp, #16]
  405752:	4632      	mov	r2, r6
  405754:	4621      	mov	r1, r4
  405756:	4b21      	ldr	r3, [pc, #132]	; (4057dc <hif_send+0x1c0>)
  405758:	4798      	blx	r3
			#ifdef CONF_WINC_USE_I2C	
				nm_bsp_sleep(1);
			#endif
				if(M2M_SUCCESS != ret) goto ERR1;
  40575a:	4683      	mov	fp, r0
  40575c:	2800      	cmp	r0, #0
  40575e:	d12f      	bne.n	4057c0 <hif_send+0x1a4>
				u32CurrAddr += u16DataSize;
  405760:	9b04      	ldr	r3, [sp, #16]
  405762:	441e      	add	r6, r3
  405764:	9604      	str	r6, [sp, #16]
			}

			reg = dma_addr << 2;
  405766:	9b03      	ldr	r3, [sp, #12]
  405768:	009b      	lsls	r3, r3, #2
  40576a:	9302      	str	r3, [sp, #8]
			reg |= (1 << 1);
  40576c:	9b02      	ldr	r3, [sp, #8]
  40576e:	f043 0302 	orr.w	r3, r3, #2
  405772:	9302      	str	r3, [sp, #8]
			ret = nm_write_reg(WIFI_HOST_RCV_CTRL_3, reg);
  405774:	9902      	ldr	r1, [sp, #8]
  405776:	f241 006c 	movw	r0, #4204	; 0x106c
  40577a:	4b16      	ldr	r3, [pc, #88]	; (4057d4 <hif_send+0x1b8>)
  40577c:	4798      	blx	r3
			if(M2M_SUCCESS != ret) goto ERR1;
  40577e:	4683      	mov	fp, r0
  405780:	b9f0      	cbnz	r0, 4057c0 <hif_send+0x1a4>
	else
	{
		M2M_ERR("(HIF)Fail to wakup the chip\n");
		goto ERR1;
	}
	ret = hif_chip_sleep();
  405782:	4b17      	ldr	r3, [pc, #92]	; (4057e0 <hif_send+0x1c4>)
  405784:	4798      	blx	r3
  405786:	4683      	mov	fp, r0
  405788:	e01a      	b.n	4057c0 <hif_send+0x1a4>
		strHif.u16Length += u16CtrlBufSize;
  40578a:	f8bd 3016 	ldrh.w	r3, [sp, #22]
  40578e:	fa19 f383 	uxtah	r3, r9, r3
  405792:	b29b      	uxth	r3, r3
  405794:	f8ad 3016 	strh.w	r3, [sp, #22]
  405798:	e760      	b.n	40565c <hif_send+0x40>
				ret = nm_read_reg_with_ret(0x150400,(uint32 *)&dma_addr);
  40579a:	a903      	add	r1, sp, #12
  40579c:	4811      	ldr	r0, [pc, #68]	; (4057e4 <hif_send+0x1c8>)
  40579e:	4b0e      	ldr	r3, [pc, #56]	; (4057d8 <hif_send+0x1bc>)
  4057a0:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  4057a2:	2800      	cmp	r0, #0
  4057a4:	d0ab      	beq.n	4056fe <hif_send+0xe2>
					dma_addr = 0;
  4057a6:	2300      	movs	r3, #0
  4057a8:	9303      	str	r3, [sp, #12]
  4057aa:	e7a8      	b.n	4056fe <hif_send+0xe2>
		M2M_ERR("(HIF)Fail to wakup the chip\n");
  4057ac:	f240 129f 	movw	r2, #415	; 0x19f
  4057b0:	490d      	ldr	r1, [pc, #52]	; (4057e8 <hif_send+0x1cc>)
  4057b2:	480e      	ldr	r0, [pc, #56]	; (4057ec <hif_send+0x1d0>)
  4057b4:	4c0e      	ldr	r4, [pc, #56]	; (4057f0 <hif_send+0x1d4>)
  4057b6:	47a0      	blx	r4
  4057b8:	480e      	ldr	r0, [pc, #56]	; (4057f4 <hif_send+0x1d8>)
  4057ba:	47a0      	blx	r4
  4057bc:	480e      	ldr	r0, [pc, #56]	; (4057f8 <hif_send+0x1dc>)
  4057be:	47a0      	blx	r4

ERR1:
	return ret;
}
  4057c0:	4658      	mov	r0, fp
  4057c2:	b007      	add	sp, #28
  4057c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			ret =  M2M_ERR_MEM_ALLOC;
  4057c8:	f06f 0b02 	mvn.w	fp, #2
  4057cc:	e7f8      	b.n	4057c0 <hif_send+0x1a4>
  4057ce:	bf00      	nop
  4057d0:	00405535 	.word	0x00405535
  4057d4:	0040681d 	.word	0x0040681d
  4057d8:	00406811 	.word	0x00406811
  4057dc:	00406885 	.word	0x00406885
  4057e0:	00405591 	.word	0x00405591
  4057e4:	00150400 	.word	0x00150400
  4057e8:	00410e70 	.word	0x00410e70
  4057ec:	00410e44 	.word	0x00410e44
  4057f0:	0040992d 	.word	0x0040992d
  4057f4:	004110c4 	.word	0x004110c4
  4057f8:	00411b88 	.word	0x00411b88

004057fc <hif_handle_isr>:
*	@brief	Handle interrupt received from NMC1500 firmware.
*   @return     The function SHALL return 0 for success and a negative value otherwise.
*/

sint8 hif_handle_isr(void)
{
  4057fc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405800:	b087      	sub	sp, #28
	sint8 ret = M2M_SUCCESS;

	while (gu8Interrupt) {
  405802:	f8df 92f8 	ldr.w	r9, [pc, #760]	; 405afc <hif_handle_isr+0x300>
	ret = hif_chip_wake();
  405806:	4fa2      	ldr	r7, [pc, #648]	; (405a90 <hif_handle_isr+0x294>)
			if(ret == M2M_SUCCESS) {
				/*we will try forever untill we get that interrupt*/
				/*Fail return errors here due to bus errors (reading expected values)*/
				break;
			} else {
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  405808:	4ea2      	ldr	r6, [pc, #648]	; (405a94 <hif_handle_isr+0x298>)
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  40580a:	f8df 82f4 	ldr.w	r8, [pc, #756]	; 405b00 <hif_handle_isr+0x304>
	while (gu8Interrupt) {
  40580e:	e0d5      	b.n	4059bc <hif_handle_isr+0x1c0>
					ret = nm_read_block(address, (uint8*)&strHif, sizeof(tstrHifHdr));
  405810:	2204      	movs	r2, #4
  405812:	a904      	add	r1, sp, #16
  405814:	9805      	ldr	r0, [sp, #20]
  405816:	4ba0      	ldr	r3, [pc, #640]	; (405a98 <hif_handle_isr+0x29c>)
  405818:	4798      	blx	r3
					strHif.u16Length = NM_BSP_B_L_16(strHif.u16Length);
  40581a:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  40581e:	b29b      	uxth	r3, r3
  405820:	f8ad 3012 	strh.w	r3, [sp, #18]
					if(M2M_SUCCESS != ret)
  405824:	4604      	mov	r4, r0
  405826:	2800      	cmp	r0, #0
  405828:	d130      	bne.n	40588c <hif_handle_isr+0x90>
					if(strHif.u16Length != size)
  40582a:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  40582e:	b29b      	uxth	r3, r3
  405830:	429d      	cmp	r5, r3
  405832:	d005      	beq.n	405840 <hif_handle_isr+0x44>
						if((size - strHif.u16Length) > 4)
  405834:	f8bd 3012 	ldrh.w	r3, [sp, #18]
  405838:	b29b      	uxth	r3, r3
  40583a:	1aeb      	subs	r3, r5, r3
  40583c:	2b04      	cmp	r3, #4
  40583e:	dc33      	bgt.n	4058a8 <hif_handle_isr+0xac>
					if(M2M_REQ_GROUP_WIFI == strHif.u8Gid)
  405840:	f89d 3010 	ldrb.w	r3, [sp, #16]
  405844:	b2db      	uxtb	r3, r3
  405846:	2b01      	cmp	r3, #1
  405848:	d047      	beq.n	4058da <hif_handle_isr+0xde>
					else if(M2M_REQ_GROUP_IP == strHif.u8Gid)
  40584a:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40584e:	b2db      	uxtb	r3, r3
  405850:	2b02      	cmp	r3, #2
  405852:	d05f      	beq.n	405914 <hif_handle_isr+0x118>
					else if(M2M_REQ_GROUP_OTA == strHif.u8Gid)
  405854:	f89d 3010 	ldrb.w	r3, [sp, #16]
  405858:	b2db      	uxtb	r3, r3
  40585a:	2b04      	cmp	r3, #4
  40585c:	d068      	beq.n	405930 <hif_handle_isr+0x134>
					else if(M2M_REQ_GROUP_CRYPTO == strHif.u8Gid)
  40585e:	f89d 3010 	ldrb.w	r3, [sp, #16]
  405862:	b2db      	uxtb	r3, r3
  405864:	2b06      	cmp	r3, #6
  405866:	d071      	beq.n	40594c <hif_handle_isr+0x150>
					else if(M2M_REQ_GROUP_SIGMA == strHif.u8Gid)
  405868:	f89d 3010 	ldrb.w	r3, [sp, #16]
  40586c:	b2db      	uxtb	r3, r3
  40586e:	2b07      	cmp	r3, #7
  405870:	d07a      	beq.n	405968 <hif_handle_isr+0x16c>
						M2M_ERR("(hif) invalid group ID\n");
  405872:	f240 2202 	movw	r2, #514	; 0x202
  405876:	4641      	mov	r1, r8
  405878:	4630      	mov	r0, r6
  40587a:	4c88      	ldr	r4, [pc, #544]	; (405a9c <hif_handle_isr+0x2a0>)
  40587c:	47a0      	blx	r4
  40587e:	4888      	ldr	r0, [pc, #544]	; (405aa0 <hif_handle_isr+0x2a4>)
  405880:	47a0      	blx	r4
  405882:	4888      	ldr	r0, [pc, #544]	; (405aa4 <hif_handle_isr+0x2a8>)
  405884:	47a0      	blx	r4
						ret = M2M_ERR_BUS_FAIL;
  405886:	f06f 0405 	mvn.w	r4, #5
  40588a:	e096      	b.n	4059ba <hif_handle_isr+0x1be>
						M2M_ERR("(hif) address bus fail\n");
  40588c:	f44f 72eb 	mov.w	r2, #470	; 0x1d6
  405890:	4641      	mov	r1, r8
  405892:	4630      	mov	r0, r6
  405894:	4d81      	ldr	r5, [pc, #516]	; (405a9c <hif_handle_isr+0x2a0>)
  405896:	47a8      	blx	r5
  405898:	4883      	ldr	r0, [pc, #524]	; (405aa8 <hif_handle_isr+0x2ac>)
  40589a:	47a8      	blx	r5
  40589c:	4881      	ldr	r0, [pc, #516]	; (405aa4 <hif_handle_isr+0x2a8>)
  40589e:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  4058a0:	2001      	movs	r0, #1
  4058a2:	4b82      	ldr	r3, [pc, #520]	; (405aac <hif_handle_isr+0x2b0>)
  4058a4:	4798      	blx	r3
  4058a6:	e088      	b.n	4059ba <hif_handle_isr+0x1be>
							M2M_ERR("(hif) Corrupted packet Size = %u <L = %u, G = %u, OP = %02X>\n",
  4058a8:	f240 12df 	movw	r2, #479	; 0x1df
  4058ac:	4641      	mov	r1, r8
  4058ae:	4630      	mov	r0, r6
  4058b0:	4c7a      	ldr	r4, [pc, #488]	; (405a9c <hif_handle_isr+0x2a0>)
  4058b2:	47a0      	blx	r4
  4058b4:	f8bd 2012 	ldrh.w	r2, [sp, #18]
  4058b8:	f89d 3010 	ldrb.w	r3, [sp, #16]
  4058bc:	f89d 1011 	ldrb.w	r1, [sp, #17]
  4058c0:	9100      	str	r1, [sp, #0]
  4058c2:	b292      	uxth	r2, r2
  4058c4:	4629      	mov	r1, r5
  4058c6:	487a      	ldr	r0, [pc, #488]	; (405ab0 <hif_handle_isr+0x2b4>)
  4058c8:	47a0      	blx	r4
  4058ca:	4876      	ldr	r0, [pc, #472]	; (405aa4 <hif_handle_isr+0x2a8>)
  4058cc:	47a0      	blx	r4
							nm_bsp_interrupt_ctrl(1);
  4058ce:	2001      	movs	r0, #1
  4058d0:	4b76      	ldr	r3, [pc, #472]	; (405aac <hif_handle_isr+0x2b0>)
  4058d2:	4798      	blx	r3
							ret = M2M_ERR_BUS_FAIL;
  4058d4:	f06f 0405 	mvn.w	r4, #5
  4058d8:	e06f      	b.n	4059ba <hif_handle_isr+0x1be>
						if(pfWifiCb)
  4058da:	4b76      	ldr	r3, [pc, #472]	; (405ab4 <hif_handle_isr+0x2b8>)
  4058dc:	681b      	ldr	r3, [r3, #0]
  4058de:	b143      	cbz	r3, 4058f2 <hif_handle_isr+0xf6>
							pfWifiCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  4058e0:	f89d 0011 	ldrb.w	r0, [sp, #17]
  4058e4:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  4058e8:	3908      	subs	r1, #8
  4058ea:	9a05      	ldr	r2, [sp, #20]
  4058ec:	3208      	adds	r2, #8
  4058ee:	b289      	uxth	r1, r1
  4058f0:	4798      	blx	r3
					if(!gu8HifSizeDone)
  4058f2:	4b71      	ldr	r3, [pc, #452]	; (405ab8 <hif_handle_isr+0x2bc>)
  4058f4:	781b      	ldrb	r3, [r3, #0]
  4058f6:	2b00      	cmp	r3, #0
  4058f8:	d15c      	bne.n	4059b4 <hif_handle_isr+0x1b8>
						M2M_ERR("(hif) host app didn't set RX Done\n");
  4058fa:	f240 2209 	movw	r2, #521	; 0x209
  4058fe:	4641      	mov	r1, r8
  405900:	4630      	mov	r0, r6
  405902:	4c66      	ldr	r4, [pc, #408]	; (405a9c <hif_handle_isr+0x2a0>)
  405904:	47a0      	blx	r4
  405906:	486d      	ldr	r0, [pc, #436]	; (405abc <hif_handle_isr+0x2c0>)
  405908:	47a0      	blx	r4
  40590a:	4866      	ldr	r0, [pc, #408]	; (405aa4 <hif_handle_isr+0x2a8>)
  40590c:	47a0      	blx	r4
						ret = hif_set_rx_done();
  40590e:	4b6c      	ldr	r3, [pc, #432]	; (405ac0 <hif_handle_isr+0x2c4>)
  405910:	4798      	blx	r3
  405912:	e04f      	b.n	4059b4 <hif_handle_isr+0x1b8>
						if(pfIpCb)
  405914:	4b6b      	ldr	r3, [pc, #428]	; (405ac4 <hif_handle_isr+0x2c8>)
  405916:	681b      	ldr	r3, [r3, #0]
  405918:	2b00      	cmp	r3, #0
  40591a:	d0ea      	beq.n	4058f2 <hif_handle_isr+0xf6>
							pfIpCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  40591c:	f89d 0011 	ldrb.w	r0, [sp, #17]
  405920:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  405924:	3908      	subs	r1, #8
  405926:	9a05      	ldr	r2, [sp, #20]
  405928:	3208      	adds	r2, #8
  40592a:	b289      	uxth	r1, r1
  40592c:	4798      	blx	r3
  40592e:	e7e0      	b.n	4058f2 <hif_handle_isr+0xf6>
						if(pfOtaCb)
  405930:	4b65      	ldr	r3, [pc, #404]	; (405ac8 <hif_handle_isr+0x2cc>)
  405932:	681b      	ldr	r3, [r3, #0]
  405934:	2b00      	cmp	r3, #0
  405936:	d0dc      	beq.n	4058f2 <hif_handle_isr+0xf6>
							pfOtaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  405938:	f89d 0011 	ldrb.w	r0, [sp, #17]
  40593c:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  405940:	3908      	subs	r1, #8
  405942:	9a05      	ldr	r2, [sp, #20]
  405944:	3208      	adds	r2, #8
  405946:	b289      	uxth	r1, r1
  405948:	4798      	blx	r3
  40594a:	e7d2      	b.n	4058f2 <hif_handle_isr+0xf6>
						if(pfCryptoCb)
  40594c:	4b5f      	ldr	r3, [pc, #380]	; (405acc <hif_handle_isr+0x2d0>)
  40594e:	681b      	ldr	r3, [r3, #0]
  405950:	2b00      	cmp	r3, #0
  405952:	d0ce      	beq.n	4058f2 <hif_handle_isr+0xf6>
							pfCryptoCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  405954:	f89d 0011 	ldrb.w	r0, [sp, #17]
  405958:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  40595c:	3908      	subs	r1, #8
  40595e:	9a05      	ldr	r2, [sp, #20]
  405960:	3208      	adds	r2, #8
  405962:	b289      	uxth	r1, r1
  405964:	4798      	blx	r3
  405966:	e7c4      	b.n	4058f2 <hif_handle_isr+0xf6>
						if(pfSigmaCb)
  405968:	4b59      	ldr	r3, [pc, #356]	; (405ad0 <hif_handle_isr+0x2d4>)
  40596a:	681b      	ldr	r3, [r3, #0]
  40596c:	2b00      	cmp	r3, #0
  40596e:	d0c0      	beq.n	4058f2 <hif_handle_isr+0xf6>
							pfSigmaCb(strHif.u8Opcode,strHif.u16Length - M2M_HIF_HDR_OFFSET, address + M2M_HIF_HDR_OFFSET);
  405970:	f89d 0011 	ldrb.w	r0, [sp, #17]
  405974:	f8bd 1012 	ldrh.w	r1, [sp, #18]
  405978:	3908      	subs	r1, #8
  40597a:	9a05      	ldr	r2, [sp, #20]
  40597c:	3208      	adds	r2, #8
  40597e:	b289      	uxth	r1, r1
  405980:	4798      	blx	r3
  405982:	e7b6      	b.n	4058f2 <hif_handle_isr+0xf6>
					M2M_ERR("(hif) Wrong Size\n");
  405984:	f240 2211 	movw	r2, #529	; 0x211
  405988:	4641      	mov	r1, r8
  40598a:	4630      	mov	r0, r6
  40598c:	4c43      	ldr	r4, [pc, #268]	; (405a9c <hif_handle_isr+0x2a0>)
  40598e:	47a0      	blx	r4
  405990:	4850      	ldr	r0, [pc, #320]	; (405ad4 <hif_handle_isr+0x2d8>)
  405992:	47a0      	blx	r4
  405994:	4843      	ldr	r0, [pc, #268]	; (405aa4 <hif_handle_isr+0x2a8>)
  405996:	47a0      	blx	r4
					ret = M2M_ERR_RCV;
  405998:	f06f 0401 	mvn.w	r4, #1
  40599c:	e02f      	b.n	4059fe <hif_handle_isr+0x202>
				M2M_ERR("(hif) False interrupt %lx",reg);
  40599e:	f44f 7206 	mov.w	r2, #536	; 0x218
  4059a2:	4641      	mov	r1, r8
  4059a4:	4630      	mov	r0, r6
  4059a6:	4c3d      	ldr	r4, [pc, #244]	; (405a9c <hif_handle_isr+0x2a0>)
  4059a8:	47a0      	blx	r4
  4059aa:	9903      	ldr	r1, [sp, #12]
  4059ac:	484a      	ldr	r0, [pc, #296]	; (405ad8 <hif_handle_isr+0x2dc>)
  4059ae:	47a0      	blx	r4
  4059b0:	483c      	ldr	r0, [pc, #240]	; (405aa4 <hif_handle_isr+0x2a8>)
  4059b2:	47a0      	blx	r4
	ret = hif_chip_sleep();
  4059b4:	4b49      	ldr	r3, [pc, #292]	; (405adc <hif_handle_isr+0x2e0>)
  4059b6:	4798      	blx	r3
  4059b8:	4604      	mov	r4, r0
			if(ret == M2M_SUCCESS) {
  4059ba:	bb04      	cbnz	r4, 4059fe <hif_handle_isr+0x202>
	while (gu8Interrupt) {
  4059bc:	f899 3000 	ldrb.w	r3, [r9]
  4059c0:	2b00      	cmp	r3, #0
  4059c2:	f000 809f 	beq.w	405b04 <hif_handle_isr+0x308>
		gu8Interrupt--;
  4059c6:	f899 3000 	ldrb.w	r3, [r9]
  4059ca:	3b01      	subs	r3, #1
  4059cc:	b2db      	uxtb	r3, r3
  4059ce:	f889 3000 	strb.w	r3, [r9]
  4059d2:	e01f      	b.n	405a14 <hif_handle_isr+0x218>
			M2M_ERR("(hif) Fail to Read interrupt reg\n");
  4059d4:	f240 221e 	movw	r2, #542	; 0x21e
  4059d8:	4641      	mov	r1, r8
  4059da:	4630      	mov	r0, r6
  4059dc:	4d2f      	ldr	r5, [pc, #188]	; (405a9c <hif_handle_isr+0x2a0>)
  4059de:	47a8      	blx	r5
  4059e0:	483f      	ldr	r0, [pc, #252]	; (405ae0 <hif_handle_isr+0x2e4>)
  4059e2:	47a8      	blx	r5
  4059e4:	482f      	ldr	r0, [pc, #188]	; (405aa4 <hif_handle_isr+0x2a8>)
  4059e6:	47a8      	blx	r5
  4059e8:	e009      	b.n	4059fe <hif_handle_isr+0x202>
		M2M_ERR("(hif) FAIL to wakeup the chip\n");
  4059ea:	f44f 7209 	mov.w	r2, #548	; 0x224
  4059ee:	4641      	mov	r1, r8
  4059f0:	4630      	mov	r0, r6
  4059f2:	4d2a      	ldr	r5, [pc, #168]	; (405a9c <hif_handle_isr+0x2a0>)
  4059f4:	47a8      	blx	r5
  4059f6:	483b      	ldr	r0, [pc, #236]	; (405ae4 <hif_handle_isr+0x2e8>)
  4059f8:	47a8      	blx	r5
  4059fa:	482a      	ldr	r0, [pc, #168]	; (405aa4 <hif_handle_isr+0x2a8>)
  4059fc:	47a8      	blx	r5
				M2M_ERR("(HIF) Fail to handle interrupt %d try Again..\n",ret);
  4059fe:	f240 2243 	movw	r2, #579	; 0x243
  405a02:	4939      	ldr	r1, [pc, #228]	; (405ae8 <hif_handle_isr+0x2ec>)
  405a04:	4630      	mov	r0, r6
  405a06:	4d25      	ldr	r5, [pc, #148]	; (405a9c <hif_handle_isr+0x2a0>)
  405a08:	47a8      	blx	r5
  405a0a:	4621      	mov	r1, r4
  405a0c:	4837      	ldr	r0, [pc, #220]	; (405aec <hif_handle_isr+0x2f0>)
  405a0e:	47a8      	blx	r5
  405a10:	4824      	ldr	r0, [pc, #144]	; (405aa4 <hif_handle_isr+0x2a8>)
  405a12:	47a8      	blx	r5
	ret = hif_chip_wake();
  405a14:	47b8      	blx	r7
	if(ret == M2M_SUCCESS)
  405a16:	4604      	mov	r4, r0
  405a18:	2800      	cmp	r0, #0
  405a1a:	d1e6      	bne.n	4059ea <hif_handle_isr+0x1ee>
		ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0, &reg);
  405a1c:	a903      	add	r1, sp, #12
  405a1e:	f241 0070 	movw	r0, #4208	; 0x1070
  405a22:	4b33      	ldr	r3, [pc, #204]	; (405af0 <hif_handle_isr+0x2f4>)
  405a24:	4798      	blx	r3
		if(M2M_SUCCESS == ret)
  405a26:	4604      	mov	r4, r0
  405a28:	2800      	cmp	r0, #0
  405a2a:	d1d3      	bne.n	4059d4 <hif_handle_isr+0x1d8>
			if(reg & 0x1)	/* New interrupt has been received */
  405a2c:	9b03      	ldr	r3, [sp, #12]
  405a2e:	f013 0f01 	tst.w	r3, #1
  405a32:	d0b4      	beq.n	40599e <hif_handle_isr+0x1a2>
				nm_bsp_interrupt_ctrl(0);
  405a34:	4b1d      	ldr	r3, [pc, #116]	; (405aac <hif_handle_isr+0x2b0>)
  405a36:	4798      	blx	r3
				reg &= ~(1<<0);
  405a38:	9903      	ldr	r1, [sp, #12]
  405a3a:	f021 0101 	bic.w	r1, r1, #1
  405a3e:	9103      	str	r1, [sp, #12]
				ret = nm_write_reg(WIFI_HOST_RCV_CTRL_0,reg);
  405a40:	f241 0070 	movw	r0, #4208	; 0x1070
  405a44:	4b2b      	ldr	r3, [pc, #172]	; (405af4 <hif_handle_isr+0x2f8>)
  405a46:	4798      	blx	r3
				if(ret != M2M_SUCCESS)goto ERR1;
  405a48:	4604      	mov	r4, r0
  405a4a:	2800      	cmp	r0, #0
  405a4c:	d1d7      	bne.n	4059fe <hif_handle_isr+0x202>
				gu8HifSizeDone = 0;
  405a4e:	2200      	movs	r2, #0
  405a50:	4b19      	ldr	r3, [pc, #100]	; (405ab8 <hif_handle_isr+0x2bc>)
  405a52:	701a      	strb	r2, [r3, #0]
				size = (uint16)((reg >> 2) & 0xfff);
  405a54:	9d03      	ldr	r5, [sp, #12]
  405a56:	f3c5 058b 	ubfx	r5, r5, #2, #12
				if (size > 0) {
  405a5a:	2d00      	cmp	r5, #0
  405a5c:	d092      	beq.n	405984 <hif_handle_isr+0x188>
					uint32 address = 0;
  405a5e:	a906      	add	r1, sp, #24
  405a60:	f841 2d04 	str.w	r2, [r1, #-4]!
					ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1, &address);
  405a64:	f241 0084 	movw	r0, #4228	; 0x1084
  405a68:	4b21      	ldr	r3, [pc, #132]	; (405af0 <hif_handle_isr+0x2f4>)
  405a6a:	4798      	blx	r3
					if(M2M_SUCCESS != ret)
  405a6c:	4604      	mov	r4, r0
  405a6e:	2800      	cmp	r0, #0
  405a70:	f43f aece 	beq.w	405810 <hif_handle_isr+0x14>
						M2M_ERR("(hif) WIFI_HOST_RCV_CTRL_1 bus fail\n");
  405a74:	f44f 72e7 	mov.w	r2, #462	; 0x1ce
  405a78:	4641      	mov	r1, r8
  405a7a:	4630      	mov	r0, r6
  405a7c:	4d07      	ldr	r5, [pc, #28]	; (405a9c <hif_handle_isr+0x2a0>)
  405a7e:	47a8      	blx	r5
  405a80:	481d      	ldr	r0, [pc, #116]	; (405af8 <hif_handle_isr+0x2fc>)
  405a82:	47a8      	blx	r5
  405a84:	4807      	ldr	r0, [pc, #28]	; (405aa4 <hif_handle_isr+0x2a8>)
  405a86:	47a8      	blx	r5
						nm_bsp_interrupt_ctrl(1);
  405a88:	2001      	movs	r0, #1
  405a8a:	4b08      	ldr	r3, [pc, #32]	; (405aac <hif_handle_isr+0x2b0>)
  405a8c:	4798      	blx	r3
  405a8e:	e794      	b.n	4059ba <hif_handle_isr+0x1be>
  405a90:	00405535 	.word	0x00405535
  405a94:	00410e44 	.word	0x00410e44
  405a98:	00406829 	.word	0x00406829
  405a9c:	0040992d 	.word	0x0040992d
  405aa0:	00410f30 	.word	0x00410f30
  405aa4:	00411b88 	.word	0x00411b88
  405aa8:	00410ed8 	.word	0x00410ed8
  405aac:	0040524d 	.word	0x0040524d
  405ab0:	00410ef0 	.word	0x00410ef0
  405ab4:	2040c3e0 	.word	0x2040c3e0
  405ab8:	2040c3ca 	.word	0x2040c3ca
  405abc:	00410f48 	.word	0x00410f48
  405ac0:	004054f5 	.word	0x004054f5
  405ac4:	2040c3d4 	.word	0x2040c3d4
  405ac8:	2040c3d8 	.word	0x2040c3d8
  405acc:	2040c3cc 	.word	0x2040c3cc
  405ad0:	2040c3dc 	.word	0x2040c3dc
  405ad4:	00410f6c 	.word	0x00410f6c
  405ad8:	00410f80 	.word	0x00410f80
  405adc:	00405591 	.word	0x00405591
  405ae0:	00410f9c 	.word	0x00410f9c
  405ae4:	00410fc0 	.word	0x00410fc0
  405ae8:	00410e84 	.word	0x00410e84
  405aec:	00410fe0 	.word	0x00410fe0
  405af0:	00406811 	.word	0x00406811
  405af4:	0040681d 	.word	0x0040681d
  405af8:	00410eb0 	.word	0x00410eb0
  405afc:	2040c3cb 	.word	0x2040c3cb
  405b00:	00410e7c 	.word	0x00410e7c
			}
		}
	}

	return ret;
}
  405b04:	2000      	movs	r0, #0
  405b06:	b007      	add	sp, #28
  405b08:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

00405b0c <hif_receive>:
*	@param [in]	isDone
*				If you don't need any more packets send True otherwise send false
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/
sint8 hif_receive(uint32 u32Addr, uint8 *pu8Buf, uint16 u16Sz, uint8 isDone)
{
  405b0c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  405b10:	b083      	sub	sp, #12
  405b12:	461c      	mov	r4, r3
	uint32 address, reg;
	uint16 size;
	sint8 ret = M2M_SUCCESS;

	if(u32Addr == 0 ||pu8Buf == NULL || u16Sz == 0)
  405b14:	2a00      	cmp	r2, #0
  405b16:	bf18      	it	ne
  405b18:	2900      	cmpne	r1, #0
  405b1a:	d003      	beq.n	405b24 <hif_receive+0x18>
  405b1c:	4605      	mov	r5, r0
  405b1e:	460f      	mov	r7, r1
  405b20:	4616      	mov	r6, r2
  405b22:	b9b8      	cbnz	r0, 405b54 <hif_receive+0x48>
	{
		if(isDone)
  405b24:	b14c      	cbz	r4, 405b3a <hif_receive+0x2e>
		{
			gu8HifSizeDone = 1;
  405b26:	2201      	movs	r2, #1
  405b28:	4b32      	ldr	r3, [pc, #200]	; (405bf4 <hif_receive+0xe8>)
  405b2a:	701a      	strb	r2, [r3, #0]
			
			/* set RX done */
			ret = hif_set_rx_done();
  405b2c:	4b32      	ldr	r3, [pc, #200]	; (405bf8 <hif_receive+0xec>)
  405b2e:	4798      	blx	r3
  405b30:	4603      	mov	r3, r0



ERR1:
	return ret;
}
  405b32:	4618      	mov	r0, r3
  405b34:	b003      	add	sp, #12
  405b36:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			M2M_ERR(" hif_receive: Invalid argument\n");
  405b3a:	f240 2269 	movw	r2, #617	; 0x269
  405b3e:	492f      	ldr	r1, [pc, #188]	; (405bfc <hif_receive+0xf0>)
  405b40:	482f      	ldr	r0, [pc, #188]	; (405c00 <hif_receive+0xf4>)
  405b42:	4c30      	ldr	r4, [pc, #192]	; (405c04 <hif_receive+0xf8>)
  405b44:	47a0      	blx	r4
  405b46:	4830      	ldr	r0, [pc, #192]	; (405c08 <hif_receive+0xfc>)
  405b48:	47a0      	blx	r4
  405b4a:	4830      	ldr	r0, [pc, #192]	; (405c0c <hif_receive+0x100>)
  405b4c:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  405b4e:	f06f 030b 	mvn.w	r3, #11
  405b52:	e7ee      	b.n	405b32 <hif_receive+0x26>
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_0,&reg);
  405b54:	4669      	mov	r1, sp
  405b56:	f241 0070 	movw	r0, #4208	; 0x1070
  405b5a:	4b2d      	ldr	r3, [pc, #180]	; (405c10 <hif_receive+0x104>)
  405b5c:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  405b5e:	4603      	mov	r3, r0
  405b60:	2800      	cmp	r0, #0
  405b62:	d1e6      	bne.n	405b32 <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  405b64:	f8dd 8000 	ldr.w	r8, [sp]
	ret = nm_read_reg_with_ret(WIFI_HOST_RCV_CTRL_1,&address);
  405b68:	a901      	add	r1, sp, #4
  405b6a:	f241 0084 	movw	r0, #4228	; 0x1084
  405b6e:	4b28      	ldr	r3, [pc, #160]	; (405c10 <hif_receive+0x104>)
  405b70:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  405b72:	4603      	mov	r3, r0
  405b74:	2800      	cmp	r0, #0
  405b76:	d1dc      	bne.n	405b32 <hif_receive+0x26>
	size = (uint16)((reg >> 2) & 0xfff);
  405b78:	f3c8 088b 	ubfx	r8, r8, #2, #12
	if(u16Sz > size)
  405b7c:	4546      	cmp	r6, r8
  405b7e:	d81c      	bhi.n	405bba <hif_receive+0xae>
	if((u32Addr < address)||((u32Addr + u16Sz)>(address+size)))
  405b80:	9b01      	ldr	r3, [sp, #4]
  405b82:	429d      	cmp	r5, r3
  405b84:	d328      	bcc.n	405bd8 <hif_receive+0xcc>
  405b86:	eb05 0906 	add.w	r9, r5, r6
  405b8a:	4443      	add	r3, r8
  405b8c:	4599      	cmp	r9, r3
  405b8e:	d823      	bhi.n	405bd8 <hif_receive+0xcc>
	ret = nm_read_block(u32Addr, pu8Buf, u16Sz);
  405b90:	4632      	mov	r2, r6
  405b92:	4639      	mov	r1, r7
  405b94:	4628      	mov	r0, r5
  405b96:	4b1f      	ldr	r3, [pc, #124]	; (405c14 <hif_receive+0x108>)
  405b98:	4798      	blx	r3
	if(ret != M2M_SUCCESS)goto ERR1;
  405b9a:	4603      	mov	r3, r0
  405b9c:	2800      	cmp	r0, #0
  405b9e:	d1c8      	bne.n	405b32 <hif_receive+0x26>
	if((((address + size) - (u32Addr + u16Sz)) <= 0) || isDone)
  405ba0:	9a01      	ldr	r2, [sp, #4]
  405ba2:	4490      	add	r8, r2
  405ba4:	45c8      	cmp	r8, r9
  405ba6:	d001      	beq.n	405bac <hif_receive+0xa0>
  405ba8:	2c00      	cmp	r4, #0
  405baa:	d0c2      	beq.n	405b32 <hif_receive+0x26>
		gu8HifSizeDone = 1;
  405bac:	2201      	movs	r2, #1
  405bae:	4b11      	ldr	r3, [pc, #68]	; (405bf4 <hif_receive+0xe8>)
  405bb0:	701a      	strb	r2, [r3, #0]
		ret = hif_set_rx_done();
  405bb2:	4b11      	ldr	r3, [pc, #68]	; (405bf8 <hif_receive+0xec>)
  405bb4:	4798      	blx	r3
  405bb6:	4603      	mov	r3, r0
  405bb8:	e7bb      	b.n	405b32 <hif_receive+0x26>
		M2M_ERR("APP Requested Size is larger than the recived buffer size <%d><%d>\n",u16Sz, size);
  405bba:	f240 227a 	movw	r2, #634	; 0x27a
  405bbe:	490f      	ldr	r1, [pc, #60]	; (405bfc <hif_receive+0xf0>)
  405bc0:	480f      	ldr	r0, [pc, #60]	; (405c00 <hif_receive+0xf4>)
  405bc2:	4c10      	ldr	r4, [pc, #64]	; (405c04 <hif_receive+0xf8>)
  405bc4:	47a0      	blx	r4
  405bc6:	4642      	mov	r2, r8
  405bc8:	4631      	mov	r1, r6
  405bca:	4813      	ldr	r0, [pc, #76]	; (405c18 <hif_receive+0x10c>)
  405bcc:	47a0      	blx	r4
  405bce:	480f      	ldr	r0, [pc, #60]	; (405c0c <hif_receive+0x100>)
  405bd0:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  405bd2:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  405bd6:	e7ac      	b.n	405b32 <hif_receive+0x26>
		M2M_ERR("APP Requested Address beyond the recived buffer address and length\n");
  405bd8:	f44f 7220 	mov.w	r2, #640	; 0x280
  405bdc:	4907      	ldr	r1, [pc, #28]	; (405bfc <hif_receive+0xf0>)
  405bde:	4808      	ldr	r0, [pc, #32]	; (405c00 <hif_receive+0xf4>)
  405be0:	4c08      	ldr	r4, [pc, #32]	; (405c04 <hif_receive+0xf8>)
  405be2:	47a0      	blx	r4
  405be4:	480d      	ldr	r0, [pc, #52]	; (405c1c <hif_receive+0x110>)
  405be6:	47a0      	blx	r4
  405be8:	4808      	ldr	r0, [pc, #32]	; (405c0c <hif_receive+0x100>)
  405bea:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  405bec:	f06f 030b 	mvn.w	r3, #11
		goto ERR1;
  405bf0:	e79f      	b.n	405b32 <hif_receive+0x26>
  405bf2:	bf00      	nop
  405bf4:	2040c3ca 	.word	0x2040c3ca
  405bf8:	004054f5 	.word	0x004054f5
  405bfc:	00410e94 	.word	0x00410e94
  405c00:	00410e44 	.word	0x00410e44
  405c04:	0040992d 	.word	0x0040992d
  405c08:	00411010 	.word	0x00411010
  405c0c:	00411b88 	.word	0x00411b88
  405c10:	00406811 	.word	0x00406811
  405c14:	00406829 	.word	0x00406829
  405c18:	00411030 	.word	0x00411030
  405c1c:	00411074 	.word	0x00411074

00405c20 <hif_register_cb>:
*				function to be set
*    @return		The function shall return ZERO for successful operation and a negative value otherwise.
*/

sint8 hif_register_cb(uint8 u8Grp,tpfHifCallBack fn)
{
  405c20:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	switch(u8Grp)
  405c22:	1e43      	subs	r3, r0, #1
  405c24:	2b06      	cmp	r3, #6
  405c26:	d81d      	bhi.n	405c64 <hif_register_cb+0x44>
  405c28:	e8df f003 	tbb	[pc, r3]
  405c2c:	0c100408 	.word	0x0c100408
  405c30:	141c      	.short	0x141c
  405c32:	18          	.byte	0x18
  405c33:	00          	.byte	0x00
	{
		case M2M_REQ_GROUP_IP:
			pfIpCb = fn;
  405c34:	4b13      	ldr	r3, [pc, #76]	; (405c84 <hif_register_cb+0x64>)
  405c36:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c38:	2000      	movs	r0, #0
			break;
  405c3a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_WIFI:
			pfWifiCb = fn;
  405c3c:	4b12      	ldr	r3, [pc, #72]	; (405c88 <hif_register_cb+0x68>)
  405c3e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c40:	2000      	movs	r0, #0
			break;
  405c42:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_OTA:
			pfOtaCb = fn;
  405c44:	4b11      	ldr	r3, [pc, #68]	; (405c8c <hif_register_cb+0x6c>)
  405c46:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c48:	2000      	movs	r0, #0
			break;
  405c4a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_HIF:
			pfHifCb = fn;
  405c4c:	4b10      	ldr	r3, [pc, #64]	; (405c90 <hif_register_cb+0x70>)
  405c4e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c50:	2000      	movs	r0, #0
			break;
  405c52:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_CRYPTO:
			pfCryptoCb = fn;
  405c54:	4b0f      	ldr	r3, [pc, #60]	; (405c94 <hif_register_cb+0x74>)
  405c56:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c58:	2000      	movs	r0, #0
			break;
  405c5a:	bd38      	pop	{r3, r4, r5, pc}
		case M2M_REQ_GROUP_SIGMA:
			pfSigmaCb = fn;
  405c5c:	4b0e      	ldr	r3, [pc, #56]	; (405c98 <hif_register_cb+0x78>)
  405c5e:	6019      	str	r1, [r3, #0]
	sint8 ret = M2M_SUCCESS;
  405c60:	2000      	movs	r0, #0
			break;
  405c62:	bd38      	pop	{r3, r4, r5, pc}
  405c64:	4604      	mov	r4, r0
		default:
			M2M_ERR("GRp ? %d\n",u8Grp);
  405c66:	f240 22b9 	movw	r2, #697	; 0x2b9
  405c6a:	490c      	ldr	r1, [pc, #48]	; (405c9c <hif_register_cb+0x7c>)
  405c6c:	480c      	ldr	r0, [pc, #48]	; (405ca0 <hif_register_cb+0x80>)
  405c6e:	4d0d      	ldr	r5, [pc, #52]	; (405ca4 <hif_register_cb+0x84>)
  405c70:	47a8      	blx	r5
  405c72:	4621      	mov	r1, r4
  405c74:	480c      	ldr	r0, [pc, #48]	; (405ca8 <hif_register_cb+0x88>)
  405c76:	47a8      	blx	r5
  405c78:	480c      	ldr	r0, [pc, #48]	; (405cac <hif_register_cb+0x8c>)
  405c7a:	47a8      	blx	r5
			ret = M2M_ERR_FAIL;
  405c7c:	f06f 000b 	mvn.w	r0, #11
			break;
	}
	return ret;
}
  405c80:	bd38      	pop	{r3, r4, r5, pc}
  405c82:	bf00      	nop
  405c84:	2040c3d4 	.word	0x2040c3d4
  405c88:	2040c3e0 	.word	0x2040c3e0
  405c8c:	2040c3d8 	.word	0x2040c3d8
  405c90:	2040c3d0 	.word	0x2040c3d0
  405c94:	2040c3cc 	.word	0x2040c3cc
  405c98:	2040c3dc 	.word	0x2040c3dc
  405c9c:	00410ea0 	.word	0x00410ea0
  405ca0:	00410e44 	.word	0x00410e44
  405ca4:	0040992d 	.word	0x0040992d
  405ca8:	004110b8 	.word	0x004110b8
  405cac:	00411b88 	.word	0x00411b88

00405cb0 <hif_init>:
{
  405cb0:	b510      	push	{r4, lr}
	pfWifiCb = NULL;
  405cb2:	2400      	movs	r4, #0
  405cb4:	4b09      	ldr	r3, [pc, #36]	; (405cdc <hif_init+0x2c>)
  405cb6:	601c      	str	r4, [r3, #0]
	pfIpCb = NULL;
  405cb8:	4b09      	ldr	r3, [pc, #36]	; (405ce0 <hif_init+0x30>)
  405cba:	601c      	str	r4, [r3, #0]
	gu8ChipSleep = 0;
  405cbc:	4b09      	ldr	r3, [pc, #36]	; (405ce4 <hif_init+0x34>)
  405cbe:	701c      	strb	r4, [r3, #0]
	gu8ChipMode = M2M_NO_PS;
  405cc0:	4b09      	ldr	r3, [pc, #36]	; (405ce8 <hif_init+0x38>)
  405cc2:	701c      	strb	r4, [r3, #0]
	gu8Interrupt = 0;
  405cc4:	4b09      	ldr	r3, [pc, #36]	; (405cec <hif_init+0x3c>)
  405cc6:	701c      	strb	r4, [r3, #0]
	nm_bsp_register_isr(isr);
  405cc8:	4809      	ldr	r0, [pc, #36]	; (405cf0 <hif_init+0x40>)
  405cca:	4b0a      	ldr	r3, [pc, #40]	; (405cf4 <hif_init+0x44>)
  405ccc:	4798      	blx	r3
	hif_register_cb(M2M_REQ_GROUP_HIF,m2m_hif_cb);
  405cce:	490a      	ldr	r1, [pc, #40]	; (405cf8 <hif_init+0x48>)
  405cd0:	2003      	movs	r0, #3
  405cd2:	4b0a      	ldr	r3, [pc, #40]	; (405cfc <hif_init+0x4c>)
  405cd4:	4798      	blx	r3
}
  405cd6:	4620      	mov	r0, r4
  405cd8:	bd10      	pop	{r4, pc}
  405cda:	bf00      	nop
  405cdc:	2040c3e0 	.word	0x2040c3e0
  405ce0:	2040c3d4 	.word	0x2040c3d4
  405ce4:	2040c3c9 	.word	0x2040c3c9
  405ce8:	2040c3c8 	.word	0x2040c3c8
  405cec:	2040c3cb 	.word	0x2040c3cb
  405cf0:	004054e1 	.word	0x004054e1
  405cf4:	004051cd 	.word	0x004051cd
  405cf8:	004054f1 	.word	0x004054f1
  405cfc:	00405c21 	.word	0x00405c21

00405d00 <m2m_wifi_cb>:
*	@author
*	@date
*	@version	1.0
*/
static void m2m_wifi_cb(uint8 u8OpCode, uint16 u16DataSize, uint32 u32Addr)
{
  405d00:	b530      	push	{r4, r5, lr}
  405d02:	b09f      	sub	sp, #124	; 0x7c
  405d04:	4615      	mov	r5, r2
	uint8 rx_buf[8];
	if (u8OpCode == M2M_WIFI_RESP_CON_STATE_CHANGED)
  405d06:	282c      	cmp	r0, #44	; 0x2c
  405d08:	d02e      	beq.n	405d68 <m2m_wifi_cb+0x68>
  405d0a:	4604      	mov	r4, r0
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_GET_SYS_TIME)
  405d0c:	281b      	cmp	r0, #27
  405d0e:	d03b      	beq.n	405d88 <m2m_wifi_cb+0x88>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_CONN_INFO)
  405d10:	2806      	cmp	r0, #6
  405d12:	d049      	beq.n	405da8 <m2m_wifi_cb+0xa8>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_MEMORY_RECOVER)
  405d14:	280e      	cmp	r0, #14
  405d16:	d025      	beq.n	405d64 <m2m_wifi_cb+0x64>
			if (app_wifi_recover_cb)
				app_wifi_recover_cb(strState.u8CurrState);
		}
#endif
	}
	else if (u8OpCode == M2M_WIFI_REQ_DHCP_CONF)
  405d18:	2832      	cmp	r0, #50	; 0x32
  405d1a:	d055      	beq.n	405dc8 <m2m_wifi_cb+0xc8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
		}
	}
	else if (u8OpCode == M2M_WIFI_REQ_WPS)
  405d1c:	282f      	cmp	r0, #47	; 0x2f
  405d1e:	d063      	beq.n	405de8 <m2m_wifi_cb+0xe8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_IP_CONFLICT)
  405d20:	2834      	cmp	r0, #52	; 0x34
  405d22:	d076      	beq.n	405e12 <m2m_wifi_cb+0x112>
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);

		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_DONE)
  405d24:	2811      	cmp	r0, #17
  405d26:	f000 8093 	beq.w	405e50 <m2m_wifi_cb+0x150>
			gu8ChNum = strState.u8NumofCh;
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_SCAN_RESULT)
  405d2a:	2813      	cmp	r0, #19
  405d2c:	f000 80a8 	beq.w	405e80 <m2m_wifi_cb+0x180>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CURRENT_RSSI)
  405d30:	2804      	cmp	r0, #4
  405d32:	f000 80b7 	beq.w	405ea4 <m2m_wifi_cb+0x1a4>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
		}
	}
	else if (u8OpCode == M2M_WIFI_RESP_CLIENT_INFO)
  405d36:	2865      	cmp	r0, #101	; 0x65
  405d38:	f000 80c6 	beq.w	405ec8 <m2m_wifi_cb+0x1c8>
		{
			if (gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_PROVISION_INFO)
  405d3c:	2809      	cmp	r0, #9
  405d3e:	f000 80d5 	beq.w	405eec <m2m_wifi_cb+0x1ec>
		{
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
		}
	}
	else if(u8OpCode == M2M_WIFI_RESP_DEFAULT_CONNECT)
  405d42:	282a      	cmp	r0, #42	; 0x2a
  405d44:	f000 80e4 	beq.w	405f10 <m2m_wifi_cb+0x210>
			if(gpfAppWifiCb)
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
		}
	}
	
	else if(u8OpCode == M2M_WIFI_RESP_GET_PRNG)
  405d48:	2820      	cmp	r0, #32
  405d4a:	f000 80f3 	beq.w	405f34 <m2m_wifi_cb+0x234>
		}
	}
#endif
	else
	{
		M2M_ERR("REQ Not defined %d\n",u8OpCode);
  405d4e:	f44f 7295 	mov.w	r2, #298	; 0x12a
  405d52:	4986      	ldr	r1, [pc, #536]	; (405f6c <m2m_wifi_cb+0x26c>)
  405d54:	4886      	ldr	r0, [pc, #536]	; (405f70 <m2m_wifi_cb+0x270>)
  405d56:	4d87      	ldr	r5, [pc, #540]	; (405f74 <m2m_wifi_cb+0x274>)
  405d58:	47a8      	blx	r5
  405d5a:	4621      	mov	r1, r4
  405d5c:	4886      	ldr	r0, [pc, #536]	; (405f78 <m2m_wifi_cb+0x278>)
  405d5e:	47a8      	blx	r5
  405d60:	4886      	ldr	r0, [pc, #536]	; (405f7c <m2m_wifi_cb+0x27c>)
  405d62:	47a8      	blx	r5
	}
}
  405d64:	b01f      	add	sp, #124	; 0x7c
  405d66:	bd30      	pop	{r4, r5, pc}
		if (hif_receive(u32Addr, (uint8*) &strState,sizeof(tstrM2mWifiStateChanged), 0) == M2M_SUCCESS)
  405d68:	2300      	movs	r3, #0
  405d6a:	2204      	movs	r2, #4
  405d6c:	a903      	add	r1, sp, #12
  405d6e:	4628      	mov	r0, r5
  405d70:	4c83      	ldr	r4, [pc, #524]	; (405f80 <m2m_wifi_cb+0x280>)
  405d72:	47a0      	blx	r4
  405d74:	2800      	cmp	r0, #0
  405d76:	d1f5      	bne.n	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405d78:	4b82      	ldr	r3, [pc, #520]	; (405f84 <m2m_wifi_cb+0x284>)
  405d7a:	681b      	ldr	r3, [r3, #0]
  405d7c:	2b00      	cmp	r3, #0
  405d7e:	d0f1      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CON_STATE_CHANGED, &strState);
  405d80:	a903      	add	r1, sp, #12
  405d82:	202c      	movs	r0, #44	; 0x2c
  405d84:	4798      	blx	r3
  405d86:	e7ed      	b.n	405d64 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8*) &strSysTime,sizeof(tstrSystemTime), 0) == M2M_SUCCESS)
  405d88:	2300      	movs	r3, #0
  405d8a:	2208      	movs	r2, #8
  405d8c:	a903      	add	r1, sp, #12
  405d8e:	4628      	mov	r0, r5
  405d90:	4c7b      	ldr	r4, [pc, #492]	; (405f80 <m2m_wifi_cb+0x280>)
  405d92:	47a0      	blx	r4
  405d94:	2800      	cmp	r0, #0
  405d96:	d1e5      	bne.n	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405d98:	4b7a      	ldr	r3, [pc, #488]	; (405f84 <m2m_wifi_cb+0x284>)
  405d9a:	681b      	ldr	r3, [r3, #0]
  405d9c:	2b00      	cmp	r3, #0
  405d9e:	d0e1      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_GET_SYS_TIME, &strSysTime);
  405da0:	a903      	add	r1, sp, #12
  405da2:	201b      	movs	r0, #27
  405da4:	4798      	blx	r3
  405da6:	e7dd      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strConnInfo, sizeof(tstrM2MConnInfo), 1) == M2M_SUCCESS)
  405da8:	2301      	movs	r3, #1
  405daa:	2230      	movs	r2, #48	; 0x30
  405dac:	a903      	add	r1, sp, #12
  405dae:	4628      	mov	r0, r5
  405db0:	4c73      	ldr	r4, [pc, #460]	; (405f80 <m2m_wifi_cb+0x280>)
  405db2:	47a0      	blx	r4
  405db4:	2800      	cmp	r0, #0
  405db6:	d1d5      	bne.n	405d64 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  405db8:	4b72      	ldr	r3, [pc, #456]	; (405f84 <m2m_wifi_cb+0x284>)
  405dba:	681b      	ldr	r3, [r3, #0]
  405dbc:	2b00      	cmp	r3, #0
  405dbe:	d0d1      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CONN_INFO, &strConnInfo);
  405dc0:	a903      	add	r1, sp, #12
  405dc2:	2006      	movs	r0, #6
  405dc4:	4798      	blx	r3
  405dc6:	e7cd      	b.n	405d64 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, (uint8 *)&strIpConfig, sizeof(tstrM2MIPConfig), 0) == M2M_SUCCESS)
  405dc8:	2300      	movs	r3, #0
  405dca:	2210      	movs	r2, #16
  405dcc:	a903      	add	r1, sp, #12
  405dce:	4628      	mov	r0, r5
  405dd0:	4c6b      	ldr	r4, [pc, #428]	; (405f80 <m2m_wifi_cb+0x280>)
  405dd2:	47a0      	blx	r4
  405dd4:	2800      	cmp	r0, #0
  405dd6:	d1c5      	bne.n	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405dd8:	4b6a      	ldr	r3, [pc, #424]	; (405f84 <m2m_wifi_cb+0x284>)
  405dda:	681b      	ldr	r3, [r3, #0]
  405ddc:	2b00      	cmp	r3, #0
  405dde:	d0c1      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_DHCP_CONF, (uint8 *)&strIpConfig);
  405de0:	a903      	add	r1, sp, #12
  405de2:	2032      	movs	r0, #50	; 0x32
  405de4:	4798      	blx	r3
  405de6:	e7bd      	b.n	405d64 <m2m_wifi_cb+0x64>
		m2m_memset((uint8*)&strWps,0,sizeof(tstrM2MWPSInfo));
  405de8:	2264      	movs	r2, #100	; 0x64
  405dea:	2100      	movs	r1, #0
  405dec:	a803      	add	r0, sp, #12
  405dee:	4b66      	ldr	r3, [pc, #408]	; (405f88 <m2m_wifi_cb+0x288>)
  405df0:	4798      	blx	r3
		if(hif_receive(u32Addr, (uint8*)&strWps, sizeof(tstrM2MWPSInfo), 0) == M2M_SUCCESS)
  405df2:	2300      	movs	r3, #0
  405df4:	2264      	movs	r2, #100	; 0x64
  405df6:	a903      	add	r1, sp, #12
  405df8:	4628      	mov	r0, r5
  405dfa:	4c61      	ldr	r4, [pc, #388]	; (405f80 <m2m_wifi_cb+0x280>)
  405dfc:	47a0      	blx	r4
  405dfe:	2800      	cmp	r0, #0
  405e00:	d1b0      	bne.n	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405e02:	4b60      	ldr	r3, [pc, #384]	; (405f84 <m2m_wifi_cb+0x284>)
  405e04:	681b      	ldr	r3, [r3, #0]
  405e06:	2b00      	cmp	r3, #0
  405e08:	d0ac      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_REQ_WPS, &strWps);
  405e0a:	a903      	add	r1, sp, #12
  405e0c:	202f      	movs	r0, #47	; 0x2f
  405e0e:	4798      	blx	r3
  405e10:	e7a8      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8 *)&u32ConflictedIP, sizeof(u32ConflictedIP), 0) == M2M_SUCCESS)
  405e12:	2300      	movs	r3, #0
  405e14:	2204      	movs	r2, #4
  405e16:	a903      	add	r1, sp, #12
  405e18:	4628      	mov	r0, r5
  405e1a:	4c59      	ldr	r4, [pc, #356]	; (405f80 <m2m_wifi_cb+0x280>)
  405e1c:	47a0      	blx	r4
  405e1e:	2800      	cmp	r0, #0
  405e20:	d1a0      	bne.n	405d64 <m2m_wifi_cb+0x64>
			M2M_INFO("Conflicted IP \" %u.%u.%u.%u \" \n", 
  405e22:	485a      	ldr	r0, [pc, #360]	; (405f8c <m2m_wifi_cb+0x28c>)
  405e24:	4c53      	ldr	r4, [pc, #332]	; (405f74 <m2m_wifi_cb+0x274>)
  405e26:	47a0      	blx	r4
  405e28:	9903      	ldr	r1, [sp, #12]
  405e2a:	b2cb      	uxtb	r3, r1
  405e2c:	9300      	str	r3, [sp, #0]
  405e2e:	f3c1 2307 	ubfx	r3, r1, #8, #8
  405e32:	f3c1 4207 	ubfx	r2, r1, #16, #8
  405e36:	0e09      	lsrs	r1, r1, #24
  405e38:	4855      	ldr	r0, [pc, #340]	; (405f90 <m2m_wifi_cb+0x290>)
  405e3a:	47a0      	blx	r4
  405e3c:	484f      	ldr	r0, [pc, #316]	; (405f7c <m2m_wifi_cb+0x27c>)
  405e3e:	47a0      	blx	r4
			if (gpfAppWifiCb)
  405e40:	4b50      	ldr	r3, [pc, #320]	; (405f84 <m2m_wifi_cb+0x284>)
  405e42:	681b      	ldr	r3, [r3, #0]
  405e44:	2b00      	cmp	r3, #0
  405e46:	d08d      	beq.n	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_IP_CONFLICT, NULL);
  405e48:	2100      	movs	r1, #0
  405e4a:	2034      	movs	r0, #52	; 0x34
  405e4c:	4798      	blx	r3
  405e4e:	e789      	b.n	405d64 <m2m_wifi_cb+0x64>
		gu8scanInProgress = 0;
  405e50:	2300      	movs	r3, #0
  405e52:	4a50      	ldr	r2, [pc, #320]	; (405f94 <m2m_wifi_cb+0x294>)
  405e54:	7013      	strb	r3, [r2, #0]
		if(hif_receive(u32Addr, (uint8*)&strState, sizeof(tstrM2mScanDone), 0) == M2M_SUCCESS)
  405e56:	2204      	movs	r2, #4
  405e58:	a903      	add	r1, sp, #12
  405e5a:	4628      	mov	r0, r5
  405e5c:	4c48      	ldr	r4, [pc, #288]	; (405f80 <m2m_wifi_cb+0x280>)
  405e5e:	47a0      	blx	r4
  405e60:	2800      	cmp	r0, #0
  405e62:	f47f af7f 	bne.w	405d64 <m2m_wifi_cb+0x64>
			gu8ChNum = strState.u8NumofCh;
  405e66:	f89d 200c 	ldrb.w	r2, [sp, #12]
  405e6a:	4b4b      	ldr	r3, [pc, #300]	; (405f98 <m2m_wifi_cb+0x298>)
  405e6c:	701a      	strb	r2, [r3, #0]
			if (gpfAppWifiCb)
  405e6e:	4b45      	ldr	r3, [pc, #276]	; (405f84 <m2m_wifi_cb+0x284>)
  405e70:	681b      	ldr	r3, [r3, #0]
  405e72:	2b00      	cmp	r3, #0
  405e74:	f43f af76 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_DONE, &strState);
  405e78:	a903      	add	r1, sp, #12
  405e7a:	2011      	movs	r0, #17
  405e7c:	4798      	blx	r3
  405e7e:	e771      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strScanResult, sizeof(tstrM2mWifiscanResult), 0) == M2M_SUCCESS)
  405e80:	2300      	movs	r3, #0
  405e82:	222c      	movs	r2, #44	; 0x2c
  405e84:	a903      	add	r1, sp, #12
  405e86:	4628      	mov	r0, r5
  405e88:	4c3d      	ldr	r4, [pc, #244]	; (405f80 <m2m_wifi_cb+0x280>)
  405e8a:	47a0      	blx	r4
  405e8c:	2800      	cmp	r0, #0
  405e8e:	f47f af69 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405e92:	4b3c      	ldr	r3, [pc, #240]	; (405f84 <m2m_wifi_cb+0x284>)
  405e94:	681b      	ldr	r3, [r3, #0]
  405e96:	2b00      	cmp	r3, #0
  405e98:	f43f af64 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_SCAN_RESULT, &strScanResult);
  405e9c:	a903      	add	r1, sp, #12
  405e9e:	2013      	movs	r0, #19
  405ea0:	4798      	blx	r3
  405ea2:	e75f      	b.n	405d64 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  405ea4:	2300      	movs	r3, #0
  405ea6:	2204      	movs	r2, #4
  405ea8:	a91c      	add	r1, sp, #112	; 0x70
  405eaa:	4628      	mov	r0, r5
  405eac:	4c34      	ldr	r4, [pc, #208]	; (405f80 <m2m_wifi_cb+0x280>)
  405eae:	47a0      	blx	r4
  405eb0:	2800      	cmp	r0, #0
  405eb2:	f47f af57 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405eb6:	4b33      	ldr	r3, [pc, #204]	; (405f84 <m2m_wifi_cb+0x284>)
  405eb8:	681b      	ldr	r3, [r3, #0]
  405eba:	2b00      	cmp	r3, #0
  405ebc:	f43f af52 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CURRENT_RSSI, rx_buf);
  405ec0:	a91c      	add	r1, sp, #112	; 0x70
  405ec2:	2004      	movs	r0, #4
  405ec4:	4798      	blx	r3
  405ec6:	e74d      	b.n	405d64 <m2m_wifi_cb+0x64>
		if (hif_receive(u32Addr, rx_buf, 4, 0) == M2M_SUCCESS)
  405ec8:	2300      	movs	r3, #0
  405eca:	2204      	movs	r2, #4
  405ecc:	a91c      	add	r1, sp, #112	; 0x70
  405ece:	4628      	mov	r0, r5
  405ed0:	4c2b      	ldr	r4, [pc, #172]	; (405f80 <m2m_wifi_cb+0x280>)
  405ed2:	47a0      	blx	r4
  405ed4:	2800      	cmp	r0, #0
  405ed6:	f47f af45 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if (gpfAppWifiCb)
  405eda:	4b2a      	ldr	r3, [pc, #168]	; (405f84 <m2m_wifi_cb+0x284>)
  405edc:	681b      	ldr	r3, [r3, #0]
  405ede:	2b00      	cmp	r3, #0
  405ee0:	f43f af40 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_CLIENT_INFO, rx_buf);
  405ee4:	a91c      	add	r1, sp, #112	; 0x70
  405ee6:	2065      	movs	r0, #101	; 0x65
  405ee8:	4798      	blx	r3
  405eea:	e73b      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strProvInfo, sizeof(tstrM2MProvisionInfo), 1) == M2M_SUCCESS)
  405eec:	2301      	movs	r3, #1
  405eee:	2264      	movs	r2, #100	; 0x64
  405ef0:	a903      	add	r1, sp, #12
  405ef2:	4628      	mov	r0, r5
  405ef4:	4c22      	ldr	r4, [pc, #136]	; (405f80 <m2m_wifi_cb+0x280>)
  405ef6:	47a0      	blx	r4
  405ef8:	2800      	cmp	r0, #0
  405efa:	f47f af33 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  405efe:	4b21      	ldr	r3, [pc, #132]	; (405f84 <m2m_wifi_cb+0x284>)
  405f00:	681b      	ldr	r3, [r3, #0]
  405f02:	2b00      	cmp	r3, #0
  405f04:	f43f af2e 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_PROVISION_INFO, &strProvInfo);
  405f08:	a903      	add	r1, sp, #12
  405f0a:	2009      	movs	r0, #9
  405f0c:	4798      	blx	r3
  405f0e:	e729      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strResp, sizeof(tstrM2MDefaultConnResp), 1) == M2M_SUCCESS)
  405f10:	2301      	movs	r3, #1
  405f12:	2204      	movs	r2, #4
  405f14:	a903      	add	r1, sp, #12
  405f16:	4628      	mov	r0, r5
  405f18:	4c19      	ldr	r4, [pc, #100]	; (405f80 <m2m_wifi_cb+0x280>)
  405f1a:	47a0      	blx	r4
  405f1c:	2800      	cmp	r0, #0
  405f1e:	f47f af21 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if(gpfAppWifiCb)
  405f22:	4b18      	ldr	r3, [pc, #96]	; (405f84 <m2m_wifi_cb+0x284>)
  405f24:	681b      	ldr	r3, [r3, #0]
  405f26:	2b00      	cmp	r3, #0
  405f28:	f43f af1c 	beq.w	405d64 <m2m_wifi_cb+0x64>
				gpfAppWifiCb(M2M_WIFI_RESP_DEFAULT_CONNECT, &strResp);
  405f2c:	a903      	add	r1, sp, #12
  405f2e:	202a      	movs	r0, #42	; 0x2a
  405f30:	4798      	blx	r3
  405f32:	e717      	b.n	405d64 <m2m_wifi_cb+0x64>
		if(hif_receive(u32Addr, (uint8*)&strPrng,sizeof(tstrPrng), 0) == M2M_SUCCESS)
  405f34:	2300      	movs	r3, #0
  405f36:	2208      	movs	r2, #8
  405f38:	a903      	add	r1, sp, #12
  405f3a:	4628      	mov	r0, r5
  405f3c:	4c10      	ldr	r4, [pc, #64]	; (405f80 <m2m_wifi_cb+0x280>)
  405f3e:	47a0      	blx	r4
  405f40:	2800      	cmp	r0, #0
  405f42:	f47f af0f 	bne.w	405d64 <m2m_wifi_cb+0x64>
			if(hif_receive(u32Addr + sizeof(tstrPrng),strPrng.pu8RngBuff,strPrng.u16PrngSize, 1) == M2M_SUCCESS)
  405f46:	2301      	movs	r3, #1
  405f48:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  405f4c:	9903      	ldr	r1, [sp, #12]
  405f4e:	f105 0008 	add.w	r0, r5, #8
  405f52:	47a0      	blx	r4
  405f54:	2800      	cmp	r0, #0
  405f56:	f47f af05 	bne.w	405d64 <m2m_wifi_cb+0x64>
				if(gpfAppWifiCb)
  405f5a:	4b0a      	ldr	r3, [pc, #40]	; (405f84 <m2m_wifi_cb+0x284>)
  405f5c:	681b      	ldr	r3, [r3, #0]
  405f5e:	2b00      	cmp	r3, #0
  405f60:	f43f af00 	beq.w	405d64 <m2m_wifi_cb+0x64>
					gpfAppWifiCb(M2M_WIFI_RESP_GET_PRNG,&strPrng);
  405f64:	a903      	add	r1, sp, #12
  405f66:	2020      	movs	r0, #32
  405f68:	4798      	blx	r3
  405f6a:	e6fb      	b.n	405d64 <m2m_wifi_cb+0x64>
  405f6c:	004110e4 	.word	0x004110e4
  405f70:	00410e44 	.word	0x00410e44
  405f74:	0040992d 	.word	0x0040992d
  405f78:	00411140 	.word	0x00411140
  405f7c:	00411b88 	.word	0x00411b88
  405f80:	00405b0d 	.word	0x00405b0d
  405f84:	2040c3e4 	.word	0x2040c3e4
  405f88:	004054b9 	.word	0x004054b9
  405f8c:	00411114 	.word	0x00411114
  405f90:	00411120 	.word	0x00411120
  405f94:	2040c3e9 	.word	0x2040c3e9
  405f98:	2040c3e8 	.word	0x2040c3e8

00405f9c <m2m_wifi_init>:
	}	
	return s8Ret;
}

sint8 m2m_wifi_init(tstrWifiInitParam * param)
{
  405f9c:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f9e:	b08b      	sub	sp, #44	; 0x2c
	tstrM2mRev strtmp;
	sint8 ret = M2M_SUCCESS;
	uint8 u8WifiMode = M2M_WIFI_MODE_NORMAL;
  405fa0:	2301      	movs	r3, #1
  405fa2:	f88d 3007 	strb.w	r3, [sp, #7]
	
	if(param == NULL) {
  405fa6:	2800      	cmp	r0, #0
  405fa8:	d050      	beq.n	40604c <m2m_wifi_init+0xb0>
		ret = M2M_ERR_FAIL;
		goto _EXIT0;
	}
	
	gpfAppWifiCb = param->pfAppWifiCb;
  405faa:	6802      	ldr	r2, [r0, #0]
  405fac:	4b29      	ldr	r3, [pc, #164]	; (406054 <m2m_wifi_init+0xb8>)
  405fae:	601a      	str	r2, [r3, #0]
#endif /* ETH_MODE */

#ifdef CONF_MGMT
	gpfAppMonCb  = param->pfAppMonCb;
#endif
	gu8scanInProgress = 0;
  405fb0:	2200      	movs	r2, #0
  405fb2:	4b29      	ldr	r3, [pc, #164]	; (406058 <m2m_wifi_init+0xbc>)
  405fb4:	701a      	strb	r2, [r3, #0]
	/* Apply device specific initialization. */
	ret = nm_drv_init(&u8WifiMode);
  405fb6:	f10d 0007 	add.w	r0, sp, #7
  405fba:	4b28      	ldr	r3, [pc, #160]	; (40605c <m2m_wifi_init+0xc0>)
  405fbc:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT0;
  405fbe:	4604      	mov	r4, r0
  405fc0:	b110      	cbz	r0, 405fc8 <m2m_wifi_init+0x2c>

_EXIT1:
	nm_drv_deinit(NULL);
_EXIT0:
	return ret;
}
  405fc2:	4620      	mov	r0, r4
  405fc4:	b00b      	add	sp, #44	; 0x2c
  405fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
	ret = hif_init(NULL);
  405fc8:	4b25      	ldr	r3, [pc, #148]	; (406060 <m2m_wifi_init+0xc4>)
  405fca:	4798      	blx	r3
	if(ret != M2M_SUCCESS) 	goto _EXIT1;
  405fcc:	4604      	mov	r4, r0
  405fce:	2800      	cmp	r0, #0
  405fd0:	d138      	bne.n	406044 <m2m_wifi_init+0xa8>
	hif_register_cb(M2M_REQ_GROUP_WIFI,m2m_wifi_cb);
  405fd2:	4924      	ldr	r1, [pc, #144]	; (406064 <m2m_wifi_init+0xc8>)
  405fd4:	2001      	movs	r0, #1
  405fd6:	4b24      	ldr	r3, [pc, #144]	; (406068 <m2m_wifi_init+0xcc>)
  405fd8:	4798      	blx	r3
	ret = nm_get_firmware_info(&strtmp);
  405fda:	a802      	add	r0, sp, #8
  405fdc:	4b23      	ldr	r3, [pc, #140]	; (40606c <m2m_wifi_init+0xd0>)
  405fde:	4798      	blx	r3
  405fe0:	4604      	mov	r4, r0
	M2M_INFO("Firmware ver   : %u.%u.%u\n", strtmp.u8FirmwareMajor, strtmp.u8FirmwareMinor, strtmp.u8FirmwarePatch);
  405fe2:	4f23      	ldr	r7, [pc, #140]	; (406070 <m2m_wifi_init+0xd4>)
  405fe4:	4638      	mov	r0, r7
  405fe6:	4d23      	ldr	r5, [pc, #140]	; (406074 <m2m_wifi_init+0xd8>)
  405fe8:	47a8      	blx	r5
  405fea:	f89d 300e 	ldrb.w	r3, [sp, #14]
  405fee:	f89d 200d 	ldrb.w	r2, [sp, #13]
  405ff2:	f89d 100c 	ldrb.w	r1, [sp, #12]
  405ff6:	4820      	ldr	r0, [pc, #128]	; (406078 <m2m_wifi_init+0xdc>)
  405ff8:	47a8      	blx	r5
  405ffa:	4e20      	ldr	r6, [pc, #128]	; (40607c <m2m_wifi_init+0xe0>)
  405ffc:	4630      	mov	r0, r6
  405ffe:	47a8      	blx	r5
	M2M_INFO("Min driver ver : %u.%u.%u\n", strtmp.u8DriverMajor, strtmp.u8DriverMinor, strtmp.u8DriverPatch);
  406000:	4638      	mov	r0, r7
  406002:	47a8      	blx	r5
  406004:	f89d 3011 	ldrb.w	r3, [sp, #17]
  406008:	f89d 2010 	ldrb.w	r2, [sp, #16]
  40600c:	f89d 100f 	ldrb.w	r1, [sp, #15]
  406010:	481b      	ldr	r0, [pc, #108]	; (406080 <m2m_wifi_init+0xe4>)
  406012:	47a8      	blx	r5
  406014:	4630      	mov	r0, r6
  406016:	47a8      	blx	r5
	M2M_INFO("Curr driver ver: %u.%u.%u\n", M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
  406018:	4638      	mov	r0, r7
  40601a:	47a8      	blx	r5
  40601c:	2300      	movs	r3, #0
  40601e:	2203      	movs	r2, #3
  406020:	2113      	movs	r1, #19
  406022:	4818      	ldr	r0, [pc, #96]	; (406084 <m2m_wifi_init+0xe8>)
  406024:	47a8      	blx	r5
  406026:	4630      	mov	r0, r6
  406028:	47a8      	blx	r5
	if(M2M_ERR_FW_VER_MISMATCH == ret)
  40602a:	f114 0f0d 	cmn.w	r4, #13
  40602e:	d1c8      	bne.n	405fc2 <m2m_wifi_init+0x26>
		M2M_ERR("Mismatch Firmawre Version\n");
  406030:	f240 12d5 	movw	r2, #469	; 0x1d5
  406034:	4914      	ldr	r1, [pc, #80]	; (406088 <m2m_wifi_init+0xec>)
  406036:	4815      	ldr	r0, [pc, #84]	; (40608c <m2m_wifi_init+0xf0>)
  406038:	47a8      	blx	r5
  40603a:	4815      	ldr	r0, [pc, #84]	; (406090 <m2m_wifi_init+0xf4>)
  40603c:	47a8      	blx	r5
  40603e:	4630      	mov	r0, r6
  406040:	47a8      	blx	r5
  406042:	e7be      	b.n	405fc2 <m2m_wifi_init+0x26>
	nm_drv_deinit(NULL);
  406044:	2000      	movs	r0, #0
  406046:	4b13      	ldr	r3, [pc, #76]	; (406094 <m2m_wifi_init+0xf8>)
  406048:	4798      	blx	r3
  40604a:	e7ba      	b.n	405fc2 <m2m_wifi_init+0x26>
		ret = M2M_ERR_FAIL;
  40604c:	f06f 040b 	mvn.w	r4, #11
  406050:	e7b7      	b.n	405fc2 <m2m_wifi_init+0x26>
  406052:	bf00      	nop
  406054:	2040c3e4 	.word	0x2040c3e4
  406058:	2040c3e9 	.word	0x2040c3e9
  40605c:	00406991 	.word	0x00406991
  406060:	00405cb1 	.word	0x00405cb1
  406064:	00405d01 	.word	0x00405d01
  406068:	00405c21 	.word	0x00405c21
  40606c:	004068e1 	.word	0x004068e1
  406070:	00411114 	.word	0x00411114
  406074:	0040992d 	.word	0x0040992d
  406078:	00411200 	.word	0x00411200
  40607c:	00411b88 	.word	0x00411b88
  406080:	0041121c 	.word	0x0041121c
  406084:	00411238 	.word	0x00411238
  406088:	004110f0 	.word	0x004110f0
  40608c:	00410e44 	.word	0x00410e44
  406090:	00411254 	.word	0x00411254
  406094:	00406a5d 	.word	0x00406a5d

00406098 <m2m_wifi_handle_events>:
	return M2M_SUCCESS;
}


sint8 m2m_wifi_handle_events(void * arg)
{
  406098:	b508      	push	{r3, lr}
	return hif_handle_isr();
  40609a:	4b01      	ldr	r3, [pc, #4]	; (4060a0 <m2m_wifi_handle_events+0x8>)
  40609c:	4798      	blx	r3
}
  40609e:	bd08      	pop	{r3, pc}
  4060a0:	004057fd 	.word	0x004057fd

004060a4 <m2m_wifi_connect_sc>:
sint8 m2m_wifi_connect(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch)
{
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
}
sint8 m2m_wifi_connect_sc(char *pcSsid, uint8 u8SsidLen, uint8 u8SecType, void *pvAuthInfo, uint16 u16Ch, uint8 u8NoSaveCred)
{
  4060a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4060a8:	b0a0      	sub	sp, #128	; 0x80
  4060aa:	4680      	mov	r8, r0
  4060ac:	460d      	mov	r5, r1
  4060ae:	4614      	mov	r4, r2
  4060b0:	461e      	mov	r6, r3
  4060b2:	f8bd 7098 	ldrh.w	r7, [sp, #152]	; 0x98
	sint8				ret = M2M_SUCCESS;
	tstrM2mWifiConnect	strConnect;
	tstrM2MWifiSecInfo	*pstrAuthInfo;

	if(u8SecType != M2M_WIFI_SEC_OPEN)
  4060b6:	2a01      	cmp	r2, #1
  4060b8:	d003      	beq.n	4060c2 <m2m_wifi_connect_sc+0x1e>
	{
		if(pvAuthInfo == NULL)
  4060ba:	2b00      	cmp	r3, #0
  4060bc:	d037      	beq.n	40612e <m2m_wifi_connect_sc+0x8a>
		{
			M2M_ERR("Key is not valid\n");
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  4060be:	2a02      	cmp	r2, #2
  4060c0:	d042      	beq.n	406148 <m2m_wifi_connect_sc+0xa4>
				}
				i++;
			}
		}
	}
	if((u8SsidLen<=0)||(u8SsidLen>=M2M_MAX_SSID_LEN))
  4060c2:	1e6b      	subs	r3, r5, #1
  4060c4:	b2db      	uxtb	r3, r3
  4060c6:	2b1f      	cmp	r3, #31
  4060c8:	d875      	bhi.n	4061b6 <m2m_wifi_connect_sc+0x112>
		goto ERR1;
	}

	if(u16Ch>M2M_WIFI_CH_14)
	{
		if(u16Ch!=M2M_WIFI_CH_ALL)
  4060ca:	2fff      	cmp	r7, #255	; 0xff
  4060cc:	d001      	beq.n	4060d2 <m2m_wifi_connect_sc+0x2e>
  4060ce:	2f0d      	cmp	r7, #13
  4060d0:	d87e      	bhi.n	4061d0 <m2m_wifi_connect_sc+0x12c>
			goto ERR1;
		}
	}


	m2m_memcpy(strConnect.au8SSID, (uint8*)pcSsid, u8SsidLen);
  4060d2:	462a      	mov	r2, r5
  4060d4:	4641      	mov	r1, r8
  4060d6:	f10d 005a 	add.w	r0, sp, #90	; 0x5a
  4060da:	4b77      	ldr	r3, [pc, #476]	; (4062b8 <m2m_wifi_connect_sc+0x214>)
  4060dc:	4798      	blx	r3
	strConnect.au8SSID[u8SsidLen]	= 0;
  4060de:	ab20      	add	r3, sp, #128	; 0x80
  4060e0:	441d      	add	r5, r3
  4060e2:	2300      	movs	r3, #0
  4060e4:	f805 3c26 	strb.w	r3, [r5, #-38]
	strConnect.u16Ch				= NM_BSP_B_L_16(u16Ch);
  4060e8:	f8ad 7058 	strh.w	r7, [sp, #88]	; 0x58
	/* Credentials will be Not be saved if u8NoSaveCred is set */ 
	strConnect.u8NoSaveCred 			= u8NoSaveCred ? 1:0;
  4060ec:	f89d 309c 	ldrb.w	r3, [sp, #156]	; 0x9c
  4060f0:	3300      	adds	r3, #0
  4060f2:	bf18      	it	ne
  4060f4:	2301      	movne	r3, #1
  4060f6:	f88d 307b 	strb.w	r3, [sp, #123]	; 0x7b
	pstrAuthInfo = &strConnect.strSec;
	pstrAuthInfo->u8SecType		= u8SecType;
  4060fa:	f88d 4055 	strb.w	r4, [sp, #85]	; 0x55

	if(u8SecType == M2M_WIFI_SEC_WEP)
  4060fe:	2c03      	cmp	r4, #3
  406100:	d073      	beq.n	4061ea <m2m_wifi_connect_sc+0x146>
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;

	}


	else if(u8SecType == M2M_WIFI_SEC_WPA_PSK)
  406102:	2c02      	cmp	r4, #2
  406104:	f000 80aa 	beq.w	40625c <m2m_wifi_connect_sc+0x1b8>
			ret = M2M_ERR_FAIL;
			goto ERR1;
		}
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
	}
	else if(u8SecType == M2M_WIFI_SEC_802_1X)
  406108:	2c04      	cmp	r4, #4
  40610a:	f000 80c1 	beq.w	406290 <m2m_wifi_connect_sc+0x1ec>
	{
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
	}
	else if(u8SecType == M2M_WIFI_SEC_OPEN)
  40610e:	2c01      	cmp	r4, #1
  406110:	f040 80c4 	bne.w	40629c <m2m_wifi_connect_sc+0x1f8>
		M2M_ERR("undefined sec type\n");
		ret = M2M_ERR_FAIL;
		goto ERR1;
	}

	ret = hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_CONNECT, (uint8*)&strConnect, sizeof(tstrM2mWifiConnect),NULL, 0,0);
  406114:	2300      	movs	r3, #0
  406116:	9302      	str	r3, [sp, #8]
  406118:	9301      	str	r3, [sp, #4]
  40611a:	9300      	str	r3, [sp, #0]
  40611c:	236c      	movs	r3, #108	; 0x6c
  40611e:	aa05      	add	r2, sp, #20
  406120:	2128      	movs	r1, #40	; 0x28
  406122:	2001      	movs	r0, #1
  406124:	4c65      	ldr	r4, [pc, #404]	; (4062bc <m2m_wifi_connect_sc+0x218>)
  406126:	47a0      	blx	r4

ERR1:
	return ret;
}
  406128:	b020      	add	sp, #128	; 0x80
  40612a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			M2M_ERR("Key is not valid\n");
  40612e:	f240 2203 	movw	r2, #515	; 0x203
  406132:	4963      	ldr	r1, [pc, #396]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  406134:	4863      	ldr	r0, [pc, #396]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  406136:	4c64      	ldr	r4, [pc, #400]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  406138:	47a0      	blx	r4
  40613a:	4864      	ldr	r0, [pc, #400]	; (4062cc <m2m_wifi_connect_sc+0x228>)
  40613c:	47a0      	blx	r4
  40613e:	4864      	ldr	r0, [pc, #400]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  406140:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  406142:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  406146:	e7ef      	b.n	406128 <m2m_wifi_connect_sc+0x84>
		if((u8SecType == M2M_WIFI_SEC_WPA_PSK) && (m2m_strlen(pvAuthInfo) == (M2M_MAX_PSK_LEN-1)))
  406148:	4618      	mov	r0, r3
  40614a:	4b62      	ldr	r3, [pc, #392]	; (4062d4 <m2m_wifi_connect_sc+0x230>)
  40614c:	4798      	blx	r3
  40614e:	2840      	cmp	r0, #64	; 0x40
  406150:	d1b7      	bne.n	4060c2 <m2m_wifi_connect_sc+0x1e>
				if(pu8Psk[i]<'0' || (pu8Psk[i]>'9' && pu8Psk[i] < 'A')|| (pu8Psk[i]>'F' && pu8Psk[i] < 'a') || pu8Psk[i] > 'f')
  406152:	7833      	ldrb	r3, [r6, #0]
  406154:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  406158:	b2d2      	uxtb	r2, r2
  40615a:	2a06      	cmp	r2, #6
  40615c:	d91e      	bls.n	40619c <m2m_wifi_connect_sc+0xf8>
  40615e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406162:	b2d2      	uxtb	r2, r2
  406164:	2a36      	cmp	r2, #54	; 0x36
  406166:	d819      	bhi.n	40619c <m2m_wifi_connect_sc+0xf8>
  406168:	3b47      	subs	r3, #71	; 0x47
  40616a:	b2db      	uxtb	r3, r3
  40616c:	2b19      	cmp	r3, #25
  40616e:	d915      	bls.n	40619c <m2m_wifi_connect_sc+0xf8>
  406170:	4631      	mov	r1, r6
  406172:	f106 003f 	add.w	r0, r6, #63	; 0x3f
  406176:	f811 3f01 	ldrb.w	r3, [r1, #1]!
  40617a:	f1a3 023a 	sub.w	r2, r3, #58	; 0x3a
  40617e:	b2d2      	uxtb	r2, r2
  406180:	2a06      	cmp	r2, #6
  406182:	d90b      	bls.n	40619c <m2m_wifi_connect_sc+0xf8>
  406184:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
  406188:	b2d2      	uxtb	r2, r2
  40618a:	2a36      	cmp	r2, #54	; 0x36
  40618c:	d806      	bhi.n	40619c <m2m_wifi_connect_sc+0xf8>
  40618e:	3b47      	subs	r3, #71	; 0x47
  406190:	b2db      	uxtb	r3, r3
  406192:	2b19      	cmp	r3, #25
  406194:	d902      	bls.n	40619c <m2m_wifi_connect_sc+0xf8>
			while(i < (M2M_MAX_PSK_LEN-1))
  406196:	4288      	cmp	r0, r1
  406198:	d1ed      	bne.n	406176 <m2m_wifi_connect_sc+0xd2>
  40619a:	e792      	b.n	4060c2 <m2m_wifi_connect_sc+0x1e>
					M2M_ERR("Invalid Key\n");
  40619c:	f240 220f 	movw	r2, #527	; 0x20f
  4061a0:	4947      	ldr	r1, [pc, #284]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  4061a2:	4848      	ldr	r0, [pc, #288]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  4061a4:	4c48      	ldr	r4, [pc, #288]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  4061a6:	47a0      	blx	r4
  4061a8:	484b      	ldr	r0, [pc, #300]	; (4062d8 <m2m_wifi_connect_sc+0x234>)
  4061aa:	47a0      	blx	r4
  4061ac:	4848      	ldr	r0, [pc, #288]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  4061ae:	47a0      	blx	r4
					ret = M2M_ERR_FAIL;
  4061b0:	f06f 000b 	mvn.w	r0, #11
					goto ERR1;
  4061b4:	e7b8      	b.n	406128 <m2m_wifi_connect_sc+0x84>
		M2M_ERR("SSID LEN INVALID\n");
  4061b6:	f240 2219 	movw	r2, #537	; 0x219
  4061ba:	4941      	ldr	r1, [pc, #260]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  4061bc:	4841      	ldr	r0, [pc, #260]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  4061be:	4c42      	ldr	r4, [pc, #264]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  4061c0:	47a0      	blx	r4
  4061c2:	4846      	ldr	r0, [pc, #280]	; (4062dc <m2m_wifi_connect_sc+0x238>)
  4061c4:	47a0      	blx	r4
  4061c6:	4842      	ldr	r0, [pc, #264]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  4061c8:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  4061ca:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  4061ce:	e7ab      	b.n	406128 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("CH INVALID\n");
  4061d0:	f240 2222 	movw	r2, #546	; 0x222
  4061d4:	493a      	ldr	r1, [pc, #232]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  4061d6:	483b      	ldr	r0, [pc, #236]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  4061d8:	4c3b      	ldr	r4, [pc, #236]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  4061da:	47a0      	blx	r4
  4061dc:	4840      	ldr	r0, [pc, #256]	; (4062e0 <m2m_wifi_connect_sc+0x23c>)
  4061de:	47a0      	blx	r4
  4061e0:	483b      	ldr	r0, [pc, #236]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  4061e2:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  4061e4:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  4061e8:	e79e      	b.n	406128 <m2m_wifi_connect_sc+0x84>
		pstrWep->u8KeyIndx =pstrWepParams->u8KeyIndx-1;
  4061ea:	7833      	ldrb	r3, [r6, #0]
  4061ec:	3b01      	subs	r3, #1
  4061ee:	b2db      	uxtb	r3, r3
  4061f0:	f88d 3014 	strb.w	r3, [sp, #20]
		if(pstrWep->u8KeyIndx >= WEP_KEY_MAX_INDEX)
  4061f4:	2b03      	cmp	r3, #3
  4061f6:	d813      	bhi.n	406220 <m2m_wifi_connect_sc+0x17c>
		pstrWep->u8KeySz = pstrWepParams->u8KeySz-1;
  4061f8:	7872      	ldrb	r2, [r6, #1]
  4061fa:	1e53      	subs	r3, r2, #1
  4061fc:	f88d 3015 	strb.w	r3, [sp, #21]
		if ((pstrWep->u8KeySz != WEP_40_KEY_STRING_SIZE)&& (pstrWep->u8KeySz != WEP_104_KEY_STRING_SIZE))
  406200:	f002 03ef 	and.w	r3, r2, #239	; 0xef
  406204:	2b0b      	cmp	r3, #11
  406206:	d11a      	bne.n	40623e <m2m_wifi_connect_sc+0x19a>
		m2m_memcpy((uint8*)pstrWep->au8WepKey,(uint8*)pstrWepParams->au8WepKey, pstrWepParams->u8KeySz);
  406208:	1cb1      	adds	r1, r6, #2
  40620a:	f10d 0016 	add.w	r0, sp, #22
  40620e:	4b2a      	ldr	r3, [pc, #168]	; (4062b8 <m2m_wifi_connect_sc+0x214>)
  406210:	4798      	blx	r3
		pstrWep->au8WepKey[pstrWepParams->u8KeySz] = 0;
  406212:	7873      	ldrb	r3, [r6, #1]
  406214:	aa20      	add	r2, sp, #128	; 0x80
  406216:	4413      	add	r3, r2
  406218:	2200      	movs	r2, #0
  40621a:	f803 2c6a 	strb.w	r2, [r3, #-106]
  40621e:	e779      	b.n	406114 <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Invalid Wep key index %d\n", pstrWep->u8KeyIndx);
  406220:	f240 2239 	movw	r2, #569	; 0x239
  406224:	4926      	ldr	r1, [pc, #152]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  406226:	4827      	ldr	r0, [pc, #156]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  406228:	4c27      	ldr	r4, [pc, #156]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  40622a:	47a0      	blx	r4
  40622c:	f89d 1014 	ldrb.w	r1, [sp, #20]
  406230:	482c      	ldr	r0, [pc, #176]	; (4062e4 <m2m_wifi_connect_sc+0x240>)
  406232:	47a0      	blx	r4
  406234:	4826      	ldr	r0, [pc, #152]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  406236:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  406238:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40623c:	e774      	b.n	406128 <m2m_wifi_connect_sc+0x84>
			M2M_ERR("Invalid Wep key length %d\n", pstrWep->u8KeySz);
  40623e:	f44f 7210 	mov.w	r2, #576	; 0x240
  406242:	491f      	ldr	r1, [pc, #124]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  406244:	481f      	ldr	r0, [pc, #124]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  406246:	4c20      	ldr	r4, [pc, #128]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  406248:	47a0      	blx	r4
  40624a:	f89d 1015 	ldrb.w	r1, [sp, #21]
  40624e:	4826      	ldr	r0, [pc, #152]	; (4062e8 <m2m_wifi_connect_sc+0x244>)
  406250:	47a0      	blx	r4
  406252:	481f      	ldr	r0, [pc, #124]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  406254:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  406256:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40625a:	e765      	b.n	406128 <m2m_wifi_connect_sc+0x84>
		uint16	u16KeyLen = m2m_strlen((uint8*)pvAuthInfo);
  40625c:	4630      	mov	r0, r6
  40625e:	4b1d      	ldr	r3, [pc, #116]	; (4062d4 <m2m_wifi_connect_sc+0x230>)
  406260:	4798      	blx	r3
		if((u16KeyLen <= 0)||(u16KeyLen >= M2M_MAX_PSK_LEN))
  406262:	1e43      	subs	r3, r0, #1
  406264:	b29b      	uxth	r3, r3
  406266:	2b3f      	cmp	r3, #63	; 0x3f
  406268:	d805      	bhi.n	406276 <m2m_wifi_connect_sc+0x1d2>
		m2m_memcpy(pstrAuthInfo->uniAuth.au8PSK, (uint8*)pvAuthInfo, u16KeyLen + 1);
  40626a:	1c42      	adds	r2, r0, #1
  40626c:	4631      	mov	r1, r6
  40626e:	a805      	add	r0, sp, #20
  406270:	4b11      	ldr	r3, [pc, #68]	; (4062b8 <m2m_wifi_connect_sc+0x214>)
  406272:	4798      	blx	r3
  406274:	e74e      	b.n	406114 <m2m_wifi_connect_sc+0x70>
			M2M_ERR("Incorrect PSK key length\n");
  406276:	f240 224f 	movw	r2, #591	; 0x24f
  40627a:	4911      	ldr	r1, [pc, #68]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  40627c:	4811      	ldr	r0, [pc, #68]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  40627e:	4c12      	ldr	r4, [pc, #72]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  406280:	47a0      	blx	r4
  406282:	481a      	ldr	r0, [pc, #104]	; (4062ec <m2m_wifi_connect_sc+0x248>)
  406284:	47a0      	blx	r4
  406286:	4812      	ldr	r0, [pc, #72]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  406288:	47a0      	blx	r4
			ret = M2M_ERR_FAIL;
  40628a:	f06f 000b 	mvn.w	r0, #11
			goto ERR1;
  40628e:	e74b      	b.n	406128 <m2m_wifi_connect_sc+0x84>
		m2m_memcpy((uint8*)&pstrAuthInfo->uniAuth.strCred1x, (uint8*)pvAuthInfo, sizeof(tstr1xAuthCredentials));
  406290:	223e      	movs	r2, #62	; 0x3e
  406292:	4631      	mov	r1, r6
  406294:	a805      	add	r0, sp, #20
  406296:	4b08      	ldr	r3, [pc, #32]	; (4062b8 <m2m_wifi_connect_sc+0x214>)
  406298:	4798      	blx	r3
  40629a:	e73b      	b.n	406114 <m2m_wifi_connect_sc+0x70>
		M2M_ERR("undefined sec type\n");
  40629c:	f240 225f 	movw	r2, #607	; 0x25f
  4062a0:	4907      	ldr	r1, [pc, #28]	; (4062c0 <m2m_wifi_connect_sc+0x21c>)
  4062a2:	4808      	ldr	r0, [pc, #32]	; (4062c4 <m2m_wifi_connect_sc+0x220>)
  4062a4:	4c08      	ldr	r4, [pc, #32]	; (4062c8 <m2m_wifi_connect_sc+0x224>)
  4062a6:	47a0      	blx	r4
  4062a8:	4811      	ldr	r0, [pc, #68]	; (4062f0 <m2m_wifi_connect_sc+0x24c>)
  4062aa:	47a0      	blx	r4
  4062ac:	4808      	ldr	r0, [pc, #32]	; (4062d0 <m2m_wifi_connect_sc+0x22c>)
  4062ae:	47a0      	blx	r4
		ret = M2M_ERR_FAIL;
  4062b0:	f06f 000b 	mvn.w	r0, #11
		goto ERR1;
  4062b4:	e738      	b.n	406128 <m2m_wifi_connect_sc+0x84>
  4062b6:	bf00      	nop
  4062b8:	004054a5 	.word	0x004054a5
  4062bc:	0040561d 	.word	0x0040561d
  4062c0:	00411100 	.word	0x00411100
  4062c4:	00410e44 	.word	0x00410e44
  4062c8:	0040992d 	.word	0x0040992d
  4062cc:	00411154 	.word	0x00411154
  4062d0:	00411b88 	.word	0x00411b88
  4062d4:	004054c7 	.word	0x004054c7
  4062d8:	00411168 	.word	0x00411168
  4062dc:	00411178 	.word	0x00411178
  4062e0:	0041118c 	.word	0x0041118c
  4062e4:	00411198 	.word	0x00411198
  4062e8:	004111b4 	.word	0x004111b4
  4062ec:	004111d0 	.word	0x004111d0
  4062f0:	004111ec 	.word	0x004111ec

004062f4 <m2m_wifi_connect>:
{
  4062f4:	b510      	push	{r4, lr}
  4062f6:	b082      	sub	sp, #8
	return m2m_wifi_connect_sc(pcSsid, u8SsidLen, u8SecType, pvAuthInfo,  u16Ch,0);
  4062f8:	2400      	movs	r4, #0
  4062fa:	9401      	str	r4, [sp, #4]
  4062fc:	f8bd 4010 	ldrh.w	r4, [sp, #16]
  406300:	9400      	str	r4, [sp, #0]
  406302:	4c02      	ldr	r4, [pc, #8]	; (40630c <m2m_wifi_connect+0x18>)
  406304:	47a0      	blx	r4
}
  406306:	b002      	add	sp, #8
  406308:	bd10      	pop	{r4, pc}
  40630a:	bf00      	nop
  40630c:	004060a5 	.word	0x004060a5

00406310 <m2m_wifi_set_mac_address>:
sint8 m2m_wifi_disconnect(void)
{
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_DISCONNECT, NULL, 0, NULL, 0,0);
}
sint8 m2m_wifi_set_mac_address(uint8 au8MacAddress[6])
{
  406310:	b510      	push	{r4, lr}
  406312:	b086      	sub	sp, #24
	tstrM2mSetMacAddress strTmp;
	m2m_memcpy((uint8*) strTmp.au8Mac, (uint8*) au8MacAddress, 6);
  406314:	2206      	movs	r2, #6
  406316:	4601      	mov	r1, r0
  406318:	a804      	add	r0, sp, #16
  40631a:	4b07      	ldr	r3, [pc, #28]	; (406338 <m2m_wifi_set_mac_address+0x28>)
  40631c:	4798      	blx	r3
	return hif_send(M2M_REQ_GROUP_WIFI, M2M_WIFI_REQ_SET_MAC_ADDRESS,
  40631e:	2300      	movs	r3, #0
  406320:	9302      	str	r3, [sp, #8]
  406322:	9301      	str	r3, [sp, #4]
  406324:	9300      	str	r3, [sp, #0]
  406326:	2308      	movs	r3, #8
  406328:	aa04      	add	r2, sp, #16
  40632a:	2102      	movs	r1, #2
  40632c:	2001      	movs	r0, #1
  40632e:	4c03      	ldr	r4, [pc, #12]	; (40633c <m2m_wifi_set_mac_address+0x2c>)
  406330:	47a0      	blx	r4
		(uint8*) &strTmp, sizeof(tstrM2mSetMacAddress), NULL, 0,0);
}
  406332:	b006      	add	sp, #24
  406334:	bd10      	pop	{r4, pc}
  406336:	bf00      	nop
  406338:	004054a5 	.word	0x004054a5
  40633c:	0040561d 	.word	0x0040561d

00406340 <m2m_wifi_request_dhcp_client>:

sint8 m2m_wifi_request_dhcp_client(void)
{
	/*legacy API should be removed */
	return 0;
}
  406340:	2000      	movs	r0, #0
  406342:	4770      	bx	lr

00406344 <chip_apply_conf>:
#define M2M_DISABLE_PS				(0xd0ul)

static uint32 clk_status_reg_adr = 0xf; /* Assume initially it is B0 chip */

sint8 chip_apply_conf(uint32 u32Conf)
{
  406344:	b5f0      	push	{r4, r5, r6, r7, lr}
  406346:	b083      	sub	sp, #12
  406348:	4604      	mov	r4, r0
#endif
#ifdef __DISABLE_FIRMWARE_LOGS__
	val32 |= rHAVE_LOGS_DISABLED_BIT;
#endif
	do  {
		nm_write_reg(rNMI_GP_REG_1, val32);
  40634a:	f44f 55a5 	mov.w	r5, #5280	; 0x14a0
  40634e:	4e0a      	ldr	r6, [pc, #40]	; (406378 <chip_apply_conf+0x34>)
		if(val32 != 0) {		
			uint32 reg = 0;
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  406350:	4f0a      	ldr	r7, [pc, #40]	; (40637c <chip_apply_conf+0x38>)
		nm_write_reg(rNMI_GP_REG_1, val32);
  406352:	4621      	mov	r1, r4
  406354:	4628      	mov	r0, r5
  406356:	47b0      	blx	r6
		if(val32 != 0) {		
  406358:	b154      	cbz	r4, 406370 <chip_apply_conf+0x2c>
			uint32 reg = 0;
  40635a:	a902      	add	r1, sp, #8
  40635c:	2300      	movs	r3, #0
  40635e:	f841 3d04 	str.w	r3, [r1, #-4]!
			ret = nm_read_reg_with_ret(rNMI_GP_REG_1, &reg);
  406362:	4628      	mov	r0, r5
  406364:	47b8      	blx	r7
			if(ret == M2M_SUCCESS) {
  406366:	2800      	cmp	r0, #0
  406368:	d1f3      	bne.n	406352 <chip_apply_conf+0xe>
				if(reg == val32)
  40636a:	9b01      	ldr	r3, [sp, #4]
  40636c:	429c      	cmp	r4, r3
  40636e:	d1f0      	bne.n	406352 <chip_apply_conf+0xe>
			break;
		}
	} while(1);

	return M2M_SUCCESS;
}
  406370:	2000      	movs	r0, #0
  406372:	b003      	add	sp, #12
  406374:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406376:	bf00      	nop
  406378:	0040681d 	.word	0x0040681d
  40637c:	00406811 	.word	0x00406811

00406380 <nm_clkless_wake>:
*	@author	Samer Sarhan
*	@date	06 June 2014
*	@version	1.0
*/
sint8 nm_clkless_wake(void)
{
  406380:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406384:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg, clk_status_reg,trials = 0;
	/* wait 1ms, spi data read */
	nm_bsp_sleep(1);
  406386:	2001      	movs	r0, #1
  406388:	4b3c      	ldr	r3, [pc, #240]	; (40647c <nm_clkless_wake+0xfc>)
  40638a:	4798      	blx	r3
	ret = nm_read_reg_with_ret(0x1, &reg);
  40638c:	a901      	add	r1, sp, #4
  40638e:	2001      	movs	r0, #1
  406390:	4b3b      	ldr	r3, [pc, #236]	; (406480 <nm_clkless_wake+0x100>)
  406392:	4798      	blx	r3
	if(ret != M2M_SUCCESS) {
  406394:	4682      	mov	sl, r0
  406396:	b938      	cbnz	r0, 4063a8 <nm_clkless_wake+0x28>
  406398:	2400      	movs	r4, #0
	 * If A0, then clks_enabled bit exists in register 0xe
	 */
	do
	{
		/* Set bit 1 */
		nm_write_reg(0x1, reg | (1 << 1));
  40639a:	f04f 0801 	mov.w	r8, #1
  40639e:	f8df 9108 	ldr.w	r9, [pc, #264]	; 4064a8 <nm_clkless_wake+0x128>
		/* wait 1ms, spi data read */
		nm_bsp_sleep(1);
  4063a2:	4d36      	ldr	r5, [pc, #216]	; (40647c <nm_clkless_wake+0xfc>)
		}

		// in case of clocks off, wait 2ms, and check it again.
		// if still off, wait for another 2ms, for a total wait of 6ms.
		// If still off, redo the wake up sequence
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  4063a4:	4f37      	ldr	r7, [pc, #220]	; (406484 <nm_clkless_wake+0x104>)
  4063a6:	e020      	b.n	4063ea <nm_clkless_wake+0x6a>
		M2M_ERR("Bus error (1). Wake up failed\n");
  4063a8:	2272      	movs	r2, #114	; 0x72
  4063aa:	4937      	ldr	r1, [pc, #220]	; (406488 <nm_clkless_wake+0x108>)
  4063ac:	4837      	ldr	r0, [pc, #220]	; (40648c <nm_clkless_wake+0x10c>)
  4063ae:	4c38      	ldr	r4, [pc, #224]	; (406490 <nm_clkless_wake+0x110>)
  4063b0:	47a0      	blx	r4
  4063b2:	4838      	ldr	r0, [pc, #224]	; (406494 <nm_clkless_wake+0x114>)
  4063b4:	47a0      	blx	r4
  4063b6:	4838      	ldr	r0, [pc, #224]	; (406498 <nm_clkless_wake+0x118>)
  4063b8:	47a0      	blx	r4
		goto _WAKE_EXIT;
  4063ba:	e009      	b.n	4063d0 <nm_clkless_wake+0x50>
					M2M_ERR("Bus error (2). Wake up failed\n");
  4063bc:	2296      	movs	r2, #150	; 0x96
  4063be:	4932      	ldr	r1, [pc, #200]	; (406488 <nm_clkless_wake+0x108>)
  4063c0:	4832      	ldr	r0, [pc, #200]	; (40648c <nm_clkless_wake+0x10c>)
  4063c2:	4c33      	ldr	r4, [pc, #204]	; (406490 <nm_clkless_wake+0x110>)
  4063c4:	47a0      	blx	r4
  4063c6:	4835      	ldr	r0, [pc, #212]	; (40649c <nm_clkless_wake+0x11c>)
  4063c8:	47a0      	blx	r4
  4063ca:	4833      	ldr	r0, [pc, #204]	; (406498 <nm_clkless_wake+0x118>)
  4063cc:	47a0      	blx	r4
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4063ce:	46b2      	mov	sl, r6
		}
	} while((clk_status_reg & 0x4) == 0);

_WAKE_EXIT:
	return ret;
}
  4063d0:	4650      	mov	r0, sl
  4063d2:	b003      	add	sp, #12
  4063d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			nm_write_reg(0x1, reg | (1 << 1));
  4063d8:	9901      	ldr	r1, [sp, #4]
  4063da:	f041 0102 	orr.w	r1, r1, #2
  4063de:	4640      	mov	r0, r8
  4063e0:	47c8      	blx	r9
	} while((clk_status_reg & 0x4) == 0);
  4063e2:	9b00      	ldr	r3, [sp, #0]
  4063e4:	f013 0f04 	tst.w	r3, #4
  4063e8:	d1f2      	bne.n	4063d0 <nm_clkless_wake+0x50>
		nm_write_reg(0x1, reg | (1 << 1));
  4063ea:	9901      	ldr	r1, [sp, #4]
  4063ec:	f041 0102 	orr.w	r1, r1, #2
  4063f0:	4640      	mov	r0, r8
  4063f2:	47c8      	blx	r9
		nm_bsp_sleep(1);
  4063f4:	4640      	mov	r0, r8
  4063f6:	47a8      	blx	r5
		ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  4063f8:	4669      	mov	r1, sp
  4063fa:	4b29      	ldr	r3, [pc, #164]	; (4064a0 <nm_clkless_wake+0x120>)
  4063fc:	6818      	ldr	r0, [r3, #0]
  4063fe:	4b20      	ldr	r3, [pc, #128]	; (406480 <nm_clkless_wake+0x100>)
  406400:	4798      	blx	r3
		if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  406402:	b908      	cbnz	r0, 406408 <nm_clkless_wake+0x88>
  406404:	9b00      	ldr	r3, [sp, #0]
  406406:	b9bb      	cbnz	r3, 406438 <nm_clkless_wake+0xb8>
			clk_status_reg_adr = 0xe;
  406408:	4e25      	ldr	r6, [pc, #148]	; (4064a0 <nm_clkless_wake+0x120>)
  40640a:	230e      	movs	r3, #14
  40640c:	6033      	str	r3, [r6, #0]
			nm_bsp_sleep(1);
  40640e:	4640      	mov	r0, r8
  406410:	47a8      	blx	r5
			ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  406412:	4669      	mov	r1, sp
  406414:	6830      	ldr	r0, [r6, #0]
  406416:	4b1a      	ldr	r3, [pc, #104]	; (406480 <nm_clkless_wake+0x100>)
  406418:	4798      	blx	r3
			if( (ret != M2M_SUCCESS) || ((ret == M2M_SUCCESS) && (clk_status_reg == 0)) ) {
  40641a:	b908      	cbnz	r0, 406420 <nm_clkless_wake+0xa0>
  40641c:	9b00      	ldr	r3, [sp, #0]
  40641e:	b95b      	cbnz	r3, 406438 <nm_clkless_wake+0xb8>
				clk_status_reg_adr = 0x13;
  406420:	4e1f      	ldr	r6, [pc, #124]	; (4064a0 <nm_clkless_wake+0x120>)
  406422:	2313      	movs	r3, #19
  406424:	6033      	str	r3, [r6, #0]
				nm_bsp_sleep(1);
  406426:	4640      	mov	r0, r8
  406428:	47a8      	blx	r5
				ret = nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  40642a:	4669      	mov	r1, sp
  40642c:	6830      	ldr	r0, [r6, #0]
  40642e:	4b14      	ldr	r3, [pc, #80]	; (406480 <nm_clkless_wake+0x100>)
  406430:	4798      	blx	r3
				if(ret != M2M_SUCCESS) {
  406432:	4606      	mov	r6, r0
  406434:	2800      	cmp	r0, #0
  406436:	d1c1      	bne.n	4063bc <nm_clkless_wake+0x3c>
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  406438:	4e19      	ldr	r6, [pc, #100]	; (4064a0 <nm_clkless_wake+0x120>)
		while( ((clk_status_reg & 0x4) == 0) && (((++trials) %3) == 0))
  40643a:	9b00      	ldr	r3, [sp, #0]
  40643c:	f013 0f04 	tst.w	r3, #4
  406440:	d1c6      	bne.n	4063d0 <nm_clkless_wake+0x50>
  406442:	3401      	adds	r4, #1
  406444:	fba7 2304 	umull	r2, r3, r7, r4
  406448:	085b      	lsrs	r3, r3, #1
  40644a:	eb03 0343 	add.w	r3, r3, r3, lsl #1
  40644e:	429c      	cmp	r4, r3
  406450:	d1c2      	bne.n	4063d8 <nm_clkless_wake+0x58>
			nm_bsp_sleep(2);
  406452:	2002      	movs	r0, #2
  406454:	47a8      	blx	r5
			nm_read_reg_with_ret(clk_status_reg_adr, &clk_status_reg);
  406456:	4669      	mov	r1, sp
  406458:	6830      	ldr	r0, [r6, #0]
  40645a:	4b09      	ldr	r3, [pc, #36]	; (406480 <nm_clkless_wake+0x100>)
  40645c:	4798      	blx	r3
			if((clk_status_reg & 0x4) == 0)
  40645e:	9b00      	ldr	r3, [sp, #0]
  406460:	f013 0f04 	tst.w	r3, #4
  406464:	d1e9      	bne.n	40643a <nm_clkless_wake+0xba>
				M2M_ERR("clocks still OFF. Wake up failed\n");
  406466:	22aa      	movs	r2, #170	; 0xaa
  406468:	4907      	ldr	r1, [pc, #28]	; (406488 <nm_clkless_wake+0x108>)
  40646a:	4808      	ldr	r0, [pc, #32]	; (40648c <nm_clkless_wake+0x10c>)
  40646c:	f8df b020 	ldr.w	fp, [pc, #32]	; 406490 <nm_clkless_wake+0x110>
  406470:	47d8      	blx	fp
  406472:	480c      	ldr	r0, [pc, #48]	; (4064a4 <nm_clkless_wake+0x124>)
  406474:	47d8      	blx	fp
  406476:	4808      	ldr	r0, [pc, #32]	; (406498 <nm_clkless_wake+0x118>)
  406478:	47d8      	blx	fp
  40647a:	e7de      	b.n	40643a <nm_clkless_wake+0xba>
  40647c:	00405101 	.word	0x00405101
  406480:	00406811 	.word	0x00406811
  406484:	aaaaaaab 	.word	0xaaaaaaab
  406488:	00411270 	.word	0x00411270
  40648c:	00410e44 	.word	0x00410e44
  406490:	0040992d 	.word	0x0040992d
  406494:	004112e0 	.word	0x004112e0
  406498:	00411b88 	.word	0x00411b88
  40649c:	00411300 	.word	0x00411300
  4064a0:	20400038 	.word	0x20400038
  4064a4:	00411320 	.word	0x00411320
  4064a8:	0040681d 	.word	0x0040681d

004064ac <enable_interrupts>:
	nm_write_reg(0x6, 0x0);
	nm_write_reg(0x7, 0x0);
}

sint8 enable_interrupts(void)
{
  4064ac:	b500      	push	{lr}
  4064ae:	b083      	sub	sp, #12
	uint32 reg;
	sint8 ret;
	/**
	interrupt pin mux select
	**/
	ret = nm_read_reg_with_ret(NMI_PIN_MUX_0, &reg);
  4064b0:	a901      	add	r1, sp, #4
  4064b2:	f241 4008 	movw	r0, #5128	; 0x1408
  4064b6:	4b15      	ldr	r3, [pc, #84]	; (40650c <enable_interrupts+0x60>)
  4064b8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4064ba:	b9e8      	cbnz	r0, 4064f8 <enable_interrupts+0x4c>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 8);
  4064bc:	9901      	ldr	r1, [sp, #4]
  4064be:	f441 7180 	orr.w	r1, r1, #256	; 0x100
  4064c2:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_PIN_MUX_0, reg);
  4064c4:	f241 4008 	movw	r0, #5128	; 0x1408
  4064c8:	4b11      	ldr	r3, [pc, #68]	; (406510 <enable_interrupts+0x64>)
  4064ca:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4064cc:	b9b8      	cbnz	r0, 4064fe <enable_interrupts+0x52>
		return M2M_ERR_BUS_FAIL;
	}
	/**
	interrupt enable
	**/
	ret = nm_read_reg_with_ret(NMI_INTR_ENABLE, &reg);
  4064ce:	a901      	add	r1, sp, #4
  4064d0:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  4064d4:	4b0d      	ldr	r3, [pc, #52]	; (40650c <enable_interrupts+0x60>)
  4064d6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4064d8:	b9a0      	cbnz	r0, 406504 <enable_interrupts+0x58>
		return M2M_ERR_BUS_FAIL;
	}
	reg |= ((uint32) 1 << 16);
  4064da:	9901      	ldr	r1, [sp, #4]
  4064dc:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  4064e0:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_INTR_ENABLE, reg);
  4064e2:	f44f 50d0 	mov.w	r0, #6656	; 0x1a00
  4064e6:	4b0a      	ldr	r3, [pc, #40]	; (406510 <enable_interrupts+0x64>)
  4064e8:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4064ea:	2800      	cmp	r0, #0
		return M2M_ERR_BUS_FAIL;
  4064ec:	bf18      	it	ne
  4064ee:	f06f 0005 	mvnne.w	r0, #5
	}
	return M2M_SUCCESS;
}
  4064f2:	b003      	add	sp, #12
  4064f4:	f85d fb04 	ldr.w	pc, [sp], #4
		return M2M_ERR_BUS_FAIL;
  4064f8:	f06f 0005 	mvn.w	r0, #5
  4064fc:	e7f9      	b.n	4064f2 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  4064fe:	f06f 0005 	mvn.w	r0, #5
  406502:	e7f6      	b.n	4064f2 <enable_interrupts+0x46>
		return M2M_ERR_BUS_FAIL;
  406504:	f06f 0005 	mvn.w	r0, #5
  406508:	e7f3      	b.n	4064f2 <enable_interrupts+0x46>
  40650a:	bf00      	nop
  40650c:	00406811 	.word	0x00406811
  406510:	0040681d 	.word	0x0040681d

00406514 <nmi_get_chipid>:
	nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
	return ret;
}

uint32 nmi_get_chipid(void)
{
  406514:	b510      	push	{r4, lr}
  406516:	b082      	sub	sp, #8
	static uint32 chipid = 0;

	if (chipid == 0) {
  406518:	4b25      	ldr	r3, [pc, #148]	; (4065b0 <nmi_get_chipid+0x9c>)
  40651a:	681c      	ldr	r4, [r3, #0]
  40651c:	b124      	cbz	r4, 406528 <nmi_get_chipid+0x14>
		/*M2M is by default have SPI flash*/
		chipid &= ~(0x0f0000);
		chipid |= 0x050000;
#endif /* PROBE_FLASH */
	}
	return chipid;
  40651e:	4b24      	ldr	r3, [pc, #144]	; (4065b0 <nmi_get_chipid+0x9c>)
  406520:	681c      	ldr	r4, [r3, #0]
}
  406522:	4620      	mov	r0, r4
  406524:	b002      	add	sp, #8
  406526:	bd10      	pop	{r4, pc}
		if((nm_read_reg_with_ret(0x1000, &chipid)) != M2M_SUCCESS) {
  406528:	4619      	mov	r1, r3
  40652a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  40652e:	4b21      	ldr	r3, [pc, #132]	; (4065b4 <nmi_get_chipid+0xa0>)
  406530:	4798      	blx	r3
  406532:	b118      	cbz	r0, 40653c <nmi_get_chipid+0x28>
			chipid = 0;
  406534:	2200      	movs	r2, #0
  406536:	4b1e      	ldr	r3, [pc, #120]	; (4065b0 <nmi_get_chipid+0x9c>)
  406538:	601a      	str	r2, [r3, #0]
			return 0;
  40653a:	e7f2      	b.n	406522 <nmi_get_chipid+0xe>
		if((nm_read_reg_with_ret(0x13f4, &rfrevid)) != M2M_SUCCESS) {
  40653c:	a901      	add	r1, sp, #4
  40653e:	f241 30f4 	movw	r0, #5108	; 0x13f4
  406542:	4b1c      	ldr	r3, [pc, #112]	; (4065b4 <nmi_get_chipid+0xa0>)
  406544:	4798      	blx	r3
  406546:	b118      	cbz	r0, 406550 <nmi_get_chipid+0x3c>
			chipid = 0;
  406548:	2200      	movs	r2, #0
  40654a:	4b19      	ldr	r3, [pc, #100]	; (4065b0 <nmi_get_chipid+0x9c>)
  40654c:	601a      	str	r2, [r3, #0]
			return 0;
  40654e:	e7e8      	b.n	406522 <nmi_get_chipid+0xe>
		if (chipid == 0x1002a0)  {
  406550:	4b17      	ldr	r3, [pc, #92]	; (4065b0 <nmi_get_chipid+0x9c>)
  406552:	681b      	ldr	r3, [r3, #0]
  406554:	4a18      	ldr	r2, [pc, #96]	; (4065b8 <nmi_get_chipid+0xa4>)
  406556:	4293      	cmp	r3, r2
  406558:	d00d      	beq.n	406576 <nmi_get_chipid+0x62>
		} else if(chipid == 0x1002b0) {
  40655a:	4a18      	ldr	r2, [pc, #96]	; (4065bc <nmi_get_chipid+0xa8>)
  40655c:	4293      	cmp	r3, r2
  40655e:	d011      	beq.n	406584 <nmi_get_chipid+0x70>
		} else if(chipid == 0x1000F0) { 
  406560:	4a17      	ldr	r2, [pc, #92]	; (4065c0 <nmi_get_chipid+0xac>)
  406562:	4293      	cmp	r3, r2
  406564:	d018      	beq.n	406598 <nmi_get_chipid+0x84>
		chipid |= 0x050000;
  406566:	4a12      	ldr	r2, [pc, #72]	; (4065b0 <nmi_get_chipid+0x9c>)
		chipid &= ~(0x0f0000);
  406568:	6813      	ldr	r3, [r2, #0]
  40656a:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
		chipid |= 0x050000;
  40656e:	f443 23a0 	orr.w	r3, r3, #327680	; 0x50000
  406572:	6013      	str	r3, [r2, #0]
  406574:	e7d3      	b.n	40651e <nmi_get_chipid+0xa>
			if (rfrevid == 0x1) { /* 1002A0 */
  406576:	9b01      	ldr	r3, [sp, #4]
  406578:	2b01      	cmp	r3, #1
  40657a:	d0f4      	beq.n	406566 <nmi_get_chipid+0x52>
				chipid = 0x1002a1;
  40657c:	3201      	adds	r2, #1
  40657e:	4b0c      	ldr	r3, [pc, #48]	; (4065b0 <nmi_get_chipid+0x9c>)
  406580:	601a      	str	r2, [r3, #0]
  406582:	e7f0      	b.n	406566 <nmi_get_chipid+0x52>
			if(rfrevid == 3) { /* 1002B0 */
  406584:	9b01      	ldr	r3, [sp, #4]
  406586:	2b03      	cmp	r3, #3
  406588:	d0ed      	beq.n	406566 <nmi_get_chipid+0x52>
			} else if(rfrevid == 4) { /* 1002B1 */
  40658a:	2b04      	cmp	r3, #4
				chipid = 0x1002b1;
  40658c:	bf0c      	ite	eq
  40658e:	3201      	addeq	r2, #1
				chipid = 0x1002b2;
  406590:	4a0c      	ldrne	r2, [pc, #48]	; (4065c4 <nmi_get_chipid+0xb0>)
  406592:	4b07      	ldr	r3, [pc, #28]	; (4065b0 <nmi_get_chipid+0x9c>)
  406594:	601a      	str	r2, [r3, #0]
  406596:	e7e6      	b.n	406566 <nmi_get_chipid+0x52>
			if((nm_read_reg_with_ret(0x3B0000, &chipid)) != M2M_SUCCESS) {
  406598:	4905      	ldr	r1, [pc, #20]	; (4065b0 <nmi_get_chipid+0x9c>)
  40659a:	f44f 106c 	mov.w	r0, #3866624	; 0x3b0000
  40659e:	4b05      	ldr	r3, [pc, #20]	; (4065b4 <nmi_get_chipid+0xa0>)
  4065a0:	4798      	blx	r3
  4065a2:	2800      	cmp	r0, #0
  4065a4:	d0df      	beq.n	406566 <nmi_get_chipid+0x52>
			chipid = 0;
  4065a6:	2200      	movs	r2, #0
  4065a8:	4b01      	ldr	r3, [pc, #4]	; (4065b0 <nmi_get_chipid+0x9c>)
  4065aa:	601a      	str	r2, [r3, #0]
			return 0;
  4065ac:	e7b9      	b.n	406522 <nmi_get_chipid+0xe>
  4065ae:	bf00      	nop
  4065b0:	2040c3ec 	.word	0x2040c3ec
  4065b4:	00406811 	.word	0x00406811
  4065b8:	001002a0 	.word	0x001002a0
  4065bc:	001002b0 	.word	0x001002b0
  4065c0:	001000f0 	.word	0x001000f0
  4065c4:	001002b2 	.word	0x001002b2

004065c8 <wait_for_bootrom>:
#endif
	return ret;
}

sint8 wait_for_bootrom(uint8 arg)
{
  4065c8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4065cc:	4607      	mov	r7, r0
	uint32 reg = 0, cnt = 0;
	uint32 u32GpReg1 = 0;

	reg = 0;
	while(1) {
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  4065ce:	f241 0514 	movw	r5, #4116	; 0x1014
  4065d2:	4c28      	ldr	r4, [pc, #160]	; (406674 <wait_for_bootrom+0xac>)
		if (reg & 0x80000000) {
			break;
		}
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  4065d4:	4e28      	ldr	r6, [pc, #160]	; (406678 <wait_for_bootrom+0xb0>)
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  4065d6:	4628      	mov	r0, r5
  4065d8:	47a0      	blx	r4
		if (reg & 0x80000000) {
  4065da:	2800      	cmp	r0, #0
  4065dc:	db02      	blt.n	4065e4 <wait_for_bootrom+0x1c>
		nm_bsp_sleep(1); /* TODO: Why bus error if this delay is not here. */
  4065de:	2001      	movs	r0, #1
  4065e0:	47b0      	blx	r6
		reg = nm_read_reg(0x1014);	/* wait for efuse loading done */
  4065e2:	e7f8      	b.n	4065d6 <wait_for_bootrom+0xe>
	}
	reg = nm_read_reg(M2M_WAIT_FOR_HOST_REG);
  4065e4:	4825      	ldr	r0, [pc, #148]	; (40667c <wait_for_bootrom+0xb4>)
  4065e6:	4b23      	ldr	r3, [pc, #140]	; (406674 <wait_for_bootrom+0xac>)
  4065e8:	4798      	blx	r3
	reg &= 0x1;

	/* check if waiting for the host will be skipped or not */
	if(reg == 0)
  4065ea:	f010 0f01 	tst.w	r0, #1
  4065ee:	d110      	bne.n	406612 <wait_for_bootrom+0x4a>
	{
		reg = 0;
		while(reg != M2M_FINISH_BOOT_ROM)
		{
			nm_bsp_sleep(1);
  4065f0:	f8df 8084 	ldr.w	r8, [pc, #132]	; 406678 <wait_for_bootrom+0xb0>
			reg = nm_read_reg(BOOTROM_REG);
  4065f4:	4e1f      	ldr	r6, [pc, #124]	; (406674 <wait_for_bootrom+0xac>)

			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  4065f6:	4d22      	ldr	r5, [pc, #136]	; (406680 <wait_for_bootrom+0xb8>)
			nm_bsp_sleep(1);
  4065f8:	2001      	movs	r0, #1
  4065fa:	47c0      	blx	r8
			reg = nm_read_reg(BOOTROM_REG);
  4065fc:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  406600:	47b0      	blx	r6
  406602:	4604      	mov	r4, r0
			printf("reg:%x / %x \n",reg, M2M_FINISH_BOOT_ROM );
  406604:	462a      	mov	r2, r5
  406606:	4601      	mov	r1, r0
  406608:	481e      	ldr	r0, [pc, #120]	; (406684 <wait_for_bootrom+0xbc>)
  40660a:	4b1f      	ldr	r3, [pc, #124]	; (406688 <wait_for_bootrom+0xc0>)
  40660c:	4798      	blx	r3
		while(reg != M2M_FINISH_BOOT_ROM)
  40660e:	42ac      	cmp	r4, r5
  406610:	d1f2      	bne.n	4065f8 <wait_for_bootrom+0x30>
				goto ERR2;
			}
		}
	}
	
	if(M2M_WIFI_MODE_ATE_HIGH == arg) {
  406612:	2f02      	cmp	r7, #2
  406614:	d019      	beq.n	40664a <wait_for_bootrom+0x82>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, NBIT20);
	}else if(M2M_WIFI_MODE_ATE_LOW == arg) {
  406616:	2f03      	cmp	r7, #3
  406618:	d022      	beq.n	406660 <wait_for_bootrom+0x98>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
		nm_write_reg(NMI_STATE_REG, 0);
	}else if(M2M_WIFI_MODE_ETHERNET == arg){
		u32GpReg1 = rHAVE_ETHERNET_MODE_BIT;
  40661a:	2f04      	cmp	r7, #4
  40661c:	bf14      	ite	ne
  40661e:	2400      	movne	r4, #0
  406620:	2480      	moveq	r4, #128	; 0x80
	} else {
		/*bypass this step*/
	}

	if(REV(nmi_get_chipid()) == REV_3A0)
  406622:	4b1a      	ldr	r3, [pc, #104]	; (40668c <wait_for_bootrom+0xc4>)
  406624:	4798      	blx	r3
  406626:	f3c0 000b 	ubfx	r0, r0, #0, #12
  40662a:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
	{
		chip_apply_conf(u32GpReg1 | rHAVE_USE_PMU_BIT);
  40662e:	bf0c      	ite	eq
  406630:	f044 0002 	orreq.w	r0, r4, #2
	}
	else
	{
		chip_apply_conf(u32GpReg1);
  406634:	4620      	movne	r0, r4
  406636:	4b16      	ldr	r3, [pc, #88]	; (406690 <wait_for_bootrom+0xc8>)
  406638:	4798      	blx	r3
	}
	
	nm_write_reg(BOOTROM_REG,M2M_START_FIRMWARE);
  40663a:	4916      	ldr	r1, [pc, #88]	; (406694 <wait_for_bootrom+0xcc>)
  40663c:	f04f 100c 	mov.w	r0, #786444	; 0xc000c
  406640:	4b15      	ldr	r3, [pc, #84]	; (406698 <wait_for_bootrom+0xd0>)
  406642:	4798      	blx	r3
	rom_test();
#endif /* __ROM_TEST__ */

ERR2:
	return ret;
}
  406644:	2000      	movs	r0, #0
  406646:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  40664a:	4914      	ldr	r1, [pc, #80]	; (40669c <wait_for_bootrom+0xd4>)
  40664c:	4814      	ldr	r0, [pc, #80]	; (4066a0 <wait_for_bootrom+0xd8>)
  40664e:	4c12      	ldr	r4, [pc, #72]	; (406698 <wait_for_bootrom+0xd0>)
  406650:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, NBIT20);
  406652:	f44f 1180 	mov.w	r1, #1048576	; 0x100000
  406656:	f241 008c 	movw	r0, #4236	; 0x108c
  40665a:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  40665c:	2400      	movs	r4, #0
  40665e:	e7e0      	b.n	406622 <wait_for_bootrom+0x5a>
		nm_write_reg(NMI_REV_REG, M2M_ATE_FW_START_VALUE);
  406660:	490e      	ldr	r1, [pc, #56]	; (40669c <wait_for_bootrom+0xd4>)
  406662:	480f      	ldr	r0, [pc, #60]	; (4066a0 <wait_for_bootrom+0xd8>)
  406664:	4c0c      	ldr	r4, [pc, #48]	; (406698 <wait_for_bootrom+0xd0>)
  406666:	47a0      	blx	r4
		nm_write_reg(NMI_STATE_REG, 0);
  406668:	2100      	movs	r1, #0
  40666a:	f241 008c 	movw	r0, #4236	; 0x108c
  40666e:	47a0      	blx	r4
	uint32 u32GpReg1 = 0;
  406670:	2400      	movs	r4, #0
  406672:	e7d6      	b.n	406622 <wait_for_bootrom+0x5a>
  406674:	00406805 	.word	0x00406805
  406678:	00405101 	.word	0x00405101
  40667c:	000207bc 	.word	0x000207bc
  406680:	10add09e 	.word	0x10add09e
  406684:	00411344 	.word	0x00411344
  406688:	0040992d 	.word	0x0040992d
  40668c:	00406515 	.word	0x00406515
  406690:	00406345 	.word	0x00406345
  406694:	ef522f61 	.word	0xef522f61
  406698:	0040681d 	.word	0x0040681d
  40669c:	3c1cd57d 	.word	0x3c1cd57d
  4066a0:	000207ac 	.word	0x000207ac

004066a4 <wait_for_firmware_start>:

sint8 wait_for_firmware_start(uint8 arg)
{
  4066a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4066a6:	b083      	sub	sp, #12
	sint8 ret = M2M_SUCCESS;
	uint32 reg = 0, cnt = 0;
	uint32 u32Timeout = TIMEOUT;
	volatile uint32 regAddress = NMI_STATE_REG;
  4066a8:	f241 038c 	movw	r3, #4236	; 0x108c
  4066ac:	9301      	str	r3, [sp, #4]
	volatile uint32 checkValue = M2M_FINISH_INIT_STATE;
  4066ae:	4b18      	ldr	r3, [pc, #96]	; (406710 <wait_for_firmware_start+0x6c>)
  4066b0:	9300      	str	r3, [sp, #0]
	
	if((M2M_WIFI_MODE_ATE_HIGH == arg)||(M2M_WIFI_MODE_ATE_LOW == arg)) {
  4066b2:	3802      	subs	r0, #2
  4066b4:	b2c0      	uxtb	r0, r0
  4066b6:	2801      	cmp	r0, #1
  4066b8:	d911      	bls.n	4066de <wait_for_firmware_start+0x3a>
{
  4066ba:	f04f 34ff 	mov.w	r4, #4294967295
  4066be:	2000      	movs	r0, #0
	
	
	while (checkValue != reg)
	{
	
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  4066c0:	2702      	movs	r7, #2
  4066c2:	4e14      	ldr	r6, [pc, #80]	; (406714 <wait_for_firmware_start+0x70>)
		M2M_DBG("%x %x %x\n",(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x108c),(unsigned int)nm_read_reg(0x14A0));
		reg = nm_read_reg(regAddress);
  4066c4:	4d14      	ldr	r5, [pc, #80]	; (406718 <wait_for_firmware_start+0x74>)
	while (checkValue != reg)
  4066c6:	9b00      	ldr	r3, [sp, #0]
  4066c8:	4298      	cmp	r0, r3
  4066ca:	d012      	beq.n	4066f2 <wait_for_firmware_start+0x4e>
		nm_bsp_sleep(2); /* TODO: Why bus error if this delay is not here. */
  4066cc:	4638      	mov	r0, r7
  4066ce:	47b0      	blx	r6
		reg = nm_read_reg(regAddress);
  4066d0:	9801      	ldr	r0, [sp, #4]
  4066d2:	47a8      	blx	r5
		if(++cnt >= u32Timeout)
  4066d4:	3c01      	subs	r4, #1
  4066d6:	d1f6      	bne.n	4066c6 <wait_for_firmware_start+0x22>
		{
			M2M_DBG("Time out for wait firmware Run\n");
			ret = M2M_ERR_INIT;
  4066d8:	f06f 0004 	mvn.w	r0, #4
  4066dc:	e00e      	b.n	4066fc <wait_for_firmware_start+0x58>
		regAddress = NMI_REV_REG;
  4066de:	4b0f      	ldr	r3, [pc, #60]	; (40671c <wait_for_firmware_start+0x78>)
  4066e0:	9301      	str	r3, [sp, #4]
		checkValue = M2M_ATE_FW_IS_UP_VALUE;
  4066e2:	f1a3 5322 	sub.w	r3, r3, #679477248	; 0x28800000
  4066e6:	f5a3 1311 	sub.w	r3, r3, #2375680	; 0x244000
  4066ea:	f2a3 53e9 	subw	r3, r3, #1513	; 0x5e9
  4066ee:	9300      	str	r3, [sp, #0]
  4066f0:	e7e3      	b.n	4066ba <wait_for_firmware_start+0x16>
			goto ERR;
		}
	}
	if(M2M_FINISH_INIT_STATE == checkValue)
  4066f2:	9a00      	ldr	r2, [sp, #0]
  4066f4:	4b06      	ldr	r3, [pc, #24]	; (406710 <wait_for_firmware_start+0x6c>)
  4066f6:	429a      	cmp	r2, r3
  4066f8:	d002      	beq.n	406700 <wait_for_firmware_start+0x5c>
	sint8 ret = M2M_SUCCESS;
  4066fa:	2000      	movs	r0, #0
	{
		nm_write_reg(NMI_STATE_REG, 0);
	}
ERR:
	return ret;
}
  4066fc:	b003      	add	sp, #12
  4066fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
		nm_write_reg(NMI_STATE_REG, 0);
  406700:	2100      	movs	r1, #0
  406702:	f241 008c 	movw	r0, #4236	; 0x108c
  406706:	4b06      	ldr	r3, [pc, #24]	; (406720 <wait_for_firmware_start+0x7c>)
  406708:	4798      	blx	r3
	sint8 ret = M2M_SUCCESS;
  40670a:	2000      	movs	r0, #0
  40670c:	e7f6      	b.n	4066fc <wait_for_firmware_start+0x58>
  40670e:	bf00      	nop
  406710:	02532636 	.word	0x02532636
  406714:	00405101 	.word	0x00405101
  406718:	00406805 	.word	0x00406805
  40671c:	000207ac 	.word	0x000207ac
  406720:	0040681d 	.word	0x0040681d

00406724 <chip_deinit>:

sint8 chip_deinit(void)
{
  406724:	b5f0      	push	{r4, r5, r6, r7, lr}
  406726:	b083      	sub	sp, #12
	uint32 reg = 0;
  406728:	a902      	add	r1, sp, #8
  40672a:	2300      	movs	r3, #0
  40672c:	f841 3d04 	str.w	r3, [r1, #-4]!
	uint8 timeout = 10;

	/**
	stop the firmware, need a re-download
	**/
	ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  406730:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  406734:	4b24      	ldr	r3, [pc, #144]	; (4067c8 <chip_deinit+0xa4>)
  406736:	4798      	blx	r3
	if (ret != M2M_SUCCESS) {
  406738:	bb20      	cbnz	r0, 406784 <chip_deinit+0x60>
		M2M_ERR("failed to de-initialize\n");
	}
	reg &= ~(1 << 10);
  40673a:	9901      	ldr	r1, [sp, #4]
  40673c:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  406740:	9101      	str	r1, [sp, #4]
	ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  406742:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  406746:	4b21      	ldr	r3, [pc, #132]	; (4067cc <chip_deinit+0xa8>)
  406748:	4798      	blx	r3

	if (ret != M2M_SUCCESS) {
  40674a:	4605      	mov	r5, r0
  40674c:	bb28      	cbnz	r0, 40679a <chip_deinit+0x76>
  40674e:	240a      	movs	r4, #10
		M2M_ERR("Error while writing reg\n");
		return ret;
	}

	do {
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  406750:	4e1d      	ldr	r6, [pc, #116]	; (4067c8 <chip_deinit+0xa4>)
		}
		/*Workaround to ensure that the chip is actually reset*/
		if ((reg & (1 << 10))) {
			M2M_DBG("Bit 10 not reset retry %d\n", timeout);
			reg &= ~(1 << 10);
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  406752:	4f1e      	ldr	r7, [pc, #120]	; (4067cc <chip_deinit+0xa8>)
		ret = nm_read_reg_with_ret(NMI_GLB_RESET_0, &reg);
  406754:	a901      	add	r1, sp, #4
  406756:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  40675a:	47b0      	blx	r6
		if (ret != M2M_SUCCESS) {
  40675c:	4605      	mov	r5, r0
  40675e:	bb38      	cbnz	r0, 4067b0 <chip_deinit+0x8c>
		if ((reg & (1 << 10))) {
  406760:	9901      	ldr	r1, [sp, #4]
  406762:	f411 6f80 	tst.w	r1, #1024	; 0x400
  406766:	d00a      	beq.n	40677e <chip_deinit+0x5a>
			reg &= ~(1 << 10);
  406768:	f421 6180 	bic.w	r1, r1, #1024	; 0x400
  40676c:	9101      	str	r1, [sp, #4]
			ret = nm_write_reg(NMI_GLB_RESET_0, reg);
  40676e:	f44f 50a0 	mov.w	r0, #5120	; 0x1400
  406772:	47b8      	blx	r7
  406774:	4605      	mov	r5, r0
  406776:	1e63      	subs	r3, r4, #1
			timeout--;
		} else {
			break;
		}

	} while (timeout);
  406778:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  40677c:	d1ea      	bne.n	406754 <chip_deinit+0x30>

	return ret;
}
  40677e:	4628      	mov	r0, r5
  406780:	b003      	add	sp, #12
  406782:	bdf0      	pop	{r4, r5, r6, r7, pc}
		M2M_ERR("failed to de-initialize\n");
  406784:	f240 2231 	movw	r2, #561	; 0x231
  406788:	4911      	ldr	r1, [pc, #68]	; (4067d0 <chip_deinit+0xac>)
  40678a:	4812      	ldr	r0, [pc, #72]	; (4067d4 <chip_deinit+0xb0>)
  40678c:	4c12      	ldr	r4, [pc, #72]	; (4067d8 <chip_deinit+0xb4>)
  40678e:	47a0      	blx	r4
  406790:	4812      	ldr	r0, [pc, #72]	; (4067dc <chip_deinit+0xb8>)
  406792:	47a0      	blx	r4
  406794:	4812      	ldr	r0, [pc, #72]	; (4067e0 <chip_deinit+0xbc>)
  406796:	47a0      	blx	r4
  406798:	e7cf      	b.n	40673a <chip_deinit+0x16>
		M2M_ERR("Error while writing reg\n");
  40679a:	f240 2237 	movw	r2, #567	; 0x237
  40679e:	490c      	ldr	r1, [pc, #48]	; (4067d0 <chip_deinit+0xac>)
  4067a0:	480c      	ldr	r0, [pc, #48]	; (4067d4 <chip_deinit+0xb0>)
  4067a2:	4c0d      	ldr	r4, [pc, #52]	; (4067d8 <chip_deinit+0xb4>)
  4067a4:	47a0      	blx	r4
  4067a6:	480f      	ldr	r0, [pc, #60]	; (4067e4 <chip_deinit+0xc0>)
  4067a8:	47a0      	blx	r4
  4067aa:	480d      	ldr	r0, [pc, #52]	; (4067e0 <chip_deinit+0xbc>)
  4067ac:	47a0      	blx	r4
		return ret;
  4067ae:	e7e6      	b.n	40677e <chip_deinit+0x5a>
			M2M_ERR("Error while reading reg\n");
  4067b0:	f240 223e 	movw	r2, #574	; 0x23e
  4067b4:	4906      	ldr	r1, [pc, #24]	; (4067d0 <chip_deinit+0xac>)
  4067b6:	4807      	ldr	r0, [pc, #28]	; (4067d4 <chip_deinit+0xb0>)
  4067b8:	4c07      	ldr	r4, [pc, #28]	; (4067d8 <chip_deinit+0xb4>)
  4067ba:	47a0      	blx	r4
  4067bc:	480a      	ldr	r0, [pc, #40]	; (4067e8 <chip_deinit+0xc4>)
  4067be:	47a0      	blx	r4
  4067c0:	4807      	ldr	r0, [pc, #28]	; (4067e0 <chip_deinit+0xbc>)
  4067c2:	47a0      	blx	r4
			return ret;
  4067c4:	e7db      	b.n	40677e <chip_deinit+0x5a>
  4067c6:	bf00      	nop
  4067c8:	00406811 	.word	0x00406811
  4067cc:	0040681d 	.word	0x0040681d
  4067d0:	00411280 	.word	0x00411280
  4067d4:	00410e44 	.word	0x00410e44
  4067d8:	0040992d 	.word	0x0040992d
  4067dc:	0041128c 	.word	0x0041128c
  4067e0:	00411b88 	.word	0x00411b88
  4067e4:	004112a8 	.word	0x004112a8
  4067e8:	004112c4 	.word	0x004112c4

004067ec <nm_bus_iface_init>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_bus_iface_init(void *pvInitVal)
{
  4067ec:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_init(pvInitVal);
  4067ee:	4b01      	ldr	r3, [pc, #4]	; (4067f4 <nm_bus_iface_init+0x8>)
  4067f0:	4798      	blx	r3

	return ret;
}
  4067f2:	bd08      	pop	{r3, pc}
  4067f4:	00405275 	.word	0x00405275

004067f8 <nm_bus_iface_deinit>:
*	@author	Samer Sarhan
*	@date	07 April 2014
*	@version	1.0
*/
sint8 nm_bus_iface_deinit(void)
{
  4067f8:	b508      	push	{r3, lr}
	sint8 ret = M2M_SUCCESS;
	ret = nm_bus_deinit();
  4067fa:	4b01      	ldr	r3, [pc, #4]	; (406800 <nm_bus_iface_deinit+0x8>)
  4067fc:	4798      	blx	r3

	return ret;
}
  4067fe:	bd08      	pop	{r3, pc}
  406800:	00405465 	.word	0x00405465

00406804 <nm_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_read_reg(uint32 u32Addr)
{
  406804:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg(u32Addr);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg(u32Addr);
  406806:	4b01      	ldr	r3, [pc, #4]	; (40680c <nm_read_reg+0x8>)
  406808:	4798      	blx	r3
	return nm_i2c_read_reg(u32Addr);
#else
#error "Plesae define bus usage"
#endif

}
  40680a:	bd08      	pop	{r3, pc}
  40680c:	00407059 	.word	0x00407059

00406810 <nm_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  406810:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_read_reg_with_ret(u32Addr,pu32RetVal);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_read_reg_with_ret(u32Addr,pu32RetVal);
  406812:	4b01      	ldr	r3, [pc, #4]	; (406818 <nm_read_reg_with_ret+0x8>)
  406814:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_read_reg_with_ret(u32Addr,pu32RetVal);
#else
#error "Plesae define bus usage"
#endif
}
  406816:	bd08      	pop	{r3, pc}
  406818:	00407071 	.word	0x00407071

0040681c <nm_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_reg(uint32 u32Addr, uint32 u32Val)
{
  40681c:	b508      	push	{r3, lr}
#ifdef CONF_WINC_USE_UART
	return nm_uart_write_reg(u32Addr,u32Val);
#elif defined (CONF_WINC_USE_SPI)
	return nm_spi_write_reg(u32Addr,u32Val);
  40681e:	4b01      	ldr	r3, [pc, #4]	; (406824 <nm_write_reg+0x8>)
  406820:	4798      	blx	r3
#elif defined (CONF_WINC_USE_I2C)
	return nm_i2c_write_reg(u32Addr,u32Val);
#else
#error "Plesae define bus usage"
#endif
}
  406822:	bd08      	pop	{r3, pc}
  406824:	00407089 	.word	0x00407089

00406828 <nm_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_read_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  406828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40682c:	4607      	mov	r7, r0
  40682e:	4689      	mov	r9, r1
  406830:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  406832:	4b12      	ldr	r3, [pc, #72]	; (40687c <nm_read_block+0x54>)
  406834:	f8b3 8000 	ldrh.w	r8, [r3]
  406838:	f1a8 0808 	sub.w	r8, r8, #8
  40683c:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  406840:	4542      	cmp	r2, r8
  406842:	d919      	bls.n	406878 <nm_read_block+0x50>
  406844:	4644      	mov	r4, r8
  406846:	2600      	movs	r6, #0
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  406848:	f8df a034 	ldr.w	sl, [pc, #52]	; 406880 <nm_read_block+0x58>
  40684c:	4642      	mov	r2, r8
  40684e:	eb09 0106 	add.w	r1, r9, r6
  406852:	4638      	mov	r0, r7
  406854:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_read_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  406856:	4603      	mov	r3, r0
  406858:	b958      	cbnz	r0, 406872 <nm_read_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  40685a:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  40685c:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  40685e:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  406860:	42a5      	cmp	r5, r4
  406862:	d8f3      	bhi.n	40684c <nm_read_block+0x24>
	return nm_spi_read_block(u32Addr,puBuf,u16Sz);
  406864:	b2aa      	uxth	r2, r5
  406866:	eb09 0106 	add.w	r1, r9, r6
  40686a:	4638      	mov	r0, r7
  40686c:	4b04      	ldr	r3, [pc, #16]	; (406880 <nm_read_block+0x58>)
  40686e:	4798      	blx	r3
  406870:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  406872:	4618      	mov	r0, r3
  406874:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  406878:	2600      	movs	r6, #0
  40687a:	e7f3      	b.n	406864 <nm_read_block+0x3c>
  40687c:	20400034 	.word	0x20400034
  406880:	004071b5 	.word	0x004071b5

00406884 <nm_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_write_block(uint32 u32Addr, uint8 *puBuf, uint32 u32Sz)
{
  406884:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  406888:	4607      	mov	r7, r0
  40688a:	4689      	mov	r9, r1
  40688c:	4615      	mov	r5, r2
	uint16 u16MaxTrxSz = egstrNmBusCapabilities.u16MaxTrxSz - MAX_TRX_CFG_SZ;
  40688e:	4b12      	ldr	r3, [pc, #72]	; (4068d8 <nm_write_block+0x54>)
  406890:	f8b3 8000 	ldrh.w	r8, [r3]
  406894:	f1a8 0808 	sub.w	r8, r8, #8
  406898:	fa1f f888 	uxth.w	r8, r8
	uint32 off = 0;
	sint8 s8Ret = M2M_SUCCESS;

	for(;;)
	{
		if(u32Sz <= u16MaxTrxSz)
  40689c:	4542      	cmp	r2, r8
  40689e:	d919      	bls.n	4068d4 <nm_write_block+0x50>
  4068a0:	4644      	mov	r4, r8
  4068a2:	2600      	movs	r6, #0
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4068a4:	f8df a034 	ldr.w	sl, [pc, #52]	; 4068dc <nm_write_block+0x58>
  4068a8:	4642      	mov	r2, r8
  4068aa:	eb09 0106 	add.w	r1, r9, r6
  4068ae:	4638      	mov	r0, r7
  4068b0:	47d0      	blx	sl
			break;
		}
		else
		{
			s8Ret += p_nm_write_block(u32Addr, &puBuf[off], u16MaxTrxSz);
			if(M2M_SUCCESS != s8Ret) break;
  4068b2:	4603      	mov	r3, r0
  4068b4:	b958      	cbnz	r0, 4068ce <nm_write_block+0x4a>
			u32Sz -= u16MaxTrxSz;
  4068b6:	1b2d      	subs	r5, r5, r4
			off += u16MaxTrxSz;
  4068b8:	4426      	add	r6, r4
			u32Addr += u16MaxTrxSz;
  4068ba:	4427      	add	r7, r4
		if(u32Sz <= u16MaxTrxSz)
  4068bc:	42a5      	cmp	r5, r4
  4068be:	d8f3      	bhi.n	4068a8 <nm_write_block+0x24>
	return nm_spi_write_block(u32Addr,puBuf,u16Sz);
  4068c0:	b2aa      	uxth	r2, r5
  4068c2:	eb09 0106 	add.w	r1, r9, r6
  4068c6:	4638      	mov	r0, r7
  4068c8:	4b04      	ldr	r3, [pc, #16]	; (4068dc <nm_write_block+0x58>)
  4068ca:	4798      	blx	r3
  4068cc:	4603      	mov	r3, r0
		}
	}

	return s8Ret;
}
  4068ce:	4618      	mov	r0, r3
  4068d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
	uint32 off = 0;
  4068d4:	2600      	movs	r6, #0
  4068d6:	e7f3      	b.n	4068c0 <nm_write_block+0x3c>
  4068d8:	20400034 	.word	0x20400034
  4068dc:	0040727d 	.word	0x0040727d

004068e0 <nm_get_firmware_info>:
*	@param [out]	M2mRev
*			    pointer holds address of structure "tstrM2mRev" that contains the firmware version parameters
*	@version	1.0
*/
sint8 nm_get_firmware_info(tstrM2mRev* M2mRev)
{
  4068e0:	b530      	push	{r4, r5, lr}
  4068e2:	b083      	sub	sp, #12
  4068e4:	4604      	mov	r4, r0
	uint16  curr_drv_ver, min_req_drv_ver,curr_firm_ver;
	uint32	reg = 0;
  4068e6:	a902      	add	r1, sp, #8
  4068e8:	2300      	movs	r3, #0
  4068ea:	f841 3d04 	str.w	r3, [r1, #-4]!
	sint8	ret = M2M_SUCCESS;

	ret = nm_read_reg_with_ret(NMI_REV_REG, &reg);
  4068ee:	4824      	ldr	r0, [pc, #144]	; (406980 <nm_get_firmware_info+0xa0>)
  4068f0:	4b24      	ldr	r3, [pc, #144]	; (406984 <nm_get_firmware_info+0xa4>)
  4068f2:	4798      	blx	r3
  4068f4:	4605      	mov	r5, r0
	//In case the Firmware running is ATE fw
	if(M2M_ATE_FW_IS_UP_VALUE == reg)
  4068f6:	9a01      	ldr	r2, [sp, #4]
  4068f8:	4b23      	ldr	r3, [pc, #140]	; (406988 <nm_get_firmware_info+0xa8>)
  4068fa:	429a      	cmp	r2, r3
  4068fc:	d039      	beq.n	406972 <nm_get_firmware_info+0x92>
	{
		//Read FW info again from the register specified for ATE
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
	}
	M2mRev->u8DriverMajor	= M2M_GET_DRV_MAJOR(reg);
  4068fe:	9b01      	ldr	r3, [sp, #4]
  406900:	0c1a      	lsrs	r2, r3, #16
  406902:	b291      	uxth	r1, r2
  406904:	0a08      	lsrs	r0, r1, #8
  406906:	71e0      	strb	r0, [r4, #7]
	M2mRev->u8DriverMinor   = M2M_GET_DRV_MINOR(reg);
  406908:	f3c1 1103 	ubfx	r1, r1, #4, #4
  40690c:	7221      	strb	r1, [r4, #8]
	M2mRev->u8DriverPatch	= M2M_GET_DRV_PATCH(reg);
  40690e:	f002 020f 	and.w	r2, r2, #15
  406912:	7262      	strb	r2, [r4, #9]
	M2mRev->u8FirmwareMajor	= M2M_GET_FW_MAJOR(reg);
  406914:	b29a      	uxth	r2, r3
  406916:	0a11      	lsrs	r1, r2, #8
  406918:	7121      	strb	r1, [r4, #4]
	M2mRev->u8FirmwareMinor = M2M_GET_FW_MINOR(reg);
  40691a:	f3c2 1203 	ubfx	r2, r2, #4, #4
  40691e:	7162      	strb	r2, [r4, #5]
	M2mRev->u8FirmwarePatch = M2M_GET_FW_PATCH(reg);
  406920:	f003 030f 	and.w	r3, r3, #15
  406924:	71a3      	strb	r3, [r4, #6]
	M2mRev->u32Chipid	= nmi_get_chipid();
  406926:	4b19      	ldr	r3, [pc, #100]	; (40698c <nm_get_firmware_info+0xac>)
  406928:	4798      	blx	r3
  40692a:	6020      	str	r0, [r4, #0]
	
	curr_firm_ver   = M2M_MAKE_VERSION(M2mRev->u8FirmwareMajor, M2mRev->u8FirmwareMinor,M2mRev->u8FirmwarePatch);
  40692c:	7922      	ldrb	r2, [r4, #4]
  40692e:	79a3      	ldrb	r3, [r4, #6]
  406930:	f003 030f 	and.w	r3, r3, #15
  406934:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
  406938:	7962      	ldrb	r2, [r4, #5]
  40693a:	0112      	lsls	r2, r2, #4
  40693c:	b2d2      	uxtb	r2, r2
  40693e:	4313      	orrs	r3, r2
	curr_drv_ver    = M2M_MAKE_VERSION(M2M_DRIVER_VERSION_MAJOR_NO, M2M_DRIVER_VERSION_MINOR_NO, M2M_DRIVER_VERSION_PATCH_NO);
	min_req_drv_ver = M2M_MAKE_VERSION(M2mRev->u8DriverMajor, M2mRev->u8DriverMinor,M2mRev->u8DriverPatch);
  406940:	79e1      	ldrb	r1, [r4, #7]
  406942:	7a62      	ldrb	r2, [r4, #9]
  406944:	f002 020f 	and.w	r2, r2, #15
  406948:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
  40694c:	7a21      	ldrb	r1, [r4, #8]
  40694e:	0109      	lsls	r1, r1, #4
  406950:	b2c9      	uxtb	r1, r1
	if(curr_drv_ver <  min_req_drv_ver) {
  406952:	430a      	orrs	r2, r1
  406954:	f241 3130 	movw	r1, #4912	; 0x1330
		/*The current driver version should be larger or equal 
		than the min driver that the current firmware support  */
		ret = M2M_ERR_FW_VER_MISMATCH;
  406958:	428a      	cmp	r2, r1
  40695a:	bf88      	it	hi
  40695c:	f06f 050c 	mvnhi.w	r5, #12
	}
	if(curr_drv_ver >  curr_firm_ver) {
  406960:	f241 322f 	movw	r2, #4911	; 0x132f
		/*The current driver should be equal or less than the firmware version*/
		ret = M2M_ERR_FW_VER_MISMATCH;
  406964:	4293      	cmp	r3, r2
	}
	return ret;
}
  406966:	bf8c      	ite	hi
  406968:	4628      	movhi	r0, r5
  40696a:	f06f 000c 	mvnls.w	r0, #12
  40696e:	b003      	add	sp, #12
  406970:	bd30      	pop	{r4, r5, pc}
		ret = nm_read_reg_with_ret(NMI_REV_REG_ATE, &reg);
  406972:	a901      	add	r1, sp, #4
  406974:	f241 0048 	movw	r0, #4168	; 0x1048
  406978:	4b02      	ldr	r3, [pc, #8]	; (406984 <nm_get_firmware_info+0xa4>)
  40697a:	4798      	blx	r3
  40697c:	4605      	mov	r5, r0
  40697e:	e7be      	b.n	4068fe <nm_get_firmware_info+0x1e>
  406980:	000207ac 	.word	0x000207ac
  406984:	00406811 	.word	0x00406811
  406988:	d75dc1c3 	.word	0xd75dc1c3
  40698c:	00406515 	.word	0x00406515

00406990 <nm_drv_init>:
*	@author	M. Abdelmawla
*	@date	15 July 2012
*	@version	1.0
*/
sint8 nm_drv_init(void * arg)
{
  406990:	b538      	push	{r3, r4, r5, lr}
	sint8 ret = M2M_SUCCESS;
	uint8 u8Mode;
	
	if(NULL != arg) {
  406992:	2800      	cmp	r0, #0
  406994:	d037      	beq.n	406a06 <nm_drv_init+0x76>
		u8Mode = *((uint8 *)arg);
  406996:	7804      	ldrb	r4, [r0, #0]
		if((u8Mode < M2M_WIFI_MODE_NORMAL)||(u8Mode >= M2M_WIFI_MODE_MAX)) {
  406998:	1e63      	subs	r3, r4, #1
  40699a:	b2db      	uxtb	r3, r3
			u8Mode = M2M_WIFI_MODE_NORMAL;
  40699c:	2b04      	cmp	r3, #4
  40699e:	bf28      	it	cs
  4069a0:	2401      	movcs	r4, #1
		}
	} else {
		u8Mode = M2M_WIFI_MODE_NORMAL;
	}
	
	ret = nm_bus_iface_init(NULL);
  4069a2:	2000      	movs	r0, #0
  4069a4:	4b1e      	ldr	r3, [pc, #120]	; (406a20 <nm_drv_init+0x90>)
  4069a6:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4069a8:	4605      	mov	r5, r0
  4069aa:	2800      	cmp	r0, #0
  4069ac:	d12d      	bne.n	406a0a <nm_drv_init+0x7a>
	ret = chip_reset();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	M2M_INFO("Chip ID %lx\n", nmi_get_chipid());
  4069ae:	481d      	ldr	r0, [pc, #116]	; (406a24 <nm_drv_init+0x94>)
  4069b0:	4d1d      	ldr	r5, [pc, #116]	; (406a28 <nm_drv_init+0x98>)
  4069b2:	47a8      	blx	r5
  4069b4:	4b1d      	ldr	r3, [pc, #116]	; (406a2c <nm_drv_init+0x9c>)
  4069b6:	4798      	blx	r3
  4069b8:	4601      	mov	r1, r0
  4069ba:	481d      	ldr	r0, [pc, #116]	; (406a30 <nm_drv_init+0xa0>)
  4069bc:	47a8      	blx	r5
  4069be:	481d      	ldr	r0, [pc, #116]	; (406a34 <nm_drv_init+0xa4>)
  4069c0:	47a8      	blx	r5
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_init();
  4069c2:	4b1d      	ldr	r3, [pc, #116]	; (406a38 <nm_drv_init+0xa8>)
  4069c4:	4798      	blx	r3
	ret = cpu_start();
	if (M2M_SUCCESS != ret) {
		goto ERR2;
	}
#endif
	ret = wait_for_bootrom(u8Mode);
  4069c6:	4620      	mov	r0, r4
  4069c8:	4b1c      	ldr	r3, [pc, #112]	; (406a3c <nm_drv_init+0xac>)
  4069ca:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4069cc:	4605      	mov	r5, r0
  4069ce:	b9b0      	cbnz	r0, 4069fe <nm_drv_init+0x6e>
		goto ERR2;
	}
		
	ret = wait_for_firmware_start(u8Mode);
  4069d0:	4620      	mov	r0, r4
  4069d2:	4b1b      	ldr	r3, [pc, #108]	; (406a40 <nm_drv_init+0xb0>)
  4069d4:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4069d6:	4605      	mov	r5, r0
  4069d8:	b988      	cbnz	r0, 4069fe <nm_drv_init+0x6e>
		goto ERR2;
	}
	
	if((M2M_WIFI_MODE_ATE_HIGH == u8Mode)||(M2M_WIFI_MODE_ATE_LOW == u8Mode)) {
  4069da:	3c02      	subs	r4, #2
  4069dc:	b2e4      	uxtb	r4, r4
  4069de:	2c01      	cmp	r4, #1
  4069e0:	d90f      	bls.n	406a02 <nm_drv_init+0x72>
		goto ERR1;
	} else {
		/*continue running*/
	}
	
	ret = enable_interrupts();
  4069e2:	4b18      	ldr	r3, [pc, #96]	; (406a44 <nm_drv_init+0xb4>)
  4069e4:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  4069e6:	4605      	mov	r5, r0
  4069e8:	b158      	cbz	r0, 406a02 <nm_drv_init+0x72>
		M2M_ERR("failed to enable interrupts..\n");
  4069ea:	f44f 72ae 	mov.w	r2, #348	; 0x15c
  4069ee:	4916      	ldr	r1, [pc, #88]	; (406a48 <nm_drv_init+0xb8>)
  4069f0:	4816      	ldr	r0, [pc, #88]	; (406a4c <nm_drv_init+0xbc>)
  4069f2:	4c0d      	ldr	r4, [pc, #52]	; (406a28 <nm_drv_init+0x98>)
  4069f4:	47a0      	blx	r4
  4069f6:	4816      	ldr	r0, [pc, #88]	; (406a50 <nm_drv_init+0xc0>)
  4069f8:	47a0      	blx	r4
  4069fa:	480e      	ldr	r0, [pc, #56]	; (406a34 <nm_drv_init+0xa4>)
  4069fc:	47a0      	blx	r4
		goto ERR2;
	}
	
	return ret;
ERR2:
	nm_bus_iface_deinit();
  4069fe:	4b15      	ldr	r3, [pc, #84]	; (406a54 <nm_drv_init+0xc4>)
  406a00:	4798      	blx	r3
ERR1:
	return ret;
}
  406a02:	4628      	mov	r0, r5
  406a04:	bd38      	pop	{r3, r4, r5, pc}
		u8Mode = M2M_WIFI_MODE_NORMAL;
  406a06:	2401      	movs	r4, #1
  406a08:	e7cb      	b.n	4069a2 <nm_drv_init+0x12>
		M2M_ERR("[nmi start]: fail init bus\n");
  406a0a:	f44f 7292 	mov.w	r2, #292	; 0x124
  406a0e:	490e      	ldr	r1, [pc, #56]	; (406a48 <nm_drv_init+0xb8>)
  406a10:	480e      	ldr	r0, [pc, #56]	; (406a4c <nm_drv_init+0xbc>)
  406a12:	4c05      	ldr	r4, [pc, #20]	; (406a28 <nm_drv_init+0x98>)
  406a14:	47a0      	blx	r4
  406a16:	4810      	ldr	r0, [pc, #64]	; (406a58 <nm_drv_init+0xc8>)
  406a18:	47a0      	blx	r4
  406a1a:	4806      	ldr	r0, [pc, #24]	; (406a34 <nm_drv_init+0xa4>)
  406a1c:	47a0      	blx	r4
		goto ERR1;
  406a1e:	e7f0      	b.n	406a02 <nm_drv_init+0x72>
  406a20:	004067ed 	.word	0x004067ed
  406a24:	00411114 	.word	0x00411114
  406a28:	0040992d 	.word	0x0040992d
  406a2c:	00406515 	.word	0x00406515
  406a30:	0041140c 	.word	0x0041140c
  406a34:	00411b88 	.word	0x00411b88
  406a38:	004070a1 	.word	0x004070a1
  406a3c:	004065c9 	.word	0x004065c9
  406a40:	004066a5 	.word	0x004066a5
  406a44:	004064ad 	.word	0x004064ad
  406a48:	00411354 	.word	0x00411354
  406a4c:	00410e44 	.word	0x00410e44
  406a50:	004113d0 	.word	0x004113d0
  406a54:	004067f9 	.word	0x004067f9
  406a58:	004113f0 	.word	0x004113f0

00406a5c <nm_drv_deinit>:
*	@author	M. Abdelmawla
*	@date	17 July 2012
*	@version	1.0
*/
sint8 nm_drv_deinit(void * arg)
{
  406a5c:	b538      	push	{r3, r4, r5, lr}
	sint8 ret;

	ret = chip_deinit();
  406a5e:	4b19      	ldr	r3, [pc, #100]	; (406ac4 <nm_drv_deinit+0x68>)
  406a60:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  406a62:	b958      	cbnz	r0, 406a7c <nm_drv_deinit+0x20>
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
		goto ERR1;
	}
	
	/* Disable SPI flash to save power when the chip is off */
	ret = spi_flash_enable(0);
  406a64:	2000      	movs	r0, #0
  406a66:	4b18      	ldr	r3, [pc, #96]	; (406ac8 <nm_drv_deinit+0x6c>)
  406a68:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  406a6a:	4604      	mov	r4, r0
  406a6c:	b998      	cbnz	r0, 406a96 <nm_drv_deinit+0x3a>
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
		goto ERR1;
	}

	ret = nm_bus_iface_deinit();
  406a6e:	4b17      	ldr	r3, [pc, #92]	; (406acc <nm_drv_deinit+0x70>)
  406a70:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  406a72:	4604      	mov	r4, r0
  406a74:	b9d0      	cbnz	r0, 406aac <nm_drv_deinit+0x50>
		M2M_ERR("[nmi stop]: fail init bus\n");
		goto ERR1;
	}
#ifdef CONF_WINC_USE_SPI
	/* Must do this after global reset to set SPI data packet size. */
	nm_spi_deinit();
  406a76:	4b16      	ldr	r3, [pc, #88]	; (406ad0 <nm_drv_deinit+0x74>)
  406a78:	4798      	blx	r3
  406a7a:	e00a      	b.n	406a92 <nm_drv_deinit+0x36>
  406a7c:	4604      	mov	r4, r0
		M2M_ERR("[nmi stop]: chip_deinit fail\n");
  406a7e:	f44f 72ba 	mov.w	r2, #372	; 0x174
  406a82:	4914      	ldr	r1, [pc, #80]	; (406ad4 <nm_drv_deinit+0x78>)
  406a84:	4814      	ldr	r0, [pc, #80]	; (406ad8 <nm_drv_deinit+0x7c>)
  406a86:	4d15      	ldr	r5, [pc, #84]	; (406adc <nm_drv_deinit+0x80>)
  406a88:	47a8      	blx	r5
  406a8a:	4815      	ldr	r0, [pc, #84]	; (406ae0 <nm_drv_deinit+0x84>)
  406a8c:	47a8      	blx	r5
  406a8e:	4815      	ldr	r0, [pc, #84]	; (406ae4 <nm_drv_deinit+0x88>)
  406a90:	47a8      	blx	r5
#endif

ERR1:
	return ret;
}
  406a92:	4620      	mov	r0, r4
  406a94:	bd38      	pop	{r3, r4, r5, pc}
		M2M_ERR("[nmi stop]: SPI flash disable fail\n");
  406a96:	f240 127b 	movw	r2, #379	; 0x17b
  406a9a:	490e      	ldr	r1, [pc, #56]	; (406ad4 <nm_drv_deinit+0x78>)
  406a9c:	480e      	ldr	r0, [pc, #56]	; (406ad8 <nm_drv_deinit+0x7c>)
  406a9e:	4d0f      	ldr	r5, [pc, #60]	; (406adc <nm_drv_deinit+0x80>)
  406aa0:	47a8      	blx	r5
  406aa2:	4811      	ldr	r0, [pc, #68]	; (406ae8 <nm_drv_deinit+0x8c>)
  406aa4:	47a8      	blx	r5
  406aa6:	480f      	ldr	r0, [pc, #60]	; (406ae4 <nm_drv_deinit+0x88>)
  406aa8:	47a8      	blx	r5
		goto ERR1;
  406aaa:	e7f2      	b.n	406a92 <nm_drv_deinit+0x36>
		M2M_ERR("[nmi stop]: fail init bus\n");
  406aac:	f240 1281 	movw	r2, #385	; 0x181
  406ab0:	4908      	ldr	r1, [pc, #32]	; (406ad4 <nm_drv_deinit+0x78>)
  406ab2:	4809      	ldr	r0, [pc, #36]	; (406ad8 <nm_drv_deinit+0x7c>)
  406ab4:	4d09      	ldr	r5, [pc, #36]	; (406adc <nm_drv_deinit+0x80>)
  406ab6:	47a8      	blx	r5
  406ab8:	480c      	ldr	r0, [pc, #48]	; (406aec <nm_drv_deinit+0x90>)
  406aba:	47a8      	blx	r5
  406abc:	4809      	ldr	r0, [pc, #36]	; (406ae4 <nm_drv_deinit+0x88>)
  406abe:	47a8      	blx	r5
		goto ERR1;
  406ac0:	e7e7      	b.n	406a92 <nm_drv_deinit+0x36>
  406ac2:	bf00      	nop
  406ac4:	00406725 	.word	0x00406725
  406ac8:	00407b41 	.word	0x00407b41
  406acc:	004067f9 	.word	0x004067f9
  406ad0:	0040704d 	.word	0x0040704d
  406ad4:	00411360 	.word	0x00411360
  406ad8:	00410e44 	.word	0x00410e44
  406adc:	0040992d 	.word	0x0040992d
  406ae0:	00411370 	.word	0x00411370
  406ae4:	00411b88 	.word	0x00411b88
  406ae8:	00411390 	.word	0x00411390
  406aec:	004113b4 	.word	0x004113b4

00406af0 <nmi_spi_read>:
#define DATA_PKT_SZ				DATA_PKT_SZ_8K

static uint8 	gu8Crc_off	=   0;

static sint8 nmi_spi_read(uint8* b, uint16 sz)
{
  406af0:	b500      	push	{lr}
  406af2:	b085      	sub	sp, #20
	tstrNmSpiRw spi;
	spi.pu8InBuf = NULL;
  406af4:	2300      	movs	r3, #0
  406af6:	9301      	str	r3, [sp, #4]
	spi.pu8OutBuf = b;
  406af8:	9002      	str	r0, [sp, #8]
	spi.u16Sz = sz;
  406afa:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  406afe:	a901      	add	r1, sp, #4
  406b00:	2003      	movs	r0, #3
  406b02:	4b02      	ldr	r3, [pc, #8]	; (406b0c <nmi_spi_read+0x1c>)
  406b04:	4798      	blx	r3
}
  406b06:	b005      	add	sp, #20
  406b08:	f85d fb04 	ldr.w	pc, [sp], #4
  406b0c:	00405391 	.word	0x00405391

00406b10 <spi_cmd_rsp>:

	return result;
}

static sint8 spi_cmd_rsp(uint8 cmd)
{
  406b10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406b14:	b082      	sub	sp, #8
  406b16:	4605      	mov	r5, r0

	/**
		Command/Control response
	**/
	if ((cmd == CMD_RESET) ||
		 (cmd == CMD_TERMINATE) ||
  406b18:	f100 033b 	add.w	r3, r0, #59	; 0x3b
  406b1c:	b2db      	uxtb	r3, r3
  406b1e:	2b01      	cmp	r3, #1
  406b20:	d927      	bls.n	406b72 <spi_cmd_rsp+0x62>
  406b22:	28cf      	cmp	r0, #207	; 0xcf
  406b24:	d025      	beq.n	406b72 <spi_cmd_rsp+0x62>
{
  406b26:	240b      	movs	r4, #11

	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  406b28:	f04f 0801 	mov.w	r8, #1
  406b2c:	4f23      	ldr	r7, [pc, #140]	; (406bbc <spi_cmd_rsp+0xac>)
  406b2e:	4641      	mov	r1, r8
  406b30:	f10d 0007 	add.w	r0, sp, #7
  406b34:	47b8      	blx	r7
  406b36:	4606      	mov	r6, r0
  406b38:	bb20      	cbnz	r0, 406b84 <spi_cmd_rsp+0x74>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != cmd) && (s8RetryCnt-- >0));
  406b3a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  406b3e:	42ab      	cmp	r3, r5
  406b40:	d02c      	beq.n	406b9c <spi_cmd_rsp+0x8c>
  406b42:	1e63      	subs	r3, r4, #1
  406b44:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  406b48:	d1f1      	bne.n	406b2e <spi_cmd_rsp+0x1e>
  406b4a:	240b      	movs	r4, #11
	**/
	/* wait for response */
	s8RetryCnt = 10;
	do
	{
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  406b4c:	2701      	movs	r7, #1
  406b4e:	4d1b      	ldr	r5, [pc, #108]	; (406bbc <spi_cmd_rsp+0xac>)
  406b50:	4639      	mov	r1, r7
  406b52:	f10d 0007 	add.w	r0, sp, #7
  406b56:	47a8      	blx	r5
  406b58:	bb10      	cbnz	r0, 406ba0 <spi_cmd_rsp+0x90>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
			result = N_FAIL;
			goto _fail_;
		}
	} while((rsp != 0x00) && (s8RetryCnt-- >0));
  406b5a:	f89d 3007 	ldrb.w	r3, [sp, #7]
  406b5e:	b353      	cbz	r3, 406bb6 <spi_cmd_rsp+0xa6>
  406b60:	1e63      	subs	r3, r4, #1
  406b62:	f013 04ff 	ands.w	r4, r3, #255	; 0xff
  406b66:	d1f3      	bne.n	406b50 <spi_cmd_rsp+0x40>
	sint8 result = N_OK;
  406b68:	2601      	movs	r6, #1

_fail_:

	return result;
}
  406b6a:	4630      	mov	r0, r6
  406b6c:	b002      	add	sp, #8
  406b6e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  406b72:	2101      	movs	r1, #1
  406b74:	f10d 0007 	add.w	r0, sp, #7
  406b78:	4b10      	ldr	r3, [pc, #64]	; (406bbc <spi_cmd_rsp+0xac>)
  406b7a:	4798      	blx	r3
  406b7c:	2800      	cmp	r0, #0
  406b7e:	d0d2      	beq.n	406b26 <spi_cmd_rsp+0x16>
			result = N_FAIL;
  406b80:	2600      	movs	r6, #0
  406b82:	e7f2      	b.n	406b6a <spi_cmd_rsp+0x5a>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  406b84:	f240 1227 	movw	r2, #295	; 0x127
  406b88:	490d      	ldr	r1, [pc, #52]	; (406bc0 <spi_cmd_rsp+0xb0>)
  406b8a:	480e      	ldr	r0, [pc, #56]	; (406bc4 <spi_cmd_rsp+0xb4>)
  406b8c:	4c0e      	ldr	r4, [pc, #56]	; (406bc8 <spi_cmd_rsp+0xb8>)
  406b8e:	47a0      	blx	r4
  406b90:	480e      	ldr	r0, [pc, #56]	; (406bcc <spi_cmd_rsp+0xbc>)
  406b92:	47a0      	blx	r4
  406b94:	480e      	ldr	r0, [pc, #56]	; (406bd0 <spi_cmd_rsp+0xc0>)
  406b96:	47a0      	blx	r4
			result = N_FAIL;
  406b98:	2600      	movs	r6, #0
			goto _fail_;
  406b9a:	e7e6      	b.n	406b6a <spi_cmd_rsp+0x5a>
  406b9c:	240b      	movs	r4, #11
  406b9e:	e7d5      	b.n	406b4c <spi_cmd_rsp+0x3c>
			M2M_ERR("[nmi spi]: Failed cmd response read, bus error...\n");
  406ba0:	f240 1235 	movw	r2, #309	; 0x135
  406ba4:	4906      	ldr	r1, [pc, #24]	; (406bc0 <spi_cmd_rsp+0xb0>)
  406ba6:	4807      	ldr	r0, [pc, #28]	; (406bc4 <spi_cmd_rsp+0xb4>)
  406ba8:	4c07      	ldr	r4, [pc, #28]	; (406bc8 <spi_cmd_rsp+0xb8>)
  406baa:	47a0      	blx	r4
  406bac:	4807      	ldr	r0, [pc, #28]	; (406bcc <spi_cmd_rsp+0xbc>)
  406bae:	47a0      	blx	r4
  406bb0:	4807      	ldr	r0, [pc, #28]	; (406bd0 <spi_cmd_rsp+0xc0>)
  406bb2:	47a0      	blx	r4
			goto _fail_;
  406bb4:	e7d9      	b.n	406b6a <spi_cmd_rsp+0x5a>
	sint8 result = N_OK;
  406bb6:	2601      	movs	r6, #1
  406bb8:	e7d7      	b.n	406b6a <spi_cmd_rsp+0x5a>
  406bba:	bf00      	nop
  406bbc:	00406af1 	.word	0x00406af1
  406bc0:	00411424 	.word	0x00411424
  406bc4:	00410e44 	.word	0x00410e44
  406bc8:	0040992d 	.word	0x0040992d
  406bcc:	00411864 	.word	0x00411864
  406bd0:	00411b88 	.word	0x00411b88

00406bd4 <spi_data_read>:

static sint8 spi_data_read(uint8 *b, uint16 sz,uint8 clockless)
{
  406bd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406bd8:	b085      	sub	sp, #20
  406bda:	4683      	mov	fp, r0
  406bdc:	468a      	mov	sl, r1
  406bde:	4617      	mov	r7, r2
	uint8 rsp;

	/**
		Data
	**/
	ix = 0;
  406be0:	f04f 0900 	mov.w	r9, #0
		/**
			Data Respnose header
		**/
		retry = 10;
		do {
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  406be4:	4d37      	ldr	r5, [pc, #220]	; (406cc4 <spi_data_read+0xf0>)
  406be6:	e027      	b.n	406c38 <spi_data_read+0x64>
				M2M_ERR("[nmi spi]: Failed data response read, bus error...\n");
  406be8:	f240 1257 	movw	r2, #343	; 0x157
  406bec:	4936      	ldr	r1, [pc, #216]	; (406cc8 <spi_data_read+0xf4>)
  406bee:	4837      	ldr	r0, [pc, #220]	; (406ccc <spi_data_read+0xf8>)
  406bf0:	4c37      	ldr	r4, [pc, #220]	; (406cd0 <spi_data_read+0xfc>)
  406bf2:	47a0      	blx	r4
  406bf4:	4837      	ldr	r0, [pc, #220]	; (406cd4 <spi_data_read+0x100>)
  406bf6:	47a0      	blx	r4
  406bf8:	4837      	ldr	r0, [pc, #220]	; (406cd8 <spi_data_read+0x104>)
  406bfa:	47a0      	blx	r4
  406bfc:	2300      	movs	r3, #0
  406bfe:	9301      	str	r3, [sp, #4]
		sz -= nbytes;

	} while (sz);

	return result;
}
  406c00:	9801      	ldr	r0, [sp, #4]
  406c02:	b005      	add	sp, #20
  406c04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
		if (retry <= 0) {
  406c08:	2c00      	cmp	r4, #0
  406c0a:	dd2e      	ble.n	406c6a <spi_data_read+0x96>
		if (M2M_SUCCESS != nmi_spi_read(&b[ix], nbytes)) {
  406c0c:	4641      	mov	r1, r8
  406c0e:	eb0b 0009 	add.w	r0, fp, r9
  406c12:	47a8      	blx	r5
  406c14:	4604      	mov	r4, r0
  406c16:	2800      	cmp	r0, #0
  406c18:	d134      	bne.n	406c84 <spi_data_read+0xb0>
		if(!clockless)
  406c1a:	b91f      	cbnz	r7, 406c24 <spi_data_read+0x50>
			if (!gu8Crc_off) {
  406c1c:	4b2f      	ldr	r3, [pc, #188]	; (406cdc <spi_data_read+0x108>)
  406c1e:	781b      	ldrb	r3, [r3, #0]
  406c20:	2b00      	cmp	r3, #0
  406c22:	d03a      	beq.n	406c9a <spi_data_read+0xc6>
		ix += nbytes;
  406c24:	44c1      	add	r9, r8
  406c26:	fa0f f989 	sxth.w	r9, r9
		sz -= nbytes;
  406c2a:	ebaa 0a08 	sub.w	sl, sl, r8
  406c2e:	fa1f fa8a 	uxth.w	sl, sl
	} while (sz);
  406c32:	f1ba 0f00 	cmp.w	sl, #0
  406c36:	d041      	beq.n	406cbc <spi_data_read+0xe8>
  406c38:	46d0      	mov	r8, sl
  406c3a:	f5ba 5f00 	cmp.w	sl, #8192	; 0x2000
  406c3e:	bf28      	it	cs
  406c40:	f44f 5800 	movcs.w	r8, #8192	; 0x2000
		retry = 10;
  406c44:	240a      	movs	r4, #10
			if (M2M_SUCCESS != nmi_spi_read(&rsp, 1)) {
  406c46:	2601      	movs	r6, #1
  406c48:	4631      	mov	r1, r6
  406c4a:	f10d 000b 	add.w	r0, sp, #11
  406c4e:	47a8      	blx	r5
  406c50:	9001      	str	r0, [sp, #4]
  406c52:	2800      	cmp	r0, #0
  406c54:	d1c8      	bne.n	406be8 <spi_data_read+0x14>
			if (((rsp >> 4) & 0xf) == 0xf)
  406c56:	f89d 300b 	ldrb.w	r3, [sp, #11]
  406c5a:	091b      	lsrs	r3, r3, #4
  406c5c:	2b0f      	cmp	r3, #15
  406c5e:	d0d3      	beq.n	406c08 <spi_data_read+0x34>
  406c60:	3c01      	subs	r4, #1
  406c62:	b224      	sxth	r4, r4
		} while (retry--);
  406c64:	f1b4 3fff 	cmp.w	r4, #4294967295
  406c68:	d1ee      	bne.n	406c48 <spi_data_read+0x74>
			M2M_ERR("[nmi spi]: Failed data response read...(%02x)\n", rsp);
  406c6a:	f240 1263 	movw	r2, #355	; 0x163
  406c6e:	4916      	ldr	r1, [pc, #88]	; (406cc8 <spi_data_read+0xf4>)
  406c70:	4816      	ldr	r0, [pc, #88]	; (406ccc <spi_data_read+0xf8>)
  406c72:	4c17      	ldr	r4, [pc, #92]	; (406cd0 <spi_data_read+0xfc>)
  406c74:	47a0      	blx	r4
  406c76:	f89d 100b 	ldrb.w	r1, [sp, #11]
  406c7a:	4819      	ldr	r0, [pc, #100]	; (406ce0 <spi_data_read+0x10c>)
  406c7c:	47a0      	blx	r4
  406c7e:	4816      	ldr	r0, [pc, #88]	; (406cd8 <spi_data_read+0x104>)
  406c80:	47a0      	blx	r4
			break;
  406c82:	e7bd      	b.n	406c00 <spi_data_read+0x2c>
			M2M_ERR("[nmi spi]: Failed data block read, bus error...\n");
  406c84:	f44f 72b6 	mov.w	r2, #364	; 0x16c
  406c88:	490f      	ldr	r1, [pc, #60]	; (406cc8 <spi_data_read+0xf4>)
  406c8a:	4810      	ldr	r0, [pc, #64]	; (406ccc <spi_data_read+0xf8>)
  406c8c:	4c10      	ldr	r4, [pc, #64]	; (406cd0 <spi_data_read+0xfc>)
  406c8e:	47a0      	blx	r4
  406c90:	4814      	ldr	r0, [pc, #80]	; (406ce4 <spi_data_read+0x110>)
  406c92:	47a0      	blx	r4
  406c94:	4810      	ldr	r0, [pc, #64]	; (406cd8 <spi_data_read+0x104>)
  406c96:	47a0      	blx	r4
			break;
  406c98:	e7b2      	b.n	406c00 <spi_data_read+0x2c>
				if (M2M_SUCCESS != nmi_spi_read(crc, 2)) {
  406c9a:	2102      	movs	r1, #2
  406c9c:	a803      	add	r0, sp, #12
  406c9e:	47a8      	blx	r5
  406ca0:	2800      	cmp	r0, #0
  406ca2:	d0bf      	beq.n	406c24 <spi_data_read+0x50>
					M2M_ERR("[nmi spi]: Failed data block crc read, bus error...\n");
  406ca4:	f240 1277 	movw	r2, #375	; 0x177
  406ca8:	4907      	ldr	r1, [pc, #28]	; (406cc8 <spi_data_read+0xf4>)
  406caa:	4808      	ldr	r0, [pc, #32]	; (406ccc <spi_data_read+0xf8>)
  406cac:	4d08      	ldr	r5, [pc, #32]	; (406cd0 <spi_data_read+0xfc>)
  406cae:	47a8      	blx	r5
  406cb0:	480d      	ldr	r0, [pc, #52]	; (406ce8 <spi_data_read+0x114>)
  406cb2:	47a8      	blx	r5
  406cb4:	4808      	ldr	r0, [pc, #32]	; (406cd8 <spi_data_read+0x104>)
  406cb6:	47a8      	blx	r5
					result = N_FAIL;
  406cb8:	9401      	str	r4, [sp, #4]
					break;
  406cba:	e7a1      	b.n	406c00 <spi_data_read+0x2c>
  406cbc:	2301      	movs	r3, #1
  406cbe:	9301      	str	r3, [sp, #4]
  406cc0:	e79e      	b.n	406c00 <spi_data_read+0x2c>
  406cc2:	bf00      	nop
  406cc4:	00406af1 	.word	0x00406af1
  406cc8:	00411430 	.word	0x00411430
  406ccc:	00410e44 	.word	0x00410e44
  406cd0:	0040992d 	.word	0x0040992d
  406cd4:	00411898 	.word	0x00411898
  406cd8:	00411b88 	.word	0x00411b88
  406cdc:	2040c3f0 	.word	0x2040c3f0
  406ce0:	004118cc 	.word	0x004118cc
  406ce4:	004118fc 	.word	0x004118fc
  406ce8:	00411930 	.word	0x00411930

00406cec <nmi_spi_write>:
{
  406cec:	b500      	push	{lr}
  406cee:	b085      	sub	sp, #20
	spi.pu8InBuf = b;
  406cf0:	9001      	str	r0, [sp, #4]
	spi.pu8OutBuf = NULL;
  406cf2:	2300      	movs	r3, #0
  406cf4:	9302      	str	r3, [sp, #8]
	spi.u16Sz = sz;
  406cf6:	f8ad 100c 	strh.w	r1, [sp, #12]
	return nm_bus_ioctl(NM_BUS_IOCTL_RW, &spi);
  406cfa:	a901      	add	r1, sp, #4
  406cfc:	2003      	movs	r0, #3
  406cfe:	4b02      	ldr	r3, [pc, #8]	; (406d08 <nmi_spi_write+0x1c>)
  406d00:	4798      	blx	r3
}
  406d02:	b005      	add	sp, #20
  406d04:	f85d fb04 	ldr.w	pc, [sp], #4
  406d08:	00405391 	.word	0x00405391

00406d0c <spi_cmd>:
{
  406d0c:	b570      	push	{r4, r5, r6, lr}
  406d0e:	b084      	sub	sp, #16
  406d10:	f89d 4020 	ldrb.w	r4, [sp, #32]
	bc[0] = cmd;
  406d14:	f88d 0004 	strb.w	r0, [sp, #4]
	switch (cmd) {
  406d18:	38c1      	subs	r0, #193	; 0xc1
  406d1a:	280e      	cmp	r0, #14
  406d1c:	f200 80a2 	bhi.w	406e64 <spi_cmd+0x158>
  406d20:	e8df f000 	tbb	[pc, r0]
  406d24:	19664545 	.word	0x19664545
  406d28:	5454332a 	.word	0x5454332a
  406d2c:	a0a0087f 	.word	0xa0a0087f
  406d30:	a0a0      	.short	0xa0a0
  406d32:	3c          	.byte	0x3c
  406d33:	00          	.byte	0x00
		bc[1] = (uint8)(adr >> 16);
  406d34:	0c0b      	lsrs	r3, r1, #16
  406d36:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  406d3a:	0a0b      	lsrs	r3, r1, #8
  406d3c:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)adr;
  406d40:	f88d 1007 	strb.w	r1, [sp, #7]
		len = 5;
  406d44:	2105      	movs	r1, #5
		if (!gu8Crc_off)
  406d46:	4b55      	ldr	r3, [pc, #340]	; (406e9c <spi_cmd+0x190>)
  406d48:	781b      	ldrb	r3, [r3, #0]
  406d4a:	2b00      	cmp	r3, #0
  406d4c:	f000 808c 	beq.w	406e68 <spi_cmd+0x15c>
			len-=1;
  406d50:	3901      	subs	r1, #1
  406d52:	b2c9      	uxtb	r1, r1
  406d54:	e09a      	b.n	406e8c <spi_cmd+0x180>
		bc[1] = (uint8)(adr >> 8);
  406d56:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  406d5a:	b944      	cbnz	r4, 406d6e <spi_cmd+0x62>
		bc[1] = (uint8)(adr >> 8);
  406d5c:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)adr;
  406d60:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = 0x00;
  406d64:	2300      	movs	r3, #0
  406d66:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  406d6a:	2105      	movs	r1, #5
		break;
  406d6c:	e7eb      	b.n	406d46 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  406d6e:	f063 037f 	orn	r3, r3, #127	; 0x7f
  406d72:	f88d 3005 	strb.w	r3, [sp, #5]
  406d76:	e7f3      	b.n	406d60 <spi_cmd+0x54>
		bc[1] = 0x00;
  406d78:	2300      	movs	r3, #0
  406d7a:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  406d7e:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  406d82:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  406d86:	2105      	movs	r1, #5
		break;
  406d88:	e7dd      	b.n	406d46 <spi_cmd+0x3a>
		bc[1] = 0x00;
  406d8a:	2300      	movs	r3, #0
  406d8c:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0x00;
  406d90:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0x00;
  406d94:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  406d98:	2105      	movs	r1, #5
		break;
  406d9a:	e7d4      	b.n	406d46 <spi_cmd+0x3a>
		bc[1] = 0xff;
  406d9c:	23ff      	movs	r3, #255	; 0xff
  406d9e:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = 0xff;
  406da2:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = 0xff;
  406da6:	f88d 3007 	strb.w	r3, [sp, #7]
		len = 5;
  406daa:	2105      	movs	r1, #5
		break;
  406dac:	e7cb      	b.n	406d46 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  406dae:	0c0a      	lsrs	r2, r1, #16
  406db0:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  406db4:	0a0a      	lsrs	r2, r1, #8
  406db6:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  406dba:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 8);
  406dbe:	0a1a      	lsrs	r2, r3, #8
  406dc0:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz);
  406dc4:	f88d 3009 	strb.w	r3, [sp, #9]
		len = 7;
  406dc8:	2107      	movs	r1, #7
		break;
  406dca:	e7bc      	b.n	406d46 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 16);
  406dcc:	0c0a      	lsrs	r2, r1, #16
  406dce:	f88d 2005 	strb.w	r2, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  406dd2:	0a0a      	lsrs	r2, r1, #8
  406dd4:	f88d 2006 	strb.w	r2, [sp, #6]
		bc[3] = (uint8)adr;
  406dd8:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(sz >> 16);
  406ddc:	0c1a      	lsrs	r2, r3, #16
  406dde:	f88d 2008 	strb.w	r2, [sp, #8]
		bc[5] = (uint8)(sz >> 8);
  406de2:	0a1a      	lsrs	r2, r3, #8
  406de4:	f88d 2009 	strb.w	r2, [sp, #9]
		bc[6] = (uint8)(sz);
  406de8:	f88d 300a 	strb.w	r3, [sp, #10]
		len = 8;
  406dec:	2108      	movs	r1, #8
		break;
  406dee:	e7aa      	b.n	406d46 <spi_cmd+0x3a>
		bc[1] = (uint8)(adr >> 8);
  406df0:	f3c1 2307 	ubfx	r3, r1, #8, #8
		if(clockless)  bc[1] |= (1 << 7);
  406df4:	b984      	cbnz	r4, 406e18 <spi_cmd+0x10c>
		bc[1] = (uint8)(adr >> 8);
  406df6:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr);
  406dfa:	f88d 1006 	strb.w	r1, [sp, #6]
		bc[3] = (uint8)(u32data >> 24);
  406dfe:	0e13      	lsrs	r3, r2, #24
  406e00:	f88d 3007 	strb.w	r3, [sp, #7]
		bc[4] = (uint8)(u32data >> 16);
  406e04:	0c13      	lsrs	r3, r2, #16
  406e06:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 8);
  406e0a:	0a13      	lsrs	r3, r2, #8
  406e0c:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data);
  406e10:	f88d 200a 	strb.w	r2, [sp, #10]
		len = 8;
  406e14:	2108      	movs	r1, #8
		break;
  406e16:	e796      	b.n	406d46 <spi_cmd+0x3a>
		if(clockless)  bc[1] |= (1 << 7);
  406e18:	f063 037f 	orn	r3, r3, #127	; 0x7f
  406e1c:	f88d 3005 	strb.w	r3, [sp, #5]
  406e20:	e7eb      	b.n	406dfa <spi_cmd+0xee>
		bc[1] = (uint8)(adr >> 16);
  406e22:	0c0b      	lsrs	r3, r1, #16
  406e24:	f88d 3005 	strb.w	r3, [sp, #5]
		bc[2] = (uint8)(adr >> 8);
  406e28:	0a0b      	lsrs	r3, r1, #8
  406e2a:	f88d 3006 	strb.w	r3, [sp, #6]
		bc[3] = (uint8)(adr);
  406e2e:	f88d 1007 	strb.w	r1, [sp, #7]
		bc[4] = (uint8)(u32data >> 24);
  406e32:	0e13      	lsrs	r3, r2, #24
  406e34:	f88d 3008 	strb.w	r3, [sp, #8]
		bc[5] = (uint8)(u32data >> 16);
  406e38:	0c13      	lsrs	r3, r2, #16
  406e3a:	f88d 3009 	strb.w	r3, [sp, #9]
		bc[6] = (uint8)(u32data >> 8);
  406e3e:	0a13      	lsrs	r3, r2, #8
  406e40:	f88d 300a 	strb.w	r3, [sp, #10]
		bc[7] = (uint8)(u32data);
  406e44:	f88d 200b 	strb.w	r2, [sp, #11]
		len = 9;
  406e48:	2109      	movs	r1, #9
		break;
  406e4a:	e77c      	b.n	406d46 <spi_cmd+0x3a>
			M2M_ERR("[nmi spi]: Failed cmd write, bus error...\n");
  406e4c:	f44f 7284 	mov.w	r2, #264	; 0x108
  406e50:	4913      	ldr	r1, [pc, #76]	; (406ea0 <spi_cmd+0x194>)
  406e52:	4814      	ldr	r0, [pc, #80]	; (406ea4 <spi_cmd+0x198>)
  406e54:	4c14      	ldr	r4, [pc, #80]	; (406ea8 <spi_cmd+0x19c>)
  406e56:	47a0      	blx	r4
  406e58:	4814      	ldr	r0, [pc, #80]	; (406eac <spi_cmd+0x1a0>)
  406e5a:	47a0      	blx	r4
  406e5c:	4814      	ldr	r0, [pc, #80]	; (406eb0 <spi_cmd+0x1a4>)
  406e5e:	47a0      	blx	r4
			result = N_FAIL;
  406e60:	2000      	movs	r0, #0
  406e62:	e019      	b.n	406e98 <spi_cmd+0x18c>
	switch (cmd) {
  406e64:	2000      	movs	r0, #0
  406e66:	e017      	b.n	406e98 <spi_cmd+0x18c>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  406e68:	1e4e      	subs	r6, r1, #1
  406e6a:	ab01      	add	r3, sp, #4
  406e6c:	199d      	adds	r5, r3, r6
  406e6e:	207f      	movs	r0, #127	; 0x7f
  406e70:	461a      	mov	r2, r3
	return crc7_syndrome_table[(crc << 1) ^ data];
  406e72:	4c10      	ldr	r4, [pc, #64]	; (406eb4 <spi_cmd+0x1a8>)
  406e74:	f812 3b01 	ldrb.w	r3, [r2], #1
  406e78:	ea83 0340 	eor.w	r3, r3, r0, lsl #1
  406e7c:	5ce0      	ldrb	r0, [r4, r3]
	while (len--)
  406e7e:	4295      	cmp	r5, r2
  406e80:	d1f8      	bne.n	406e74 <spi_cmd+0x168>
			bc[len-1] = (crc7(0x7f, (const uint8 *)&bc[0], len-1)) << 1;
  406e82:	ab04      	add	r3, sp, #16
  406e84:	441e      	add	r6, r3
  406e86:	0043      	lsls	r3, r0, #1
  406e88:	f806 3c0c 	strb.w	r3, [r6, #-12]
		if (M2M_SUCCESS != nmi_spi_write(bc, len)) {
  406e8c:	a801      	add	r0, sp, #4
  406e8e:	4b0a      	ldr	r3, [pc, #40]	; (406eb8 <spi_cmd+0x1ac>)
  406e90:	4798      	blx	r3
  406e92:	2800      	cmp	r0, #0
  406e94:	d1da      	bne.n	406e4c <spi_cmd+0x140>
  406e96:	2001      	movs	r0, #1
}
  406e98:	b004      	add	sp, #16
  406e9a:	bd70      	pop	{r4, r5, r6, pc}
  406e9c:	2040c3f0 	.word	0x2040c3f0
  406ea0:	0041141c 	.word	0x0041141c
  406ea4:	00410e44 	.word	0x00410e44
  406ea8:	0040992d 	.word	0x0040992d
  406eac:	00411838 	.word	0x00411838
  406eb0:	00411b88 	.word	0x00411b88
  406eb4:	00411498 	.word	0x00411498
  406eb8:	00406ced 	.word	0x00406ced

00406ebc <spi_write_reg>:
	Spi interfaces

********************************************/

static sint8 spi_write_reg(uint32 addr, uint32 u32data)
{
  406ebc:	b570      	push	{r4, r5, r6, lr}
  406ebe:	b082      	sub	sp, #8
  406ec0:	4604      	mov	r4, r0
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_WRITE;
		clockless = 0;
  406ec2:	2831      	cmp	r0, #49	; 0x31
  406ec4:	bf35      	itete	cc
  406ec6:	2301      	movcc	r3, #1
  406ec8:	2300      	movcs	r3, #0
  406eca:	25c3      	movcc	r5, #195	; 0xc3
  406ecc:	25c9      	movcs	r5, #201	; 0xc9
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, u32data, 4, clockless);
  406ece:	9300      	str	r3, [sp, #0]
  406ed0:	2304      	movs	r3, #4
  406ed2:	460a      	mov	r2, r1
  406ed4:	4601      	mov	r1, r0
  406ed6:	4628      	mov	r0, r5
  406ed8:	4e15      	ldr	r6, [pc, #84]	; (406f30 <spi_write_reg+0x74>)
  406eda:	47b0      	blx	r6
	if (result != N_OK) {
  406edc:	2801      	cmp	r0, #1
  406ede:	d00d      	beq.n	406efc <spi_write_reg+0x40>
		M2M_ERR("[nmi spi]: Failed cmd, write reg (%08x)...\n", (unsigned int)addr);
  406ee0:	f240 12eb 	movw	r2, #491	; 0x1eb
  406ee4:	4913      	ldr	r1, [pc, #76]	; (406f34 <spi_write_reg+0x78>)
  406ee6:	4814      	ldr	r0, [pc, #80]	; (406f38 <spi_write_reg+0x7c>)
  406ee8:	4d14      	ldr	r5, [pc, #80]	; (406f3c <spi_write_reg+0x80>)
  406eea:	47a8      	blx	r5
  406eec:	4621      	mov	r1, r4
  406eee:	4814      	ldr	r0, [pc, #80]	; (406f40 <spi_write_reg+0x84>)
  406ef0:	47a8      	blx	r5
  406ef2:	4814      	ldr	r0, [pc, #80]	; (406f44 <spi_write_reg+0x88>)
  406ef4:	47a8      	blx	r5
		return N_FAIL;
  406ef6:	2000      	movs	r0, #0
	}

	return result;

#endif
}
  406ef8:	b002      	add	sp, #8
  406efa:	bd70      	pop	{r4, r5, r6, pc}
	result = spi_cmd_rsp(cmd);
  406efc:	4628      	mov	r0, r5
  406efe:	4b12      	ldr	r3, [pc, #72]	; (406f48 <spi_write_reg+0x8c>)
  406f00:	4798      	blx	r3
	if (result != N_OK) {
  406f02:	2801      	cmp	r0, #1
  406f04:	d0f8      	beq.n	406ef8 <spi_write_reg+0x3c>
		M2M_ERR("[nmi spi]: Failed cmd response, write reg (%08x)...\n", (unsigned int)addr);
  406f06:	f240 12f1 	movw	r2, #497	; 0x1f1
  406f0a:	490a      	ldr	r1, [pc, #40]	; (406f34 <spi_write_reg+0x78>)
  406f0c:	480a      	ldr	r0, [pc, #40]	; (406f38 <spi_write_reg+0x7c>)
  406f0e:	4d0b      	ldr	r5, [pc, #44]	; (406f3c <spi_write_reg+0x80>)
  406f10:	47a8      	blx	r5
  406f12:	4621      	mov	r1, r4
  406f14:	480d      	ldr	r0, [pc, #52]	; (406f4c <spi_write_reg+0x90>)
  406f16:	47a8      	blx	r5
  406f18:	480a      	ldr	r0, [pc, #40]	; (406f44 <spi_write_reg+0x88>)
  406f1a:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  406f1c:	2400      	movs	r4, #0
  406f1e:	9400      	str	r4, [sp, #0]
  406f20:	4623      	mov	r3, r4
  406f22:	4622      	mov	r2, r4
  406f24:	4621      	mov	r1, r4
  406f26:	20cf      	movs	r0, #207	; 0xcf
  406f28:	4d01      	ldr	r5, [pc, #4]	; (406f30 <spi_write_reg+0x74>)
  406f2a:	47a8      	blx	r5
		return N_FAIL;
  406f2c:	4620      	mov	r0, r4
  406f2e:	e7e3      	b.n	406ef8 <spi_write_reg+0x3c>
  406f30:	00406d0d 	.word	0x00406d0d
  406f34:	00411450 	.word	0x00411450
  406f38:	00410e44 	.word	0x00410e44
  406f3c:	0040992d 	.word	0x0040992d
  406f40:	004119e8 	.word	0x004119e8
  406f44:	00411b88 	.word	0x00411b88
  406f48:	00406b11 	.word	0x00406b11
  406f4c:	00411a14 	.word	0x00411a14

00406f50 <spi_read_reg>:

	return N_OK;
}

static sint8 spi_read_reg(uint32 addr, uint32 *u32data)
{
  406f50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  406f54:	b084      	sub	sp, #16
  406f56:	4604      	mov	r4, r0
  406f58:	4688      	mov	r8, r1
		clockless = 1;
	}
	else
	{
		cmd = CMD_SINGLE_READ;
		clockless = 0;
  406f5a:	f5b0 7f80 	cmp.w	r0, #256	; 0x100
  406f5e:	bf35      	itete	cc
  406f60:	2601      	movcc	r6, #1
  406f62:	2600      	movcs	r6, #0
  406f64:	25c4      	movcc	r5, #196	; 0xc4
  406f66:	25ca      	movcs	r5, #202	; 0xca
	}

#if defined USE_OLD_SPI_SW
	result = spi_cmd(cmd, addr, 0, 4, clockless);
  406f68:	9600      	str	r6, [sp, #0]
  406f6a:	2304      	movs	r3, #4
  406f6c:	2200      	movs	r2, #0
  406f6e:	4601      	mov	r1, r0
  406f70:	4628      	mov	r0, r5
  406f72:	4f2c      	ldr	r7, [pc, #176]	; (407024 <spi_read_reg+0xd4>)
  406f74:	47b8      	blx	r7
	if (result != N_OK) {
  406f76:	2801      	cmp	r0, #1
  406f78:	d00e      	beq.n	406f98 <spi_read_reg+0x48>
		M2M_ERR("[nmi spi]: Failed cmd, read reg (%08x)...\n", (unsigned int)addr);
  406f7a:	f240 2245 	movw	r2, #581	; 0x245
  406f7e:	492a      	ldr	r1, [pc, #168]	; (407028 <spi_read_reg+0xd8>)
  406f80:	482a      	ldr	r0, [pc, #168]	; (40702c <spi_read_reg+0xdc>)
  406f82:	4d2b      	ldr	r5, [pc, #172]	; (407030 <spi_read_reg+0xe0>)
  406f84:	47a8      	blx	r5
  406f86:	4621      	mov	r1, r4
  406f88:	482a      	ldr	r0, [pc, #168]	; (407034 <spi_read_reg+0xe4>)
  406f8a:	47a8      	blx	r5
  406f8c:	482a      	ldr	r0, [pc, #168]	; (407038 <spi_read_reg+0xe8>)
  406f8e:	47a8      	blx	r5
		return N_FAIL;
  406f90:	2000      	movs	r0, #0
		((uint32)tmp[1] << 8) |
		((uint32)tmp[2] << 16) |
		((uint32)tmp[3] << 24);

	return N_OK;
}
  406f92:	b004      	add	sp, #16
  406f94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	result = spi_cmd_rsp(cmd);
  406f98:	4628      	mov	r0, r5
  406f9a:	4b28      	ldr	r3, [pc, #160]	; (40703c <spi_read_reg+0xec>)
  406f9c:	4798      	blx	r3
	if (result != N_OK) {
  406f9e:	2801      	cmp	r0, #1
  406fa0:	d014      	beq.n	406fcc <spi_read_reg+0x7c>
		M2M_ERR("[nmi spi]: Failed cmd response, read reg (%08x)...\n", (unsigned int)addr);
  406fa2:	f240 224b 	movw	r2, #587	; 0x24b
  406fa6:	4920      	ldr	r1, [pc, #128]	; (407028 <spi_read_reg+0xd8>)
  406fa8:	4820      	ldr	r0, [pc, #128]	; (40702c <spi_read_reg+0xdc>)
  406faa:	4d21      	ldr	r5, [pc, #132]	; (407030 <spi_read_reg+0xe0>)
  406fac:	47a8      	blx	r5
  406fae:	4621      	mov	r1, r4
  406fb0:	4823      	ldr	r0, [pc, #140]	; (407040 <spi_read_reg+0xf0>)
  406fb2:	47a8      	blx	r5
  406fb4:	4820      	ldr	r0, [pc, #128]	; (407038 <spi_read_reg+0xe8>)
  406fb6:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  406fb8:	2400      	movs	r4, #0
  406fba:	9400      	str	r4, [sp, #0]
  406fbc:	4623      	mov	r3, r4
  406fbe:	4622      	mov	r2, r4
  406fc0:	4621      	mov	r1, r4
  406fc2:	20cf      	movs	r0, #207	; 0xcf
  406fc4:	4d17      	ldr	r5, [pc, #92]	; (407024 <spi_read_reg+0xd4>)
  406fc6:	47a8      	blx	r5
		return N_FAIL;
  406fc8:	4620      	mov	r0, r4
  406fca:	e7e2      	b.n	406f92 <spi_read_reg+0x42>
	result = spi_data_read(&tmp[0], 4, clockless);
  406fcc:	4632      	mov	r2, r6
  406fce:	2104      	movs	r1, #4
  406fd0:	a803      	add	r0, sp, #12
  406fd2:	4b1c      	ldr	r3, [pc, #112]	; (407044 <spi_read_reg+0xf4>)
  406fd4:	4798      	blx	r3
	if (result != N_OK) {
  406fd6:	2801      	cmp	r0, #1
  406fd8:	d110      	bne.n	406ffc <spi_read_reg+0xac>
		((uint32)tmp[1] << 8) |
  406fda:	f89d 200d 	ldrb.w	r2, [sp, #13]
		((uint32)tmp[2] << 16) |
  406fde:	f89d 300e 	ldrb.w	r3, [sp, #14]
  406fe2:	041b      	lsls	r3, r3, #16
		((uint32)tmp[1] << 8) |
  406fe4:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
	*u32data = tmp[0] |
  406fe8:	f89d 200c 	ldrb.w	r2, [sp, #12]
		((uint32)tmp[1] << 8) |
  406fec:	4313      	orrs	r3, r2
		((uint32)tmp[3] << 24);
  406fee:	f89d 200f 	ldrb.w	r2, [sp, #15]
		((uint32)tmp[2] << 16) |
  406ff2:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
	*u32data = tmp[0] |
  406ff6:	f8c8 3000 	str.w	r3, [r8]
	return N_OK;
  406ffa:	e7ca      	b.n	406f92 <spi_read_reg+0x42>
		M2M_ERR("[nmi spi]: Failed data read...\n");
  406ffc:	f240 2253 	movw	r2, #595	; 0x253
  407000:	4909      	ldr	r1, [pc, #36]	; (407028 <spi_read_reg+0xd8>)
  407002:	480a      	ldr	r0, [pc, #40]	; (40702c <spi_read_reg+0xdc>)
  407004:	4c0a      	ldr	r4, [pc, #40]	; (407030 <spi_read_reg+0xe0>)
  407006:	47a0      	blx	r4
  407008:	480f      	ldr	r0, [pc, #60]	; (407048 <spi_read_reg+0xf8>)
  40700a:	47a0      	blx	r4
  40700c:	480a      	ldr	r0, [pc, #40]	; (407038 <spi_read_reg+0xe8>)
  40700e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  407010:	2400      	movs	r4, #0
  407012:	9400      	str	r4, [sp, #0]
  407014:	4623      	mov	r3, r4
  407016:	4622      	mov	r2, r4
  407018:	4621      	mov	r1, r4
  40701a:	20cf      	movs	r0, #207	; 0xcf
  40701c:	4d01      	ldr	r5, [pc, #4]	; (407024 <spi_read_reg+0xd4>)
  40701e:	47a8      	blx	r5
		return N_FAIL;
  407020:	4620      	mov	r0, r4
  407022:	e7b6      	b.n	406f92 <spi_read_reg+0x42>
  407024:	00406d0d 	.word	0x00406d0d
  407028:	00411470 	.word	0x00411470
  40702c:	00410e44 	.word	0x00410e44
  407030:	0040992d 	.word	0x0040992d
  407034:	00411968 	.word	0x00411968
  407038:	00411b88 	.word	0x00411b88
  40703c:	00406b11 	.word	0x00406b11
  407040:	00411994 	.word	0x00411994
  407044:	00406bd5 	.word	0x00406bd5
  407048:	004119c8 	.word	0x004119c8

0040704c <nm_spi_deinit>:
*	@date	27 Feb 2015
*	@version	1.0
*/
sint8 nm_spi_deinit(void)
{
	gu8Crc_off = 0;
  40704c:	2000      	movs	r0, #0
  40704e:	4b01      	ldr	r3, [pc, #4]	; (407054 <nm_spi_deinit+0x8>)
  407050:	7018      	strb	r0, [r3, #0]
	return M2M_SUCCESS;
}
  407052:	4770      	bx	lr
  407054:	2040c3f0 	.word	0x2040c3f0

00407058 <nm_spi_read_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
uint32 nm_spi_read_reg(uint32 u32Addr)
{
  407058:	b500      	push	{lr}
  40705a:	b083      	sub	sp, #12
	uint32 u32Val;

	spi_read_reg(u32Addr, &u32Val);
  40705c:	a901      	add	r1, sp, #4
  40705e:	4b03      	ldr	r3, [pc, #12]	; (40706c <nm_spi_read_reg+0x14>)
  407060:	4798      	blx	r3

	return u32Val;
}
  407062:	9801      	ldr	r0, [sp, #4]
  407064:	b003      	add	sp, #12
  407066:	f85d fb04 	ldr.w	pc, [sp], #4
  40706a:	bf00      	nop
  40706c:	00406f51 	.word	0x00406f51

00407070 <nm_spi_read_reg_with_ret>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_reg_with_ret(uint32 u32Addr, uint32* pu32RetVal)
{
  407070:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_read_reg(u32Addr,pu32RetVal);
  407072:	4b04      	ldr	r3, [pc, #16]	; (407084 <nm_spi_read_reg_with_ret+0x14>)
  407074:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  407076:	2801      	cmp	r0, #1

	return s8Ret;
}
  407078:	bf0c      	ite	eq
  40707a:	2000      	moveq	r0, #0
  40707c:	f06f 0005 	mvnne.w	r0, #5
  407080:	bd08      	pop	{r3, pc}
  407082:	bf00      	nop
  407084:	00406f51 	.word	0x00406f51

00407088 <nm_spi_write_reg>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_reg(uint32 u32Addr, uint32 u32Val)
{
  407088:	b508      	push	{r3, lr}
	sint8 s8Ret;

	s8Ret = spi_write_reg(u32Addr, u32Val);
  40708a:	4b04      	ldr	r3, [pc, #16]	; (40709c <nm_spi_write_reg+0x14>)
  40708c:	4798      	blx	r3

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  40708e:	2801      	cmp	r0, #1

	return s8Ret;
}
  407090:	bf0c      	ite	eq
  407092:	2000      	moveq	r0, #0
  407094:	f06f 0005 	mvnne.w	r0, #5
  407098:	bd08      	pop	{r3, pc}
  40709a:	bf00      	nop
  40709c:	00406ebd 	.word	0x00406ebd

004070a0 <nm_spi_init>:
{
  4070a0:	b530      	push	{r4, r5, lr}
  4070a2:	b083      	sub	sp, #12
	uint32 reg =0;
  4070a4:	2300      	movs	r3, #0
  4070a6:	a902      	add	r1, sp, #8
  4070a8:	f841 3d08 	str.w	r3, [r1, #-8]!
	gu8Crc_off = 0;
  4070ac:	4a34      	ldr	r2, [pc, #208]	; (407180 <nm_spi_init+0xe0>)
  4070ae:	7013      	strb	r3, [r2, #0]
	if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)) {
  4070b0:	f64e 0024 	movw	r0, #59428	; 0xe824
  4070b4:	4b33      	ldr	r3, [pc, #204]	; (407184 <nm_spi_init+0xe4>)
  4070b6:	4798      	blx	r3
  4070b8:	b348      	cbz	r0, 40710e <nm_spi_init+0x6e>
	if(gu8Crc_off == 0)
  4070ba:	4b31      	ldr	r3, [pc, #196]	; (407180 <nm_spi_init+0xe0>)
  4070bc:	781b      	ldrb	r3, [r3, #0]
  4070be:	b97b      	cbnz	r3, 4070e0 <nm_spi_init+0x40>
		reg &= ~0x70;
  4070c0:	9900      	ldr	r1, [sp, #0]
  4070c2:	f021 017c 	bic.w	r1, r1, #124	; 0x7c
		reg |= (0x5 << 4);
  4070c6:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  4070ca:	9100      	str	r1, [sp, #0]
		if (!spi_write_reg(NMI_SPI_PROTOCOL_CONFIG, reg)) {
  4070cc:	f64e 0024 	movw	r0, #59428	; 0xe824
  4070d0:	4b2d      	ldr	r3, [pc, #180]	; (407188 <nm_spi_init+0xe8>)
  4070d2:	4798      	blx	r3
  4070d4:	4604      	mov	r4, r0
  4070d6:	2800      	cmp	r0, #0
  4070d8:	d039      	beq.n	40714e <nm_spi_init+0xae>
		gu8Crc_off = 1;
  4070da:	2201      	movs	r2, #1
  4070dc:	4b28      	ldr	r3, [pc, #160]	; (407180 <nm_spi_init+0xe0>)
  4070de:	701a      	strb	r2, [r3, #0]
	if (!spi_read_reg(0x1000, &chipid)) {
  4070e0:	a901      	add	r1, sp, #4
  4070e2:	f44f 5080 	mov.w	r0, #4096	; 0x1000
  4070e6:	4b27      	ldr	r3, [pc, #156]	; (407184 <nm_spi_init+0xe4>)
  4070e8:	4798      	blx	r3
  4070ea:	2800      	cmp	r0, #0
  4070ec:	d03a      	beq.n	407164 <nm_spi_init+0xc4>
	val32 = nm_spi_read_reg(SPI_BASE+0x24);
  4070ee:	f64e 0024 	movw	r0, #59428	; 0xe824
  4070f2:	4b26      	ldr	r3, [pc, #152]	; (40718c <nm_spi_init+0xec>)
  4070f4:	4798      	blx	r3
	val32 &= ~(0x7 << 4);
  4070f6:	f020 0170 	bic.w	r1, r0, #112	; 0x70
	nm_spi_write_reg(SPI_BASE+0x24, val32);
  4070fa:	f041 0150 	orr.w	r1, r1, #80	; 0x50
  4070fe:	f64e 0024 	movw	r0, #59428	; 0xe824
  407102:	4b23      	ldr	r3, [pc, #140]	; (407190 <nm_spi_init+0xf0>)
  407104:	4798      	blx	r3
	return M2M_SUCCESS;
  407106:	2400      	movs	r4, #0
}
  407108:	4620      	mov	r0, r4
  40710a:	b003      	add	sp, #12
  40710c:	bd30      	pop	{r4, r5, pc}
		gu8Crc_off = 1;
  40710e:	2201      	movs	r2, #1
  407110:	4b1b      	ldr	r3, [pc, #108]	; (407180 <nm_spi_init+0xe0>)
  407112:	701a      	strb	r2, [r3, #0]
		M2M_ERR("[nmi spi]: Failed internal read protocol with CRC on, retyring with CRC off...\n");
  407114:	f240 22c5 	movw	r2, #709	; 0x2c5
  407118:	491e      	ldr	r1, [pc, #120]	; (407194 <nm_spi_init+0xf4>)
  40711a:	481f      	ldr	r0, [pc, #124]	; (407198 <nm_spi_init+0xf8>)
  40711c:	4c1f      	ldr	r4, [pc, #124]	; (40719c <nm_spi_init+0xfc>)
  40711e:	47a0      	blx	r4
  407120:	481f      	ldr	r0, [pc, #124]	; (4071a0 <nm_spi_init+0x100>)
  407122:	47a0      	blx	r4
  407124:	481f      	ldr	r0, [pc, #124]	; (4071a4 <nm_spi_init+0x104>)
  407126:	47a0      	blx	r4
		if (!spi_read_reg(NMI_SPI_PROTOCOL_CONFIG, &reg)){
  407128:	4669      	mov	r1, sp
  40712a:	f64e 0024 	movw	r0, #59428	; 0xe824
  40712e:	4b15      	ldr	r3, [pc, #84]	; (407184 <nm_spi_init+0xe4>)
  407130:	4798      	blx	r3
  407132:	4604      	mov	r4, r0
  407134:	2800      	cmp	r0, #0
  407136:	d1c0      	bne.n	4070ba <nm_spi_init+0x1a>
			M2M_ERR( "[nmi spi]: Failed internal read protocol...\n");
  407138:	f44f 7232 	mov.w	r2, #712	; 0x2c8
  40713c:	4915      	ldr	r1, [pc, #84]	; (407194 <nm_spi_init+0xf4>)
  40713e:	4816      	ldr	r0, [pc, #88]	; (407198 <nm_spi_init+0xf8>)
  407140:	4d16      	ldr	r5, [pc, #88]	; (40719c <nm_spi_init+0xfc>)
  407142:	47a8      	blx	r5
  407144:	4818      	ldr	r0, [pc, #96]	; (4071a8 <nm_spi_init+0x108>)
  407146:	47a8      	blx	r5
  407148:	4816      	ldr	r0, [pc, #88]	; (4071a4 <nm_spi_init+0x104>)
  40714a:	47a8      	blx	r5
			return 0;
  40714c:	e7dc      	b.n	407108 <nm_spi_init+0x68>
			M2M_ERR( "[nmi spi]: Failed internal write protocol reg...\n");
  40714e:	f240 22d2 	movw	r2, #722	; 0x2d2
  407152:	4910      	ldr	r1, [pc, #64]	; (407194 <nm_spi_init+0xf4>)
  407154:	4810      	ldr	r0, [pc, #64]	; (407198 <nm_spi_init+0xf8>)
  407156:	4d11      	ldr	r5, [pc, #68]	; (40719c <nm_spi_init+0xfc>)
  407158:	47a8      	blx	r5
  40715a:	4814      	ldr	r0, [pc, #80]	; (4071ac <nm_spi_init+0x10c>)
  40715c:	47a8      	blx	r5
  40715e:	4811      	ldr	r0, [pc, #68]	; (4071a4 <nm_spi_init+0x104>)
  407160:	47a8      	blx	r5
			return 0;
  407162:	e7d1      	b.n	407108 <nm_spi_init+0x68>
		M2M_ERR("[nmi spi]: Fail cmd read chip id...\n");
  407164:	f44f 7237 	mov.w	r2, #732	; 0x2dc
  407168:	490a      	ldr	r1, [pc, #40]	; (407194 <nm_spi_init+0xf4>)
  40716a:	480b      	ldr	r0, [pc, #44]	; (407198 <nm_spi_init+0xf8>)
  40716c:	4c0b      	ldr	r4, [pc, #44]	; (40719c <nm_spi_init+0xfc>)
  40716e:	47a0      	blx	r4
  407170:	480f      	ldr	r0, [pc, #60]	; (4071b0 <nm_spi_init+0x110>)
  407172:	47a0      	blx	r4
  407174:	480b      	ldr	r0, [pc, #44]	; (4071a4 <nm_spi_init+0x104>)
  407176:	47a0      	blx	r4
		return M2M_ERR_BUS_FAIL;
  407178:	f06f 0405 	mvn.w	r4, #5
  40717c:	e7c4      	b.n	407108 <nm_spi_init+0x68>
  40717e:	bf00      	nop
  407180:	2040c3f0 	.word	0x2040c3f0
  407184:	00406f51 	.word	0x00406f51
  407188:	00406ebd 	.word	0x00406ebd
  40718c:	00407059 	.word	0x00407059
  407190:	00407089 	.word	0x00407089
  407194:	0041148c 	.word	0x0041148c
  407198:	00410e44 	.word	0x00410e44
  40719c:	0040992d 	.word	0x0040992d
  4071a0:	00411598 	.word	0x00411598
  4071a4:	00411b88 	.word	0x00411b88
  4071a8:	004115e8 	.word	0x004115e8
  4071ac:	00411618 	.word	0x00411618
  4071b0:	0041164c 	.word	0x0041164c

004071b4 <nm_spi_read_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_read_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  4071b4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4071b6:	b083      	sub	sp, #12
  4071b8:	4604      	mov	r4, r0
  4071ba:	460f      	mov	r7, r1
  4071bc:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  4071be:	2200      	movs	r2, #0
  4071c0:	9200      	str	r2, [sp, #0]
  4071c2:	462b      	mov	r3, r5
  4071c4:	4601      	mov	r1, r0
  4071c6:	20c8      	movs	r0, #200	; 0xc8
  4071c8:	4e22      	ldr	r6, [pc, #136]	; (407254 <nm_spi_read_block+0xa0>)
  4071ca:	47b0      	blx	r6
	if (result != N_OK) {
  4071cc:	2801      	cmp	r0, #1
  4071ce:	d00e      	beq.n	4071ee <nm_spi_read_block+0x3a>
		M2M_ERR("[nmi spi]: Failed cmd, read block (%08x)...\n", (unsigned int)addr);
  4071d0:	f44f 721d 	mov.w	r2, #628	; 0x274
  4071d4:	4920      	ldr	r1, [pc, #128]	; (407258 <nm_spi_read_block+0xa4>)
  4071d6:	4821      	ldr	r0, [pc, #132]	; (40725c <nm_spi_read_block+0xa8>)
  4071d8:	4d21      	ldr	r5, [pc, #132]	; (407260 <nm_spi_read_block+0xac>)
  4071da:	47a8      	blx	r5
  4071dc:	4621      	mov	r1, r4
  4071de:	4821      	ldr	r0, [pc, #132]	; (407264 <nm_spi_read_block+0xb0>)
  4071e0:	47a8      	blx	r5
  4071e2:	4821      	ldr	r0, [pc, #132]	; (407268 <nm_spi_read_block+0xb4>)
  4071e4:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_read(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4071e6:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  4071ea:	b003      	add	sp, #12
  4071ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
	result = spi_cmd_rsp(cmd);
  4071ee:	20c8      	movs	r0, #200	; 0xc8
  4071f0:	4b1e      	ldr	r3, [pc, #120]	; (40726c <nm_spi_read_block+0xb8>)
  4071f2:	4798      	blx	r3
	if (result != N_OK) {
  4071f4:	2801      	cmp	r0, #1
  4071f6:	d012      	beq.n	40721e <nm_spi_read_block+0x6a>
		M2M_ERR("[nmi spi]: Failed cmd response, read block (%08x)...\n", (unsigned int)addr);
  4071f8:	f240 227a 	movw	r2, #634	; 0x27a
  4071fc:	4916      	ldr	r1, [pc, #88]	; (407258 <nm_spi_read_block+0xa4>)
  4071fe:	4817      	ldr	r0, [pc, #92]	; (40725c <nm_spi_read_block+0xa8>)
  407200:	4d17      	ldr	r5, [pc, #92]	; (407260 <nm_spi_read_block+0xac>)
  407202:	47a8      	blx	r5
  407204:	4621      	mov	r1, r4
  407206:	481a      	ldr	r0, [pc, #104]	; (407270 <nm_spi_read_block+0xbc>)
  407208:	47a8      	blx	r5
  40720a:	4817      	ldr	r0, [pc, #92]	; (407268 <nm_spi_read_block+0xb4>)
  40720c:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  40720e:	2100      	movs	r1, #0
  407210:	9100      	str	r1, [sp, #0]
  407212:	460b      	mov	r3, r1
  407214:	460a      	mov	r2, r1
  407216:	20cf      	movs	r0, #207	; 0xcf
  407218:	4c0e      	ldr	r4, [pc, #56]	; (407254 <nm_spi_read_block+0xa0>)
  40721a:	47a0      	blx	r4
  40721c:	e7e3      	b.n	4071e6 <nm_spi_read_block+0x32>
	result = spi_data_read(buf, size,0);
  40721e:	2200      	movs	r2, #0
  407220:	4629      	mov	r1, r5
  407222:	4638      	mov	r0, r7
  407224:	4b13      	ldr	r3, [pc, #76]	; (407274 <nm_spi_read_block+0xc0>)
  407226:	4798      	blx	r3
	if (result != N_OK) {
  407228:	2801      	cmp	r0, #1
  40722a:	d011      	beq.n	407250 <nm_spi_read_block+0x9c>
		M2M_ERR("[nmi spi]: Failed block data read...\n");
  40722c:	f44f 7221 	mov.w	r2, #644	; 0x284
  407230:	4909      	ldr	r1, [pc, #36]	; (407258 <nm_spi_read_block+0xa4>)
  407232:	480a      	ldr	r0, [pc, #40]	; (40725c <nm_spi_read_block+0xa8>)
  407234:	4c0a      	ldr	r4, [pc, #40]	; (407260 <nm_spi_read_block+0xac>)
  407236:	47a0      	blx	r4
  407238:	480f      	ldr	r0, [pc, #60]	; (407278 <nm_spi_read_block+0xc4>)
  40723a:	47a0      	blx	r4
  40723c:	480a      	ldr	r0, [pc, #40]	; (407268 <nm_spi_read_block+0xb4>)
  40723e:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  407240:	2100      	movs	r1, #0
  407242:	9100      	str	r1, [sp, #0]
  407244:	460b      	mov	r3, r1
  407246:	460a      	mov	r2, r1
  407248:	20cf      	movs	r0, #207	; 0xcf
  40724a:	4c02      	ldr	r4, [pc, #8]	; (407254 <nm_spi_read_block+0xa0>)
  40724c:	47a0      	blx	r4
  40724e:	e7ca      	b.n	4071e6 <nm_spi_read_block+0x32>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  407250:	2000      	movs	r0, #0
  407252:	e7ca      	b.n	4071ea <nm_spi_read_block+0x36>
  407254:	00406d0d 	.word	0x00406d0d
  407258:	00411480 	.word	0x00411480
  40725c:	00410e44 	.word	0x00410e44
  407260:	0040992d 	.word	0x0040992d
  407264:	00411674 	.word	0x00411674
  407268:	00411b88 	.word	0x00411b88
  40726c:	00406b11 	.word	0x00406b11
  407270:	004116a4 	.word	0x004116a4
  407274:	00406bd5 	.word	0x00406bd5
  407278:	004116dc 	.word	0x004116dc

0040727c <nm_spi_write_block>:
*	@author	M. Abdelmawla
*	@date	11 July 2012
*	@version	1.0
*/
sint8 nm_spi_write_block(uint32 u32Addr, uint8 *puBuf, uint16 u16Sz)
{
  40727c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  407280:	b085      	sub	sp, #20
  407282:	4604      	mov	r4, r0
  407284:	4688      	mov	r8, r1
  407286:	4615      	mov	r5, r2
	result = spi_cmd(cmd, addr, 0, size,0);
  407288:	2200      	movs	r2, #0
  40728a:	9200      	str	r2, [sp, #0]
  40728c:	462b      	mov	r3, r5
  40728e:	4601      	mov	r1, r0
  407290:	20c7      	movs	r0, #199	; 0xc7
  407292:	4e4d      	ldr	r6, [pc, #308]	; (4073c8 <nm_spi_write_block+0x14c>)
  407294:	47b0      	blx	r6
	if (result != N_OK) {
  407296:	2801      	cmp	r0, #1
  407298:	d00f      	beq.n	4072ba <nm_spi_write_block+0x3e>
		M2M_ERR("[nmi spi]: Failed cmd, write block (%08x)...\n", (unsigned int)addr);
  40729a:	f240 220f 	movw	r2, #527	; 0x20f
  40729e:	494b      	ldr	r1, [pc, #300]	; (4073cc <nm_spi_write_block+0x150>)
  4072a0:	484b      	ldr	r0, [pc, #300]	; (4073d0 <nm_spi_write_block+0x154>)
  4072a2:	4d4c      	ldr	r5, [pc, #304]	; (4073d4 <nm_spi_write_block+0x158>)
  4072a4:	47a8      	blx	r5
  4072a6:	4621      	mov	r1, r4
  4072a8:	484b      	ldr	r0, [pc, #300]	; (4073d8 <nm_spi_write_block+0x15c>)
  4072aa:	47a8      	blx	r5
  4072ac:	484b      	ldr	r0, [pc, #300]	; (4073dc <nm_spi_write_block+0x160>)
  4072ae:	47a8      	blx	r5
	sint8 s8Ret;

	s8Ret = nm_spi_write(u32Addr, puBuf, u16Sz);

	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
	else s8Ret = M2M_ERR_BUS_FAIL;
  4072b0:	f06f 0005 	mvn.w	r0, #5

	return s8Ret;
}
  4072b4:	b005      	add	sp, #20
  4072b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	result = spi_cmd_rsp(cmd);
  4072ba:	20c7      	movs	r0, #199	; 0xc7
  4072bc:	4b48      	ldr	r3, [pc, #288]	; (4073e0 <nm_spi_write_block+0x164>)
  4072be:	4798      	blx	r3
	if (result != N_OK) {
  4072c0:	2801      	cmp	r0, #1
  4072c2:	d012      	beq.n	4072ea <nm_spi_write_block+0x6e>
		M2M_ERR("[nmi spi ]: Failed cmd response, write block (%08x)...\n", (unsigned int)addr);
  4072c4:	f240 2215 	movw	r2, #533	; 0x215
  4072c8:	4940      	ldr	r1, [pc, #256]	; (4073cc <nm_spi_write_block+0x150>)
  4072ca:	4841      	ldr	r0, [pc, #260]	; (4073d0 <nm_spi_write_block+0x154>)
  4072cc:	4d41      	ldr	r5, [pc, #260]	; (4073d4 <nm_spi_write_block+0x158>)
  4072ce:	47a8      	blx	r5
  4072d0:	4621      	mov	r1, r4
  4072d2:	4844      	ldr	r0, [pc, #272]	; (4073e4 <nm_spi_write_block+0x168>)
  4072d4:	47a8      	blx	r5
  4072d6:	4841      	ldr	r0, [pc, #260]	; (4073dc <nm_spi_write_block+0x160>)
  4072d8:	47a8      	blx	r5
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  4072da:	2100      	movs	r1, #0
  4072dc:	9100      	str	r1, [sp, #0]
  4072de:	460b      	mov	r3, r1
  4072e0:	460a      	mov	r2, r1
  4072e2:	20cf      	movs	r0, #207	; 0xcf
  4072e4:	4c38      	ldr	r4, [pc, #224]	; (4073c8 <nm_spi_write_block+0x14c>)
  4072e6:	47a0      	blx	r4
  4072e8:	e7e2      	b.n	4072b0 <nm_spi_write_block+0x34>
	uint8 cmd, order, crc[2] = {0};
  4072ea:	2400      	movs	r4, #0
  4072ec:	f8ad 400c 	strh.w	r4, [sp, #12]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  4072f0:	4f3d      	ldr	r7, [pc, #244]	; (4073e8 <nm_spi_write_block+0x16c>)
		if (!gu8Crc_off) {
  4072f2:	f8df 910c 	ldr.w	r9, [pc, #268]	; 407400 <nm_spi_write_block+0x184>
  4072f6:	e01d      	b.n	407334 <nm_spi_write_block+0xb8>
				order = 0x2;
  4072f8:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  4072fc:	bf94      	ite	ls
  4072fe:	2303      	movls	r3, #3
  407300:	2302      	movhi	r3, #2
		cmd |= order;
  407302:	f063 030f 	orn	r3, r3, #15
  407306:	f88d 300b 	strb.w	r3, [sp, #11]
		if (M2M_SUCCESS != nmi_spi_write(&cmd, 1)) {
  40730a:	2101      	movs	r1, #1
  40730c:	f10d 000b 	add.w	r0, sp, #11
  407310:	47b8      	blx	r7
  407312:	b9e8      	cbnz	r0, 407350 <nm_spi_write_block+0xd4>
		if (M2M_SUCCESS != nmi_spi_write(&b[ix], nbytes)) {
  407314:	4631      	mov	r1, r6
  407316:	eb08 0004 	add.w	r0, r8, r4
  40731a:	47b8      	blx	r7
  40731c:	2800      	cmp	r0, #0
  40731e:	d135      	bne.n	40738c <nm_spi_write_block+0x110>
		if (!gu8Crc_off) {
  407320:	f899 3000 	ldrb.w	r3, [r9]
  407324:	2b00      	cmp	r3, #0
  407326:	d03c      	beq.n	4073a2 <nm_spi_write_block+0x126>
		ix += nbytes;
  407328:	4434      	add	r4, r6
  40732a:	b224      	sxth	r4, r4
		sz -= nbytes;
  40732c:	1bad      	subs	r5, r5, r6
  40732e:	b2ad      	uxth	r5, r5
	} while (sz);
  407330:	2d00      	cmp	r5, #0
  407332:	d046      	beq.n	4073c2 <nm_spi_write_block+0x146>
  407334:	462e      	mov	r6, r5
  407336:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  40733a:	bf28      	it	cs
  40733c:	f44f 5600 	movcs.w	r6, #8192	; 0x2000
		if (ix == 0)  {
  407340:	2c00      	cmp	r4, #0
  407342:	d1d9      	bne.n	4072f8 <nm_spi_write_block+0x7c>
				order = 0x1;
  407344:	f5b5 5f00 	cmp.w	r5, #8192	; 0x2000
  407348:	bf94      	ite	ls
  40734a:	2303      	movls	r3, #3
  40734c:	2301      	movhi	r3, #1
  40734e:	e7d8      	b.n	407302 <nm_spi_write_block+0x86>
			M2M_ERR("[nmi spi]: Failed data block cmd write, bus error...\n");
  407350:	f44f 72d4 	mov.w	r2, #424	; 0x1a8
  407354:	4925      	ldr	r1, [pc, #148]	; (4073ec <nm_spi_write_block+0x170>)
  407356:	481e      	ldr	r0, [pc, #120]	; (4073d0 <nm_spi_write_block+0x154>)
  407358:	4c1e      	ldr	r4, [pc, #120]	; (4073d4 <nm_spi_write_block+0x158>)
  40735a:	47a0      	blx	r4
  40735c:	4824      	ldr	r0, [pc, #144]	; (4073f0 <nm_spi_write_block+0x174>)
  40735e:	47a0      	blx	r4
  407360:	481e      	ldr	r0, [pc, #120]	; (4073dc <nm_spi_write_block+0x160>)
  407362:	47a0      	blx	r4
		M2M_ERR("[nmi spi]: Failed block data write...\n");
  407364:	f240 2226 	movw	r2, #550	; 0x226
  407368:	4918      	ldr	r1, [pc, #96]	; (4073cc <nm_spi_write_block+0x150>)
  40736a:	4819      	ldr	r0, [pc, #100]	; (4073d0 <nm_spi_write_block+0x154>)
  40736c:	4c19      	ldr	r4, [pc, #100]	; (4073d4 <nm_spi_write_block+0x158>)
  40736e:	47a0      	blx	r4
  407370:	4820      	ldr	r0, [pc, #128]	; (4073f4 <nm_spi_write_block+0x178>)
  407372:	47a0      	blx	r4
  407374:	4819      	ldr	r0, [pc, #100]	; (4073dc <nm_spi_write_block+0x160>)
  407376:	47a0      	blx	r4
		spi_cmd(CMD_RESET, 0, 0, 0, 0);
  407378:	2400      	movs	r4, #0
  40737a:	9400      	str	r4, [sp, #0]
  40737c:	4623      	mov	r3, r4
  40737e:	4622      	mov	r2, r4
  407380:	4621      	mov	r1, r4
  407382:	20cf      	movs	r0, #207	; 0xcf
  407384:	4d10      	ldr	r5, [pc, #64]	; (4073c8 <nm_spi_write_block+0x14c>)
  407386:	47a8      	blx	r5
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  407388:	4620      	mov	r0, r4
  40738a:	e793      	b.n	4072b4 <nm_spi_write_block+0x38>
			M2M_ERR("[nmi spi]: Failed data block write, bus error...\n");
  40738c:	f240 12b1 	movw	r2, #433	; 0x1b1
  407390:	4916      	ldr	r1, [pc, #88]	; (4073ec <nm_spi_write_block+0x170>)
  407392:	480f      	ldr	r0, [pc, #60]	; (4073d0 <nm_spi_write_block+0x154>)
  407394:	4c0f      	ldr	r4, [pc, #60]	; (4073d4 <nm_spi_write_block+0x158>)
  407396:	47a0      	blx	r4
  407398:	4817      	ldr	r0, [pc, #92]	; (4073f8 <nm_spi_write_block+0x17c>)
  40739a:	47a0      	blx	r4
  40739c:	480f      	ldr	r0, [pc, #60]	; (4073dc <nm_spi_write_block+0x160>)
  40739e:	47a0      	blx	r4
  4073a0:	e7e0      	b.n	407364 <nm_spi_write_block+0xe8>
			if (M2M_SUCCESS != nmi_spi_write(crc, 2)) {
  4073a2:	2102      	movs	r1, #2
  4073a4:	a803      	add	r0, sp, #12
  4073a6:	47b8      	blx	r7
  4073a8:	2800      	cmp	r0, #0
  4073aa:	d0bd      	beq.n	407328 <nm_spi_write_block+0xac>
				M2M_ERR("[nmi spi]: Failed data block crc write, bus error...\n");
  4073ac:	f240 12bb 	movw	r2, #443	; 0x1bb
  4073b0:	490e      	ldr	r1, [pc, #56]	; (4073ec <nm_spi_write_block+0x170>)
  4073b2:	4807      	ldr	r0, [pc, #28]	; (4073d0 <nm_spi_write_block+0x154>)
  4073b4:	4c07      	ldr	r4, [pc, #28]	; (4073d4 <nm_spi_write_block+0x158>)
  4073b6:	47a0      	blx	r4
  4073b8:	4810      	ldr	r0, [pc, #64]	; (4073fc <nm_spi_write_block+0x180>)
  4073ba:	47a0      	blx	r4
  4073bc:	4807      	ldr	r0, [pc, #28]	; (4073dc <nm_spi_write_block+0x160>)
  4073be:	47a0      	blx	r4
  4073c0:	e7d0      	b.n	407364 <nm_spi_write_block+0xe8>
	if(N_OK == s8Ret) s8Ret = M2M_SUCCESS;
  4073c2:	2000      	movs	r0, #0
  4073c4:	e776      	b.n	4072b4 <nm_spi_write_block+0x38>
  4073c6:	bf00      	nop
  4073c8:	00406d0d 	.word	0x00406d0d
  4073cc:	00411460 	.word	0x00411460
  4073d0:	00410e44 	.word	0x00410e44
  4073d4:	0040992d 	.word	0x0040992d
  4073d8:	00411704 	.word	0x00411704
  4073dc:	00411b88 	.word	0x00411b88
  4073e0:	00406b11 	.word	0x00406b11
  4073e4:	00411734 	.word	0x00411734
  4073e8:	00406ced 	.word	0x00406ced
  4073ec:	00411440 	.word	0x00411440
  4073f0:	0041176c 	.word	0x0041176c
  4073f4:	00411810 	.word	0x00411810
  4073f8:	004117a4 	.word	0x004117a4
  4073fc:	004117d8 	.word	0x004117d8
  407400:	2040c3f0 	.word	0x2040c3f0

00407404 <Socket_ReadSocketData>:
Date
		17 July 2012
*********************************************************************/
NMI_API void Socket_ReadSocketData(SOCKET sock, tstrSocketRecvMsg *pstrRecv,uint8 u8SocketMsg,
								  uint32 u32StartAddress,uint16 u16ReadCount)
{
  407404:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407408:	f8bd 4028 	ldrh.w	r4, [sp, #40]	; 0x28
	if((u16ReadCount > 0) && (gastrSockets[sock].pu8UserBuffer != NULL) && (gastrSockets[sock].u16UserBufferSize > 0) && (gastrSockets[sock].bIsUsed == 1))
  40740c:	b194      	cbz	r4, 407434 <Socket_ReadSocketData+0x30>
  40740e:	4681      	mov	r9, r0
  407410:	460e      	mov	r6, r1
  407412:	4692      	mov	sl, r2
  407414:	4698      	mov	r8, r3
  407416:	0103      	lsls	r3, r0, #4
  407418:	4922      	ldr	r1, [pc, #136]	; (4074a4 <Socket_ReadSocketData+0xa0>)
  40741a:	58cb      	ldr	r3, [r1, r3]
  40741c:	b153      	cbz	r3, 407434 <Socket_ReadSocketData+0x30>
  40741e:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  407422:	889b      	ldrh	r3, [r3, #4]
  407424:	b29b      	uxth	r3, r3
  407426:	b12b      	cbz	r3, 407434 <Socket_ReadSocketData+0x30>
  407428:	eb01 1300 	add.w	r3, r1, r0, lsl #4
  40742c:	7a9b      	ldrb	r3, [r3, #10]
  40742e:	b2db      	uxtb	r3, r3
  407430:	2b01      	cmp	r3, #1
  407432:	d001      	beq.n	407438 <Socket_ReadSocketData+0x34>
  407434:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
		uint32	u32Address = u32StartAddress;
		uint16	u16Read;
		sint16	s16Diff;
		uint8	u8SetRxDone;

		pstrRecv->u16RemainingSize = u16ReadCount;
  407438:	80f4      	strh	r4, [r6, #6]
		do
		{
			u8SetRxDone = 1;
			u16Read = u16ReadCount;
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  40743a:	eb01 1700 	add.w	r7, r1, r0, lsl #4
			if(s16Diff > 0)
			{
				u8SetRxDone = 0;
				u16Read		= gastrSockets[sock].u16UserBufferSize;
			}
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  40743e:	f8df b07c 	ldr.w	fp, [pc, #124]	; 4074bc <Socket_ReadSocketData+0xb8>
  407442:	e006      	b.n	407452 <Socket_ReadSocketData+0x4e>
  407444:	4625      	mov	r5, r4
			u8SetRxDone = 1;
  407446:	2301      	movs	r3, #1
  407448:	e00b      	b.n	407462 <Socket_ReadSocketData+0x5e>
				pstrRecv->u16RemainingSize	-= u16Read;

				if (gpfAppSocketCb)
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);

				u16ReadCount -= u16Read;
  40744a:	1b64      	subs	r4, r4, r5
  40744c:	b2a4      	uxth	r4, r4
				u32Address += u16Read;
  40744e:	44a8      	add	r8, r5
			else
			{
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
				break;
			}
		}while(u16ReadCount != 0);
  407450:	b1ec      	cbz	r4, 40748e <Socket_ReadSocketData+0x8a>
			s16Diff	= u16Read - gastrSockets[sock].u16UserBufferSize;
  407452:	88bb      	ldrh	r3, [r7, #4]
  407454:	1ae3      	subs	r3, r4, r3
			if(s16Diff > 0)
  407456:	b21b      	sxth	r3, r3
  407458:	2b00      	cmp	r3, #0
  40745a:	ddf3      	ble.n	407444 <Socket_ReadSocketData+0x40>
				u16Read		= gastrSockets[sock].u16UserBufferSize;
  40745c:	88bd      	ldrh	r5, [r7, #4]
  40745e:	b2ad      	uxth	r5, r5
				u8SetRxDone = 0;
  407460:	2300      	movs	r3, #0
			if(hif_receive(u32Address, gastrSockets[sock].pu8UserBuffer, u16Read, u8SetRxDone) == M2M_SUCCESS)
  407462:	6839      	ldr	r1, [r7, #0]
  407464:	462a      	mov	r2, r5
  407466:	4640      	mov	r0, r8
  407468:	47d8      	blx	fp
  40746a:	b990      	cbnz	r0, 407492 <Socket_ReadSocketData+0x8e>
				pstrRecv->pu8Buffer			= gastrSockets[sock].pu8UserBuffer;
  40746c:	683b      	ldr	r3, [r7, #0]
  40746e:	6033      	str	r3, [r6, #0]
				pstrRecv->s16BufferSize		= u16Read;
  407470:	80b5      	strh	r5, [r6, #4]
				pstrRecv->u16RemainingSize	-= u16Read;
  407472:	88f3      	ldrh	r3, [r6, #6]
  407474:	1b5b      	subs	r3, r3, r5
  407476:	80f3      	strh	r3, [r6, #6]
				if (gpfAppSocketCb)
  407478:	4b0b      	ldr	r3, [pc, #44]	; (4074a8 <Socket_ReadSocketData+0xa4>)
  40747a:	681b      	ldr	r3, [r3, #0]
  40747c:	2b00      	cmp	r3, #0
  40747e:	d0e4      	beq.n	40744a <Socket_ReadSocketData+0x46>
					gpfAppSocketCb(sock,u8SocketMsg, pstrRecv);
  407480:	4b09      	ldr	r3, [pc, #36]	; (4074a8 <Socket_ReadSocketData+0xa4>)
  407482:	681b      	ldr	r3, [r3, #0]
  407484:	4632      	mov	r2, r6
  407486:	4651      	mov	r1, sl
  407488:	4648      	mov	r0, r9
  40748a:	4798      	blx	r3
  40748c:	e7dd      	b.n	40744a <Socket_ReadSocketData+0x46>
  40748e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
				M2M_INFO("(ERRR)Current <%d>\n", u16ReadCount);
  407492:	4806      	ldr	r0, [pc, #24]	; (4074ac <Socket_ReadSocketData+0xa8>)
  407494:	4d06      	ldr	r5, [pc, #24]	; (4074b0 <Socket_ReadSocketData+0xac>)
  407496:	47a8      	blx	r5
  407498:	4621      	mov	r1, r4
  40749a:	4806      	ldr	r0, [pc, #24]	; (4074b4 <Socket_ReadSocketData+0xb0>)
  40749c:	47a8      	blx	r5
  40749e:	4806      	ldr	r0, [pc, #24]	; (4074b8 <Socket_ReadSocketData+0xb4>)
  4074a0:	47a8      	blx	r5
	}
}
  4074a2:	e7c7      	b.n	407434 <Socket_ReadSocketData+0x30>
  4074a4:	2040ca98 	.word	0x2040ca98
  4074a8:	2040cb48 	.word	0x2040cb48
  4074ac:	00411114 	.word	0x00411114
  4074b0:	0040992d 	.word	0x0040992d
  4074b4:	00411a4c 	.word	0x00411a4c
  4074b8:	00411b88 	.word	0x00411b88
  4074bc:	00405b0d 	.word	0x00405b0d

004074c0 <m2m_ip_cb>:

Date
		17 July 2012
*********************************************************************/
static void m2m_ip_cb(uint8 u8OpCode, uint16 u16BufferSize,uint32 u32Address)
{
  4074c0:	b5f0      	push	{r4, r5, r6, r7, lr}
  4074c2:	b099      	sub	sp, #100	; 0x64
  4074c4:	4614      	mov	r4, r2
	if(u8OpCode == SOCKET_CMD_BIND)
  4074c6:	2841      	cmp	r0, #65	; 0x41
  4074c8:	d049      	beq.n	40755e <m2m_ip_cb+0x9e>
  4074ca:	460d      	mov	r5, r1
			strBind.status = strBindReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
		}
	}
	else if(u8OpCode == SOCKET_CMD_LISTEN)
  4074cc:	2842      	cmp	r0, #66	; 0x42
  4074ce:	d05f      	beq.n	407590 <m2m_ip_cb+0xd0>
			strListen.status = strListenReply.s8Status;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
		}
	}
	else if(u8OpCode == SOCKET_CMD_ACCEPT)
  4074d0:	2843      	cmp	r0, #67	; 0x43
  4074d2:	d075      	beq.n	4075c0 <m2m_ip_cb+0x100>
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
			if(gpfAppSocketCb)
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
		}
	}
	else if((u8OpCode == SOCKET_CMD_CONNECT) || (u8OpCode == SOCKET_CMD_SSL_CONNECT))
  4074d4:	2844      	cmp	r0, #68	; 0x44
  4074d6:	f000 80b0 	beq.w	40763a <m2m_ip_cb+0x17a>
  4074da:	284b      	cmp	r0, #75	; 0x4b
  4074dc:	f000 80ad 	beq.w	40763a <m2m_ip_cb+0x17a>
			}
			if(gpfAppSocketCb)
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
		}
	}
	else if(u8OpCode == SOCKET_CMD_DNS_RESOLVE)
  4074e0:	284a      	cmp	r0, #74	; 0x4a
  4074e2:	f000 80cc 	beq.w	40767e <m2m_ip_cb+0x1be>
			strDnsReply.u32HostIP = strDnsReply.u32HostIP;
			if(gpfAppResolveCb)
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
		}
	}
	else if((u8OpCode == SOCKET_CMD_RECV) || (u8OpCode == SOCKET_CMD_RECVFROM) || (u8OpCode == SOCKET_CMD_SSL_RECV))
  4074e6:	f1a0 0346 	sub.w	r3, r0, #70	; 0x46
  4074ea:	b2db      	uxtb	r3, r3
  4074ec:	2b07      	cmp	r3, #7
  4074ee:	f200 80f4 	bhi.w	4076da <m2m_ip_cb+0x21a>
  4074f2:	2285      	movs	r2, #133	; 0x85
  4074f4:	fa22 f303 	lsr.w	r3, r2, r3
  4074f8:	f013 0f01 	tst.w	r3, #1
  4074fc:	f000 80ed 	beq.w	4076da <m2m_ip_cb+0x21a>
		tstrSocketRecvMsg	strRecvMsg;
		uint8				u8CallbackMsgID = SOCKET_MSG_RECV;
		uint16				u16DataOffset;

		if(u8OpCode == SOCKET_CMD_RECVFROM)
			u8CallbackMsgID = SOCKET_MSG_RECVFROM;
  407500:	2848      	cmp	r0, #72	; 0x48
  407502:	bf14      	ite	ne
  407504:	2706      	movne	r7, #6
  407506:	2709      	moveq	r7, #9

		/* Read RECV REPLY data structure.
		*/
		u16ReadSize = sizeof(tstrRecvReply);
		if(hif_receive(u32Address, (uint8*)&strRecvReply, u16ReadSize, 0) == M2M_SUCCESS)
  407508:	2300      	movs	r3, #0
  40750a:	2210      	movs	r2, #16
  40750c:	a903      	add	r1, sp, #12
  40750e:	4620      	mov	r0, r4
  407510:	4e93      	ldr	r6, [pc, #588]	; (407760 <m2m_ip_cb+0x2a0>)
  407512:	47b0      	blx	r6
  407514:	2800      	cmp	r0, #0
  407516:	f040 80b0 	bne.w	40767a <m2m_ip_cb+0x1ba>
		{
			uint16 u16SessionID = 0;

			sock			= strRecvReply.sock;
  40751a:	f99d 0018 	ldrsb.w	r0, [sp, #24]
			u16SessionID = strRecvReply.u16SessionID;
  40751e:	f8bd 101a 	ldrh.w	r1, [sp, #26]
			M2M_DBG("recv callback session ID = %d\r\n",u16SessionID);
			
			/* Reset the Socket RX Pending Flag.
			*/
			gastrSockets[sock].bIsRecvPending = 0;
  407522:	4a90      	ldr	r2, [pc, #576]	; (407764 <m2m_ip_cb+0x2a4>)
  407524:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  407528:	2300      	movs	r3, #0
  40752a:	7313      	strb	r3, [r2, #12]

			s16RecvStatus	= NM_BSP_B_L_16(strRecvReply.s16RecvStatus);
  40752c:	f9bd e014 	ldrsh.w	lr, [sp, #20]
			u16DataOffset	= NM_BSP_B_L_16(strRecvReply.u16DataOffset);
  407530:	f8bd 3016 	ldrh.w	r3, [sp, #22]
			strRecvMsg.strRemoteAddr.sin_port 			= strRecvReply.strRemoteAddr.u16Port;
  407534:	f8bd 600e 	ldrh.w	r6, [sp, #14]
  407538:	f8ad 6026 	strh.w	r6, [sp, #38]	; 0x26
			strRecvMsg.strRemoteAddr.sin_addr.s_addr 	= strRecvReply.strRemoteAddr.u32IPAddr;
  40753c:	9e04      	ldr	r6, [sp, #16]
  40753e:	960a      	str	r6, [sp, #40]	; 0x28

			if(u16SessionID == gastrSockets[sock].u16SessionID)
  407540:	88d2      	ldrh	r2, [r2, #6]
  407542:	b292      	uxth	r2, r2
  407544:	4291      	cmp	r1, r2
  407546:	f000 80ac 	beq.w	4076a2 <m2m_ip_cb+0x1e2>
				}
			}
			else
			{
				M2M_DBG("Discard recv callback %d %d \r\n",u16SessionID , gastrSockets[sock].u16SessionID);
				if(u16ReadSize < u16BufferSize)
  40754a:	2d10      	cmp	r5, #16
  40754c:	f240 8095 	bls.w	40767a <m2m_ip_cb+0x1ba>
					hif_receive(0, NULL, 0, 1);
  407550:	2301      	movs	r3, #1
  407552:	2200      	movs	r2, #0
  407554:	4611      	mov	r1, r2
  407556:	4610      	mov	r0, r2
  407558:	4c81      	ldr	r4, [pc, #516]	; (407760 <m2m_ip_cb+0x2a0>)
  40755a:	47a0      	blx	r4
	{
  40755c:	e08d      	b.n	40767a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strBindReply, sizeof(tstrBindReply), 0) == M2M_SUCCESS)
  40755e:	2300      	movs	r3, #0
  407560:	2204      	movs	r2, #4
  407562:	a907      	add	r1, sp, #28
  407564:	4620      	mov	r0, r4
  407566:	4c7e      	ldr	r4, [pc, #504]	; (407760 <m2m_ip_cb+0x2a0>)
  407568:	47a0      	blx	r4
  40756a:	2800      	cmp	r0, #0
  40756c:	f040 8085 	bne.w	40767a <m2m_ip_cb+0x1ba>
			strBind.status = strBindReply.s8Status;
  407570:	f89d 301d 	ldrb.w	r3, [sp, #29]
  407574:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  407578:	4b7b      	ldr	r3, [pc, #492]	; (407768 <m2m_ip_cb+0x2a8>)
  40757a:	681b      	ldr	r3, [r3, #0]
  40757c:	2b00      	cmp	r3, #0
  40757e:	d07c      	beq.n	40767a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strBindReply.sock,SOCKET_MSG_BIND,&strBind);
  407580:	4b79      	ldr	r3, [pc, #484]	; (407768 <m2m_ip_cb+0x2a8>)
  407582:	681b      	ldr	r3, [r3, #0]
  407584:	aa03      	add	r2, sp, #12
  407586:	2101      	movs	r1, #1
  407588:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  40758c:	4798      	blx	r3
  40758e:	e074      	b.n	40767a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strListenReply, sizeof(tstrListenReply), 0) == M2M_SUCCESS)
  407590:	2300      	movs	r3, #0
  407592:	2204      	movs	r2, #4
  407594:	a907      	add	r1, sp, #28
  407596:	4620      	mov	r0, r4
  407598:	4c71      	ldr	r4, [pc, #452]	; (407760 <m2m_ip_cb+0x2a0>)
  40759a:	47a0      	blx	r4
  40759c:	2800      	cmp	r0, #0
  40759e:	d16c      	bne.n	40767a <m2m_ip_cb+0x1ba>
			strListen.status = strListenReply.s8Status;
  4075a0:	f89d 301d 	ldrb.w	r3, [sp, #29]
  4075a4:	f88d 300c 	strb.w	r3, [sp, #12]
			if(gpfAppSocketCb)
  4075a8:	4b6f      	ldr	r3, [pc, #444]	; (407768 <m2m_ip_cb+0x2a8>)
  4075aa:	681b      	ldr	r3, [r3, #0]
  4075ac:	2b00      	cmp	r3, #0
  4075ae:	d064      	beq.n	40767a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strListenReply.sock,SOCKET_MSG_LISTEN, &strListen);
  4075b0:	4b6d      	ldr	r3, [pc, #436]	; (407768 <m2m_ip_cb+0x2a8>)
  4075b2:	681b      	ldr	r3, [r3, #0]
  4075b4:	aa03      	add	r2, sp, #12
  4075b6:	2102      	movs	r1, #2
  4075b8:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  4075bc:	4798      	blx	r3
  4075be:	e05c      	b.n	40767a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strAcceptReply, sizeof(tstrAcceptReply), 0) == M2M_SUCCESS)
  4075c0:	2300      	movs	r3, #0
  4075c2:	220c      	movs	r2, #12
  4075c4:	eb0d 0102 	add.w	r1, sp, r2
  4075c8:	4620      	mov	r0, r4
  4075ca:	4c65      	ldr	r4, [pc, #404]	; (407760 <m2m_ip_cb+0x2a0>)
  4075cc:	47a0      	blx	r4
  4075ce:	2800      	cmp	r0, #0
  4075d0:	d153      	bne.n	40767a <m2m_ip_cb+0x1ba>
			if(strAcceptReply.sConnectedSock >= 0)
  4075d2:	f99d 3015 	ldrsb.w	r3, [sp, #21]
  4075d6:	2b00      	cmp	r3, #0
  4075d8:	db19      	blt.n	40760e <m2m_ip_cb+0x14e>
				gastrSockets[strAcceptReply.sConnectedSock].u8SSLFlags 	= 0;
  4075da:	4a62      	ldr	r2, [pc, #392]	; (407764 <m2m_ip_cb+0x2a4>)
  4075dc:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  4075e0:	2100      	movs	r1, #0
  4075e2:	72d1      	strb	r1, [r2, #11]
				gastrSockets[strAcceptReply.sConnectedSock].bIsUsed 	= 1;
  4075e4:	2101      	movs	r1, #1
  4075e6:	7291      	strb	r1, [r2, #10]
				++gu16SessionID;
  4075e8:	4960      	ldr	r1, [pc, #384]	; (40776c <m2m_ip_cb+0x2ac>)
  4075ea:	880a      	ldrh	r2, [r1, #0]
  4075ec:	3201      	adds	r2, #1
  4075ee:	b292      	uxth	r2, r2
  4075f0:	800a      	strh	r2, [r1, #0]
				if(gu16SessionID == 0)
  4075f2:	880a      	ldrh	r2, [r1, #0]
  4075f4:	b292      	uxth	r2, r2
  4075f6:	b91a      	cbnz	r2, 407600 <m2m_ip_cb+0x140>
					++gu16SessionID;
  4075f8:	880a      	ldrh	r2, [r1, #0]
  4075fa:	3201      	adds	r2, #1
  4075fc:	b292      	uxth	r2, r2
  4075fe:	800a      	strh	r2, [r1, #0]
				gastrSockets[strAcceptReply.sConnectedSock].u16SessionID = gu16SessionID;
  407600:	4a5a      	ldr	r2, [pc, #360]	; (40776c <m2m_ip_cb+0x2ac>)
  407602:	8811      	ldrh	r1, [r2, #0]
  407604:	b289      	uxth	r1, r1
  407606:	4a57      	ldr	r2, [pc, #348]	; (407764 <m2m_ip_cb+0x2a4>)
  407608:	eb02 1203 	add.w	r2, r2, r3, lsl #4
  40760c:	80d1      	strh	r1, [r2, #6]
			strAccept.sock = strAcceptReply.sConnectedSock;
  40760e:	f88d 301c 	strb.w	r3, [sp, #28]
			strAccept.strAddr.sin_family		= AF_INET;
  407612:	2302      	movs	r3, #2
  407614:	f8ad 3020 	strh.w	r3, [sp, #32]
			strAccept.strAddr.sin_port = strAcceptReply.strAddr.u16Port;
  407618:	f8bd 300e 	ldrh.w	r3, [sp, #14]
  40761c:	f8ad 3022 	strh.w	r3, [sp, #34]	; 0x22
			strAccept.strAddr.sin_addr.s_addr = strAcceptReply.strAddr.u32IPAddr;
  407620:	9b04      	ldr	r3, [sp, #16]
  407622:	9309      	str	r3, [sp, #36]	; 0x24
			if(gpfAppSocketCb)
  407624:	4b50      	ldr	r3, [pc, #320]	; (407768 <m2m_ip_cb+0x2a8>)
  407626:	681b      	ldr	r3, [r3, #0]
  407628:	b33b      	cbz	r3, 40767a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strAcceptReply.sListenSock, SOCKET_MSG_ACCEPT, &strAccept);
  40762a:	4b4f      	ldr	r3, [pc, #316]	; (407768 <m2m_ip_cb+0x2a8>)
  40762c:	681b      	ldr	r3, [r3, #0]
  40762e:	aa07      	add	r2, sp, #28
  407630:	2104      	movs	r1, #4
  407632:	f99d 0014 	ldrsb.w	r0, [sp, #20]
  407636:	4798      	blx	r3
  407638:	e01f      	b.n	40767a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strConnectReply, sizeof(tstrConnectReply), 0) == M2M_SUCCESS)
  40763a:	2300      	movs	r3, #0
  40763c:	2204      	movs	r2, #4
  40763e:	a907      	add	r1, sp, #28
  407640:	4620      	mov	r0, r4
  407642:	4c47      	ldr	r4, [pc, #284]	; (407760 <m2m_ip_cb+0x2a0>)
  407644:	47a0      	blx	r4
  407646:	b9c0      	cbnz	r0, 40767a <m2m_ip_cb+0x1ba>
			strConnMsg.sock		= strConnectReply.sock;
  407648:	f99d 001c 	ldrsb.w	r0, [sp, #28]
  40764c:	f88d 000c 	strb.w	r0, [sp, #12]
			strConnMsg.s8Error	= strConnectReply.s8Error;
  407650:	f99d 301d 	ldrsb.w	r3, [sp, #29]
  407654:	f88d 300d 	strb.w	r3, [sp, #13]
			if(strConnectReply.s8Error == SOCK_ERR_NO_ERROR)
  407658:	b93b      	cbnz	r3, 40766a <m2m_ip_cb+0x1aa>
				gastrSockets[strConnectReply.sock].u16DataOffset = strConnectReply.u16AppDataOffset - M2M_HIF_HDR_OFFSET;
  40765a:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  40765e:	3b08      	subs	r3, #8
  407660:	b29b      	uxth	r3, r3
  407662:	4a40      	ldr	r2, [pc, #256]	; (407764 <m2m_ip_cb+0x2a4>)
  407664:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  407668:	8113      	strh	r3, [r2, #8]
			if(gpfAppSocketCb)
  40766a:	4b3f      	ldr	r3, [pc, #252]	; (407768 <m2m_ip_cb+0x2a8>)
  40766c:	681b      	ldr	r3, [r3, #0]
  40766e:	b123      	cbz	r3, 40767a <m2m_ip_cb+0x1ba>
				gpfAppSocketCb(strConnectReply.sock,SOCKET_MSG_CONNECT, &strConnMsg);
  407670:	4b3d      	ldr	r3, [pc, #244]	; (407768 <m2m_ip_cb+0x2a8>)
  407672:	681b      	ldr	r3, [r3, #0]
  407674:	aa03      	add	r2, sp, #12
  407676:	2105      	movs	r1, #5
  407678:	4798      	blx	r3
			{
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
			}
		}
	}
}
  40767a:	b019      	add	sp, #100	; 0x64
  40767c:	bdf0      	pop	{r4, r5, r6, r7, pc}
		if(hif_receive(u32Address, (uint8*)&strDnsReply, sizeof(tstrDnsReply), 0) == M2M_SUCCESS)
  40767e:	2300      	movs	r3, #0
  407680:	2244      	movs	r2, #68	; 0x44
  407682:	a907      	add	r1, sp, #28
  407684:	4620      	mov	r0, r4
  407686:	4c36      	ldr	r4, [pc, #216]	; (407760 <m2m_ip_cb+0x2a0>)
  407688:	47a0      	blx	r4
  40768a:	2800      	cmp	r0, #0
  40768c:	d1f5      	bne.n	40767a <m2m_ip_cb+0x1ba>
			if(gpfAppResolveCb)
  40768e:	4b38      	ldr	r3, [pc, #224]	; (407770 <m2m_ip_cb+0x2b0>)
  407690:	681b      	ldr	r3, [r3, #0]
  407692:	2b00      	cmp	r3, #0
  407694:	d0f1      	beq.n	40767a <m2m_ip_cb+0x1ba>
				gpfAppResolveCb((uint8*)strDnsReply.acHostName, strDnsReply.u32HostIP);
  407696:	4b36      	ldr	r3, [pc, #216]	; (407770 <m2m_ip_cb+0x2b0>)
  407698:	681b      	ldr	r3, [r3, #0]
  40769a:	9917      	ldr	r1, [sp, #92]	; 0x5c
  40769c:	a807      	add	r0, sp, #28
  40769e:	4798      	blx	r3
  4076a0:	e7eb      	b.n	40767a <m2m_ip_cb+0x1ba>
				if((s16RecvStatus > 0) && (s16RecvStatus < u16BufferSize))
  4076a2:	f1be 0f00 	cmp.w	lr, #0
  4076a6:	dd01      	ble.n	4076ac <m2m_ip_cb+0x1ec>
  4076a8:	45ae      	cmp	lr, r5
  4076aa:	db0d      	blt.n	4076c8 <m2m_ip_cb+0x208>
					strRecvMsg.s16BufferSize	= s16RecvStatus;
  4076ac:	f8ad e020 	strh.w	lr, [sp, #32]
					strRecvMsg.pu8Buffer		= NULL;
  4076b0:	2300      	movs	r3, #0
  4076b2:	9307      	str	r3, [sp, #28]
					if(gpfAppSocketCb)
  4076b4:	4b2c      	ldr	r3, [pc, #176]	; (407768 <m2m_ip_cb+0x2a8>)
  4076b6:	681b      	ldr	r3, [r3, #0]
  4076b8:	2b00      	cmp	r3, #0
  4076ba:	d0de      	beq.n	40767a <m2m_ip_cb+0x1ba>
						gpfAppSocketCb(sock,u8CallbackMsgID, &strRecvMsg);
  4076bc:	4b2a      	ldr	r3, [pc, #168]	; (407768 <m2m_ip_cb+0x2a8>)
  4076be:	681b      	ldr	r3, [r3, #0]
  4076c0:	aa07      	add	r2, sp, #28
  4076c2:	4639      	mov	r1, r7
  4076c4:	4798      	blx	r3
  4076c6:	e7d8      	b.n	40767a <m2m_ip_cb+0x1ba>
					Socket_ReadSocketData(sock, &strRecvMsg, u8CallbackMsgID, u32Address, u16ReadSize);
  4076c8:	fa1f f28e 	uxth.w	r2, lr
  4076cc:	9200      	str	r2, [sp, #0]
  4076ce:	4423      	add	r3, r4
  4076d0:	463a      	mov	r2, r7
  4076d2:	a907      	add	r1, sp, #28
  4076d4:	4c27      	ldr	r4, [pc, #156]	; (407774 <m2m_ip_cb+0x2b4>)
  4076d6:	47a0      	blx	r4
  4076d8:	e7cf      	b.n	40767a <m2m_ip_cb+0x1ba>
	else if((u8OpCode == SOCKET_CMD_SEND) || (u8OpCode == SOCKET_CMD_SENDTO) || (u8OpCode == SOCKET_CMD_SSL_SEND))
  4076da:	f000 03fd 	and.w	r3, r0, #253	; 0xfd
  4076de:	2b45      	cmp	r3, #69	; 0x45
  4076e0:	d019      	beq.n	407716 <m2m_ip_cb+0x256>
  4076e2:	284c      	cmp	r0, #76	; 0x4c
  4076e4:	d017      	beq.n	407716 <m2m_ip_cb+0x256>
	else if(u8OpCode == SOCKET_CMD_PING)
  4076e6:	2852      	cmp	r0, #82	; 0x52
  4076e8:	d1c7      	bne.n	40767a <m2m_ip_cb+0x1ba>
		if(hif_receive(u32Address, (uint8*)&strPingReply, sizeof(tstrPingReply), 1) == M2M_SUCCESS)
  4076ea:	2301      	movs	r3, #1
  4076ec:	2214      	movs	r2, #20
  4076ee:	a907      	add	r1, sp, #28
  4076f0:	4620      	mov	r0, r4
  4076f2:	4c1b      	ldr	r4, [pc, #108]	; (407760 <m2m_ip_cb+0x2a0>)
  4076f4:	47a0      	blx	r4
  4076f6:	2800      	cmp	r0, #0
  4076f8:	d1bf      	bne.n	40767a <m2m_ip_cb+0x1ba>
			gfpPingCb = (void (*)(uint32 , uint32 , uint8))strPingReply.u32CmdPrivate;
  4076fa:	4b1f      	ldr	r3, [pc, #124]	; (407778 <m2m_ip_cb+0x2b8>)
  4076fc:	9a08      	ldr	r2, [sp, #32]
  4076fe:	601a      	str	r2, [r3, #0]
			if(gfpPingCb != NULL)
  407700:	681b      	ldr	r3, [r3, #0]
  407702:	2b00      	cmp	r3, #0
  407704:	d0b9      	beq.n	40767a <m2m_ip_cb+0x1ba>
				gfpPingCb(strPingReply.u32IPAddr, strPingReply.u32RTT, strPingReply.u8ErrorCode);
  407706:	4b1c      	ldr	r3, [pc, #112]	; (407778 <m2m_ip_cb+0x2b8>)
  407708:	681b      	ldr	r3, [r3, #0]
  40770a:	f89d 202c 	ldrb.w	r2, [sp, #44]	; 0x2c
  40770e:	9909      	ldr	r1, [sp, #36]	; 0x24
  407710:	9807      	ldr	r0, [sp, #28]
  407712:	4798      	blx	r3
}
  407714:	e7b1      	b.n	40767a <m2m_ip_cb+0x1ba>
			u8CallbackMsgID = SOCKET_MSG_SENDTO;
  407716:	2847      	cmp	r0, #71	; 0x47
  407718:	bf14      	ite	ne
  40771a:	2507      	movne	r5, #7
  40771c:	2508      	moveq	r5, #8
		if(hif_receive(u32Address, (uint8*)&strReply, sizeof(tstrSendReply), 0) == M2M_SUCCESS)
  40771e:	2300      	movs	r3, #0
  407720:	2208      	movs	r2, #8
  407722:	a907      	add	r1, sp, #28
  407724:	4620      	mov	r0, r4
  407726:	4c0e      	ldr	r4, [pc, #56]	; (407760 <m2m_ip_cb+0x2a0>)
  407728:	47a0      	blx	r4
  40772a:	2800      	cmp	r0, #0
  40772c:	d1a5      	bne.n	40767a <m2m_ip_cb+0x1ba>
			sock = strReply.sock;
  40772e:	f99d 001c 	ldrsb.w	r0, [sp, #28]
			u16SessionID = strReply.u16SessionID;
  407732:	f8bd 2020 	ldrh.w	r2, [sp, #32]
			s16Rcvd = NM_BSP_B_L_16(strReply.s16SentBytes);
  407736:	f8bd 301e 	ldrh.w	r3, [sp, #30]
  40773a:	f8ad 300c 	strh.w	r3, [sp, #12]
			if(u16SessionID == gastrSockets[sock].u16SessionID)
  40773e:	4b09      	ldr	r3, [pc, #36]	; (407764 <m2m_ip_cb+0x2a4>)
  407740:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  407744:	88db      	ldrh	r3, [r3, #6]
  407746:	b29b      	uxth	r3, r3
  407748:	429a      	cmp	r2, r3
  40774a:	d196      	bne.n	40767a <m2m_ip_cb+0x1ba>
				if(gpfAppSocketCb)
  40774c:	4b06      	ldr	r3, [pc, #24]	; (407768 <m2m_ip_cb+0x2a8>)
  40774e:	681b      	ldr	r3, [r3, #0]
  407750:	2b00      	cmp	r3, #0
  407752:	d092      	beq.n	40767a <m2m_ip_cb+0x1ba>
					gpfAppSocketCb(sock,u8CallbackMsgID, &s16Rcvd);
  407754:	4b04      	ldr	r3, [pc, #16]	; (407768 <m2m_ip_cb+0x2a8>)
  407756:	681b      	ldr	r3, [r3, #0]
  407758:	aa03      	add	r2, sp, #12
  40775a:	4629      	mov	r1, r5
  40775c:	4798      	blx	r3
	{
  40775e:	e78c      	b.n	40767a <m2m_ip_cb+0x1ba>
  407760:	00405b0d 	.word	0x00405b0d
  407764:	2040ca98 	.word	0x2040ca98
  407768:	2040cb48 	.word	0x2040cb48
  40776c:	2040c3f2 	.word	0x2040c3f2
  407770:	2040cb50 	.word	0x2040cb50
  407774:	00407405 	.word	0x00407405
  407778:	2040cb4c 	.word	0x2040cb4c

0040777c <socketInit>:

Date
		4 June 2012
*********************************************************************/
void socketInit(void)
{
  40777c:	b508      	push	{r3, lr}
	if(gbSocketInit==0)
  40777e:	4b0a      	ldr	r3, [pc, #40]	; (4077a8 <socketInit+0x2c>)
  407780:	781b      	ldrb	r3, [r3, #0]
  407782:	b103      	cbz	r3, 407786 <socketInit+0xa>
  407784:	bd08      	pop	{r3, pc}
	{
		m2m_memset((uint8*)gastrSockets, 0, MAX_SOCKET * sizeof(tstrSocket));
  407786:	22b0      	movs	r2, #176	; 0xb0
  407788:	2100      	movs	r1, #0
  40778a:	4808      	ldr	r0, [pc, #32]	; (4077ac <socketInit+0x30>)
  40778c:	4b08      	ldr	r3, [pc, #32]	; (4077b0 <socketInit+0x34>)
  40778e:	4798      	blx	r3
		hif_register_cb(M2M_REQ_GROUP_IP,m2m_ip_cb);
  407790:	4908      	ldr	r1, [pc, #32]	; (4077b4 <socketInit+0x38>)
  407792:	2002      	movs	r0, #2
  407794:	4b08      	ldr	r3, [pc, #32]	; (4077b8 <socketInit+0x3c>)
  407796:	4798      	blx	r3
		gbSocketInit=1;
  407798:	2201      	movs	r2, #1
  40779a:	4b03      	ldr	r3, [pc, #12]	; (4077a8 <socketInit+0x2c>)
  40779c:	701a      	strb	r2, [r3, #0]
		gu16SessionID = 0;
  40779e:	2200      	movs	r2, #0
  4077a0:	4b06      	ldr	r3, [pc, #24]	; (4077bc <socketInit+0x40>)
  4077a2:	801a      	strh	r2, [r3, #0]
	}
}
  4077a4:	e7ee      	b.n	407784 <socketInit+0x8>
  4077a6:	bf00      	nop
  4077a8:	2040c3f1 	.word	0x2040c3f1
  4077ac:	2040ca98 	.word	0x2040ca98
  4077b0:	004054b9 	.word	0x004054b9
  4077b4:	004074c1 	.word	0x004074c1
  4077b8:	00405c21 	.word	0x00405c21
  4077bc:	2040c3f2 	.word	0x2040c3f2

004077c0 <registerSocketCallback>:
Date
		4 June 2012
*********************************************************************/
void registerSocketCallback(tpfAppSocketCb pfAppSocketCb, tpfAppResolveCb pfAppResolveCb)
{
	gpfAppSocketCb = pfAppSocketCb;
  4077c0:	4b02      	ldr	r3, [pc, #8]	; (4077cc <registerSocketCallback+0xc>)
  4077c2:	6018      	str	r0, [r3, #0]
	gpfAppResolveCb = pfAppResolveCb;
  4077c4:	4b02      	ldr	r3, [pc, #8]	; (4077d0 <registerSocketCallback+0x10>)
  4077c6:	6019      	str	r1, [r3, #0]
  4077c8:	4770      	bx	lr
  4077ca:	bf00      	nop
  4077cc:	2040cb48 	.word	0x2040cb48
  4077d0:	2040cb50 	.word	0x2040cb50

004077d4 <socket>:

Date
		4 June 2012
*********************************************************************/
SOCKET socket(uint16 u16Domain, uint8 u8Type, uint8 u8Flags)
{
  4077d4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4077d6:	b087      	sub	sp, #28
	SOCKET		sock = -1;
	uint8		u8Count,u8SocketCount = MAX_SOCKET;
	volatile tstrSocket	*pstrSock;
	
	/* The only supported family is the AF_INET for UDP and TCP transport layer protocols. */
	if(u16Domain == AF_INET)
  4077d8:	2802      	cmp	r0, #2
  4077da:	d158      	bne.n	40788e <socket+0xba>
	{
		if(u8Type == SOCK_STREAM)
  4077dc:	2901      	cmp	r1, #1
  4077de:	d059      	beq.n	407894 <socket+0xc0>
		{
			u8SocketCount = TCP_SOCK_MAX;
			u8Count = 0;
		}
		else if(u8Type == SOCK_DGRAM)
  4077e0:	2902      	cmp	r1, #2
  4077e2:	d116      	bne.n	407812 <socket+0x3e>
		{
			/*--- UDP SOCKET ---*/
			u8SocketCount = MAX_SOCKET;
  4077e4:	260b      	movs	r6, #11
			u8Count = TCP_SOCK_MAX;
  4077e6:	2407      	movs	r4, #7
		else
			return sock;

		for(;u8Count < u8SocketCount; u8Count ++)
		{
			pstrSock = &gastrSockets[u8Count];
  4077e8:	4625      	mov	r5, r4
			if(pstrSock->bIsUsed == 0)
  4077ea:	4b2e      	ldr	r3, [pc, #184]	; (4078a4 <socket+0xd0>)
  4077ec:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4077f0:	7a9b      	ldrb	r3, [r3, #10]
  4077f2:	2b00      	cmp	r3, #0
  4077f4:	d051      	beq.n	40789a <socket+0xc6>
  4077f6:	1c63      	adds	r3, r4, #1
  4077f8:	b2db      	uxtb	r3, r3
  4077fa:	4f2a      	ldr	r7, [pc, #168]	; (4078a4 <socket+0xd0>)
		for(;u8Count < u8SocketCount; u8Count ++)
  4077fc:	b2dc      	uxtb	r4, r3
  4077fe:	42b4      	cmp	r4, r6
  407800:	d240      	bcs.n	407884 <socket+0xb0>
			pstrSock = &gastrSockets[u8Count];
  407802:	461d      	mov	r5, r3
			if(pstrSock->bIsUsed == 0)
  407804:	eb07 1103 	add.w	r1, r7, r3, lsl #4
  407808:	7a89      	ldrb	r1, [r1, #10]
  40780a:	1c58      	adds	r0, r3, #1
  40780c:	b121      	cbz	r1, 407818 <socket+0x44>
  40780e:	4603      	mov	r3, r0
  407810:	e7f4      	b.n	4077fc <socket+0x28>
			return sock;
  407812:	f04f 34ff 	mov.w	r4, #4294967295
  407816:	e037      	b.n	407888 <socket+0xb4>
			pstrSock = &gastrSockets[u8Count];
  407818:	4822      	ldr	r0, [pc, #136]	; (4078a4 <socket+0xd0>)
  40781a:	eb00 1003 	add.w	r0, r0, r3, lsl #4
  40781e:	4616      	mov	r6, r2
			{
				m2m_memset((uint8*)pstrSock, 0, sizeof(tstrSocket));
  407820:	2210      	movs	r2, #16
  407822:	2100      	movs	r1, #0
  407824:	4b20      	ldr	r3, [pc, #128]	; (4078a8 <socket+0xd4>)
  407826:	4798      	blx	r3

				pstrSock->bIsUsed = 1;
  407828:	4b1e      	ldr	r3, [pc, #120]	; (4078a4 <socket+0xd0>)
  40782a:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  40782e:	2201      	movs	r2, #1
  407830:	729a      	strb	r2, [r3, #10]

				/* The session ID is used to distinguish different socket connections
					by comparing the assigned session ID to the one reported by the firmware*/
				++gu16SessionID;
  407832:	4a1e      	ldr	r2, [pc, #120]	; (4078ac <socket+0xd8>)
  407834:	8813      	ldrh	r3, [r2, #0]
  407836:	3301      	adds	r3, #1
  407838:	b29b      	uxth	r3, r3
  40783a:	8013      	strh	r3, [r2, #0]
				if(gu16SessionID == 0)
  40783c:	8813      	ldrh	r3, [r2, #0]
  40783e:	b29b      	uxth	r3, r3
  407840:	b91b      	cbnz	r3, 40784a <socket+0x76>
					++gu16SessionID;
  407842:	8813      	ldrh	r3, [r2, #0]
  407844:	3301      	adds	r3, #1
  407846:	b29b      	uxth	r3, r3
  407848:	8013      	strh	r3, [r2, #0]
				
				pstrSock->u16SessionID = gu16SessionID;
  40784a:	4b18      	ldr	r3, [pc, #96]	; (4078ac <socket+0xd8>)
  40784c:	881a      	ldrh	r2, [r3, #0]
  40784e:	b292      	uxth	r2, r2
  407850:	4b14      	ldr	r3, [pc, #80]	; (4078a4 <socket+0xd0>)
  407852:	eb03 1305 	add.w	r3, r3, r5, lsl #4
  407856:	80da      	strh	r2, [r3, #6]
				M2M_DBG("1 Socket %d session ID = %d\r\n",u8Count, gu16SessionID );
				sock = (SOCKET)u8Count;
  407858:	b264      	sxtb	r4, r4

				if(u8Flags & SOCKET_FLAGS_SSL)
  40785a:	f016 0f01 	tst.w	r6, #1
  40785e:	d013      	beq.n	407888 <socket+0xb4>
				{
					tstrSSLSocketCreateCmd	strSSLCreate;
					strSSLCreate.sslSock = sock;
  407860:	aa06      	add	r2, sp, #24
  407862:	f802 4d04 	strb.w	r4, [r2, #-4]!
					pstrSock->u8SSLFlags = SSL_FLAGS_ACTIVE | SSL_FLAGS_NO_TX_COPY;
  407866:	4b0f      	ldr	r3, [pc, #60]	; (4078a4 <socket+0xd0>)
  407868:	eb03 1505 	add.w	r5, r3, r5, lsl #4
  40786c:	2321      	movs	r3, #33	; 0x21
  40786e:	72eb      	strb	r3, [r5, #11]
					SOCKET_REQUEST(SOCKET_CMD_SSL_CREATE, (uint8*)&strSSLCreate, sizeof(tstrSSLSocketCreateCmd), 0, 0, 0);
  407870:	2300      	movs	r3, #0
  407872:	9302      	str	r3, [sp, #8]
  407874:	9301      	str	r3, [sp, #4]
  407876:	9300      	str	r3, [sp, #0]
  407878:	2304      	movs	r3, #4
  40787a:	2150      	movs	r1, #80	; 0x50
  40787c:	2002      	movs	r0, #2
  40787e:	4d0c      	ldr	r5, [pc, #48]	; (4078b0 <socket+0xdc>)
  407880:	47a8      	blx	r5
  407882:	e001      	b.n	407888 <socket+0xb4>
	SOCKET		sock = -1;
  407884:	f04f 34ff 	mov.w	r4, #4294967295
				break;
			}
		}
	}
	return sock;
}
  407888:	4620      	mov	r0, r4
  40788a:	b007      	add	sp, #28
  40788c:	bdf0      	pop	{r4, r5, r6, r7, pc}
	SOCKET		sock = -1;
  40788e:	f04f 34ff 	mov.w	r4, #4294967295
  407892:	e7f9      	b.n	407888 <socket+0xb4>
			u8SocketCount = TCP_SOCK_MAX;
  407894:	2607      	movs	r6, #7
			u8Count = 0;
  407896:	2400      	movs	r4, #0
  407898:	e7a6      	b.n	4077e8 <socket+0x14>
			pstrSock = &gastrSockets[u8Count];
  40789a:	4802      	ldr	r0, [pc, #8]	; (4078a4 <socket+0xd0>)
  40789c:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  4078a0:	e7bd      	b.n	40781e <socket+0x4a>
  4078a2:	bf00      	nop
  4078a4:	2040ca98 	.word	0x2040ca98
  4078a8:	004054b9 	.word	0x004054b9
  4078ac:	2040c3f2 	.word	0x2040c3f2
  4078b0:	0040561d 	.word	0x0040561d

004078b4 <connect>:

Date
		5 June 2012
*********************************************************************/
sint8 connect(SOCKET sock, struct sockaddr *pstrAddr, uint8 u8AddrLen)
{
  4078b4:	b530      	push	{r4, r5, lr}
  4078b6:	b089      	sub	sp, #36	; 0x24
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if((sock >= 0) && (pstrAddr != NULL) && (gastrSockets[sock].bIsUsed == 1) && (u8AddrLen != 0))
  4078b8:	1e04      	subs	r4, r0, #0
  4078ba:	db36      	blt.n	40792a <connect+0x76>
  4078bc:	2900      	cmp	r1, #0
  4078be:	d034      	beq.n	40792a <connect+0x76>
  4078c0:	4b1d      	ldr	r3, [pc, #116]	; (407938 <connect+0x84>)
  4078c2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4078c6:	7a9b      	ldrb	r3, [r3, #10]
  4078c8:	b2db      	uxtb	r3, r3
  4078ca:	2a00      	cmp	r2, #0
  4078cc:	d030      	beq.n	407930 <connect+0x7c>
  4078ce:	2b01      	cmp	r3, #1
  4078d0:	d12e      	bne.n	407930 <connect+0x7c>
	{
		tstrConnectCmd	strConnect;
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
		if((gastrSockets[sock].u8SSLFlags) & SSL_FLAGS_ACTIVE)
  4078d2:	4b19      	ldr	r3, [pc, #100]	; (407938 <connect+0x84>)
  4078d4:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4078d8:	7adb      	ldrb	r3, [r3, #11]
  4078da:	f013 0f01 	tst.w	r3, #1
  4078de:	d022      	beq.n	407926 <connect+0x72>
		{
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
			strConnect.u8SslFlags = gastrSockets[sock].u8SSLFlags;
  4078e0:	4b15      	ldr	r3, [pc, #84]	; (407938 <connect+0x84>)
  4078e2:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  4078e6:	7adb      	ldrb	r3, [r3, #11]
  4078e8:	f88d 301d 	strb.w	r3, [sp, #29]
			u8Cmd = SOCKET_CMD_SSL_CONNECT;
  4078ec:	254b      	movs	r5, #75	; 0x4b
		}
		strConnect.sock = sock;
  4078ee:	f88d 401c 	strb.w	r4, [sp, #28]
		m2m_memcpy((uint8 *)&strConnect.strAddr, (uint8 *)pstrAddr, sizeof(tstrSockAddr));
  4078f2:	2208      	movs	r2, #8
  4078f4:	a805      	add	r0, sp, #20
  4078f6:	4b11      	ldr	r3, [pc, #68]	; (40793c <connect+0x88>)
  4078f8:	4798      	blx	r3

		strConnect.u16SessionID		= gastrSockets[sock].u16SessionID;
  4078fa:	480f      	ldr	r0, [pc, #60]	; (407938 <connect+0x84>)
  4078fc:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  407900:	88c3      	ldrh	r3, [r0, #6]
  407902:	f8ad 301e 	strh.w	r3, [sp, #30]
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strConnect,sizeof(tstrConnectCmd), NULL, 0, 0);
  407906:	2300      	movs	r3, #0
  407908:	9302      	str	r3, [sp, #8]
  40790a:	9301      	str	r3, [sp, #4]
  40790c:	9300      	str	r3, [sp, #0]
  40790e:	230c      	movs	r3, #12
  407910:	aa05      	add	r2, sp, #20
  407912:	4629      	mov	r1, r5
  407914:	2002      	movs	r0, #2
  407916:	4c0a      	ldr	r4, [pc, #40]	; (407940 <connect+0x8c>)
  407918:	47a0      	blx	r4
		if(s8Ret != SOCK_ERR_NO_ERROR)
  40791a:	2800      	cmp	r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  40791c:	bf18      	it	ne
  40791e:	f06f 0008 	mvnne.w	r0, #8
		}
	}
	return s8Ret;
}
  407922:	b009      	add	sp, #36	; 0x24
  407924:	bd30      	pop	{r4, r5, pc}
		uint8			u8Cmd = SOCKET_CMD_CONNECT;
  407926:	2544      	movs	r5, #68	; 0x44
  407928:	e7e1      	b.n	4078ee <connect+0x3a>
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  40792a:	f06f 0005 	mvn.w	r0, #5
  40792e:	e7f8      	b.n	407922 <connect+0x6e>
  407930:	f06f 0005 	mvn.w	r0, #5
  407934:	e7f5      	b.n	407922 <connect+0x6e>
  407936:	bf00      	nop
  407938:	2040ca98 	.word	0x2040ca98
  40793c:	004054a5 	.word	0x004054a5
  407940:	0040561d 	.word	0x0040561d

00407944 <send>:

Date
		5 June 2012
*********************************************************************/
sint16 send(SOCKET sock, void *pvSendBuffer, uint16 u16SendLength, uint16 flags)
{
  407944:	b530      	push	{r4, r5, lr}
  407946:	b089      	sub	sp, #36	; 0x24
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvSendBuffer != NULL) && (u16SendLength <= SOCKET_BUFFER_MAX_LENGTH) && (gastrSockets[sock].bIsUsed == 1))
  407948:	460c      	mov	r4, r1
  40794a:	3100      	adds	r1, #0
  40794c:	bf18      	it	ne
  40794e:	2101      	movne	r1, #1
  407950:	f5b2 6faf 	cmp.w	r2, #1400	; 0x578
  407954:	bf88      	it	hi
  407956:	2100      	movhi	r1, #0
  407958:	2900      	cmp	r1, #0
  40795a:	d037      	beq.n	4079cc <send+0x88>
  40795c:	2800      	cmp	r0, #0
  40795e:	db35      	blt.n	4079cc <send+0x88>
  407960:	4b1d      	ldr	r3, [pc, #116]	; (4079d8 <send+0x94>)
  407962:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  407966:	7a9b      	ldrb	r3, [r3, #10]
  407968:	b2db      	uxtb	r3, r3
  40796a:	2b01      	cmp	r3, #1
  40796c:	d131      	bne.n	4079d2 <send+0x8e>
		uint8			u8Cmd;

		u8Cmd			= SOCKET_CMD_SEND;
		u16DataOffset	= TCP_TX_PACKET_OFFSET;

		strSend.sock			= sock;
  40796e:	f88d 0010 	strb.w	r0, [sp, #16]
		strSend.u16DataSize		= NM_BSP_B_L_16(u16SendLength);
  407972:	f8ad 2012 	strh.w	r2, [sp, #18]
		strSend.u16SessionID	= gastrSockets[sock].u16SessionID;
  407976:	4b18      	ldr	r3, [pc, #96]	; (4079d8 <send+0x94>)
  407978:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  40797c:	88db      	ldrh	r3, [r3, #6]
  40797e:	f8ad 301c 	strh.w	r3, [sp, #28]

		if(sock >= TCP_SOCK_MAX)
		{
			u16DataOffset = UDP_TX_PACKET_OFFSET;
  407982:	2807      	cmp	r0, #7
  407984:	bfb4      	ite	lt
  407986:	2550      	movlt	r5, #80	; 0x50
  407988:	2544      	movge	r5, #68	; 0x44
		}
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  40798a:	4b13      	ldr	r3, [pc, #76]	; (4079d8 <send+0x94>)
  40798c:	eb03 1300 	add.w	r3, r3, r0, lsl #4
  407990:	7adb      	ldrb	r3, [r3, #11]
  407992:	f013 0f01 	tst.w	r3, #1
  407996:	d017      	beq.n	4079c8 <send+0x84>
		{
			u8Cmd			= SOCKET_CMD_SSL_SEND;
			u16DataOffset	= gastrSockets[sock].u16DataOffset;
  407998:	4b0f      	ldr	r3, [pc, #60]	; (4079d8 <send+0x94>)
  40799a:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  40799e:	8905      	ldrh	r5, [r0, #8]
  4079a0:	b2ad      	uxth	r5, r5
			u8Cmd			= SOCKET_CMD_SSL_SEND;
  4079a2:	214c      	movs	r1, #76	; 0x4c
		}

		s16Ret =  SOCKET_REQUEST(u8Cmd|M2M_REQ_DATA_PKT, (uint8*)&strSend, sizeof(tstrSendCmd), pvSendBuffer, u16SendLength, u16DataOffset);
  4079a4:	9502      	str	r5, [sp, #8]
  4079a6:	9201      	str	r2, [sp, #4]
  4079a8:	9400      	str	r4, [sp, #0]
  4079aa:	2310      	movs	r3, #16
  4079ac:	eb0d 0203 	add.w	r2, sp, r3
  4079b0:	f041 0180 	orr.w	r1, r1, #128	; 0x80
  4079b4:	2002      	movs	r0, #2
  4079b6:	4c09      	ldr	r4, [pc, #36]	; (4079dc <send+0x98>)
  4079b8:	47a0      	blx	r4
		if(s16Ret != SOCK_ERR_NO_ERROR)
  4079ba:	2800      	cmp	r0, #0
		{
			s16Ret = SOCK_ERR_BUFFER_FULL;
  4079bc:	bf0c      	ite	eq
  4079be:	2000      	moveq	r0, #0
  4079c0:	f06f 000d 	mvnne.w	r0, #13
		}
	}
	return s16Ret;
}
  4079c4:	b009      	add	sp, #36	; 0x24
  4079c6:	bd30      	pop	{r4, r5, pc}
		u8Cmd			= SOCKET_CMD_SEND;
  4079c8:	2145      	movs	r1, #69	; 0x45
  4079ca:	e7eb      	b.n	4079a4 <send+0x60>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  4079cc:	f06f 0005 	mvn.w	r0, #5
  4079d0:	e7f8      	b.n	4079c4 <send+0x80>
  4079d2:	f06f 0005 	mvn.w	r0, #5
  4079d6:	e7f5      	b.n	4079c4 <send+0x80>
  4079d8:	2040ca98 	.word	0x2040ca98
  4079dc:	0040561d 	.word	0x0040561d

004079e0 <recv>:
*********************************************************************/
sint16 recv(SOCKET sock, void *pvRecvBuf, uint16 u16BufLen, uint32 u32Timeoutmsec)
{
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
	
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4079e0:	2900      	cmp	r1, #0
  4079e2:	bf18      	it	ne
  4079e4:	2a00      	cmpne	r2, #0
  4079e6:	d044      	beq.n	407a72 <recv+0x92>
{
  4079e8:	b570      	push	{r4, r5, r6, lr}
  4079ea:	b086      	sub	sp, #24
  4079ec:	460e      	mov	r6, r1
  4079ee:	4615      	mov	r5, r2
	if((sock >= 0) && (pvRecvBuf != NULL) && (u16BufLen != 0) && (gastrSockets[sock].bIsUsed == 1))
  4079f0:	2800      	cmp	r0, #0
  4079f2:	db36      	blt.n	407a62 <recv+0x82>
  4079f4:	4a20      	ldr	r2, [pc, #128]	; (407a78 <recv+0x98>)
  4079f6:	eb02 1200 	add.w	r2, r2, r0, lsl #4
  4079fa:	7a92      	ldrb	r2, [r2, #10]
  4079fc:	b2d2      	uxtb	r2, r2
  4079fe:	2a01      	cmp	r2, #1
  407a00:	d132      	bne.n	407a68 <recv+0x88>
	{
		s16Ret = SOCK_ERR_NO_ERROR;
		gastrSockets[sock].pu8UserBuffer 		= (uint8*)pvRecvBuf;
  407a02:	4c1d      	ldr	r4, [pc, #116]	; (407a78 <recv+0x98>)
  407a04:	0101      	lsls	r1, r0, #4
  407a06:	1862      	adds	r2, r4, r1
  407a08:	5066      	str	r6, [r4, r1]
		gastrSockets[sock].u16UserBufferSize 	= u16BufLen;
  407a0a:	8095      	strh	r5, [r2, #4]

		if(!gastrSockets[sock].bIsRecvPending)
  407a0c:	7b12      	ldrb	r2, [r2, #12]
  407a0e:	2a00      	cmp	r2, #0
  407a10:	d12d      	bne.n	407a6e <recv+0x8e>
		{
			tstrRecvCmd	strRecv;
			uint8		u8Cmd = SOCKET_CMD_RECV;

			gastrSockets[sock].bIsRecvPending = 1;
  407a12:	eb04 1200 	add.w	r2, r4, r0, lsl #4
  407a16:	2101      	movs	r1, #1
  407a18:	7311      	strb	r1, [r2, #12]
			if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  407a1a:	7ad2      	ldrb	r2, [r2, #11]
  407a1c:	400a      	ands	r2, r1
			{
				u8Cmd = SOCKET_CMD_SSL_RECV;
  407a1e:	2a00      	cmp	r2, #0
  407a20:	bf0c      	ite	eq
  407a22:	2146      	moveq	r1, #70	; 0x46
  407a24:	214d      	movne	r1, #77	; 0x4d
			}

			/* Check the timeout value. */
			if(u32Timeoutmsec == 0)
  407a26:	b9d3      	cbnz	r3, 407a5e <recv+0x7e>
				strRecv.u32Timeoutmsec = 0xFFFFFFFF;
  407a28:	f04f 33ff 	mov.w	r3, #4294967295
  407a2c:	9304      	str	r3, [sp, #16]
			else
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
			strRecv.sock = sock;
  407a2e:	f88d 0014 	strb.w	r0, [sp, #20]
			strRecv.u16SessionID		= gastrSockets[sock].u16SessionID;
  407a32:	4b11      	ldr	r3, [pc, #68]	; (407a78 <recv+0x98>)
  407a34:	eb03 1000 	add.w	r0, r3, r0, lsl #4
  407a38:	88c3      	ldrh	r3, [r0, #6]
  407a3a:	f8ad 3016 	strh.w	r3, [sp, #22]
		
			s16Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strRecv, sizeof(tstrRecvCmd), NULL , 0, 0);
  407a3e:	2300      	movs	r3, #0
  407a40:	9302      	str	r3, [sp, #8]
  407a42:	9301      	str	r3, [sp, #4]
  407a44:	9300      	str	r3, [sp, #0]
  407a46:	2308      	movs	r3, #8
  407a48:	aa04      	add	r2, sp, #16
  407a4a:	2002      	movs	r0, #2
  407a4c:	4c0b      	ldr	r4, [pc, #44]	; (407a7c <recv+0x9c>)
  407a4e:	47a0      	blx	r4
			if(s16Ret != SOCK_ERR_NO_ERROR)
  407a50:	2800      	cmp	r0, #0
			{
				s16Ret = SOCK_ERR_BUFFER_FULL;
  407a52:	bf0c      	ite	eq
  407a54:	2000      	moveq	r0, #0
  407a56:	f06f 000d 	mvnne.w	r0, #13
			}
		}
	}
	return s16Ret;
}
  407a5a:	b006      	add	sp, #24
  407a5c:	bd70      	pop	{r4, r5, r6, pc}
				strRecv.u32Timeoutmsec = NM_BSP_B_L_32(u32Timeoutmsec);
  407a5e:	9304      	str	r3, [sp, #16]
  407a60:	e7e5      	b.n	407a2e <recv+0x4e>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  407a62:	f06f 0005 	mvn.w	r0, #5
  407a66:	e7f8      	b.n	407a5a <recv+0x7a>
  407a68:	f06f 0005 	mvn.w	r0, #5
  407a6c:	e7f5      	b.n	407a5a <recv+0x7a>
		s16Ret = SOCK_ERR_NO_ERROR;
  407a6e:	2000      	movs	r0, #0
  407a70:	e7f3      	b.n	407a5a <recv+0x7a>
	sint16	s16Ret = SOCK_ERR_INVALID_ARG;
  407a72:	f06f 0005 	mvn.w	r0, #5
}
  407a76:	4770      	bx	lr
  407a78:	2040ca98 	.word	0x2040ca98
  407a7c:	0040561d 	.word	0x0040561d

00407a80 <close>:

Date
		4 June 2012
*********************************************************************/
sint8 close(SOCKET sock)
{
  407a80:	b530      	push	{r4, r5, lr}
  407a82:	b087      	sub	sp, #28
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
	if(sock >= 0 && (gastrSockets[sock].bIsUsed == 1))
  407a84:	1e04      	subs	r4, r0, #0
  407a86:	db2f      	blt.n	407ae8 <close+0x68>
  407a88:	4b1a      	ldr	r3, [pc, #104]	; (407af4 <close+0x74>)
  407a8a:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  407a8e:	7a9b      	ldrb	r3, [r3, #10]
  407a90:	b2db      	uxtb	r3, r3
  407a92:	2b01      	cmp	r3, #1
  407a94:	d12b      	bne.n	407aee <close+0x6e>
	{
		uint8	u8Cmd = SOCKET_CMD_CLOSE;
		tstrCloseCmd strclose;
		strclose.sock = sock; 
  407a96:	f88d 4014 	strb.w	r4, [sp, #20]
		strclose.u16SessionID		= gastrSockets[sock].u16SessionID;
  407a9a:	4b16      	ldr	r3, [pc, #88]	; (407af4 <close+0x74>)
  407a9c:	eb03 1304 	add.w	r3, r3, r4, lsl #4
  407aa0:	88da      	ldrh	r2, [r3, #6]
  407aa2:	f8ad 2016 	strh.w	r2, [sp, #22]
		
		gastrSockets[sock].bIsUsed = 0;
  407aa6:	2200      	movs	r2, #0
  407aa8:	729a      	strb	r2, [r3, #10]
		gastrSockets[sock].u16SessionID =0;
  407aaa:	80da      	strh	r2, [r3, #6]
		
		if(gastrSockets[sock].u8SSLFlags & SSL_FLAGS_ACTIVE)
  407aac:	7adb      	ldrb	r3, [r3, #11]
  407aae:	f003 0301 	and.w	r3, r3, #1
		{
			u8Cmd = SOCKET_CMD_SSL_CLOSE;
  407ab2:	4293      	cmp	r3, r2
		}
		s8Ret = SOCKET_REQUEST(u8Cmd, (uint8*)&strclose, sizeof(tstrCloseCmd), NULL,0, 0);
  407ab4:	9202      	str	r2, [sp, #8]
  407ab6:	9201      	str	r2, [sp, #4]
  407ab8:	9200      	str	r2, [sp, #0]
  407aba:	f04f 0304 	mov.w	r3, #4
  407abe:	aa05      	add	r2, sp, #20
  407ac0:	bf0c      	ite	eq
  407ac2:	2149      	moveq	r1, #73	; 0x49
  407ac4:	214e      	movne	r1, #78	; 0x4e
  407ac6:	2002      	movs	r0, #2
  407ac8:	4d0b      	ldr	r5, [pc, #44]	; (407af8 <close+0x78>)
  407aca:	47a8      	blx	r5
		if(s8Ret != SOCK_ERR_NO_ERROR)
  407acc:	1e05      	subs	r5, r0, #0
		{
			s8Ret = SOCK_ERR_INVALID;
  407ace:	bf18      	it	ne
  407ad0:	f06f 0508 	mvnne.w	r5, #8
		}
		m2m_memset((uint8*)&gastrSockets[sock], 0, sizeof(tstrSocket));
  407ad4:	2210      	movs	r2, #16
  407ad6:	2100      	movs	r1, #0
  407ad8:	4806      	ldr	r0, [pc, #24]	; (407af4 <close+0x74>)
  407ada:	eb00 1004 	add.w	r0, r0, r4, lsl #4
  407ade:	4b07      	ldr	r3, [pc, #28]	; (407afc <close+0x7c>)
  407ae0:	4798      	blx	r3
	}
	return s8Ret;
}
  407ae2:	4628      	mov	r0, r5
  407ae4:	b007      	add	sp, #28
  407ae6:	bd30      	pop	{r4, r5, pc}
	sint8	s8Ret = SOCK_ERR_INVALID_ARG;
  407ae8:	f06f 0505 	mvn.w	r5, #5
  407aec:	e7f9      	b.n	407ae2 <close+0x62>
  407aee:	f06f 0505 	mvn.w	r5, #5
  407af2:	e7f6      	b.n	407ae2 <close+0x62>
  407af4:	2040ca98 	.word	0x2040ca98
  407af8:	0040561d 	.word	0x0040561d
  407afc:	004054b9 	.word	0x004054b9

00407b00 <gethostbyname>:

Date
		4 June 2012
*********************************************************************/
sint8 gethostbyname(uint8 * pcHostName)
{
  407b00:	b510      	push	{r4, lr}
  407b02:	b084      	sub	sp, #16
  407b04:	4604      	mov	r4, r0
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
	uint8	u8HostNameSize = (uint8)m2m_strlen(pcHostName);
  407b06:	4b0c      	ldr	r3, [pc, #48]	; (407b38 <gethostbyname+0x38>)
  407b08:	4798      	blx	r3
	if(u8HostNameSize <= HOSTNAME_MAX_SIZE)
  407b0a:	b2c3      	uxtb	r3, r0
  407b0c:	2b40      	cmp	r3, #64	; 0x40
  407b0e:	d80f      	bhi.n	407b30 <gethostbyname+0x30>
	{
		s8Err = SOCKET_REQUEST(SOCKET_CMD_DNS_RESOLVE|M2M_REQ_DATA_PKT, (uint8*)pcHostName, u8HostNameSize + 1, NULL,0, 0);
  407b10:	2200      	movs	r2, #0
  407b12:	9202      	str	r2, [sp, #8]
  407b14:	9201      	str	r2, [sp, #4]
  407b16:	9200      	str	r2, [sp, #0]
  407b18:	3301      	adds	r3, #1
  407b1a:	4622      	mov	r2, r4
  407b1c:	21ca      	movs	r1, #202	; 0xca
  407b1e:	2002      	movs	r0, #2
  407b20:	4c06      	ldr	r4, [pc, #24]	; (407b3c <gethostbyname+0x3c>)
  407b22:	47a0      	blx	r4
		if(s8Err != SOCK_ERR_NO_ERROR)
  407b24:	2800      	cmp	r0, #0
		{
			s8Err = SOCK_ERR_INVALID;
  407b26:	bf18      	it	ne
  407b28:	f06f 0008 	mvnne.w	r0, #8
		}
	}
	return s8Err;
}
  407b2c:	b004      	add	sp, #16
  407b2e:	bd10      	pop	{r4, pc}
	sint8	s8Err = SOCK_ERR_INVALID_ARG;
  407b30:	f06f 0005 	mvn.w	r0, #5
  407b34:	e7fa      	b.n	407b2c <gethostbyname+0x2c>
  407b36:	bf00      	nop
  407b38:	004054c7 	.word	0x004054c7
  407b3c:	0040561d 	.word	0x0040561d

00407b40 <spi_flash_enable>:
/**
 *	@fn		spi_flash_enable
 *	@brief	Enable spi flash operations
 */
sint8 spi_flash_enable(uint8 enable)
{
  407b40:	b570      	push	{r4, r5, r6, lr}
  407b42:	b082      	sub	sp, #8
  407b44:	4605      	mov	r5, r0
	sint8 s8Ret = M2M_SUCCESS;
	if(REV(nmi_get_chipid()) >= REV_3A0) {		
  407b46:	4b2b      	ldr	r3, [pc, #172]	; (407bf4 <spi_flash_enable+0xb4>)
  407b48:	4798      	blx	r3
  407b4a:	f3c0 000b 	ubfx	r0, r0, #0, #12
  407b4e:	f5b0 7f68 	cmp.w	r0, #928	; 0x3a0
  407b52:	d203      	bcs.n	407b5c <spi_flash_enable+0x1c>
	sint8 s8Ret = M2M_SUCCESS;
  407b54:	2400      	movs	r4, #0
		u32Val |= ((0x0010ul) << 12);
		nm_write_reg(0x1410, u32Val);
	}
ERR1:
	return s8Ret;
}
  407b56:	4620      	mov	r0, r4
  407b58:	b002      	add	sp, #8
  407b5a:	bd70      	pop	{r4, r5, r6, pc}
		s8Ret = nm_read_reg_with_ret(0x1410, &u32Val);
  407b5c:	a901      	add	r1, sp, #4
  407b5e:	f241 4010 	movw	r0, #5136	; 0x1410
  407b62:	4b25      	ldr	r3, [pc, #148]	; (407bf8 <spi_flash_enable+0xb8>)
  407b64:	4798      	blx	r3
		if(s8Ret != M2M_SUCCESS) {
  407b66:	4604      	mov	r4, r0
  407b68:	2800      	cmp	r0, #0
  407b6a:	d1f4      	bne.n	407b56 <spi_flash_enable+0x16>
		u32Val &= ~((0x7777ul) << 12);
  407b6c:	4b23      	ldr	r3, [pc, #140]	; (407bfc <spi_flash_enable+0xbc>)
  407b6e:	9a01      	ldr	r2, [sp, #4]
  407b70:	4013      	ands	r3, r2
		u32Val |= ((0x1111ul) << 12);
  407b72:	4923      	ldr	r1, [pc, #140]	; (407c00 <spi_flash_enable+0xc0>)
  407b74:	4319      	orrs	r1, r3
  407b76:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  407b78:	f241 4010 	movw	r0, #5136	; 0x1410
  407b7c:	4b21      	ldr	r3, [pc, #132]	; (407c04 <spi_flash_enable+0xc4>)
  407b7e:	4798      	blx	r3
		if(enable) {
  407b80:	b305      	cbz	r5, 407bc4 <spi_flash_enable+0x84>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  407b82:	2100      	movs	r1, #0
  407b84:	4820      	ldr	r0, [pc, #128]	; (407c08 <spi_flash_enable+0xc8>)
  407b86:	4d1f      	ldr	r5, [pc, #124]	; (407c04 <spi_flash_enable+0xc4>)
  407b88:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  407b8a:	21ab      	movs	r1, #171	; 0xab
  407b8c:	481f      	ldr	r0, [pc, #124]	; (407c0c <spi_flash_enable+0xcc>)
  407b8e:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  407b90:	2101      	movs	r1, #1
  407b92:	481f      	ldr	r0, [pc, #124]	; (407c10 <spi_flash_enable+0xd0>)
  407b94:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  407b96:	2100      	movs	r1, #0
  407b98:	481e      	ldr	r0, [pc, #120]	; (407c14 <spi_flash_enable+0xd4>)
  407b9a:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT,  1 | (1 << 7));
  407b9c:	2181      	movs	r1, #129	; 0x81
  407b9e:	481e      	ldr	r0, [pc, #120]	; (407c18 <spi_flash_enable+0xd8>)
  407ba0:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  407ba2:	4e1e      	ldr	r6, [pc, #120]	; (407c1c <spi_flash_enable+0xdc>)
  407ba4:	4d1e      	ldr	r5, [pc, #120]	; (407c20 <spi_flash_enable+0xe0>)
  407ba6:	4630      	mov	r0, r6
  407ba8:	47a8      	blx	r5
  407baa:	2801      	cmp	r0, #1
  407bac:	d1fb      	bne.n	407ba6 <spi_flash_enable+0x66>
		u32Val &= ~((0x7777ul) << 12);
  407bae:	4913      	ldr	r1, [pc, #76]	; (407bfc <spi_flash_enable+0xbc>)
  407bb0:	9b01      	ldr	r3, [sp, #4]
  407bb2:	4019      	ands	r1, r3
		u32Val |= ((0x0010ul) << 12);
  407bb4:	f441 3180 	orr.w	r1, r1, #65536	; 0x10000
  407bb8:	9101      	str	r1, [sp, #4]
		nm_write_reg(0x1410, u32Val);
  407bba:	f241 4010 	movw	r0, #5136	; 0x1410
  407bbe:	4b11      	ldr	r3, [pc, #68]	; (407c04 <spi_flash_enable+0xc4>)
  407bc0:	4798      	blx	r3
  407bc2:	e7c8      	b.n	407b56 <spi_flash_enable+0x16>
	nm_write_reg(SPI_FLASH_DATA_CNT, 0);
  407bc4:	2100      	movs	r1, #0
  407bc6:	4810      	ldr	r0, [pc, #64]	; (407c08 <spi_flash_enable+0xc8>)
  407bc8:	4d0e      	ldr	r5, [pc, #56]	; (407c04 <spi_flash_enable+0xc4>)
  407bca:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF1, cmd[0]);
  407bcc:	21b9      	movs	r1, #185	; 0xb9
  407bce:	480f      	ldr	r0, [pc, #60]	; (407c0c <spi_flash_enable+0xcc>)
  407bd0:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_BUF_DIR, 0x1);
  407bd2:	2101      	movs	r1, #1
  407bd4:	480e      	ldr	r0, [pc, #56]	; (407c10 <spi_flash_enable+0xd0>)
  407bd6:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_DMA_ADDR, 0);
  407bd8:	2100      	movs	r1, #0
  407bda:	480e      	ldr	r0, [pc, #56]	; (407c14 <spi_flash_enable+0xd4>)
  407bdc:	47a8      	blx	r5
	nm_write_reg(SPI_FLASH_CMD_CNT, 1 | (1 << 7));
  407bde:	2181      	movs	r1, #129	; 0x81
  407be0:	480d      	ldr	r0, [pc, #52]	; (407c18 <spi_flash_enable+0xd8>)
  407be2:	47a8      	blx	r5
	while(nm_read_reg(SPI_FLASH_TR_DONE) != 1);
  407be4:	4e0d      	ldr	r6, [pc, #52]	; (407c1c <spi_flash_enable+0xdc>)
  407be6:	4d0e      	ldr	r5, [pc, #56]	; (407c20 <spi_flash_enable+0xe0>)
  407be8:	4630      	mov	r0, r6
  407bea:	47a8      	blx	r5
  407bec:	2801      	cmp	r0, #1
  407bee:	d1fb      	bne.n	407be8 <spi_flash_enable+0xa8>
  407bf0:	e7dd      	b.n	407bae <spi_flash_enable+0x6e>
  407bf2:	bf00      	nop
  407bf4:	00406515 	.word	0x00406515
  407bf8:	00406811 	.word	0x00406811
  407bfc:	f8888fff 	.word	0xf8888fff
  407c00:	01111000 	.word	0x01111000
  407c04:	0040681d 	.word	0x0040681d
  407c08:	00010208 	.word	0x00010208
  407c0c:	0001020c 	.word	0x0001020c
  407c10:	00010214 	.word	0x00010214
  407c14:	0001021c 	.word	0x0001021c
  407c18:	00010204 	.word	0x00010204
  407c1c:	00010218 	.word	0x00010218
  407c20:	00406805 	.word	0x00406805

00407c24 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  407c24:	b510      	push	{r4, lr}
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  407c26:	4810      	ldr	r0, [pc, #64]	; (407c68 <sysclk_init+0x44>)
  407c28:	4b10      	ldr	r3, [pc, #64]	; (407c6c <sysclk_init+0x48>)
  407c2a:	4798      	blx	r3
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
		break;


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  407c2c:	213e      	movs	r1, #62	; 0x3e
  407c2e:	2000      	movs	r0, #0
  407c30:	4b0f      	ldr	r3, [pc, #60]	; (407c70 <sysclk_init+0x4c>)
  407c32:	4798      	blx	r3
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  407c34:	4c0f      	ldr	r4, [pc, #60]	; (407c74 <sysclk_init+0x50>)
  407c36:	47a0      	blx	r4
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
	while (!osc_is_ready(id)) {
  407c38:	2800      	cmp	r0, #0
  407c3a:	d0fc      	beq.n	407c36 <sysclk_init+0x12>
static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
  407c3c:	4b0e      	ldr	r3, [pc, #56]	; (407c78 <sysclk_init+0x54>)
  407c3e:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  407c40:	4a0e      	ldr	r2, [pc, #56]	; (407c7c <sysclk_init+0x58>)
  407c42:	4b0f      	ldr	r3, [pc, #60]	; (407c80 <sysclk_init+0x5c>)
  407c44:	629a      	str	r2, [r3, #40]	; 0x28
static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
	return pmc_is_locked_pllack();
  407c46:	4c0f      	ldr	r4, [pc, #60]	; (407c84 <sysclk_init+0x60>)
  407c48:	47a0      	blx	r4
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  407c4a:	2800      	cmp	r0, #0
  407c4c:	d0fc      	beq.n	407c48 <sysclk_init+0x24>
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
		pll_config_defaults(&pllcfg, 0);
		pll_enable(&pllcfg, 0);
		pll_wait_for_lock(0);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  407c4e:	2002      	movs	r0, #2
  407c50:	4b0d      	ldr	r3, [pc, #52]	; (407c88 <sysclk_init+0x64>)
  407c52:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  407c54:	2000      	movs	r0, #0
  407c56:	4b0d      	ldr	r3, [pc, #52]	; (407c8c <sysclk_init+0x68>)
  407c58:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  407c5a:	4b0d      	ldr	r3, [pc, #52]	; (407c90 <sysclk_init+0x6c>)
  407c5c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  407c5e:	4802      	ldr	r0, [pc, #8]	; (407c68 <sysclk_init+0x44>)
  407c60:	4b02      	ldr	r3, [pc, #8]	; (407c6c <sysclk_init+0x48>)
  407c62:	4798      	blx	r3
  407c64:	bd10      	pop	{r4, pc}
  407c66:	bf00      	nop
  407c68:	11e1a300 	.word	0x11e1a300
  407c6c:	00408add 	.word	0x00408add
  407c70:	004085a5 	.word	0x004085a5
  407c74:	004085f9 	.word	0x004085f9
  407c78:	00408609 	.word	0x00408609
  407c7c:	20183f01 	.word	0x20183f01
  407c80:	400e0600 	.word	0x400e0600
  407c84:	00408619 	.word	0x00408619
  407c88:	00408509 	.word	0x00408509
  407c8c:	00408541 	.word	0x00408541
  407c90:	004089d1 	.word	0x004089d1

00407c94 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  407c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	int nChars = 0;

	if (file != 0) {
  407c98:	b980      	cbnz	r0, 407cbc <_read+0x28>
  407c9a:	460c      	mov	r4, r1
  407c9c:	4690      	mov	r8, r2
		return -1;
	}

	for (; len > 0; --len) {
  407c9e:	2a00      	cmp	r2, #0
  407ca0:	dd0f      	ble.n	407cc2 <_read+0x2e>
  407ca2:	188f      	adds	r7, r1, r2
		ptr_get(stdio_base, ptr);
  407ca4:	4e08      	ldr	r6, [pc, #32]	; (407cc8 <_read+0x34>)
  407ca6:	4d09      	ldr	r5, [pc, #36]	; (407ccc <_read+0x38>)
  407ca8:	6830      	ldr	r0, [r6, #0]
  407caa:	4621      	mov	r1, r4
  407cac:	682b      	ldr	r3, [r5, #0]
  407cae:	4798      	blx	r3
		ptr++;
  407cb0:	3401      	adds	r4, #1
	for (; len > 0; --len) {
  407cb2:	42bc      	cmp	r4, r7
  407cb4:	d1f8      	bne.n	407ca8 <_read+0x14>
		nChars++;
	}
	return nChars;
}
  407cb6:	4640      	mov	r0, r8
  407cb8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  407cbc:	f04f 38ff 	mov.w	r8, #4294967295
  407cc0:	e7f9      	b.n	407cb6 <_read+0x22>
	for (; len > 0; --len) {
  407cc2:	4680      	mov	r8, r0
  407cc4:	e7f7      	b.n	407cb6 <_read+0x22>
  407cc6:	bf00      	nop
  407cc8:	2040cb5c 	.word	0x2040cb5c
  407ccc:	2040cb54 	.word	0x2040cb54

00407cd0 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
	int nChars = 0;

	if ((file != 1) && (file != 2) && (file!=3)) {
  407cd0:	3801      	subs	r0, #1
  407cd2:	2802      	cmp	r0, #2
  407cd4:	d815      	bhi.n	407d02 <_write+0x32>
{
  407cd6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407cda:	460e      	mov	r6, r1
  407cdc:	4614      	mov	r4, r2
		return -1;
	}

	for (; len != 0; --len) {
  407cde:	b19a      	cbz	r2, 407d08 <_write+0x38>
  407ce0:	460d      	mov	r5, r1
		if (ptr_put(stdio_base, *ptr++) < 0) {
  407ce2:	f8df 8038 	ldr.w	r8, [pc, #56]	; 407d1c <_write+0x4c>
  407ce6:	4f0c      	ldr	r7, [pc, #48]	; (407d18 <_write+0x48>)
  407ce8:	f8d8 0000 	ldr.w	r0, [r8]
  407cec:	f815 1b01 	ldrb.w	r1, [r5], #1
  407cf0:	683b      	ldr	r3, [r7, #0]
  407cf2:	4798      	blx	r3
  407cf4:	2800      	cmp	r0, #0
  407cf6:	db0a      	blt.n	407d0e <_write+0x3e>
  407cf8:	1ba8      	subs	r0, r5, r6
	for (; len != 0; --len) {
  407cfa:	3c01      	subs	r4, #1
  407cfc:	d1f4      	bne.n	407ce8 <_write+0x18>
  407cfe:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
		return -1;
  407d02:	f04f 30ff 	mov.w	r0, #4294967295
  407d06:	4770      	bx	lr
	for (; len != 0; --len) {
  407d08:	4610      	mov	r0, r2
  407d0a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
			return -1;
  407d0e:	f04f 30ff 	mov.w	r0, #4294967295
		}
		++nChars;
	}
	return nChars;
}
  407d12:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407d16:	bf00      	nop
  407d18:	2040cb58 	.word	0x2040cb58
  407d1c:	2040cb5c 	.word	0x2040cb5c

00407d20 <board_init>:
	__ISB();
}
#endif

void board_init(void)
{
  407d20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  407d22:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  407d26:	4bb8      	ldr	r3, [pc, #736]	; (408008 <board_init+0x2e8>)
  407d28:	605a      	str	r2, [r3, #4]
  __ASM volatile ("dmb");
  407d2a:	f3bf 8f5f 	dmb	sy
		mpu_cal_mpu_region_size(ITCM_END_ADDRESS - ITCM_START_ADDRESS) |
  407d2e:	4fb7      	ldr	r7, [pc, #732]	; (40800c <board_init+0x2ec>)
  407d30:	4638      	mov	r0, r7
  407d32:	4db7      	ldr	r5, [pc, #732]	; (408010 <board_init+0x2f0>)
  407d34:	47a8      	blx	r5
	dw_region_attr =
  407d36:	4eb7      	ldr	r6, [pc, #732]	; (408014 <board_init+0x2f4>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d38:	ea40 0106 	orr.w	r1, r0, r6
  407d3c:	2011      	movs	r0, #17
  407d3e:	4cb6      	ldr	r4, [pc, #728]	; (408018 <board_init+0x2f8>)
  407d40:	47a0      	blx	r4
		mpu_cal_mpu_region_size(IFLASH_END_ADDRESS - IFLASH_START_ADDRESS) |
  407d42:	48b6      	ldr	r0, [pc, #728]	; (40801c <board_init+0x2fc>)
  407d44:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d46:	49b6      	ldr	r1, [pc, #728]	; (408020 <board_init+0x300>)
  407d48:	4301      	orrs	r1, r0
  407d4a:	48b6      	ldr	r0, [pc, #728]	; (408024 <board_init+0x304>)
  407d4c:	47a0      	blx	r4
		mpu_cal_mpu_region_size(DTCM_END_ADDRESS - DTCM_START_ADDRESS) |
  407d4e:	4638      	mov	r0, r7
  407d50:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d52:	ea40 0106 	orr.w	r1, r0, r6
  407d56:	48b4      	ldr	r0, [pc, #720]	; (408028 <board_init+0x308>)
  407d58:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SRAM_FIRST_END_ADDRESS - SRAM_FIRST_START_ADDRESS)
  407d5a:	48b4      	ldr	r0, [pc, #720]	; (40802c <board_init+0x30c>)
  407d5c:	47a8      	blx	r5
	dw_region_attr =
  407d5e:	f106 7608 	add.w	r6, r6, #35651584	; 0x2200000
  407d62:	f506 3640 	add.w	r6, r6, #196608	; 0x30000
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d66:	ea40 0106 	orr.w	r1, r0, r6
  407d6a:	48b1      	ldr	r0, [pc, #708]	; (408030 <board_init+0x310>)
  407d6c:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SRAM_SECOND_END_ADDRESS - SRAM_SECOND_START_ADDRESS) |
  407d6e:	48b1      	ldr	r0, [pc, #708]	; (408034 <board_init+0x314>)
  407d70:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d72:	ea40 0106 	orr.w	r1, r0, r6
  407d76:	48b0      	ldr	r0, [pc, #704]	; (408038 <board_init+0x318>)
  407d78:	47a0      	blx	r4
		mpu_cal_mpu_region_size(PERIPHERALS_END_ADDRESS - PERIPHERALS_START_ADDRESS)
  407d7a:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  407d7e:	47a8      	blx	r5
	dw_region_attr = MPU_AP_FULL_ACCESS |
  407d80:	4eae      	ldr	r6, [pc, #696]	; (40803c <board_init+0x31c>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d82:	ea40 0106 	orr.w	r1, r0, r6
  407d86:	48ae      	ldr	r0, [pc, #696]	; (408040 <board_init+0x320>)
  407d88:	47a0      	blx	r4
		mpu_cal_mpu_region_size(EXT_EBI_END_ADDRESS - EXT_EBI_START_ADDRESS) |
  407d8a:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  407d8e:	47a8      	blx	r5
	dw_region_attr =
  407d90:	4fac      	ldr	r7, [pc, #688]	; (408044 <board_init+0x324>)
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407d92:	ea40 0107 	orr.w	r1, r0, r7
  407d96:	48ac      	ldr	r0, [pc, #688]	; (408048 <board_init+0x328>)
  407d98:	47a0      	blx	r4
		mpu_cal_mpu_region_size(SDRAM_END_ADDRESS - SDRAM_START_ADDRESS) |
  407d9a:	f06f 4070 	mvn.w	r0, #4026531840	; 0xf0000000
  407d9e:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407da0:	49aa      	ldr	r1, [pc, #680]	; (40804c <board_init+0x32c>)
  407da2:	4301      	orrs	r1, r0
  407da4:	48aa      	ldr	r0, [pc, #680]	; (408050 <board_init+0x330>)
  407da6:	47a0      	blx	r4
		mpu_cal_mpu_region_size(QSPI_END_ADDRESS - QSPI_START_ADDRESS) |
  407da8:	f06f 4060 	mvn.w	r0, #3758096384	; 0xe0000000
  407dac:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407dae:	ea40 0107 	orr.w	r1, r0, r7
  407db2:	48a8      	ldr	r0, [pc, #672]	; (408054 <board_init+0x334>)
  407db4:	47a0      	blx	r4
		mpu_cal_mpu_region_size(USBHSRAM_END_ADDRESS - USBHSRAM_START_ADDRESS) |
  407db6:	48a8      	ldr	r0, [pc, #672]	; (408058 <board_init+0x338>)
  407db8:	47a8      	blx	r5
	mpu_set_region( dw_region_base_addr, dw_region_attr);
  407dba:	ea40 0106 	orr.w	r1, r0, r6
  407dbe:	48a7      	ldr	r0, [pc, #668]	; (40805c <board_init+0x33c>)
  407dc0:	47a0      	blx	r4
	SCB->SHCSR |= (SCB_SHCSR_MEMFAULTENA_Msk | SCB_SHCSR_BUSFAULTENA_Msk
  407dc2:	4ca7      	ldr	r4, [pc, #668]	; (408060 <board_init+0x340>)
  407dc4:	6a63      	ldr	r3, [r4, #36]	; 0x24
  407dc6:	f443 23e0 	orr.w	r3, r3, #458752	; 0x70000
  407dca:	6263      	str	r3, [r4, #36]	; 0x24
	mpu_enable( MPU_ENABLE | MPU_PRIVDEFENA);
  407dcc:	2005      	movs	r0, #5
  407dce:	4ba5      	ldr	r3, [pc, #660]	; (408064 <board_init+0x344>)
  407dd0:	4798      	blx	r3
  __ASM volatile ("dsb");
  407dd2:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407dd6:	f3bf 8f6f 	isb	sy
  __ASM volatile ("dsb");
  407dda:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407dde:	f3bf 8f6f 	isb	sy
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  407de2:	2300      	movs	r3, #0
  407de4:	f8c4 3250 	str.w	r3, [r4, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  407de8:	6963      	ldr	r3, [r4, #20]
  407dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  407dee:	6163      	str	r3, [r4, #20]
  __ASM volatile ("dsb");
  407df0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407df4:	f3bf 8f6f 	isb	sy
    ccsidr  = SCB->CCSIDR;
  407df8:	f8d4 7080 	ldr.w	r7, [r4, #128]	; 0x80
    sets    = CCSIDR_SETS(ccsidr);
  407dfc:	f3c7 364e 	ubfx	r6, r7, #13, #15
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  407e00:	f007 0007 	and.w	r0, r7, #7
  407e04:	3004      	adds	r0, #4
    ways    = CCSIDR_WAYS(ccsidr);
  407e06:	f3c7 07c9 	ubfx	r7, r7, #3, #10
  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  407e0a:	fab7 fe87 	clz	lr, r7
    wshift  = __CLZ(ways) & 0x1f;
  407e0e:	f00e 0e1f 	and.w	lr, lr, #31
  __ASM volatile ("dsb");
  407e12:	f3bf 8f4f 	dsb	sy
  407e16:	f04f 34ff 	mov.w	r4, #4294967295
  407e1a:	fa04 fc00 	lsl.w	ip, r4, r0
  407e1e:	fa06 f000 	lsl.w	r0, r6, r0
  407e22:	fa04 f40e 	lsl.w	r4, r4, lr
  407e26:	fa07 fe0e 	lsl.w	lr, r7, lr
              SCB->DCISW = sw;
  407e2a:	4d8d      	ldr	r5, [pc, #564]	; (408060 <board_init+0x340>)
         int32_t tmpways = ways;
  407e2c:	463a      	mov	r2, r7
  407e2e:	4673      	mov	r3, lr
              sw = ((tmpways << wshift) | (sets << sshift));
  407e30:	ea40 0103 	orr.w	r1, r0, r3
              SCB->DCISW = sw;
  407e34:	f8c5 1260 	str.w	r1, [r5, #608]	; 0x260
            } while(tmpways--);
  407e38:	3a01      	subs	r2, #1
  407e3a:	4423      	add	r3, r4
  407e3c:	f1b2 3fff 	cmp.w	r2, #4294967295
  407e40:	d1f6      	bne.n	407e30 <board_init+0x110>
        } while(sets--);
  407e42:	3e01      	subs	r6, #1
  407e44:	4460      	add	r0, ip
  407e46:	f1b6 3fff 	cmp.w	r6, #4294967295
  407e4a:	d1ef      	bne.n	407e2c <board_init+0x10c>
  407e4c:	f3bf 8f4f 	dsb	sy
    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  407e50:	4b83      	ldr	r3, [pc, #524]	; (408060 <board_init+0x340>)
  407e52:	695a      	ldr	r2, [r3, #20]
  407e54:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
  407e58:	615a      	str	r2, [r3, #20]
  407e5a:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407e5e:	f3bf 8f6f 	isb	sy
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  407e62:	4a81      	ldr	r2, [pc, #516]	; (408068 <board_init+0x348>)
  407e64:	4981      	ldr	r1, [pc, #516]	; (40806c <board_init+0x34c>)
  407e66:	6051      	str	r1, [r2, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  407e68:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
  407e6c:	6051      	str	r1, [r2, #4]
  __ASM volatile ("dsb");
  407e6e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407e72:	f3bf 8f6f 	isb	sy
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  407e76:	f8d3 2290 	ldr.w	r2, [r3, #656]	; 0x290
  407e7a:	f022 0201 	bic.w	r2, r2, #1
  407e7e:	f8c3 2290 	str.w	r2, [r3, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  407e82:	f8d3 2294 	ldr.w	r2, [r3, #660]	; 0x294
  407e86:	f022 0201 	bic.w	r2, r2, #1
  407e8a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  __ASM volatile ("dsb");
  407e8e:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  407e92:	f3bf 8f6f 	isb	sy
  407e96:	200a      	movs	r0, #10
  407e98:	4c75      	ldr	r4, [pc, #468]	; (408070 <board_init+0x350>)
  407e9a:	47a0      	blx	r4
  407e9c:	200b      	movs	r0, #11
  407e9e:	47a0      	blx	r4
  407ea0:	200c      	movs	r0, #12
  407ea2:	47a0      	blx	r4
  407ea4:	2010      	movs	r0, #16
  407ea6:	47a0      	blx	r4
  407ea8:	2011      	movs	r0, #17
  407eaa:	47a0      	blx	r4
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  407eac:	4a71      	ldr	r2, [pc, #452]	; (408074 <board_init+0x354>)
  407eae:	f44f 7380 	mov.w	r3, #256	; 0x100
  407eb2:	6113      	str	r3, [r2, #16]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  407eb4:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  407eb8:	6313      	str	r3, [r2, #48]	; 0x30
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  407eba:	4b6f      	ldr	r3, [pc, #444]	; (408078 <board_init+0x358>)
  407ebc:	f44f 6100 	mov.w	r1, #2048	; 0x800
  407ec0:	6159      	str	r1, [r3, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  407ec2:	f8c3 10a0 	str.w	r1, [r3, #160]	; 0xa0
		base->PIO_PUER = mask;
  407ec6:	6659      	str	r1, [r3, #100]	; 0x64
		base->PIO_PPDDR = mask;
  407ec8:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407ecc:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFER = mask;
  407ece:	6219      	str	r1, [r3, #32]
		base->PIO_IFSCER = mask;
  407ed0:	f8c3 1084 	str.w	r1, [r3, #132]	; 0x84
		base->PIO_ABCDSR[0] &= ~mask;
  407ed4:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407ed6:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  407eda:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  407edc:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407ede:	f420 6000 	bic.w	r0, r0, #2048	; 0x800
  407ee2:	6758      	str	r0, [r3, #116]	; 0x74
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
		base->PIO_FELLSR = mask;
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  407ee4:	f8c3 10c0 	str.w	r1, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  407ee8:	f8c3 10d4 	str.w	r1, [r3, #212]	; 0xd4
		break;
	default:
		base->PIO_AIMDR = mask;
		return;
	}
	base->PIO_AIMER = mask;
  407eec:	f8c3 10b0 	str.w	r1, [r3, #176]	; 0xb0
		base->PIO_PUDR = mask;
  407ef0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  407ef4:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407ef6:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407efa:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407efc:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407efe:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407f02:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407f04:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  407f08:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  407f0a:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407f0c:	f420 1000 	bic.w	r0, r0, #2097152	; 0x200000
  407f10:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407f12:	6059      	str	r1, [r3, #4]
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  407f14:	4859      	ldr	r0, [pc, #356]	; (40807c <board_init+0x35c>)
  407f16:	f8d0 1114 	ldr.w	r1, [r0, #276]	; 0x114
  407f1a:	f041 0110 	orr.w	r1, r1, #16
  407f1e:	f8c0 1114 	str.w	r1, [r0, #276]	; 0x114
		base->PIO_PUDR = mask;
  407f22:	4957      	ldr	r1, [pc, #348]	; (408080 <board_init+0x360>)
  407f24:	2010      	movs	r0, #16
  407f26:	6608      	str	r0, [r1, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407f28:	f8c1 0090 	str.w	r0, [r1, #144]	; 0x90
		base->PIO_MDDR = mask;
  407f2c:	6548      	str	r0, [r1, #84]	; 0x54
		base->PIO_IFDR = mask;
  407f2e:	6248      	str	r0, [r1, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407f30:	f8c1 0080 	str.w	r0, [r1, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  407f34:	6f0c      	ldr	r4, [r1, #112]	; 0x70
  407f36:	4304      	orrs	r4, r0
  407f38:	670c      	str	r4, [r1, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407f3a:	6f4c      	ldr	r4, [r1, #116]	; 0x74
  407f3c:	4304      	orrs	r4, r0
  407f3e:	674c      	str	r4, [r1, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407f40:	6048      	str	r0, [r1, #4]
		base->PIO_PUDR = mask;
  407f42:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  407f46:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407f48:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407f4c:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407f4e:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407f50:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407f54:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407f56:	f020 5080 	bic.w	r0, r0, #268435456	; 0x10000000
  407f5a:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407f5c:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407f5e:	4308      	orrs	r0, r1
  407f60:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407f62:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  407f64:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
  407f68:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407f6a:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407f6e:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407f70:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407f72:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] |= mask;
  407f76:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407f78:	4308      	orrs	r0, r1
  407f7a:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407f7c:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407f7e:	4308      	orrs	r0, r1
  407f80:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407f82:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  407f84:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
  407f88:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407f8a:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407f8e:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407f90:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407f92:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407f96:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407f98:	f020 4080 	bic.w	r0, r0, #1073741824	; 0x40000000
  407f9c:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407f9e:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407fa0:	4308      	orrs	r0, r1
  407fa2:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407fa4:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  407fa6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  407faa:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407fac:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407fb0:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407fb2:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407fb4:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407fb8:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407fba:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
  407fbe:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407fc0:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407fc2:	4308      	orrs	r0, r1
  407fc4:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407fc6:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  407fc8:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  407fcc:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407fce:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407fd2:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407fd4:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407fd6:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407fda:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407fdc:	f020 6080 	bic.w	r0, r0, #67108864	; 0x4000000
  407fe0:	6718      	str	r0, [r3, #112]	; 0x70
		base->PIO_ABCDSR[1] |= mask;
  407fe2:	6f58      	ldr	r0, [r3, #116]	; 0x74
  407fe4:	4308      	orrs	r0, r1
  407fe6:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  407fe8:	6059      	str	r1, [r3, #4]
		base->PIO_PUDR = mask;
  407fea:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  407fee:	6619      	str	r1, [r3, #96]	; 0x60
		base->PIO_PPDDR = mask;
  407ff0:	f8c3 1090 	str.w	r1, [r3, #144]	; 0x90
		base->PIO_MDDR = mask;
  407ff4:	6559      	str	r1, [r3, #84]	; 0x54
		base->PIO_IFDR = mask;
  407ff6:	6259      	str	r1, [r3, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  407ff8:	f8c3 1080 	str.w	r1, [r3, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  407ffc:	6f18      	ldr	r0, [r3, #112]	; 0x70
  407ffe:	f020 6000 	bic.w	r0, r0, #134217728	; 0x8000000
  408002:	6718      	str	r0, [r3, #112]	; 0x70
  408004:	e03e      	b.n	408084 <board_init+0x364>
  408006:	bf00      	nop
  408008:	400e1850 	.word	0x400e1850
  40800c:	003fffff 	.word	0x003fffff
  408010:	004080d1 	.word	0x004080d1
  408014:	01000001 	.word	0x01000001
  408018:	004080c5 	.word	0x004080c5
  40801c:	001fffff 	.word	0x001fffff
  408020:	06230001 	.word	0x06230001
  408024:	00400012 	.word	0x00400012
  408028:	20000013 	.word	0x20000013
  40802c:	0003ffff 	.word	0x0003ffff
  408030:	20400014 	.word	0x20400014
  408034:	0001ffff 	.word	0x0001ffff
  408038:	20440015 	.word	0x20440015
  40803c:	13010001 	.word	0x13010001
  408040:	40000016 	.word	0x40000016
  408044:	03000001 	.word	0x03000001
  408048:	60000017 	.word	0x60000017
  40804c:	03250001 	.word	0x03250001
  408050:	70000018 	.word	0x70000018
  408054:	80000019 	.word	0x80000019
  408058:	000fffff 	.word	0x000fffff
  40805c:	a010001a 	.word	0xa010001a
  408060:	e000ed00 	.word	0xe000ed00
  408064:	004080b9 	.word	0x004080b9
  408068:	400e0c00 	.word	0x400e0c00
  40806c:	5a00080c 	.word	0x5a00080c
  408070:	00408629 	.word	0x00408629
  408074:	400e1200 	.word	0x400e1200
  408078:	400e0e00 	.word	0x400e0e00
  40807c:	40088000 	.word	0x40088000
  408080:	400e1000 	.word	0x400e1000
		base->PIO_ABCDSR[1] |= mask;
  408084:	6f58      	ldr	r0, [r3, #116]	; 0x74
  408086:	4308      	orrs	r0, r1
  408088:	6758      	str	r0, [r3, #116]	; 0x74
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  40808a:	6059      	str	r1, [r3, #4]
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  40808c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  408090:	6153      	str	r3, [r2, #20]
	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  408092:	f8c2 30a0 	str.w	r3, [r2, #160]	; 0xa0
		base->PIO_PUER = mask;
  408096:	6653      	str	r3, [r2, #100]	; 0x64
		base->PIO_PPDDR = mask;
  408098:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
		base->PIO_MDDR = mask;
  40809c:	6553      	str	r3, [r2, #84]	; 0x54
		base->PIO_IFDR = mask;
  40809e:	6253      	str	r3, [r2, #36]	; 0x24
		base->PIO_IFSCDR = mask;
  4080a0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
		base->PIO_ABCDSR[0] &= ~mask;
  4080a4:	6f13      	ldr	r3, [r2, #112]	; 0x70
  4080a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4080aa:	6713      	str	r3, [r2, #112]	; 0x70
		base->PIO_ABCDSR[1] &= ~mask;
  4080ac:	6f53      	ldr	r3, [r2, #116]	; 0x74
  4080ae:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
  4080b2:	6753      	str	r3, [r2, #116]	; 0x74
  4080b4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4080b6:	bf00      	nop

004080b8 <mpu_enable>:
 *
 * \param dwMPUEnable  Enable/Disable the memory region.
 */
void mpu_enable(uint32_t dw_mpu_enable)
{
	MPU->CTRL = dw_mpu_enable ;
  4080b8:	4b01      	ldr	r3, [pc, #4]	; (4080c0 <mpu_enable+0x8>)
  4080ba:	6058      	str	r0, [r3, #4]
  4080bc:	4770      	bx	lr
  4080be:	bf00      	nop
  4080c0:	e000ed90 	.word	0xe000ed90

004080c4 <mpu_set_region>:
 * \param dwRegionBaseAddr  Memory region base address.
 * \param dwRegionAttr  Memory region attributes.
 */
void mpu_set_region(uint32_t dw_region_base_addr, uint32_t dw_region_attr)
{
	MPU->RBAR = dw_region_base_addr;
  4080c4:	4b01      	ldr	r3, [pc, #4]	; (4080cc <mpu_set_region+0x8>)
  4080c6:	60d8      	str	r0, [r3, #12]
	MPU->RASR = dw_region_attr;
  4080c8:	6119      	str	r1, [r3, #16]
  4080ca:	4770      	bx	lr
  4080cc:	e000ed90 	.word	0xe000ed90

004080d0 <mpu_cal_mpu_region_size>:
{
	uint32_t dwRegionSize = 32;
	uint32_t dwReturnValue = 4;

	while( dwReturnValue < 31 ) {
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  4080d0:	2820      	cmp	r0, #32
  4080d2:	d909      	bls.n	4080e8 <mpu_cal_mpu_region_size+0x18>
  4080d4:	2304      	movs	r3, #4
  4080d6:	2220      	movs	r2, #32
			break;
		} else {
			dwReturnValue++;
  4080d8:	3301      	adds	r3, #1
		}
		dwRegionSize <<= 1;
  4080da:	0052      	lsls	r2, r2, #1
		if( dw_actual_size_in_bytes <= dwRegionSize ) {
  4080dc:	4290      	cmp	r0, r2
  4080de:	d901      	bls.n	4080e4 <mpu_cal_mpu_region_size+0x14>
  4080e0:	2b1e      	cmp	r3, #30
  4080e2:	d9f9      	bls.n	4080d8 <mpu_cal_mpu_region_size+0x8>
	}

	return ( dwReturnValue << 1 );
}
  4080e4:	0058      	lsls	r0, r3, #1
  4080e6:	4770      	bx	lr
	uint32_t dwReturnValue = 4;
  4080e8:	2304      	movs	r3, #4
  4080ea:	e7fb      	b.n	4080e4 <mpu_cal_mpu_region_size+0x14>

004080ec <pio_pull_up>:
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4080ec:	b90a      	cbnz	r2, 4080f2 <pio_pull_up+0x6>
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
  4080ee:	6601      	str	r1, [r0, #96]	; 0x60
  4080f0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4080f2:	6641      	str	r1, [r0, #100]	; 0x64
  4080f4:	4770      	bx	lr

004080f6 <pio_set>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_SODR = ul_mask;
  4080f6:	6301      	str	r1, [r0, #48]	; 0x30
  4080f8:	4770      	bx	lr

004080fa <pio_clear>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_CODR = ul_mask;
  4080fa:	6341      	str	r1, [r0, #52]	; 0x34
  4080fc:	4770      	bx	lr

004080fe <pio_set_peripheral>:
		const uint32_t ul_mask)
{
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  4080fe:	6442      	str	r2, [r0, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  408100:	f1b1 5fc0 	cmp.w	r1, #402653184	; 0x18000000
  408104:	d03a      	beq.n	40817c <pio_set_peripheral+0x7e>
  408106:	d813      	bhi.n	408130 <pio_set_peripheral+0x32>
  408108:	f1b1 6f00 	cmp.w	r1, #134217728	; 0x8000000
  40810c:	d025      	beq.n	40815a <pio_set_peripheral+0x5c>
  40810e:	f1b1 5f80 	cmp.w	r1, #268435456	; 0x10000000
  408112:	d10a      	bne.n	40812a <pio_set_peripheral+0x2c>

		ul_sr = p_pio->PIO_ABCDSR[1];
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
		break;
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  408114:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  408116:	4313      	orrs	r3, r2
  408118:	6703      	str	r3, [r0, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  40811a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40811c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40811e:	400b      	ands	r3, r1
  408120:	ea23 0302 	bic.w	r3, r3, r2
  408124:	6743      	str	r3, [r0, #116]	; 0x74
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  408126:	6042      	str	r2, [r0, #4]
  408128:	4770      	bx	lr
	switch (ul_type) {
  40812a:	2900      	cmp	r1, #0
  40812c:	d1fb      	bne.n	408126 <pio_set_peripheral+0x28>
  40812e:	4770      	bx	lr
  408130:	f1b1 5f20 	cmp.w	r1, #671088640	; 0x28000000
  408134:	d021      	beq.n	40817a <pio_set_peripheral+0x7c>
  408136:	d809      	bhi.n	40814c <pio_set_peripheral+0x4e>
  408138:	f1b1 5f00 	cmp.w	r1, #536870912	; 0x20000000
  40813c:	d1f3      	bne.n	408126 <pio_set_peripheral+0x28>
		ul_sr = p_pio->PIO_ABCDSR[0];
  40813e:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  408140:	4313      	orrs	r3, r2
  408142:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  408144:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  408146:	4313      	orrs	r3, r2
  408148:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40814a:	e7ec      	b.n	408126 <pio_set_peripheral+0x28>
	switch (ul_type) {
  40814c:	f1b1 5f40 	cmp.w	r1, #805306368	; 0x30000000
  408150:	d013      	beq.n	40817a <pio_set_peripheral+0x7c>
  408152:	f1b1 5f60 	cmp.w	r1, #939524096	; 0x38000000
  408156:	d010      	beq.n	40817a <pio_set_peripheral+0x7c>
  408158:	e7e5      	b.n	408126 <pio_set_peripheral+0x28>
{
  40815a:	b410      	push	{r4}
		ul_sr = p_pio->PIO_ABCDSR[0];
  40815c:	6f01      	ldr	r1, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40815e:	6f04      	ldr	r4, [r0, #112]	; 0x70
  408160:	43d3      	mvns	r3, r2
  408162:	4021      	ands	r1, r4
  408164:	461c      	mov	r4, r3
  408166:	4019      	ands	r1, r3
  408168:	6701      	str	r1, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  40816a:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  40816c:	6f41      	ldr	r1, [r0, #116]	; 0x74
  40816e:	400b      	ands	r3, r1
  408170:	4023      	ands	r3, r4
  408172:	6743      	str	r3, [r0, #116]	; 0x74
	p_pio->PIO_PDR = ul_mask;
  408174:	6042      	str	r2, [r0, #4]
}
  408176:	f85d 4b04 	ldr.w	r4, [sp], #4
  40817a:	4770      	bx	lr
		ul_sr = p_pio->PIO_ABCDSR[0];
  40817c:	6f03      	ldr	r3, [r0, #112]	; 0x70
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40817e:	6f01      	ldr	r1, [r0, #112]	; 0x70
  408180:	400b      	ands	r3, r1
  408182:	ea23 0302 	bic.w	r3, r3, r2
  408186:	6703      	str	r3, [r0, #112]	; 0x70
		ul_sr = p_pio->PIO_ABCDSR[1];
  408188:	6f43      	ldr	r3, [r0, #116]	; 0x74
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40818a:	4313      	orrs	r3, r2
  40818c:	6743      	str	r3, [r0, #116]	; 0x74
		break;
  40818e:	e7ca      	b.n	408126 <pio_set_peripheral+0x28>

00408190 <pio_set_input>:
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
	p_pio->PIO_IDR = ul_mask;
  408190:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  408192:	f012 0f01 	tst.w	r2, #1
  408196:	d10d      	bne.n	4081b4 <pio_set_input+0x24>
		p_pio->PIO_PUDR = ul_mask;
  408198:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40819a:	f012 0f0a 	tst.w	r2, #10
  40819e:	d00b      	beq.n	4081b8 <pio_set_input+0x28>
		p_pio->PIO_IFER = ul_mask;
  4081a0:	6201      	str	r1, [r0, #32]
	if (ul_attribute & PIO_DEGLITCH) {
  4081a2:	f012 0f02 	tst.w	r2, #2
  4081a6:	d109      	bne.n	4081bc <pio_set_input+0x2c>
		if (ul_attribute & PIO_DEBOUNCE) {
  4081a8:	f012 0f08 	tst.w	r2, #8
  4081ac:	d008      	beq.n	4081c0 <pio_set_input+0x30>
			p_pio->PIO_IFSCER = ul_mask;
  4081ae:	f8c0 1084 	str.w	r1, [r0, #132]	; 0x84
  4081b2:	e005      	b.n	4081c0 <pio_set_input+0x30>
		p_pio->PIO_PUER = ul_mask;
  4081b4:	6641      	str	r1, [r0, #100]	; 0x64
  4081b6:	e7f0      	b.n	40819a <pio_set_input+0xa>
		p_pio->PIO_IFDR = ul_mask;
  4081b8:	6241      	str	r1, [r0, #36]	; 0x24
  4081ba:	e7f2      	b.n	4081a2 <pio_set_input+0x12>
		p_pio->PIO_IFSCDR = ul_mask;
  4081bc:	f8c0 1080 	str.w	r1, [r0, #128]	; 0x80
	p_pio->PIO_ODR = ul_mask;
  4081c0:	6141      	str	r1, [r0, #20]
	p_pio->PIO_PER = ul_mask;
  4081c2:	6001      	str	r1, [r0, #0]
  4081c4:	4770      	bx	lr

004081c6 <pio_set_output>:
{
  4081c6:	b410      	push	{r4}
  4081c8:	9c01      	ldr	r4, [sp, #4]
	p_pio->PIO_IDR = ul_mask;
  4081ca:	6441      	str	r1, [r0, #68]	; 0x44
	if (ul_pull_up_enable) {
  4081cc:	b94c      	cbnz	r4, 4081e2 <pio_set_output+0x1c>
		p_pio->PIO_PUDR = ul_mask;
  4081ce:	6601      	str	r1, [r0, #96]	; 0x60
	if (ul_multidrive_enable) {
  4081d0:	b14b      	cbz	r3, 4081e6 <pio_set_output+0x20>
		p_pio->PIO_MDER = ul_mask;
  4081d2:	6501      	str	r1, [r0, #80]	; 0x50
	if (ul_default_level) {
  4081d4:	b94a      	cbnz	r2, 4081ea <pio_set_output+0x24>
		p_pio->PIO_CODR = ul_mask;
  4081d6:	6341      	str	r1, [r0, #52]	; 0x34
	p_pio->PIO_OER = ul_mask;
  4081d8:	6101      	str	r1, [r0, #16]
	p_pio->PIO_PER = ul_mask;
  4081da:	6001      	str	r1, [r0, #0]
}
  4081dc:	f85d 4b04 	ldr.w	r4, [sp], #4
  4081e0:	4770      	bx	lr
		p_pio->PIO_PUER = ul_mask;
  4081e2:	6641      	str	r1, [r0, #100]	; 0x64
  4081e4:	e7f4      	b.n	4081d0 <pio_set_output+0xa>
		p_pio->PIO_MDDR = ul_mask;
  4081e6:	6541      	str	r1, [r0, #84]	; 0x54
  4081e8:	e7f4      	b.n	4081d4 <pio_set_output+0xe>
		p_pio->PIO_SODR = ul_mask;
  4081ea:	6301      	str	r1, [r0, #48]	; 0x30
  4081ec:	e7f4      	b.n	4081d8 <pio_set_output+0x12>

004081ee <pio_configure_interrupt>:
	if (ul_attr & PIO_IT_AIME) {
  4081ee:	f012 0f10 	tst.w	r2, #16
  4081f2:	d012      	beq.n	40821a <pio_configure_interrupt+0x2c>
		p_pio->PIO_AIMER = ul_mask;
  4081f4:	f8c0 10b0 	str.w	r1, [r0, #176]	; 0xb0
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4081f8:	f012 0f20 	tst.w	r2, #32
  4081fc:	d007      	beq.n	40820e <pio_configure_interrupt+0x20>
			p_pio->PIO_REHLSR = ul_mask;
  4081fe:	f8c0 10d4 	str.w	r1, [r0, #212]	; 0xd4
		if (ul_attr & PIO_IT_EDGE) {
  408202:	f012 0f40 	tst.w	r2, #64	; 0x40
  408206:	d005      	beq.n	408214 <pio_configure_interrupt+0x26>
			p_pio->PIO_ESR = ul_mask;
  408208:	f8c0 10c0 	str.w	r1, [r0, #192]	; 0xc0
  40820c:	4770      	bx	lr
			p_pio->PIO_FELLSR = ul_mask;
  40820e:	f8c0 10d0 	str.w	r1, [r0, #208]	; 0xd0
  408212:	e7f6      	b.n	408202 <pio_configure_interrupt+0x14>
			p_pio->PIO_LSR = ul_mask;
  408214:	f8c0 10c4 	str.w	r1, [r0, #196]	; 0xc4
  408218:	4770      	bx	lr
		p_pio->PIO_AIMDR = ul_mask;
  40821a:	f8c0 10b4 	str.w	r1, [r0, #180]	; 0xb4
  40821e:	4770      	bx	lr

00408220 <pio_enable_interrupt>:
	p_pio->PIO_IER = ul_mask;
  408220:	6401      	str	r1, [r0, #64]	; 0x40
  408222:	4770      	bx	lr

00408224 <pio_disable_interrupt>:
	p_pio->PIO_IDR = ul_mask;
  408224:	6441      	str	r1, [r0, #68]	; 0x44
  408226:	4770      	bx	lr

00408228 <pio_get_interrupt_status>:
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
	return p_pio->PIO_ISR;
  408228:	6cc0      	ldr	r0, [r0, #76]	; 0x4c
}
  40822a:	4770      	bx	lr

0040822c <pio_get_interrupt_mask>:
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
	return p_pio->PIO_IMR;
  40822c:	6c80      	ldr	r0, [r0, #72]	; 0x48
}
  40822e:	4770      	bx	lr

00408230 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
  408230:	b570      	push	{r4, r5, r6, lr}
  408232:	b082      	sub	sp, #8
  408234:	460d      	mov	r5, r1
		p_pio = PIOC;
	} else {
		p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
	}
#else
	p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
  408236:	4c46      	ldr	r4, [pc, #280]	; (408350 <pio_configure_pin+0x120>)
  408238:	eb04 1450 	add.w	r4, r4, r0, lsr #5
  40823c:	0264      	lsls	r4, r4, #9
	switch (ul_flags & PIO_TYPE_Msk) {
  40823e:	f001 43f0 	and.w	r3, r1, #2013265920	; 0x78000000
  408242:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  408246:	d059      	beq.n	4082fc <pio_configure_pin+0xcc>
  408248:	d80a      	bhi.n	408260 <pio_configure_pin+0x30>
  40824a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  40824e:	d02f      	beq.n	4082b0 <pio_configure_pin+0x80>
  408250:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  408254:	d03f      	beq.n	4082d6 <pio_configure_pin+0xa6>
  408256:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40825a:	d016      	beq.n	40828a <pio_configure_pin+0x5a>
		return 0;
  40825c:	2000      	movs	r0, #0
  40825e:	e012      	b.n	408286 <pio_configure_pin+0x56>
	switch (ul_flags & PIO_TYPE_Msk) {
  408260:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  408264:	d05d      	beq.n	408322 <pio_configure_pin+0xf2>
  408266:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40826a:	d05a      	beq.n	408322 <pio_configure_pin+0xf2>
  40826c:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  408270:	d1f4      	bne.n	40825c <pio_configure_pin+0x2c>
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
  408272:	f000 011f 	and.w	r1, r0, #31
  408276:	2601      	movs	r6, #1
  408278:	462a      	mov	r2, r5
  40827a:	fa06 f101 	lsl.w	r1, r6, r1
  40827e:	4620      	mov	r0, r4
  408280:	4b34      	ldr	r3, [pc, #208]	; (408354 <pio_configure_pin+0x124>)
  408282:	4798      	blx	r3
	return 1;
  408284:	4630      	mov	r0, r6
}
  408286:	b002      	add	sp, #8
  408288:	bd70      	pop	{r4, r5, r6, pc}
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
  40828a:	f000 001f 	and.w	r0, r0, #31
  40828e:	2601      	movs	r6, #1
  408290:	4086      	lsls	r6, r0
  408292:	4632      	mov	r2, r6
  408294:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  408298:	4620      	mov	r0, r4
  40829a:	4b2f      	ldr	r3, [pc, #188]	; (408358 <pio_configure_pin+0x128>)
  40829c:	4798      	blx	r3
	if (ul_pull_up_enable) {
  40829e:	f015 0f01 	tst.w	r5, #1
  4082a2:	d102      	bne.n	4082aa <pio_configure_pin+0x7a>
		p_pio->PIO_PUDR = ul_mask;
  4082a4:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4082a6:	2001      	movs	r0, #1
  4082a8:	e7ed      	b.n	408286 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4082aa:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4082ac:	2001      	movs	r0, #1
  4082ae:	e7ea      	b.n	408286 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
  4082b0:	f000 001f 	and.w	r0, r0, #31
  4082b4:	2601      	movs	r6, #1
  4082b6:	4086      	lsls	r6, r0
  4082b8:	4632      	mov	r2, r6
  4082ba:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  4082be:	4620      	mov	r0, r4
  4082c0:	4b25      	ldr	r3, [pc, #148]	; (408358 <pio_configure_pin+0x128>)
  4082c2:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4082c4:	f015 0f01 	tst.w	r5, #1
  4082c8:	d102      	bne.n	4082d0 <pio_configure_pin+0xa0>
		p_pio->PIO_PUDR = ul_mask;
  4082ca:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4082cc:	2001      	movs	r0, #1
  4082ce:	e7da      	b.n	408286 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4082d0:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4082d2:	2001      	movs	r0, #1
  4082d4:	e7d7      	b.n	408286 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_C, (1 << (ul_pin & 0x1F)));
  4082d6:	f000 001f 	and.w	r0, r0, #31
  4082da:	2601      	movs	r6, #1
  4082dc:	4086      	lsls	r6, r0
  4082de:	4632      	mov	r2, r6
  4082e0:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4082e4:	4620      	mov	r0, r4
  4082e6:	4b1c      	ldr	r3, [pc, #112]	; (408358 <pio_configure_pin+0x128>)
  4082e8:	4798      	blx	r3
	if (ul_pull_up_enable) {
  4082ea:	f015 0f01 	tst.w	r5, #1
  4082ee:	d102      	bne.n	4082f6 <pio_configure_pin+0xc6>
		p_pio->PIO_PUDR = ul_mask;
  4082f0:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  4082f2:	2001      	movs	r0, #1
  4082f4:	e7c7      	b.n	408286 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  4082f6:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  4082f8:	2001      	movs	r0, #1
  4082fa:	e7c4      	b.n	408286 <pio_configure_pin+0x56>
		pio_set_peripheral(p_pio, PIO_PERIPH_D, (1 << (ul_pin & 0x1F)));
  4082fc:	f000 001f 	and.w	r0, r0, #31
  408300:	2601      	movs	r6, #1
  408302:	4086      	lsls	r6, r0
  408304:	4632      	mov	r2, r6
  408306:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  40830a:	4620      	mov	r0, r4
  40830c:	4b12      	ldr	r3, [pc, #72]	; (408358 <pio_configure_pin+0x128>)
  40830e:	4798      	blx	r3
	if (ul_pull_up_enable) {
  408310:	f015 0f01 	tst.w	r5, #1
  408314:	d102      	bne.n	40831c <pio_configure_pin+0xec>
		p_pio->PIO_PUDR = ul_mask;
  408316:	6626      	str	r6, [r4, #96]	; 0x60
	return 1;
  408318:	2001      	movs	r0, #1
  40831a:	e7b4      	b.n	408286 <pio_configure_pin+0x56>
		p_pio->PIO_PUER = ul_mask;
  40831c:	6666      	str	r6, [r4, #100]	; 0x64
	return 1;
  40831e:	2001      	movs	r0, #1
  408320:	e7b1      	b.n	408286 <pio_configure_pin+0x56>
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
  408322:	f005 5260 	and.w	r2, r5, #939524096	; 0x38000000
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
  408326:	f000 011f 	and.w	r1, r0, #31
  40832a:	2601      	movs	r6, #1
  40832c:	ea05 0306 	and.w	r3, r5, r6
  408330:	9300      	str	r3, [sp, #0]
  408332:	f3c5 0380 	ubfx	r3, r5, #2, #1
  408336:	f1b2 5f60 	cmp.w	r2, #939524096	; 0x38000000
  40833a:	bf14      	ite	ne
  40833c:	2200      	movne	r2, #0
  40833e:	2201      	moveq	r2, #1
  408340:	fa06 f101 	lsl.w	r1, r6, r1
  408344:	4620      	mov	r0, r4
  408346:	4c05      	ldr	r4, [pc, #20]	; (40835c <pio_configure_pin+0x12c>)
  408348:	47a0      	blx	r4
	return 1;
  40834a:	4630      	mov	r0, r6
		break;
  40834c:	e79b      	b.n	408286 <pio_configure_pin+0x56>
  40834e:	bf00      	nop
  408350:	00200707 	.word	0x00200707
  408354:	00408191 	.word	0x00408191
  408358:	004080ff 	.word	0x004080ff
  40835c:	004081c7 	.word	0x004081c7

00408360 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  408360:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408364:	4604      	mov	r4, r0
  408366:	4688      	mov	r8, r1
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  408368:	4b0e      	ldr	r3, [pc, #56]	; (4083a4 <pio_handler_process+0x44>)
  40836a:	4798      	blx	r3
  40836c:	4605      	mov	r5, r0
	status &= pio_get_interrupt_mask(p_pio);
  40836e:	4620      	mov	r0, r4
  408370:	4b0d      	ldr	r3, [pc, #52]	; (4083a8 <pio_handler_process+0x48>)
  408372:	4798      	blx	r3

	/* Check pending events */
	if (status != 0) {
  408374:	4005      	ands	r5, r0
  408376:	d013      	beq.n	4083a0 <pio_handler_process+0x40>
  408378:	4c0c      	ldr	r4, [pc, #48]	; (4083ac <pio_handler_process+0x4c>)
  40837a:	f104 0660 	add.w	r6, r4, #96	; 0x60
  40837e:	e003      	b.n	408388 <pio_handler_process+0x28>
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
				}
			}
			i++;
			if (i >= MAX_INTERRUPT_SOURCES) {
  408380:	42b4      	cmp	r4, r6
  408382:	d00d      	beq.n	4083a0 <pio_handler_process+0x40>
  408384:	3410      	adds	r4, #16
		while (status != 0) {
  408386:	b15d      	cbz	r5, 4083a0 <pio_handler_process+0x40>
			if (gs_interrupt_sources[i].id == ul_id) {
  408388:	6820      	ldr	r0, [r4, #0]
  40838a:	4540      	cmp	r0, r8
  40838c:	d1f8      	bne.n	408380 <pio_handler_process+0x20>
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  40838e:	6861      	ldr	r1, [r4, #4]
  408390:	4229      	tst	r1, r5
  408392:	d0f5      	beq.n	408380 <pio_handler_process+0x20>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  408394:	68e3      	ldr	r3, [r4, #12]
  408396:	4798      	blx	r3
					status &= ~(gs_interrupt_sources[i].mask);
  408398:	6863      	ldr	r3, [r4, #4]
  40839a:	ea25 0503 	bic.w	r5, r5, r3
  40839e:	e7ef      	b.n	408380 <pio_handler_process+0x20>
  4083a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4083a4:	00408229 	.word	0x00408229
  4083a8:	0040822d 	.word	0x0040822d
  4083ac:	2040c3f4 	.word	0x2040c3f4

004083b0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4083b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4083b2:	4c18      	ldr	r4, [pc, #96]	; (408414 <pio_handler_set+0x64>)
  4083b4:	6826      	ldr	r6, [r4, #0]
  4083b6:	2e06      	cmp	r6, #6
  4083b8:	d82a      	bhi.n	408410 <pio_handler_set+0x60>
  4083ba:	f04f 0c00 	mov.w	ip, #0
  4083be:	4664      	mov	r4, ip
		return 1;

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
		pSource = &(gs_interrupt_sources[i]);
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4083c0:	4f15      	ldr	r7, [pc, #84]	; (408418 <pio_handler_set+0x68>)
  4083c2:	e004      	b.n	4083ce <pio_handler_set+0x1e>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  4083c4:	3401      	adds	r4, #1
  4083c6:	b2e4      	uxtb	r4, r4
  4083c8:	46a4      	mov	ip, r4
  4083ca:	42a6      	cmp	r6, r4
  4083cc:	d309      	bcc.n	4083e2 <pio_handler_set+0x32>
		pSource = &(gs_interrupt_sources[i]);
  4083ce:	46a6      	mov	lr, r4
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  4083d0:	0125      	lsls	r5, r4, #4
  4083d2:	597d      	ldr	r5, [r7, r5]
  4083d4:	428d      	cmp	r5, r1
  4083d6:	d1f5      	bne.n	4083c4 <pio_handler_set+0x14>
  4083d8:	eb07 1504 	add.w	r5, r7, r4, lsl #4
  4083dc:	686d      	ldr	r5, [r5, #4]
  4083de:	4295      	cmp	r5, r2
  4083e0:	d1f0      	bne.n	4083c4 <pio_handler_set+0x14>
			break;
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  4083e2:	4d0d      	ldr	r5, [pc, #52]	; (408418 <pio_handler_set+0x68>)
  4083e4:	ea4f 1e0e 	mov.w	lr, lr, lsl #4
  4083e8:	eb05 040e 	add.w	r4, r5, lr
  4083ec:	f845 100e 	str.w	r1, [r5, lr]
	pSource->mask = ul_mask;
  4083f0:	6062      	str	r2, [r4, #4]
	pSource->attr = ul_attr;
  4083f2:	60a3      	str	r3, [r4, #8]
	pSource->handler = p_handler;
  4083f4:	9906      	ldr	r1, [sp, #24]
  4083f6:	60e1      	str	r1, [r4, #12]
	if (i == gs_ul_nb_sources + 1) {
  4083f8:	3601      	adds	r6, #1
  4083fa:	4566      	cmp	r6, ip
  4083fc:	d005      	beq.n	40840a <pio_handler_set+0x5a>
  4083fe:	4611      	mov	r1, r2
		gs_ul_nb_sources++;
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  408400:	461a      	mov	r2, r3
  408402:	4b06      	ldr	r3, [pc, #24]	; (40841c <pio_handler_set+0x6c>)
  408404:	4798      	blx	r3

	return 0;
  408406:	2000      	movs	r0, #0
  408408:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
		gs_ul_nb_sources++;
  40840a:	4902      	ldr	r1, [pc, #8]	; (408414 <pio_handler_set+0x64>)
  40840c:	600e      	str	r6, [r1, #0]
  40840e:	e7f6      	b.n	4083fe <pio_handler_set+0x4e>
		return 1;
  408410:	2001      	movs	r0, #1
}
  408412:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408414:	2040c464 	.word	0x2040c464
  408418:	2040c3f4 	.word	0x2040c3f4
  40841c:	004081ef 	.word	0x004081ef

00408420 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  408420:	b508      	push	{r3, lr}
	pio_handler_process(PIOA, ID_PIOA);
  408422:	210a      	movs	r1, #10
  408424:	4801      	ldr	r0, [pc, #4]	; (40842c <PIOA_Handler+0xc>)
  408426:	4b02      	ldr	r3, [pc, #8]	; (408430 <PIOA_Handler+0x10>)
  408428:	4798      	blx	r3
  40842a:	bd08      	pop	{r3, pc}
  40842c:	400e0e00 	.word	0x400e0e00
  408430:	00408361 	.word	0x00408361

00408434 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  408434:	b508      	push	{r3, lr}
    pio_handler_process(PIOB, ID_PIOB);
  408436:	210b      	movs	r1, #11
  408438:	4801      	ldr	r0, [pc, #4]	; (408440 <PIOB_Handler+0xc>)
  40843a:	4b02      	ldr	r3, [pc, #8]	; (408444 <PIOB_Handler+0x10>)
  40843c:	4798      	blx	r3
  40843e:	bd08      	pop	{r3, pc}
  408440:	400e1000 	.word	0x400e1000
  408444:	00408361 	.word	0x00408361

00408448 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  408448:	b508      	push	{r3, lr}
	pio_handler_process(PIOC, ID_PIOC);
  40844a:	210c      	movs	r1, #12
  40844c:	4801      	ldr	r0, [pc, #4]	; (408454 <PIOC_Handler+0xc>)
  40844e:	4b02      	ldr	r3, [pc, #8]	; (408458 <PIOC_Handler+0x10>)
  408450:	4798      	blx	r3
  408452:	bd08      	pop	{r3, pc}
  408454:	400e1200 	.word	0x400e1200
  408458:	00408361 	.word	0x00408361

0040845c <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  40845c:	b508      	push	{r3, lr}
	pio_handler_process(PIOD, ID_PIOD);
  40845e:	2110      	movs	r1, #16
  408460:	4801      	ldr	r0, [pc, #4]	; (408468 <PIOD_Handler+0xc>)
  408462:	4b02      	ldr	r3, [pc, #8]	; (40846c <PIOD_Handler+0x10>)
  408464:	4798      	blx	r3
  408466:	bd08      	pop	{r3, pc}
  408468:	400e1400 	.word	0x400e1400
  40846c:	00408361 	.word	0x00408361

00408470 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  408470:	b508      	push	{r3, lr}
	pio_handler_process(PIOE, ID_PIOE);
  408472:	2111      	movs	r1, #17
  408474:	4801      	ldr	r0, [pc, #4]	; (40847c <PIOE_Handler+0xc>)
  408476:	4b02      	ldr	r3, [pc, #8]	; (408480 <PIOE_Handler+0x10>)
  408478:	4798      	blx	r3
  40847a:	bd08      	pop	{r3, pc}
  40847c:	400e1600 	.word	0x400e1600
  408480:	00408361 	.word	0x00408361

00408484 <pio_handler_set_priority>:
 * \param p_pio PIO controller base address.
 * \param ul_irqn NVIC line number.
 * \param ul_priority PIO controller interrupts priority.
 */
void pio_handler_set_priority(Pio *p_pio, IRQn_Type ul_irqn, uint32_t ul_priority)
{
  408484:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408486:	4606      	mov	r6, r0
  408488:	460d      	mov	r5, r1
  40848a:	4614      	mov	r4, r2
	uint32_t bitmask = 0;

	bitmask = pio_get_interrupt_mask(p_pio);
  40848c:	4b17      	ldr	r3, [pc, #92]	; (4084ec <pio_handler_set_priority+0x68>)
  40848e:	4798      	blx	r3
  408490:	4607      	mov	r7, r0
	pio_disable_interrupt(p_pio, 0xFFFFFFFF);
  408492:	f04f 31ff 	mov.w	r1, #4294967295
  408496:	4630      	mov	r0, r6
  408498:	4b15      	ldr	r3, [pc, #84]	; (4084f0 <pio_handler_set_priority+0x6c>)
  40849a:	4798      	blx	r3
	pio_get_interrupt_status(p_pio);
  40849c:	4630      	mov	r0, r6
  40849e:	4b15      	ldr	r3, [pc, #84]	; (4084f4 <pio_handler_set_priority+0x70>)
  4084a0:	4798      	blx	r3
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
  4084a2:	fa5f fe85 	uxtb.w	lr, r5
  4084a6:	f00e 031f 	and.w	r3, lr, #31
  4084aa:	2201      	movs	r2, #1
  4084ac:	fa02 f303 	lsl.w	r3, r2, r3
  4084b0:	0968      	lsrs	r0, r5, #5
  4084b2:	4911      	ldr	r1, [pc, #68]	; (4084f8 <pio_handler_set_priority+0x74>)
  4084b4:	eb01 0280 	add.w	r2, r1, r0, lsl #2
  4084b8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
  4084bc:	f8c2 3180 	str.w	r3, [r2, #384]	; 0x180
  if(IRQn < 0) {
  4084c0:	2d00      	cmp	r5, #0
  4084c2:	db0a      	blt.n	4084da <pio_handler_set_priority+0x56>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  4084c4:	0164      	lsls	r4, r4, #5
  4084c6:	b2e4      	uxtb	r4, r4
  4084c8:	4a0c      	ldr	r2, [pc, #48]	; (4084fc <pio_handler_set_priority+0x78>)
  4084ca:	5554      	strb	r4, [r2, r5]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4084cc:	f841 3020 	str.w	r3, [r1, r0, lsl #2]
	NVIC_DisableIRQ(ul_irqn);
	NVIC_ClearPendingIRQ(ul_irqn);
	NVIC_SetPriority(ul_irqn, ul_priority);
	NVIC_EnableIRQ(ul_irqn);
	pio_enable_interrupt(p_pio, bitmask);
  4084d0:	4639      	mov	r1, r7
  4084d2:	4630      	mov	r0, r6
  4084d4:	4b0a      	ldr	r3, [pc, #40]	; (408500 <pio_handler_set_priority+0x7c>)
  4084d6:	4798      	blx	r3
  4084d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  4084da:	f00e 0e0f 	and.w	lr, lr, #15
  4084de:	0164      	lsls	r4, r4, #5
  4084e0:	b2e4      	uxtb	r4, r4
  4084e2:	4a08      	ldr	r2, [pc, #32]	; (408504 <pio_handler_set_priority+0x80>)
  4084e4:	f802 400e 	strb.w	r4, [r2, lr]
  4084e8:	e7f0      	b.n	4084cc <pio_handler_set_priority+0x48>
  4084ea:	bf00      	nop
  4084ec:	0040822d 	.word	0x0040822d
  4084f0:	00408225 	.word	0x00408225
  4084f4:	00408229 	.word	0x00408229
  4084f8:	e000e100 	.word	0xe000e100
  4084fc:	e000e400 	.word	0xe000e400
  408500:	00408221 	.word	0x00408221
  408504:	e000ed14 	.word	0xe000ed14

00408508 <pmc_mck_set_division>:
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
	switch (ul_div) {
  408508:	2803      	cmp	r0, #3
  40850a:	d011      	beq.n	408530 <pmc_mck_set_division+0x28>
  40850c:	2804      	cmp	r0, #4
  40850e:	d012      	beq.n	408536 <pmc_mck_set_division+0x2e>
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  408510:	2802      	cmp	r0, #2
  408512:	bf0c      	ite	eq
  408514:	f44f 7180 	moveq.w	r1, #256	; 0x100
  408518:	2100      	movne	r1, #0
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
			break;
	}
	PMC->PMC_MCKR =
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  40851a:	4a08      	ldr	r2, [pc, #32]	; (40853c <pmc_mck_set_division+0x34>)
  40851c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40851e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  408522:	430b      	orrs	r3, r1
	PMC->PMC_MCKR =
  408524:	6313      	str	r3, [r2, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  408526:	6e93      	ldr	r3, [r2, #104]	; 0x68
  408528:	f013 0f08 	tst.w	r3, #8
  40852c:	d0fb      	beq.n	408526 <pmc_mck_set_division+0x1e>
}
  40852e:	4770      	bx	lr
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  408530:	f44f 7140 	mov.w	r1, #768	; 0x300
			break;
  408534:	e7f1      	b.n	40851a <pmc_mck_set_division+0x12>
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  408536:	f44f 7100 	mov.w	r1, #512	; 0x200
			break;
  40853a:	e7ee      	b.n	40851a <pmc_mck_set_division+0x12>
  40853c:	400e0600 	.word	0x400e0600

00408540 <pmc_switch_mck_to_pllack>:
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  408540:	4a17      	ldr	r2, [pc, #92]	; (4085a0 <pmc_switch_mck_to_pllack+0x60>)
  408542:	6b13      	ldr	r3, [r2, #48]	; 0x30
  408544:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  408548:	4318      	orrs	r0, r3
  40854a:	6310      	str	r0, [r2, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  40854c:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40854e:	f013 0f08 	tst.w	r3, #8
  408552:	d10a      	bne.n	40856a <pmc_switch_mck_to_pllack+0x2a>
  408554:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  408558:	4911      	ldr	r1, [pc, #68]	; (4085a0 <pmc_switch_mck_to_pllack+0x60>)
  40855a:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  40855c:	f012 0f08 	tst.w	r2, #8
  408560:	d103      	bne.n	40856a <pmc_switch_mck_to_pllack+0x2a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  408562:	3b01      	subs	r3, #1
  408564:	d1f9      	bne.n	40855a <pmc_switch_mck_to_pllack+0x1a>
			return 1;
  408566:	2001      	movs	r0, #1
  408568:	4770      	bx	lr
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  40856a:	4a0d      	ldr	r2, [pc, #52]	; (4085a0 <pmc_switch_mck_to_pllack+0x60>)
  40856c:	6b13      	ldr	r3, [r2, #48]	; 0x30
  40856e:	f023 0303 	bic.w	r3, r3, #3
  408572:	f043 0302 	orr.w	r3, r3, #2
  408576:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  408578:	6e93      	ldr	r3, [r2, #104]	; 0x68
  40857a:	f013 0f08 	tst.w	r3, #8
  40857e:	d10a      	bne.n	408596 <pmc_switch_mck_to_pllack+0x56>
  408580:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  408584:	4906      	ldr	r1, [pc, #24]	; (4085a0 <pmc_switch_mck_to_pllack+0x60>)
  408586:	6e8a      	ldr	r2, [r1, #104]	; 0x68
  408588:	f012 0f08 	tst.w	r2, #8
  40858c:	d105      	bne.n	40859a <pmc_switch_mck_to_pllack+0x5a>
			--ul_timeout) {
		if (ul_timeout == 0) {
  40858e:	3b01      	subs	r3, #1
  408590:	d1f9      	bne.n	408586 <pmc_switch_mck_to_pllack+0x46>
			return 1;
  408592:	2001      	movs	r0, #1
		}
	}

	return 0;
}
  408594:	4770      	bx	lr
	return 0;
  408596:	2000      	movs	r0, #0
  408598:	4770      	bx	lr
  40859a:	2000      	movs	r0, #0
  40859c:	4770      	bx	lr
  40859e:	bf00      	nop
  4085a0:	400e0600 	.word	0x400e0600

004085a4 <pmc_switch_mainck_to_xtal>:
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  4085a4:	b9a0      	cbnz	r0, 4085d0 <pmc_switch_mainck_to_xtal+0x2c>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4085a6:	480e      	ldr	r0, [pc, #56]	; (4085e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4085a8:	6a03      	ldr	r3, [r0, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  4085aa:	0209      	lsls	r1, r1, #8
  4085ac:	b289      	uxth	r1, r1
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  4085ae:	4a0d      	ldr	r2, [pc, #52]	; (4085e4 <pmc_switch_mainck_to_xtal+0x40>)
  4085b0:	401a      	ands	r2, r3
  4085b2:	4b0d      	ldr	r3, [pc, #52]	; (4085e8 <pmc_switch_mainck_to_xtal+0x44>)
  4085b4:	4313      	orrs	r3, r2
  4085b6:	4319      	orrs	r1, r3
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  4085b8:	6201      	str	r1, [r0, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  4085ba:	4602      	mov	r2, r0
  4085bc:	6e93      	ldr	r3, [r2, #104]	; 0x68
  4085be:	f013 0f01 	tst.w	r3, #1
  4085c2:	d0fb      	beq.n	4085bc <pmc_switch_mainck_to_xtal+0x18>

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  4085c4:	4a06      	ldr	r2, [pc, #24]	; (4085e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4085c6:	6a11      	ldr	r1, [r2, #32]
  4085c8:	4b08      	ldr	r3, [pc, #32]	; (4085ec <pmc_switch_mainck_to_xtal+0x48>)
  4085ca:	430b      	orrs	r3, r1
  4085cc:	6213      	str	r3, [r2, #32]
  4085ce:	4770      	bx	lr
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4085d0:	4903      	ldr	r1, [pc, #12]	; (4085e0 <pmc_switch_mainck_to_xtal+0x3c>)
  4085d2:	6a0b      	ldr	r3, [r1, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  4085d4:	4a06      	ldr	r2, [pc, #24]	; (4085f0 <pmc_switch_mainck_to_xtal+0x4c>)
  4085d6:	401a      	ands	r2, r3
  4085d8:	4b06      	ldr	r3, [pc, #24]	; (4085f4 <pmc_switch_mainck_to_xtal+0x50>)
  4085da:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  4085dc:	620b      	str	r3, [r1, #32]
  4085de:	4770      	bx	lr
  4085e0:	400e0600 	.word	0x400e0600
  4085e4:	ffc8fffc 	.word	0xffc8fffc
  4085e8:	00370001 	.word	0x00370001
  4085ec:	01370000 	.word	0x01370000
  4085f0:	fec8fffc 	.word	0xfec8fffc
  4085f4:	01370002 	.word	0x01370002

004085f8 <pmc_osc_is_ready_mainck>:
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  4085f8:	4b02      	ldr	r3, [pc, #8]	; (408604 <pmc_osc_is_ready_mainck+0xc>)
  4085fa:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  4085fc:	f400 3080 	and.w	r0, r0, #65536	; 0x10000
  408600:	4770      	bx	lr
  408602:	bf00      	nop
  408604:	400e0600 	.word	0x400e0600

00408608 <pmc_disable_pllack>:
void pmc_disable_pllack(void)
{
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  408608:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40860c:	4b01      	ldr	r3, [pc, #4]	; (408614 <pmc_disable_pllack+0xc>)
  40860e:	629a      	str	r2, [r3, #40]	; 0x28
  408610:	4770      	bx	lr
  408612:	bf00      	nop
  408614:	400e0600 	.word	0x400e0600

00408618 <pmc_is_locked_pllack>:
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  408618:	4b02      	ldr	r3, [pc, #8]	; (408624 <pmc_is_locked_pllack+0xc>)
  40861a:	6e98      	ldr	r0, [r3, #104]	; 0x68
}
  40861c:	f000 0002 	and.w	r0, r0, #2
  408620:	4770      	bx	lr
  408622:	bf00      	nop
  408624:	400e0600 	.word	0x400e0600

00408628 <pmc_enable_periph_clk>:
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
	if (ul_id > MAX_PERIPH_ID) {
  408628:	283f      	cmp	r0, #63	; 0x3f
  40862a:	d81e      	bhi.n	40866a <pmc_enable_periph_clk+0x42>
		return 1;
	}

	if (ul_id < 32) {
  40862c:	281f      	cmp	r0, #31
  40862e:	d80c      	bhi.n	40864a <pmc_enable_periph_clk+0x22>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  408630:	4b11      	ldr	r3, [pc, #68]	; (408678 <pmc_enable_periph_clk+0x50>)
  408632:	699a      	ldr	r2, [r3, #24]
  408634:	2301      	movs	r3, #1
  408636:	4083      	lsls	r3, r0
  408638:	4393      	bics	r3, r2
  40863a:	d018      	beq.n	40866e <pmc_enable_periph_clk+0x46>
			PMC->PMC_PCER0 = 1 << ul_id;
  40863c:	2301      	movs	r3, #1
  40863e:	fa03 f000 	lsl.w	r0, r3, r0
  408642:	4b0d      	ldr	r3, [pc, #52]	; (408678 <pmc_enable_periph_clk+0x50>)
  408644:	6118      	str	r0, [r3, #16]
			PMC->PMC_PCER1 = 1 << ul_id;
		}
#endif
	}

	return 0;
  408646:	2000      	movs	r0, #0
  408648:	4770      	bx	lr
		ul_id -= 32;
  40864a:	3820      	subs	r0, #32
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40864c:	4b0a      	ldr	r3, [pc, #40]	; (408678 <pmc_enable_periph_clk+0x50>)
  40864e:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  408652:	2301      	movs	r3, #1
  408654:	4083      	lsls	r3, r0
  408656:	4393      	bics	r3, r2
  408658:	d00b      	beq.n	408672 <pmc_enable_periph_clk+0x4a>
			PMC->PMC_PCER1 = 1 << ul_id;
  40865a:	2301      	movs	r3, #1
  40865c:	fa03 f000 	lsl.w	r0, r3, r0
  408660:	4b05      	ldr	r3, [pc, #20]	; (408678 <pmc_enable_periph_clk+0x50>)
  408662:	f8c3 0100 	str.w	r0, [r3, #256]	; 0x100
	return 0;
  408666:	2000      	movs	r0, #0
  408668:	4770      	bx	lr
		return 1;
  40866a:	2001      	movs	r0, #1
  40866c:	4770      	bx	lr
	return 0;
  40866e:	2000      	movs	r0, #0
  408670:	4770      	bx	lr
  408672:	2000      	movs	r0, #0
}
  408674:	4770      	bx	lr
  408676:	bf00      	nop
  408678:	400e0600 	.word	0x400e0600

0040867c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
  40867c:	b508      	push	{r3, lr}
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG51|| SAMG53|| SAMG54)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	if (p_spi == SPI0) {
  40867e:	4b07      	ldr	r3, [pc, #28]	; (40869c <spi_enable_clock+0x20>)
  408680:	4298      	cmp	r0, r3
  408682:	d003      	beq.n	40868c <spi_enable_clock+0x10>
		sysclk_enable_peripheral_clock(ID_SPI0);
	}
	#ifdef SPI1
	else if (p_spi == SPI1) {
  408684:	4b06      	ldr	r3, [pc, #24]	; (4086a0 <spi_enable_clock+0x24>)
  408686:	4298      	cmp	r0, r3
  408688:	d004      	beq.n	408694 <spi_enable_clock+0x18>
  40868a:	bd08      	pop	{r3, pc}
  40868c:	2015      	movs	r0, #21
  40868e:	4b05      	ldr	r3, [pc, #20]	; (4086a4 <spi_enable_clock+0x28>)
  408690:	4798      	blx	r3
  408692:	bd08      	pop	{r3, pc}
  408694:	202a      	movs	r0, #42	; 0x2a
  408696:	4b03      	ldr	r3, [pc, #12]	; (4086a4 <spi_enable_clock+0x28>)
  408698:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
  40869a:	e7f6      	b.n	40868a <spi_enable_clock+0xe>
  40869c:	40008000 	.word	0x40008000
  4086a0:	40058000 	.word	0x40058000
  4086a4:	00408629 	.word	0x00408629

004086a8 <spi_set_peripheral_chip_select_value>:
 *                 \ref spi_enable_peripheral_select_decode,
 *                 \ref spi_disable_peripheral_select_decode.
 */
void spi_set_peripheral_chip_select_value(Spi *p_spi, uint32_t ul_value)
{
	p_spi->SPI_MR &= (~SPI_MR_PCS_Msk);
  4086a8:	6843      	ldr	r3, [r0, #4]
  4086aa:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
  4086ae:	6043      	str	r3, [r0, #4]
	p_spi->SPI_MR |= SPI_MR_PCS(ul_value);
  4086b0:	6843      	ldr	r3, [r0, #4]
  4086b2:	0409      	lsls	r1, r1, #16
  4086b4:	f401 2170 	and.w	r1, r1, #983040	; 0xf0000
  4086b8:	4319      	orrs	r1, r3
  4086ba:	6041      	str	r1, [r0, #4]
  4086bc:	4770      	bx	lr

004086be <spi_read>:
 *
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_read(Spi *p_spi, uint16_t *us_data, uint8_t *p_pcs)
{
  4086be:	b410      	push	{r4}
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(p_spi->SPI_SR & SPI_SR_RDRF)) {
  4086c0:	f643 2399 	movw	r3, #15001	; 0x3a99
  4086c4:	6904      	ldr	r4, [r0, #16]
  4086c6:	f014 0f01 	tst.w	r4, #1
  4086ca:	d103      	bne.n	4086d4 <spi_read+0x16>
		if (!timeout--) {
  4086cc:	3b01      	subs	r3, #1
  4086ce:	d1f9      	bne.n	4086c4 <spi_read+0x6>
			return SPI_ERROR_TIMEOUT;
  4086d0:	2001      	movs	r0, #1
  4086d2:	e009      	b.n	4086e8 <spi_read+0x2a>
		}
	}

	reg_value = p_spi->SPI_RDR;
  4086d4:	6883      	ldr	r3, [r0, #8]
	if (p_spi->SPI_MR & SPI_MR_PS) {
  4086d6:	6840      	ldr	r0, [r0, #4]
	if (spi_get_peripheral_select_mode(p_spi)) {
  4086d8:	f010 0f02 	tst.w	r0, #2
  4086dc:	d002      	beq.n	4086e4 <spi_read+0x26>
		*p_pcs = (uint8_t) ((reg_value & SPI_RDR_PCS_Msk) >> SPI_RDR_PCS_Pos);
  4086de:	f3c3 4003 	ubfx	r0, r3, #16, #4
  4086e2:	7010      	strb	r0, [r2, #0]
	}
	*us_data = (uint16_t) (reg_value & SPI_RDR_RD_Msk);
  4086e4:	800b      	strh	r3, [r1, #0]

	return SPI_OK;
  4086e6:	2000      	movs	r0, #0
}
  4086e8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4086ec:	4770      	bx	lr

004086ee <spi_write>:
 * \retval SPI_OK on Success.
 * \retval SPI_ERROR_TIMEOUT on Time-out.
 */
spi_status_t spi_write(Spi *p_spi, uint16_t us_data,
		uint8_t uc_pcs, uint8_t uc_last)
{
  4086ee:	b430      	push	{r4, r5}
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(p_spi->SPI_SR & SPI_SR_TDRE)) {
  4086f0:	f643 2499 	movw	r4, #15001	; 0x3a99
  4086f4:	6905      	ldr	r5, [r0, #16]
  4086f6:	f015 0f02 	tst.w	r5, #2
  4086fa:	d103      	bne.n	408704 <spi_write+0x16>
		if (!timeout--) {
  4086fc:	3c01      	subs	r4, #1
  4086fe:	d1f9      	bne.n	4086f4 <spi_write+0x6>
			return SPI_ERROR_TIMEOUT;
  408700:	2001      	movs	r0, #1
  408702:	e00c      	b.n	40871e <spi_write+0x30>
  408704:	6844      	ldr	r4, [r0, #4]
		}
	}

	if (spi_get_peripheral_select_mode(p_spi)) {
  408706:	f014 0f02 	tst.w	r4, #2
  40870a:	d006      	beq.n	40871a <spi_write+0x2c>
		value = SPI_TDR_TD(us_data) | SPI_TDR_PCS(uc_pcs);
  40870c:	0412      	lsls	r2, r2, #16
  40870e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
  408712:	4311      	orrs	r1, r2
		if (uc_last) {
  408714:	b10b      	cbz	r3, 40871a <spi_write+0x2c>
			value |= SPI_TDR_LASTXFER;
  408716:	f041 7180 	orr.w	r1, r1, #16777216	; 0x1000000
		}
	} else {
		value = SPI_TDR_TD(us_data);
	}

	p_spi->SPI_TDR = value;
  40871a:	60c1      	str	r1, [r0, #12]

	return SPI_OK;
  40871c:	2000      	movs	r0, #0
}
  40871e:	bc30      	pop	{r4, r5}
  408720:	4770      	bx	lr

00408722 <spi_set_clock_polarity>:
 * \param ul_polarity Default clock state is logical one(high)/zero(low).
 */
void spi_set_clock_polarity(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_polarity)
{
	if (ul_polarity) {
  408722:	b932      	cbnz	r2, 408732 <spi_set_clock_polarity+0x10>
  408724:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_CPOL);
  408728:	6b03      	ldr	r3, [r0, #48]	; 0x30
  40872a:	f023 0301 	bic.w	r3, r3, #1
  40872e:	6303      	str	r3, [r0, #48]	; 0x30
  408730:	4770      	bx	lr
  408732:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_CPOL;
  408736:	6b03      	ldr	r3, [r0, #48]	; 0x30
  408738:	f043 0301 	orr.w	r3, r3, #1
  40873c:	6303      	str	r3, [r0, #48]	; 0x30
  40873e:	4770      	bx	lr

00408740 <spi_set_clock_phase>:
 *  \param ul_pcs_ch Peripheral Chip Select channel (0~3).
 *  \param ul_phase Data capture on the rising/falling edge of clock.
 */
void spi_set_clock_phase(Spi *p_spi, uint32_t ul_pcs_ch, uint32_t ul_phase)
{
	if (ul_phase) {
  408740:	b932      	cbnz	r2, 408750 <spi_set_clock_phase+0x10>
  408742:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
	} else {
		p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_NCPHA);
  408746:	6b03      	ldr	r3, [r0, #48]	; 0x30
  408748:	f023 0302 	bic.w	r3, r3, #2
  40874c:	6303      	str	r3, [r0, #48]	; 0x30
  40874e:	4770      	bx	lr
  408750:	eb00 0081 	add.w	r0, r0, r1, lsl #2
		p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_NCPHA;
  408754:	6b03      	ldr	r3, [r0, #48]	; 0x30
  408756:	f043 0302 	orr.w	r3, r3, #2
  40875a:	6303      	str	r3, [r0, #48]	; 0x30
  40875c:	4770      	bx	lr

0040875e <spi_set_bits_per_transfer>:
 * \param ul_bits Number of bits (8~16), use the pattern defined
 *        in the device header file.
 */
void spi_set_bits_per_transfer(Spi *p_spi, uint32_t ul_pcs_ch,
		uint32_t ul_bits)
{
  40875e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_BITS_Msk);
  408762:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  408764:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  408768:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= ul_bits;
  40876a:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  40876c:	431a      	orrs	r2, r3
  40876e:	630a      	str	r2, [r1, #48]	; 0x30
  408770:	4770      	bx	lr

00408772 <spi_calc_baudrate_div>:
 *   \retval > 0  Success.
 *   \retval < 0  Error.
 */
int16_t spi_calc_baudrate_div(const uint32_t baudrate, uint32_t mck)
{
	int baud_div = div_ceil(mck, baudrate);
  408772:	1e43      	subs	r3, r0, #1
  408774:	4419      	add	r1, r3
  408776:	fbb1 f0f0 	udiv	r0, r1, r0

	/* The value of baud_div is from 1 to 255 in the SCBR field. */
	if (baud_div <= 0 || baud_div > 255) {
  40877a:	1e43      	subs	r3, r0, #1
  40877c:	2bfe      	cmp	r3, #254	; 0xfe
		return -1;
	}

	return baud_div;
  40877e:	bf94      	ite	ls
  408780:	b200      	sxthls	r0, r0
		return -1;
  408782:	f04f 30ff 	movhi.w	r0, #4294967295
}
  408786:	4770      	bx	lr

00408788 <spi_set_baudrate_div>:
 */
int16_t spi_set_baudrate_div(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_baudrate_divider)
{
    /* Programming the SCBR field to 0 is forbidden */
    if (!uc_baudrate_divider)
  408788:	b17a      	cbz	r2, 4087aa <spi_set_baudrate_div+0x22>
{
  40878a:	b410      	push	{r4}
  40878c:	4614      	mov	r4, r2
  40878e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
        return -1;

	p_spi->SPI_CSR[ul_pcs_ch] &= (~SPI_CSR_SCBR_Msk);
  408792:	6b0b      	ldr	r3, [r1, #48]	; 0x30
  408794:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
  408798:	630b      	str	r3, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_SCBR(uc_baudrate_divider);
  40879a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
  40879c:	ea42 2204 	orr.w	r2, r2, r4, lsl #8
  4087a0:	630a      	str	r2, [r1, #48]	; 0x30
    return 0;
  4087a2:	2000      	movs	r0, #0
}
  4087a4:	f85d 4b04 	ldr.w	r4, [sp], #4
  4087a8:	4770      	bx	lr
        return -1;
  4087aa:	f04f 30ff 	mov.w	r0, #4294967295
  4087ae:	4770      	bx	lr

004087b0 <spi_set_transfer_delay>:
 * \param uc_dlybs Delay before SPCK (in number of MCK clocks).
 * \param uc_dlybct Delay between consecutive transfers (in number of MCK clocks).
 */
void spi_set_transfer_delay(Spi *p_spi, uint32_t ul_pcs_ch,
		uint8_t uc_dlybs, uint8_t uc_dlybct)
{
  4087b0:	b410      	push	{r4}
  4087b2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
	p_spi->SPI_CSR[ul_pcs_ch] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
  4087b6:	6b08      	ldr	r0, [r1, #48]	; 0x30
  4087b8:	b280      	uxth	r0, r0
  4087ba:	6308      	str	r0, [r1, #48]	; 0x30
	p_spi->SPI_CSR[ul_pcs_ch] |= SPI_CSR_DLYBS(uc_dlybs)
  4087bc:	6b0c      	ldr	r4, [r1, #48]	; 0x30
  4087be:	ea44 6303 	orr.w	r3, r4, r3, lsl #24
  4087c2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4087c6:	630b      	str	r3, [r1, #48]	; 0x30
			| SPI_CSR_DLYBCT(uc_dlybct);
}
  4087c8:	f85d 4b04 	ldr.w	r4, [sp], #4
  4087cc:	4770      	bx	lr

004087ce <uart_write>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  4087ce:	6943      	ldr	r3, [r0, #20]
  4087d0:	f013 0f02 	tst.w	r3, #2
  4087d4:	d002      	beq.n	4087dc <uart_write+0xe>
		return 1;

	/* Send character */
	p_uart->UART_THR = uc_data;
  4087d6:	61c1      	str	r1, [r0, #28]
	return 0;
  4087d8:	2000      	movs	r0, #0
  4087da:	4770      	bx	lr
		return 1;
  4087dc:	2001      	movs	r0, #1
}
  4087de:	4770      	bx	lr

004087e0 <uart_read>:
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  4087e0:	6943      	ldr	r3, [r0, #20]
  4087e2:	f013 0f01 	tst.w	r3, #1
  4087e6:	d003      	beq.n	4087f0 <uart_read+0x10>
		return 1;

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  4087e8:	6983      	ldr	r3, [r0, #24]
  4087ea:	700b      	strb	r3, [r1, #0]
	return 0;
  4087ec:	2000      	movs	r0, #0
  4087ee:	4770      	bx	lr
		return 1;
  4087f0:	2001      	movs	r0, #1
}
  4087f2:	4770      	bx	lr

004087f4 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  4087f4:	b410      	push	{r4}
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  4087f6:	010b      	lsls	r3, r1, #4
  4087f8:	4293      	cmp	r3, r2
  4087fa:	d914      	bls.n	408826 <usart_set_async_baudrate+0x32>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  4087fc:	00c9      	lsls	r1, r1, #3
  4087fe:	084b      	lsrs	r3, r1, #1
  408800:	eb03 02c2 	add.w	r2, r3, r2, lsl #3
  408804:	fbb2 f2f1 	udiv	r2, r2, r1
	cd = cd_fp >> 3;
  408808:	08d3      	lsrs	r3, r2, #3
	fp = cd_fp & 0x07;
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  40880a:	1e5c      	subs	r4, r3, #1
  40880c:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  408810:	428c      	cmp	r4, r1
  408812:	d901      	bls.n	408818 <usart_set_async_baudrate+0x24>
		return 1;
  408814:	2001      	movs	r0, #1
  408816:	e017      	b.n	408848 <usart_set_async_baudrate+0x54>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
		p_usart->US_MR |= US_MR_OVER;
  408818:	6841      	ldr	r1, [r0, #4]
  40881a:	f441 2100 	orr.w	r1, r1, #524288	; 0x80000
  40881e:	6041      	str	r1, [r0, #4]
  408820:	e00c      	b.n	40883c <usart_set_async_baudrate+0x48>
		return 1;
  408822:	2001      	movs	r0, #1
  408824:	e010      	b.n	408848 <usart_set_async_baudrate+0x54>
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  408826:	0859      	lsrs	r1, r3, #1
  408828:	eb01 02c2 	add.w	r2, r1, r2, lsl #3
  40882c:	fbb2 f2f3 	udiv	r2, r2, r3
	cd = cd_fp >> 3;
  408830:	08d3      	lsrs	r3, r2, #3
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  408832:	1e5c      	subs	r4, r3, #1
  408834:	f64f 71fe 	movw	r1, #65534	; 0xfffe
  408838:	428c      	cmp	r4, r1
  40883a:	d8f2      	bhi.n	408822 <usart_set_async_baudrate+0x2e>
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  40883c:	0412      	lsls	r2, r2, #16
  40883e:	f402 22e0 	and.w	r2, r2, #458752	; 0x70000
  408842:	431a      	orrs	r2, r3
  408844:	6202      	str	r2, [r0, #32]

	return 0;
  408846:	2000      	movs	r0, #0
}
  408848:	f85d 4b04 	ldr.w	r4, [sp], #4
  40884c:	4770      	bx	lr
	...

00408850 <usart_reset>:
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  408850:	4b08      	ldr	r3, [pc, #32]	; (408874 <usart_reset+0x24>)
  408852:	f8c0 30e4 	str.w	r3, [r0, #228]	; 0xe4
	p_usart->US_MR = 0;
  408856:	2300      	movs	r3, #0
  408858:	6043      	str	r3, [r0, #4]
	p_usart->US_RTOR = 0;
  40885a:	6243      	str	r3, [r0, #36]	; 0x24
	p_usart->US_TTGR = 0;
  40885c:	6283      	str	r3, [r0, #40]	; 0x28
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  40885e:	2388      	movs	r3, #136	; 0x88
  408860:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  408862:	2324      	movs	r3, #36	; 0x24
  408864:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RSTSTA;
  408866:	f44f 7380 	mov.w	r3, #256	; 0x100
  40886a:	6003      	str	r3, [r0, #0]
	p_usart->US_CR = US_CR_RTSDIS;
  40886c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
  408870:	6003      	str	r3, [r0, #0]
  408872:	4770      	bx	lr
  408874:	55534100 	.word	0x55534100

00408878 <usart_init_rs232>:
{
  408878:	b570      	push	{r4, r5, r6, lr}
  40887a:	4605      	mov	r5, r0
  40887c:	460c      	mov	r4, r1
  40887e:	4616      	mov	r6, r2
	usart_reset(p_usart);
  408880:	4b0f      	ldr	r3, [pc, #60]	; (4088c0 <usart_init_rs232+0x48>)
  408882:	4798      	blx	r3
	ul_reg_val = 0;
  408884:	2200      	movs	r2, #0
  408886:	4b0f      	ldr	r3, [pc, #60]	; (4088c4 <usart_init_rs232+0x4c>)
  408888:	601a      	str	r2, [r3, #0]
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40888a:	b1a4      	cbz	r4, 4088b6 <usart_init_rs232+0x3e>
  40888c:	4632      	mov	r2, r6
  40888e:	6821      	ldr	r1, [r4, #0]
  408890:	4628      	mov	r0, r5
  408892:	4b0d      	ldr	r3, [pc, #52]	; (4088c8 <usart_init_rs232+0x50>)
  408894:	4798      	blx	r3
  408896:	4602      	mov	r2, r0
  408898:	b978      	cbnz	r0, 4088ba <usart_init_rs232+0x42>
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40889a:	6863      	ldr	r3, [r4, #4]
  40889c:	68a1      	ldr	r1, [r4, #8]
  40889e:	430b      	orrs	r3, r1
  4088a0:	6921      	ldr	r1, [r4, #16]
  4088a2:	430b      	orrs	r3, r1
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  4088a4:	68e1      	ldr	r1, [r4, #12]
  4088a6:	430b      	orrs	r3, r1
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  4088a8:	4906      	ldr	r1, [pc, #24]	; (4088c4 <usart_init_rs232+0x4c>)
  4088aa:	600b      	str	r3, [r1, #0]
	p_usart->US_MR |= ul_reg_val;
  4088ac:	6869      	ldr	r1, [r5, #4]
  4088ae:	430b      	orrs	r3, r1
  4088b0:	606b      	str	r3, [r5, #4]
}
  4088b2:	4610      	mov	r0, r2
  4088b4:	bd70      	pop	{r4, r5, r6, pc}
		return 1;
  4088b6:	2201      	movs	r2, #1
  4088b8:	e7fb      	b.n	4088b2 <usart_init_rs232+0x3a>
  4088ba:	2201      	movs	r2, #1
  4088bc:	e7f9      	b.n	4088b2 <usart_init_rs232+0x3a>
  4088be:	bf00      	nop
  4088c0:	00408851 	.word	0x00408851
  4088c4:	2040c468 	.word	0x2040c468
  4088c8:	004087f5 	.word	0x004087f5

004088cc <usart_enable_tx>:
	p_usart->US_CR = US_CR_TXEN;
  4088cc:	2340      	movs	r3, #64	; 0x40
  4088ce:	6003      	str	r3, [r0, #0]
  4088d0:	4770      	bx	lr

004088d2 <usart_enable_rx>:
	p_usart->US_CR = US_CR_RXEN;
  4088d2:	2310      	movs	r3, #16
  4088d4:	6003      	str	r3, [r0, #0]
  4088d6:	4770      	bx	lr

004088d8 <usart_write>:
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  4088d8:	6943      	ldr	r3, [r0, #20]
  4088da:	f013 0f02 	tst.w	r3, #2
  4088de:	d004      	beq.n	4088ea <usart_write+0x12>
	p_usart->US_THR = US_THR_TXCHR(c);
  4088e0:	f3c1 0108 	ubfx	r1, r1, #0, #9
  4088e4:	61c1      	str	r1, [r0, #28]
	return 0;
  4088e6:	2000      	movs	r0, #0
  4088e8:	4770      	bx	lr
		return 1;
  4088ea:	2001      	movs	r0, #1
}
  4088ec:	4770      	bx	lr

004088ee <usart_read>:
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4088ee:	6943      	ldr	r3, [r0, #20]
  4088f0:	f013 0f01 	tst.w	r3, #1
  4088f4:	d005      	beq.n	408902 <usart_read+0x14>
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4088f6:	6983      	ldr	r3, [r0, #24]
  4088f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
  4088fc:	600b      	str	r3, [r1, #0]
	return 0;
  4088fe:	2000      	movs	r0, #0
  408900:	4770      	bx	lr
		return 1;
  408902:	2001      	movs	r0, #1
}
  408904:	4770      	bx	lr

00408906 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  408906:	e7fe      	b.n	408906 <Dummy_Handler>

00408908 <Reset_Handler>:
{
  408908:	b500      	push	{lr}
  40890a:	b083      	sub	sp, #12
        if (pSrc != pDest) {
  40890c:	4b25      	ldr	r3, [pc, #148]	; (4089a4 <Reset_Handler+0x9c>)
  40890e:	4a26      	ldr	r2, [pc, #152]	; (4089a8 <Reset_Handler+0xa0>)
  408910:	429a      	cmp	r2, r3
  408912:	d010      	beq.n	408936 <Reset_Handler+0x2e>
                for (; pDest < &_erelocate;) {
  408914:	4b25      	ldr	r3, [pc, #148]	; (4089ac <Reset_Handler+0xa4>)
  408916:	4a23      	ldr	r2, [pc, #140]	; (4089a4 <Reset_Handler+0x9c>)
  408918:	429a      	cmp	r2, r3
  40891a:	d20c      	bcs.n	408936 <Reset_Handler+0x2e>
  40891c:	3b01      	subs	r3, #1
  40891e:	1a9b      	subs	r3, r3, r2
  408920:	f023 0303 	bic.w	r3, r3, #3
  408924:	3304      	adds	r3, #4
  408926:	4413      	add	r3, r2
  408928:	491f      	ldr	r1, [pc, #124]	; (4089a8 <Reset_Handler+0xa0>)
                        *pDest++ = *pSrc++;
  40892a:	f851 0b04 	ldr.w	r0, [r1], #4
  40892e:	f842 0b04 	str.w	r0, [r2], #4
                for (; pDest < &_erelocate;) {
  408932:	429a      	cmp	r2, r3
  408934:	d1f9      	bne.n	40892a <Reset_Handler+0x22>
        for (pDest = &_szero; pDest < &_ezero;) {
  408936:	4b1e      	ldr	r3, [pc, #120]	; (4089b0 <Reset_Handler+0xa8>)
  408938:	4a1e      	ldr	r2, [pc, #120]	; (4089b4 <Reset_Handler+0xac>)
  40893a:	429a      	cmp	r2, r3
  40893c:	d20a      	bcs.n	408954 <Reset_Handler+0x4c>
  40893e:	3b01      	subs	r3, #1
  408940:	1a9b      	subs	r3, r3, r2
  408942:	f023 0303 	bic.w	r3, r3, #3
  408946:	3304      	adds	r3, #4
  408948:	4413      	add	r3, r2
                *pDest++ = 0;
  40894a:	2100      	movs	r1, #0
  40894c:	f842 1b04 	str.w	r1, [r2], #4
        for (pDest = &_szero; pDest < &_ezero;) {
  408950:	4293      	cmp	r3, r2
  408952:	d1fb      	bne.n	40894c <Reset_Handler+0x44>
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  408954:	4a18      	ldr	r2, [pc, #96]	; (4089b8 <Reset_Handler+0xb0>)
  408956:	4b19      	ldr	r3, [pc, #100]	; (4089bc <Reset_Handler+0xb4>)
  408958:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  40895c:	6093      	str	r3, [r2, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  40895e:	f3ef 8310 	mrs	r3, PRIMASK
static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
	volatile irqflags_t flags = cpu_irq_is_enabled();
  408962:	fab3 f383 	clz	r3, r3
  408966:	095b      	lsrs	r3, r3, #5
  408968:	9301      	str	r3, [sp, #4]
  __ASM volatile ("cpsid i" : : : "memory");
  40896a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40896c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  408970:	2200      	movs	r2, #0
  408972:	4b13      	ldr	r3, [pc, #76]	; (4089c0 <Reset_Handler+0xb8>)
  408974:	701a      	strb	r2, [r3, #0]
	return flags;
  408976:	9901      	ldr	r1, [sp, #4]
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
	REG_CPACR |=  (0xFu << 20);
  408978:	4a12      	ldr	r2, [pc, #72]	; (4089c4 <Reset_Handler+0xbc>)
  40897a:	6813      	ldr	r3, [r2, #0]
  40897c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  408980:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  408982:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  408986:	f3bf 8f6f 	isb	sy
	return (flags);
}

static inline void cpu_irq_restore(irqflags_t flags)
{
	if (cpu_irq_is_enabled_flags(flags))
  40898a:	b129      	cbz	r1, 408998 <Reset_Handler+0x90>
		cpu_irq_enable();
  40898c:	2201      	movs	r2, #1
  40898e:	4b0c      	ldr	r3, [pc, #48]	; (4089c0 <Reset_Handler+0xb8>)
  408990:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("dmb");
  408992:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  408996:	b662      	cpsie	i
        __libc_init_array();
  408998:	4b0b      	ldr	r3, [pc, #44]	; (4089c8 <Reset_Handler+0xc0>)
  40899a:	4798      	blx	r3
        main();
  40899c:	4b0b      	ldr	r3, [pc, #44]	; (4089cc <Reset_Handler+0xc4>)
  40899e:	4798      	blx	r3
  4089a0:	e7fe      	b.n	4089a0 <Reset_Handler+0x98>
  4089a2:	bf00      	nop
  4089a4:	20400000 	.word	0x20400000
  4089a8:	0041225c 	.word	0x0041225c
  4089ac:	20400a28 	.word	0x20400a28
  4089b0:	20410a58 	.word	0x20410a58
  4089b4:	20400a28 	.word	0x20400a28
  4089b8:	e000ed00 	.word	0xe000ed00
  4089bc:	00400000 	.word	0x00400000
  4089c0:	2040003c 	.word	0x2040003c
  4089c4:	e000ed88 	.word	0xe000ed88
  4089c8:	004098dd 	.word	0x004098dd
  4089cc:	0040972d 	.word	0x0040972d

004089d0 <SystemCoreClockUpdate>:
}

void SystemCoreClockUpdate( void )
{
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  4089d0:	4b3b      	ldr	r3, [pc, #236]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  4089d2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4089d4:	f003 0303 	and.w	r3, r3, #3
  4089d8:	2b01      	cmp	r3, #1
  4089da:	d01d      	beq.n	408a18 <SystemCoreClockUpdate+0x48>
  4089dc:	b183      	cbz	r3, 408a00 <SystemCoreClockUpdate+0x30>
  4089de:	2b02      	cmp	r3, #2
  4089e0:	d036      	beq.n	408a50 <SystemCoreClockUpdate+0x80>

    default:
    break;
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  4089e2:	4b37      	ldr	r3, [pc, #220]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  4089e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4089e6:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4089ea:	2b70      	cmp	r3, #112	; 0x70
  4089ec:	d05f      	beq.n	408aae <SystemCoreClockUpdate+0xde>
  {
    SystemCoreClock /= 3U;
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  4089ee:	4b34      	ldr	r3, [pc, #208]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  4089f0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  4089f2:	4934      	ldr	r1, [pc, #208]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  4089f4:	f3c2 1202 	ubfx	r2, r2, #4, #3
  4089f8:	680b      	ldr	r3, [r1, #0]
  4089fa:	40d3      	lsrs	r3, r2
  4089fc:	600b      	str	r3, [r1, #0]
  4089fe:	4770      	bx	lr
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  408a00:	4b31      	ldr	r3, [pc, #196]	; (408ac8 <SystemCoreClockUpdate+0xf8>)
  408a02:	695b      	ldr	r3, [r3, #20]
  408a04:	f013 0f80 	tst.w	r3, #128	; 0x80
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  408a08:	bf14      	ite	ne
  408a0a:	f44f 4200 	movne.w	r2, #32768	; 0x8000
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  408a0e:	f44f 42fa 	moveq.w	r2, #32000	; 0x7d00
  408a12:	4b2c      	ldr	r3, [pc, #176]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a14:	601a      	str	r2, [r3, #0]
  408a16:	e7e4      	b.n	4089e2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  408a18:	4b29      	ldr	r3, [pc, #164]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a1a:	6a1b      	ldr	r3, [r3, #32]
  408a1c:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  408a20:	d003      	beq.n	408a2a <SystemCoreClockUpdate+0x5a>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  408a22:	4a2a      	ldr	r2, [pc, #168]	; (408acc <SystemCoreClockUpdate+0xfc>)
  408a24:	4b27      	ldr	r3, [pc, #156]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a26:	601a      	str	r2, [r3, #0]
  408a28:	e7db      	b.n	4089e2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  408a2a:	4a29      	ldr	r2, [pc, #164]	; (408ad0 <SystemCoreClockUpdate+0x100>)
  408a2c:	4b25      	ldr	r3, [pc, #148]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a2e:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  408a30:	4b23      	ldr	r3, [pc, #140]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a32:	6a1b      	ldr	r3, [r3, #32]
  408a34:	f003 0370 	and.w	r3, r3, #112	; 0x70
  408a38:	2b10      	cmp	r3, #16
  408a3a:	d005      	beq.n	408a48 <SystemCoreClockUpdate+0x78>
  408a3c:	2b20      	cmp	r3, #32
  408a3e:	d1d0      	bne.n	4089e2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 3U;
  408a40:	4a22      	ldr	r2, [pc, #136]	; (408acc <SystemCoreClockUpdate+0xfc>)
  408a42:	4b20      	ldr	r3, [pc, #128]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a44:	601a      	str	r2, [r3, #0]
          break;
  408a46:	e7cc      	b.n	4089e2 <SystemCoreClockUpdate+0x12>
            SystemCoreClock *= 2U;
  408a48:	4a22      	ldr	r2, [pc, #136]	; (408ad4 <SystemCoreClockUpdate+0x104>)
  408a4a:	4b1e      	ldr	r3, [pc, #120]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a4c:	601a      	str	r2, [r3, #0]
          break;
  408a4e:	e7c8      	b.n	4089e2 <SystemCoreClockUpdate+0x12>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  408a50:	4b1b      	ldr	r3, [pc, #108]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a52:	6a1b      	ldr	r3, [r3, #32]
  408a54:	f013 7f80 	tst.w	r3, #16777216	; 0x1000000
  408a58:	d016      	beq.n	408a88 <SystemCoreClockUpdate+0xb8>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  408a5a:	4a1c      	ldr	r2, [pc, #112]	; (408acc <SystemCoreClockUpdate+0xfc>)
  408a5c:	4b19      	ldr	r3, [pc, #100]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a5e:	601a      	str	r2, [r3, #0]
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  408a60:	4b17      	ldr	r3, [pc, #92]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a62:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  408a64:	f003 0303 	and.w	r3, r3, #3
  408a68:	2b02      	cmp	r3, #2
  408a6a:	d1ba      	bne.n	4089e2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  408a6c:	4a14      	ldr	r2, [pc, #80]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a6e:	6a91      	ldr	r1, [r2, #40]	; 0x28
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  408a70:	6a92      	ldr	r2, [r2, #40]	; 0x28
  408a72:	4814      	ldr	r0, [pc, #80]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  408a74:	f3c1 410a 	ubfx	r1, r1, #16, #11
  408a78:	6803      	ldr	r3, [r0, #0]
  408a7a:	fb01 3303 	mla	r3, r1, r3, r3
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  408a7e:	b2d2      	uxtb	r2, r2
  408a80:	fbb3 f3f2 	udiv	r3, r3, r2
  408a84:	6003      	str	r3, [r0, #0]
  408a86:	e7ac      	b.n	4089e2 <SystemCoreClockUpdate+0x12>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  408a88:	4a11      	ldr	r2, [pc, #68]	; (408ad0 <SystemCoreClockUpdate+0x100>)
  408a8a:	4b0e      	ldr	r3, [pc, #56]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408a8c:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  408a8e:	4b0c      	ldr	r3, [pc, #48]	; (408ac0 <SystemCoreClockUpdate+0xf0>)
  408a90:	6a1b      	ldr	r3, [r3, #32]
  408a92:	f003 0370 	and.w	r3, r3, #112	; 0x70
  408a96:	2b10      	cmp	r3, #16
  408a98:	d005      	beq.n	408aa6 <SystemCoreClockUpdate+0xd6>
  408a9a:	2b20      	cmp	r3, #32
  408a9c:	d1e0      	bne.n	408a60 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 3U;
  408a9e:	4a0b      	ldr	r2, [pc, #44]	; (408acc <SystemCoreClockUpdate+0xfc>)
  408aa0:	4b08      	ldr	r3, [pc, #32]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408aa2:	601a      	str	r2, [r3, #0]
          break;
  408aa4:	e7dc      	b.n	408a60 <SystemCoreClockUpdate+0x90>
            SystemCoreClock *= 2U;
  408aa6:	4a0b      	ldr	r2, [pc, #44]	; (408ad4 <SystemCoreClockUpdate+0x104>)
  408aa8:	4b06      	ldr	r3, [pc, #24]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408aaa:	601a      	str	r2, [r3, #0]
          break;
  408aac:	e7d8      	b.n	408a60 <SystemCoreClockUpdate+0x90>
    SystemCoreClock /= 3U;
  408aae:	4a05      	ldr	r2, [pc, #20]	; (408ac4 <SystemCoreClockUpdate+0xf4>)
  408ab0:	6813      	ldr	r3, [r2, #0]
  408ab2:	4909      	ldr	r1, [pc, #36]	; (408ad8 <SystemCoreClockUpdate+0x108>)
  408ab4:	fba1 1303 	umull	r1, r3, r1, r3
  408ab8:	085b      	lsrs	r3, r3, #1
  408aba:	6013      	str	r3, [r2, #0]
  408abc:	4770      	bx	lr
  408abe:	bf00      	nop
  408ac0:	400e0600 	.word	0x400e0600
  408ac4:	20400040 	.word	0x20400040
  408ac8:	400e1810 	.word	0x400e1810
  408acc:	00b71b00 	.word	0x00b71b00
  408ad0:	003d0900 	.word	0x003d0900
  408ad4:	007a1200 	.word	0x007a1200
  408ad8:	aaaaaaab 	.word	0xaaaaaaab

00408adc <system_init_flash>:
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  408adc:	4b12      	ldr	r3, [pc, #72]	; (408b28 <system_init_flash+0x4c>)
  408ade:	4298      	cmp	r0, r3
  408ae0:	d911      	bls.n	408b06 <system_init_flash+0x2a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  }
  else
  {
    if (ul_clk < CHIP_FREQ_FWS_1)
  408ae2:	4b12      	ldr	r3, [pc, #72]	; (408b2c <system_init_flash+0x50>)
  408ae4:	4298      	cmp	r0, r3
  408ae6:	d913      	bls.n	408b10 <system_init_flash+0x34>
    {
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
    }
    else
    {
      if (ul_clk < CHIP_FREQ_FWS_2)
  408ae8:	4b11      	ldr	r3, [pc, #68]	; (408b30 <system_init_flash+0x54>)
  408aea:	4298      	cmp	r0, r3
  408aec:	d914      	bls.n	408b18 <system_init_flash+0x3c>
      {
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
      }
      else
      {
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  408aee:	4b11      	ldr	r3, [pc, #68]	; (408b34 <system_init_flash+0x58>)
  408af0:	4298      	cmp	r0, r3
  408af2:	d915      	bls.n	408b20 <system_init_flash+0x44>
        {
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
        }
        else
        {
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  408af4:	4b10      	ldr	r3, [pc, #64]	; (408b38 <system_init_flash+0x5c>)
  408af6:	4298      	cmp	r0, r3
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  408af8:	bf94      	ite	ls
  408afa:	f04f 2204 	movls.w	r2, #67109888	; 0x4000400
          }
          else
          {
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  408afe:	4a0f      	ldrhi	r2, [pc, #60]	; (408b3c <system_init_flash+0x60>)
  408b00:	4b0f      	ldr	r3, [pc, #60]	; (408b40 <system_init_flash+0x64>)
  408b02:	601a      	str	r2, [r3, #0]
  408b04:	4770      	bx	lr
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  408b06:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  408b0a:	4b0d      	ldr	r3, [pc, #52]	; (408b40 <system_init_flash+0x64>)
  408b0c:	601a      	str	r2, [r3, #0]
  408b0e:	4770      	bx	lr
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  408b10:	4a0c      	ldr	r2, [pc, #48]	; (408b44 <system_init_flash+0x68>)
  408b12:	4b0b      	ldr	r3, [pc, #44]	; (408b40 <system_init_flash+0x64>)
  408b14:	601a      	str	r2, [r3, #0]
  408b16:	4770      	bx	lr
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  408b18:	4a0b      	ldr	r2, [pc, #44]	; (408b48 <system_init_flash+0x6c>)
  408b1a:	4b09      	ldr	r3, [pc, #36]	; (408b40 <system_init_flash+0x64>)
  408b1c:	601a      	str	r2, [r3, #0]
  408b1e:	4770      	bx	lr
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  408b20:	4a0a      	ldr	r2, [pc, #40]	; (408b4c <system_init_flash+0x70>)
  408b22:	4b07      	ldr	r3, [pc, #28]	; (408b40 <system_init_flash+0x64>)
  408b24:	601a      	str	r2, [r3, #0]
  408b26:	4770      	bx	lr
  408b28:	01312cff 	.word	0x01312cff
  408b2c:	026259ff 	.word	0x026259ff
  408b30:	039386ff 	.word	0x039386ff
  408b34:	04c4b3ff 	.word	0x04c4b3ff
  408b38:	05f5e0ff 	.word	0x05f5e0ff
  408b3c:	04000500 	.word	0x04000500
  408b40:	400e0c00 	.word	0x400e0c00
  408b44:	04000100 	.word	0x04000100
  408b48:	04000200 	.word	0x04000200
  408b4c:	04000300 	.word	0x04000300

00408b50 <_sbrk>:
{
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;

	if (heap == NULL) {
  408b50:	4b0a      	ldr	r3, [pc, #40]	; (408b7c <_sbrk+0x2c>)
  408b52:	681b      	ldr	r3, [r3, #0]
  408b54:	b153      	cbz	r3, 408b6c <_sbrk+0x1c>
		heap = (unsigned char *)&_end;
	}
	prev_heap = heap;
  408b56:	4b09      	ldr	r3, [pc, #36]	; (408b7c <_sbrk+0x2c>)
  408b58:	681b      	ldr	r3, [r3, #0]

	if (((int)prev_heap + incr) > ramend) {
  408b5a:	181a      	adds	r2, r3, r0
  408b5c:	4908      	ldr	r1, [pc, #32]	; (408b80 <_sbrk+0x30>)
  408b5e:	4291      	cmp	r1, r2
  408b60:	db08      	blt.n	408b74 <_sbrk+0x24>
		return (caddr_t) -1;	
	}

	heap += incr;
  408b62:	4610      	mov	r0, r2
  408b64:	4a05      	ldr	r2, [pc, #20]	; (408b7c <_sbrk+0x2c>)
  408b66:	6010      	str	r0, [r2, #0]

	return (caddr_t) prev_heap;
  408b68:	4618      	mov	r0, r3
  408b6a:	4770      	bx	lr
		heap = (unsigned char *)&_end;
  408b6c:	4a05      	ldr	r2, [pc, #20]	; (408b84 <_sbrk+0x34>)
  408b6e:	4b03      	ldr	r3, [pc, #12]	; (408b7c <_sbrk+0x2c>)
  408b70:	601a      	str	r2, [r3, #0]
  408b72:	e7f0      	b.n	408b56 <_sbrk+0x6>
		return (caddr_t) -1;	
  408b74:	f04f 30ff 	mov.w	r0, #4294967295
}
  408b78:	4770      	bx	lr
  408b7a:	bf00      	nop
  408b7c:	2040c46c 	.word	0x2040c46c
  408b80:	2045fffc 	.word	0x2045fffc
  408b84:	20412c58 	.word	0x20412c58

00408b88 <_close>:
}

extern int _close(int file)
{
	return -1;
}
  408b88:	f04f 30ff 	mov.w	r0, #4294967295
  408b8c:	4770      	bx	lr

00408b8e <_fstat>:

extern int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
  408b8e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  408b92:	604b      	str	r3, [r1, #4]

	return 0;
}
  408b94:	2000      	movs	r0, #0
  408b96:	4770      	bx	lr

00408b98 <_isatty>:

extern int _isatty(int file)
{
	return 1;
}
  408b98:	2001      	movs	r0, #1
  408b9a:	4770      	bx	lr

00408b9c <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
	return 0;
}
  408b9c:	2000      	movs	r0, #0
  408b9e:	4770      	bx	lr

00408ba0 <task_maestro>:
	pio_set_output(LED_PIOSI, LED_PIN_MASKSI, estado, 0, 0 );
	pio_set_output(LED_PIODO2, LED_PIN_MASKDO2, estado, 0, 0 );
};

static void task_maestro()
{
  408ba0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	int delay = 0;
	for (;;) {
		if( xSemaphoreTake(xSemaphoreMusic, ( TickType_t ) 500) == pdTRUE ){
			for(int i = 0; i < N; i++){
  408ba4:	4e15      	ldr	r6, [pc, #84]	; (408bfc <task_maestro+0x5c>)
				int *atual = &music_matrix[i];
				if(xQueueMus != 0){
					xQueueSend(xQueueMus,atual,( TickType_t ) 0 ) ;
  408ba6:	f8df 9068 	ldr.w	r9, [pc, #104]	; 408c10 <task_maestro+0x70>
  408baa:	e012      	b.n	408bd2 <task_maestro+0x32>
				}
				vTaskDelay(300);
  408bac:	f44f 7096 	mov.w	r0, #300	; 0x12c
  408bb0:	47b8      	blx	r7
			for(int i = 0; i < N; i++){
  408bb2:	3401      	adds	r4, #1
  408bb4:	3554      	adds	r5, #84	; 0x54
  408bb6:	6833      	ldr	r3, [r6, #0]
  408bb8:	42a3      	cmp	r3, r4
  408bba:	dd08      	ble.n	408bce <task_maestro+0x2e>
				if(xQueueMus != 0){
  408bbc:	f8d8 0000 	ldr.w	r0, [r8]
  408bc0:	2800      	cmp	r0, #0
  408bc2:	d0f3      	beq.n	408bac <task_maestro+0xc>
					xQueueSend(xQueueMus,atual,( TickType_t ) 0 ) ;
  408bc4:	2300      	movs	r3, #0
  408bc6:	461a      	mov	r2, r3
  408bc8:	4629      	mov	r1, r5
  408bca:	47c8      	blx	r9
  408bcc:	e7ee      	b.n	408bac <task_maestro+0xc>
			}
			N = 0;
  408bce:	2300      	movs	r3, #0
  408bd0:	6033      	str	r3, [r6, #0]
		if( xSemaphoreTake(xSemaphoreMusic, ( TickType_t ) 500) == pdTRUE ){
  408bd2:	4f0b      	ldr	r7, [pc, #44]	; (408c00 <task_maestro+0x60>)
  408bd4:	2500      	movs	r5, #0
  408bd6:	4c0b      	ldr	r4, [pc, #44]	; (408c04 <task_maestro+0x64>)
  408bd8:	462b      	mov	r3, r5
  408bda:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
  408bde:	4629      	mov	r1, r5
  408be0:	6838      	ldr	r0, [r7, #0]
  408be2:	47a0      	blx	r4
  408be4:	2801      	cmp	r0, #1
  408be6:	d1f7      	bne.n	408bd8 <task_maestro+0x38>
			for(int i = 0; i < N; i++){
  408be8:	6833      	ldr	r3, [r6, #0]
  408bea:	2b00      	cmp	r3, #0
  408bec:	ddef      	ble.n	408bce <task_maestro+0x2e>
  408bee:	4d06      	ldr	r5, [pc, #24]	; (408c08 <task_maestro+0x68>)
  408bf0:	2400      	movs	r4, #0
				if(xQueueMus != 0){
  408bf2:	f8df 8020 	ldr.w	r8, [pc, #32]	; 408c14 <task_maestro+0x74>
				vTaskDelay(300);
  408bf6:	4f05      	ldr	r7, [pc, #20]	; (408c0c <task_maestro+0x6c>)
  408bf8:	e7e0      	b.n	408bbc <task_maestro+0x1c>
  408bfa:	bf00      	nop
  408bfc:	2040c470 	.word	0x2040c470
  408c00:	2040e944 	.word	0x2040e944
  408c04:	00403e5d 	.word	0x00403e5d
  408c08:	2040e948 	.word	0x2040e948
  408c0c:	00404685 	.word	0x00404685
  408c10:	00403b79 	.word	0x00403b79
  408c14:	20410a2c 	.word	0x20410a2c

00408c18 <resolve_cb>:
 * \param[in] hostIp Server IP.
 *
 * \return None.
 */
static void resolve_cb(uint8_t *hostName, uint32_t hostIp)
{
  408c18:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408c1c:	b082      	sub	sp, #8
	gu32HostIp = hostIp;
  408c1e:	4b0e      	ldr	r3, [pc, #56]	; (408c58 <resolve_cb+0x40>)
  408c20:	6019      	str	r1, [r3, #0]
	gbHostIpByName = true;
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  408c22:	b2cd      	uxtb	r5, r1
  408c24:	f3c1 2607 	ubfx	r6, r1, #8, #8
  408c28:	f3c1 4707 	ubfx	r7, r1, #16, #8
			(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),
			(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
  408c2c:	0e0c      	lsrs	r4, r1, #24
	printf("resolve_cb: %s IP address is %d.%d.%d.%d\r\n\r\n", hostName,
  408c2e:	9401      	str	r4, [sp, #4]
  408c30:	9700      	str	r7, [sp, #0]
  408c32:	4633      	mov	r3, r6
  408c34:	462a      	mov	r2, r5
  408c36:	4601      	mov	r1, r0
  408c38:	4808      	ldr	r0, [pc, #32]	; (408c5c <resolve_cb+0x44>)
  408c3a:	f8df 8030 	ldr.w	r8, [pc, #48]	; 408c6c <resolve_cb+0x54>
  408c3e:	47c0      	blx	r8
			
	sprintf(server_host_ip,"%d.%d.%d.%d",(int)IPV4_BYTE(hostIp, 0), (int)IPV4_BYTE(hostIp, 1),(int)IPV4_BYTE(hostIp, 2), (int)IPV4_BYTE(hostIp, 3));
  408c40:	9401      	str	r4, [sp, #4]
  408c42:	9700      	str	r7, [sp, #0]
  408c44:	4633      	mov	r3, r6
  408c46:	462a      	mov	r2, r5
  408c48:	4905      	ldr	r1, [pc, #20]	; (408c60 <resolve_cb+0x48>)
  408c4a:	4806      	ldr	r0, [pc, #24]	; (408c64 <resolve_cb+0x4c>)
  408c4c:	4c06      	ldr	r4, [pc, #24]	; (408c68 <resolve_cb+0x50>)
  408c4e:	47a0      	blx	r4
}
  408c50:	b002      	add	sp, #8
  408c52:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408c56:	bf00      	nop
  408c58:	2040ca18 	.word	0x2040ca18
  408c5c:	00411c14 	.word	0x00411c14
  408c60:	00411c44 	.word	0x00411c44
  408c64:	20410a18 	.word	0x20410a18
  408c68:	00409cc5 	.word	0x00409cc5
  408c6c:	0040992d 	.word	0x0040992d

00408c70 <socket_cb>:
 * \param[in] pvMsg A structure contains notification informations.
 *
 * \return None.
 */
static void socket_cb(SOCKET sock, uint8_t u8Msg, void *pvMsg)
{
  408c70:	b530      	push	{r4, r5, lr}
  408c72:	b0c1      	sub	sp, #260	; 0x104
  
	/* Check for socket event on TCP socket. */
	if (sock == tcp_client_socket) {
  408c74:	4b6d      	ldr	r3, [pc, #436]	; (408e2c <socket_cb+0x1bc>)
  408c76:	f993 5000 	ldrsb.w	r5, [r3]
  408c7a:	4285      	cmp	r5, r0
  408c7c:	d001      	beq.n	408c82 <socket_cb+0x12>

		default:
			break;
		}
	}
}
  408c7e:	b041      	add	sp, #260	; 0x104
  408c80:	bd30      	pop	{r4, r5, pc}
  408c82:	4614      	mov	r4, r2
		switch (u8Msg) {
  408c84:	2906      	cmp	r1, #6
  408c86:	d05a      	beq.n	408d3e <socket_cb+0xce>
  408c88:	2907      	cmp	r1, #7
  408c8a:	f000 808d 	beq.w	408da8 <socket_cb+0x138>
  408c8e:	2905      	cmp	r1, #5
  408c90:	d1f5      	bne.n	408c7e <socket_cb+0xe>
			printf("socket_msg_connect\n"); 
  408c92:	4867      	ldr	r0, [pc, #412]	; (408e30 <socket_cb+0x1c0>)
  408c94:	4b67      	ldr	r3, [pc, #412]	; (408e34 <socket_cb+0x1c4>)
  408c96:	4798      	blx	r3
			if (gbTcpConnection) {
  408c98:	4b67      	ldr	r3, [pc, #412]	; (408e38 <socket_cb+0x1c8>)
  408c9a:	781b      	ldrb	r3, [r3, #0]
  408c9c:	2b00      	cmp	r3, #0
  408c9e:	d0ee      	beq.n	408c7e <socket_cb+0xe>
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  408ca0:	f44f 62af 	mov.w	r2, #1400	; 0x578
  408ca4:	2100      	movs	r1, #0
  408ca6:	4865      	ldr	r0, [pc, #404]	; (408e3c <socket_cb+0x1cc>)
  408ca8:	4b65      	ldr	r3, [pc, #404]	; (408e40 <socket_cb+0x1d0>)
  408caa:	4798      	blx	r3
				if(!first_req_done){
  408cac:	4b65      	ldr	r3, [pc, #404]	; (408e44 <socket_cb+0x1d4>)
  408cae:	681b      	ldr	r3, [r3, #0]
  408cb0:	bb03      	cbnz	r3, 408cf4 <socket_cb+0x84>
					sprintf((char *)gau8ReceivedBuffer, "%s", "GET /deleteAll HTTP/1.1\r\nhost: embarcados-backend.herokuapp.com\r\nAccept: */*\r\n\r\n");
  408cb2:	2251      	movs	r2, #81	; 0x51
  408cb4:	4964      	ldr	r1, [pc, #400]	; (408e48 <socket_cb+0x1d8>)
  408cb6:	4861      	ldr	r0, [pc, #388]	; (408e3c <socket_cb+0x1cc>)
  408cb8:	4b64      	ldr	r3, [pc, #400]	; (408e4c <socket_cb+0x1dc>)
  408cba:	4798      	blx	r3
				if (pstrConnect && pstrConnect->s8Error >= SOCK_ERR_NO_ERROR) {
  408cbc:	2c00      	cmp	r4, #0
  408cbe:	d030      	beq.n	408d22 <socket_cb+0xb2>
  408cc0:	f994 3001 	ldrsb.w	r3, [r4, #1]
  408cc4:	2b00      	cmp	r3, #0
  408cc6:	db2c      	blt.n	408d22 <socket_cb+0xb2>
					printf("send \n");
  408cc8:	4861      	ldr	r0, [pc, #388]	; (408e50 <socket_cb+0x1e0>)
  408cca:	4b5a      	ldr	r3, [pc, #360]	; (408e34 <socket_cb+0x1c4>)
  408ccc:	4798      	blx	r3
					send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  408cce:	4c5b      	ldr	r4, [pc, #364]	; (408e3c <socket_cb+0x1cc>)
  408cd0:	4620      	mov	r0, r4
  408cd2:	4b60      	ldr	r3, [pc, #384]	; (408e54 <socket_cb+0x1e4>)
  408cd4:	4798      	blx	r3
  408cd6:	2300      	movs	r3, #0
  408cd8:	b282      	uxth	r2, r0
  408cda:	4621      	mov	r1, r4
  408cdc:	4853      	ldr	r0, [pc, #332]	; (408e2c <socket_cb+0x1bc>)
  408cde:	f990 0000 	ldrsb.w	r0, [r0]
  408ce2:	4c5d      	ldr	r4, [pc, #372]	; (408e58 <socket_cb+0x1e8>)
  408ce4:	47a0      	blx	r4
					if(first_req_done){
  408ce6:	4b57      	ldr	r3, [pc, #348]	; (408e44 <socket_cb+0x1d4>)
  408ce8:	681b      	ldr	r3, [r3, #0]
  408cea:	b94b      	cbnz	r3, 408d00 <socket_cb+0x90>
					first_req_done = 1;
  408cec:	2201      	movs	r2, #1
  408cee:	4b55      	ldr	r3, [pc, #340]	; (408e44 <socket_cb+0x1d4>)
  408cf0:	601a      	str	r2, [r3, #0]
  408cf2:	e7c4      	b.n	408c7e <socket_cb+0xe>
					sprintf((char *)gau8ReceivedBuffer, "%s", MAIN_PREFIX_BUFFER);
  408cf4:	2251      	movs	r2, #81	; 0x51
  408cf6:	4959      	ldr	r1, [pc, #356]	; (408e5c <socket_cb+0x1ec>)
  408cf8:	4850      	ldr	r0, [pc, #320]	; (408e3c <socket_cb+0x1cc>)
  408cfa:	4b54      	ldr	r3, [pc, #336]	; (408e4c <socket_cb+0x1dc>)
  408cfc:	4798      	blx	r3
  408cfe:	e7dd      	b.n	408cbc <socket_cb+0x4c>
						memset(gau8ReceivedBuffer, 0, MAIN_WIFI_M2M_BUFFER_SIZE);
  408d00:	4c4e      	ldr	r4, [pc, #312]	; (408e3c <socket_cb+0x1cc>)
  408d02:	f44f 65af 	mov.w	r5, #1400	; 0x578
  408d06:	462a      	mov	r2, r5
  408d08:	2100      	movs	r1, #0
  408d0a:	4620      	mov	r0, r4
  408d0c:	4b4c      	ldr	r3, [pc, #304]	; (408e40 <socket_cb+0x1d0>)
  408d0e:	4798      	blx	r3
						recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);	
  408d10:	2300      	movs	r3, #0
  408d12:	462a      	mov	r2, r5
  408d14:	4621      	mov	r1, r4
  408d16:	4845      	ldr	r0, [pc, #276]	; (408e2c <socket_cb+0x1bc>)
  408d18:	f990 0000 	ldrsb.w	r0, [r0]
  408d1c:	4c50      	ldr	r4, [pc, #320]	; (408e60 <socket_cb+0x1f0>)
  408d1e:	47a0      	blx	r4
  408d20:	e7e4      	b.n	408cec <socket_cb+0x7c>
					printf("socket_cb: connect error!\r\n");
  408d22:	4850      	ldr	r0, [pc, #320]	; (408e64 <socket_cb+0x1f4>)
  408d24:	4b43      	ldr	r3, [pc, #268]	; (408e34 <socket_cb+0x1c4>)
  408d26:	4798      	blx	r3
					gbTcpConnection = false;
  408d28:	2200      	movs	r2, #0
  408d2a:	4b43      	ldr	r3, [pc, #268]	; (408e38 <socket_cb+0x1c8>)
  408d2c:	701a      	strb	r2, [r3, #0]
					close(tcp_client_socket);
  408d2e:	4c3f      	ldr	r4, [pc, #252]	; (408e2c <socket_cb+0x1bc>)
  408d30:	f994 0000 	ldrsb.w	r0, [r4]
  408d34:	4b4c      	ldr	r3, [pc, #304]	; (408e68 <socket_cb+0x1f8>)
  408d36:	4798      	blx	r3
					tcp_client_socket = -1;
  408d38:	23ff      	movs	r3, #255	; 0xff
  408d3a:	7023      	strb	r3, [r4, #0]
  408d3c:	e79f      	b.n	408c7e <socket_cb+0xe>
			if (pstrRecv && pstrRecv->s16BufferSize > 0) {
  408d3e:	b342      	cbz	r2, 408d92 <socket_cb+0x122>
  408d40:	f9b2 3004 	ldrsh.w	r3, [r2, #4]
  408d44:	2b00      	cmp	r3, #0
  408d46:	dd24      	ble.n	408d92 <socket_cb+0x122>
        		char *result = strstr(pstrRecv->pu8Buffer, "musicName:");
  408d48:	4948      	ldr	r1, [pc, #288]	; (408e6c <socket_cb+0x1fc>)
  408d4a:	6810      	ldr	r0, [r2, #0]
  408d4c:	4b48      	ldr	r3, [pc, #288]	; (408e70 <socket_cb+0x200>)
  408d4e:	4798      	blx	r3
				if(result != NULL){
  408d50:	4604      	mov	r4, r0
  408d52:	2800      	cmp	r0, #0
  408d54:	d093      	beq.n	408c7e <socket_cb+0xe>
					memset(music_server,0,CHAR_SIZE);
  408d56:	22ff      	movs	r2, #255	; 0xff
  408d58:	2100      	movs	r1, #0
  408d5a:	4668      	mov	r0, sp
  408d5c:	4b38      	ldr	r3, [pc, #224]	; (408e40 <socket_cb+0x1d0>)
  408d5e:	4798      	blx	r3
					result += 10;
  408d60:	f104 020a 	add.w	r2, r4, #10
					while (*result != '"'){
  408d64:	7aa3      	ldrb	r3, [r4, #10]
  408d66:	2b22      	cmp	r3, #34	; 0x22
  408d68:	d007      	beq.n	408d7a <socket_cb+0x10a>
  408d6a:	f10d 31ff 	add.w	r1, sp, #4294967295
						music_server[i] = *result;
  408d6e:	f801 3f01 	strb.w	r3, [r1, #1]!
					while (*result != '"'){
  408d72:	f812 3f01 	ldrb.w	r3, [r2, #1]!
  408d76:	2b22      	cmp	r3, #34	; 0x22
  408d78:	d1f9      	bne.n	408d6e <socket_cb+0xfe>
					printf("NAME BEFORE: %s\r\n",music_server);
  408d7a:	4669      	mov	r1, sp
  408d7c:	483d      	ldr	r0, [pc, #244]	; (408e74 <socket_cb+0x204>)
  408d7e:	4b2d      	ldr	r3, [pc, #180]	; (408e34 <socket_cb+0x1c4>)
  408d80:	4798      	blx	r3
					xQueueSend( sdQueue, &music_server, NULL);
  408d82:	2300      	movs	r3, #0
  408d84:	461a      	mov	r2, r3
  408d86:	4669      	mov	r1, sp
  408d88:	483b      	ldr	r0, [pc, #236]	; (408e78 <socket_cb+0x208>)
  408d8a:	6800      	ldr	r0, [r0, #0]
  408d8c:	4c3b      	ldr	r4, [pc, #236]	; (408e7c <socket_cb+0x20c>)
  408d8e:	47a0      	blx	r4
  408d90:	e775      	b.n	408c7e <socket_cb+0xe>
				printf("socket_cb: recv error!\r\n");
  408d92:	483b      	ldr	r0, [pc, #236]	; (408e80 <socket_cb+0x210>)
  408d94:	4b27      	ldr	r3, [pc, #156]	; (408e34 <socket_cb+0x1c4>)
  408d96:	4798      	blx	r3
  				close(tcp_client_socket);
  408d98:	4c24      	ldr	r4, [pc, #144]	; (408e2c <socket_cb+0x1bc>)
  408d9a:	f994 0000 	ldrsb.w	r0, [r4]
  408d9e:	4b32      	ldr	r3, [pc, #200]	; (408e68 <socket_cb+0x1f8>)
  408da0:	4798      	blx	r3
  				tcp_client_socket = -1;
  408da2:	23ff      	movs	r3, #255	; 0xff
  408da4:	7023      	strb	r3, [r4, #0]
  408da6:	e76a      	b.n	408c7e <socket_cb+0xe>
			memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  408da8:	f44f 62af 	mov.w	r2, #1400	; 0x578
  408dac:	2100      	movs	r1, #0
  408dae:	4823      	ldr	r0, [pc, #140]	; (408e3c <socket_cb+0x1cc>)
  408db0:	4b23      	ldr	r3, [pc, #140]	; (408e40 <socket_cb+0x1d0>)
  408db2:	4798      	blx	r3
			if(QuantidadeMusica>0){
  408db4:	4b33      	ldr	r3, [pc, #204]	; (408e84 <socket_cb+0x214>)
  408db6:	681b      	ldr	r3, [r3, #0]
  408db8:	2b00      	cmp	r3, #0
  408dba:	dd17      	ble.n	408dec <socket_cb+0x17c>
				QuantidadeMusica--;
  408dbc:	3b01      	subs	r3, #1
  408dbe:	4a31      	ldr	r2, [pc, #196]	; (408e84 <socket_cb+0x214>)
  408dc0:	6013      	str	r3, [r2, #0]
				sprintf((char *)gau8ReceivedBuffer, "GET /new/%s HTTP/1.1\r\nhost: embarcados-backend.herokuapp.com\r\nAccept: */*\r\n\r\n", musicastxt[QuantidadeMusica]);
  408dc2:	ebc3 2303 	rsb	r3, r3, r3, lsl #8
  408dc6:	4c1d      	ldr	r4, [pc, #116]	; (408e3c <socket_cb+0x1cc>)
  408dc8:	4a2f      	ldr	r2, [pc, #188]	; (408e88 <socket_cb+0x218>)
  408dca:	441a      	add	r2, r3
  408dcc:	492f      	ldr	r1, [pc, #188]	; (408e8c <socket_cb+0x21c>)
  408dce:	4620      	mov	r0, r4
  408dd0:	4b2f      	ldr	r3, [pc, #188]	; (408e90 <socket_cb+0x220>)
  408dd2:	4798      	blx	r3
				send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  408dd4:	4620      	mov	r0, r4
  408dd6:	4b1f      	ldr	r3, [pc, #124]	; (408e54 <socket_cb+0x1e4>)
  408dd8:	4798      	blx	r3
  408dda:	2300      	movs	r3, #0
  408ddc:	b282      	uxth	r2, r0
  408dde:	4621      	mov	r1, r4
  408de0:	4812      	ldr	r0, [pc, #72]	; (408e2c <socket_cb+0x1bc>)
  408de2:	f990 0000 	ldrsb.w	r0, [r0]
  408de6:	4c1c      	ldr	r4, [pc, #112]	; (408e58 <socket_cb+0x1e8>)
  408de8:	47a0      	blx	r4
  408dea:	e748      	b.n	408c7e <socket_cb+0xe>
				sprintf((char *)gau8ReceivedBuffer, "%s", MAIN_PREFIX_BUFFER);
  408dec:	4c13      	ldr	r4, [pc, #76]	; (408e3c <socket_cb+0x1cc>)
  408dee:	2251      	movs	r2, #81	; 0x51
  408df0:	491a      	ldr	r1, [pc, #104]	; (408e5c <socket_cb+0x1ec>)
  408df2:	4620      	mov	r0, r4
  408df4:	4b15      	ldr	r3, [pc, #84]	; (408e4c <socket_cb+0x1dc>)
  408df6:	4798      	blx	r3
				send(tcp_client_socket, gau8ReceivedBuffer, strlen((char *)gau8ReceivedBuffer), 0);
  408df8:	4620      	mov	r0, r4
  408dfa:	4b16      	ldr	r3, [pc, #88]	; (408e54 <socket_cb+0x1e4>)
  408dfc:	4798      	blx	r3
  408dfe:	2300      	movs	r3, #0
  408e00:	b282      	uxth	r2, r0
  408e02:	4621      	mov	r1, r4
  408e04:	4628      	mov	r0, r5
  408e06:	4d14      	ldr	r5, [pc, #80]	; (408e58 <socket_cb+0x1e8>)
  408e08:	47a8      	blx	r5
				memset(gau8ReceivedBuffer, 0, sizeof(gau8ReceivedBuffer));
  408e0a:	f44f 65af 	mov.w	r5, #1400	; 0x578
  408e0e:	462a      	mov	r2, r5
  408e10:	2100      	movs	r1, #0
  408e12:	4620      	mov	r0, r4
  408e14:	4b0a      	ldr	r3, [pc, #40]	; (408e40 <socket_cb+0x1d0>)
  408e16:	4798      	blx	r3
				recv(tcp_client_socket, &gau8ReceivedBuffer[0], MAIN_WIFI_M2M_BUFFER_SIZE, 0);
  408e18:	2300      	movs	r3, #0
  408e1a:	462a      	mov	r2, r5
  408e1c:	4621      	mov	r1, r4
  408e1e:	4803      	ldr	r0, [pc, #12]	; (408e2c <socket_cb+0x1bc>)
  408e20:	f990 0000 	ldrsb.w	r0, [r0]
  408e24:	4c0e      	ldr	r4, [pc, #56]	; (408e60 <socket_cb+0x1f0>)
  408e26:	47a0      	blx	r4
}
  408e28:	e729      	b.n	408c7e <socket_cb+0xe>
  408e2a:	bf00      	nop
  408e2c:	20400074 	.word	0x20400074
  408e30:	00411c50 	.word	0x00411c50
  408e34:	0040992d 	.word	0x0040992d
  408e38:	2040ca14 	.word	0x2040ca14
  408e3c:	2040c49c 	.word	0x2040c49c
  408e40:	00409a89 	.word	0x00409a89
  408e44:	2040c478 	.word	0x2040c478
  408e48:	00411c64 	.word	0x00411c64
  408e4c:	00409955 	.word	0x00409955
  408e50:	00411d0c 	.word	0x00411d0c
  408e54:	0040a0c1 	.word	0x0040a0c1
  408e58:	00407945 	.word	0x00407945
  408e5c:	00411cb8 	.word	0x00411cb8
  408e60:	004079e1 	.word	0x004079e1
  408e64:	00411d14 	.word	0x00411d14
  408e68:	00407a81 	.word	0x00407a81
  408e6c:	00411d30 	.word	0x00411d30
  408e70:	0040a44d 	.word	0x0040a44d
  408e74:	00411d3c 	.word	0x00411d3c
  408e78:	20410a28 	.word	0x20410a28
  408e7c:	00403b79 	.word	0x00403b79
  408e80:	00411d50 	.word	0x00411d50
  408e84:	2040c474 	.word	0x2040c474
  408e88:	2040cb60 	.word	0x2040cb60
  408e8c:	00411d6c 	.word	0x00411d6c
  408e90:	00409cc5 	.word	0x00409cc5

00408e94 <wifi_cb>:
 * \param[in] pvMsg A pointer to a buffer containing the notification parameters.
 *
 * \return None.
 */
static void wifi_cb(uint8_t u8MsgType, void *pvMsg)
{
  408e94:	b510      	push	{r4, lr}
  408e96:	b082      	sub	sp, #8
	switch (u8MsgType) {
  408e98:	282c      	cmp	r0, #44	; 0x2c
  408e9a:	d003      	beq.n	408ea4 <wifi_cb+0x10>
  408e9c:	2832      	cmp	r0, #50	; 0x32
  408e9e:	d013      	beq.n	408ec8 <wifi_cb+0x34>
	default:
	{
		break;
	}
	}
}
  408ea0:	b002      	add	sp, #8
  408ea2:	bd10      	pop	{r4, pc}
		if (pstrWifiState->u8CurrState == M2M_WIFI_CONNECTED) {
  408ea4:	780b      	ldrb	r3, [r1, #0]
  408ea6:	2b01      	cmp	r3, #1
  408ea8:	d008      	beq.n	408ebc <wifi_cb+0x28>
		} else if (pstrWifiState->u8CurrState == M2M_WIFI_DISCONNECTED) {
  408eaa:	2b00      	cmp	r3, #0
  408eac:	d1f8      	bne.n	408ea0 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_DISCONNECTED\r\n");
  408eae:	480e      	ldr	r0, [pc, #56]	; (408ee8 <wifi_cb+0x54>)
  408eb0:	4b0e      	ldr	r3, [pc, #56]	; (408eec <wifi_cb+0x58>)
  408eb2:	4798      	blx	r3
 			wifi_connected = 0;
  408eb4:	2200      	movs	r2, #0
  408eb6:	4b0e      	ldr	r3, [pc, #56]	; (408ef0 <wifi_cb+0x5c>)
  408eb8:	701a      	strb	r2, [r3, #0]
  408eba:	e7f1      	b.n	408ea0 <wifi_cb+0xc>
			printf("wifi_cb: M2M_WIFI_CONNECTED\r\n");
  408ebc:	480d      	ldr	r0, [pc, #52]	; (408ef4 <wifi_cb+0x60>)
  408ebe:	4b0b      	ldr	r3, [pc, #44]	; (408eec <wifi_cb+0x58>)
  408ec0:	4798      	blx	r3
			m2m_wifi_request_dhcp_client();
  408ec2:	4b0d      	ldr	r3, [pc, #52]	; (408ef8 <wifi_cb+0x64>)
  408ec4:	4798      	blx	r3
  408ec6:	e7eb      	b.n	408ea0 <wifi_cb+0xc>
		printf("wifi_cb: IP address is %u.%u.%u.%u\r\n",
  408ec8:	788b      	ldrb	r3, [r1, #2]
  408eca:	784a      	ldrb	r2, [r1, #1]
  408ecc:	7808      	ldrb	r0, [r1, #0]
  408ece:	78c9      	ldrb	r1, [r1, #3]
  408ed0:	9100      	str	r1, [sp, #0]
  408ed2:	4601      	mov	r1, r0
  408ed4:	4809      	ldr	r0, [pc, #36]	; (408efc <wifi_cb+0x68>)
  408ed6:	4c05      	ldr	r4, [pc, #20]	; (408eec <wifi_cb+0x58>)
  408ed8:	47a0      	blx	r4
		wifi_connected = M2M_WIFI_CONNECTED;
  408eda:	2201      	movs	r2, #1
  408edc:	4b04      	ldr	r3, [pc, #16]	; (408ef0 <wifi_cb+0x5c>)
  408ede:	701a      	strb	r2, [r3, #0]
		gethostbyname((uint8_t *)server_host_name);
  408ee0:	4807      	ldr	r0, [pc, #28]	; (408f00 <wifi_cb+0x6c>)
  408ee2:	4b08      	ldr	r3, [pc, #32]	; (408f04 <wifi_cb+0x70>)
  408ee4:	4798      	blx	r3
}
  408ee6:	e7db      	b.n	408ea0 <wifi_cb+0xc>
  408ee8:	00411f38 	.word	0x00411f38
  408eec:	0040992d 	.word	0x0040992d
  408ef0:	2040ca1c 	.word	0x2040ca1c
  408ef4:	00411f18 	.word	0x00411f18
  408ef8:	00406341 	.word	0x00406341
  408efc:	00411f5c 	.word	0x00411f5c
  408f00:	2040004c 	.word	0x2040004c
  408f04:	00407b01 	.word	0x00407b01

00408f08 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  408f08:	b5f0      	push	{r4, r5, r6, r7, lr}
  408f0a:	b083      	sub	sp, #12
  408f0c:	4605      	mov	r5, r0
  408f0e:	460c      	mov	r4, r1
	uint32_t val = 0;
  408f10:	2300      	movs	r3, #0
  408f12:	9301      	str	r3, [sp, #4]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  408f14:	4b2a      	ldr	r3, [pc, #168]	; (408fc0 <usart_serial_getchar+0xb8>)
  408f16:	4298      	cmp	r0, r3
  408f18:	d013      	beq.n	408f42 <usart_serial_getchar+0x3a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  408f1a:	4b2a      	ldr	r3, [pc, #168]	; (408fc4 <usart_serial_getchar+0xbc>)
  408f1c:	4298      	cmp	r0, r3
  408f1e:	d018      	beq.n	408f52 <usart_serial_getchar+0x4a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  408f20:	4b29      	ldr	r3, [pc, #164]	; (408fc8 <usart_serial_getchar+0xc0>)
  408f22:	4298      	cmp	r0, r3
  408f24:	d01d      	beq.n	408f62 <usart_serial_getchar+0x5a>
		while (uart_read((Uart*)p_usart, data));
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  408f26:	4b29      	ldr	r3, [pc, #164]	; (408fcc <usart_serial_getchar+0xc4>)
  408f28:	429d      	cmp	r5, r3
  408f2a:	d022      	beq.n	408f72 <usart_serial_getchar+0x6a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  408f2c:	4b28      	ldr	r3, [pc, #160]	; (408fd0 <usart_serial_getchar+0xc8>)
  408f2e:	429d      	cmp	r5, r3
  408f30:	d027      	beq.n	408f82 <usart_serial_getchar+0x7a>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  408f32:	4b28      	ldr	r3, [pc, #160]	; (408fd4 <usart_serial_getchar+0xcc>)
  408f34:	429d      	cmp	r5, r3
  408f36:	d02e      	beq.n	408f96 <usart_serial_getchar+0x8e>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  408f38:	4b27      	ldr	r3, [pc, #156]	; (408fd8 <usart_serial_getchar+0xd0>)
  408f3a:	429d      	cmp	r5, r3
  408f3c:	d035      	beq.n	408faa <usart_serial_getchar+0xa2>
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  408f3e:	b003      	add	sp, #12
  408f40:	bdf0      	pop	{r4, r5, r6, r7, pc}
		while (uart_read((Uart*)p_usart, data));
  408f42:	461f      	mov	r7, r3
  408f44:	4e25      	ldr	r6, [pc, #148]	; (408fdc <usart_serial_getchar+0xd4>)
  408f46:	4621      	mov	r1, r4
  408f48:	4638      	mov	r0, r7
  408f4a:	47b0      	blx	r6
  408f4c:	2800      	cmp	r0, #0
  408f4e:	d1fa      	bne.n	408f46 <usart_serial_getchar+0x3e>
  408f50:	e7e9      	b.n	408f26 <usart_serial_getchar+0x1e>
		while (uart_read((Uart*)p_usart, data));
  408f52:	461f      	mov	r7, r3
  408f54:	4e21      	ldr	r6, [pc, #132]	; (408fdc <usart_serial_getchar+0xd4>)
  408f56:	4621      	mov	r1, r4
  408f58:	4638      	mov	r0, r7
  408f5a:	47b0      	blx	r6
  408f5c:	2800      	cmp	r0, #0
  408f5e:	d1fa      	bne.n	408f56 <usart_serial_getchar+0x4e>
  408f60:	e7e4      	b.n	408f2c <usart_serial_getchar+0x24>
		while (uart_read((Uart*)p_usart, data));
  408f62:	461f      	mov	r7, r3
  408f64:	4e1d      	ldr	r6, [pc, #116]	; (408fdc <usart_serial_getchar+0xd4>)
  408f66:	4621      	mov	r1, r4
  408f68:	4638      	mov	r0, r7
  408f6a:	47b0      	blx	r6
  408f6c:	2800      	cmp	r0, #0
  408f6e:	d1fa      	bne.n	408f66 <usart_serial_getchar+0x5e>
  408f70:	e7df      	b.n	408f32 <usart_serial_getchar+0x2a>
		while (uart_read((Uart*)p_usart, data));
  408f72:	461f      	mov	r7, r3
  408f74:	4e19      	ldr	r6, [pc, #100]	; (408fdc <usart_serial_getchar+0xd4>)
  408f76:	4621      	mov	r1, r4
  408f78:	4638      	mov	r0, r7
  408f7a:	47b0      	blx	r6
  408f7c:	2800      	cmp	r0, #0
  408f7e:	d1fa      	bne.n	408f76 <usart_serial_getchar+0x6e>
  408f80:	e7da      	b.n	408f38 <usart_serial_getchar+0x30>
		while (usart_read(p_usart, &val));
  408f82:	461e      	mov	r6, r3
  408f84:	4d16      	ldr	r5, [pc, #88]	; (408fe0 <usart_serial_getchar+0xd8>)
  408f86:	a901      	add	r1, sp, #4
  408f88:	4630      	mov	r0, r6
  408f8a:	47a8      	blx	r5
  408f8c:	2800      	cmp	r0, #0
  408f8e:	d1fa      	bne.n	408f86 <usart_serial_getchar+0x7e>
		*data = (uint8_t)(val & 0xFF);
  408f90:	9b01      	ldr	r3, [sp, #4]
  408f92:	7023      	strb	r3, [r4, #0]
  408f94:	e7d3      	b.n	408f3e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  408f96:	461e      	mov	r6, r3
  408f98:	4d11      	ldr	r5, [pc, #68]	; (408fe0 <usart_serial_getchar+0xd8>)
  408f9a:	a901      	add	r1, sp, #4
  408f9c:	4630      	mov	r0, r6
  408f9e:	47a8      	blx	r5
  408fa0:	2800      	cmp	r0, #0
  408fa2:	d1fa      	bne.n	408f9a <usart_serial_getchar+0x92>
		*data = (uint8_t)(val & 0xFF);
  408fa4:	9b01      	ldr	r3, [sp, #4]
  408fa6:	7023      	strb	r3, [r4, #0]
  408fa8:	e7c9      	b.n	408f3e <usart_serial_getchar+0x36>
		while (usart_read(p_usart, &val));
  408faa:	461e      	mov	r6, r3
  408fac:	4d0c      	ldr	r5, [pc, #48]	; (408fe0 <usart_serial_getchar+0xd8>)
  408fae:	a901      	add	r1, sp, #4
  408fb0:	4630      	mov	r0, r6
  408fb2:	47a8      	blx	r5
  408fb4:	2800      	cmp	r0, #0
  408fb6:	d1fa      	bne.n	408fae <usart_serial_getchar+0xa6>
		*data = (uint8_t)(val & 0xFF);
  408fb8:	9b01      	ldr	r3, [sp, #4]
  408fba:	7023      	strb	r3, [r4, #0]
}
  408fbc:	e7bf      	b.n	408f3e <usart_serial_getchar+0x36>
  408fbe:	bf00      	nop
  408fc0:	400e0800 	.word	0x400e0800
  408fc4:	400e0a00 	.word	0x400e0a00
  408fc8:	400e1a00 	.word	0x400e1a00
  408fcc:	400e1c00 	.word	0x400e1c00
  408fd0:	40024000 	.word	0x40024000
  408fd4:	40028000 	.word	0x40028000
  408fd8:	4002c000 	.word	0x4002c000
  408fdc:	004087e1 	.word	0x004087e1
  408fe0:	004088ef 	.word	0x004088ef

00408fe4 <usart_serial_putchar>:
{
  408fe4:	b570      	push	{r4, r5, r6, lr}
  408fe6:	460c      	mov	r4, r1
	if (UART0 == (Uart*)p_usart) {
  408fe8:	4b2a      	ldr	r3, [pc, #168]	; (409094 <usart_serial_putchar+0xb0>)
  408fea:	4298      	cmp	r0, r3
  408fec:	d013      	beq.n	409016 <usart_serial_putchar+0x32>
	if (UART1 == (Uart*)p_usart) {
  408fee:	4b2a      	ldr	r3, [pc, #168]	; (409098 <usart_serial_putchar+0xb4>)
  408ff0:	4298      	cmp	r0, r3
  408ff2:	d019      	beq.n	409028 <usart_serial_putchar+0x44>
	if (UART2 == (Uart*)p_usart) {
  408ff4:	4b29      	ldr	r3, [pc, #164]	; (40909c <usart_serial_putchar+0xb8>)
  408ff6:	4298      	cmp	r0, r3
  408ff8:	d01f      	beq.n	40903a <usart_serial_putchar+0x56>
	if (UART3 == (Uart*)p_usart) {
  408ffa:	4b29      	ldr	r3, [pc, #164]	; (4090a0 <usart_serial_putchar+0xbc>)
  408ffc:	4298      	cmp	r0, r3
  408ffe:	d025      	beq.n	40904c <usart_serial_putchar+0x68>
	if (USART0 == p_usart) {
  409000:	4b28      	ldr	r3, [pc, #160]	; (4090a4 <usart_serial_putchar+0xc0>)
  409002:	4298      	cmp	r0, r3
  409004:	d02b      	beq.n	40905e <usart_serial_putchar+0x7a>
	if (USART1 == p_usart) {
  409006:	4b28      	ldr	r3, [pc, #160]	; (4090a8 <usart_serial_putchar+0xc4>)
  409008:	4298      	cmp	r0, r3
  40900a:	d031      	beq.n	409070 <usart_serial_putchar+0x8c>
	if (USART2 == p_usart) {
  40900c:	4b27      	ldr	r3, [pc, #156]	; (4090ac <usart_serial_putchar+0xc8>)
  40900e:	4298      	cmp	r0, r3
  409010:	d037      	beq.n	409082 <usart_serial_putchar+0x9e>
	return 0;
  409012:	2000      	movs	r0, #0
}
  409014:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  409016:	461e      	mov	r6, r3
  409018:	4d25      	ldr	r5, [pc, #148]	; (4090b0 <usart_serial_putchar+0xcc>)
  40901a:	4621      	mov	r1, r4
  40901c:	4630      	mov	r0, r6
  40901e:	47a8      	blx	r5
  409020:	2800      	cmp	r0, #0
  409022:	d1fa      	bne.n	40901a <usart_serial_putchar+0x36>
		return 1;
  409024:	2001      	movs	r0, #1
  409026:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  409028:	461e      	mov	r6, r3
  40902a:	4d21      	ldr	r5, [pc, #132]	; (4090b0 <usart_serial_putchar+0xcc>)
  40902c:	4621      	mov	r1, r4
  40902e:	4630      	mov	r0, r6
  409030:	47a8      	blx	r5
  409032:	2800      	cmp	r0, #0
  409034:	d1fa      	bne.n	40902c <usart_serial_putchar+0x48>
		return 1;
  409036:	2001      	movs	r0, #1
  409038:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40903a:	461e      	mov	r6, r3
  40903c:	4d1c      	ldr	r5, [pc, #112]	; (4090b0 <usart_serial_putchar+0xcc>)
  40903e:	4621      	mov	r1, r4
  409040:	4630      	mov	r0, r6
  409042:	47a8      	blx	r5
  409044:	2800      	cmp	r0, #0
  409046:	d1fa      	bne.n	40903e <usart_serial_putchar+0x5a>
		return 1;
  409048:	2001      	movs	r0, #1
  40904a:	bd70      	pop	{r4, r5, r6, pc}
		while (uart_write((Uart*)p_usart, c)!=0);
  40904c:	461e      	mov	r6, r3
  40904e:	4d18      	ldr	r5, [pc, #96]	; (4090b0 <usart_serial_putchar+0xcc>)
  409050:	4621      	mov	r1, r4
  409052:	4630      	mov	r0, r6
  409054:	47a8      	blx	r5
  409056:	2800      	cmp	r0, #0
  409058:	d1fa      	bne.n	409050 <usart_serial_putchar+0x6c>
		return 1;
  40905a:	2001      	movs	r0, #1
  40905c:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  40905e:	461e      	mov	r6, r3
  409060:	4d14      	ldr	r5, [pc, #80]	; (4090b4 <usart_serial_putchar+0xd0>)
  409062:	4621      	mov	r1, r4
  409064:	4630      	mov	r0, r6
  409066:	47a8      	blx	r5
  409068:	2800      	cmp	r0, #0
  40906a:	d1fa      	bne.n	409062 <usart_serial_putchar+0x7e>
		return 1;
  40906c:	2001      	movs	r0, #1
  40906e:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  409070:	461e      	mov	r6, r3
  409072:	4d10      	ldr	r5, [pc, #64]	; (4090b4 <usart_serial_putchar+0xd0>)
  409074:	4621      	mov	r1, r4
  409076:	4630      	mov	r0, r6
  409078:	47a8      	blx	r5
  40907a:	2800      	cmp	r0, #0
  40907c:	d1fa      	bne.n	409074 <usart_serial_putchar+0x90>
		return 1;
  40907e:	2001      	movs	r0, #1
  409080:	bd70      	pop	{r4, r5, r6, pc}
		while (usart_write(p_usart, c)!=0);
  409082:	461e      	mov	r6, r3
  409084:	4d0b      	ldr	r5, [pc, #44]	; (4090b4 <usart_serial_putchar+0xd0>)
  409086:	4621      	mov	r1, r4
  409088:	4630      	mov	r0, r6
  40908a:	47a8      	blx	r5
  40908c:	2800      	cmp	r0, #0
  40908e:	d1fa      	bne.n	409086 <usart_serial_putchar+0xa2>
		return 1;
  409090:	2001      	movs	r0, #1
  409092:	bd70      	pop	{r4, r5, r6, pc}
  409094:	400e0800 	.word	0x400e0800
  409098:	400e0a00 	.word	0x400e0a00
  40909c:	400e1a00 	.word	0x400e1a00
  4090a0:	400e1c00 	.word	0x400e1c00
  4090a4:	40024000 	.word	0x40024000
  4090a8:	40028000 	.word	0x40028000
  4090ac:	4002c000 	.word	0x4002c000
  4090b0:	004087cf 	.word	0x004087cf
  4090b4:	004088d9 	.word	0x004088d9

004090b8 <vApplicationStackOverflowHook>:
{
  4090b8:	b508      	push	{r3, lr}
	printf("stack overflow %x %s\r\n", pxTask, (portCHAR *)pcTaskName);
  4090ba:	460a      	mov	r2, r1
  4090bc:	4601      	mov	r1, r0
  4090be:	4802      	ldr	r0, [pc, #8]	; (4090c8 <vApplicationStackOverflowHook+0x10>)
  4090c0:	4b02      	ldr	r3, [pc, #8]	; (4090cc <vApplicationStackOverflowHook+0x14>)
  4090c2:	4798      	blx	r3
  4090c4:	e7fe      	b.n	4090c4 <vApplicationStackOverflowHook+0xc>
  4090c6:	bf00      	nop
  4090c8:	00411f00 	.word	0x00411f00
  4090cc:	0040992d 	.word	0x0040992d

004090d0 <vApplicationTickHook>:
{
  4090d0:	4770      	bx	lr

004090d2 <vApplicationMallocFailedHook>:
  4090d2:	f04f 0380 	mov.w	r3, #128	; 0x80
  4090d6:	b672      	cpsid	i
  4090d8:	f383 8811 	msr	BASEPRI, r3
  4090dc:	f3bf 8f6f 	isb	sy
  4090e0:	f3bf 8f4f 	dsb	sy
  4090e4:	b662      	cpsie	i
  4090e6:	e7fe      	b.n	4090e6 <vApplicationMallocFailedHook+0x14>

004090e8 <LED_init>:
void LED_init(int estado){
  4090e8:	b5f0      	push	{r4, r5, r6, r7, lr}
  4090ea:	b083      	sub	sp, #12
  4090ec:	4606      	mov	r6, r0
	pmc_enable_periph_clk(LED_PIO_IDB);
  4090ee:	200c      	movs	r0, #12
  4090f0:	4c26      	ldr	r4, [pc, #152]	; (40918c <LED_init+0xa4>)
  4090f2:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDY);
  4090f4:	200a      	movs	r0, #10
  4090f6:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDR);
  4090f8:	200a      	movs	r0, #10
  4090fa:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDG);
  4090fc:	2010      	movs	r0, #16
  4090fe:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDW);
  409100:	2010      	movs	r0, #16
  409102:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDDO2);
  409104:	2010      	movs	r0, #16
  409106:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDLA);
  409108:	2010      	movs	r0, #16
  40910a:	47a0      	blx	r4
	pmc_enable_periph_clk(LED_PIO_IDSI);
  40910c:	2010      	movs	r0, #16
  40910e:	47a0      	blx	r4
	pio_set_output(LED_PIOB, LED_PIN_MASKB, estado, 0, 0 );
  409110:	2400      	movs	r4, #0
  409112:	9400      	str	r4, [sp, #0]
  409114:	4623      	mov	r3, r4
  409116:	4632      	mov	r2, r6
  409118:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  40911c:	481c      	ldr	r0, [pc, #112]	; (409190 <LED_init+0xa8>)
  40911e:	4d1d      	ldr	r5, [pc, #116]	; (409194 <LED_init+0xac>)
  409120:	47a8      	blx	r5
	pio_set_output(LED_PIOY, LED_PIN_MASKY, estado, 0, 0 );
  409122:	4f1d      	ldr	r7, [pc, #116]	; (409198 <LED_init+0xb0>)
  409124:	9400      	str	r4, [sp, #0]
  409126:	4623      	mov	r3, r4
  409128:	4632      	mov	r2, r6
  40912a:	2110      	movs	r1, #16
  40912c:	4638      	mov	r0, r7
  40912e:	47a8      	blx	r5
	pio_set_output(LED_PIOR, LED_PIN_MASKR, estado, 0, 0 );
  409130:	9400      	str	r4, [sp, #0]
  409132:	4623      	mov	r3, r4
  409134:	4632      	mov	r2, r6
  409136:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
  40913a:	4638      	mov	r0, r7
  40913c:	47a8      	blx	r5
	pio_set_output(LED_PIOG, LED_PIN_MASKG, estado, 0, 0 );
  40913e:	f507 67c0 	add.w	r7, r7, #1536	; 0x600
  409142:	9400      	str	r4, [sp, #0]
  409144:	4623      	mov	r3, r4
  409146:	4632      	mov	r2, r6
  409148:	f04f 6180 	mov.w	r1, #67108864	; 0x4000000
  40914c:	4638      	mov	r0, r7
  40914e:	47a8      	blx	r5
	pio_set_output(LED_PIOW, LED_PIN_MASKW, estado, 0, 0 );
  409150:	9400      	str	r4, [sp, #0]
  409152:	4623      	mov	r3, r4
  409154:	4632      	mov	r2, r6
  409156:	f44f 6100 	mov.w	r1, #2048	; 0x800
  40915a:	4638      	mov	r0, r7
  40915c:	47a8      	blx	r5
	pio_set_output(LED_PIOLA, LED_PIN_MASKLA, estado, 0, 0 );
  40915e:	9400      	str	r4, [sp, #0]
  409160:	4623      	mov	r3, r4
  409162:	4632      	mov	r2, r6
  409164:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  409168:	4638      	mov	r0, r7
  40916a:	47a8      	blx	r5
	pio_set_output(LED_PIOSI, LED_PIN_MASKSI, estado, 0, 0 );
  40916c:	9400      	str	r4, [sp, #0]
  40916e:	4623      	mov	r3, r4
  409170:	4632      	mov	r2, r6
  409172:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  409176:	4638      	mov	r0, r7
  409178:	47a8      	blx	r5
	pio_set_output(LED_PIODO2, LED_PIN_MASKDO2, estado, 0, 0 );
  40917a:	9400      	str	r4, [sp, #0]
  40917c:	4623      	mov	r3, r4
  40917e:	4632      	mov	r2, r6
  409180:	f44f 2180 	mov.w	r1, #262144	; 0x40000
  409184:	4638      	mov	r0, r7
  409186:	47a8      	blx	r5
};
  409188:	b003      	add	sp, #12
  40918a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40918c:	00408629 	.word	0x00408629
  409190:	400e1200 	.word	0x400e1200
  409194:	004081c7 	.word	0x004081c7
  409198:	400e0e00 	.word	0x400e0e00

0040919c <TOCA_NOTA>:
void TOCA_NOTA(int estado, int p_pio, const uint32_t ul_mask ){
  40919c:	b508      	push	{r3, lr}
  40919e:	460b      	mov	r3, r1
	if(estado){
  4091a0:	b920      	cbnz	r0, 4091ac <TOCA_NOTA+0x10>
		pio_clear(p_pio,ul_mask);
  4091a2:	4611      	mov	r1, r2
  4091a4:	4618      	mov	r0, r3
  4091a6:	4b04      	ldr	r3, [pc, #16]	; (4091b8 <TOCA_NOTA+0x1c>)
  4091a8:	4798      	blx	r3
  4091aa:	bd08      	pop	{r3, pc}
		pio_set(p_pio,ul_mask);
  4091ac:	4611      	mov	r1, r2
  4091ae:	4618      	mov	r0, r3
  4091b0:	4b02      	ldr	r3, [pc, #8]	; (4091bc <TOCA_NOTA+0x20>)
  4091b2:	4798      	blx	r3
  4091b4:	bd08      	pop	{r3, pc}
  4091b6:	bf00      	nop
  4091b8:	004080fb 	.word	0x004080fb
  4091bc:	004080f7 	.word	0x004080f7

004091c0 <task_led>:
{
  4091c0:	b580      	push	{r7, lr}
  4091c2:	b098      	sub	sp, #96	; 0x60
	vTaskDelay(100);
  4091c4:	2064      	movs	r0, #100	; 0x64
  4091c6:	4b20      	ldr	r3, [pc, #128]	; (409248 <task_led+0x88>)
  4091c8:	4798      	blx	r3
	LED_init(0);
  4091ca:	2000      	movs	r0, #0
  4091cc:	4b1f      	ldr	r3, [pc, #124]	; (40924c <task_led+0x8c>)
  4091ce:	4798      	blx	r3
				TOCA_NOTA(atuais[0], LED_PIOB,LED_PIN_MASKB);
  4091d0:	4f1f      	ldr	r7, [pc, #124]	; (409250 <task_led+0x90>)
				TOCA_NOTA(atuais[1], LED_PIOY,LED_PIN_MASKY);
  4091d2:	4e20      	ldr	r6, [pc, #128]	; (409254 <task_led+0x94>)
				TOCA_NOTA(atuais[3], LED_PIOG,LED_PIN_MASKG);
  4091d4:	4d20      	ldr	r5, [pc, #128]	; (409258 <task_led+0x98>)
  4091d6:	e003      	b.n	4091e0 <task_led+0x20>
		vTaskDelay(300);
  4091d8:	f44f 7096 	mov.w	r0, #300	; 0x12c
  4091dc:	4b1a      	ldr	r3, [pc, #104]	; (409248 <task_led+0x88>)
  4091de:	4798      	blx	r3
		if( xQueueMus != 0 )
  4091e0:	4b1e      	ldr	r3, [pc, #120]	; (40925c <task_led+0x9c>)
  4091e2:	6818      	ldr	r0, [r3, #0]
  4091e4:	2800      	cmp	r0, #0
  4091e6:	d0f7      	beq.n	4091d8 <task_led+0x18>
			if( xQueueReceive(xQueueMus, ( &atuais ), sizeof( int )*24 ) )
  4091e8:	2300      	movs	r3, #0
  4091ea:	2260      	movs	r2, #96	; 0x60
  4091ec:	4669      	mov	r1, sp
  4091ee:	4c1c      	ldr	r4, [pc, #112]	; (409260 <task_led+0xa0>)
  4091f0:	47a0      	blx	r4
  4091f2:	2800      	cmp	r0, #0
  4091f4:	d0f0      	beq.n	4091d8 <task_led+0x18>
				TOCA_NOTA(atuais[0], LED_PIOB,LED_PIN_MASKB);
  4091f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4091fa:	4639      	mov	r1, r7
  4091fc:	9800      	ldr	r0, [sp, #0]
  4091fe:	4c19      	ldr	r4, [pc, #100]	; (409264 <task_led+0xa4>)
  409200:	47a0      	blx	r4
				TOCA_NOTA(atuais[1], LED_PIOY,LED_PIN_MASKY);
  409202:	2210      	movs	r2, #16
  409204:	4631      	mov	r1, r6
  409206:	9801      	ldr	r0, [sp, #4]
  409208:	47a0      	blx	r4
				TOCA_NOTA(atuais[2], LED_PIOR,LED_PIN_MASKR);
  40920a:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
  40920e:	4631      	mov	r1, r6
  409210:	9802      	ldr	r0, [sp, #8]
  409212:	47a0      	blx	r4
				TOCA_NOTA(atuais[3], LED_PIOG,LED_PIN_MASKG);
  409214:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  409218:	4629      	mov	r1, r5
  40921a:	9803      	ldr	r0, [sp, #12]
  40921c:	47a0      	blx	r4
				TOCA_NOTA(atuais[4], LED_PIOW,LED_PIN_MASKW);
  40921e:	f44f 6200 	mov.w	r2, #2048	; 0x800
  409222:	4629      	mov	r1, r5
  409224:	9804      	ldr	r0, [sp, #16]
  409226:	47a0      	blx	r4
				TOCA_NOTA(atuais[5], LED_PIOLA,LED_PIN_MASKLA);
  409228:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
  40922c:	4629      	mov	r1, r5
  40922e:	9805      	ldr	r0, [sp, #20]
  409230:	47a0      	blx	r4
				TOCA_NOTA(atuais[6], LED_PIOSI,LED_PIN_MASKSI);
  409232:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
  409236:	4629      	mov	r1, r5
  409238:	9806      	ldr	r0, [sp, #24]
  40923a:	47a0      	blx	r4
				TOCA_NOTA(atuais[7], LED_PIODO2,LED_PIN_MASKDO2);
  40923c:	f44f 2280 	mov.w	r2, #262144	; 0x40000
  409240:	4629      	mov	r1, r5
  409242:	9807      	ldr	r0, [sp, #28]
  409244:	47a0      	blx	r4
  409246:	e7c7      	b.n	4091d8 <task_led+0x18>
  409248:	00404685 	.word	0x00404685
  40924c:	004090e9 	.word	0x004090e9
  409250:	400e1200 	.word	0x400e1200
  409254:	400e0e00 	.word	0x400e0e00
  409258:	400e1400 	.word	0x400e1400
  40925c:	20410a2c 	.word	0x20410a2c
  409260:	00403e5d 	.word	0x00403e5d
  409264:	0040919d 	.word	0x0040919d

00409268 <inet_aton>:
{
  409268:	b4f0      	push	{r4, r5, r6, r7}
  40926a:	3801      	subs	r0, #1
  register u_long acc = 0, addr = 0;
  40926c:	2400      	movs	r4, #0
  40926e:	4622      	mov	r2, r4
  int dots = 0;
  409270:	4625      	mov	r5, r4
	        acc = 0;
  409272:	4626      	mov	r6, r4
  409274:	e011      	b.n	40929a <inet_aton+0x32>
	  switch (cc) {
  409276:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
  40927a:	2f09      	cmp	r7, #9
  40927c:	d814      	bhi.n	4092a8 <inet_aton+0x40>
	        acc = acc * 10 + (cc - '0');
  40927e:	eb02 0282 	add.w	r2, r2, r2, lsl #2
  409282:	eb07 0242 	add.w	r2, r7, r2, lsl #1
	        break;
  409286:	e007      	b.n	409298 <inet_aton+0x30>
	        if (++dots > 3) {
  409288:	3501      	adds	r5, #1
  40928a:	2d03      	cmp	r5, #3
  40928c:	dc24      	bgt.n	4092d8 <inet_aton+0x70>
	        if (acc > 255) {
  40928e:	2aff      	cmp	r2, #255	; 0xff
  409290:	d824      	bhi.n	4092dc <inet_aton+0x74>
	        addr = addr << 8 | acc;
  409292:	ea42 2404 	orr.w	r4, r2, r4, lsl #8
	        acc = 0;
  409296:	4632      	mov	r2, r6
  } while (*cp++) ;
  409298:	b14b      	cbz	r3, 4092ae <inet_aton+0x46>
	  register char cc = *cp;
  40929a:	f810 3f01 	ldrb.w	r3, [r0, #1]!
	  switch (cc) {
  40929e:	2b2e      	cmp	r3, #46	; 0x2e
  4092a0:	d0f2      	beq.n	409288 <inet_aton+0x20>
  4092a2:	d8e8      	bhi.n	409276 <inet_aton+0xe>
  4092a4:	2b00      	cmp	r3, #0
  4092a6:	d0f2      	beq.n	40928e <inet_aton+0x26>
	        return 0;
  4092a8:	2000      	movs	r0, #0
}
  4092aa:	bcf0      	pop	{r4, r5, r6, r7}
  4092ac:	4770      	bx	lr
  if (dots < 3) {
  4092ae:	2d02      	cmp	r5, #2
  4092b0:	dc03      	bgt.n	4092ba <inet_aton+0x52>
	  addr <<= 8 * (3 - dots) ;
  4092b2:	f1c5 0303 	rsb	r3, r5, #3
  4092b6:	00db      	lsls	r3, r3, #3
  4092b8:	409c      	lsls	r4, r3
  if (ap) {
  4092ba:	b189      	cbz	r1, 4092e0 <inet_aton+0x78>
	  ap->s_addr = _htonl(addr);
  4092bc:	0e23      	lsrs	r3, r4, #24
  4092be:	ea43 6304 	orr.w	r3, r3, r4, lsl #24
  4092c2:	0222      	lsls	r2, r4, #8
  4092c4:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
  4092c8:	431a      	orrs	r2, r3
  4092ca:	0a23      	lsrs	r3, r4, #8
  4092cc:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
  4092d0:	4313      	orrs	r3, r2
  4092d2:	600b      	str	r3, [r1, #0]
  return 1;    
  4092d4:	2001      	movs	r0, #1
  4092d6:	e7e8      	b.n	4092aa <inet_aton+0x42>
		    return 0;
  4092d8:	2000      	movs	r0, #0
  4092da:	e7e6      	b.n	4092aa <inet_aton+0x42>
		    return 0;
  4092dc:	2000      	movs	r0, #0
  4092de:	e7e4      	b.n	4092aa <inet_aton+0x42>
  return 1;    
  4092e0:	2001      	movs	r0, #1
  4092e2:	e7e2      	b.n	4092aa <inet_aton+0x42>

004092e4 <task_wifi>:
	}
}



static void task_wifi(void *pvParameters) {
  4092e4:	b570      	push	{r4, r5, r6, lr}
  4092e6:	b08c      	sub	sp, #48	; 0x30
	uint8_t mac_addr[6];
	uint8_t u8IsMacAddrValid;
	struct sockaddr_in addr_in;
	
	/* Initialize the BSP. */
	nm_bsp_init();
  4092e8:	4b33      	ldr	r3, [pc, #204]	; (4093b8 <task_wifi+0xd4>)
  4092ea:	4798      	blx	r3
	
	/* Initialize Wi-Fi parameters structure. */
	memset((uint8_t *)&param, 0, sizeof(tstrWifiInitParam));
  4092ec:	2300      	movs	r3, #0
  4092ee:	9307      	str	r3, [sp, #28]
  4092f0:	9308      	str	r3, [sp, #32]
  4092f2:	9309      	str	r3, [sp, #36]	; 0x24
  4092f4:	930a      	str	r3, [sp, #40]	; 0x28
  4092f6:	930b      	str	r3, [sp, #44]	; 0x2c

	/* Initialize Wi-Fi driver with data and status callbacks. */
	param.pfAppWifiCb = wifi_cb;
  4092f8:	4b30      	ldr	r3, [pc, #192]	; (4093bc <task_wifi+0xd8>)
  4092fa:	9306      	str	r3, [sp, #24]
	ret = m2m_wifi_init(&param);
  4092fc:	a806      	add	r0, sp, #24
  4092fe:	4b30      	ldr	r3, [pc, #192]	; (4093c0 <task_wifi+0xdc>)
  409300:	4798      	blx	r3
	if (M2M_SUCCESS != ret) {
  409302:	b120      	cbz	r0, 40930e <task_wifi+0x2a>
  409304:	4601      	mov	r1, r0
		printf("main: m2m_wifi_init call error!(%d)\r\n", ret);
  409306:	482f      	ldr	r0, [pc, #188]	; (4093c4 <task_wifi+0xe0>)
  409308:	4b2f      	ldr	r3, [pc, #188]	; (4093c8 <task_wifi+0xe4>)
  40930a:	4798      	blx	r3
  40930c:	e7fe      	b.n	40930c <task_wifi+0x28>
		while (1) {
		}
	}
	
	/* Initialize socket module. */
	socketInit();
  40930e:	4b2f      	ldr	r3, [pc, #188]	; (4093cc <task_wifi+0xe8>)
  409310:	4798      	blx	r3

	/* Register socket callback function. */
	registerSocketCallback(socket_cb, resolve_cb);
  409312:	492f      	ldr	r1, [pc, #188]	; (4093d0 <task_wifi+0xec>)
  409314:	482f      	ldr	r0, [pc, #188]	; (4093d4 <task_wifi+0xf0>)
  409316:	4b30      	ldr	r3, [pc, #192]	; (4093d8 <task_wifi+0xf4>)
  409318:	4798      	blx	r3
	
	m2m_wifi_set_mac_address(gau8MacAddr);
  40931a:	4830      	ldr	r0, [pc, #192]	; (4093dc <task_wifi+0xf8>)
  40931c:	4b30      	ldr	r3, [pc, #192]	; (4093e0 <task_wifi+0xfc>)
  40931e:	4798      	blx	r3

	/* Connect to router. */
	printf("main: connecting to WiFi AP %s...\r\n", (char *)MAIN_WLAN_SSID);
  409320:	4c30      	ldr	r4, [pc, #192]	; (4093e4 <task_wifi+0x100>)
  409322:	4621      	mov	r1, r4
  409324:	4830      	ldr	r0, [pc, #192]	; (4093e8 <task_wifi+0x104>)
  409326:	4b28      	ldr	r3, [pc, #160]	; (4093c8 <task_wifi+0xe4>)
  409328:	4798      	blx	r3
	m2m_wifi_connect((char *)MAIN_WLAN_SSID, sizeof(MAIN_WLAN_SSID), MAIN_WLAN_AUTH, (char *)MAIN_WLAN_PSK, M2M_WIFI_CH_ALL);
  40932a:	23ff      	movs	r3, #255	; 0xff
  40932c:	9300      	str	r3, [sp, #0]
  40932e:	4b2f      	ldr	r3, [pc, #188]	; (4093ec <task_wifi+0x108>)
  409330:	2201      	movs	r2, #1
  409332:	210b      	movs	r1, #11
  409334:	4620      	mov	r0, r4
  409336:	4c2e      	ldr	r4, [pc, #184]	; (4093f0 <task_wifi+0x10c>)
  409338:	47a0      	blx	r4

	addr_in.sin_family = AF_INET;
  40933a:	2302      	movs	r3, #2
  40933c:	f8ad 3008 	strh.w	r3, [sp, #8]
	addr_in.sin_port = _htons(MAIN_SERVER_PORT);
  409340:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
  409344:	f8ad 300a 	strh.w	r3, [sp, #10]
	
  while(1){
	  m2m_wifi_handle_events(NULL);
  409348:	4d2a      	ldr	r5, [pc, #168]	; (4093f4 <task_wifi+0x110>)

	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  40934a:	4c2b      	ldr	r4, [pc, #172]	; (4093f8 <task_wifi+0x114>)
		  /* Open client socket. */
		  if (tcp_client_socket < 0) {
  40934c:	4e2b      	ldr	r6, [pc, #172]	; (4093fc <task_wifi+0x118>)
  40934e:	e002      	b.n	409356 <task_wifi+0x72>
			  printf("socket init \n");
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
				  printf("main: failed to create TCP client socket error!\r\n");
  409350:	482b      	ldr	r0, [pc, #172]	; (409400 <task_wifi+0x11c>)
  409352:	4b1d      	ldr	r3, [pc, #116]	; (4093c8 <task_wifi+0xe4>)
  409354:	4798      	blx	r3
	  m2m_wifi_handle_events(NULL);
  409356:	2000      	movs	r0, #0
  409358:	47a8      	blx	r5
	  if (wifi_connected == M2M_WIFI_CONNECTED) {
  40935a:	7823      	ldrb	r3, [r4, #0]
  40935c:	2b01      	cmp	r3, #1
  40935e:	d1fa      	bne.n	409356 <task_wifi+0x72>
		  if (tcp_client_socket < 0) {
  409360:	f996 3000 	ldrsb.w	r3, [r6]
  409364:	2b00      	cmp	r3, #0
  409366:	daf6      	bge.n	409356 <task_wifi+0x72>
			  printf("socket init \n");
  409368:	4826      	ldr	r0, [pc, #152]	; (409404 <task_wifi+0x120>)
  40936a:	4b17      	ldr	r3, [pc, #92]	; (4093c8 <task_wifi+0xe4>)
  40936c:	4798      	blx	r3
			  if ((tcp_client_socket = socket(AF_INET, SOCK_STREAM, 0)) < 0) {
  40936e:	2200      	movs	r2, #0
  409370:	2101      	movs	r1, #1
  409372:	2002      	movs	r0, #2
  409374:	4b24      	ldr	r3, [pc, #144]	; (409408 <task_wifi+0x124>)
  409376:	4798      	blx	r3
  409378:	7030      	strb	r0, [r6, #0]
  40937a:	2800      	cmp	r0, #0
  40937c:	dbe8      	blt.n	409350 <task_wifi+0x6c>
				  continue;
			  }

			  /* Connect server */
			  printf("socket connecting\n");
  40937e:	4823      	ldr	r0, [pc, #140]	; (40940c <task_wifi+0x128>)
  409380:	4b11      	ldr	r3, [pc, #68]	; (4093c8 <task_wifi+0xe4>)
  409382:	4798      	blx	r3
			  inet_aton(server_host_ip, &addr_in.sin_addr);
  409384:	a903      	add	r1, sp, #12
  409386:	4822      	ldr	r0, [pc, #136]	; (409410 <task_wifi+0x12c>)
  409388:	4b22      	ldr	r3, [pc, #136]	; (409414 <task_wifi+0x130>)
  40938a:	4798      	blx	r3
			  
			  if (connect(tcp_client_socket, (struct sockaddr *)&addr_in, sizeof(struct sockaddr_in)) != SOCK_ERR_NO_ERROR) {
  40938c:	2210      	movs	r2, #16
  40938e:	a902      	add	r1, sp, #8
  409390:	f996 0000 	ldrsb.w	r0, [r6]
  409394:	4b20      	ldr	r3, [pc, #128]	; (409418 <task_wifi+0x134>)
  409396:	4798      	blx	r3
  409398:	b918      	cbnz	r0, 4093a2 <task_wifi+0xbe>
				  close(tcp_client_socket);
				  tcp_client_socket = -1;
				  printf("error\n");
				  }else{
				  gbTcpConnection = true;
  40939a:	2201      	movs	r2, #1
  40939c:	4b1f      	ldr	r3, [pc, #124]	; (40941c <task_wifi+0x138>)
  40939e:	701a      	strb	r2, [r3, #0]
  4093a0:	e7d9      	b.n	409356 <task_wifi+0x72>
				  close(tcp_client_socket);
  4093a2:	f996 0000 	ldrsb.w	r0, [r6]
  4093a6:	4b1e      	ldr	r3, [pc, #120]	; (409420 <task_wifi+0x13c>)
  4093a8:	4798      	blx	r3
				  tcp_client_socket = -1;
  4093aa:	23ff      	movs	r3, #255	; 0xff
  4093ac:	7033      	strb	r3, [r6, #0]
				  printf("error\n");
  4093ae:	481d      	ldr	r0, [pc, #116]	; (409424 <task_wifi+0x140>)
  4093b0:	4b05      	ldr	r3, [pc, #20]	; (4093c8 <task_wifi+0xe4>)
  4093b2:	4798      	blx	r3
  4093b4:	e7cf      	b.n	409356 <task_wifi+0x72>
  4093b6:	bf00      	nop
  4093b8:	0040515d 	.word	0x0040515d
  4093bc:	00408e95 	.word	0x00408e95
  4093c0:	00405f9d 	.word	0x00405f9d
  4093c4:	00411e48 	.word	0x00411e48
  4093c8:	0040992d 	.word	0x0040992d
  4093cc:	0040777d 	.word	0x0040777d
  4093d0:	00408c19 	.word	0x00408c19
  4093d4:	00408c71 	.word	0x00408c71
  4093d8:	004077c1 	.word	0x004077c1
  4093dc:	20400044 	.word	0x20400044
  4093e0:	00406311 	.word	0x00406311
  4093e4:	00411e70 	.word	0x00411e70
  4093e8:	00411e7c 	.word	0x00411e7c
  4093ec:	00411d08 	.word	0x00411d08
  4093f0:	004062f5 	.word	0x004062f5
  4093f4:	00406099 	.word	0x00406099
  4093f8:	2040ca1c 	.word	0x2040ca1c
  4093fc:	20400074 	.word	0x20400074
  409400:	00411eb0 	.word	0x00411eb0
  409404:	00411ea0 	.word	0x00411ea0
  409408:	004077d5 	.word	0x004077d5
  40940c:	00411ee4 	.word	0x00411ee4
  409410:	20410a18 	.word	0x20410a18
  409414:	00409269 	.word	0x00409269
  409418:	004078b5 	.word	0x004078b5
  40941c:	2040ca14 	.word	0x2040ca14
  409420:	00407a81 	.word	0x00407a81
  409424:	00411ef8 	.word	0x00411ef8

00409428 <read_musics_name>:
	  }
	  }
}


uint read_musics_name(void){
  409428:	b5f0      	push	{r4, r5, r6, r7, lr}
  40942a:	f5ad 7d17 	sub.w	sp, sp, #604	; 0x25c
    static FILINFO fno;
    DIR dir;
	
    /* Wait card present and ready */
    do {
      status = sd_mmc_test_unit_ready(0);
  40942e:	4f30      	ldr	r7, [pc, #192]	; (4094f0 <read_musics_name+0xc8>)
        printf("Please unplug and re-plug the card.\n\r");
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
          vTaskDelay(100);
        }
      }
      vTaskDelay(100);
  409430:	4d30      	ldr	r5, [pc, #192]	; (4094f4 <read_musics_name+0xcc>)
  409432:	e00f      	b.n	409454 <read_musics_name+0x2c>
        printf("Card install FAIL\n\r");
  409434:	4830      	ldr	r0, [pc, #192]	; (4094f8 <read_musics_name+0xd0>)
  409436:	4c31      	ldr	r4, [pc, #196]	; (4094fc <read_musics_name+0xd4>)
  409438:	47a0      	blx	r4
        printf("Please unplug and re-plug the card.\n\r");
  40943a:	4831      	ldr	r0, [pc, #196]	; (409500 <read_musics_name+0xd8>)
  40943c:	47a0      	blx	r4
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  40943e:	2600      	movs	r6, #0
  409440:	4c30      	ldr	r4, [pc, #192]	; (409504 <read_musics_name+0xdc>)
  409442:	e001      	b.n	409448 <read_musics_name+0x20>
          vTaskDelay(100);
  409444:	2064      	movs	r0, #100	; 0x64
  409446:	47a8      	blx	r5
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  409448:	4630      	mov	r0, r6
  40944a:	47a0      	blx	r4
  40944c:	2802      	cmp	r0, #2
  40944e:	d1f9      	bne.n	409444 <read_musics_name+0x1c>
      vTaskDelay(100);
  409450:	2064      	movs	r0, #100	; 0x64
  409452:	47a8      	blx	r5
      status = sd_mmc_test_unit_ready(0);
  409454:	2000      	movs	r0, #0
  409456:	47b8      	blx	r7
  409458:	4604      	mov	r4, r0
      if (CTRL_FAIL == status) {
  40945a:	2801      	cmp	r0, #1
  40945c:	d0ea      	beq.n	409434 <read_musics_name+0xc>
      vTaskDelay(100);
  40945e:	2064      	movs	r0, #100	; 0x64
  409460:	47a8      	blx	r5
    } while (CTRL_GOOD != status);
  409462:	2c00      	cmp	r4, #0
  409464:	d1f6      	bne.n	409454 <read_musics_name+0x2c>

    printf("Mount disk (f_mount)...\r\n");
  409466:	4828      	ldr	r0, [pc, #160]	; (409508 <read_musics_name+0xe0>)
  409468:	4b24      	ldr	r3, [pc, #144]	; (4094fc <read_musics_name+0xd4>)
  40946a:	4798      	blx	r3
    memset(&fs, 0, sizeof(FATFS));
  40946c:	f44f 720c 	mov.w	r2, #560	; 0x230
  409470:	2100      	movs	r1, #0
  409472:	a80a      	add	r0, sp, #40	; 0x28
  409474:	4b25      	ldr	r3, [pc, #148]	; (40950c <read_musics_name+0xe4>)
  409476:	4798      	blx	r3
    res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  409478:	a90a      	add	r1, sp, #40	; 0x28
  40947a:	2000      	movs	r0, #0
  40947c:	4b24      	ldr	r3, [pc, #144]	; (409510 <read_musics_name+0xe8>)
  40947e:	4798      	blx	r3
    if (FR_INVALID_DRIVE == res) {
  409480:	280b      	cmp	r0, #11
  409482:	d029      	beq.n	4094d8 <read_musics_name+0xb0>
      printf("[FAIL MOUNT] res %d\r\n", res);
      return 1;
    }
	
	// zera vetor
	memset(musicastxt, 0, sizeof(musicastxt));
  409484:	f641 52e2 	movw	r2, #7650	; 0x1de2
  409488:	2100      	movs	r1, #0
  40948a:	4822      	ldr	r0, [pc, #136]	; (409514 <read_musics_name+0xec>)
  40948c:	4b1f      	ldr	r3, [pc, #124]	; (40950c <read_musics_name+0xe4>)
  40948e:	4798      	blx	r3
	 QuantidadeMusica= 0;
  409490:	2200      	movs	r2, #0
  409492:	4b21      	ldr	r3, [pc, #132]	; (409518 <read_musics_name+0xf0>)
  409494:	601a      	str	r2, [r3, #0]
	
	// busca por nome de arquivos
	 res = f_opendir(&dir,  "/");                       /* Open the directory */
  409496:	4921      	ldr	r1, [pc, #132]	; (40951c <read_musics_name+0xf4>)
  409498:	a801      	add	r0, sp, #4
  40949a:	4b21      	ldr	r3, [pc, #132]	; (409520 <read_musics_name+0xf8>)
  40949c:	4798      	blx	r3
	 if (res == FR_OK) {
  40949e:	bb08      	cbnz	r0, 4094e4 <read_musics_name+0xbc>
		 for(;;){
			res = f_readdir(&dir, &fno);                   /* Read a directory item */
  4094a0:	4c20      	ldr	r4, [pc, #128]	; (409524 <read_musics_name+0xfc>)
		    if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
			if (strstr(fno.fname, ".txt")){
  4094a2:	f104 0609 	add.w	r6, r4, #9
			res = f_readdir(&dir, &fno);                   /* Read a directory item */
  4094a6:	4d20      	ldr	r5, [pc, #128]	; (409528 <read_musics_name+0x100>)
  4094a8:	4621      	mov	r1, r4
  4094aa:	a801      	add	r0, sp, #4
  4094ac:	47a8      	blx	r5
		    if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
  4094ae:	b9c8      	cbnz	r0, 4094e4 <read_musics_name+0xbc>
  4094b0:	7a63      	ldrb	r3, [r4, #9]
  4094b2:	b1bb      	cbz	r3, 4094e4 <read_musics_name+0xbc>
			if (strstr(fno.fname, ".txt")){
  4094b4:	491d      	ldr	r1, [pc, #116]	; (40952c <read_musics_name+0x104>)
  4094b6:	4630      	mov	r0, r6
  4094b8:	4b1d      	ldr	r3, [pc, #116]	; (409530 <read_musics_name+0x108>)
  4094ba:	4798      	blx	r3
  4094bc:	2800      	cmp	r0, #0
  4094be:	d0f3      	beq.n	4094a8 <read_musics_name+0x80>
				sprintf(musicastxt[QuantidadeMusica], "%s", fno.fname);
  4094c0:	4f15      	ldr	r7, [pc, #84]	; (409518 <read_musics_name+0xf0>)
  4094c2:	683d      	ldr	r5, [r7, #0]
  4094c4:	ebc5 2305 	rsb	r3, r5, r5, lsl #8
  4094c8:	4631      	mov	r1, r6
  4094ca:	4812      	ldr	r0, [pc, #72]	; (409514 <read_musics_name+0xec>)
  4094cc:	4418      	add	r0, r3
  4094ce:	4b19      	ldr	r3, [pc, #100]	; (409534 <read_musics_name+0x10c>)
  4094d0:	4798      	blx	r3
				QuantidadeMusica++;
  4094d2:	3501      	adds	r5, #1
  4094d4:	603d      	str	r5, [r7, #0]
  4094d6:	e7e6      	b.n	4094a6 <read_musics_name+0x7e>
      printf("[FAIL MOUNT] res %d\r\n", res);
  4094d8:	210b      	movs	r1, #11
  4094da:	4817      	ldr	r0, [pc, #92]	; (409538 <read_musics_name+0x110>)
  4094dc:	4b07      	ldr	r3, [pc, #28]	; (4094fc <read_musics_name+0xd4>)
  4094de:	4798      	blx	r3
      return 1;
  4094e0:	2001      	movs	r0, #1
  4094e2:	e001      	b.n	4094e8 <read_musics_name+0xc0>
			}
		 }
	 }
		
	return QuantidadeMusica;
  4094e4:	4b0c      	ldr	r3, [pc, #48]	; (409518 <read_musics_name+0xf0>)
  4094e6:	6818      	ldr	r0, [r3, #0]
}
  4094e8:	f50d 7d17 	add.w	sp, sp, #604	; 0x25c
  4094ec:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4094ee:	bf00      	nop
  4094f0:	00400ed5 	.word	0x00400ed5
  4094f4:	00404685 	.word	0x00404685
  4094f8:	00411b50 	.word	0x00411b50
  4094fc:	0040992d 	.word	0x0040992d
  409500:	00411b64 	.word	0x00411b64
  409504:	00400389 	.word	0x00400389
  409508:	00411b8c 	.word	0x00411b8c
  40950c:	00409a89 	.word	0x00409a89
  409510:	00402eed 	.word	0x00402eed
  409514:	2040cb60 	.word	0x2040cb60
  409518:	2040c474 	.word	0x2040c474
  40951c:	00411bc0 	.word	0x00411bc0
  409520:	004032f1 	.word	0x004032f1
  409524:	2040c47c 	.word	0x2040c47c
  409528:	00403371 	.word	0x00403371
  40952c:	00411bc4 	.word	0x00411bc4
  409530:	0040a44d 	.word	0x0040a44d
  409534:	00409ffd 	.word	0x00409ffd
  409538:	00411ba8 	.word	0x00411ba8

0040953c <read_sdcard>:

uint read_sdcard(char music_name[]){
  40953c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  409540:	f5ad 7d18 	sub.w	sp, sp, #608	; 0x260
  409544:	4680      	mov	r8, r0
     static FILINFO fno;
    DIR dir;

	UINT bytes_to_read=sizeof(char)*1;
	char infos[bytes_to_read];
	UINT bytes_read=0;
  409546:	2300      	movs	r3, #0
  409548:	9301      	str	r3, [sp, #4]
	int i=0;
	int j=0;

    printf("Please plug an SD, MMC or SDIO card in slot.\n\r");
  40954a:	483a      	ldr	r0, [pc, #232]	; (409634 <read_sdcard+0xf8>)
  40954c:	4b3a      	ldr	r3, [pc, #232]	; (409638 <read_sdcard+0xfc>)
  40954e:	4798      	blx	r3
	
    /* Wait card present and ready */
    do {
      status = sd_mmc_test_unit_ready(0);
  409550:	4f3a      	ldr	r7, [pc, #232]	; (40963c <read_sdcard+0x100>)
        printf("Please unplug and re-plug the card.\n\r");
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
          vTaskDelay(100);
        }
      }
      vTaskDelay(100);
  409552:	4d3b      	ldr	r5, [pc, #236]	; (409640 <read_sdcard+0x104>)
  409554:	e00f      	b.n	409576 <read_sdcard+0x3a>
        printf("Card install FAIL\n\r");
  409556:	483b      	ldr	r0, [pc, #236]	; (409644 <read_sdcard+0x108>)
  409558:	4c37      	ldr	r4, [pc, #220]	; (409638 <read_sdcard+0xfc>)
  40955a:	47a0      	blx	r4
        printf("Please unplug and re-plug the card.\n\r");
  40955c:	483a      	ldr	r0, [pc, #232]	; (409648 <read_sdcard+0x10c>)
  40955e:	47a0      	blx	r4
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  409560:	2600      	movs	r6, #0
  409562:	4c3a      	ldr	r4, [pc, #232]	; (40964c <read_sdcard+0x110>)
  409564:	e001      	b.n	40956a <read_sdcard+0x2e>
          vTaskDelay(100);
  409566:	2064      	movs	r0, #100	; 0x64
  409568:	47a8      	blx	r5
        while (CTRL_NO_PRESENT != sd_mmc_check(0)) {
  40956a:	4630      	mov	r0, r6
  40956c:	47a0      	blx	r4
  40956e:	2802      	cmp	r0, #2
  409570:	d1f9      	bne.n	409566 <read_sdcard+0x2a>
      vTaskDelay(100);
  409572:	2064      	movs	r0, #100	; 0x64
  409574:	47a8      	blx	r5
      status = sd_mmc_test_unit_ready(0);
  409576:	2000      	movs	r0, #0
  409578:	47b8      	blx	r7
  40957a:	4604      	mov	r4, r0
      if (CTRL_FAIL == status) {
  40957c:	2801      	cmp	r0, #1
  40957e:	d0ea      	beq.n	409556 <read_sdcard+0x1a>
      vTaskDelay(100);
  409580:	2064      	movs	r0, #100	; 0x64
  409582:	47a8      	blx	r5
    } while (CTRL_GOOD != status);
  409584:	2c00      	cmp	r4, #0
  409586:	d1f6      	bne.n	409576 <read_sdcard+0x3a>

    printf("Mount disk (f_mount)...\r\n");
  409588:	4831      	ldr	r0, [pc, #196]	; (409650 <read_sdcard+0x114>)
  40958a:	4b2b      	ldr	r3, [pc, #172]	; (409638 <read_sdcard+0xfc>)
  40958c:	4798      	blx	r3
    memset(&fs, 0, sizeof(FATFS));
  40958e:	f44f 720c 	mov.w	r2, #560	; 0x230
  409592:	2100      	movs	r1, #0
  409594:	a80b      	add	r0, sp, #44	; 0x2c
  409596:	4b2f      	ldr	r3, [pc, #188]	; (409654 <read_sdcard+0x118>)
  409598:	4798      	blx	r3
    res = f_mount(LUN_ID_SD_MMC_0_MEM, &fs);
  40959a:	a90b      	add	r1, sp, #44	; 0x2c
  40959c:	2000      	movs	r0, #0
  40959e:	4b2e      	ldr	r3, [pc, #184]	; (409658 <read_sdcard+0x11c>)
  4095a0:	4798      	blx	r3
    if (FR_INVALID_DRIVE == res) {
  4095a2:	280b      	cmp	r0, #11
  4095a4:	d00e      	beq.n	4095c4 <read_sdcard+0x88>
      printf("[FAIL MOUNT] res %d\r\n", res);
      return 1;
    }
	 
    music_name[0] = LUN_ID_SD_MMC_0_MEM + '0';
  4095a6:	2330      	movs	r3, #48	; 0x30
  4095a8:	f888 3000 	strb.w	r3, [r8]
    res = f_open(&file_object,	(char const *)music_name,	FA_READ);
  4095ac:	2201      	movs	r2, #1
  4095ae:	4641      	mov	r1, r8
  4095b0:	a802      	add	r0, sp, #8
  4095b2:	4b2a      	ldr	r3, [pc, #168]	; (40965c <read_sdcard+0x120>)
  4095b4:	4798      	blx	r3
    if (res != FR_OK) {
  4095b6:	4601      	mov	r1, r0
  4095b8:	b950      	cbnz	r0, 4095d0 <read_sdcard+0x94>
  4095ba:	2400      	movs	r4, #0
  4095bc:	4625      	mov	r5, r4
      printf("[FAIL OPEN] res %d\r\n", res);
      return 1;
    }
	
	do {
		f_read(&file_object,&infos,bytes_to_read,&bytes_read);
  4095be:	4f28      	ldr	r7, [pc, #160]	; (409660 <read_sdcard+0x124>)
		if (strcmp(infos,'1') || strcmp(infos,'0')){
  4095c0:	4e28      	ldr	r6, [pc, #160]	; (409664 <read_sdcard+0x128>)
  4095c2:	e00d      	b.n	4095e0 <read_sdcard+0xa4>
      printf("[FAIL MOUNT] res %d\r\n", res);
  4095c4:	210b      	movs	r1, #11
  4095c6:	4828      	ldr	r0, [pc, #160]	; (409668 <read_sdcard+0x12c>)
  4095c8:	4b1b      	ldr	r3, [pc, #108]	; (409638 <read_sdcard+0xfc>)
  4095ca:	4798      	blx	r3
      return 1;
  4095cc:	2001      	movs	r0, #1
  4095ce:	e02d      	b.n	40962c <read_sdcard+0xf0>
      printf("[FAIL OPEN] res %d\r\n", res);
  4095d0:	4826      	ldr	r0, [pc, #152]	; (40966c <read_sdcard+0x130>)
  4095d2:	4b19      	ldr	r3, [pc, #100]	; (409638 <read_sdcard+0xfc>)
  4095d4:	4798      	blx	r3
      return 1;
  4095d6:	2001      	movs	r0, #1
  4095d8:	e028      	b.n	40962c <read_sdcard+0xf0>
				i++;
				j=0;
				N++;
			}
			else{				
				j++;
  4095da:	3401      	adds	r4, #1
			}
		}
	} while (bytes_read >= bytes_to_read);
  4095dc:	9b01      	ldr	r3, [sp, #4]
  4095de:	b30b      	cbz	r3, 409624 <read_sdcard+0xe8>
		f_read(&file_object,&infos,bytes_to_read,&bytes_read);
  4095e0:	ab01      	add	r3, sp, #4
  4095e2:	2201      	movs	r2, #1
  4095e4:	a997      	add	r1, sp, #604	; 0x25c
  4095e6:	a802      	add	r0, sp, #8
  4095e8:	47b8      	blx	r7
		if (strcmp(infos,'1') || strcmp(infos,'0')){
  4095ea:	2131      	movs	r1, #49	; 0x31
  4095ec:	a897      	add	r0, sp, #604	; 0x25c
  4095ee:	47b0      	blx	r6
  4095f0:	b920      	cbnz	r0, 4095fc <read_sdcard+0xc0>
  4095f2:	2130      	movs	r1, #48	; 0x30
  4095f4:	a897      	add	r0, sp, #604	; 0x25c
  4095f6:	47b0      	blx	r6
  4095f8:	2800      	cmp	r0, #0
  4095fa:	d0ef      	beq.n	4095dc <read_sdcard+0xa0>
			music_matrix[i][j] = atoi(infos);
  4095fc:	a897      	add	r0, sp, #604	; 0x25c
  4095fe:	4b1c      	ldr	r3, [pc, #112]	; (409670 <read_sdcard+0x134>)
  409600:	4798      	blx	r3
  409602:	eb05 0345 	add.w	r3, r5, r5, lsl #1
  409606:	ebc3 03c3 	rsb	r3, r3, r3, lsl #3
  40960a:	4423      	add	r3, r4
  40960c:	4a19      	ldr	r2, [pc, #100]	; (409674 <read_sdcard+0x138>)
  40960e:	f842 0023 	str.w	r0, [r2, r3, lsl #2]
			if(j>=LINE_SIZE-1){
  409612:	2c13      	cmp	r4, #19
  409614:	dde1      	ble.n	4095da <read_sdcard+0x9e>
				i++;
  409616:	3501      	adds	r5, #1
				N++;
  409618:	4a17      	ldr	r2, [pc, #92]	; (409678 <read_sdcard+0x13c>)
  40961a:	6813      	ldr	r3, [r2, #0]
  40961c:	3301      	adds	r3, #1
  40961e:	6013      	str	r3, [r2, #0]
				j=0;
  409620:	2400      	movs	r4, #0
  409622:	e7db      	b.n	4095dc <read_sdcard+0xa0>
    
    f_close(&file_object);
  409624:	a802      	add	r0, sp, #8
  409626:	4b15      	ldr	r3, [pc, #84]	; (40967c <read_sdcard+0x140>)
  409628:	4798      	blx	r3
    return 0;
  40962a:	2000      	movs	r0, #0
}
  40962c:	f50d 7d18 	add.w	sp, sp, #608	; 0x260
  409630:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  409634:	00411bcc 	.word	0x00411bcc
  409638:	0040992d 	.word	0x0040992d
  40963c:	00400ed5 	.word	0x00400ed5
  409640:	00404685 	.word	0x00404685
  409644:	00411b50 	.word	0x00411b50
  409648:	00411b64 	.word	0x00411b64
  40964c:	00400389 	.word	0x00400389
  409650:	00411b8c 	.word	0x00411b8c
  409654:	00409a89 	.word	0x00409a89
  409658:	00402eed 	.word	0x00402eed
  40965c:	00402f15 	.word	0x00402f15
  409660:	004030ad 	.word	0x004030ad
  409664:	00409d29 	.word	0x00409d29
  409668:	00411ba8 	.word	0x00411ba8
  40966c:	00411bfc 	.word	0x00411bfc
  409670:	004098d5 	.word	0x004098d5
  409674:	2040e948 	.word	0x2040e948
  409678:	2040c470 	.word	0x2040c470
  40967c:	004032d9 	.word	0x004032d9

00409680 <task_sdcard>:


static void task_sdcard(void *pvParameters){
  409680:	b580      	push	{r7, lr}
  409682:	f5ad 7d00 	sub.w	sp, sp, #512	; 0x200
     /* Initialize SD MMC stack */
     printf("\x0C\n\r-- SD/MMC/SDIO Card Example on FatFs --\n\r");
  409686:	4818      	ldr	r0, [pc, #96]	; (4096e8 <task_sdcard+0x68>)
  409688:	4c18      	ldr	r4, [pc, #96]	; (4096ec <task_sdcard+0x6c>)
  40968a:	47a0      	blx	r4
     printf("-- Compiled: %s %s --\n\r", __DATE__, __TIME__);
  40968c:	4a18      	ldr	r2, [pc, #96]	; (4096f0 <task_sdcard+0x70>)
  40968e:	4919      	ldr	r1, [pc, #100]	; (4096f4 <task_sdcard+0x74>)
  409690:	4819      	ldr	r0, [pc, #100]	; (4096f8 <task_sdcard+0x78>)
  409692:	47a0      	blx	r4
     
    sd_mmc_init();
  409694:	4b19      	ldr	r3, [pc, #100]	; (4096fc <task_sdcard+0x7c>)
  409696:	4798      	blx	r3

	char music_name[CHAR_SIZE];
	char music_server[CHAR_SIZE];
    read_musics_name();
  409698:	4b19      	ldr	r3, [pc, #100]	; (409700 <task_sdcard+0x80>)
  40969a:	4798      	blx	r3
	
	while(1){
		if (xQueueReceive( sdQueue, &music_name, ( TickType_t )  10 / portTICK_PERIOD_MS )){	
  40969c:	4d19      	ldr	r5, [pc, #100]	; (409704 <task_sdcard+0x84>)
  40969e:	4c1a      	ldr	r4, [pc, #104]	; (409708 <task_sdcard+0x88>)
			sprintf(music_server,"0:%s",music_name);
  4096a0:	4f1a      	ldr	r7, [pc, #104]	; (40970c <task_sdcard+0x8c>)
  4096a2:	e003      	b.n	4096ac <task_sdcard+0x2c>
			printf("NAME AFTER: %s\r\n",music_server);
			read_sdcard(music_server);
			printf("DONE READING\r\n");
			xSemaphoreGive(xSemaphoreMusic);
		}
		vTaskDelay(1000);
  4096a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
  4096a8:	4b19      	ldr	r3, [pc, #100]	; (409710 <task_sdcard+0x90>)
  4096aa:	4798      	blx	r3
		if (xQueueReceive( sdQueue, &music_name, ( TickType_t )  10 / portTICK_PERIOD_MS )){	
  4096ac:	2300      	movs	r3, #0
  4096ae:	220a      	movs	r2, #10
  4096b0:	a940      	add	r1, sp, #256	; 0x100
  4096b2:	6828      	ldr	r0, [r5, #0]
  4096b4:	47a0      	blx	r4
  4096b6:	2800      	cmp	r0, #0
  4096b8:	d0f4      	beq.n	4096a4 <task_sdcard+0x24>
			sprintf(music_server,"0:%s",music_name);
  4096ba:	aa40      	add	r2, sp, #256	; 0x100
  4096bc:	4639      	mov	r1, r7
  4096be:	4668      	mov	r0, sp
  4096c0:	4b14      	ldr	r3, [pc, #80]	; (409714 <task_sdcard+0x94>)
  4096c2:	4798      	blx	r3
			printf("NAME AFTER: %s\r\n",music_server);
  4096c4:	4669      	mov	r1, sp
  4096c6:	4814      	ldr	r0, [pc, #80]	; (409718 <task_sdcard+0x98>)
  4096c8:	4e08      	ldr	r6, [pc, #32]	; (4096ec <task_sdcard+0x6c>)
  4096ca:	47b0      	blx	r6
			read_sdcard(music_server);
  4096cc:	4668      	mov	r0, sp
  4096ce:	4b13      	ldr	r3, [pc, #76]	; (40971c <task_sdcard+0x9c>)
  4096d0:	4798      	blx	r3
			printf("DONE READING\r\n");
  4096d2:	4813      	ldr	r0, [pc, #76]	; (409720 <task_sdcard+0xa0>)
  4096d4:	47b0      	blx	r6
			xSemaphoreGive(xSemaphoreMusic);
  4096d6:	2300      	movs	r3, #0
  4096d8:	461a      	mov	r2, r3
  4096da:	4619      	mov	r1, r3
  4096dc:	4811      	ldr	r0, [pc, #68]	; (409724 <task_sdcard+0xa4>)
  4096de:	6800      	ldr	r0, [r0, #0]
  4096e0:	4e11      	ldr	r6, [pc, #68]	; (409728 <task_sdcard+0xa8>)
  4096e2:	47b0      	blx	r6
  4096e4:	e7de      	b.n	4096a4 <task_sdcard+0x24>
  4096e6:	bf00      	nop
  4096e8:	00411dbc 	.word	0x00411dbc
  4096ec:	0040992d 	.word	0x0040992d
  4096f0:	00411dec 	.word	0x00411dec
  4096f4:	00411df8 	.word	0x00411df8
  4096f8:	00411e04 	.word	0x00411e04
  4096fc:	0040035d 	.word	0x0040035d
  409700:	00409429 	.word	0x00409429
  409704:	20410a28 	.word	0x20410a28
  409708:	00403e5d 	.word	0x00403e5d
  40970c:	00411e1c 	.word	0x00411e1c
  409710:	00404685 	.word	0x00404685
  409714:	00409cc5 	.word	0x00409cc5
  409718:	00411e24 	.word	0x00411e24
  40971c:	0040953d 	.word	0x0040953d
  409720:	00411e38 	.word	0x00411e38
  409724:	2040e944 	.word	0x2040e944
  409728:	00403b79 	.word	0x00403b79

0040972c <main>:
 * Initialize system, UART console, network then start weather client.
 *
 * \return Program return value.
 */
int main(void)
{
  40972c:	b500      	push	{lr}
  40972e:	b08b      	sub	sp, #44	; 0x2c
	/* Initialize the board. */
	sysclk_init();
  409730:	4b46      	ldr	r3, [pc, #280]	; (40984c <main+0x120>)
  409732:	4798      	blx	r3
	board_init();
  409734:	4b46      	ldr	r3, [pc, #280]	; (409850 <main+0x124>)
  409736:	4798      	blx	r3
  409738:	200e      	movs	r0, #14
  40973a:	4e46      	ldr	r6, [pc, #280]	; (409854 <main+0x128>)
  40973c:	47b0      	blx	r6
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
	stdio_base = (void *)usart;
  40973e:	4d46      	ldr	r5, [pc, #280]	; (409858 <main+0x12c>)
  409740:	4b46      	ldr	r3, [pc, #280]	; (40985c <main+0x130>)
  409742:	601d      	str	r5, [r3, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  409744:	4a46      	ldr	r2, [pc, #280]	; (409860 <main+0x134>)
  409746:	4b47      	ldr	r3, [pc, #284]	; (409864 <main+0x138>)
  409748:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  40974a:	4a47      	ldr	r2, [pc, #284]	; (409868 <main+0x13c>)
  40974c:	4b47      	ldr	r3, [pc, #284]	; (40986c <main+0x140>)
  40974e:	601a      	str	r2, [r3, #0]
	usart_settings.baudrate = opt->baudrate;
  409750:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  409754:	9304      	str	r3, [sp, #16]
	usart_settings.char_length = opt->charlength;
  409756:	23c0      	movs	r3, #192	; 0xc0
  409758:	9305      	str	r3, [sp, #20]
	usart_settings.parity_type = opt->paritytype;
  40975a:	f44f 6300 	mov.w	r3, #2048	; 0x800
  40975e:	9306      	str	r3, [sp, #24]
	usart_settings.stop_bits= opt->stopbits;
  409760:	2400      	movs	r4, #0
  409762:	9407      	str	r4, [sp, #28]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  409764:	9408      	str	r4, [sp, #32]
  409766:	200e      	movs	r0, #14
  409768:	47b0      	blx	r6
		usart_init_rs232(p_usart, &usart_settings,
  40976a:	4a41      	ldr	r2, [pc, #260]	; (409870 <main+0x144>)
  40976c:	a904      	add	r1, sp, #16
  40976e:	4628      	mov	r0, r5
  409770:	4b40      	ldr	r3, [pc, #256]	; (409874 <main+0x148>)
  409772:	4798      	blx	r3
		usart_enable_tx(p_usart);
  409774:	4628      	mov	r0, r5
  409776:	4b40      	ldr	r3, [pc, #256]	; (409878 <main+0x14c>)
  409778:	4798      	blx	r3
		usart_enable_rx(p_usart);
  40977a:	4628      	mov	r0, r5
  40977c:	4b3f      	ldr	r3, [pc, #252]	; (40987c <main+0x150>)
  40977e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  409780:	4e3f      	ldr	r6, [pc, #252]	; (409880 <main+0x154>)
  409782:	6833      	ldr	r3, [r6, #0]
  409784:	4621      	mov	r1, r4
  409786:	6898      	ldr	r0, [r3, #8]
  409788:	4d3e      	ldr	r5, [pc, #248]	; (409884 <main+0x158>)
  40978a:	47a8      	blx	r5
	setbuf(stdin, NULL);
  40978c:	6833      	ldr	r3, [r6, #0]
  40978e:	4621      	mov	r1, r4
  409790:	6858      	ldr	r0, [r3, #4]
  409792:	47a8      	blx	r5

	/* Initialize the UART console. */
	configure_console();
	printf(STRING_HEADER);
  409794:	483c      	ldr	r0, [pc, #240]	; (409888 <main+0x15c>)
  409796:	4b3d      	ldr	r3, [pc, #244]	; (40988c <main+0x160>)
  409798:	4798      	blx	r3

	sdQueue = xQueueCreate( 1, sizeof( char ) * CHAR_SIZE );
  40979a:	4622      	mov	r2, r4
  40979c:	21ff      	movs	r1, #255	; 0xff
  40979e:	2001      	movs	r0, #1
  4097a0:	4d3b      	ldr	r5, [pc, #236]	; (409890 <main+0x164>)
  4097a2:	47a8      	blx	r5
  4097a4:	4b3b      	ldr	r3, [pc, #236]	; (409894 <main+0x168>)
  4097a6:	6018      	str	r0, [r3, #0]
	xSemaphoreMusic = xSemaphoreCreateBinary();
  4097a8:	2203      	movs	r2, #3
  4097aa:	4621      	mov	r1, r4
  4097ac:	2001      	movs	r0, #1
  4097ae:	47a8      	blx	r5
  4097b0:	4b39      	ldr	r3, [pc, #228]	; (409898 <main+0x16c>)
  4097b2:	6018      	str	r0, [r3, #0]
	xQueueMus = xQueueCreate( 50, sizeof( int )*24 );
  4097b4:	4622      	mov	r2, r4
  4097b6:	2160      	movs	r1, #96	; 0x60
  4097b8:	2032      	movs	r0, #50	; 0x32
  4097ba:	47a8      	blx	r5
  4097bc:	4b37      	ldr	r3, [pc, #220]	; (40989c <main+0x170>)
  4097be:	6018      	str	r0, [r3, #0]
  
 	if (xTaskCreate(task_wifi, "Wifi", TASK_WIFI_STACK_SIZE, NULL,
  4097c0:	9403      	str	r4, [sp, #12]
  4097c2:	9402      	str	r4, [sp, #8]
  4097c4:	9401      	str	r4, [sp, #4]
  4097c6:	9400      	str	r4, [sp, #0]
  4097c8:	4623      	mov	r3, r4
  4097ca:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4097ce:	4934      	ldr	r1, [pc, #208]	; (4098a0 <main+0x174>)
  4097d0:	4834      	ldr	r0, [pc, #208]	; (4098a4 <main+0x178>)
  4097d2:	4c35      	ldr	r4, [pc, #212]	; (4098a8 <main+0x17c>)
  4097d4:	47a0      	blx	r4
  4097d6:	2801      	cmp	r0, #1
  4097d8:	d002      	beq.n	4097e0 <main+0xb4>
 	TASK_WIFI_STACK_PRIORITY, NULL) != pdPASS) {
 		printf("Failed to create Wifi task\r\n");
  4097da:	4834      	ldr	r0, [pc, #208]	; (4098ac <main+0x180>)
  4097dc:	4b2b      	ldr	r3, [pc, #172]	; (40988c <main+0x160>)
  4097de:	4798      	blx	r3
 	}

	if (xTaskCreate(task_sdcard, "sd", TASK_WIFI_STACK_SIZE, NULL,
  4097e0:	2300      	movs	r3, #0
  4097e2:	9303      	str	r3, [sp, #12]
  4097e4:	9302      	str	r3, [sp, #8]
  4097e6:	9301      	str	r3, [sp, #4]
  4097e8:	9300      	str	r3, [sp, #0]
  4097ea:	f44f 6280 	mov.w	r2, #1024	; 0x400
  4097ee:	4930      	ldr	r1, [pc, #192]	; (4098b0 <main+0x184>)
  4097f0:	4830      	ldr	r0, [pc, #192]	; (4098b4 <main+0x188>)
  4097f2:	4c2d      	ldr	r4, [pc, #180]	; (4098a8 <main+0x17c>)
  4097f4:	47a0      	blx	r4
  4097f6:	2801      	cmp	r0, #1
  4097f8:	d002      	beq.n	409800 <main+0xd4>
	TASK_WIFI_STACK_PRIORITY, NULL) != pdPASS) {
		printf("Failed to create Wifi task\r\n");
  4097fa:	482c      	ldr	r0, [pc, #176]	; (4098ac <main+0x180>)
  4097fc:	4b23      	ldr	r3, [pc, #140]	; (40988c <main+0x160>)
  4097fe:	4798      	blx	r3
	}
	
	if (xTaskCreate(task_led, "TOCA", TASK_LED_STACK_SIZE, NULL,
  409800:	2300      	movs	r3, #0
  409802:	9303      	str	r3, [sp, #12]
  409804:	9302      	str	r3, [sp, #8]
  409806:	9301      	str	r3, [sp, #4]
  409808:	2203      	movs	r2, #3
  40980a:	9200      	str	r2, [sp, #0]
  40980c:	f44f 7280 	mov.w	r2, #256	; 0x100
  409810:	4929      	ldr	r1, [pc, #164]	; (4098b8 <main+0x18c>)
  409812:	482a      	ldr	r0, [pc, #168]	; (4098bc <main+0x190>)
  409814:	4c24      	ldr	r4, [pc, #144]	; (4098a8 <main+0x17c>)
  409816:	47a0      	blx	r4
  409818:	2801      	cmp	r0, #1
  40981a:	d002      	beq.n	409822 <main+0xf6>
 	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
 		printf("Failed to create test TASK TOCA task\r\n");
  40981c:	4828      	ldr	r0, [pc, #160]	; (4098c0 <main+0x194>)
  40981e:	4b1b      	ldr	r3, [pc, #108]	; (40988c <main+0x160>)
  409820:	4798      	blx	r3
 	}	
 	
 	if (xTaskCreate(task_maestro, "maestro", TASK_LED_STACK_SIZE, NULL,
  409822:	2300      	movs	r3, #0
  409824:	9303      	str	r3, [sp, #12]
  409826:	9302      	str	r3, [sp, #8]
  409828:	9301      	str	r3, [sp, #4]
  40982a:	2203      	movs	r2, #3
  40982c:	9200      	str	r2, [sp, #0]
  40982e:	f44f 7280 	mov.w	r2, #256	; 0x100
  409832:	4924      	ldr	r1, [pc, #144]	; (4098c4 <main+0x198>)
  409834:	4824      	ldr	r0, [pc, #144]	; (4098c8 <main+0x19c>)
  409836:	4c1c      	ldr	r4, [pc, #112]	; (4098a8 <main+0x17c>)
  409838:	47a0      	blx	r4
  40983a:	2801      	cmp	r0, #1
  40983c:	d002      	beq.n	409844 <main+0x118>
 	TASK_LED_STACK_PRIORITY, NULL) != pdPASS) {
 		printf("Failed to create test MAESTRO task\r\n");
  40983e:	4823      	ldr	r0, [pc, #140]	; (4098cc <main+0x1a0>)
  409840:	4b12      	ldr	r3, [pc, #72]	; (40988c <main+0x160>)
  409842:	4798      	blx	r3
 	}


	vTaskStartScheduler();
  409844:	4b22      	ldr	r3, [pc, #136]	; (4098d0 <main+0x1a4>)
  409846:	4798      	blx	r3
  409848:	e7fe      	b.n	409848 <main+0x11c>
  40984a:	bf00      	nop
  40984c:	00407c25 	.word	0x00407c25
  409850:	00407d21 	.word	0x00407d21
  409854:	00408629 	.word	0x00408629
  409858:	40028000 	.word	0x40028000
  40985c:	2040cb5c 	.word	0x2040cb5c
  409860:	00408fe5 	.word	0x00408fe5
  409864:	2040cb58 	.word	0x2040cb58
  409868:	00408f09 	.word	0x00408f09
  40986c:	2040cb54 	.word	0x2040cb54
  409870:	08f0d180 	.word	0x08f0d180
  409874:	00408879 	.word	0x00408879
  409878:	004088cd 	.word	0x004088cd
  40987c:	004088d3 	.word	0x004088d3
  409880:	20400078 	.word	0x20400078
  409884:	00409b25 	.word	0x00409b25
  409888:	00411a60 	.word	0x00411a60
  40988c:	0040992d 	.word	0x0040992d
  409890:	00403afd 	.word	0x00403afd
  409894:	20410a28 	.word	0x20410a28
  409898:	2040e944 	.word	0x2040e944
  40989c:	20410a2c 	.word	0x20410a2c
  4098a0:	00411ac4 	.word	0x00411ac4
  4098a4:	004092e5 	.word	0x004092e5
  4098a8:	0040413d 	.word	0x0040413d
  4098ac:	00411acc 	.word	0x00411acc
  4098b0:	00411aec 	.word	0x00411aec
  4098b4:	00409681 	.word	0x00409681
  4098b8:	00411af0 	.word	0x00411af0
  4098bc:	004091c1 	.word	0x004091c1
  4098c0:	00411af8 	.word	0x00411af8
  4098c4:	00411b20 	.word	0x00411b20
  4098c8:	00408ba1 	.word	0x00408ba1
  4098cc:	00411b28 	.word	0x00411b28
  4098d0:	00404371 	.word	0x00404371

004098d4 <atoi>:
  4098d4:	220a      	movs	r2, #10
  4098d6:	2100      	movs	r1, #0
  4098d8:	f000 bf58 	b.w	40a78c <strtol>

004098dc <__libc_init_array>:
  4098dc:	b570      	push	{r4, r5, r6, lr}
  4098de:	4e0f      	ldr	r6, [pc, #60]	; (40991c <__libc_init_array+0x40>)
  4098e0:	4d0f      	ldr	r5, [pc, #60]	; (409920 <__libc_init_array+0x44>)
  4098e2:	1b76      	subs	r6, r6, r5
  4098e4:	10b6      	asrs	r6, r6, #2
  4098e6:	bf18      	it	ne
  4098e8:	2400      	movne	r4, #0
  4098ea:	d005      	beq.n	4098f8 <__libc_init_array+0x1c>
  4098ec:	3401      	adds	r4, #1
  4098ee:	f855 3b04 	ldr.w	r3, [r5], #4
  4098f2:	4798      	blx	r3
  4098f4:	42a6      	cmp	r6, r4
  4098f6:	d1f9      	bne.n	4098ec <__libc_init_array+0x10>
  4098f8:	4e0a      	ldr	r6, [pc, #40]	; (409924 <__libc_init_array+0x48>)
  4098fa:	4d0b      	ldr	r5, [pc, #44]	; (409928 <__libc_init_array+0x4c>)
  4098fc:	1b76      	subs	r6, r6, r5
  4098fe:	f008 fc97 	bl	412230 <_init>
  409902:	10b6      	asrs	r6, r6, #2
  409904:	bf18      	it	ne
  409906:	2400      	movne	r4, #0
  409908:	d006      	beq.n	409918 <__libc_init_array+0x3c>
  40990a:	3401      	adds	r4, #1
  40990c:	f855 3b04 	ldr.w	r3, [r5], #4
  409910:	4798      	blx	r3
  409912:	42a6      	cmp	r6, r4
  409914:	d1f9      	bne.n	40990a <__libc_init_array+0x2e>
  409916:	bd70      	pop	{r4, r5, r6, pc}
  409918:	bd70      	pop	{r4, r5, r6, pc}
  40991a:	bf00      	nop
  40991c:	0041223c 	.word	0x0041223c
  409920:	0041223c 	.word	0x0041223c
  409924:	00412244 	.word	0x00412244
  409928:	0041223c 	.word	0x0041223c

0040992c <iprintf>:
  40992c:	b40f      	push	{r0, r1, r2, r3}
  40992e:	b500      	push	{lr}
  409930:	4907      	ldr	r1, [pc, #28]	; (409950 <iprintf+0x24>)
  409932:	b083      	sub	sp, #12
  409934:	ab04      	add	r3, sp, #16
  409936:	6808      	ldr	r0, [r1, #0]
  409938:	f853 2b04 	ldr.w	r2, [r3], #4
  40993c:	6881      	ldr	r1, [r0, #8]
  40993e:	9301      	str	r3, [sp, #4]
  409940:	f002 f9a8 	bl	40bc94 <_vfiprintf_r>
  409944:	b003      	add	sp, #12
  409946:	f85d eb04 	ldr.w	lr, [sp], #4
  40994a:	b004      	add	sp, #16
  40994c:	4770      	bx	lr
  40994e:	bf00      	nop
  409950:	20400078 	.word	0x20400078

00409954 <memcpy>:
  409954:	4684      	mov	ip, r0
  409956:	ea41 0300 	orr.w	r3, r1, r0
  40995a:	f013 0303 	ands.w	r3, r3, #3
  40995e:	d16d      	bne.n	409a3c <memcpy+0xe8>
  409960:	3a40      	subs	r2, #64	; 0x40
  409962:	d341      	bcc.n	4099e8 <memcpy+0x94>
  409964:	f851 3b04 	ldr.w	r3, [r1], #4
  409968:	f840 3b04 	str.w	r3, [r0], #4
  40996c:	f851 3b04 	ldr.w	r3, [r1], #4
  409970:	f840 3b04 	str.w	r3, [r0], #4
  409974:	f851 3b04 	ldr.w	r3, [r1], #4
  409978:	f840 3b04 	str.w	r3, [r0], #4
  40997c:	f851 3b04 	ldr.w	r3, [r1], #4
  409980:	f840 3b04 	str.w	r3, [r0], #4
  409984:	f851 3b04 	ldr.w	r3, [r1], #4
  409988:	f840 3b04 	str.w	r3, [r0], #4
  40998c:	f851 3b04 	ldr.w	r3, [r1], #4
  409990:	f840 3b04 	str.w	r3, [r0], #4
  409994:	f851 3b04 	ldr.w	r3, [r1], #4
  409998:	f840 3b04 	str.w	r3, [r0], #4
  40999c:	f851 3b04 	ldr.w	r3, [r1], #4
  4099a0:	f840 3b04 	str.w	r3, [r0], #4
  4099a4:	f851 3b04 	ldr.w	r3, [r1], #4
  4099a8:	f840 3b04 	str.w	r3, [r0], #4
  4099ac:	f851 3b04 	ldr.w	r3, [r1], #4
  4099b0:	f840 3b04 	str.w	r3, [r0], #4
  4099b4:	f851 3b04 	ldr.w	r3, [r1], #4
  4099b8:	f840 3b04 	str.w	r3, [r0], #4
  4099bc:	f851 3b04 	ldr.w	r3, [r1], #4
  4099c0:	f840 3b04 	str.w	r3, [r0], #4
  4099c4:	f851 3b04 	ldr.w	r3, [r1], #4
  4099c8:	f840 3b04 	str.w	r3, [r0], #4
  4099cc:	f851 3b04 	ldr.w	r3, [r1], #4
  4099d0:	f840 3b04 	str.w	r3, [r0], #4
  4099d4:	f851 3b04 	ldr.w	r3, [r1], #4
  4099d8:	f840 3b04 	str.w	r3, [r0], #4
  4099dc:	f851 3b04 	ldr.w	r3, [r1], #4
  4099e0:	f840 3b04 	str.w	r3, [r0], #4
  4099e4:	3a40      	subs	r2, #64	; 0x40
  4099e6:	d2bd      	bcs.n	409964 <memcpy+0x10>
  4099e8:	3230      	adds	r2, #48	; 0x30
  4099ea:	d311      	bcc.n	409a10 <memcpy+0xbc>
  4099ec:	f851 3b04 	ldr.w	r3, [r1], #4
  4099f0:	f840 3b04 	str.w	r3, [r0], #4
  4099f4:	f851 3b04 	ldr.w	r3, [r1], #4
  4099f8:	f840 3b04 	str.w	r3, [r0], #4
  4099fc:	f851 3b04 	ldr.w	r3, [r1], #4
  409a00:	f840 3b04 	str.w	r3, [r0], #4
  409a04:	f851 3b04 	ldr.w	r3, [r1], #4
  409a08:	f840 3b04 	str.w	r3, [r0], #4
  409a0c:	3a10      	subs	r2, #16
  409a0e:	d2ed      	bcs.n	4099ec <memcpy+0x98>
  409a10:	320c      	adds	r2, #12
  409a12:	d305      	bcc.n	409a20 <memcpy+0xcc>
  409a14:	f851 3b04 	ldr.w	r3, [r1], #4
  409a18:	f840 3b04 	str.w	r3, [r0], #4
  409a1c:	3a04      	subs	r2, #4
  409a1e:	d2f9      	bcs.n	409a14 <memcpy+0xc0>
  409a20:	3204      	adds	r2, #4
  409a22:	d008      	beq.n	409a36 <memcpy+0xe2>
  409a24:	07d2      	lsls	r2, r2, #31
  409a26:	bf1c      	itt	ne
  409a28:	f811 3b01 	ldrbne.w	r3, [r1], #1
  409a2c:	f800 3b01 	strbne.w	r3, [r0], #1
  409a30:	d301      	bcc.n	409a36 <memcpy+0xe2>
  409a32:	880b      	ldrh	r3, [r1, #0]
  409a34:	8003      	strh	r3, [r0, #0]
  409a36:	4660      	mov	r0, ip
  409a38:	4770      	bx	lr
  409a3a:	bf00      	nop
  409a3c:	2a08      	cmp	r2, #8
  409a3e:	d313      	bcc.n	409a68 <memcpy+0x114>
  409a40:	078b      	lsls	r3, r1, #30
  409a42:	d08d      	beq.n	409960 <memcpy+0xc>
  409a44:	f010 0303 	ands.w	r3, r0, #3
  409a48:	d08a      	beq.n	409960 <memcpy+0xc>
  409a4a:	f1c3 0304 	rsb	r3, r3, #4
  409a4e:	1ad2      	subs	r2, r2, r3
  409a50:	07db      	lsls	r3, r3, #31
  409a52:	bf1c      	itt	ne
  409a54:	f811 3b01 	ldrbne.w	r3, [r1], #1
  409a58:	f800 3b01 	strbne.w	r3, [r0], #1
  409a5c:	d380      	bcc.n	409960 <memcpy+0xc>
  409a5e:	f831 3b02 	ldrh.w	r3, [r1], #2
  409a62:	f820 3b02 	strh.w	r3, [r0], #2
  409a66:	e77b      	b.n	409960 <memcpy+0xc>
  409a68:	3a04      	subs	r2, #4
  409a6a:	d3d9      	bcc.n	409a20 <memcpy+0xcc>
  409a6c:	3a01      	subs	r2, #1
  409a6e:	f811 3b01 	ldrb.w	r3, [r1], #1
  409a72:	f800 3b01 	strb.w	r3, [r0], #1
  409a76:	d2f9      	bcs.n	409a6c <memcpy+0x118>
  409a78:	780b      	ldrb	r3, [r1, #0]
  409a7a:	7003      	strb	r3, [r0, #0]
  409a7c:	784b      	ldrb	r3, [r1, #1]
  409a7e:	7043      	strb	r3, [r0, #1]
  409a80:	788b      	ldrb	r3, [r1, #2]
  409a82:	7083      	strb	r3, [r0, #2]
  409a84:	4660      	mov	r0, ip
  409a86:	4770      	bx	lr

00409a88 <memset>:
  409a88:	b470      	push	{r4, r5, r6}
  409a8a:	0786      	lsls	r6, r0, #30
  409a8c:	d046      	beq.n	409b1c <memset+0x94>
  409a8e:	1e54      	subs	r4, r2, #1
  409a90:	2a00      	cmp	r2, #0
  409a92:	d041      	beq.n	409b18 <memset+0x90>
  409a94:	b2ca      	uxtb	r2, r1
  409a96:	4603      	mov	r3, r0
  409a98:	e002      	b.n	409aa0 <memset+0x18>
  409a9a:	f114 34ff 	adds.w	r4, r4, #4294967295
  409a9e:	d33b      	bcc.n	409b18 <memset+0x90>
  409aa0:	f803 2b01 	strb.w	r2, [r3], #1
  409aa4:	079d      	lsls	r5, r3, #30
  409aa6:	d1f8      	bne.n	409a9a <memset+0x12>
  409aa8:	2c03      	cmp	r4, #3
  409aaa:	d92e      	bls.n	409b0a <memset+0x82>
  409aac:	b2cd      	uxtb	r5, r1
  409aae:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  409ab2:	2c0f      	cmp	r4, #15
  409ab4:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  409ab8:	d919      	bls.n	409aee <memset+0x66>
  409aba:	f103 0210 	add.w	r2, r3, #16
  409abe:	4626      	mov	r6, r4
  409ac0:	3e10      	subs	r6, #16
  409ac2:	2e0f      	cmp	r6, #15
  409ac4:	f842 5c10 	str.w	r5, [r2, #-16]
  409ac8:	f842 5c0c 	str.w	r5, [r2, #-12]
  409acc:	f842 5c08 	str.w	r5, [r2, #-8]
  409ad0:	f842 5c04 	str.w	r5, [r2, #-4]
  409ad4:	f102 0210 	add.w	r2, r2, #16
  409ad8:	d8f2      	bhi.n	409ac0 <memset+0x38>
  409ada:	f1a4 0210 	sub.w	r2, r4, #16
  409ade:	f022 020f 	bic.w	r2, r2, #15
  409ae2:	f004 040f 	and.w	r4, r4, #15
  409ae6:	3210      	adds	r2, #16
  409ae8:	2c03      	cmp	r4, #3
  409aea:	4413      	add	r3, r2
  409aec:	d90d      	bls.n	409b0a <memset+0x82>
  409aee:	461e      	mov	r6, r3
  409af0:	4622      	mov	r2, r4
  409af2:	3a04      	subs	r2, #4
  409af4:	2a03      	cmp	r2, #3
  409af6:	f846 5b04 	str.w	r5, [r6], #4
  409afa:	d8fa      	bhi.n	409af2 <memset+0x6a>
  409afc:	1f22      	subs	r2, r4, #4
  409afe:	f022 0203 	bic.w	r2, r2, #3
  409b02:	3204      	adds	r2, #4
  409b04:	4413      	add	r3, r2
  409b06:	f004 0403 	and.w	r4, r4, #3
  409b0a:	b12c      	cbz	r4, 409b18 <memset+0x90>
  409b0c:	b2c9      	uxtb	r1, r1
  409b0e:	441c      	add	r4, r3
  409b10:	f803 1b01 	strb.w	r1, [r3], #1
  409b14:	429c      	cmp	r4, r3
  409b16:	d1fb      	bne.n	409b10 <memset+0x88>
  409b18:	bc70      	pop	{r4, r5, r6}
  409b1a:	4770      	bx	lr
  409b1c:	4614      	mov	r4, r2
  409b1e:	4603      	mov	r3, r0
  409b20:	e7c2      	b.n	409aa8 <memset+0x20>
  409b22:	bf00      	nop

00409b24 <setbuf>:
  409b24:	2900      	cmp	r1, #0
  409b26:	bf0c      	ite	eq
  409b28:	2202      	moveq	r2, #2
  409b2a:	2200      	movne	r2, #0
  409b2c:	f44f 6380 	mov.w	r3, #1024	; 0x400
  409b30:	f000 b800 	b.w	409b34 <setvbuf>

00409b34 <setvbuf>:
  409b34:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  409b38:	4c61      	ldr	r4, [pc, #388]	; (409cc0 <setvbuf+0x18c>)
  409b3a:	6825      	ldr	r5, [r4, #0]
  409b3c:	b083      	sub	sp, #12
  409b3e:	4604      	mov	r4, r0
  409b40:	460f      	mov	r7, r1
  409b42:	4690      	mov	r8, r2
  409b44:	461e      	mov	r6, r3
  409b46:	b115      	cbz	r5, 409b4e <setvbuf+0x1a>
  409b48:	6bab      	ldr	r3, [r5, #56]	; 0x38
  409b4a:	2b00      	cmp	r3, #0
  409b4c:	d064      	beq.n	409c18 <setvbuf+0xe4>
  409b4e:	f1b8 0f02 	cmp.w	r8, #2
  409b52:	d006      	beq.n	409b62 <setvbuf+0x2e>
  409b54:	f1b8 0f01 	cmp.w	r8, #1
  409b58:	f200 809f 	bhi.w	409c9a <setvbuf+0x166>
  409b5c:	2e00      	cmp	r6, #0
  409b5e:	f2c0 809c 	blt.w	409c9a <setvbuf+0x166>
  409b62:	6e63      	ldr	r3, [r4, #100]	; 0x64
  409b64:	07d8      	lsls	r0, r3, #31
  409b66:	d534      	bpl.n	409bd2 <setvbuf+0x9e>
  409b68:	4621      	mov	r1, r4
  409b6a:	4628      	mov	r0, r5
  409b6c:	f003 ffee 	bl	40db4c <_fflush_r>
  409b70:	6b21      	ldr	r1, [r4, #48]	; 0x30
  409b72:	b141      	cbz	r1, 409b86 <setvbuf+0x52>
  409b74:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409b78:	4299      	cmp	r1, r3
  409b7a:	d002      	beq.n	409b82 <setvbuf+0x4e>
  409b7c:	4628      	mov	r0, r5
  409b7e:	f004 f963 	bl	40de48 <_free_r>
  409b82:	2300      	movs	r3, #0
  409b84:	6323      	str	r3, [r4, #48]	; 0x30
  409b86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409b8a:	2200      	movs	r2, #0
  409b8c:	61a2      	str	r2, [r4, #24]
  409b8e:	6062      	str	r2, [r4, #4]
  409b90:	061a      	lsls	r2, r3, #24
  409b92:	d43a      	bmi.n	409c0a <setvbuf+0xd6>
  409b94:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  409b98:	f023 0303 	bic.w	r3, r3, #3
  409b9c:	f1b8 0f02 	cmp.w	r8, #2
  409ba0:	81a3      	strh	r3, [r4, #12]
  409ba2:	d01d      	beq.n	409be0 <setvbuf+0xac>
  409ba4:	ab01      	add	r3, sp, #4
  409ba6:	466a      	mov	r2, sp
  409ba8:	4621      	mov	r1, r4
  409baa:	4628      	mov	r0, r5
  409bac:	f004 fbfc 	bl	40e3a8 <__swhatbuf_r>
  409bb0:	89a3      	ldrh	r3, [r4, #12]
  409bb2:	4318      	orrs	r0, r3
  409bb4:	81a0      	strh	r0, [r4, #12]
  409bb6:	2e00      	cmp	r6, #0
  409bb8:	d132      	bne.n	409c20 <setvbuf+0xec>
  409bba:	9e00      	ldr	r6, [sp, #0]
  409bbc:	4630      	mov	r0, r6
  409bbe:	f004 fc6b 	bl	40e498 <malloc>
  409bc2:	4607      	mov	r7, r0
  409bc4:	2800      	cmp	r0, #0
  409bc6:	d06b      	beq.n	409ca0 <setvbuf+0x16c>
  409bc8:	89a3      	ldrh	r3, [r4, #12]
  409bca:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  409bce:	81a3      	strh	r3, [r4, #12]
  409bd0:	e028      	b.n	409c24 <setvbuf+0xf0>
  409bd2:	89a3      	ldrh	r3, [r4, #12]
  409bd4:	0599      	lsls	r1, r3, #22
  409bd6:	d4c7      	bmi.n	409b68 <setvbuf+0x34>
  409bd8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409bda:	f004 fbe1 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  409bde:	e7c3      	b.n	409b68 <setvbuf+0x34>
  409be0:	2500      	movs	r5, #0
  409be2:	6e61      	ldr	r1, [r4, #100]	; 0x64
  409be4:	2600      	movs	r6, #0
  409be6:	f104 0243 	add.w	r2, r4, #67	; 0x43
  409bea:	f043 0302 	orr.w	r3, r3, #2
  409bee:	2001      	movs	r0, #1
  409bf0:	60a6      	str	r6, [r4, #8]
  409bf2:	07ce      	lsls	r6, r1, #31
  409bf4:	81a3      	strh	r3, [r4, #12]
  409bf6:	6022      	str	r2, [r4, #0]
  409bf8:	6122      	str	r2, [r4, #16]
  409bfa:	6160      	str	r0, [r4, #20]
  409bfc:	d401      	bmi.n	409c02 <setvbuf+0xce>
  409bfe:	0598      	lsls	r0, r3, #22
  409c00:	d53e      	bpl.n	409c80 <setvbuf+0x14c>
  409c02:	4628      	mov	r0, r5
  409c04:	b003      	add	sp, #12
  409c06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409c0a:	6921      	ldr	r1, [r4, #16]
  409c0c:	4628      	mov	r0, r5
  409c0e:	f004 f91b 	bl	40de48 <_free_r>
  409c12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409c16:	e7bd      	b.n	409b94 <setvbuf+0x60>
  409c18:	4628      	mov	r0, r5
  409c1a:	f003 ffef 	bl	40dbfc <__sinit>
  409c1e:	e796      	b.n	409b4e <setvbuf+0x1a>
  409c20:	2f00      	cmp	r7, #0
  409c22:	d0cb      	beq.n	409bbc <setvbuf+0x88>
  409c24:	6bab      	ldr	r3, [r5, #56]	; 0x38
  409c26:	2b00      	cmp	r3, #0
  409c28:	d033      	beq.n	409c92 <setvbuf+0x15e>
  409c2a:	9b00      	ldr	r3, [sp, #0]
  409c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  409c30:	6027      	str	r7, [r4, #0]
  409c32:	429e      	cmp	r6, r3
  409c34:	bf1c      	itt	ne
  409c36:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  409c3a:	81a2      	strhne	r2, [r4, #12]
  409c3c:	f1b8 0f01 	cmp.w	r8, #1
  409c40:	bf04      	itt	eq
  409c42:	f042 0201 	orreq.w	r2, r2, #1
  409c46:	81a2      	strheq	r2, [r4, #12]
  409c48:	b292      	uxth	r2, r2
  409c4a:	f012 0308 	ands.w	r3, r2, #8
  409c4e:	6127      	str	r7, [r4, #16]
  409c50:	6166      	str	r6, [r4, #20]
  409c52:	d00e      	beq.n	409c72 <setvbuf+0x13e>
  409c54:	07d1      	lsls	r1, r2, #31
  409c56:	d51a      	bpl.n	409c8e <setvbuf+0x15a>
  409c58:	6e65      	ldr	r5, [r4, #100]	; 0x64
  409c5a:	4276      	negs	r6, r6
  409c5c:	2300      	movs	r3, #0
  409c5e:	f015 0501 	ands.w	r5, r5, #1
  409c62:	61a6      	str	r6, [r4, #24]
  409c64:	60a3      	str	r3, [r4, #8]
  409c66:	d009      	beq.n	409c7c <setvbuf+0x148>
  409c68:	2500      	movs	r5, #0
  409c6a:	4628      	mov	r0, r5
  409c6c:	b003      	add	sp, #12
  409c6e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409c72:	60a3      	str	r3, [r4, #8]
  409c74:	6e65      	ldr	r5, [r4, #100]	; 0x64
  409c76:	f015 0501 	ands.w	r5, r5, #1
  409c7a:	d1f5      	bne.n	409c68 <setvbuf+0x134>
  409c7c:	0593      	lsls	r3, r2, #22
  409c7e:	d4c0      	bmi.n	409c02 <setvbuf+0xce>
  409c80:	6da0      	ldr	r0, [r4, #88]	; 0x58
  409c82:	f004 fb8f 	bl	40e3a4 <__retarget_lock_release_recursive>
  409c86:	4628      	mov	r0, r5
  409c88:	b003      	add	sp, #12
  409c8a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  409c8e:	60a6      	str	r6, [r4, #8]
  409c90:	e7f0      	b.n	409c74 <setvbuf+0x140>
  409c92:	4628      	mov	r0, r5
  409c94:	f003 ffb2 	bl	40dbfc <__sinit>
  409c98:	e7c7      	b.n	409c2a <setvbuf+0xf6>
  409c9a:	f04f 35ff 	mov.w	r5, #4294967295
  409c9e:	e7b0      	b.n	409c02 <setvbuf+0xce>
  409ca0:	f8dd 9000 	ldr.w	r9, [sp]
  409ca4:	45b1      	cmp	r9, r6
  409ca6:	d004      	beq.n	409cb2 <setvbuf+0x17e>
  409ca8:	4648      	mov	r0, r9
  409caa:	f004 fbf5 	bl	40e498 <malloc>
  409cae:	4607      	mov	r7, r0
  409cb0:	b920      	cbnz	r0, 409cbc <setvbuf+0x188>
  409cb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  409cb6:	f04f 35ff 	mov.w	r5, #4294967295
  409cba:	e792      	b.n	409be2 <setvbuf+0xae>
  409cbc:	464e      	mov	r6, r9
  409cbe:	e783      	b.n	409bc8 <setvbuf+0x94>
  409cc0:	20400078 	.word	0x20400078

00409cc4 <sprintf>:
  409cc4:	b40e      	push	{r1, r2, r3}
  409cc6:	b5f0      	push	{r4, r5, r6, r7, lr}
  409cc8:	b09c      	sub	sp, #112	; 0x70
  409cca:	ab21      	add	r3, sp, #132	; 0x84
  409ccc:	490f      	ldr	r1, [pc, #60]	; (409d0c <sprintf+0x48>)
  409cce:	f853 2b04 	ldr.w	r2, [r3], #4
  409cd2:	9301      	str	r3, [sp, #4]
  409cd4:	4605      	mov	r5, r0
  409cd6:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  409cda:	6808      	ldr	r0, [r1, #0]
  409cdc:	9502      	str	r5, [sp, #8]
  409cde:	f44f 7702 	mov.w	r7, #520	; 0x208
  409ce2:	f64f 76ff 	movw	r6, #65535	; 0xffff
  409ce6:	a902      	add	r1, sp, #8
  409ce8:	9506      	str	r5, [sp, #24]
  409cea:	f8ad 7014 	strh.w	r7, [sp, #20]
  409cee:	9404      	str	r4, [sp, #16]
  409cf0:	9407      	str	r4, [sp, #28]
  409cf2:	f8ad 6016 	strh.w	r6, [sp, #22]
  409cf6:	f000 fd5f 	bl	40a7b8 <_svfprintf_r>
  409cfa:	9b02      	ldr	r3, [sp, #8]
  409cfc:	2200      	movs	r2, #0
  409cfe:	701a      	strb	r2, [r3, #0]
  409d00:	b01c      	add	sp, #112	; 0x70
  409d02:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  409d06:	b003      	add	sp, #12
  409d08:	4770      	bx	lr
  409d0a:	bf00      	nop
  409d0c:	20400078 	.word	0x20400078
	...
  409d20:	eba2 0003 	sub.w	r0, r2, r3
  409d24:	4770      	bx	lr
  409d26:	bf00      	nop

00409d28 <strcmp>:
  409d28:	7802      	ldrb	r2, [r0, #0]
  409d2a:	780b      	ldrb	r3, [r1, #0]
  409d2c:	2a01      	cmp	r2, #1
  409d2e:	bf28      	it	cs
  409d30:	429a      	cmpcs	r2, r3
  409d32:	d1f5      	bne.n	409d20 <sprintf+0x5c>
  409d34:	e96d 4504 	strd	r4, r5, [sp, #-16]!
  409d38:	ea40 0401 	orr.w	r4, r0, r1
  409d3c:	e9cd 6702 	strd	r6, r7, [sp, #8]
  409d40:	f06f 0c00 	mvn.w	ip, #0
  409d44:	ea4f 7244 	mov.w	r2, r4, lsl #29
  409d48:	b312      	cbz	r2, 409d90 <strcmp+0x68>
  409d4a:	ea80 0401 	eor.w	r4, r0, r1
  409d4e:	f014 0f07 	tst.w	r4, #7
  409d52:	d16a      	bne.n	409e2a <strcmp+0x102>
  409d54:	f000 0407 	and.w	r4, r0, #7
  409d58:	f020 0007 	bic.w	r0, r0, #7
  409d5c:	f004 0503 	and.w	r5, r4, #3
  409d60:	f021 0107 	bic.w	r1, r1, #7
  409d64:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  409d68:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  409d6c:	f014 0f04 	tst.w	r4, #4
  409d70:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  409d74:	fa0c f405 	lsl.w	r4, ip, r5
  409d78:	ea62 0204 	orn	r2, r2, r4
  409d7c:	ea66 0604 	orn	r6, r6, r4
  409d80:	d00a      	beq.n	409d98 <strcmp+0x70>
  409d82:	ea63 0304 	orn	r3, r3, r4
  409d86:	4662      	mov	r2, ip
  409d88:	ea67 0704 	orn	r7, r7, r4
  409d8c:	4666      	mov	r6, ip
  409d8e:	e003      	b.n	409d98 <strcmp+0x70>
  409d90:	e8f0 2304 	ldrd	r2, r3, [r0], #16
  409d94:	e8f1 6704 	ldrd	r6, r7, [r1], #16
  409d98:	fa82 f54c 	uadd8	r5, r2, ip
  409d9c:	ea82 0406 	eor.w	r4, r2, r6
  409da0:	faa4 f48c 	sel	r4, r4, ip
  409da4:	bb6c      	cbnz	r4, 409e02 <strcmp+0xda>
  409da6:	fa83 f54c 	uadd8	r5, r3, ip
  409daa:	ea83 0507 	eor.w	r5, r3, r7
  409dae:	faa5 f58c 	sel	r5, r5, ip
  409db2:	b995      	cbnz	r5, 409dda <strcmp+0xb2>
  409db4:	e950 2302 	ldrd	r2, r3, [r0, #-8]
  409db8:	e951 6702 	ldrd	r6, r7, [r1, #-8]
  409dbc:	fa82 f54c 	uadd8	r5, r2, ip
  409dc0:	ea82 0406 	eor.w	r4, r2, r6
  409dc4:	faa4 f48c 	sel	r4, r4, ip
  409dc8:	fa83 f54c 	uadd8	r5, r3, ip
  409dcc:	ea83 0507 	eor.w	r5, r3, r7
  409dd0:	faa5 f58c 	sel	r5, r5, ip
  409dd4:	4325      	orrs	r5, r4
  409dd6:	d0db      	beq.n	409d90 <strcmp+0x68>
  409dd8:	b99c      	cbnz	r4, 409e02 <strcmp+0xda>
  409dda:	ba2d      	rev	r5, r5
  409ddc:	fab5 f485 	clz	r4, r5
  409de0:	f024 0407 	bic.w	r4, r4, #7
  409de4:	fa27 f104 	lsr.w	r1, r7, r4
  409de8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  409dec:	fa23 f304 	lsr.w	r3, r3, r4
  409df0:	f003 00ff 	and.w	r0, r3, #255	; 0xff
  409df4:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409df8:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409dfc:	eba0 0001 	sub.w	r0, r0, r1
  409e00:	4770      	bx	lr
  409e02:	ba24      	rev	r4, r4
  409e04:	fab4 f484 	clz	r4, r4
  409e08:	f024 0407 	bic.w	r4, r4, #7
  409e0c:	fa26 f104 	lsr.w	r1, r6, r4
  409e10:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
  409e14:	fa22 f204 	lsr.w	r2, r2, r4
  409e18:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  409e1c:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409e20:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409e24:	eba0 0001 	sub.w	r0, r0, r1
  409e28:	4770      	bx	lr
  409e2a:	f014 0f03 	tst.w	r4, #3
  409e2e:	d13c      	bne.n	409eaa <strcmp+0x182>
  409e30:	f010 0403 	ands.w	r4, r0, #3
  409e34:	d128      	bne.n	409e88 <strcmp+0x160>
  409e36:	f850 2b08 	ldr.w	r2, [r0], #8
  409e3a:	f851 3b08 	ldr.w	r3, [r1], #8
  409e3e:	fa82 f54c 	uadd8	r5, r2, ip
  409e42:	ea82 0503 	eor.w	r5, r2, r3
  409e46:	faa5 f58c 	sel	r5, r5, ip
  409e4a:	b95d      	cbnz	r5, 409e64 <strcmp+0x13c>
  409e4c:	f850 2c04 	ldr.w	r2, [r0, #-4]
  409e50:	f851 3c04 	ldr.w	r3, [r1, #-4]
  409e54:	fa82 f54c 	uadd8	r5, r2, ip
  409e58:	ea82 0503 	eor.w	r5, r2, r3
  409e5c:	faa5 f58c 	sel	r5, r5, ip
  409e60:	2d00      	cmp	r5, #0
  409e62:	d0e8      	beq.n	409e36 <strcmp+0x10e>
  409e64:	ba2d      	rev	r5, r5
  409e66:	fab5 f485 	clz	r4, r5
  409e6a:	f024 0407 	bic.w	r4, r4, #7
  409e6e:	fa23 f104 	lsr.w	r1, r3, r4
  409e72:	fa22 f204 	lsr.w	r2, r2, r4
  409e76:	f002 00ff 	and.w	r0, r2, #255	; 0xff
  409e7a:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  409e7e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409e82:	eba0 0001 	sub.w	r0, r0, r1
  409e86:	4770      	bx	lr
  409e88:	ea4f 04c4 	mov.w	r4, r4, lsl #3
  409e8c:	f020 0003 	bic.w	r0, r0, #3
  409e90:	f850 2b08 	ldr.w	r2, [r0], #8
  409e94:	f021 0103 	bic.w	r1, r1, #3
  409e98:	f851 3b08 	ldr.w	r3, [r1], #8
  409e9c:	fa0c f404 	lsl.w	r4, ip, r4
  409ea0:	ea62 0204 	orn	r2, r2, r4
  409ea4:	ea63 0304 	orn	r3, r3, r4
  409ea8:	e7c9      	b.n	409e3e <strcmp+0x116>
  409eaa:	f010 0403 	ands.w	r4, r0, #3
  409eae:	d01a      	beq.n	409ee6 <strcmp+0x1be>
  409eb0:	eba1 0104 	sub.w	r1, r1, r4
  409eb4:	f020 0003 	bic.w	r0, r0, #3
  409eb8:	07e4      	lsls	r4, r4, #31
  409eba:	f850 2b04 	ldr.w	r2, [r0], #4
  409ebe:	d006      	beq.n	409ece <strcmp+0x1a6>
  409ec0:	d20f      	bcs.n	409ee2 <strcmp+0x1ba>
  409ec2:	788b      	ldrb	r3, [r1, #2]
  409ec4:	fa5f f4a2 	uxtb.w	r4, r2, ror #16
  409ec8:	1ae4      	subs	r4, r4, r3
  409eca:	d106      	bne.n	409eda <strcmp+0x1b2>
  409ecc:	b12b      	cbz	r3, 409eda <strcmp+0x1b2>
  409ece:	78cb      	ldrb	r3, [r1, #3]
  409ed0:	fa5f f4b2 	uxtb.w	r4, r2, ror #24
  409ed4:	1ae4      	subs	r4, r4, r3
  409ed6:	d100      	bne.n	409eda <strcmp+0x1b2>
  409ed8:	b91b      	cbnz	r3, 409ee2 <strcmp+0x1ba>
  409eda:	4620      	mov	r0, r4
  409edc:	f85d 4b10 	ldr.w	r4, [sp], #16
  409ee0:	4770      	bx	lr
  409ee2:	f101 0104 	add.w	r1, r1, #4
  409ee6:	f850 2b04 	ldr.w	r2, [r0], #4
  409eea:	07cc      	lsls	r4, r1, #31
  409eec:	f021 0103 	bic.w	r1, r1, #3
  409ef0:	f851 3b04 	ldr.w	r3, [r1], #4
  409ef4:	d848      	bhi.n	409f88 <strcmp+0x260>
  409ef6:	d224      	bcs.n	409f42 <strcmp+0x21a>
  409ef8:	f022 447f 	bic.w	r4, r2, #4278190080	; 0xff000000
  409efc:	fa82 f54c 	uadd8	r5, r2, ip
  409f00:	ea94 2513 	eors.w	r5, r4, r3, lsr #8
  409f04:	faa5 f58c 	sel	r5, r5, ip
  409f08:	d10a      	bne.n	409f20 <strcmp+0x1f8>
  409f0a:	b965      	cbnz	r5, 409f26 <strcmp+0x1fe>
  409f0c:	f851 3b04 	ldr.w	r3, [r1], #4
  409f10:	ea84 0402 	eor.w	r4, r4, r2
  409f14:	ebb4 6f03 	cmp.w	r4, r3, lsl #24
  409f18:	d10e      	bne.n	409f38 <strcmp+0x210>
  409f1a:	f850 2b04 	ldr.w	r2, [r0], #4
  409f1e:	e7eb      	b.n	409ef8 <strcmp+0x1d0>
  409f20:	ea4f 2313 	mov.w	r3, r3, lsr #8
  409f24:	e055      	b.n	409fd2 <strcmp+0x2aa>
  409f26:	f035 457f 	bics.w	r5, r5, #4278190080	; 0xff000000
  409f2a:	d14d      	bne.n	409fc8 <strcmp+0x2a0>
  409f2c:	7808      	ldrb	r0, [r1, #0]
  409f2e:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409f32:	f1c0 0000 	rsb	r0, r0, #0
  409f36:	4770      	bx	lr
  409f38:	ea4f 6212 	mov.w	r2, r2, lsr #24
  409f3c:	f003 03ff 	and.w	r3, r3, #255	; 0xff
  409f40:	e047      	b.n	409fd2 <strcmp+0x2aa>
  409f42:	ea02 441c 	and.w	r4, r2, ip, lsr #16
  409f46:	fa82 f54c 	uadd8	r5, r2, ip
  409f4a:	ea94 4513 	eors.w	r5, r4, r3, lsr #16
  409f4e:	faa5 f58c 	sel	r5, r5, ip
  409f52:	d10a      	bne.n	409f6a <strcmp+0x242>
  409f54:	b965      	cbnz	r5, 409f70 <strcmp+0x248>
  409f56:	f851 3b04 	ldr.w	r3, [r1], #4
  409f5a:	ea84 0402 	eor.w	r4, r4, r2
  409f5e:	ebb4 4f03 	cmp.w	r4, r3, lsl #16
  409f62:	d10c      	bne.n	409f7e <strcmp+0x256>
  409f64:	f850 2b04 	ldr.w	r2, [r0], #4
  409f68:	e7eb      	b.n	409f42 <strcmp+0x21a>
  409f6a:	ea4f 4313 	mov.w	r3, r3, lsr #16
  409f6e:	e030      	b.n	409fd2 <strcmp+0x2aa>
  409f70:	ea15 451c 	ands.w	r5, r5, ip, lsr #16
  409f74:	d128      	bne.n	409fc8 <strcmp+0x2a0>
  409f76:	880b      	ldrh	r3, [r1, #0]
  409f78:	ea4f 4212 	mov.w	r2, r2, lsr #16
  409f7c:	e029      	b.n	409fd2 <strcmp+0x2aa>
  409f7e:	ea4f 4212 	mov.w	r2, r2, lsr #16
  409f82:	ea03 431c 	and.w	r3, r3, ip, lsr #16
  409f86:	e024      	b.n	409fd2 <strcmp+0x2aa>
  409f88:	f002 04ff 	and.w	r4, r2, #255	; 0xff
  409f8c:	fa82 f54c 	uadd8	r5, r2, ip
  409f90:	ea94 6513 	eors.w	r5, r4, r3, lsr #24
  409f94:	faa5 f58c 	sel	r5, r5, ip
  409f98:	d10a      	bne.n	409fb0 <strcmp+0x288>
  409f9a:	b965      	cbnz	r5, 409fb6 <strcmp+0x28e>
  409f9c:	f851 3b04 	ldr.w	r3, [r1], #4
  409fa0:	ea84 0402 	eor.w	r4, r4, r2
  409fa4:	ebb4 2f03 	cmp.w	r4, r3, lsl #8
  409fa8:	d109      	bne.n	409fbe <strcmp+0x296>
  409faa:	f850 2b04 	ldr.w	r2, [r0], #4
  409fae:	e7eb      	b.n	409f88 <strcmp+0x260>
  409fb0:	ea4f 6313 	mov.w	r3, r3, lsr #24
  409fb4:	e00d      	b.n	409fd2 <strcmp+0x2aa>
  409fb6:	f015 0fff 	tst.w	r5, #255	; 0xff
  409fba:	d105      	bne.n	409fc8 <strcmp+0x2a0>
  409fbc:	680b      	ldr	r3, [r1, #0]
  409fbe:	ea4f 2212 	mov.w	r2, r2, lsr #8
  409fc2:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
  409fc6:	e004      	b.n	409fd2 <strcmp+0x2aa>
  409fc8:	f04f 0000 	mov.w	r0, #0
  409fcc:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409fd0:	4770      	bx	lr
  409fd2:	ba12      	rev	r2, r2
  409fd4:	ba1b      	rev	r3, r3
  409fd6:	fa82 f44c 	uadd8	r4, r2, ip
  409fda:	ea82 0403 	eor.w	r4, r2, r3
  409fde:	faa4 f58c 	sel	r5, r4, ip
  409fe2:	fab5 f485 	clz	r4, r5
  409fe6:	fa02 f204 	lsl.w	r2, r2, r4
  409fea:	fa03 f304 	lsl.w	r3, r3, r4
  409fee:	ea4f 6012 	mov.w	r0, r2, lsr #24
  409ff2:	e8fd 4504 	ldrd	r4, r5, [sp], #16
  409ff6:	eba0 6013 	sub.w	r0, r0, r3, lsr #24
  409ffa:	4770      	bx	lr

00409ffc <strcpy>:
  409ffc:	ea80 0201 	eor.w	r2, r0, r1
  40a000:	4684      	mov	ip, r0
  40a002:	f012 0f03 	tst.w	r2, #3
  40a006:	d14f      	bne.n	40a0a8 <strcpy+0xac>
  40a008:	f011 0f03 	tst.w	r1, #3
  40a00c:	d132      	bne.n	40a074 <strcpy+0x78>
  40a00e:	f84d 4d04 	str.w	r4, [sp, #-4]!
  40a012:	f011 0f04 	tst.w	r1, #4
  40a016:	f851 3b04 	ldr.w	r3, [r1], #4
  40a01a:	d00b      	beq.n	40a034 <strcpy+0x38>
  40a01c:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40a020:	439a      	bics	r2, r3
  40a022:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40a026:	bf04      	itt	eq
  40a028:	f84c 3b04 	streq.w	r3, [ip], #4
  40a02c:	f851 3b04 	ldreq.w	r3, [r1], #4
  40a030:	d116      	bne.n	40a060 <strcpy+0x64>
  40a032:	bf00      	nop
  40a034:	f851 4b04 	ldr.w	r4, [r1], #4
  40a038:	f1a3 3201 	sub.w	r2, r3, #16843009	; 0x1010101
  40a03c:	439a      	bics	r2, r3
  40a03e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40a042:	f1a4 3201 	sub.w	r2, r4, #16843009	; 0x1010101
  40a046:	d10b      	bne.n	40a060 <strcpy+0x64>
  40a048:	f84c 3b04 	str.w	r3, [ip], #4
  40a04c:	43a2      	bics	r2, r4
  40a04e:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40a052:	bf04      	itt	eq
  40a054:	f851 3b04 	ldreq.w	r3, [r1], #4
  40a058:	f84c 4b04 	streq.w	r4, [ip], #4
  40a05c:	d0ea      	beq.n	40a034 <strcpy+0x38>
  40a05e:	4623      	mov	r3, r4
  40a060:	f80c 3b01 	strb.w	r3, [ip], #1
  40a064:	f013 0fff 	tst.w	r3, #255	; 0xff
  40a068:	ea4f 2333 	mov.w	r3, r3, ror #8
  40a06c:	d1f8      	bne.n	40a060 <strcpy+0x64>
  40a06e:	f85d 4b04 	ldr.w	r4, [sp], #4
  40a072:	4770      	bx	lr
  40a074:	f011 0f01 	tst.w	r1, #1
  40a078:	d006      	beq.n	40a088 <strcpy+0x8c>
  40a07a:	f811 2b01 	ldrb.w	r2, [r1], #1
  40a07e:	f80c 2b01 	strb.w	r2, [ip], #1
  40a082:	2a00      	cmp	r2, #0
  40a084:	bf08      	it	eq
  40a086:	4770      	bxeq	lr
  40a088:	f011 0f02 	tst.w	r1, #2
  40a08c:	d0bf      	beq.n	40a00e <strcpy+0x12>
  40a08e:	f831 2b02 	ldrh.w	r2, [r1], #2
  40a092:	f012 0fff 	tst.w	r2, #255	; 0xff
  40a096:	bf16      	itet	ne
  40a098:	f82c 2b02 	strhne.w	r2, [ip], #2
  40a09c:	f88c 2000 	strbeq.w	r2, [ip]
  40a0a0:	f412 4f7f 	tstne.w	r2, #65280	; 0xff00
  40a0a4:	d1b3      	bne.n	40a00e <strcpy+0x12>
  40a0a6:	4770      	bx	lr
  40a0a8:	f811 2b01 	ldrb.w	r2, [r1], #1
  40a0ac:	f80c 2b01 	strb.w	r2, [ip], #1
  40a0b0:	2a00      	cmp	r2, #0
  40a0b2:	d1f9      	bne.n	40a0a8 <strcpy+0xac>
  40a0b4:	4770      	bx	lr
  40a0b6:	bf00      	nop
	...

0040a0c0 <strlen>:
  40a0c0:	f890 f000 	pld	[r0]
  40a0c4:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  40a0c8:	f020 0107 	bic.w	r1, r0, #7
  40a0cc:	f06f 0c00 	mvn.w	ip, #0
  40a0d0:	f010 0407 	ands.w	r4, r0, #7
  40a0d4:	f891 f020 	pld	[r1, #32]
  40a0d8:	f040 8049 	bne.w	40a16e <strlen+0xae>
  40a0dc:	f04f 0400 	mov.w	r4, #0
  40a0e0:	f06f 0007 	mvn.w	r0, #7
  40a0e4:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a0e8:	f891 f040 	pld	[r1, #64]	; 0x40
  40a0ec:	f100 0008 	add.w	r0, r0, #8
  40a0f0:	fa82 f24c 	uadd8	r2, r2, ip
  40a0f4:	faa4 f28c 	sel	r2, r4, ip
  40a0f8:	fa83 f34c 	uadd8	r3, r3, ip
  40a0fc:	faa2 f38c 	sel	r3, r2, ip
  40a100:	bb4b      	cbnz	r3, 40a156 <strlen+0x96>
  40a102:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  40a106:	fa82 f24c 	uadd8	r2, r2, ip
  40a10a:	f100 0008 	add.w	r0, r0, #8
  40a10e:	faa4 f28c 	sel	r2, r4, ip
  40a112:	fa83 f34c 	uadd8	r3, r3, ip
  40a116:	faa2 f38c 	sel	r3, r2, ip
  40a11a:	b9e3      	cbnz	r3, 40a156 <strlen+0x96>
  40a11c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  40a120:	fa82 f24c 	uadd8	r2, r2, ip
  40a124:	f100 0008 	add.w	r0, r0, #8
  40a128:	faa4 f28c 	sel	r2, r4, ip
  40a12c:	fa83 f34c 	uadd8	r3, r3, ip
  40a130:	faa2 f38c 	sel	r3, r2, ip
  40a134:	b97b      	cbnz	r3, 40a156 <strlen+0x96>
  40a136:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40a13a:	f101 0120 	add.w	r1, r1, #32
  40a13e:	fa82 f24c 	uadd8	r2, r2, ip
  40a142:	f100 0008 	add.w	r0, r0, #8
  40a146:	faa4 f28c 	sel	r2, r4, ip
  40a14a:	fa83 f34c 	uadd8	r3, r3, ip
  40a14e:	faa2 f38c 	sel	r3, r2, ip
  40a152:	2b00      	cmp	r3, #0
  40a154:	d0c6      	beq.n	40a0e4 <strlen+0x24>
  40a156:	2a00      	cmp	r2, #0
  40a158:	bf04      	itt	eq
  40a15a:	3004      	addeq	r0, #4
  40a15c:	461a      	moveq	r2, r3
  40a15e:	ba12      	rev	r2, r2
  40a160:	fab2 f282 	clz	r2, r2
  40a164:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  40a168:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  40a16c:	4770      	bx	lr
  40a16e:	e9d1 2300 	ldrd	r2, r3, [r1]
  40a172:	f004 0503 	and.w	r5, r4, #3
  40a176:	f1c4 0000 	rsb	r0, r4, #0
  40a17a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  40a17e:	f014 0f04 	tst.w	r4, #4
  40a182:	f891 f040 	pld	[r1, #64]	; 0x40
  40a186:	fa0c f505 	lsl.w	r5, ip, r5
  40a18a:	ea62 0205 	orn	r2, r2, r5
  40a18e:	bf1c      	itt	ne
  40a190:	ea63 0305 	ornne	r3, r3, r5
  40a194:	4662      	movne	r2, ip
  40a196:	f04f 0400 	mov.w	r4, #0
  40a19a:	e7a9      	b.n	40a0f0 <strlen+0x30>

0040a19c <critical_factorization>:
  40a19c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40a1a0:	f04f 0e01 	mov.w	lr, #1
  40a1a4:	4674      	mov	r4, lr
  40a1a6:	2500      	movs	r5, #0
  40a1a8:	f04f 36ff 	mov.w	r6, #4294967295
  40a1ac:	192b      	adds	r3, r5, r4
  40a1ae:	428b      	cmp	r3, r1
  40a1b0:	eb00 0706 	add.w	r7, r0, r6
  40a1b4:	d20d      	bcs.n	40a1d2 <critical_factorization+0x36>
  40a1b6:	5d3f      	ldrb	r7, [r7, r4]
  40a1b8:	f810 c003 	ldrb.w	ip, [r0, r3]
  40a1bc:	45bc      	cmp	ip, r7
  40a1be:	d22d      	bcs.n	40a21c <critical_factorization+0x80>
  40a1c0:	461d      	mov	r5, r3
  40a1c2:	2401      	movs	r4, #1
  40a1c4:	eba3 0e06 	sub.w	lr, r3, r6
  40a1c8:	192b      	adds	r3, r5, r4
  40a1ca:	428b      	cmp	r3, r1
  40a1cc:	eb00 0706 	add.w	r7, r0, r6
  40a1d0:	d3f1      	bcc.n	40a1b6 <critical_factorization+0x1a>
  40a1d2:	f04f 0801 	mov.w	r8, #1
  40a1d6:	f8c2 e000 	str.w	lr, [r2]
  40a1da:	4644      	mov	r4, r8
  40a1dc:	2500      	movs	r5, #0
  40a1de:	f04f 37ff 	mov.w	r7, #4294967295
  40a1e2:	192b      	adds	r3, r5, r4
  40a1e4:	4299      	cmp	r1, r3
  40a1e6:	eb00 0e07 	add.w	lr, r0, r7
  40a1ea:	d90e      	bls.n	40a20a <critical_factorization+0x6e>
  40a1ec:	f81e e004 	ldrb.w	lr, [lr, r4]
  40a1f0:	f810 c003 	ldrb.w	ip, [r0, r3]
  40a1f4:	45f4      	cmp	ip, lr
  40a1f6:	d918      	bls.n	40a22a <critical_factorization+0x8e>
  40a1f8:	461d      	mov	r5, r3
  40a1fa:	2401      	movs	r4, #1
  40a1fc:	eba3 0807 	sub.w	r8, r3, r7
  40a200:	192b      	adds	r3, r5, r4
  40a202:	4299      	cmp	r1, r3
  40a204:	eb00 0e07 	add.w	lr, r0, r7
  40a208:	d8f0      	bhi.n	40a1ec <critical_factorization+0x50>
  40a20a:	3701      	adds	r7, #1
  40a20c:	1c70      	adds	r0, r6, #1
  40a20e:	4287      	cmp	r7, r0
  40a210:	bf24      	itt	cs
  40a212:	f8c2 8000 	strcs.w	r8, [r2]
  40a216:	4638      	movcs	r0, r7
  40a218:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40a21c:	d00c      	beq.n	40a238 <critical_factorization+0x9c>
  40a21e:	f04f 0e01 	mov.w	lr, #1
  40a222:	462e      	mov	r6, r5
  40a224:	4674      	mov	r4, lr
  40a226:	4475      	add	r5, lr
  40a228:	e7c0      	b.n	40a1ac <critical_factorization+0x10>
  40a22a:	d00b      	beq.n	40a244 <critical_factorization+0xa8>
  40a22c:	f04f 0801 	mov.w	r8, #1
  40a230:	462f      	mov	r7, r5
  40a232:	4644      	mov	r4, r8
  40a234:	4445      	add	r5, r8
  40a236:	e7d4      	b.n	40a1e2 <critical_factorization+0x46>
  40a238:	4574      	cmp	r4, lr
  40a23a:	bf12      	itee	ne
  40a23c:	3401      	addne	r4, #1
  40a23e:	461d      	moveq	r5, r3
  40a240:	2401      	moveq	r4, #1
  40a242:	e7b3      	b.n	40a1ac <critical_factorization+0x10>
  40a244:	4544      	cmp	r4, r8
  40a246:	bf12      	itee	ne
  40a248:	3401      	addne	r4, #1
  40a24a:	461d      	moveq	r5, r3
  40a24c:	2401      	moveq	r4, #1
  40a24e:	e7c8      	b.n	40a1e2 <critical_factorization+0x46>

0040a250 <two_way_long_needle>:
  40a250:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a254:	f2ad 4d14 	subw	sp, sp, #1044	; 0x414
  40a258:	4616      	mov	r6, r2
  40a25a:	4605      	mov	r5, r0
  40a25c:	468b      	mov	fp, r1
  40a25e:	4610      	mov	r0, r2
  40a260:	4619      	mov	r1, r3
  40a262:	aa03      	add	r2, sp, #12
  40a264:	461c      	mov	r4, r3
  40a266:	f7ff ff99 	bl	40a19c <critical_factorization>
  40a26a:	ab03      	add	r3, sp, #12
  40a26c:	4681      	mov	r9, r0
  40a26e:	f20d 420c 	addw	r2, sp, #1036	; 0x40c
  40a272:	f843 4f04 	str.w	r4, [r3, #4]!
  40a276:	4293      	cmp	r3, r2
  40a278:	d1fb      	bne.n	40a272 <two_way_long_needle+0x22>
  40a27a:	b14c      	cbz	r4, 40a290 <two_way_long_needle+0x40>
  40a27c:	1e63      	subs	r3, r4, #1
  40a27e:	1e72      	subs	r2, r6, #1
  40a280:	a804      	add	r0, sp, #16
  40a282:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40a286:	f840 3021 	str.w	r3, [r0, r1, lsl #2]
  40a28a:	f113 33ff 	adds.w	r3, r3, #4294967295
  40a28e:	d2f8      	bcs.n	40a282 <two_way_long_needle+0x32>
  40a290:	9903      	ldr	r1, [sp, #12]
  40a292:	464a      	mov	r2, r9
  40a294:	4431      	add	r1, r6
  40a296:	4630      	mov	r0, r6
  40a298:	f004 fc22 	bl	40eae0 <memcmp>
  40a29c:	2800      	cmp	r0, #0
  40a29e:	d16f      	bne.n	40a380 <two_way_long_needle+0x130>
  40a2a0:	f109 33ff 	add.w	r3, r9, #4294967295
  40a2a4:	9300      	str	r3, [sp, #0]
  40a2a6:	18f3      	adds	r3, r6, r3
  40a2a8:	4682      	mov	sl, r0
  40a2aa:	9301      	str	r3, [sp, #4]
  40a2ac:	4623      	mov	r3, r4
  40a2ae:	4680      	mov	r8, r0
  40a2b0:	4654      	mov	r4, sl
  40a2b2:	4658      	mov	r0, fp
  40a2b4:	469a      	mov	sl, r3
  40a2b6:	eb08 070a 	add.w	r7, r8, sl
  40a2ba:	1a3a      	subs	r2, r7, r0
  40a2bc:	2100      	movs	r1, #0
  40a2be:	4428      	add	r0, r5
  40a2c0:	f004 fbbe 	bl	40ea40 <memchr>
  40a2c4:	2800      	cmp	r0, #0
  40a2c6:	d156      	bne.n	40a376 <two_way_long_needle+0x126>
  40a2c8:	2f00      	cmp	r7, #0
  40a2ca:	d054      	beq.n	40a376 <two_way_long_needle+0x126>
  40a2cc:	19eb      	adds	r3, r5, r7
  40a2ce:	aa04      	add	r2, sp, #16
  40a2d0:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40a2d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40a2d8:	b14b      	cbz	r3, 40a2ee <two_way_long_needle+0x9e>
  40a2da:	b124      	cbz	r4, 40a2e6 <two_way_long_needle+0x96>
  40a2dc:	9a03      	ldr	r2, [sp, #12]
  40a2de:	4293      	cmp	r3, r2
  40a2e0:	d201      	bcs.n	40a2e6 <two_way_long_needle+0x96>
  40a2e2:	ebaa 0302 	sub.w	r3, sl, r2
  40a2e6:	4498      	add	r8, r3
  40a2e8:	2400      	movs	r4, #0
  40a2ea:	4638      	mov	r0, r7
  40a2ec:	e7e3      	b.n	40a2b6 <two_way_long_needle+0x66>
  40a2ee:	454c      	cmp	r4, r9
  40a2f0:	4623      	mov	r3, r4
  40a2f2:	f10a 3eff 	add.w	lr, sl, #4294967295
  40a2f6:	bf38      	it	cc
  40a2f8:	464b      	movcc	r3, r9
  40a2fa:	4573      	cmp	r3, lr
  40a2fc:	d213      	bcs.n	40a326 <two_way_long_needle+0xd6>
  40a2fe:	eb08 0203 	add.w	r2, r8, r3
  40a302:	f816 c003 	ldrb.w	ip, [r6, r3]
  40a306:	5ca8      	ldrb	r0, [r5, r2]
  40a308:	4584      	cmp	ip, r0
  40a30a:	442a      	add	r2, r5
  40a30c:	eb06 0103 	add.w	r1, r6, r3
  40a310:	d006      	beq.n	40a320 <two_way_long_needle+0xd0>
  40a312:	e02c      	b.n	40a36e <two_way_long_needle+0x11e>
  40a314:	f811 cf01 	ldrb.w	ip, [r1, #1]!
  40a318:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40a31c:	4584      	cmp	ip, r0
  40a31e:	d126      	bne.n	40a36e <two_way_long_needle+0x11e>
  40a320:	3301      	adds	r3, #1
  40a322:	4573      	cmp	r3, lr
  40a324:	d3f6      	bcc.n	40a314 <two_way_long_needle+0xc4>
  40a326:	454c      	cmp	r4, r9
  40a328:	9900      	ldr	r1, [sp, #0]
  40a32a:	f080 8089 	bcs.w	40a440 <two_way_long_needle+0x1f0>
  40a32e:	9b00      	ldr	r3, [sp, #0]
  40a330:	eb08 0203 	add.w	r2, r8, r3
  40a334:	9b01      	ldr	r3, [sp, #4]
  40a336:	5ca8      	ldrb	r0, [r5, r2]
  40a338:	781b      	ldrb	r3, [r3, #0]
  40a33a:	4298      	cmp	r0, r3
  40a33c:	442a      	add	r2, r5
  40a33e:	d17f      	bne.n	40a440 <two_way_long_needle+0x1f0>
  40a340:	9801      	ldr	r0, [sp, #4]
  40a342:	f104 3bff 	add.w	fp, r4, #4294967295
  40a346:	e006      	b.n	40a356 <two_way_long_needle+0x106>
  40a348:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  40a34c:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40a350:	45f4      	cmp	ip, lr
  40a352:	d103      	bne.n	40a35c <two_way_long_needle+0x10c>
  40a354:	4619      	mov	r1, r3
  40a356:	1e4b      	subs	r3, r1, #1
  40a358:	459b      	cmp	fp, r3
  40a35a:	d1f5      	bne.n	40a348 <two_way_long_needle+0xf8>
  40a35c:	3401      	adds	r4, #1
  40a35e:	428c      	cmp	r4, r1
  40a360:	d870      	bhi.n	40a444 <two_way_long_needle+0x1f4>
  40a362:	9c03      	ldr	r4, [sp, #12]
  40a364:	4638      	mov	r0, r7
  40a366:	44a0      	add	r8, r4
  40a368:	ebaa 0404 	sub.w	r4, sl, r4
  40a36c:	e7a3      	b.n	40a2b6 <two_way_long_needle+0x66>
  40a36e:	f1c9 0201 	rsb	r2, r9, #1
  40a372:	4490      	add	r8, r2
  40a374:	e7b7      	b.n	40a2e6 <two_way_long_needle+0x96>
  40a376:	2000      	movs	r0, #0
  40a378:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40a37c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a380:	eba4 0309 	sub.w	r3, r4, r9
  40a384:	454b      	cmp	r3, r9
  40a386:	bf38      	it	cc
  40a388:	464b      	movcc	r3, r9
  40a38a:	3301      	adds	r3, #1
  40a38c:	f109 38ff 	add.w	r8, r9, #4294967295
  40a390:	9303      	str	r3, [sp, #12]
  40a392:	eb06 0308 	add.w	r3, r6, r8
  40a396:	4658      	mov	r0, fp
  40a398:	f04f 0a00 	mov.w	sl, #0
  40a39c:	46cb      	mov	fp, r9
  40a39e:	4699      	mov	r9, r3
  40a3a0:	eb0a 0704 	add.w	r7, sl, r4
  40a3a4:	1a3a      	subs	r2, r7, r0
  40a3a6:	2100      	movs	r1, #0
  40a3a8:	4428      	add	r0, r5
  40a3aa:	f004 fb49 	bl	40ea40 <memchr>
  40a3ae:	2800      	cmp	r0, #0
  40a3b0:	d1e1      	bne.n	40a376 <two_way_long_needle+0x126>
  40a3b2:	2f00      	cmp	r7, #0
  40a3b4:	d0df      	beq.n	40a376 <two_way_long_needle+0x126>
  40a3b6:	19eb      	adds	r3, r5, r7
  40a3b8:	aa04      	add	r2, sp, #16
  40a3ba:	f813 3c01 	ldrb.w	r3, [r3, #-1]
  40a3be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
  40a3c2:	bba3      	cbnz	r3, 40a42e <two_way_long_needle+0x1de>
  40a3c4:	1e61      	subs	r1, r4, #1
  40a3c6:	458b      	cmp	fp, r1
  40a3c8:	d215      	bcs.n	40a3f6 <two_way_long_needle+0x1a6>
  40a3ca:	eb0a 020b 	add.w	r2, sl, fp
  40a3ce:	f816 300b 	ldrb.w	r3, [r6, fp]
  40a3d2:	f815 e002 	ldrb.w	lr, [r5, r2]
  40a3d6:	459e      	cmp	lr, r3
  40a3d8:	442a      	add	r2, r5
  40a3da:	eb06 000b 	add.w	r0, r6, fp
  40a3de:	465b      	mov	r3, fp
  40a3e0:	d006      	beq.n	40a3f0 <two_way_long_needle+0x1a0>
  40a3e2:	e027      	b.n	40a434 <two_way_long_needle+0x1e4>
  40a3e4:	f810 cf01 	ldrb.w	ip, [r0, #1]!
  40a3e8:	f812 ef01 	ldrb.w	lr, [r2, #1]!
  40a3ec:	45f4      	cmp	ip, lr
  40a3ee:	d121      	bne.n	40a434 <two_way_long_needle+0x1e4>
  40a3f0:	3301      	adds	r3, #1
  40a3f2:	428b      	cmp	r3, r1
  40a3f4:	d3f6      	bcc.n	40a3e4 <two_way_long_needle+0x194>
  40a3f6:	f1b8 3fff 	cmp.w	r8, #4294967295
  40a3fa:	d011      	beq.n	40a420 <two_way_long_needle+0x1d0>
  40a3fc:	eb0a 0208 	add.w	r2, sl, r8
  40a400:	f899 1000 	ldrb.w	r1, [r9]
  40a404:	5cab      	ldrb	r3, [r5, r2]
  40a406:	4299      	cmp	r1, r3
  40a408:	442a      	add	r2, r5
  40a40a:	d10f      	bne.n	40a42c <two_way_long_needle+0x1dc>
  40a40c:	464b      	mov	r3, r9
  40a40e:	e005      	b.n	40a41c <two_way_long_needle+0x1cc>
  40a410:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40a414:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40a418:	4288      	cmp	r0, r1
  40a41a:	d107      	bne.n	40a42c <two_way_long_needle+0x1dc>
  40a41c:	42b3      	cmp	r3, r6
  40a41e:	d1f7      	bne.n	40a410 <two_way_long_needle+0x1c0>
  40a420:	eb05 000a 	add.w	r0, r5, sl
  40a424:	f20d 4d14 	addw	sp, sp, #1044	; 0x414
  40a428:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a42c:	9b03      	ldr	r3, [sp, #12]
  40a42e:	449a      	add	sl, r3
  40a430:	4638      	mov	r0, r7
  40a432:	e7b5      	b.n	40a3a0 <two_way_long_needle+0x150>
  40a434:	f1cb 0201 	rsb	r2, fp, #1
  40a438:	4492      	add	sl, r2
  40a43a:	449a      	add	sl, r3
  40a43c:	4638      	mov	r0, r7
  40a43e:	e7af      	b.n	40a3a0 <two_way_long_needle+0x150>
  40a440:	4649      	mov	r1, r9
  40a442:	e78b      	b.n	40a35c <two_way_long_needle+0x10c>
  40a444:	eb05 0008 	add.w	r0, r5, r8
  40a448:	e796      	b.n	40a378 <two_way_long_needle+0x128>
  40a44a:	bf00      	nop

0040a44c <strstr>:
  40a44c:	7802      	ldrb	r2, [r0, #0]
  40a44e:	2a00      	cmp	r2, #0
  40a450:	f000 8101 	beq.w	40a656 <strstr+0x20a>
  40a454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a458:	f891 8000 	ldrb.w	r8, [r1]
  40a45c:	b085      	sub	sp, #20
  40a45e:	4644      	mov	r4, r8
  40a460:	f1b8 0f00 	cmp.w	r8, #0
  40a464:	d016      	beq.n	40a494 <strstr+0x48>
  40a466:	4686      	mov	lr, r0
  40a468:	f101 0c01 	add.w	ip, r1, #1
  40a46c:	2701      	movs	r7, #1
  40a46e:	e003      	b.n	40a478 <strstr+0x2c>
  40a470:	f813 4b01 	ldrb.w	r4, [r3], #1
  40a474:	b16c      	cbz	r4, 40a492 <strstr+0x46>
  40a476:	469c      	mov	ip, r3
  40a478:	42a2      	cmp	r2, r4
  40a47a:	bf14      	ite	ne
  40a47c:	2700      	movne	r7, #0
  40a47e:	f007 0701 	andeq.w	r7, r7, #1
  40a482:	f81e 2f01 	ldrb.w	r2, [lr, #1]!
  40a486:	4663      	mov	r3, ip
  40a488:	2a00      	cmp	r2, #0
  40a48a:	d1f1      	bne.n	40a470 <strstr+0x24>
  40a48c:	f89c 3000 	ldrb.w	r3, [ip]
  40a490:	b9fb      	cbnz	r3, 40a4d2 <strstr+0x86>
  40a492:	b117      	cbz	r7, 40a49a <strstr+0x4e>
  40a494:	b005      	add	sp, #20
  40a496:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a49a:	460e      	mov	r6, r1
  40a49c:	4605      	mov	r5, r0
  40a49e:	4641      	mov	r1, r8
  40a4a0:	3001      	adds	r0, #1
  40a4a2:	ebac 0406 	sub.w	r4, ip, r6
  40a4a6:	f005 f8b1 	bl	40f60c <strchr>
  40a4aa:	4607      	mov	r7, r0
  40a4ac:	b188      	cbz	r0, 40a4d2 <strstr+0x86>
  40a4ae:	2c01      	cmp	r4, #1
  40a4b0:	d0f0      	beq.n	40a494 <strstr+0x48>
  40a4b2:	1928      	adds	r0, r5, r4
  40a4b4:	4287      	cmp	r7, r0
  40a4b6:	bf94      	ite	ls
  40a4b8:	1bc1      	subls	r1, r0, r7
  40a4ba:	2101      	movhi	r1, #1
  40a4bc:	2c1f      	cmp	r4, #31
  40a4be:	468b      	mov	fp, r1
  40a4c0:	d90b      	bls.n	40a4da <strstr+0x8e>
  40a4c2:	4623      	mov	r3, r4
  40a4c4:	4632      	mov	r2, r6
  40a4c6:	4638      	mov	r0, r7
  40a4c8:	f7ff fec2 	bl	40a250 <two_way_long_needle>
  40a4cc:	b005      	add	sp, #20
  40a4ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4d2:	2000      	movs	r0, #0
  40a4d4:	b005      	add	sp, #20
  40a4d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a4da:	aa03      	add	r2, sp, #12
  40a4dc:	4621      	mov	r1, r4
  40a4de:	4630      	mov	r0, r6
  40a4e0:	f7ff fe5c 	bl	40a19c <critical_factorization>
  40a4e4:	9903      	ldr	r1, [sp, #12]
  40a4e6:	4680      	mov	r8, r0
  40a4e8:	4602      	mov	r2, r0
  40a4ea:	4431      	add	r1, r6
  40a4ec:	4630      	mov	r0, r6
  40a4ee:	f004 faf7 	bl	40eae0 <memcmp>
  40a4f2:	2800      	cmp	r0, #0
  40a4f4:	d157      	bne.n	40a5a6 <strstr+0x15a>
  40a4f6:	f108 33ff 	add.w	r3, r8, #4294967295
  40a4fa:	9300      	str	r3, [sp, #0]
  40a4fc:	18f3      	adds	r3, r6, r3
  40a4fe:	4681      	mov	r9, r0
  40a500:	4605      	mov	r5, r0
  40a502:	9301      	str	r3, [sp, #4]
  40a504:	4658      	mov	r0, fp
  40a506:	46b2      	mov	sl, r6
  40a508:	1966      	adds	r6, r4, r5
  40a50a:	1a32      	subs	r2, r6, r0
  40a50c:	2100      	movs	r1, #0
  40a50e:	4438      	add	r0, r7
  40a510:	f004 fa96 	bl	40ea40 <memchr>
  40a514:	2800      	cmp	r0, #0
  40a516:	d1dc      	bne.n	40a4d2 <strstr+0x86>
  40a518:	2e00      	cmp	r6, #0
  40a51a:	d0da      	beq.n	40a4d2 <strstr+0x86>
  40a51c:	45c8      	cmp	r8, r9
  40a51e:	4643      	mov	r3, r8
  40a520:	bf38      	it	cc
  40a522:	464b      	movcc	r3, r9
  40a524:	429c      	cmp	r4, r3
  40a526:	d912      	bls.n	40a54e <strstr+0x102>
  40a528:	195a      	adds	r2, r3, r5
  40a52a:	f81a 1003 	ldrb.w	r1, [sl, r3]
  40a52e:	5cb8      	ldrb	r0, [r7, r2]
  40a530:	4281      	cmp	r1, r0
  40a532:	443a      	add	r2, r7
  40a534:	eb0a 0e03 	add.w	lr, sl, r3
  40a538:	d006      	beq.n	40a548 <strstr+0xfc>
  40a53a:	e02c      	b.n	40a596 <strstr+0x14a>
  40a53c:	f81e 0f01 	ldrb.w	r0, [lr, #1]!
  40a540:	f812 1f01 	ldrb.w	r1, [r2, #1]!
  40a544:	4288      	cmp	r0, r1
  40a546:	d126      	bne.n	40a596 <strstr+0x14a>
  40a548:	3301      	adds	r3, #1
  40a54a:	429c      	cmp	r4, r3
  40a54c:	d1f6      	bne.n	40a53c <strstr+0xf0>
  40a54e:	45c8      	cmp	r8, r9
  40a550:	9900      	ldr	r1, [sp, #0]
  40a552:	f240 8083 	bls.w	40a65c <strstr+0x210>
  40a556:	9b00      	ldr	r3, [sp, #0]
  40a558:	18ea      	adds	r2, r5, r3
  40a55a:	9b01      	ldr	r3, [sp, #4]
  40a55c:	5cb8      	ldrb	r0, [r7, r2]
  40a55e:	781b      	ldrb	r3, [r3, #0]
  40a560:	4298      	cmp	r0, r3
  40a562:	443a      	add	r2, r7
  40a564:	d17a      	bne.n	40a65c <strstr+0x210>
  40a566:	9801      	ldr	r0, [sp, #4]
  40a568:	f109 3bff 	add.w	fp, r9, #4294967295
  40a56c:	e006      	b.n	40a57c <strstr+0x130>
  40a56e:	f810 cd01 	ldrb.w	ip, [r0, #-1]!
  40a572:	f812 ed01 	ldrb.w	lr, [r2, #-1]!
  40a576:	45f4      	cmp	ip, lr
  40a578:	d103      	bne.n	40a582 <strstr+0x136>
  40a57a:	4619      	mov	r1, r3
  40a57c:	1e4b      	subs	r3, r1, #1
  40a57e:	455b      	cmp	r3, fp
  40a580:	d1f5      	bne.n	40a56e <strstr+0x122>
  40a582:	f109 0901 	add.w	r9, r9, #1
  40a586:	4589      	cmp	r9, r1
  40a588:	d857      	bhi.n	40a63a <strstr+0x1ee>
  40a58a:	9b03      	ldr	r3, [sp, #12]
  40a58c:	4630      	mov	r0, r6
  40a58e:	441d      	add	r5, r3
  40a590:	eba4 0903 	sub.w	r9, r4, r3
  40a594:	e7b8      	b.n	40a508 <strstr+0xbc>
  40a596:	f1c8 0201 	rsb	r2, r8, #1
  40a59a:	4415      	add	r5, r2
  40a59c:	441d      	add	r5, r3
  40a59e:	f04f 0900 	mov.w	r9, #0
  40a5a2:	4630      	mov	r0, r6
  40a5a4:	e7b0      	b.n	40a508 <strstr+0xbc>
  40a5a6:	eba4 0308 	sub.w	r3, r4, r8
  40a5aa:	4543      	cmp	r3, r8
  40a5ac:	bf38      	it	cc
  40a5ae:	4643      	movcc	r3, r8
  40a5b0:	3301      	adds	r3, #1
  40a5b2:	f108 39ff 	add.w	r9, r8, #4294967295
  40a5b6:	9303      	str	r3, [sp, #12]
  40a5b8:	eb06 0309 	add.w	r3, r6, r9
  40a5bc:	4658      	mov	r0, fp
  40a5be:	2500      	movs	r5, #0
  40a5c0:	46bb      	mov	fp, r7
  40a5c2:	469a      	mov	sl, r3
  40a5c4:	1967      	adds	r7, r4, r5
  40a5c6:	1a3a      	subs	r2, r7, r0
  40a5c8:	2100      	movs	r1, #0
  40a5ca:	4458      	add	r0, fp
  40a5cc:	f004 fa38 	bl	40ea40 <memchr>
  40a5d0:	2800      	cmp	r0, #0
  40a5d2:	f47f af7e 	bne.w	40a4d2 <strstr+0x86>
  40a5d6:	2f00      	cmp	r7, #0
  40a5d8:	f43f af7b 	beq.w	40a4d2 <strstr+0x86>
  40a5dc:	4544      	cmp	r4, r8
  40a5de:	d915      	bls.n	40a60c <strstr+0x1c0>
  40a5e0:	eb08 0205 	add.w	r2, r8, r5
  40a5e4:	f816 3008 	ldrb.w	r3, [r6, r8]
  40a5e8:	f81b 0002 	ldrb.w	r0, [fp, r2]
  40a5ec:	4298      	cmp	r0, r3
  40a5ee:	445a      	add	r2, fp
  40a5f0:	eb06 0108 	add.w	r1, r6, r8
  40a5f4:	4643      	mov	r3, r8
  40a5f6:	d006      	beq.n	40a606 <strstr+0x1ba>
  40a5f8:	e023      	b.n	40a642 <strstr+0x1f6>
  40a5fa:	f811 ef01 	ldrb.w	lr, [r1, #1]!
  40a5fe:	f812 0f01 	ldrb.w	r0, [r2, #1]!
  40a602:	4586      	cmp	lr, r0
  40a604:	d11d      	bne.n	40a642 <strstr+0x1f6>
  40a606:	3301      	adds	r3, #1
  40a608:	429c      	cmp	r4, r3
  40a60a:	d1f6      	bne.n	40a5fa <strstr+0x1ae>
  40a60c:	f1b9 3fff 	cmp.w	r9, #4294967295
  40a610:	d012      	beq.n	40a638 <strstr+0x1ec>
  40a612:	eb05 0209 	add.w	r2, r5, r9
  40a616:	f89a 3000 	ldrb.w	r3, [sl]
  40a61a:	f81b 1002 	ldrb.w	r1, [fp, r2]
  40a61e:	4299      	cmp	r1, r3
  40a620:	445a      	add	r2, fp
  40a622:	d114      	bne.n	40a64e <strstr+0x202>
  40a624:	4653      	mov	r3, sl
  40a626:	e005      	b.n	40a634 <strstr+0x1e8>
  40a628:	f813 0d01 	ldrb.w	r0, [r3, #-1]!
  40a62c:	f812 1d01 	ldrb.w	r1, [r2, #-1]!
  40a630:	4288      	cmp	r0, r1
  40a632:	d10c      	bne.n	40a64e <strstr+0x202>
  40a634:	42b3      	cmp	r3, r6
  40a636:	d1f7      	bne.n	40a628 <strstr+0x1dc>
  40a638:	465f      	mov	r7, fp
  40a63a:	1978      	adds	r0, r7, r5
  40a63c:	b005      	add	sp, #20
  40a63e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a642:	f1c8 0201 	rsb	r2, r8, #1
  40a646:	4415      	add	r5, r2
  40a648:	441d      	add	r5, r3
  40a64a:	4638      	mov	r0, r7
  40a64c:	e7ba      	b.n	40a5c4 <strstr+0x178>
  40a64e:	9b03      	ldr	r3, [sp, #12]
  40a650:	4638      	mov	r0, r7
  40a652:	441d      	add	r5, r3
  40a654:	e7b6      	b.n	40a5c4 <strstr+0x178>
  40a656:	780b      	ldrb	r3, [r1, #0]
  40a658:	b913      	cbnz	r3, 40a660 <strstr+0x214>
  40a65a:	4770      	bx	lr
  40a65c:	4641      	mov	r1, r8
  40a65e:	e790      	b.n	40a582 <strstr+0x136>
  40a660:	2000      	movs	r0, #0
  40a662:	4770      	bx	lr

0040a664 <_strtol_l.isra.0>:
  40a664:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a668:	f8dd 9028 	ldr.w	r9, [sp, #40]	; 0x28
  40a66c:	460f      	mov	r7, r1
  40a66e:	4680      	mov	r8, r0
  40a670:	4616      	mov	r6, r2
  40a672:	461d      	mov	r5, r3
  40a674:	468a      	mov	sl, r1
  40a676:	e000      	b.n	40a67a <_strtol_l.isra.0+0x16>
  40a678:	46a2      	mov	sl, r4
  40a67a:	4654      	mov	r4, sl
  40a67c:	4648      	mov	r0, r9
  40a67e:	f814 bb01 	ldrb.w	fp, [r4], #1
  40a682:	f003 fe77 	bl	40e374 <__locale_ctype_ptr_l>
  40a686:	4458      	add	r0, fp
  40a688:	7842      	ldrb	r2, [r0, #1]
  40a68a:	f012 0208 	ands.w	r2, r2, #8
  40a68e:	d1f3      	bne.n	40a678 <_strtol_l.isra.0+0x14>
  40a690:	f1bb 0f2d 	cmp.w	fp, #45	; 0x2d
  40a694:	d04f      	beq.n	40a736 <_strtol_l.isra.0+0xd2>
  40a696:	f1bb 0f2b 	cmp.w	fp, #43	; 0x2b
  40a69a:	bf04      	itt	eq
  40a69c:	f894 b000 	ldrbeq.w	fp, [r4]
  40a6a0:	f10a 0402 	addeq.w	r4, sl, #2
  40a6a4:	b11d      	cbz	r5, 40a6ae <_strtol_l.isra.0+0x4a>
  40a6a6:	2d10      	cmp	r5, #16
  40a6a8:	d056      	beq.n	40a758 <_strtol_l.isra.0+0xf4>
  40a6aa:	46ac      	mov	ip, r5
  40a6ac:	e004      	b.n	40a6b8 <_strtol_l.isra.0+0x54>
  40a6ae:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40a6b2:	d060      	beq.n	40a776 <_strtol_l.isra.0+0x112>
  40a6b4:	250a      	movs	r5, #10
  40a6b6:	46ac      	mov	ip, r5
  40a6b8:	2a00      	cmp	r2, #0
  40a6ba:	bf0c      	ite	eq
  40a6bc:	f06f 4900 	mvneq.w	r9, #2147483648	; 0x80000000
  40a6c0:	f04f 4900 	movne.w	r9, #2147483648	; 0x80000000
  40a6c4:	2100      	movs	r1, #0
  40a6c6:	fbb9 fefc 	udiv	lr, r9, ip
  40a6ca:	4608      	mov	r0, r1
  40a6cc:	fb0c 9a1e 	mls	sl, ip, lr, r9
  40a6d0:	e005      	b.n	40a6de <_strtol_l.isra.0+0x7a>
  40a6d2:	d029      	beq.n	40a728 <_strtol_l.isra.0+0xc4>
  40a6d4:	fb0c 3000 	mla	r0, ip, r0, r3
  40a6d8:	2101      	movs	r1, #1
  40a6da:	f814 bb01 	ldrb.w	fp, [r4], #1
  40a6de:	f1ab 0330 	sub.w	r3, fp, #48	; 0x30
  40a6e2:	2b09      	cmp	r3, #9
  40a6e4:	d905      	bls.n	40a6f2 <_strtol_l.isra.0+0x8e>
  40a6e6:	f1ab 0341 	sub.w	r3, fp, #65	; 0x41
  40a6ea:	2b19      	cmp	r3, #25
  40a6ec:	d80b      	bhi.n	40a706 <_strtol_l.isra.0+0xa2>
  40a6ee:	f1ab 0337 	sub.w	r3, fp, #55	; 0x37
  40a6f2:	429d      	cmp	r5, r3
  40a6f4:	dd0f      	ble.n	40a716 <_strtol_l.isra.0+0xb2>
  40a6f6:	f1b1 3fff 	cmp.w	r1, #4294967295
  40a6fa:	d0ee      	beq.n	40a6da <_strtol_l.isra.0+0x76>
  40a6fc:	4586      	cmp	lr, r0
  40a6fe:	d2e8      	bcs.n	40a6d2 <_strtol_l.isra.0+0x6e>
  40a700:	f04f 31ff 	mov.w	r1, #4294967295
  40a704:	e7e9      	b.n	40a6da <_strtol_l.isra.0+0x76>
  40a706:	f1ab 0361 	sub.w	r3, fp, #97	; 0x61
  40a70a:	2b19      	cmp	r3, #25
  40a70c:	d803      	bhi.n	40a716 <_strtol_l.isra.0+0xb2>
  40a70e:	f1ab 0357 	sub.w	r3, fp, #87	; 0x57
  40a712:	429d      	cmp	r5, r3
  40a714:	dcef      	bgt.n	40a6f6 <_strtol_l.isra.0+0x92>
  40a716:	1c4b      	adds	r3, r1, #1
  40a718:	d013      	beq.n	40a742 <_strtol_l.isra.0+0xde>
  40a71a:	b102      	cbz	r2, 40a71e <_strtol_l.isra.0+0xba>
  40a71c:	4240      	negs	r0, r0
  40a71e:	b146      	cbz	r6, 40a732 <_strtol_l.isra.0+0xce>
  40a720:	b9c1      	cbnz	r1, 40a754 <_strtol_l.isra.0+0xf0>
  40a722:	6037      	str	r7, [r6, #0]
  40a724:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a728:	459a      	cmp	sl, r3
  40a72a:	dad3      	bge.n	40a6d4 <_strtol_l.isra.0+0x70>
  40a72c:	f04f 31ff 	mov.w	r1, #4294967295
  40a730:	e7d3      	b.n	40a6da <_strtol_l.isra.0+0x76>
  40a732:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a736:	f894 b000 	ldrb.w	fp, [r4]
  40a73a:	2201      	movs	r2, #1
  40a73c:	f10a 0402 	add.w	r4, sl, #2
  40a740:	e7b0      	b.n	40a6a4 <_strtol_l.isra.0+0x40>
  40a742:	2322      	movs	r3, #34	; 0x22
  40a744:	f8c8 3000 	str.w	r3, [r8]
  40a748:	b1ee      	cbz	r6, 40a786 <_strtol_l.isra.0+0x122>
  40a74a:	1e67      	subs	r7, r4, #1
  40a74c:	4648      	mov	r0, r9
  40a74e:	6037      	str	r7, [r6, #0]
  40a750:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a754:	4681      	mov	r9, r0
  40a756:	e7f8      	b.n	40a74a <_strtol_l.isra.0+0xe6>
  40a758:	f1bb 0f30 	cmp.w	fp, #48	; 0x30
  40a75c:	d1a5      	bne.n	40a6aa <_strtol_l.isra.0+0x46>
  40a75e:	7823      	ldrb	r3, [r4, #0]
  40a760:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40a764:	2b58      	cmp	r3, #88	; 0x58
  40a766:	d1a0      	bne.n	40a6aa <_strtol_l.isra.0+0x46>
  40a768:	f04f 0c10 	mov.w	ip, #16
  40a76c:	f894 b001 	ldrb.w	fp, [r4, #1]
  40a770:	4665      	mov	r5, ip
  40a772:	3402      	adds	r4, #2
  40a774:	e7a0      	b.n	40a6b8 <_strtol_l.isra.0+0x54>
  40a776:	7823      	ldrb	r3, [r4, #0]
  40a778:	f003 03df 	and.w	r3, r3, #223	; 0xdf
  40a77c:	2b58      	cmp	r3, #88	; 0x58
  40a77e:	d0f3      	beq.n	40a768 <_strtol_l.isra.0+0x104>
  40a780:	2508      	movs	r5, #8
  40a782:	46ac      	mov	ip, r5
  40a784:	e798      	b.n	40a6b8 <_strtol_l.isra.0+0x54>
  40a786:	4648      	mov	r0, r9
  40a788:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040a78c <strtol>:
  40a78c:	b530      	push	{r4, r5, lr}
  40a78e:	4c08      	ldr	r4, [pc, #32]	; (40a7b0 <strtol+0x24>)
  40a790:	4b08      	ldr	r3, [pc, #32]	; (40a7b4 <strtol+0x28>)
  40a792:	6825      	ldr	r5, [r4, #0]
  40a794:	6b6c      	ldr	r4, [r5, #52]	; 0x34
  40a796:	b083      	sub	sp, #12
  40a798:	2c00      	cmp	r4, #0
  40a79a:	bf08      	it	eq
  40a79c:	461c      	moveq	r4, r3
  40a79e:	9400      	str	r4, [sp, #0]
  40a7a0:	4613      	mov	r3, r2
  40a7a2:	460a      	mov	r2, r1
  40a7a4:	4601      	mov	r1, r0
  40a7a6:	4628      	mov	r0, r5
  40a7a8:	f7ff ff5c 	bl	40a664 <_strtol_l.isra.0>
  40a7ac:	b003      	add	sp, #12
  40a7ae:	bd30      	pop	{r4, r5, pc}
  40a7b0:	20400078 	.word	0x20400078
  40a7b4:	204004ac 	.word	0x204004ac

0040a7b8 <_svfprintf_r>:
  40a7b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40a7bc:	b0c3      	sub	sp, #268	; 0x10c
  40a7be:	460c      	mov	r4, r1
  40a7c0:	910b      	str	r1, [sp, #44]	; 0x2c
  40a7c2:	4692      	mov	sl, r2
  40a7c4:	930f      	str	r3, [sp, #60]	; 0x3c
  40a7c6:	900c      	str	r0, [sp, #48]	; 0x30
  40a7c8:	f003 fdd8 	bl	40e37c <_localeconv_r>
  40a7cc:	6803      	ldr	r3, [r0, #0]
  40a7ce:	931a      	str	r3, [sp, #104]	; 0x68
  40a7d0:	4618      	mov	r0, r3
  40a7d2:	f7ff fc75 	bl	40a0c0 <strlen>
  40a7d6:	89a3      	ldrh	r3, [r4, #12]
  40a7d8:	9019      	str	r0, [sp, #100]	; 0x64
  40a7da:	0619      	lsls	r1, r3, #24
  40a7dc:	d503      	bpl.n	40a7e6 <_svfprintf_r+0x2e>
  40a7de:	6923      	ldr	r3, [r4, #16]
  40a7e0:	2b00      	cmp	r3, #0
  40a7e2:	f001 8003 	beq.w	40b7ec <_svfprintf_r+0x1034>
  40a7e6:	2300      	movs	r3, #0
  40a7e8:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  40a7ec:	9313      	str	r3, [sp, #76]	; 0x4c
  40a7ee:	9315      	str	r3, [sp, #84]	; 0x54
  40a7f0:	9314      	str	r3, [sp, #80]	; 0x50
  40a7f2:	9327      	str	r3, [sp, #156]	; 0x9c
  40a7f4:	9326      	str	r3, [sp, #152]	; 0x98
  40a7f6:	9318      	str	r3, [sp, #96]	; 0x60
  40a7f8:	931b      	str	r3, [sp, #108]	; 0x6c
  40a7fa:	9309      	str	r3, [sp, #36]	; 0x24
  40a7fc:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40a800:	46c8      	mov	r8, r9
  40a802:	9316      	str	r3, [sp, #88]	; 0x58
  40a804:	9317      	str	r3, [sp, #92]	; 0x5c
  40a806:	f89a 3000 	ldrb.w	r3, [sl]
  40a80a:	4654      	mov	r4, sl
  40a80c:	b1e3      	cbz	r3, 40a848 <_svfprintf_r+0x90>
  40a80e:	2b25      	cmp	r3, #37	; 0x25
  40a810:	d102      	bne.n	40a818 <_svfprintf_r+0x60>
  40a812:	e019      	b.n	40a848 <_svfprintf_r+0x90>
  40a814:	2b25      	cmp	r3, #37	; 0x25
  40a816:	d003      	beq.n	40a820 <_svfprintf_r+0x68>
  40a818:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40a81c:	2b00      	cmp	r3, #0
  40a81e:	d1f9      	bne.n	40a814 <_svfprintf_r+0x5c>
  40a820:	eba4 050a 	sub.w	r5, r4, sl
  40a824:	b185      	cbz	r5, 40a848 <_svfprintf_r+0x90>
  40a826:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40a828:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40a82a:	f8c8 a000 	str.w	sl, [r8]
  40a82e:	3301      	adds	r3, #1
  40a830:	442a      	add	r2, r5
  40a832:	2b07      	cmp	r3, #7
  40a834:	f8c8 5004 	str.w	r5, [r8, #4]
  40a838:	9227      	str	r2, [sp, #156]	; 0x9c
  40a83a:	9326      	str	r3, [sp, #152]	; 0x98
  40a83c:	dc7f      	bgt.n	40a93e <_svfprintf_r+0x186>
  40a83e:	f108 0808 	add.w	r8, r8, #8
  40a842:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a844:	442b      	add	r3, r5
  40a846:	9309      	str	r3, [sp, #36]	; 0x24
  40a848:	7823      	ldrb	r3, [r4, #0]
  40a84a:	2b00      	cmp	r3, #0
  40a84c:	d07f      	beq.n	40a94e <_svfprintf_r+0x196>
  40a84e:	2300      	movs	r3, #0
  40a850:	461a      	mov	r2, r3
  40a852:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40a856:	4619      	mov	r1, r3
  40a858:	930d      	str	r3, [sp, #52]	; 0x34
  40a85a:	469b      	mov	fp, r3
  40a85c:	f04f 30ff 	mov.w	r0, #4294967295
  40a860:	7863      	ldrb	r3, [r4, #1]
  40a862:	900a      	str	r0, [sp, #40]	; 0x28
  40a864:	f104 0a01 	add.w	sl, r4, #1
  40a868:	f10a 0a01 	add.w	sl, sl, #1
  40a86c:	f1a3 0020 	sub.w	r0, r3, #32
  40a870:	2858      	cmp	r0, #88	; 0x58
  40a872:	f200 83c1 	bhi.w	40aff8 <_svfprintf_r+0x840>
  40a876:	e8df f010 	tbh	[pc, r0, lsl #1]
  40a87a:	0238      	.short	0x0238
  40a87c:	03bf03bf 	.word	0x03bf03bf
  40a880:	03bf0240 	.word	0x03bf0240
  40a884:	03bf03bf 	.word	0x03bf03bf
  40a888:	03bf03bf 	.word	0x03bf03bf
  40a88c:	024503bf 	.word	0x024503bf
  40a890:	03bf0203 	.word	0x03bf0203
  40a894:	026b005d 	.word	0x026b005d
  40a898:	028603bf 	.word	0x028603bf
  40a89c:	039d039d 	.word	0x039d039d
  40a8a0:	039d039d 	.word	0x039d039d
  40a8a4:	039d039d 	.word	0x039d039d
  40a8a8:	039d039d 	.word	0x039d039d
  40a8ac:	03bf039d 	.word	0x03bf039d
  40a8b0:	03bf03bf 	.word	0x03bf03bf
  40a8b4:	03bf03bf 	.word	0x03bf03bf
  40a8b8:	03bf03bf 	.word	0x03bf03bf
  40a8bc:	03bf03bf 	.word	0x03bf03bf
  40a8c0:	033703bf 	.word	0x033703bf
  40a8c4:	03bf0357 	.word	0x03bf0357
  40a8c8:	03bf0357 	.word	0x03bf0357
  40a8cc:	03bf03bf 	.word	0x03bf03bf
  40a8d0:	039803bf 	.word	0x039803bf
  40a8d4:	03bf03bf 	.word	0x03bf03bf
  40a8d8:	03bf03ad 	.word	0x03bf03ad
  40a8dc:	03bf03bf 	.word	0x03bf03bf
  40a8e0:	03bf03bf 	.word	0x03bf03bf
  40a8e4:	03bf0259 	.word	0x03bf0259
  40a8e8:	031e03bf 	.word	0x031e03bf
  40a8ec:	03bf03bf 	.word	0x03bf03bf
  40a8f0:	03bf03bf 	.word	0x03bf03bf
  40a8f4:	03bf03bf 	.word	0x03bf03bf
  40a8f8:	03bf03bf 	.word	0x03bf03bf
  40a8fc:	03bf03bf 	.word	0x03bf03bf
  40a900:	02db02c6 	.word	0x02db02c6
  40a904:	03570357 	.word	0x03570357
  40a908:	028b0357 	.word	0x028b0357
  40a90c:	03bf02db 	.word	0x03bf02db
  40a910:	029003bf 	.word	0x029003bf
  40a914:	029d03bf 	.word	0x029d03bf
  40a918:	02b401cc 	.word	0x02b401cc
  40a91c:	03bf0208 	.word	0x03bf0208
  40a920:	03bf01e1 	.word	0x03bf01e1
  40a924:	03bf007e 	.word	0x03bf007e
  40a928:	020d03bf 	.word	0x020d03bf
  40a92c:	980d      	ldr	r0, [sp, #52]	; 0x34
  40a92e:	930f      	str	r3, [sp, #60]	; 0x3c
  40a930:	4240      	negs	r0, r0
  40a932:	900d      	str	r0, [sp, #52]	; 0x34
  40a934:	f04b 0b04 	orr.w	fp, fp, #4
  40a938:	f89a 3000 	ldrb.w	r3, [sl]
  40a93c:	e794      	b.n	40a868 <_svfprintf_r+0xb0>
  40a93e:	aa25      	add	r2, sp, #148	; 0x94
  40a940:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a942:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a944:	f004 fed6 	bl	40f6f4 <__ssprint_r>
  40a948:	b940      	cbnz	r0, 40a95c <_svfprintf_r+0x1a4>
  40a94a:	46c8      	mov	r8, r9
  40a94c:	e779      	b.n	40a842 <_svfprintf_r+0x8a>
  40a94e:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  40a950:	b123      	cbz	r3, 40a95c <_svfprintf_r+0x1a4>
  40a952:	980c      	ldr	r0, [sp, #48]	; 0x30
  40a954:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40a956:	aa25      	add	r2, sp, #148	; 0x94
  40a958:	f004 fecc 	bl	40f6f4 <__ssprint_r>
  40a95c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40a95e:	899b      	ldrh	r3, [r3, #12]
  40a960:	f013 0f40 	tst.w	r3, #64	; 0x40
  40a964:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40a966:	bf18      	it	ne
  40a968:	f04f 33ff 	movne.w	r3, #4294967295
  40a96c:	9309      	str	r3, [sp, #36]	; 0x24
  40a96e:	9809      	ldr	r0, [sp, #36]	; 0x24
  40a970:	b043      	add	sp, #268	; 0x10c
  40a972:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40a976:	f01b 0f20 	tst.w	fp, #32
  40a97a:	9311      	str	r3, [sp, #68]	; 0x44
  40a97c:	f040 81dd 	bne.w	40ad3a <_svfprintf_r+0x582>
  40a980:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40a982:	f01b 0f10 	tst.w	fp, #16
  40a986:	4613      	mov	r3, r2
  40a988:	f040 856e 	bne.w	40b468 <_svfprintf_r+0xcb0>
  40a98c:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40a990:	f000 856a 	beq.w	40b468 <_svfprintf_r+0xcb0>
  40a994:	8814      	ldrh	r4, [r2, #0]
  40a996:	3204      	adds	r2, #4
  40a998:	2500      	movs	r5, #0
  40a99a:	2301      	movs	r3, #1
  40a99c:	920f      	str	r2, [sp, #60]	; 0x3c
  40a99e:	2700      	movs	r7, #0
  40a9a0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40a9a4:	990a      	ldr	r1, [sp, #40]	; 0x28
  40a9a6:	1c4a      	adds	r2, r1, #1
  40a9a8:	f000 8265 	beq.w	40ae76 <_svfprintf_r+0x6be>
  40a9ac:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  40a9b0:	9207      	str	r2, [sp, #28]
  40a9b2:	ea54 0205 	orrs.w	r2, r4, r5
  40a9b6:	f040 8264 	bne.w	40ae82 <_svfprintf_r+0x6ca>
  40a9ba:	2900      	cmp	r1, #0
  40a9bc:	f040 843c 	bne.w	40b238 <_svfprintf_r+0xa80>
  40a9c0:	2b00      	cmp	r3, #0
  40a9c2:	f040 84d7 	bne.w	40b374 <_svfprintf_r+0xbbc>
  40a9c6:	f01b 0301 	ands.w	r3, fp, #1
  40a9ca:	930e      	str	r3, [sp, #56]	; 0x38
  40a9cc:	f000 8604 	beq.w	40b5d8 <_svfprintf_r+0xe20>
  40a9d0:	ae42      	add	r6, sp, #264	; 0x108
  40a9d2:	2330      	movs	r3, #48	; 0x30
  40a9d4:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40a9d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40a9da:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40a9dc:	4293      	cmp	r3, r2
  40a9de:	bfb8      	it	lt
  40a9e0:	4613      	movlt	r3, r2
  40a9e2:	9308      	str	r3, [sp, #32]
  40a9e4:	2300      	movs	r3, #0
  40a9e6:	9312      	str	r3, [sp, #72]	; 0x48
  40a9e8:	b117      	cbz	r7, 40a9f0 <_svfprintf_r+0x238>
  40a9ea:	9b08      	ldr	r3, [sp, #32]
  40a9ec:	3301      	adds	r3, #1
  40a9ee:	9308      	str	r3, [sp, #32]
  40a9f0:	9b07      	ldr	r3, [sp, #28]
  40a9f2:	f013 0302 	ands.w	r3, r3, #2
  40a9f6:	9310      	str	r3, [sp, #64]	; 0x40
  40a9f8:	d002      	beq.n	40aa00 <_svfprintf_r+0x248>
  40a9fa:	9b08      	ldr	r3, [sp, #32]
  40a9fc:	3302      	adds	r3, #2
  40a9fe:	9308      	str	r3, [sp, #32]
  40aa00:	9b07      	ldr	r3, [sp, #28]
  40aa02:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  40aa06:	f040 830e 	bne.w	40b026 <_svfprintf_r+0x86e>
  40aa0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40aa0c:	9a08      	ldr	r2, [sp, #32]
  40aa0e:	eba3 0b02 	sub.w	fp, r3, r2
  40aa12:	f1bb 0f00 	cmp.w	fp, #0
  40aa16:	f340 8306 	ble.w	40b026 <_svfprintf_r+0x86e>
  40aa1a:	f1bb 0f10 	cmp.w	fp, #16
  40aa1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40aa20:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40aa22:	dd29      	ble.n	40aa78 <_svfprintf_r+0x2c0>
  40aa24:	4643      	mov	r3, r8
  40aa26:	4621      	mov	r1, r4
  40aa28:	46a8      	mov	r8, r5
  40aa2a:	2710      	movs	r7, #16
  40aa2c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40aa2e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40aa30:	e006      	b.n	40aa40 <_svfprintf_r+0x288>
  40aa32:	f1ab 0b10 	sub.w	fp, fp, #16
  40aa36:	f1bb 0f10 	cmp.w	fp, #16
  40aa3a:	f103 0308 	add.w	r3, r3, #8
  40aa3e:	dd18      	ble.n	40aa72 <_svfprintf_r+0x2ba>
  40aa40:	3201      	adds	r2, #1
  40aa42:	48b7      	ldr	r0, [pc, #732]	; (40ad20 <_svfprintf_r+0x568>)
  40aa44:	9226      	str	r2, [sp, #152]	; 0x98
  40aa46:	3110      	adds	r1, #16
  40aa48:	2a07      	cmp	r2, #7
  40aa4a:	9127      	str	r1, [sp, #156]	; 0x9c
  40aa4c:	e883 0081 	stmia.w	r3, {r0, r7}
  40aa50:	ddef      	ble.n	40aa32 <_svfprintf_r+0x27a>
  40aa52:	aa25      	add	r2, sp, #148	; 0x94
  40aa54:	4629      	mov	r1, r5
  40aa56:	4620      	mov	r0, r4
  40aa58:	f004 fe4c 	bl	40f6f4 <__ssprint_r>
  40aa5c:	2800      	cmp	r0, #0
  40aa5e:	f47f af7d 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40aa62:	f1ab 0b10 	sub.w	fp, fp, #16
  40aa66:	f1bb 0f10 	cmp.w	fp, #16
  40aa6a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40aa6c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40aa6e:	464b      	mov	r3, r9
  40aa70:	dce6      	bgt.n	40aa40 <_svfprintf_r+0x288>
  40aa72:	4645      	mov	r5, r8
  40aa74:	460c      	mov	r4, r1
  40aa76:	4698      	mov	r8, r3
  40aa78:	3201      	adds	r2, #1
  40aa7a:	4ba9      	ldr	r3, [pc, #676]	; (40ad20 <_svfprintf_r+0x568>)
  40aa7c:	9226      	str	r2, [sp, #152]	; 0x98
  40aa7e:	445c      	add	r4, fp
  40aa80:	2a07      	cmp	r2, #7
  40aa82:	9427      	str	r4, [sp, #156]	; 0x9c
  40aa84:	e888 0808 	stmia.w	r8, {r3, fp}
  40aa88:	f300 8498 	bgt.w	40b3bc <_svfprintf_r+0xc04>
  40aa8c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40aa90:	f108 0808 	add.w	r8, r8, #8
  40aa94:	b177      	cbz	r7, 40aab4 <_svfprintf_r+0x2fc>
  40aa96:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40aa98:	3301      	adds	r3, #1
  40aa9a:	3401      	adds	r4, #1
  40aa9c:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  40aaa0:	2201      	movs	r2, #1
  40aaa2:	2b07      	cmp	r3, #7
  40aaa4:	9427      	str	r4, [sp, #156]	; 0x9c
  40aaa6:	9326      	str	r3, [sp, #152]	; 0x98
  40aaa8:	e888 0006 	stmia.w	r8, {r1, r2}
  40aaac:	f300 83db 	bgt.w	40b266 <_svfprintf_r+0xaae>
  40aab0:	f108 0808 	add.w	r8, r8, #8
  40aab4:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40aab6:	b16b      	cbz	r3, 40aad4 <_svfprintf_r+0x31c>
  40aab8:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40aaba:	3301      	adds	r3, #1
  40aabc:	3402      	adds	r4, #2
  40aabe:	a91e      	add	r1, sp, #120	; 0x78
  40aac0:	2202      	movs	r2, #2
  40aac2:	2b07      	cmp	r3, #7
  40aac4:	9427      	str	r4, [sp, #156]	; 0x9c
  40aac6:	9326      	str	r3, [sp, #152]	; 0x98
  40aac8:	e888 0006 	stmia.w	r8, {r1, r2}
  40aacc:	f300 83d6 	bgt.w	40b27c <_svfprintf_r+0xac4>
  40aad0:	f108 0808 	add.w	r8, r8, #8
  40aad4:	2d80      	cmp	r5, #128	; 0x80
  40aad6:	f000 8315 	beq.w	40b104 <_svfprintf_r+0x94c>
  40aada:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40aadc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40aade:	1a9f      	subs	r7, r3, r2
  40aae0:	2f00      	cmp	r7, #0
  40aae2:	dd36      	ble.n	40ab52 <_svfprintf_r+0x39a>
  40aae4:	2f10      	cmp	r7, #16
  40aae6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40aae8:	4d8e      	ldr	r5, [pc, #568]	; (40ad24 <_svfprintf_r+0x56c>)
  40aaea:	dd27      	ble.n	40ab3c <_svfprintf_r+0x384>
  40aaec:	4642      	mov	r2, r8
  40aaee:	4621      	mov	r1, r4
  40aaf0:	46b0      	mov	r8, r6
  40aaf2:	f04f 0b10 	mov.w	fp, #16
  40aaf6:	462e      	mov	r6, r5
  40aaf8:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40aafa:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40aafc:	e004      	b.n	40ab08 <_svfprintf_r+0x350>
  40aafe:	3f10      	subs	r7, #16
  40ab00:	2f10      	cmp	r7, #16
  40ab02:	f102 0208 	add.w	r2, r2, #8
  40ab06:	dd15      	ble.n	40ab34 <_svfprintf_r+0x37c>
  40ab08:	3301      	adds	r3, #1
  40ab0a:	3110      	adds	r1, #16
  40ab0c:	2b07      	cmp	r3, #7
  40ab0e:	9127      	str	r1, [sp, #156]	; 0x9c
  40ab10:	9326      	str	r3, [sp, #152]	; 0x98
  40ab12:	e882 0840 	stmia.w	r2, {r6, fp}
  40ab16:	ddf2      	ble.n	40aafe <_svfprintf_r+0x346>
  40ab18:	aa25      	add	r2, sp, #148	; 0x94
  40ab1a:	4629      	mov	r1, r5
  40ab1c:	4620      	mov	r0, r4
  40ab1e:	f004 fde9 	bl	40f6f4 <__ssprint_r>
  40ab22:	2800      	cmp	r0, #0
  40ab24:	f47f af1a 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40ab28:	3f10      	subs	r7, #16
  40ab2a:	2f10      	cmp	r7, #16
  40ab2c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40ab2e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ab30:	464a      	mov	r2, r9
  40ab32:	dce9      	bgt.n	40ab08 <_svfprintf_r+0x350>
  40ab34:	4635      	mov	r5, r6
  40ab36:	460c      	mov	r4, r1
  40ab38:	4646      	mov	r6, r8
  40ab3a:	4690      	mov	r8, r2
  40ab3c:	3301      	adds	r3, #1
  40ab3e:	443c      	add	r4, r7
  40ab40:	2b07      	cmp	r3, #7
  40ab42:	9427      	str	r4, [sp, #156]	; 0x9c
  40ab44:	9326      	str	r3, [sp, #152]	; 0x98
  40ab46:	e888 00a0 	stmia.w	r8, {r5, r7}
  40ab4a:	f300 8381 	bgt.w	40b250 <_svfprintf_r+0xa98>
  40ab4e:	f108 0808 	add.w	r8, r8, #8
  40ab52:	9b07      	ldr	r3, [sp, #28]
  40ab54:	05df      	lsls	r7, r3, #23
  40ab56:	f100 8268 	bmi.w	40b02a <_svfprintf_r+0x872>
  40ab5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ab5c:	990e      	ldr	r1, [sp, #56]	; 0x38
  40ab5e:	f8c8 6000 	str.w	r6, [r8]
  40ab62:	3301      	adds	r3, #1
  40ab64:	440c      	add	r4, r1
  40ab66:	2b07      	cmp	r3, #7
  40ab68:	9427      	str	r4, [sp, #156]	; 0x9c
  40ab6a:	f8c8 1004 	str.w	r1, [r8, #4]
  40ab6e:	9326      	str	r3, [sp, #152]	; 0x98
  40ab70:	f300 834d 	bgt.w	40b20e <_svfprintf_r+0xa56>
  40ab74:	f108 0808 	add.w	r8, r8, #8
  40ab78:	9b07      	ldr	r3, [sp, #28]
  40ab7a:	075b      	lsls	r3, r3, #29
  40ab7c:	d53a      	bpl.n	40abf4 <_svfprintf_r+0x43c>
  40ab7e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40ab80:	9a08      	ldr	r2, [sp, #32]
  40ab82:	1a9d      	subs	r5, r3, r2
  40ab84:	2d00      	cmp	r5, #0
  40ab86:	dd35      	ble.n	40abf4 <_svfprintf_r+0x43c>
  40ab88:	2d10      	cmp	r5, #16
  40ab8a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40ab8c:	dd20      	ble.n	40abd0 <_svfprintf_r+0x418>
  40ab8e:	2610      	movs	r6, #16
  40ab90:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40ab92:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40ab96:	e004      	b.n	40aba2 <_svfprintf_r+0x3ea>
  40ab98:	3d10      	subs	r5, #16
  40ab9a:	2d10      	cmp	r5, #16
  40ab9c:	f108 0808 	add.w	r8, r8, #8
  40aba0:	dd16      	ble.n	40abd0 <_svfprintf_r+0x418>
  40aba2:	3301      	adds	r3, #1
  40aba4:	4a5e      	ldr	r2, [pc, #376]	; (40ad20 <_svfprintf_r+0x568>)
  40aba6:	9326      	str	r3, [sp, #152]	; 0x98
  40aba8:	3410      	adds	r4, #16
  40abaa:	2b07      	cmp	r3, #7
  40abac:	9427      	str	r4, [sp, #156]	; 0x9c
  40abae:	e888 0044 	stmia.w	r8, {r2, r6}
  40abb2:	ddf1      	ble.n	40ab98 <_svfprintf_r+0x3e0>
  40abb4:	aa25      	add	r2, sp, #148	; 0x94
  40abb6:	4659      	mov	r1, fp
  40abb8:	4638      	mov	r0, r7
  40abba:	f004 fd9b 	bl	40f6f4 <__ssprint_r>
  40abbe:	2800      	cmp	r0, #0
  40abc0:	f47f aecc 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40abc4:	3d10      	subs	r5, #16
  40abc6:	2d10      	cmp	r5, #16
  40abc8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40abca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40abcc:	46c8      	mov	r8, r9
  40abce:	dce8      	bgt.n	40aba2 <_svfprintf_r+0x3ea>
  40abd0:	3301      	adds	r3, #1
  40abd2:	4a53      	ldr	r2, [pc, #332]	; (40ad20 <_svfprintf_r+0x568>)
  40abd4:	9326      	str	r3, [sp, #152]	; 0x98
  40abd6:	442c      	add	r4, r5
  40abd8:	2b07      	cmp	r3, #7
  40abda:	9427      	str	r4, [sp, #156]	; 0x9c
  40abdc:	e888 0024 	stmia.w	r8, {r2, r5}
  40abe0:	dd08      	ble.n	40abf4 <_svfprintf_r+0x43c>
  40abe2:	aa25      	add	r2, sp, #148	; 0x94
  40abe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40abe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  40abe8:	f004 fd84 	bl	40f6f4 <__ssprint_r>
  40abec:	2800      	cmp	r0, #0
  40abee:	f47f aeb5 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40abf2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40abf4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40abf6:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40abf8:	9908      	ldr	r1, [sp, #32]
  40abfa:	428a      	cmp	r2, r1
  40abfc:	bfac      	ite	ge
  40abfe:	189b      	addge	r3, r3, r2
  40ac00:	185b      	addlt	r3, r3, r1
  40ac02:	9309      	str	r3, [sp, #36]	; 0x24
  40ac04:	2c00      	cmp	r4, #0
  40ac06:	f040 830d 	bne.w	40b224 <_svfprintf_r+0xa6c>
  40ac0a:	2300      	movs	r3, #0
  40ac0c:	9326      	str	r3, [sp, #152]	; 0x98
  40ac0e:	46c8      	mov	r8, r9
  40ac10:	e5f9      	b.n	40a806 <_svfprintf_r+0x4e>
  40ac12:	9311      	str	r3, [sp, #68]	; 0x44
  40ac14:	f01b 0320 	ands.w	r3, fp, #32
  40ac18:	f040 81e3 	bne.w	40afe2 <_svfprintf_r+0x82a>
  40ac1c:	f01b 0210 	ands.w	r2, fp, #16
  40ac20:	f040 842e 	bne.w	40b480 <_svfprintf_r+0xcc8>
  40ac24:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  40ac28:	f000 842a 	beq.w	40b480 <_svfprintf_r+0xcc8>
  40ac2c:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40ac2e:	4613      	mov	r3, r2
  40ac30:	460a      	mov	r2, r1
  40ac32:	3204      	adds	r2, #4
  40ac34:	880c      	ldrh	r4, [r1, #0]
  40ac36:	920f      	str	r2, [sp, #60]	; 0x3c
  40ac38:	2500      	movs	r5, #0
  40ac3a:	e6b0      	b.n	40a99e <_svfprintf_r+0x1e6>
  40ac3c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40ac3e:	9311      	str	r3, [sp, #68]	; 0x44
  40ac40:	6816      	ldr	r6, [r2, #0]
  40ac42:	2400      	movs	r4, #0
  40ac44:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  40ac48:	1d15      	adds	r5, r2, #4
  40ac4a:	2e00      	cmp	r6, #0
  40ac4c:	f000 86a7 	beq.w	40b99e <_svfprintf_r+0x11e6>
  40ac50:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ac52:	1c53      	adds	r3, r2, #1
  40ac54:	f000 8609 	beq.w	40b86a <_svfprintf_r+0x10b2>
  40ac58:	4621      	mov	r1, r4
  40ac5a:	4630      	mov	r0, r6
  40ac5c:	f003 fef0 	bl	40ea40 <memchr>
  40ac60:	2800      	cmp	r0, #0
  40ac62:	f000 86e1 	beq.w	40ba28 <_svfprintf_r+0x1270>
  40ac66:	1b83      	subs	r3, r0, r6
  40ac68:	930e      	str	r3, [sp, #56]	; 0x38
  40ac6a:	940a      	str	r4, [sp, #40]	; 0x28
  40ac6c:	950f      	str	r5, [sp, #60]	; 0x3c
  40ac6e:	f8cd b01c 	str.w	fp, [sp, #28]
  40ac72:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ac76:	9308      	str	r3, [sp, #32]
  40ac78:	9412      	str	r4, [sp, #72]	; 0x48
  40ac7a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40ac7e:	e6b3      	b.n	40a9e8 <_svfprintf_r+0x230>
  40ac80:	f89a 3000 	ldrb.w	r3, [sl]
  40ac84:	2201      	movs	r2, #1
  40ac86:	212b      	movs	r1, #43	; 0x2b
  40ac88:	e5ee      	b.n	40a868 <_svfprintf_r+0xb0>
  40ac8a:	f04b 0b20 	orr.w	fp, fp, #32
  40ac8e:	f89a 3000 	ldrb.w	r3, [sl]
  40ac92:	e5e9      	b.n	40a868 <_svfprintf_r+0xb0>
  40ac94:	9311      	str	r3, [sp, #68]	; 0x44
  40ac96:	2a00      	cmp	r2, #0
  40ac98:	f040 8795 	bne.w	40bbc6 <_svfprintf_r+0x140e>
  40ac9c:	4b22      	ldr	r3, [pc, #136]	; (40ad28 <_svfprintf_r+0x570>)
  40ac9e:	9318      	str	r3, [sp, #96]	; 0x60
  40aca0:	f01b 0f20 	tst.w	fp, #32
  40aca4:	f040 8111 	bne.w	40aeca <_svfprintf_r+0x712>
  40aca8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40acaa:	f01b 0f10 	tst.w	fp, #16
  40acae:	4613      	mov	r3, r2
  40acb0:	f040 83e1 	bne.w	40b476 <_svfprintf_r+0xcbe>
  40acb4:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40acb8:	f000 83dd 	beq.w	40b476 <_svfprintf_r+0xcbe>
  40acbc:	3304      	adds	r3, #4
  40acbe:	8814      	ldrh	r4, [r2, #0]
  40acc0:	930f      	str	r3, [sp, #60]	; 0x3c
  40acc2:	2500      	movs	r5, #0
  40acc4:	f01b 0f01 	tst.w	fp, #1
  40acc8:	f000 810c 	beq.w	40aee4 <_svfprintf_r+0x72c>
  40accc:	ea54 0305 	orrs.w	r3, r4, r5
  40acd0:	f000 8108 	beq.w	40aee4 <_svfprintf_r+0x72c>
  40acd4:	2330      	movs	r3, #48	; 0x30
  40acd6:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40acda:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  40acde:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  40ace2:	f04b 0b02 	orr.w	fp, fp, #2
  40ace6:	2302      	movs	r3, #2
  40ace8:	e659      	b.n	40a99e <_svfprintf_r+0x1e6>
  40acea:	f89a 3000 	ldrb.w	r3, [sl]
  40acee:	2900      	cmp	r1, #0
  40acf0:	f47f adba 	bne.w	40a868 <_svfprintf_r+0xb0>
  40acf4:	2201      	movs	r2, #1
  40acf6:	2120      	movs	r1, #32
  40acf8:	e5b6      	b.n	40a868 <_svfprintf_r+0xb0>
  40acfa:	f04b 0b01 	orr.w	fp, fp, #1
  40acfe:	f89a 3000 	ldrb.w	r3, [sl]
  40ad02:	e5b1      	b.n	40a868 <_svfprintf_r+0xb0>
  40ad04:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  40ad06:	6823      	ldr	r3, [r4, #0]
  40ad08:	930d      	str	r3, [sp, #52]	; 0x34
  40ad0a:	4618      	mov	r0, r3
  40ad0c:	2800      	cmp	r0, #0
  40ad0e:	4623      	mov	r3, r4
  40ad10:	f103 0304 	add.w	r3, r3, #4
  40ad14:	f6ff ae0a 	blt.w	40a92c <_svfprintf_r+0x174>
  40ad18:	930f      	str	r3, [sp, #60]	; 0x3c
  40ad1a:	f89a 3000 	ldrb.w	r3, [sl]
  40ad1e:	e5a3      	b.n	40a868 <_svfprintf_r+0xb0>
  40ad20:	00411fcc 	.word	0x00411fcc
  40ad24:	00411fdc 	.word	0x00411fdc
  40ad28:	00411fac 	.word	0x00411fac
  40ad2c:	f04b 0b10 	orr.w	fp, fp, #16
  40ad30:	f01b 0f20 	tst.w	fp, #32
  40ad34:	9311      	str	r3, [sp, #68]	; 0x44
  40ad36:	f43f ae23 	beq.w	40a980 <_svfprintf_r+0x1c8>
  40ad3a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40ad3c:	3507      	adds	r5, #7
  40ad3e:	f025 0307 	bic.w	r3, r5, #7
  40ad42:	f103 0208 	add.w	r2, r3, #8
  40ad46:	e9d3 4500 	ldrd	r4, r5, [r3]
  40ad4a:	920f      	str	r2, [sp, #60]	; 0x3c
  40ad4c:	2301      	movs	r3, #1
  40ad4e:	e626      	b.n	40a99e <_svfprintf_r+0x1e6>
  40ad50:	f89a 3000 	ldrb.w	r3, [sl]
  40ad54:	2b2a      	cmp	r3, #42	; 0x2a
  40ad56:	f10a 0401 	add.w	r4, sl, #1
  40ad5a:	f000 8727 	beq.w	40bbac <_svfprintf_r+0x13f4>
  40ad5e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40ad62:	2809      	cmp	r0, #9
  40ad64:	46a2      	mov	sl, r4
  40ad66:	f200 86ad 	bhi.w	40bac4 <_svfprintf_r+0x130c>
  40ad6a:	2300      	movs	r3, #0
  40ad6c:	461c      	mov	r4, r3
  40ad6e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40ad72:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40ad76:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40ad7a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40ad7e:	2809      	cmp	r0, #9
  40ad80:	d9f5      	bls.n	40ad6e <_svfprintf_r+0x5b6>
  40ad82:	940a      	str	r4, [sp, #40]	; 0x28
  40ad84:	e572      	b.n	40a86c <_svfprintf_r+0xb4>
  40ad86:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40ad8a:	f89a 3000 	ldrb.w	r3, [sl]
  40ad8e:	e56b      	b.n	40a868 <_svfprintf_r+0xb0>
  40ad90:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  40ad94:	f89a 3000 	ldrb.w	r3, [sl]
  40ad98:	e566      	b.n	40a868 <_svfprintf_r+0xb0>
  40ad9a:	f89a 3000 	ldrb.w	r3, [sl]
  40ad9e:	2b6c      	cmp	r3, #108	; 0x6c
  40ada0:	bf03      	ittte	eq
  40ada2:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40ada6:	f04b 0b20 	orreq.w	fp, fp, #32
  40adaa:	f10a 0a01 	addeq.w	sl, sl, #1
  40adae:	f04b 0b10 	orrne.w	fp, fp, #16
  40adb2:	e559      	b.n	40a868 <_svfprintf_r+0xb0>
  40adb4:	2a00      	cmp	r2, #0
  40adb6:	f040 8711 	bne.w	40bbdc <_svfprintf_r+0x1424>
  40adba:	f01b 0f20 	tst.w	fp, #32
  40adbe:	f040 84f9 	bne.w	40b7b4 <_svfprintf_r+0xffc>
  40adc2:	f01b 0f10 	tst.w	fp, #16
  40adc6:	f040 84ac 	bne.w	40b722 <_svfprintf_r+0xf6a>
  40adca:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40adce:	f000 84a8 	beq.w	40b722 <_svfprintf_r+0xf6a>
  40add2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40add4:	6813      	ldr	r3, [r2, #0]
  40add6:	3204      	adds	r2, #4
  40add8:	920f      	str	r2, [sp, #60]	; 0x3c
  40adda:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  40adde:	801a      	strh	r2, [r3, #0]
  40ade0:	e511      	b.n	40a806 <_svfprintf_r+0x4e>
  40ade2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40ade4:	4bb3      	ldr	r3, [pc, #716]	; (40b0b4 <_svfprintf_r+0x8fc>)
  40ade6:	680c      	ldr	r4, [r1, #0]
  40ade8:	9318      	str	r3, [sp, #96]	; 0x60
  40adea:	2230      	movs	r2, #48	; 0x30
  40adec:	2378      	movs	r3, #120	; 0x78
  40adee:	3104      	adds	r1, #4
  40adf0:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  40adf4:	9311      	str	r3, [sp, #68]	; 0x44
  40adf6:	f04b 0b02 	orr.w	fp, fp, #2
  40adfa:	910f      	str	r1, [sp, #60]	; 0x3c
  40adfc:	2500      	movs	r5, #0
  40adfe:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  40ae02:	2302      	movs	r3, #2
  40ae04:	e5cb      	b.n	40a99e <_svfprintf_r+0x1e6>
  40ae06:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40ae08:	9311      	str	r3, [sp, #68]	; 0x44
  40ae0a:	680a      	ldr	r2, [r1, #0]
  40ae0c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40ae10:	2300      	movs	r3, #0
  40ae12:	460a      	mov	r2, r1
  40ae14:	461f      	mov	r7, r3
  40ae16:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40ae1a:	3204      	adds	r2, #4
  40ae1c:	2301      	movs	r3, #1
  40ae1e:	9308      	str	r3, [sp, #32]
  40ae20:	f8cd b01c 	str.w	fp, [sp, #28]
  40ae24:	970a      	str	r7, [sp, #40]	; 0x28
  40ae26:	9712      	str	r7, [sp, #72]	; 0x48
  40ae28:	920f      	str	r2, [sp, #60]	; 0x3c
  40ae2a:	930e      	str	r3, [sp, #56]	; 0x38
  40ae2c:	ae28      	add	r6, sp, #160	; 0xa0
  40ae2e:	e5df      	b.n	40a9f0 <_svfprintf_r+0x238>
  40ae30:	9311      	str	r3, [sp, #68]	; 0x44
  40ae32:	2a00      	cmp	r2, #0
  40ae34:	f040 86ea 	bne.w	40bc0c <_svfprintf_r+0x1454>
  40ae38:	f01b 0f20 	tst.w	fp, #32
  40ae3c:	d15d      	bne.n	40aefa <_svfprintf_r+0x742>
  40ae3e:	f01b 0f10 	tst.w	fp, #16
  40ae42:	f040 8308 	bne.w	40b456 <_svfprintf_r+0xc9e>
  40ae46:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40ae4a:	f000 8304 	beq.w	40b456 <_svfprintf_r+0xc9e>
  40ae4e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40ae50:	f9b1 4000 	ldrsh.w	r4, [r1]
  40ae54:	3104      	adds	r1, #4
  40ae56:	17e5      	asrs	r5, r4, #31
  40ae58:	4622      	mov	r2, r4
  40ae5a:	462b      	mov	r3, r5
  40ae5c:	910f      	str	r1, [sp, #60]	; 0x3c
  40ae5e:	2a00      	cmp	r2, #0
  40ae60:	f173 0300 	sbcs.w	r3, r3, #0
  40ae64:	db58      	blt.n	40af18 <_svfprintf_r+0x760>
  40ae66:	990a      	ldr	r1, [sp, #40]	; 0x28
  40ae68:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40ae6c:	1c4a      	adds	r2, r1, #1
  40ae6e:	f04f 0301 	mov.w	r3, #1
  40ae72:	f47f ad9b 	bne.w	40a9ac <_svfprintf_r+0x1f4>
  40ae76:	ea54 0205 	orrs.w	r2, r4, r5
  40ae7a:	f000 81df 	beq.w	40b23c <_svfprintf_r+0xa84>
  40ae7e:	f8cd b01c 	str.w	fp, [sp, #28]
  40ae82:	2b01      	cmp	r3, #1
  40ae84:	f000 827b 	beq.w	40b37e <_svfprintf_r+0xbc6>
  40ae88:	2b02      	cmp	r3, #2
  40ae8a:	f040 8206 	bne.w	40b29a <_svfprintf_r+0xae2>
  40ae8e:	9818      	ldr	r0, [sp, #96]	; 0x60
  40ae90:	464e      	mov	r6, r9
  40ae92:	0923      	lsrs	r3, r4, #4
  40ae94:	f004 010f 	and.w	r1, r4, #15
  40ae98:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  40ae9c:	092a      	lsrs	r2, r5, #4
  40ae9e:	461c      	mov	r4, r3
  40aea0:	4615      	mov	r5, r2
  40aea2:	5c43      	ldrb	r3, [r0, r1]
  40aea4:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40aea8:	ea54 0305 	orrs.w	r3, r4, r5
  40aeac:	d1f1      	bne.n	40ae92 <_svfprintf_r+0x6da>
  40aeae:	eba9 0306 	sub.w	r3, r9, r6
  40aeb2:	930e      	str	r3, [sp, #56]	; 0x38
  40aeb4:	e590      	b.n	40a9d8 <_svfprintf_r+0x220>
  40aeb6:	9311      	str	r3, [sp, #68]	; 0x44
  40aeb8:	2a00      	cmp	r2, #0
  40aeba:	f040 86a3 	bne.w	40bc04 <_svfprintf_r+0x144c>
  40aebe:	4b7e      	ldr	r3, [pc, #504]	; (40b0b8 <_svfprintf_r+0x900>)
  40aec0:	9318      	str	r3, [sp, #96]	; 0x60
  40aec2:	f01b 0f20 	tst.w	fp, #32
  40aec6:	f43f aeef 	beq.w	40aca8 <_svfprintf_r+0x4f0>
  40aeca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40aecc:	3507      	adds	r5, #7
  40aece:	f025 0307 	bic.w	r3, r5, #7
  40aed2:	f103 0208 	add.w	r2, r3, #8
  40aed6:	f01b 0f01 	tst.w	fp, #1
  40aeda:	920f      	str	r2, [sp, #60]	; 0x3c
  40aedc:	e9d3 4500 	ldrd	r4, r5, [r3]
  40aee0:	f47f aef4 	bne.w	40accc <_svfprintf_r+0x514>
  40aee4:	2302      	movs	r3, #2
  40aee6:	e55a      	b.n	40a99e <_svfprintf_r+0x1e6>
  40aee8:	9311      	str	r3, [sp, #68]	; 0x44
  40aeea:	2a00      	cmp	r2, #0
  40aeec:	f040 8686 	bne.w	40bbfc <_svfprintf_r+0x1444>
  40aef0:	f04b 0b10 	orr.w	fp, fp, #16
  40aef4:	f01b 0f20 	tst.w	fp, #32
  40aef8:	d0a1      	beq.n	40ae3e <_svfprintf_r+0x686>
  40aefa:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40aefc:	3507      	adds	r5, #7
  40aefe:	f025 0507 	bic.w	r5, r5, #7
  40af02:	e9d5 2300 	ldrd	r2, r3, [r5]
  40af06:	2a00      	cmp	r2, #0
  40af08:	f105 0108 	add.w	r1, r5, #8
  40af0c:	461d      	mov	r5, r3
  40af0e:	f173 0300 	sbcs.w	r3, r3, #0
  40af12:	910f      	str	r1, [sp, #60]	; 0x3c
  40af14:	4614      	mov	r4, r2
  40af16:	daa6      	bge.n	40ae66 <_svfprintf_r+0x6ae>
  40af18:	272d      	movs	r7, #45	; 0x2d
  40af1a:	4264      	negs	r4, r4
  40af1c:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40af20:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40af24:	2301      	movs	r3, #1
  40af26:	e53d      	b.n	40a9a4 <_svfprintf_r+0x1ec>
  40af28:	9311      	str	r3, [sp, #68]	; 0x44
  40af2a:	2a00      	cmp	r2, #0
  40af2c:	f040 8662 	bne.w	40bbf4 <_svfprintf_r+0x143c>
  40af30:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40af32:	3507      	adds	r5, #7
  40af34:	f025 0307 	bic.w	r3, r5, #7
  40af38:	f103 0208 	add.w	r2, r3, #8
  40af3c:	920f      	str	r2, [sp, #60]	; 0x3c
  40af3e:	681a      	ldr	r2, [r3, #0]
  40af40:	9215      	str	r2, [sp, #84]	; 0x54
  40af42:	685b      	ldr	r3, [r3, #4]
  40af44:	9314      	str	r3, [sp, #80]	; 0x50
  40af46:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40af48:	9d15      	ldr	r5, [sp, #84]	; 0x54
  40af4a:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40af4e:	4628      	mov	r0, r5
  40af50:	4621      	mov	r1, r4
  40af52:	f04f 32ff 	mov.w	r2, #4294967295
  40af56:	4b59      	ldr	r3, [pc, #356]	; (40b0bc <_svfprintf_r+0x904>)
  40af58:	f005 fa9a 	bl	410490 <__aeabi_dcmpun>
  40af5c:	2800      	cmp	r0, #0
  40af5e:	f040 834a 	bne.w	40b5f6 <_svfprintf_r+0xe3e>
  40af62:	4628      	mov	r0, r5
  40af64:	4621      	mov	r1, r4
  40af66:	f04f 32ff 	mov.w	r2, #4294967295
  40af6a:	4b54      	ldr	r3, [pc, #336]	; (40b0bc <_svfprintf_r+0x904>)
  40af6c:	f005 fa72 	bl	410454 <__aeabi_dcmple>
  40af70:	2800      	cmp	r0, #0
  40af72:	f040 8340 	bne.w	40b5f6 <_svfprintf_r+0xe3e>
  40af76:	a815      	add	r0, sp, #84	; 0x54
  40af78:	c80d      	ldmia	r0, {r0, r2, r3}
  40af7a:	9914      	ldr	r1, [sp, #80]	; 0x50
  40af7c:	f005 fa60 	bl	410440 <__aeabi_dcmplt>
  40af80:	2800      	cmp	r0, #0
  40af82:	f040 8530 	bne.w	40b9e6 <_svfprintf_r+0x122e>
  40af86:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40af8a:	4e4d      	ldr	r6, [pc, #308]	; (40b0c0 <_svfprintf_r+0x908>)
  40af8c:	4b4d      	ldr	r3, [pc, #308]	; (40b0c4 <_svfprintf_r+0x90c>)
  40af8e:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  40af92:	9007      	str	r0, [sp, #28]
  40af94:	9811      	ldr	r0, [sp, #68]	; 0x44
  40af96:	2203      	movs	r2, #3
  40af98:	2100      	movs	r1, #0
  40af9a:	9208      	str	r2, [sp, #32]
  40af9c:	910a      	str	r1, [sp, #40]	; 0x28
  40af9e:	2847      	cmp	r0, #71	; 0x47
  40afa0:	bfd8      	it	le
  40afa2:	461e      	movle	r6, r3
  40afa4:	920e      	str	r2, [sp, #56]	; 0x38
  40afa6:	9112      	str	r1, [sp, #72]	; 0x48
  40afa8:	e51e      	b.n	40a9e8 <_svfprintf_r+0x230>
  40afaa:	f04b 0b08 	orr.w	fp, fp, #8
  40afae:	f89a 3000 	ldrb.w	r3, [sl]
  40afb2:	e459      	b.n	40a868 <_svfprintf_r+0xb0>
  40afb4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40afb8:	2300      	movs	r3, #0
  40afba:	461c      	mov	r4, r3
  40afbc:	f81a 3b01 	ldrb.w	r3, [sl], #1
  40afc0:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40afc4:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40afc8:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40afcc:	2809      	cmp	r0, #9
  40afce:	d9f5      	bls.n	40afbc <_svfprintf_r+0x804>
  40afd0:	940d      	str	r4, [sp, #52]	; 0x34
  40afd2:	e44b      	b.n	40a86c <_svfprintf_r+0xb4>
  40afd4:	f04b 0b10 	orr.w	fp, fp, #16
  40afd8:	9311      	str	r3, [sp, #68]	; 0x44
  40afda:	f01b 0320 	ands.w	r3, fp, #32
  40afde:	f43f ae1d 	beq.w	40ac1c <_svfprintf_r+0x464>
  40afe2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40afe4:	3507      	adds	r5, #7
  40afe6:	f025 0307 	bic.w	r3, r5, #7
  40afea:	f103 0208 	add.w	r2, r3, #8
  40afee:	e9d3 4500 	ldrd	r4, r5, [r3]
  40aff2:	920f      	str	r2, [sp, #60]	; 0x3c
  40aff4:	2300      	movs	r3, #0
  40aff6:	e4d2      	b.n	40a99e <_svfprintf_r+0x1e6>
  40aff8:	9311      	str	r3, [sp, #68]	; 0x44
  40affa:	2a00      	cmp	r2, #0
  40affc:	f040 85e7 	bne.w	40bbce <_svfprintf_r+0x1416>
  40b000:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40b002:	2a00      	cmp	r2, #0
  40b004:	f43f aca3 	beq.w	40a94e <_svfprintf_r+0x196>
  40b008:	2300      	movs	r3, #0
  40b00a:	2101      	movs	r1, #1
  40b00c:	461f      	mov	r7, r3
  40b00e:	9108      	str	r1, [sp, #32]
  40b010:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  40b014:	f8cd b01c 	str.w	fp, [sp, #28]
  40b018:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  40b01c:	930a      	str	r3, [sp, #40]	; 0x28
  40b01e:	9312      	str	r3, [sp, #72]	; 0x48
  40b020:	910e      	str	r1, [sp, #56]	; 0x38
  40b022:	ae28      	add	r6, sp, #160	; 0xa0
  40b024:	e4e4      	b.n	40a9f0 <_svfprintf_r+0x238>
  40b026:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b028:	e534      	b.n	40aa94 <_svfprintf_r+0x2dc>
  40b02a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b02c:	2b65      	cmp	r3, #101	; 0x65
  40b02e:	f340 80a7 	ble.w	40b180 <_svfprintf_r+0x9c8>
  40b032:	a815      	add	r0, sp, #84	; 0x54
  40b034:	c80d      	ldmia	r0, {r0, r2, r3}
  40b036:	9914      	ldr	r1, [sp, #80]	; 0x50
  40b038:	f005 f9f8 	bl	41042c <__aeabi_dcmpeq>
  40b03c:	2800      	cmp	r0, #0
  40b03e:	f000 8150 	beq.w	40b2e2 <_svfprintf_r+0xb2a>
  40b042:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b044:	4a20      	ldr	r2, [pc, #128]	; (40b0c8 <_svfprintf_r+0x910>)
  40b046:	f8c8 2000 	str.w	r2, [r8]
  40b04a:	3301      	adds	r3, #1
  40b04c:	3401      	adds	r4, #1
  40b04e:	2201      	movs	r2, #1
  40b050:	2b07      	cmp	r3, #7
  40b052:	9427      	str	r4, [sp, #156]	; 0x9c
  40b054:	9326      	str	r3, [sp, #152]	; 0x98
  40b056:	f8c8 2004 	str.w	r2, [r8, #4]
  40b05a:	f300 836a 	bgt.w	40b732 <_svfprintf_r+0xf7a>
  40b05e:	f108 0808 	add.w	r8, r8, #8
  40b062:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40b064:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b066:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b068:	4293      	cmp	r3, r2
  40b06a:	db03      	blt.n	40b074 <_svfprintf_r+0x8bc>
  40b06c:	9b07      	ldr	r3, [sp, #28]
  40b06e:	07dd      	lsls	r5, r3, #31
  40b070:	f57f ad82 	bpl.w	40ab78 <_svfprintf_r+0x3c0>
  40b074:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b076:	9919      	ldr	r1, [sp, #100]	; 0x64
  40b078:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b07a:	f8c8 2000 	str.w	r2, [r8]
  40b07e:	3301      	adds	r3, #1
  40b080:	440c      	add	r4, r1
  40b082:	2b07      	cmp	r3, #7
  40b084:	f8c8 1004 	str.w	r1, [r8, #4]
  40b088:	9427      	str	r4, [sp, #156]	; 0x9c
  40b08a:	9326      	str	r3, [sp, #152]	; 0x98
  40b08c:	f300 839e 	bgt.w	40b7cc <_svfprintf_r+0x1014>
  40b090:	f108 0808 	add.w	r8, r8, #8
  40b094:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b096:	1e5e      	subs	r6, r3, #1
  40b098:	2e00      	cmp	r6, #0
  40b09a:	f77f ad6d 	ble.w	40ab78 <_svfprintf_r+0x3c0>
  40b09e:	2e10      	cmp	r6, #16
  40b0a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b0a2:	4d0a      	ldr	r5, [pc, #40]	; (40b0cc <_svfprintf_r+0x914>)
  40b0a4:	f340 81f5 	ble.w	40b492 <_svfprintf_r+0xcda>
  40b0a8:	4622      	mov	r2, r4
  40b0aa:	2710      	movs	r7, #16
  40b0ac:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40b0b0:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b0b2:	e013      	b.n	40b0dc <_svfprintf_r+0x924>
  40b0b4:	00411fac 	.word	0x00411fac
  40b0b8:	00411f98 	.word	0x00411f98
  40b0bc:	7fefffff 	.word	0x7fefffff
  40b0c0:	00411f8c 	.word	0x00411f8c
  40b0c4:	00411f88 	.word	0x00411f88
  40b0c8:	00411fc8 	.word	0x00411fc8
  40b0cc:	00411fdc 	.word	0x00411fdc
  40b0d0:	f108 0808 	add.w	r8, r8, #8
  40b0d4:	3e10      	subs	r6, #16
  40b0d6:	2e10      	cmp	r6, #16
  40b0d8:	f340 81da 	ble.w	40b490 <_svfprintf_r+0xcd8>
  40b0dc:	3301      	adds	r3, #1
  40b0de:	3210      	adds	r2, #16
  40b0e0:	2b07      	cmp	r3, #7
  40b0e2:	9227      	str	r2, [sp, #156]	; 0x9c
  40b0e4:	9326      	str	r3, [sp, #152]	; 0x98
  40b0e6:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b0ea:	ddf1      	ble.n	40b0d0 <_svfprintf_r+0x918>
  40b0ec:	aa25      	add	r2, sp, #148	; 0x94
  40b0ee:	4621      	mov	r1, r4
  40b0f0:	4658      	mov	r0, fp
  40b0f2:	f004 faff 	bl	40f6f4 <__ssprint_r>
  40b0f6:	2800      	cmp	r0, #0
  40b0f8:	f47f ac30 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b0fc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b0fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b100:	46c8      	mov	r8, r9
  40b102:	e7e7      	b.n	40b0d4 <_svfprintf_r+0x91c>
  40b104:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40b106:	9a08      	ldr	r2, [sp, #32]
  40b108:	1a9f      	subs	r7, r3, r2
  40b10a:	2f00      	cmp	r7, #0
  40b10c:	f77f ace5 	ble.w	40aada <_svfprintf_r+0x322>
  40b110:	2f10      	cmp	r7, #16
  40b112:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b114:	4db6      	ldr	r5, [pc, #728]	; (40b3f0 <_svfprintf_r+0xc38>)
  40b116:	dd27      	ble.n	40b168 <_svfprintf_r+0x9b0>
  40b118:	4642      	mov	r2, r8
  40b11a:	4621      	mov	r1, r4
  40b11c:	46b0      	mov	r8, r6
  40b11e:	f04f 0b10 	mov.w	fp, #16
  40b122:	462e      	mov	r6, r5
  40b124:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b126:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b128:	e004      	b.n	40b134 <_svfprintf_r+0x97c>
  40b12a:	3f10      	subs	r7, #16
  40b12c:	2f10      	cmp	r7, #16
  40b12e:	f102 0208 	add.w	r2, r2, #8
  40b132:	dd15      	ble.n	40b160 <_svfprintf_r+0x9a8>
  40b134:	3301      	adds	r3, #1
  40b136:	3110      	adds	r1, #16
  40b138:	2b07      	cmp	r3, #7
  40b13a:	9127      	str	r1, [sp, #156]	; 0x9c
  40b13c:	9326      	str	r3, [sp, #152]	; 0x98
  40b13e:	e882 0840 	stmia.w	r2, {r6, fp}
  40b142:	ddf2      	ble.n	40b12a <_svfprintf_r+0x972>
  40b144:	aa25      	add	r2, sp, #148	; 0x94
  40b146:	4629      	mov	r1, r5
  40b148:	4620      	mov	r0, r4
  40b14a:	f004 fad3 	bl	40f6f4 <__ssprint_r>
  40b14e:	2800      	cmp	r0, #0
  40b150:	f47f ac04 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b154:	3f10      	subs	r7, #16
  40b156:	2f10      	cmp	r7, #16
  40b158:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40b15a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b15c:	464a      	mov	r2, r9
  40b15e:	dce9      	bgt.n	40b134 <_svfprintf_r+0x97c>
  40b160:	4635      	mov	r5, r6
  40b162:	460c      	mov	r4, r1
  40b164:	4646      	mov	r6, r8
  40b166:	4690      	mov	r8, r2
  40b168:	3301      	adds	r3, #1
  40b16a:	443c      	add	r4, r7
  40b16c:	2b07      	cmp	r3, #7
  40b16e:	9427      	str	r4, [sp, #156]	; 0x9c
  40b170:	9326      	str	r3, [sp, #152]	; 0x98
  40b172:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b176:	f300 8232 	bgt.w	40b5de <_svfprintf_r+0xe26>
  40b17a:	f108 0808 	add.w	r8, r8, #8
  40b17e:	e4ac      	b.n	40aada <_svfprintf_r+0x322>
  40b180:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b182:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b184:	2b01      	cmp	r3, #1
  40b186:	f340 81fe 	ble.w	40b586 <_svfprintf_r+0xdce>
  40b18a:	3701      	adds	r7, #1
  40b18c:	3401      	adds	r4, #1
  40b18e:	2301      	movs	r3, #1
  40b190:	2f07      	cmp	r7, #7
  40b192:	9427      	str	r4, [sp, #156]	; 0x9c
  40b194:	9726      	str	r7, [sp, #152]	; 0x98
  40b196:	f8c8 6000 	str.w	r6, [r8]
  40b19a:	f8c8 3004 	str.w	r3, [r8, #4]
  40b19e:	f300 8203 	bgt.w	40b5a8 <_svfprintf_r+0xdf0>
  40b1a2:	f108 0808 	add.w	r8, r8, #8
  40b1a6:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b1a8:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40b1aa:	f8c8 3000 	str.w	r3, [r8]
  40b1ae:	3701      	adds	r7, #1
  40b1b0:	4414      	add	r4, r2
  40b1b2:	2f07      	cmp	r7, #7
  40b1b4:	9427      	str	r4, [sp, #156]	; 0x9c
  40b1b6:	9726      	str	r7, [sp, #152]	; 0x98
  40b1b8:	f8c8 2004 	str.w	r2, [r8, #4]
  40b1bc:	f300 8200 	bgt.w	40b5c0 <_svfprintf_r+0xe08>
  40b1c0:	f108 0808 	add.w	r8, r8, #8
  40b1c4:	a815      	add	r0, sp, #84	; 0x54
  40b1c6:	c80d      	ldmia	r0, {r0, r2, r3}
  40b1c8:	9914      	ldr	r1, [sp, #80]	; 0x50
  40b1ca:	f005 f92f 	bl	41042c <__aeabi_dcmpeq>
  40b1ce:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b1d0:	2800      	cmp	r0, #0
  40b1d2:	f040 8101 	bne.w	40b3d8 <_svfprintf_r+0xc20>
  40b1d6:	3b01      	subs	r3, #1
  40b1d8:	3701      	adds	r7, #1
  40b1da:	3601      	adds	r6, #1
  40b1dc:	441c      	add	r4, r3
  40b1de:	2f07      	cmp	r7, #7
  40b1e0:	9726      	str	r7, [sp, #152]	; 0x98
  40b1e2:	9427      	str	r4, [sp, #156]	; 0x9c
  40b1e4:	f8c8 6000 	str.w	r6, [r8]
  40b1e8:	f8c8 3004 	str.w	r3, [r8, #4]
  40b1ec:	f300 8127 	bgt.w	40b43e <_svfprintf_r+0xc86>
  40b1f0:	f108 0808 	add.w	r8, r8, #8
  40b1f4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  40b1f6:	f8c8 2004 	str.w	r2, [r8, #4]
  40b1fa:	3701      	adds	r7, #1
  40b1fc:	4414      	add	r4, r2
  40b1fe:	ab21      	add	r3, sp, #132	; 0x84
  40b200:	2f07      	cmp	r7, #7
  40b202:	9427      	str	r4, [sp, #156]	; 0x9c
  40b204:	9726      	str	r7, [sp, #152]	; 0x98
  40b206:	f8c8 3000 	str.w	r3, [r8]
  40b20a:	f77f acb3 	ble.w	40ab74 <_svfprintf_r+0x3bc>
  40b20e:	aa25      	add	r2, sp, #148	; 0x94
  40b210:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b212:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b214:	f004 fa6e 	bl	40f6f4 <__ssprint_r>
  40b218:	2800      	cmp	r0, #0
  40b21a:	f47f ab9f 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b21e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b220:	46c8      	mov	r8, r9
  40b222:	e4a9      	b.n	40ab78 <_svfprintf_r+0x3c0>
  40b224:	aa25      	add	r2, sp, #148	; 0x94
  40b226:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b228:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b22a:	f004 fa63 	bl	40f6f4 <__ssprint_r>
  40b22e:	2800      	cmp	r0, #0
  40b230:	f43f aceb 	beq.w	40ac0a <_svfprintf_r+0x452>
  40b234:	f7ff bb92 	b.w	40a95c <_svfprintf_r+0x1a4>
  40b238:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40b23c:	2b01      	cmp	r3, #1
  40b23e:	f000 8134 	beq.w	40b4aa <_svfprintf_r+0xcf2>
  40b242:	2b02      	cmp	r3, #2
  40b244:	d125      	bne.n	40b292 <_svfprintf_r+0xada>
  40b246:	f8cd b01c 	str.w	fp, [sp, #28]
  40b24a:	2400      	movs	r4, #0
  40b24c:	2500      	movs	r5, #0
  40b24e:	e61e      	b.n	40ae8e <_svfprintf_r+0x6d6>
  40b250:	aa25      	add	r2, sp, #148	; 0x94
  40b252:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b254:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b256:	f004 fa4d 	bl	40f6f4 <__ssprint_r>
  40b25a:	2800      	cmp	r0, #0
  40b25c:	f47f ab7e 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b260:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b262:	46c8      	mov	r8, r9
  40b264:	e475      	b.n	40ab52 <_svfprintf_r+0x39a>
  40b266:	aa25      	add	r2, sp, #148	; 0x94
  40b268:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b26a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b26c:	f004 fa42 	bl	40f6f4 <__ssprint_r>
  40b270:	2800      	cmp	r0, #0
  40b272:	f47f ab73 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b276:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b278:	46c8      	mov	r8, r9
  40b27a:	e41b      	b.n	40aab4 <_svfprintf_r+0x2fc>
  40b27c:	aa25      	add	r2, sp, #148	; 0x94
  40b27e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b280:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b282:	f004 fa37 	bl	40f6f4 <__ssprint_r>
  40b286:	2800      	cmp	r0, #0
  40b288:	f47f ab68 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b28c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b28e:	46c8      	mov	r8, r9
  40b290:	e420      	b.n	40aad4 <_svfprintf_r+0x31c>
  40b292:	f8cd b01c 	str.w	fp, [sp, #28]
  40b296:	2400      	movs	r4, #0
  40b298:	2500      	movs	r5, #0
  40b29a:	4649      	mov	r1, r9
  40b29c:	e000      	b.n	40b2a0 <_svfprintf_r+0xae8>
  40b29e:	4631      	mov	r1, r6
  40b2a0:	08e2      	lsrs	r2, r4, #3
  40b2a2:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  40b2a6:	08e8      	lsrs	r0, r5, #3
  40b2a8:	f004 0307 	and.w	r3, r4, #7
  40b2ac:	4605      	mov	r5, r0
  40b2ae:	4614      	mov	r4, r2
  40b2b0:	3330      	adds	r3, #48	; 0x30
  40b2b2:	ea54 0205 	orrs.w	r2, r4, r5
  40b2b6:	f801 3c01 	strb.w	r3, [r1, #-1]
  40b2ba:	f101 36ff 	add.w	r6, r1, #4294967295
  40b2be:	d1ee      	bne.n	40b29e <_svfprintf_r+0xae6>
  40b2c0:	9a07      	ldr	r2, [sp, #28]
  40b2c2:	07d2      	lsls	r2, r2, #31
  40b2c4:	f57f adf3 	bpl.w	40aeae <_svfprintf_r+0x6f6>
  40b2c8:	2b30      	cmp	r3, #48	; 0x30
  40b2ca:	f43f adf0 	beq.w	40aeae <_svfprintf_r+0x6f6>
  40b2ce:	3902      	subs	r1, #2
  40b2d0:	2330      	movs	r3, #48	; 0x30
  40b2d2:	f806 3c01 	strb.w	r3, [r6, #-1]
  40b2d6:	eba9 0301 	sub.w	r3, r9, r1
  40b2da:	930e      	str	r3, [sp, #56]	; 0x38
  40b2dc:	460e      	mov	r6, r1
  40b2de:	f7ff bb7b 	b.w	40a9d8 <_svfprintf_r+0x220>
  40b2e2:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40b2e4:	2900      	cmp	r1, #0
  40b2e6:	f340 822e 	ble.w	40b746 <_svfprintf_r+0xf8e>
  40b2ea:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b2ec:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b2ee:	4293      	cmp	r3, r2
  40b2f0:	bfa8      	it	ge
  40b2f2:	4613      	movge	r3, r2
  40b2f4:	2b00      	cmp	r3, #0
  40b2f6:	461f      	mov	r7, r3
  40b2f8:	dd0d      	ble.n	40b316 <_svfprintf_r+0xb5e>
  40b2fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b2fc:	f8c8 6000 	str.w	r6, [r8]
  40b300:	3301      	adds	r3, #1
  40b302:	443c      	add	r4, r7
  40b304:	2b07      	cmp	r3, #7
  40b306:	9427      	str	r4, [sp, #156]	; 0x9c
  40b308:	f8c8 7004 	str.w	r7, [r8, #4]
  40b30c:	9326      	str	r3, [sp, #152]	; 0x98
  40b30e:	f300 831f 	bgt.w	40b950 <_svfprintf_r+0x1198>
  40b312:	f108 0808 	add.w	r8, r8, #8
  40b316:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b318:	2f00      	cmp	r7, #0
  40b31a:	bfa8      	it	ge
  40b31c:	1bdb      	subge	r3, r3, r7
  40b31e:	2b00      	cmp	r3, #0
  40b320:	461f      	mov	r7, r3
  40b322:	f340 80d6 	ble.w	40b4d2 <_svfprintf_r+0xd1a>
  40b326:	2f10      	cmp	r7, #16
  40b328:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b32a:	4d31      	ldr	r5, [pc, #196]	; (40b3f0 <_svfprintf_r+0xc38>)
  40b32c:	f340 81ed 	ble.w	40b70a <_svfprintf_r+0xf52>
  40b330:	4642      	mov	r2, r8
  40b332:	4621      	mov	r1, r4
  40b334:	46b0      	mov	r8, r6
  40b336:	f04f 0b10 	mov.w	fp, #16
  40b33a:	462e      	mov	r6, r5
  40b33c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b33e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40b340:	e004      	b.n	40b34c <_svfprintf_r+0xb94>
  40b342:	3208      	adds	r2, #8
  40b344:	3f10      	subs	r7, #16
  40b346:	2f10      	cmp	r7, #16
  40b348:	f340 81db 	ble.w	40b702 <_svfprintf_r+0xf4a>
  40b34c:	3301      	adds	r3, #1
  40b34e:	3110      	adds	r1, #16
  40b350:	2b07      	cmp	r3, #7
  40b352:	9127      	str	r1, [sp, #156]	; 0x9c
  40b354:	9326      	str	r3, [sp, #152]	; 0x98
  40b356:	e882 0840 	stmia.w	r2, {r6, fp}
  40b35a:	ddf2      	ble.n	40b342 <_svfprintf_r+0xb8a>
  40b35c:	aa25      	add	r2, sp, #148	; 0x94
  40b35e:	4629      	mov	r1, r5
  40b360:	4620      	mov	r0, r4
  40b362:	f004 f9c7 	bl	40f6f4 <__ssprint_r>
  40b366:	2800      	cmp	r0, #0
  40b368:	f47f aaf8 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b36c:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40b36e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b370:	464a      	mov	r2, r9
  40b372:	e7e7      	b.n	40b344 <_svfprintf_r+0xb8c>
  40b374:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b376:	930e      	str	r3, [sp, #56]	; 0x38
  40b378:	464e      	mov	r6, r9
  40b37a:	f7ff bb2d 	b.w	40a9d8 <_svfprintf_r+0x220>
  40b37e:	2d00      	cmp	r5, #0
  40b380:	bf08      	it	eq
  40b382:	2c0a      	cmpeq	r4, #10
  40b384:	f0c0 808f 	bcc.w	40b4a6 <_svfprintf_r+0xcee>
  40b388:	464e      	mov	r6, r9
  40b38a:	4620      	mov	r0, r4
  40b38c:	4629      	mov	r1, r5
  40b38e:	220a      	movs	r2, #10
  40b390:	2300      	movs	r3, #0
  40b392:	f005 f8bb 	bl	41050c <__aeabi_uldivmod>
  40b396:	3230      	adds	r2, #48	; 0x30
  40b398:	f806 2d01 	strb.w	r2, [r6, #-1]!
  40b39c:	4620      	mov	r0, r4
  40b39e:	4629      	mov	r1, r5
  40b3a0:	2300      	movs	r3, #0
  40b3a2:	220a      	movs	r2, #10
  40b3a4:	f005 f8b2 	bl	41050c <__aeabi_uldivmod>
  40b3a8:	4604      	mov	r4, r0
  40b3aa:	460d      	mov	r5, r1
  40b3ac:	ea54 0305 	orrs.w	r3, r4, r5
  40b3b0:	d1eb      	bne.n	40b38a <_svfprintf_r+0xbd2>
  40b3b2:	eba9 0306 	sub.w	r3, r9, r6
  40b3b6:	930e      	str	r3, [sp, #56]	; 0x38
  40b3b8:	f7ff bb0e 	b.w	40a9d8 <_svfprintf_r+0x220>
  40b3bc:	aa25      	add	r2, sp, #148	; 0x94
  40b3be:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b3c0:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b3c2:	f004 f997 	bl	40f6f4 <__ssprint_r>
  40b3c6:	2800      	cmp	r0, #0
  40b3c8:	f47f aac8 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b3cc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b3d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b3d2:	46c8      	mov	r8, r9
  40b3d4:	f7ff bb5e 	b.w	40aa94 <_svfprintf_r+0x2dc>
  40b3d8:	1e5e      	subs	r6, r3, #1
  40b3da:	2e00      	cmp	r6, #0
  40b3dc:	f77f af0a 	ble.w	40b1f4 <_svfprintf_r+0xa3c>
  40b3e0:	2e10      	cmp	r6, #16
  40b3e2:	4d03      	ldr	r5, [pc, #12]	; (40b3f0 <_svfprintf_r+0xc38>)
  40b3e4:	dd22      	ble.n	40b42c <_svfprintf_r+0xc74>
  40b3e6:	4622      	mov	r2, r4
  40b3e8:	f04f 0b10 	mov.w	fp, #16
  40b3ec:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40b3ee:	e006      	b.n	40b3fe <_svfprintf_r+0xc46>
  40b3f0:	00411fdc 	.word	0x00411fdc
  40b3f4:	3e10      	subs	r6, #16
  40b3f6:	2e10      	cmp	r6, #16
  40b3f8:	f108 0808 	add.w	r8, r8, #8
  40b3fc:	dd15      	ble.n	40b42a <_svfprintf_r+0xc72>
  40b3fe:	3701      	adds	r7, #1
  40b400:	3210      	adds	r2, #16
  40b402:	2f07      	cmp	r7, #7
  40b404:	9227      	str	r2, [sp, #156]	; 0x9c
  40b406:	9726      	str	r7, [sp, #152]	; 0x98
  40b408:	e888 0820 	stmia.w	r8, {r5, fp}
  40b40c:	ddf2      	ble.n	40b3f4 <_svfprintf_r+0xc3c>
  40b40e:	aa25      	add	r2, sp, #148	; 0x94
  40b410:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b412:	4620      	mov	r0, r4
  40b414:	f004 f96e 	bl	40f6f4 <__ssprint_r>
  40b418:	2800      	cmp	r0, #0
  40b41a:	f47f aa9f 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b41e:	3e10      	subs	r6, #16
  40b420:	2e10      	cmp	r6, #16
  40b422:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b424:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b426:	46c8      	mov	r8, r9
  40b428:	dce9      	bgt.n	40b3fe <_svfprintf_r+0xc46>
  40b42a:	4614      	mov	r4, r2
  40b42c:	3701      	adds	r7, #1
  40b42e:	4434      	add	r4, r6
  40b430:	2f07      	cmp	r7, #7
  40b432:	9427      	str	r4, [sp, #156]	; 0x9c
  40b434:	9726      	str	r7, [sp, #152]	; 0x98
  40b436:	e888 0060 	stmia.w	r8, {r5, r6}
  40b43a:	f77f aed9 	ble.w	40b1f0 <_svfprintf_r+0xa38>
  40b43e:	aa25      	add	r2, sp, #148	; 0x94
  40b440:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b442:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b444:	f004 f956 	bl	40f6f4 <__ssprint_r>
  40b448:	2800      	cmp	r0, #0
  40b44a:	f47f aa87 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b44e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b450:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b452:	46c8      	mov	r8, r9
  40b454:	e6ce      	b.n	40b1f4 <_svfprintf_r+0xa3c>
  40b456:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b458:	6814      	ldr	r4, [r2, #0]
  40b45a:	4613      	mov	r3, r2
  40b45c:	3304      	adds	r3, #4
  40b45e:	17e5      	asrs	r5, r4, #31
  40b460:	930f      	str	r3, [sp, #60]	; 0x3c
  40b462:	4622      	mov	r2, r4
  40b464:	462b      	mov	r3, r5
  40b466:	e4fa      	b.n	40ae5e <_svfprintf_r+0x6a6>
  40b468:	3204      	adds	r2, #4
  40b46a:	681c      	ldr	r4, [r3, #0]
  40b46c:	920f      	str	r2, [sp, #60]	; 0x3c
  40b46e:	2301      	movs	r3, #1
  40b470:	2500      	movs	r5, #0
  40b472:	f7ff ba94 	b.w	40a99e <_svfprintf_r+0x1e6>
  40b476:	681c      	ldr	r4, [r3, #0]
  40b478:	3304      	adds	r3, #4
  40b47a:	930f      	str	r3, [sp, #60]	; 0x3c
  40b47c:	2500      	movs	r5, #0
  40b47e:	e421      	b.n	40acc4 <_svfprintf_r+0x50c>
  40b480:	990f      	ldr	r1, [sp, #60]	; 0x3c
  40b482:	460a      	mov	r2, r1
  40b484:	3204      	adds	r2, #4
  40b486:	680c      	ldr	r4, [r1, #0]
  40b488:	920f      	str	r2, [sp, #60]	; 0x3c
  40b48a:	2500      	movs	r5, #0
  40b48c:	f7ff ba87 	b.w	40a99e <_svfprintf_r+0x1e6>
  40b490:	4614      	mov	r4, r2
  40b492:	3301      	adds	r3, #1
  40b494:	4434      	add	r4, r6
  40b496:	2b07      	cmp	r3, #7
  40b498:	9427      	str	r4, [sp, #156]	; 0x9c
  40b49a:	9326      	str	r3, [sp, #152]	; 0x98
  40b49c:	e888 0060 	stmia.w	r8, {r5, r6}
  40b4a0:	f77f ab68 	ble.w	40ab74 <_svfprintf_r+0x3bc>
  40b4a4:	e6b3      	b.n	40b20e <_svfprintf_r+0xa56>
  40b4a6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  40b4aa:	f8cd b01c 	str.w	fp, [sp, #28]
  40b4ae:	ae42      	add	r6, sp, #264	; 0x108
  40b4b0:	3430      	adds	r4, #48	; 0x30
  40b4b2:	2301      	movs	r3, #1
  40b4b4:	f806 4d41 	strb.w	r4, [r6, #-65]!
  40b4b8:	930e      	str	r3, [sp, #56]	; 0x38
  40b4ba:	f7ff ba8d 	b.w	40a9d8 <_svfprintf_r+0x220>
  40b4be:	aa25      	add	r2, sp, #148	; 0x94
  40b4c0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b4c2:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b4c4:	f004 f916 	bl	40f6f4 <__ssprint_r>
  40b4c8:	2800      	cmp	r0, #0
  40b4ca:	f47f aa47 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b4ce:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b4d0:	46c8      	mov	r8, r9
  40b4d2:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40b4d4:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b4d6:	429a      	cmp	r2, r3
  40b4d8:	db44      	blt.n	40b564 <_svfprintf_r+0xdac>
  40b4da:	9b07      	ldr	r3, [sp, #28]
  40b4dc:	07d9      	lsls	r1, r3, #31
  40b4de:	d441      	bmi.n	40b564 <_svfprintf_r+0xdac>
  40b4e0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b4e2:	9812      	ldr	r0, [sp, #72]	; 0x48
  40b4e4:	1a9a      	subs	r2, r3, r2
  40b4e6:	1a1d      	subs	r5, r3, r0
  40b4e8:	4295      	cmp	r5, r2
  40b4ea:	bfa8      	it	ge
  40b4ec:	4615      	movge	r5, r2
  40b4ee:	2d00      	cmp	r5, #0
  40b4f0:	dd0e      	ble.n	40b510 <_svfprintf_r+0xd58>
  40b4f2:	9926      	ldr	r1, [sp, #152]	; 0x98
  40b4f4:	f8c8 5004 	str.w	r5, [r8, #4]
  40b4f8:	3101      	adds	r1, #1
  40b4fa:	4406      	add	r6, r0
  40b4fc:	442c      	add	r4, r5
  40b4fe:	2907      	cmp	r1, #7
  40b500:	f8c8 6000 	str.w	r6, [r8]
  40b504:	9427      	str	r4, [sp, #156]	; 0x9c
  40b506:	9126      	str	r1, [sp, #152]	; 0x98
  40b508:	f300 823b 	bgt.w	40b982 <_svfprintf_r+0x11ca>
  40b50c:	f108 0808 	add.w	r8, r8, #8
  40b510:	2d00      	cmp	r5, #0
  40b512:	bfac      	ite	ge
  40b514:	1b56      	subge	r6, r2, r5
  40b516:	4616      	movlt	r6, r2
  40b518:	2e00      	cmp	r6, #0
  40b51a:	f77f ab2d 	ble.w	40ab78 <_svfprintf_r+0x3c0>
  40b51e:	2e10      	cmp	r6, #16
  40b520:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b522:	4db0      	ldr	r5, [pc, #704]	; (40b7e4 <_svfprintf_r+0x102c>)
  40b524:	ddb5      	ble.n	40b492 <_svfprintf_r+0xcda>
  40b526:	4622      	mov	r2, r4
  40b528:	2710      	movs	r7, #16
  40b52a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40b52e:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40b530:	e004      	b.n	40b53c <_svfprintf_r+0xd84>
  40b532:	f108 0808 	add.w	r8, r8, #8
  40b536:	3e10      	subs	r6, #16
  40b538:	2e10      	cmp	r6, #16
  40b53a:	dda9      	ble.n	40b490 <_svfprintf_r+0xcd8>
  40b53c:	3301      	adds	r3, #1
  40b53e:	3210      	adds	r2, #16
  40b540:	2b07      	cmp	r3, #7
  40b542:	9227      	str	r2, [sp, #156]	; 0x9c
  40b544:	9326      	str	r3, [sp, #152]	; 0x98
  40b546:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b54a:	ddf2      	ble.n	40b532 <_svfprintf_r+0xd7a>
  40b54c:	aa25      	add	r2, sp, #148	; 0x94
  40b54e:	4621      	mov	r1, r4
  40b550:	4658      	mov	r0, fp
  40b552:	f004 f8cf 	bl	40f6f4 <__ssprint_r>
  40b556:	2800      	cmp	r0, #0
  40b558:	f47f aa00 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b55c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40b55e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b560:	46c8      	mov	r8, r9
  40b562:	e7e8      	b.n	40b536 <_svfprintf_r+0xd7e>
  40b564:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b566:	9819      	ldr	r0, [sp, #100]	; 0x64
  40b568:	991a      	ldr	r1, [sp, #104]	; 0x68
  40b56a:	f8c8 1000 	str.w	r1, [r8]
  40b56e:	3301      	adds	r3, #1
  40b570:	4404      	add	r4, r0
  40b572:	2b07      	cmp	r3, #7
  40b574:	9427      	str	r4, [sp, #156]	; 0x9c
  40b576:	f8c8 0004 	str.w	r0, [r8, #4]
  40b57a:	9326      	str	r3, [sp, #152]	; 0x98
  40b57c:	f300 81f5 	bgt.w	40b96a <_svfprintf_r+0x11b2>
  40b580:	f108 0808 	add.w	r8, r8, #8
  40b584:	e7ac      	b.n	40b4e0 <_svfprintf_r+0xd28>
  40b586:	9b07      	ldr	r3, [sp, #28]
  40b588:	07da      	lsls	r2, r3, #31
  40b58a:	f53f adfe 	bmi.w	40b18a <_svfprintf_r+0x9d2>
  40b58e:	3701      	adds	r7, #1
  40b590:	3401      	adds	r4, #1
  40b592:	2301      	movs	r3, #1
  40b594:	2f07      	cmp	r7, #7
  40b596:	9427      	str	r4, [sp, #156]	; 0x9c
  40b598:	9726      	str	r7, [sp, #152]	; 0x98
  40b59a:	f8c8 6000 	str.w	r6, [r8]
  40b59e:	f8c8 3004 	str.w	r3, [r8, #4]
  40b5a2:	f77f ae25 	ble.w	40b1f0 <_svfprintf_r+0xa38>
  40b5a6:	e74a      	b.n	40b43e <_svfprintf_r+0xc86>
  40b5a8:	aa25      	add	r2, sp, #148	; 0x94
  40b5aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b5ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b5ae:	f004 f8a1 	bl	40f6f4 <__ssprint_r>
  40b5b2:	2800      	cmp	r0, #0
  40b5b4:	f47f a9d2 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b5b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b5ba:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b5bc:	46c8      	mov	r8, r9
  40b5be:	e5f2      	b.n	40b1a6 <_svfprintf_r+0x9ee>
  40b5c0:	aa25      	add	r2, sp, #148	; 0x94
  40b5c2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b5c4:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b5c6:	f004 f895 	bl	40f6f4 <__ssprint_r>
  40b5ca:	2800      	cmp	r0, #0
  40b5cc:	f47f a9c6 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b5d0:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b5d2:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40b5d4:	46c8      	mov	r8, r9
  40b5d6:	e5f5      	b.n	40b1c4 <_svfprintf_r+0xa0c>
  40b5d8:	464e      	mov	r6, r9
  40b5da:	f7ff b9fd 	b.w	40a9d8 <_svfprintf_r+0x220>
  40b5de:	aa25      	add	r2, sp, #148	; 0x94
  40b5e0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b5e2:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b5e4:	f004 f886 	bl	40f6f4 <__ssprint_r>
  40b5e8:	2800      	cmp	r0, #0
  40b5ea:	f47f a9b7 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b5ee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b5f0:	46c8      	mov	r8, r9
  40b5f2:	f7ff ba72 	b.w	40aada <_svfprintf_r+0x322>
  40b5f6:	9c15      	ldr	r4, [sp, #84]	; 0x54
  40b5f8:	4622      	mov	r2, r4
  40b5fa:	4620      	mov	r0, r4
  40b5fc:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40b5fe:	4623      	mov	r3, r4
  40b600:	4621      	mov	r1, r4
  40b602:	f004 ff45 	bl	410490 <__aeabi_dcmpun>
  40b606:	2800      	cmp	r0, #0
  40b608:	f040 8286 	bne.w	40bb18 <_svfprintf_r+0x1360>
  40b60c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b60e:	3301      	adds	r3, #1
  40b610:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b612:	f023 0320 	bic.w	r3, r3, #32
  40b616:	930e      	str	r3, [sp, #56]	; 0x38
  40b618:	f000 81e2 	beq.w	40b9e0 <_svfprintf_r+0x1228>
  40b61c:	2b47      	cmp	r3, #71	; 0x47
  40b61e:	f000 811e 	beq.w	40b85e <_svfprintf_r+0x10a6>
  40b622:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  40b626:	9307      	str	r3, [sp, #28]
  40b628:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40b62a:	1e1f      	subs	r7, r3, #0
  40b62c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40b62e:	9308      	str	r3, [sp, #32]
  40b630:	bfbb      	ittet	lt
  40b632:	463b      	movlt	r3, r7
  40b634:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  40b638:	2300      	movge	r3, #0
  40b63a:	232d      	movlt	r3, #45	; 0x2d
  40b63c:	9310      	str	r3, [sp, #64]	; 0x40
  40b63e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b640:	2b66      	cmp	r3, #102	; 0x66
  40b642:	f000 81bb 	beq.w	40b9bc <_svfprintf_r+0x1204>
  40b646:	2b46      	cmp	r3, #70	; 0x46
  40b648:	f000 80df 	beq.w	40b80a <_svfprintf_r+0x1052>
  40b64c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b64e:	9a08      	ldr	r2, [sp, #32]
  40b650:	2b45      	cmp	r3, #69	; 0x45
  40b652:	bf0c      	ite	eq
  40b654:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  40b656:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  40b658:	a823      	add	r0, sp, #140	; 0x8c
  40b65a:	a920      	add	r1, sp, #128	; 0x80
  40b65c:	bf08      	it	eq
  40b65e:	1c5d      	addeq	r5, r3, #1
  40b660:	9004      	str	r0, [sp, #16]
  40b662:	9103      	str	r1, [sp, #12]
  40b664:	a81f      	add	r0, sp, #124	; 0x7c
  40b666:	2102      	movs	r1, #2
  40b668:	463b      	mov	r3, r7
  40b66a:	9002      	str	r0, [sp, #8]
  40b66c:	9501      	str	r5, [sp, #4]
  40b66e:	9100      	str	r1, [sp, #0]
  40b670:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b672:	f001 faa1 	bl	40cbb8 <_dtoa_r>
  40b676:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b678:	2b67      	cmp	r3, #103	; 0x67
  40b67a:	4606      	mov	r6, r0
  40b67c:	f040 81e0 	bne.w	40ba40 <_svfprintf_r+0x1288>
  40b680:	f01b 0f01 	tst.w	fp, #1
  40b684:	f000 8246 	beq.w	40bb14 <_svfprintf_r+0x135c>
  40b688:	1974      	adds	r4, r6, r5
  40b68a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40b68c:	9808      	ldr	r0, [sp, #32]
  40b68e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40b690:	4639      	mov	r1, r7
  40b692:	f004 fecb 	bl	41042c <__aeabi_dcmpeq>
  40b696:	2800      	cmp	r0, #0
  40b698:	f040 8165 	bne.w	40b966 <_svfprintf_r+0x11ae>
  40b69c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40b69e:	42a3      	cmp	r3, r4
  40b6a0:	d206      	bcs.n	40b6b0 <_svfprintf_r+0xef8>
  40b6a2:	2130      	movs	r1, #48	; 0x30
  40b6a4:	1c5a      	adds	r2, r3, #1
  40b6a6:	9223      	str	r2, [sp, #140]	; 0x8c
  40b6a8:	7019      	strb	r1, [r3, #0]
  40b6aa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40b6ac:	429c      	cmp	r4, r3
  40b6ae:	d8f9      	bhi.n	40b6a4 <_svfprintf_r+0xeec>
  40b6b0:	1b9b      	subs	r3, r3, r6
  40b6b2:	9313      	str	r3, [sp, #76]	; 0x4c
  40b6b4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b6b6:	2b47      	cmp	r3, #71	; 0x47
  40b6b8:	f000 80e9 	beq.w	40b88e <_svfprintf_r+0x10d6>
  40b6bc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b6be:	2b65      	cmp	r3, #101	; 0x65
  40b6c0:	f340 81cd 	ble.w	40ba5e <_svfprintf_r+0x12a6>
  40b6c4:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b6c6:	2b66      	cmp	r3, #102	; 0x66
  40b6c8:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40b6ca:	9312      	str	r3, [sp, #72]	; 0x48
  40b6cc:	f000 819e 	beq.w	40ba0c <_svfprintf_r+0x1254>
  40b6d0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b6d2:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b6d4:	4619      	mov	r1, r3
  40b6d6:	4291      	cmp	r1, r2
  40b6d8:	f300 818a 	bgt.w	40b9f0 <_svfprintf_r+0x1238>
  40b6dc:	f01b 0f01 	tst.w	fp, #1
  40b6e0:	f040 8213 	bne.w	40bb0a <_svfprintf_r+0x1352>
  40b6e4:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40b6e8:	9308      	str	r3, [sp, #32]
  40b6ea:	2367      	movs	r3, #103	; 0x67
  40b6ec:	920e      	str	r2, [sp, #56]	; 0x38
  40b6ee:	9311      	str	r3, [sp, #68]	; 0x44
  40b6f0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40b6f2:	2b00      	cmp	r3, #0
  40b6f4:	f040 80c4 	bne.w	40b880 <_svfprintf_r+0x10c8>
  40b6f8:	930a      	str	r3, [sp, #40]	; 0x28
  40b6fa:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40b6fe:	f7ff b973 	b.w	40a9e8 <_svfprintf_r+0x230>
  40b702:	4635      	mov	r5, r6
  40b704:	460c      	mov	r4, r1
  40b706:	4646      	mov	r6, r8
  40b708:	4690      	mov	r8, r2
  40b70a:	3301      	adds	r3, #1
  40b70c:	443c      	add	r4, r7
  40b70e:	2b07      	cmp	r3, #7
  40b710:	9427      	str	r4, [sp, #156]	; 0x9c
  40b712:	9326      	str	r3, [sp, #152]	; 0x98
  40b714:	e888 00a0 	stmia.w	r8, {r5, r7}
  40b718:	f73f aed1 	bgt.w	40b4be <_svfprintf_r+0xd06>
  40b71c:	f108 0808 	add.w	r8, r8, #8
  40b720:	e6d7      	b.n	40b4d2 <_svfprintf_r+0xd1a>
  40b722:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b724:	6813      	ldr	r3, [r2, #0]
  40b726:	3204      	adds	r2, #4
  40b728:	920f      	str	r2, [sp, #60]	; 0x3c
  40b72a:	9a09      	ldr	r2, [sp, #36]	; 0x24
  40b72c:	601a      	str	r2, [r3, #0]
  40b72e:	f7ff b86a 	b.w	40a806 <_svfprintf_r+0x4e>
  40b732:	aa25      	add	r2, sp, #148	; 0x94
  40b734:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b736:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b738:	f003 ffdc 	bl	40f6f4 <__ssprint_r>
  40b73c:	2800      	cmp	r0, #0
  40b73e:	f47f a90d 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b742:	46c8      	mov	r8, r9
  40b744:	e48d      	b.n	40b062 <_svfprintf_r+0x8aa>
  40b746:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b748:	4a27      	ldr	r2, [pc, #156]	; (40b7e8 <_svfprintf_r+0x1030>)
  40b74a:	f8c8 2000 	str.w	r2, [r8]
  40b74e:	3301      	adds	r3, #1
  40b750:	3401      	adds	r4, #1
  40b752:	2201      	movs	r2, #1
  40b754:	2b07      	cmp	r3, #7
  40b756:	9427      	str	r4, [sp, #156]	; 0x9c
  40b758:	9326      	str	r3, [sp, #152]	; 0x98
  40b75a:	f8c8 2004 	str.w	r2, [r8, #4]
  40b75e:	dc72      	bgt.n	40b846 <_svfprintf_r+0x108e>
  40b760:	f108 0808 	add.w	r8, r8, #8
  40b764:	b929      	cbnz	r1, 40b772 <_svfprintf_r+0xfba>
  40b766:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b768:	b91b      	cbnz	r3, 40b772 <_svfprintf_r+0xfba>
  40b76a:	9b07      	ldr	r3, [sp, #28]
  40b76c:	07d8      	lsls	r0, r3, #31
  40b76e:	f57f aa03 	bpl.w	40ab78 <_svfprintf_r+0x3c0>
  40b772:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40b774:	9819      	ldr	r0, [sp, #100]	; 0x64
  40b776:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40b778:	f8c8 2000 	str.w	r2, [r8]
  40b77c:	3301      	adds	r3, #1
  40b77e:	4602      	mov	r2, r0
  40b780:	4422      	add	r2, r4
  40b782:	2b07      	cmp	r3, #7
  40b784:	9227      	str	r2, [sp, #156]	; 0x9c
  40b786:	f8c8 0004 	str.w	r0, [r8, #4]
  40b78a:	9326      	str	r3, [sp, #152]	; 0x98
  40b78c:	f300 818d 	bgt.w	40baaa <_svfprintf_r+0x12f2>
  40b790:	f108 0808 	add.w	r8, r8, #8
  40b794:	2900      	cmp	r1, #0
  40b796:	f2c0 8165 	blt.w	40ba64 <_svfprintf_r+0x12ac>
  40b79a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  40b79c:	f8c8 6000 	str.w	r6, [r8]
  40b7a0:	3301      	adds	r3, #1
  40b7a2:	188c      	adds	r4, r1, r2
  40b7a4:	2b07      	cmp	r3, #7
  40b7a6:	9427      	str	r4, [sp, #156]	; 0x9c
  40b7a8:	9326      	str	r3, [sp, #152]	; 0x98
  40b7aa:	f8c8 1004 	str.w	r1, [r8, #4]
  40b7ae:	f77f a9e1 	ble.w	40ab74 <_svfprintf_r+0x3bc>
  40b7b2:	e52c      	b.n	40b20e <_svfprintf_r+0xa56>
  40b7b4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40b7b6:	9909      	ldr	r1, [sp, #36]	; 0x24
  40b7b8:	6813      	ldr	r3, [r2, #0]
  40b7ba:	17cd      	asrs	r5, r1, #31
  40b7bc:	4608      	mov	r0, r1
  40b7be:	3204      	adds	r2, #4
  40b7c0:	4629      	mov	r1, r5
  40b7c2:	920f      	str	r2, [sp, #60]	; 0x3c
  40b7c4:	e9c3 0100 	strd	r0, r1, [r3]
  40b7c8:	f7ff b81d 	b.w	40a806 <_svfprintf_r+0x4e>
  40b7cc:	aa25      	add	r2, sp, #148	; 0x94
  40b7ce:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b7d0:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b7d2:	f003 ff8f 	bl	40f6f4 <__ssprint_r>
  40b7d6:	2800      	cmp	r0, #0
  40b7d8:	f47f a8c0 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b7dc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b7de:	46c8      	mov	r8, r9
  40b7e0:	e458      	b.n	40b094 <_svfprintf_r+0x8dc>
  40b7e2:	bf00      	nop
  40b7e4:	00411fdc 	.word	0x00411fdc
  40b7e8:	00411fc8 	.word	0x00411fc8
  40b7ec:	2140      	movs	r1, #64	; 0x40
  40b7ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b7f0:	f002 fe5a 	bl	40e4a8 <_malloc_r>
  40b7f4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b7f6:	6010      	str	r0, [r2, #0]
  40b7f8:	6110      	str	r0, [r2, #16]
  40b7fa:	2800      	cmp	r0, #0
  40b7fc:	f000 81f2 	beq.w	40bbe4 <_svfprintf_r+0x142c>
  40b800:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40b802:	2340      	movs	r3, #64	; 0x40
  40b804:	6153      	str	r3, [r2, #20]
  40b806:	f7fe bfee 	b.w	40a7e6 <_svfprintf_r+0x2e>
  40b80a:	a823      	add	r0, sp, #140	; 0x8c
  40b80c:	a920      	add	r1, sp, #128	; 0x80
  40b80e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40b810:	9004      	str	r0, [sp, #16]
  40b812:	9103      	str	r1, [sp, #12]
  40b814:	a81f      	add	r0, sp, #124	; 0x7c
  40b816:	2103      	movs	r1, #3
  40b818:	9002      	str	r0, [sp, #8]
  40b81a:	9a08      	ldr	r2, [sp, #32]
  40b81c:	9401      	str	r4, [sp, #4]
  40b81e:	463b      	mov	r3, r7
  40b820:	9100      	str	r1, [sp, #0]
  40b822:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b824:	f001 f9c8 	bl	40cbb8 <_dtoa_r>
  40b828:	4625      	mov	r5, r4
  40b82a:	4606      	mov	r6, r0
  40b82c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b82e:	2b46      	cmp	r3, #70	; 0x46
  40b830:	eb06 0405 	add.w	r4, r6, r5
  40b834:	f47f af29 	bne.w	40b68a <_svfprintf_r+0xed2>
  40b838:	7833      	ldrb	r3, [r6, #0]
  40b83a:	2b30      	cmp	r3, #48	; 0x30
  40b83c:	f000 8178 	beq.w	40bb30 <_svfprintf_r+0x1378>
  40b840:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40b842:	442c      	add	r4, r5
  40b844:	e721      	b.n	40b68a <_svfprintf_r+0xed2>
  40b846:	aa25      	add	r2, sp, #148	; 0x94
  40b848:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b84a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b84c:	f003 ff52 	bl	40f6f4 <__ssprint_r>
  40b850:	2800      	cmp	r0, #0
  40b852:	f47f a883 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b856:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40b858:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b85a:	46c8      	mov	r8, r9
  40b85c:	e782      	b.n	40b764 <_svfprintf_r+0xfac>
  40b85e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b860:	2b00      	cmp	r3, #0
  40b862:	bf08      	it	eq
  40b864:	2301      	moveq	r3, #1
  40b866:	930a      	str	r3, [sp, #40]	; 0x28
  40b868:	e6db      	b.n	40b622 <_svfprintf_r+0xe6a>
  40b86a:	4630      	mov	r0, r6
  40b86c:	940a      	str	r4, [sp, #40]	; 0x28
  40b86e:	f7fe fc27 	bl	40a0c0 <strlen>
  40b872:	950f      	str	r5, [sp, #60]	; 0x3c
  40b874:	900e      	str	r0, [sp, #56]	; 0x38
  40b876:	f8cd b01c 	str.w	fp, [sp, #28]
  40b87a:	4603      	mov	r3, r0
  40b87c:	f7ff b9f9 	b.w	40ac72 <_svfprintf_r+0x4ba>
  40b880:	272d      	movs	r7, #45	; 0x2d
  40b882:	2300      	movs	r3, #0
  40b884:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40b888:	930a      	str	r3, [sp, #40]	; 0x28
  40b88a:	f7ff b8ae 	b.w	40a9ea <_svfprintf_r+0x232>
  40b88e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40b890:	9312      	str	r3, [sp, #72]	; 0x48
  40b892:	461a      	mov	r2, r3
  40b894:	3303      	adds	r3, #3
  40b896:	db04      	blt.n	40b8a2 <_svfprintf_r+0x10ea>
  40b898:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b89a:	4619      	mov	r1, r3
  40b89c:	4291      	cmp	r1, r2
  40b89e:	f6bf af17 	bge.w	40b6d0 <_svfprintf_r+0xf18>
  40b8a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40b8a4:	3b02      	subs	r3, #2
  40b8a6:	9311      	str	r3, [sp, #68]	; 0x44
  40b8a8:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  40b8ac:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  40b8b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40b8b2:	3b01      	subs	r3, #1
  40b8b4:	2b00      	cmp	r3, #0
  40b8b6:	931f      	str	r3, [sp, #124]	; 0x7c
  40b8b8:	bfbd      	ittte	lt
  40b8ba:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  40b8bc:	f1c3 0301 	rsblt	r3, r3, #1
  40b8c0:	222d      	movlt	r2, #45	; 0x2d
  40b8c2:	222b      	movge	r2, #43	; 0x2b
  40b8c4:	2b09      	cmp	r3, #9
  40b8c6:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  40b8ca:	f340 8116 	ble.w	40bafa <_svfprintf_r+0x1342>
  40b8ce:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  40b8d2:	4620      	mov	r0, r4
  40b8d4:	4dab      	ldr	r5, [pc, #684]	; (40bb84 <_svfprintf_r+0x13cc>)
  40b8d6:	e000      	b.n	40b8da <_svfprintf_r+0x1122>
  40b8d8:	4610      	mov	r0, r2
  40b8da:	fb85 1203 	smull	r1, r2, r5, r3
  40b8de:	17d9      	asrs	r1, r3, #31
  40b8e0:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  40b8e4:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  40b8e8:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  40b8ec:	3230      	adds	r2, #48	; 0x30
  40b8ee:	2909      	cmp	r1, #9
  40b8f0:	f800 2c01 	strb.w	r2, [r0, #-1]
  40b8f4:	460b      	mov	r3, r1
  40b8f6:	f100 32ff 	add.w	r2, r0, #4294967295
  40b8fa:	dced      	bgt.n	40b8d8 <_svfprintf_r+0x1120>
  40b8fc:	3330      	adds	r3, #48	; 0x30
  40b8fe:	3802      	subs	r0, #2
  40b900:	b2d9      	uxtb	r1, r3
  40b902:	4284      	cmp	r4, r0
  40b904:	f802 1c01 	strb.w	r1, [r2, #-1]
  40b908:	f240 8165 	bls.w	40bbd6 <_svfprintf_r+0x141e>
  40b90c:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  40b910:	4613      	mov	r3, r2
  40b912:	e001      	b.n	40b918 <_svfprintf_r+0x1160>
  40b914:	f813 1b01 	ldrb.w	r1, [r3], #1
  40b918:	f800 1b01 	strb.w	r1, [r0], #1
  40b91c:	42a3      	cmp	r3, r4
  40b91e:	d1f9      	bne.n	40b914 <_svfprintf_r+0x115c>
  40b920:	3301      	adds	r3, #1
  40b922:	1a9b      	subs	r3, r3, r2
  40b924:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  40b928:	4413      	add	r3, r2
  40b92a:	aa21      	add	r2, sp, #132	; 0x84
  40b92c:	1a9b      	subs	r3, r3, r2
  40b92e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40b930:	931b      	str	r3, [sp, #108]	; 0x6c
  40b932:	2a01      	cmp	r2, #1
  40b934:	4413      	add	r3, r2
  40b936:	930e      	str	r3, [sp, #56]	; 0x38
  40b938:	f340 8119 	ble.w	40bb6e <_svfprintf_r+0x13b6>
  40b93c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40b93e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b940:	4413      	add	r3, r2
  40b942:	930e      	str	r3, [sp, #56]	; 0x38
  40b944:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40b948:	9308      	str	r3, [sp, #32]
  40b94a:	2300      	movs	r3, #0
  40b94c:	9312      	str	r3, [sp, #72]	; 0x48
  40b94e:	e6cf      	b.n	40b6f0 <_svfprintf_r+0xf38>
  40b950:	aa25      	add	r2, sp, #148	; 0x94
  40b952:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b954:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b956:	f003 fecd 	bl	40f6f4 <__ssprint_r>
  40b95a:	2800      	cmp	r0, #0
  40b95c:	f47e affe 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b960:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b962:	46c8      	mov	r8, r9
  40b964:	e4d7      	b.n	40b316 <_svfprintf_r+0xb5e>
  40b966:	4623      	mov	r3, r4
  40b968:	e6a2      	b.n	40b6b0 <_svfprintf_r+0xef8>
  40b96a:	aa25      	add	r2, sp, #148	; 0x94
  40b96c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b96e:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b970:	f003 fec0 	bl	40f6f4 <__ssprint_r>
  40b974:	2800      	cmp	r0, #0
  40b976:	f47e aff1 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b97a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40b97c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b97e:	46c8      	mov	r8, r9
  40b980:	e5ae      	b.n	40b4e0 <_svfprintf_r+0xd28>
  40b982:	aa25      	add	r2, sp, #148	; 0x94
  40b984:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40b986:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b988:	f003 feb4 	bl	40f6f4 <__ssprint_r>
  40b98c:	2800      	cmp	r0, #0
  40b98e:	f47e afe5 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40b992:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40b994:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b996:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40b998:	1a9a      	subs	r2, r3, r2
  40b99a:	46c8      	mov	r8, r9
  40b99c:	e5b8      	b.n	40b510 <_svfprintf_r+0xd58>
  40b99e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40b9a0:	9612      	str	r6, [sp, #72]	; 0x48
  40b9a2:	2b06      	cmp	r3, #6
  40b9a4:	bf28      	it	cs
  40b9a6:	2306      	movcs	r3, #6
  40b9a8:	960a      	str	r6, [sp, #40]	; 0x28
  40b9aa:	4637      	mov	r7, r6
  40b9ac:	9308      	str	r3, [sp, #32]
  40b9ae:	950f      	str	r5, [sp, #60]	; 0x3c
  40b9b0:	f8cd b01c 	str.w	fp, [sp, #28]
  40b9b4:	930e      	str	r3, [sp, #56]	; 0x38
  40b9b6:	4e74      	ldr	r6, [pc, #464]	; (40bb88 <_svfprintf_r+0x13d0>)
  40b9b8:	f7ff b816 	b.w	40a9e8 <_svfprintf_r+0x230>
  40b9bc:	a823      	add	r0, sp, #140	; 0x8c
  40b9be:	a920      	add	r1, sp, #128	; 0x80
  40b9c0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  40b9c2:	9004      	str	r0, [sp, #16]
  40b9c4:	9103      	str	r1, [sp, #12]
  40b9c6:	a81f      	add	r0, sp, #124	; 0x7c
  40b9c8:	2103      	movs	r1, #3
  40b9ca:	9002      	str	r0, [sp, #8]
  40b9cc:	9a08      	ldr	r2, [sp, #32]
  40b9ce:	9501      	str	r5, [sp, #4]
  40b9d0:	463b      	mov	r3, r7
  40b9d2:	9100      	str	r1, [sp, #0]
  40b9d4:	980c      	ldr	r0, [sp, #48]	; 0x30
  40b9d6:	f001 f8ef 	bl	40cbb8 <_dtoa_r>
  40b9da:	4606      	mov	r6, r0
  40b9dc:	1944      	adds	r4, r0, r5
  40b9de:	e72b      	b.n	40b838 <_svfprintf_r+0x1080>
  40b9e0:	2306      	movs	r3, #6
  40b9e2:	930a      	str	r3, [sp, #40]	; 0x28
  40b9e4:	e61d      	b.n	40b622 <_svfprintf_r+0xe6a>
  40b9e6:	272d      	movs	r7, #45	; 0x2d
  40b9e8:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40b9ec:	f7ff bacd 	b.w	40af8a <_svfprintf_r+0x7d2>
  40b9f0:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40b9f2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40b9f4:	4413      	add	r3, r2
  40b9f6:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40b9f8:	930e      	str	r3, [sp, #56]	; 0x38
  40b9fa:	2a00      	cmp	r2, #0
  40b9fc:	f340 80b0 	ble.w	40bb60 <_svfprintf_r+0x13a8>
  40ba00:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40ba04:	9308      	str	r3, [sp, #32]
  40ba06:	2367      	movs	r3, #103	; 0x67
  40ba08:	9311      	str	r3, [sp, #68]	; 0x44
  40ba0a:	e671      	b.n	40b6f0 <_svfprintf_r+0xf38>
  40ba0c:	2b00      	cmp	r3, #0
  40ba0e:	f340 80c3 	ble.w	40bb98 <_svfprintf_r+0x13e0>
  40ba12:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40ba14:	2a00      	cmp	r2, #0
  40ba16:	f040 8099 	bne.w	40bb4c <_svfprintf_r+0x1394>
  40ba1a:	f01b 0f01 	tst.w	fp, #1
  40ba1e:	f040 8095 	bne.w	40bb4c <_svfprintf_r+0x1394>
  40ba22:	9308      	str	r3, [sp, #32]
  40ba24:	930e      	str	r3, [sp, #56]	; 0x38
  40ba26:	e663      	b.n	40b6f0 <_svfprintf_r+0xf38>
  40ba28:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ba2a:	9308      	str	r3, [sp, #32]
  40ba2c:	930e      	str	r3, [sp, #56]	; 0x38
  40ba2e:	900a      	str	r0, [sp, #40]	; 0x28
  40ba30:	950f      	str	r5, [sp, #60]	; 0x3c
  40ba32:	f8cd b01c 	str.w	fp, [sp, #28]
  40ba36:	9012      	str	r0, [sp, #72]	; 0x48
  40ba38:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40ba3c:	f7fe bfd4 	b.w	40a9e8 <_svfprintf_r+0x230>
  40ba40:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40ba42:	2b47      	cmp	r3, #71	; 0x47
  40ba44:	f47f ae20 	bne.w	40b688 <_svfprintf_r+0xed0>
  40ba48:	f01b 0f01 	tst.w	fp, #1
  40ba4c:	f47f aeee 	bne.w	40b82c <_svfprintf_r+0x1074>
  40ba50:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40ba52:	1b9b      	subs	r3, r3, r6
  40ba54:	9313      	str	r3, [sp, #76]	; 0x4c
  40ba56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40ba58:	2b47      	cmp	r3, #71	; 0x47
  40ba5a:	f43f af18 	beq.w	40b88e <_svfprintf_r+0x10d6>
  40ba5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  40ba60:	9312      	str	r3, [sp, #72]	; 0x48
  40ba62:	e721      	b.n	40b8a8 <_svfprintf_r+0x10f0>
  40ba64:	424f      	negs	r7, r1
  40ba66:	3110      	adds	r1, #16
  40ba68:	4d48      	ldr	r5, [pc, #288]	; (40bb8c <_svfprintf_r+0x13d4>)
  40ba6a:	da2f      	bge.n	40bacc <_svfprintf_r+0x1314>
  40ba6c:	2410      	movs	r4, #16
  40ba6e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40ba72:	e004      	b.n	40ba7e <_svfprintf_r+0x12c6>
  40ba74:	f108 0808 	add.w	r8, r8, #8
  40ba78:	3f10      	subs	r7, #16
  40ba7a:	2f10      	cmp	r7, #16
  40ba7c:	dd26      	ble.n	40bacc <_svfprintf_r+0x1314>
  40ba7e:	3301      	adds	r3, #1
  40ba80:	3210      	adds	r2, #16
  40ba82:	2b07      	cmp	r3, #7
  40ba84:	9227      	str	r2, [sp, #156]	; 0x9c
  40ba86:	9326      	str	r3, [sp, #152]	; 0x98
  40ba88:	f8c8 5000 	str.w	r5, [r8]
  40ba8c:	f8c8 4004 	str.w	r4, [r8, #4]
  40ba90:	ddf0      	ble.n	40ba74 <_svfprintf_r+0x12bc>
  40ba92:	aa25      	add	r2, sp, #148	; 0x94
  40ba94:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40ba96:	4658      	mov	r0, fp
  40ba98:	f003 fe2c 	bl	40f6f4 <__ssprint_r>
  40ba9c:	2800      	cmp	r0, #0
  40ba9e:	f47e af5d 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40baa2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40baa4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40baa6:	46c8      	mov	r8, r9
  40baa8:	e7e6      	b.n	40ba78 <_svfprintf_r+0x12c0>
  40baaa:	aa25      	add	r2, sp, #148	; 0x94
  40baac:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40baae:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bab0:	f003 fe20 	bl	40f6f4 <__ssprint_r>
  40bab4:	2800      	cmp	r0, #0
  40bab6:	f47e af51 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40baba:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40babc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40babe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40bac0:	46c8      	mov	r8, r9
  40bac2:	e667      	b.n	40b794 <_svfprintf_r+0xfdc>
  40bac4:	2000      	movs	r0, #0
  40bac6:	900a      	str	r0, [sp, #40]	; 0x28
  40bac8:	f7fe bed0 	b.w	40a86c <_svfprintf_r+0xb4>
  40bacc:	3301      	adds	r3, #1
  40bace:	443a      	add	r2, r7
  40bad0:	2b07      	cmp	r3, #7
  40bad2:	e888 00a0 	stmia.w	r8, {r5, r7}
  40bad6:	9227      	str	r2, [sp, #156]	; 0x9c
  40bad8:	9326      	str	r3, [sp, #152]	; 0x98
  40bada:	f108 0808 	add.w	r8, r8, #8
  40bade:	f77f ae5c 	ble.w	40b79a <_svfprintf_r+0xfe2>
  40bae2:	aa25      	add	r2, sp, #148	; 0x94
  40bae4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40bae6:	980c      	ldr	r0, [sp, #48]	; 0x30
  40bae8:	f003 fe04 	bl	40f6f4 <__ssprint_r>
  40baec:	2800      	cmp	r0, #0
  40baee:	f47e af35 	bne.w	40a95c <_svfprintf_r+0x1a4>
  40baf2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40baf4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40baf6:	46c8      	mov	r8, r9
  40baf8:	e64f      	b.n	40b79a <_svfprintf_r+0xfe2>
  40bafa:	3330      	adds	r3, #48	; 0x30
  40bafc:	2230      	movs	r2, #48	; 0x30
  40bafe:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  40bb02:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  40bb06:	ab22      	add	r3, sp, #136	; 0x88
  40bb08:	e70f      	b.n	40b92a <_svfprintf_r+0x1172>
  40bb0a:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bb0c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bb0e:	4413      	add	r3, r2
  40bb10:	930e      	str	r3, [sp, #56]	; 0x38
  40bb12:	e775      	b.n	40ba00 <_svfprintf_r+0x1248>
  40bb14:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  40bb16:	e5cb      	b.n	40b6b0 <_svfprintf_r+0xef8>
  40bb18:	9b14      	ldr	r3, [sp, #80]	; 0x50
  40bb1a:	4e1d      	ldr	r6, [pc, #116]	; (40bb90 <_svfprintf_r+0x13d8>)
  40bb1c:	2b00      	cmp	r3, #0
  40bb1e:	bfb6      	itet	lt
  40bb20:	272d      	movlt	r7, #45	; 0x2d
  40bb22:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  40bb26:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  40bb2a:	4b1a      	ldr	r3, [pc, #104]	; (40bb94 <_svfprintf_r+0x13dc>)
  40bb2c:	f7ff ba2f 	b.w	40af8e <_svfprintf_r+0x7d6>
  40bb30:	9a16      	ldr	r2, [sp, #88]	; 0x58
  40bb32:	9808      	ldr	r0, [sp, #32]
  40bb34:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  40bb36:	4639      	mov	r1, r7
  40bb38:	f004 fc78 	bl	41042c <__aeabi_dcmpeq>
  40bb3c:	2800      	cmp	r0, #0
  40bb3e:	f47f ae7f 	bne.w	40b840 <_svfprintf_r+0x1088>
  40bb42:	f1c5 0501 	rsb	r5, r5, #1
  40bb46:	951f      	str	r5, [sp, #124]	; 0x7c
  40bb48:	442c      	add	r4, r5
  40bb4a:	e59e      	b.n	40b68a <_svfprintf_r+0xed2>
  40bb4c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bb4e:	9a19      	ldr	r2, [sp, #100]	; 0x64
  40bb50:	4413      	add	r3, r2
  40bb52:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40bb54:	441a      	add	r2, r3
  40bb56:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  40bb5a:	920e      	str	r2, [sp, #56]	; 0x38
  40bb5c:	9308      	str	r3, [sp, #32]
  40bb5e:	e5c7      	b.n	40b6f0 <_svfprintf_r+0xf38>
  40bb60:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40bb62:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  40bb64:	f1c3 0301 	rsb	r3, r3, #1
  40bb68:	441a      	add	r2, r3
  40bb6a:	4613      	mov	r3, r2
  40bb6c:	e7d0      	b.n	40bb10 <_svfprintf_r+0x1358>
  40bb6e:	f01b 0301 	ands.w	r3, fp, #1
  40bb72:	9312      	str	r3, [sp, #72]	; 0x48
  40bb74:	f47f aee2 	bne.w	40b93c <_svfprintf_r+0x1184>
  40bb78:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40bb7a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40bb7e:	9308      	str	r3, [sp, #32]
  40bb80:	e5b6      	b.n	40b6f0 <_svfprintf_r+0xf38>
  40bb82:	bf00      	nop
  40bb84:	66666667 	.word	0x66666667
  40bb88:	00411fc0 	.word	0x00411fc0
  40bb8c:	00411fdc 	.word	0x00411fdc
  40bb90:	00411f94 	.word	0x00411f94
  40bb94:	00411f90 	.word	0x00411f90
  40bb98:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40bb9a:	b913      	cbnz	r3, 40bba2 <_svfprintf_r+0x13ea>
  40bb9c:	f01b 0f01 	tst.w	fp, #1
  40bba0:	d002      	beq.n	40bba8 <_svfprintf_r+0x13f0>
  40bba2:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40bba4:	3301      	adds	r3, #1
  40bba6:	e7d4      	b.n	40bb52 <_svfprintf_r+0x139a>
  40bba8:	2301      	movs	r3, #1
  40bbaa:	e73a      	b.n	40ba22 <_svfprintf_r+0x126a>
  40bbac:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40bbae:	f89a 3001 	ldrb.w	r3, [sl, #1]
  40bbb2:	6828      	ldr	r0, [r5, #0]
  40bbb4:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40bbb8:	900a      	str	r0, [sp, #40]	; 0x28
  40bbba:	4628      	mov	r0, r5
  40bbbc:	3004      	adds	r0, #4
  40bbbe:	46a2      	mov	sl, r4
  40bbc0:	900f      	str	r0, [sp, #60]	; 0x3c
  40bbc2:	f7fe be51 	b.w	40a868 <_svfprintf_r+0xb0>
  40bbc6:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bbca:	f7ff b867 	b.w	40ac9c <_svfprintf_r+0x4e4>
  40bbce:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bbd2:	f7ff ba15 	b.w	40b000 <_svfprintf_r+0x848>
  40bbd6:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40bbda:	e6a6      	b.n	40b92a <_svfprintf_r+0x1172>
  40bbdc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bbe0:	f7ff b8eb 	b.w	40adba <_svfprintf_r+0x602>
  40bbe4:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40bbe6:	230c      	movs	r3, #12
  40bbe8:	6013      	str	r3, [r2, #0]
  40bbea:	f04f 33ff 	mov.w	r3, #4294967295
  40bbee:	9309      	str	r3, [sp, #36]	; 0x24
  40bbf0:	f7fe bebd 	b.w	40a96e <_svfprintf_r+0x1b6>
  40bbf4:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bbf8:	f7ff b99a 	b.w	40af30 <_svfprintf_r+0x778>
  40bbfc:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bc00:	f7ff b976 	b.w	40aef0 <_svfprintf_r+0x738>
  40bc04:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bc08:	f7ff b959 	b.w	40aebe <_svfprintf_r+0x706>
  40bc0c:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40bc10:	f7ff b912 	b.w	40ae38 <_svfprintf_r+0x680>

0040bc14 <__sprint_r.part.0>:
  40bc14:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bc18:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  40bc1a:	049c      	lsls	r4, r3, #18
  40bc1c:	4693      	mov	fp, r2
  40bc1e:	d52f      	bpl.n	40bc80 <__sprint_r.part.0+0x6c>
  40bc20:	6893      	ldr	r3, [r2, #8]
  40bc22:	6812      	ldr	r2, [r2, #0]
  40bc24:	b353      	cbz	r3, 40bc7c <__sprint_r.part.0+0x68>
  40bc26:	460e      	mov	r6, r1
  40bc28:	4607      	mov	r7, r0
  40bc2a:	f102 0908 	add.w	r9, r2, #8
  40bc2e:	e919 0420 	ldmdb	r9, {r5, sl}
  40bc32:	ea5f 089a 	movs.w	r8, sl, lsr #2
  40bc36:	d017      	beq.n	40bc68 <__sprint_r.part.0+0x54>
  40bc38:	3d04      	subs	r5, #4
  40bc3a:	2400      	movs	r4, #0
  40bc3c:	e001      	b.n	40bc42 <__sprint_r.part.0+0x2e>
  40bc3e:	45a0      	cmp	r8, r4
  40bc40:	d010      	beq.n	40bc64 <__sprint_r.part.0+0x50>
  40bc42:	4632      	mov	r2, r6
  40bc44:	f855 1f04 	ldr.w	r1, [r5, #4]!
  40bc48:	4638      	mov	r0, r7
  40bc4a:	f002 f879 	bl	40dd40 <_fputwc_r>
  40bc4e:	1c43      	adds	r3, r0, #1
  40bc50:	f104 0401 	add.w	r4, r4, #1
  40bc54:	d1f3      	bne.n	40bc3e <__sprint_r.part.0+0x2a>
  40bc56:	2300      	movs	r3, #0
  40bc58:	f8cb 3008 	str.w	r3, [fp, #8]
  40bc5c:	f8cb 3004 	str.w	r3, [fp, #4]
  40bc60:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc64:	f8db 3008 	ldr.w	r3, [fp, #8]
  40bc68:	f02a 0a03 	bic.w	sl, sl, #3
  40bc6c:	eba3 030a 	sub.w	r3, r3, sl
  40bc70:	f8cb 3008 	str.w	r3, [fp, #8]
  40bc74:	f109 0908 	add.w	r9, r9, #8
  40bc78:	2b00      	cmp	r3, #0
  40bc7a:	d1d8      	bne.n	40bc2e <__sprint_r.part.0+0x1a>
  40bc7c:	2000      	movs	r0, #0
  40bc7e:	e7ea      	b.n	40bc56 <__sprint_r.part.0+0x42>
  40bc80:	f002 f9c8 	bl	40e014 <__sfvwrite_r>
  40bc84:	2300      	movs	r3, #0
  40bc86:	f8cb 3008 	str.w	r3, [fp, #8]
  40bc8a:	f8cb 3004 	str.w	r3, [fp, #4]
  40bc8e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40bc92:	bf00      	nop

0040bc94 <_vfiprintf_r>:
  40bc94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40bc98:	b0ad      	sub	sp, #180	; 0xb4
  40bc9a:	461d      	mov	r5, r3
  40bc9c:	468b      	mov	fp, r1
  40bc9e:	4690      	mov	r8, r2
  40bca0:	9307      	str	r3, [sp, #28]
  40bca2:	9006      	str	r0, [sp, #24]
  40bca4:	b118      	cbz	r0, 40bcae <_vfiprintf_r+0x1a>
  40bca6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40bca8:	2b00      	cmp	r3, #0
  40bcaa:	f000 80f3 	beq.w	40be94 <_vfiprintf_r+0x200>
  40bcae:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40bcb2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40bcb6:	07df      	lsls	r7, r3, #31
  40bcb8:	b281      	uxth	r1, r0
  40bcba:	d402      	bmi.n	40bcc2 <_vfiprintf_r+0x2e>
  40bcbc:	058e      	lsls	r6, r1, #22
  40bcbe:	f140 80fc 	bpl.w	40beba <_vfiprintf_r+0x226>
  40bcc2:	048c      	lsls	r4, r1, #18
  40bcc4:	d40a      	bmi.n	40bcdc <_vfiprintf_r+0x48>
  40bcc6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40bcca:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  40bcce:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  40bcd2:	f8ab 100c 	strh.w	r1, [fp, #12]
  40bcd6:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  40bcda:	b289      	uxth	r1, r1
  40bcdc:	0708      	lsls	r0, r1, #28
  40bcde:	f140 80b3 	bpl.w	40be48 <_vfiprintf_r+0x1b4>
  40bce2:	f8db 3010 	ldr.w	r3, [fp, #16]
  40bce6:	2b00      	cmp	r3, #0
  40bce8:	f000 80ae 	beq.w	40be48 <_vfiprintf_r+0x1b4>
  40bcec:	f001 031a 	and.w	r3, r1, #26
  40bcf0:	2b0a      	cmp	r3, #10
  40bcf2:	f000 80b5 	beq.w	40be60 <_vfiprintf_r+0x1cc>
  40bcf6:	2300      	movs	r3, #0
  40bcf8:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  40bcfc:	930b      	str	r3, [sp, #44]	; 0x2c
  40bcfe:	9311      	str	r3, [sp, #68]	; 0x44
  40bd00:	9310      	str	r3, [sp, #64]	; 0x40
  40bd02:	9303      	str	r3, [sp, #12]
  40bd04:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  40bd08:	46ca      	mov	sl, r9
  40bd0a:	f8cd b010 	str.w	fp, [sp, #16]
  40bd0e:	f898 3000 	ldrb.w	r3, [r8]
  40bd12:	4644      	mov	r4, r8
  40bd14:	b1fb      	cbz	r3, 40bd56 <_vfiprintf_r+0xc2>
  40bd16:	2b25      	cmp	r3, #37	; 0x25
  40bd18:	d102      	bne.n	40bd20 <_vfiprintf_r+0x8c>
  40bd1a:	e01c      	b.n	40bd56 <_vfiprintf_r+0xc2>
  40bd1c:	2b25      	cmp	r3, #37	; 0x25
  40bd1e:	d003      	beq.n	40bd28 <_vfiprintf_r+0x94>
  40bd20:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  40bd24:	2b00      	cmp	r3, #0
  40bd26:	d1f9      	bne.n	40bd1c <_vfiprintf_r+0x88>
  40bd28:	eba4 0508 	sub.w	r5, r4, r8
  40bd2c:	b19d      	cbz	r5, 40bd56 <_vfiprintf_r+0xc2>
  40bd2e:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40bd30:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bd32:	f8ca 8000 	str.w	r8, [sl]
  40bd36:	3301      	adds	r3, #1
  40bd38:	442a      	add	r2, r5
  40bd3a:	2b07      	cmp	r3, #7
  40bd3c:	f8ca 5004 	str.w	r5, [sl, #4]
  40bd40:	9211      	str	r2, [sp, #68]	; 0x44
  40bd42:	9310      	str	r3, [sp, #64]	; 0x40
  40bd44:	dd7a      	ble.n	40be3c <_vfiprintf_r+0x1a8>
  40bd46:	2a00      	cmp	r2, #0
  40bd48:	f040 84b0 	bne.w	40c6ac <_vfiprintf_r+0xa18>
  40bd4c:	9b03      	ldr	r3, [sp, #12]
  40bd4e:	9210      	str	r2, [sp, #64]	; 0x40
  40bd50:	442b      	add	r3, r5
  40bd52:	46ca      	mov	sl, r9
  40bd54:	9303      	str	r3, [sp, #12]
  40bd56:	7823      	ldrb	r3, [r4, #0]
  40bd58:	2b00      	cmp	r3, #0
  40bd5a:	f000 83e0 	beq.w	40c51e <_vfiprintf_r+0x88a>
  40bd5e:	2000      	movs	r0, #0
  40bd60:	f04f 0300 	mov.w	r3, #0
  40bd64:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  40bd68:	f104 0801 	add.w	r8, r4, #1
  40bd6c:	7862      	ldrb	r2, [r4, #1]
  40bd6e:	4605      	mov	r5, r0
  40bd70:	4606      	mov	r6, r0
  40bd72:	4603      	mov	r3, r0
  40bd74:	f04f 34ff 	mov.w	r4, #4294967295
  40bd78:	f108 0801 	add.w	r8, r8, #1
  40bd7c:	f1a2 0120 	sub.w	r1, r2, #32
  40bd80:	2958      	cmp	r1, #88	; 0x58
  40bd82:	f200 82de 	bhi.w	40c342 <_vfiprintf_r+0x6ae>
  40bd86:	e8df f011 	tbh	[pc, r1, lsl #1]
  40bd8a:	0221      	.short	0x0221
  40bd8c:	02dc02dc 	.word	0x02dc02dc
  40bd90:	02dc0229 	.word	0x02dc0229
  40bd94:	02dc02dc 	.word	0x02dc02dc
  40bd98:	02dc02dc 	.word	0x02dc02dc
  40bd9c:	028902dc 	.word	0x028902dc
  40bda0:	02dc0295 	.word	0x02dc0295
  40bda4:	02bd00a2 	.word	0x02bd00a2
  40bda8:	019f02dc 	.word	0x019f02dc
  40bdac:	01a401a4 	.word	0x01a401a4
  40bdb0:	01a401a4 	.word	0x01a401a4
  40bdb4:	01a401a4 	.word	0x01a401a4
  40bdb8:	01a401a4 	.word	0x01a401a4
  40bdbc:	02dc01a4 	.word	0x02dc01a4
  40bdc0:	02dc02dc 	.word	0x02dc02dc
  40bdc4:	02dc02dc 	.word	0x02dc02dc
  40bdc8:	02dc02dc 	.word	0x02dc02dc
  40bdcc:	02dc02dc 	.word	0x02dc02dc
  40bdd0:	01b202dc 	.word	0x01b202dc
  40bdd4:	02dc02dc 	.word	0x02dc02dc
  40bdd8:	02dc02dc 	.word	0x02dc02dc
  40bddc:	02dc02dc 	.word	0x02dc02dc
  40bde0:	02dc02dc 	.word	0x02dc02dc
  40bde4:	02dc02dc 	.word	0x02dc02dc
  40bde8:	02dc0197 	.word	0x02dc0197
  40bdec:	02dc02dc 	.word	0x02dc02dc
  40bdf0:	02dc02dc 	.word	0x02dc02dc
  40bdf4:	02dc019b 	.word	0x02dc019b
  40bdf8:	025302dc 	.word	0x025302dc
  40bdfc:	02dc02dc 	.word	0x02dc02dc
  40be00:	02dc02dc 	.word	0x02dc02dc
  40be04:	02dc02dc 	.word	0x02dc02dc
  40be08:	02dc02dc 	.word	0x02dc02dc
  40be0c:	02dc02dc 	.word	0x02dc02dc
  40be10:	021b025a 	.word	0x021b025a
  40be14:	02dc02dc 	.word	0x02dc02dc
  40be18:	026e02dc 	.word	0x026e02dc
  40be1c:	02dc021b 	.word	0x02dc021b
  40be20:	027302dc 	.word	0x027302dc
  40be24:	01f502dc 	.word	0x01f502dc
  40be28:	02090182 	.word	0x02090182
  40be2c:	02dc02d7 	.word	0x02dc02d7
  40be30:	02dc029a 	.word	0x02dc029a
  40be34:	02dc00a7 	.word	0x02dc00a7
  40be38:	022e02dc 	.word	0x022e02dc
  40be3c:	f10a 0a08 	add.w	sl, sl, #8
  40be40:	9b03      	ldr	r3, [sp, #12]
  40be42:	442b      	add	r3, r5
  40be44:	9303      	str	r3, [sp, #12]
  40be46:	e786      	b.n	40bd56 <_vfiprintf_r+0xc2>
  40be48:	4659      	mov	r1, fp
  40be4a:	9806      	ldr	r0, [sp, #24]
  40be4c:	f000 fdac 	bl	40c9a8 <__swsetup_r>
  40be50:	bb18      	cbnz	r0, 40be9a <_vfiprintf_r+0x206>
  40be52:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  40be56:	f001 031a 	and.w	r3, r1, #26
  40be5a:	2b0a      	cmp	r3, #10
  40be5c:	f47f af4b 	bne.w	40bcf6 <_vfiprintf_r+0x62>
  40be60:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  40be64:	2b00      	cmp	r3, #0
  40be66:	f6ff af46 	blt.w	40bcf6 <_vfiprintf_r+0x62>
  40be6a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40be6e:	07db      	lsls	r3, r3, #31
  40be70:	d405      	bmi.n	40be7e <_vfiprintf_r+0x1ea>
  40be72:	058f      	lsls	r7, r1, #22
  40be74:	d403      	bmi.n	40be7e <_vfiprintf_r+0x1ea>
  40be76:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40be7a:	f002 fa93 	bl	40e3a4 <__retarget_lock_release_recursive>
  40be7e:	462b      	mov	r3, r5
  40be80:	4642      	mov	r2, r8
  40be82:	4659      	mov	r1, fp
  40be84:	9806      	ldr	r0, [sp, #24]
  40be86:	f000 fd4d 	bl	40c924 <__sbprintf>
  40be8a:	9003      	str	r0, [sp, #12]
  40be8c:	9803      	ldr	r0, [sp, #12]
  40be8e:	b02d      	add	sp, #180	; 0xb4
  40be90:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40be94:	f001 feb2 	bl	40dbfc <__sinit>
  40be98:	e709      	b.n	40bcae <_vfiprintf_r+0x1a>
  40be9a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40be9e:	07d9      	lsls	r1, r3, #31
  40bea0:	d404      	bmi.n	40beac <_vfiprintf_r+0x218>
  40bea2:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40bea6:	059a      	lsls	r2, r3, #22
  40bea8:	f140 84aa 	bpl.w	40c800 <_vfiprintf_r+0xb6c>
  40beac:	f04f 33ff 	mov.w	r3, #4294967295
  40beb0:	9303      	str	r3, [sp, #12]
  40beb2:	9803      	ldr	r0, [sp, #12]
  40beb4:	b02d      	add	sp, #180	; 0xb4
  40beb6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40beba:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40bebe:	f002 fa6f 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40bec2:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  40bec6:	b281      	uxth	r1, r0
  40bec8:	e6fb      	b.n	40bcc2 <_vfiprintf_r+0x2e>
  40beca:	4276      	negs	r6, r6
  40becc:	9207      	str	r2, [sp, #28]
  40bece:	f043 0304 	orr.w	r3, r3, #4
  40bed2:	f898 2000 	ldrb.w	r2, [r8]
  40bed6:	e74f      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40bed8:	9608      	str	r6, [sp, #32]
  40beda:	069e      	lsls	r6, r3, #26
  40bedc:	f100 8450 	bmi.w	40c780 <_vfiprintf_r+0xaec>
  40bee0:	9907      	ldr	r1, [sp, #28]
  40bee2:	06dd      	lsls	r5, r3, #27
  40bee4:	460a      	mov	r2, r1
  40bee6:	f100 83ef 	bmi.w	40c6c8 <_vfiprintf_r+0xa34>
  40beea:	0658      	lsls	r0, r3, #25
  40beec:	f140 83ec 	bpl.w	40c6c8 <_vfiprintf_r+0xa34>
  40bef0:	880e      	ldrh	r6, [r1, #0]
  40bef2:	3104      	adds	r1, #4
  40bef4:	2700      	movs	r7, #0
  40bef6:	2201      	movs	r2, #1
  40bef8:	9107      	str	r1, [sp, #28]
  40befa:	f04f 0100 	mov.w	r1, #0
  40befe:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40bf02:	2500      	movs	r5, #0
  40bf04:	1c61      	adds	r1, r4, #1
  40bf06:	f000 8116 	beq.w	40c136 <_vfiprintf_r+0x4a2>
  40bf0a:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  40bf0e:	9102      	str	r1, [sp, #8]
  40bf10:	ea56 0107 	orrs.w	r1, r6, r7
  40bf14:	f040 8114 	bne.w	40c140 <_vfiprintf_r+0x4ac>
  40bf18:	2c00      	cmp	r4, #0
  40bf1a:	f040 835c 	bne.w	40c5d6 <_vfiprintf_r+0x942>
  40bf1e:	2a00      	cmp	r2, #0
  40bf20:	f040 83b7 	bne.w	40c692 <_vfiprintf_r+0x9fe>
  40bf24:	f013 0301 	ands.w	r3, r3, #1
  40bf28:	9305      	str	r3, [sp, #20]
  40bf2a:	f000 8457 	beq.w	40c7dc <_vfiprintf_r+0xb48>
  40bf2e:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40bf32:	2330      	movs	r3, #48	; 0x30
  40bf34:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  40bf38:	9b05      	ldr	r3, [sp, #20]
  40bf3a:	42a3      	cmp	r3, r4
  40bf3c:	bfb8      	it	lt
  40bf3e:	4623      	movlt	r3, r4
  40bf40:	9301      	str	r3, [sp, #4]
  40bf42:	b10d      	cbz	r5, 40bf48 <_vfiprintf_r+0x2b4>
  40bf44:	3301      	adds	r3, #1
  40bf46:	9301      	str	r3, [sp, #4]
  40bf48:	9b02      	ldr	r3, [sp, #8]
  40bf4a:	f013 0302 	ands.w	r3, r3, #2
  40bf4e:	9309      	str	r3, [sp, #36]	; 0x24
  40bf50:	d002      	beq.n	40bf58 <_vfiprintf_r+0x2c4>
  40bf52:	9b01      	ldr	r3, [sp, #4]
  40bf54:	3302      	adds	r3, #2
  40bf56:	9301      	str	r3, [sp, #4]
  40bf58:	9b02      	ldr	r3, [sp, #8]
  40bf5a:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40bf5e:	930a      	str	r3, [sp, #40]	; 0x28
  40bf60:	f040 8217 	bne.w	40c392 <_vfiprintf_r+0x6fe>
  40bf64:	9b08      	ldr	r3, [sp, #32]
  40bf66:	9a01      	ldr	r2, [sp, #4]
  40bf68:	1a9d      	subs	r5, r3, r2
  40bf6a:	2d00      	cmp	r5, #0
  40bf6c:	f340 8211 	ble.w	40c392 <_vfiprintf_r+0x6fe>
  40bf70:	2d10      	cmp	r5, #16
  40bf72:	f340 8490 	ble.w	40c896 <_vfiprintf_r+0xc02>
  40bf76:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40bf78:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40bf7a:	4ec4      	ldr	r6, [pc, #784]	; (40c28c <_vfiprintf_r+0x5f8>)
  40bf7c:	46d6      	mov	lr, sl
  40bf7e:	2710      	movs	r7, #16
  40bf80:	46a2      	mov	sl, r4
  40bf82:	4619      	mov	r1, r3
  40bf84:	9c06      	ldr	r4, [sp, #24]
  40bf86:	e007      	b.n	40bf98 <_vfiprintf_r+0x304>
  40bf88:	f101 0c02 	add.w	ip, r1, #2
  40bf8c:	f10e 0e08 	add.w	lr, lr, #8
  40bf90:	4601      	mov	r1, r0
  40bf92:	3d10      	subs	r5, #16
  40bf94:	2d10      	cmp	r5, #16
  40bf96:	dd11      	ble.n	40bfbc <_vfiprintf_r+0x328>
  40bf98:	1c48      	adds	r0, r1, #1
  40bf9a:	3210      	adds	r2, #16
  40bf9c:	2807      	cmp	r0, #7
  40bf9e:	9211      	str	r2, [sp, #68]	; 0x44
  40bfa0:	e88e 00c0 	stmia.w	lr, {r6, r7}
  40bfa4:	9010      	str	r0, [sp, #64]	; 0x40
  40bfa6:	ddef      	ble.n	40bf88 <_vfiprintf_r+0x2f4>
  40bfa8:	2a00      	cmp	r2, #0
  40bfaa:	f040 81e4 	bne.w	40c376 <_vfiprintf_r+0x6e2>
  40bfae:	3d10      	subs	r5, #16
  40bfb0:	2d10      	cmp	r5, #16
  40bfb2:	4611      	mov	r1, r2
  40bfb4:	f04f 0c01 	mov.w	ip, #1
  40bfb8:	46ce      	mov	lr, r9
  40bfba:	dced      	bgt.n	40bf98 <_vfiprintf_r+0x304>
  40bfbc:	4654      	mov	r4, sl
  40bfbe:	4661      	mov	r1, ip
  40bfc0:	46f2      	mov	sl, lr
  40bfc2:	442a      	add	r2, r5
  40bfc4:	2907      	cmp	r1, #7
  40bfc6:	9211      	str	r2, [sp, #68]	; 0x44
  40bfc8:	f8ca 6000 	str.w	r6, [sl]
  40bfcc:	f8ca 5004 	str.w	r5, [sl, #4]
  40bfd0:	9110      	str	r1, [sp, #64]	; 0x40
  40bfd2:	f300 82ec 	bgt.w	40c5ae <_vfiprintf_r+0x91a>
  40bfd6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40bfda:	f10a 0a08 	add.w	sl, sl, #8
  40bfde:	1c48      	adds	r0, r1, #1
  40bfe0:	2d00      	cmp	r5, #0
  40bfe2:	f040 81de 	bne.w	40c3a2 <_vfiprintf_r+0x70e>
  40bfe6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40bfe8:	2b00      	cmp	r3, #0
  40bfea:	f000 81f8 	beq.w	40c3de <_vfiprintf_r+0x74a>
  40bfee:	3202      	adds	r2, #2
  40bff0:	a90e      	add	r1, sp, #56	; 0x38
  40bff2:	2302      	movs	r3, #2
  40bff4:	2807      	cmp	r0, #7
  40bff6:	9211      	str	r2, [sp, #68]	; 0x44
  40bff8:	9010      	str	r0, [sp, #64]	; 0x40
  40bffa:	e88a 000a 	stmia.w	sl, {r1, r3}
  40bffe:	f340 81ea 	ble.w	40c3d6 <_vfiprintf_r+0x742>
  40c002:	2a00      	cmp	r2, #0
  40c004:	f040 838c 	bne.w	40c720 <_vfiprintf_r+0xa8c>
  40c008:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c00a:	2b80      	cmp	r3, #128	; 0x80
  40c00c:	f04f 0001 	mov.w	r0, #1
  40c010:	4611      	mov	r1, r2
  40c012:	46ca      	mov	sl, r9
  40c014:	f040 81e7 	bne.w	40c3e6 <_vfiprintf_r+0x752>
  40c018:	9b08      	ldr	r3, [sp, #32]
  40c01a:	9d01      	ldr	r5, [sp, #4]
  40c01c:	1b5e      	subs	r6, r3, r5
  40c01e:	2e00      	cmp	r6, #0
  40c020:	f340 81e1 	ble.w	40c3e6 <_vfiprintf_r+0x752>
  40c024:	2e10      	cmp	r6, #16
  40c026:	4d9a      	ldr	r5, [pc, #616]	; (40c290 <_vfiprintf_r+0x5fc>)
  40c028:	f340 8450 	ble.w	40c8cc <_vfiprintf_r+0xc38>
  40c02c:	46d4      	mov	ip, sl
  40c02e:	2710      	movs	r7, #16
  40c030:	46a2      	mov	sl, r4
  40c032:	9c06      	ldr	r4, [sp, #24]
  40c034:	e007      	b.n	40c046 <_vfiprintf_r+0x3b2>
  40c036:	f101 0e02 	add.w	lr, r1, #2
  40c03a:	f10c 0c08 	add.w	ip, ip, #8
  40c03e:	4601      	mov	r1, r0
  40c040:	3e10      	subs	r6, #16
  40c042:	2e10      	cmp	r6, #16
  40c044:	dd11      	ble.n	40c06a <_vfiprintf_r+0x3d6>
  40c046:	1c48      	adds	r0, r1, #1
  40c048:	3210      	adds	r2, #16
  40c04a:	2807      	cmp	r0, #7
  40c04c:	9211      	str	r2, [sp, #68]	; 0x44
  40c04e:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40c052:	9010      	str	r0, [sp, #64]	; 0x40
  40c054:	ddef      	ble.n	40c036 <_vfiprintf_r+0x3a2>
  40c056:	2a00      	cmp	r2, #0
  40c058:	f040 829d 	bne.w	40c596 <_vfiprintf_r+0x902>
  40c05c:	3e10      	subs	r6, #16
  40c05e:	2e10      	cmp	r6, #16
  40c060:	f04f 0e01 	mov.w	lr, #1
  40c064:	4611      	mov	r1, r2
  40c066:	46cc      	mov	ip, r9
  40c068:	dced      	bgt.n	40c046 <_vfiprintf_r+0x3b2>
  40c06a:	4654      	mov	r4, sl
  40c06c:	46e2      	mov	sl, ip
  40c06e:	4432      	add	r2, r6
  40c070:	f1be 0f07 	cmp.w	lr, #7
  40c074:	9211      	str	r2, [sp, #68]	; 0x44
  40c076:	e88a 0060 	stmia.w	sl, {r5, r6}
  40c07a:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  40c07e:	f300 8369 	bgt.w	40c754 <_vfiprintf_r+0xac0>
  40c082:	f10a 0a08 	add.w	sl, sl, #8
  40c086:	f10e 0001 	add.w	r0, lr, #1
  40c08a:	4671      	mov	r1, lr
  40c08c:	e1ab      	b.n	40c3e6 <_vfiprintf_r+0x752>
  40c08e:	9608      	str	r6, [sp, #32]
  40c090:	f013 0220 	ands.w	r2, r3, #32
  40c094:	f040 838c 	bne.w	40c7b0 <_vfiprintf_r+0xb1c>
  40c098:	f013 0110 	ands.w	r1, r3, #16
  40c09c:	f040 831a 	bne.w	40c6d4 <_vfiprintf_r+0xa40>
  40c0a0:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40c0a4:	f000 8316 	beq.w	40c6d4 <_vfiprintf_r+0xa40>
  40c0a8:	9807      	ldr	r0, [sp, #28]
  40c0aa:	460a      	mov	r2, r1
  40c0ac:	4601      	mov	r1, r0
  40c0ae:	3104      	adds	r1, #4
  40c0b0:	8806      	ldrh	r6, [r0, #0]
  40c0b2:	9107      	str	r1, [sp, #28]
  40c0b4:	2700      	movs	r7, #0
  40c0b6:	e720      	b.n	40befa <_vfiprintf_r+0x266>
  40c0b8:	9608      	str	r6, [sp, #32]
  40c0ba:	f043 0310 	orr.w	r3, r3, #16
  40c0be:	e7e7      	b.n	40c090 <_vfiprintf_r+0x3fc>
  40c0c0:	9608      	str	r6, [sp, #32]
  40c0c2:	f043 0310 	orr.w	r3, r3, #16
  40c0c6:	e708      	b.n	40beda <_vfiprintf_r+0x246>
  40c0c8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40c0cc:	f898 2000 	ldrb.w	r2, [r8]
  40c0d0:	e652      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c0d2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40c0d6:	2600      	movs	r6, #0
  40c0d8:	f818 2b01 	ldrb.w	r2, [r8], #1
  40c0dc:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40c0e0:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  40c0e4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40c0e8:	2909      	cmp	r1, #9
  40c0ea:	d9f5      	bls.n	40c0d8 <_vfiprintf_r+0x444>
  40c0ec:	e646      	b.n	40bd7c <_vfiprintf_r+0xe8>
  40c0ee:	9608      	str	r6, [sp, #32]
  40c0f0:	2800      	cmp	r0, #0
  40c0f2:	f040 8408 	bne.w	40c906 <_vfiprintf_r+0xc72>
  40c0f6:	f043 0310 	orr.w	r3, r3, #16
  40c0fa:	069e      	lsls	r6, r3, #26
  40c0fc:	f100 834c 	bmi.w	40c798 <_vfiprintf_r+0xb04>
  40c100:	06dd      	lsls	r5, r3, #27
  40c102:	f100 82f3 	bmi.w	40c6ec <_vfiprintf_r+0xa58>
  40c106:	0658      	lsls	r0, r3, #25
  40c108:	f140 82f0 	bpl.w	40c6ec <_vfiprintf_r+0xa58>
  40c10c:	9d07      	ldr	r5, [sp, #28]
  40c10e:	f9b5 6000 	ldrsh.w	r6, [r5]
  40c112:	462a      	mov	r2, r5
  40c114:	17f7      	asrs	r7, r6, #31
  40c116:	3204      	adds	r2, #4
  40c118:	4630      	mov	r0, r6
  40c11a:	4639      	mov	r1, r7
  40c11c:	9207      	str	r2, [sp, #28]
  40c11e:	2800      	cmp	r0, #0
  40c120:	f171 0200 	sbcs.w	r2, r1, #0
  40c124:	f2c0 835d 	blt.w	40c7e2 <_vfiprintf_r+0xb4e>
  40c128:	1c61      	adds	r1, r4, #1
  40c12a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40c12e:	f04f 0201 	mov.w	r2, #1
  40c132:	f47f aeea 	bne.w	40bf0a <_vfiprintf_r+0x276>
  40c136:	ea56 0107 	orrs.w	r1, r6, r7
  40c13a:	f000 824d 	beq.w	40c5d8 <_vfiprintf_r+0x944>
  40c13e:	9302      	str	r3, [sp, #8]
  40c140:	2a01      	cmp	r2, #1
  40c142:	f000 828c 	beq.w	40c65e <_vfiprintf_r+0x9ca>
  40c146:	2a02      	cmp	r2, #2
  40c148:	f040 825c 	bne.w	40c604 <_vfiprintf_r+0x970>
  40c14c:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40c14e:	46cb      	mov	fp, r9
  40c150:	0933      	lsrs	r3, r6, #4
  40c152:	f006 010f 	and.w	r1, r6, #15
  40c156:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40c15a:	093a      	lsrs	r2, r7, #4
  40c15c:	461e      	mov	r6, r3
  40c15e:	4617      	mov	r7, r2
  40c160:	5c43      	ldrb	r3, [r0, r1]
  40c162:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  40c166:	ea56 0307 	orrs.w	r3, r6, r7
  40c16a:	d1f1      	bne.n	40c150 <_vfiprintf_r+0x4bc>
  40c16c:	eba9 030b 	sub.w	r3, r9, fp
  40c170:	9305      	str	r3, [sp, #20]
  40c172:	e6e1      	b.n	40bf38 <_vfiprintf_r+0x2a4>
  40c174:	2800      	cmp	r0, #0
  40c176:	f040 83c0 	bne.w	40c8fa <_vfiprintf_r+0xc66>
  40c17a:	0699      	lsls	r1, r3, #26
  40c17c:	f100 8367 	bmi.w	40c84e <_vfiprintf_r+0xbba>
  40c180:	06da      	lsls	r2, r3, #27
  40c182:	f100 80f1 	bmi.w	40c368 <_vfiprintf_r+0x6d4>
  40c186:	065b      	lsls	r3, r3, #25
  40c188:	f140 80ee 	bpl.w	40c368 <_vfiprintf_r+0x6d4>
  40c18c:	9a07      	ldr	r2, [sp, #28]
  40c18e:	6813      	ldr	r3, [r2, #0]
  40c190:	3204      	adds	r2, #4
  40c192:	9207      	str	r2, [sp, #28]
  40c194:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  40c198:	801a      	strh	r2, [r3, #0]
  40c19a:	e5b8      	b.n	40bd0e <_vfiprintf_r+0x7a>
  40c19c:	9807      	ldr	r0, [sp, #28]
  40c19e:	4a3d      	ldr	r2, [pc, #244]	; (40c294 <_vfiprintf_r+0x600>)
  40c1a0:	9608      	str	r6, [sp, #32]
  40c1a2:	920b      	str	r2, [sp, #44]	; 0x2c
  40c1a4:	6806      	ldr	r6, [r0, #0]
  40c1a6:	2278      	movs	r2, #120	; 0x78
  40c1a8:	2130      	movs	r1, #48	; 0x30
  40c1aa:	3004      	adds	r0, #4
  40c1ac:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40c1b0:	f043 0302 	orr.w	r3, r3, #2
  40c1b4:	9007      	str	r0, [sp, #28]
  40c1b6:	2700      	movs	r7, #0
  40c1b8:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40c1bc:	2202      	movs	r2, #2
  40c1be:	e69c      	b.n	40befa <_vfiprintf_r+0x266>
  40c1c0:	9608      	str	r6, [sp, #32]
  40c1c2:	2800      	cmp	r0, #0
  40c1c4:	d099      	beq.n	40c0fa <_vfiprintf_r+0x466>
  40c1c6:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c1ca:	e796      	b.n	40c0fa <_vfiprintf_r+0x466>
  40c1cc:	f898 2000 	ldrb.w	r2, [r8]
  40c1d0:	2d00      	cmp	r5, #0
  40c1d2:	f47f add1 	bne.w	40bd78 <_vfiprintf_r+0xe4>
  40c1d6:	2001      	movs	r0, #1
  40c1d8:	2520      	movs	r5, #32
  40c1da:	e5cd      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c1dc:	f043 0301 	orr.w	r3, r3, #1
  40c1e0:	f898 2000 	ldrb.w	r2, [r8]
  40c1e4:	e5c8      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c1e6:	9608      	str	r6, [sp, #32]
  40c1e8:	2800      	cmp	r0, #0
  40c1ea:	f040 8393 	bne.w	40c914 <_vfiprintf_r+0xc80>
  40c1ee:	4929      	ldr	r1, [pc, #164]	; (40c294 <_vfiprintf_r+0x600>)
  40c1f0:	910b      	str	r1, [sp, #44]	; 0x2c
  40c1f2:	069f      	lsls	r7, r3, #26
  40c1f4:	f100 82e8 	bmi.w	40c7c8 <_vfiprintf_r+0xb34>
  40c1f8:	9807      	ldr	r0, [sp, #28]
  40c1fa:	06de      	lsls	r6, r3, #27
  40c1fc:	4601      	mov	r1, r0
  40c1fe:	f100 8270 	bmi.w	40c6e2 <_vfiprintf_r+0xa4e>
  40c202:	065d      	lsls	r5, r3, #25
  40c204:	f140 826d 	bpl.w	40c6e2 <_vfiprintf_r+0xa4e>
  40c208:	3104      	adds	r1, #4
  40c20a:	8806      	ldrh	r6, [r0, #0]
  40c20c:	9107      	str	r1, [sp, #28]
  40c20e:	2700      	movs	r7, #0
  40c210:	07d8      	lsls	r0, r3, #31
  40c212:	f140 8222 	bpl.w	40c65a <_vfiprintf_r+0x9c6>
  40c216:	ea56 0107 	orrs.w	r1, r6, r7
  40c21a:	f000 821e 	beq.w	40c65a <_vfiprintf_r+0x9c6>
  40c21e:	2130      	movs	r1, #48	; 0x30
  40c220:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40c224:	f043 0302 	orr.w	r3, r3, #2
  40c228:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40c22c:	2202      	movs	r2, #2
  40c22e:	e664      	b.n	40befa <_vfiprintf_r+0x266>
  40c230:	9608      	str	r6, [sp, #32]
  40c232:	2800      	cmp	r0, #0
  40c234:	f040 836b 	bne.w	40c90e <_vfiprintf_r+0xc7a>
  40c238:	4917      	ldr	r1, [pc, #92]	; (40c298 <_vfiprintf_r+0x604>)
  40c23a:	910b      	str	r1, [sp, #44]	; 0x2c
  40c23c:	e7d9      	b.n	40c1f2 <_vfiprintf_r+0x55e>
  40c23e:	9907      	ldr	r1, [sp, #28]
  40c240:	9608      	str	r6, [sp, #32]
  40c242:	680a      	ldr	r2, [r1, #0]
  40c244:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40c248:	f04f 0000 	mov.w	r0, #0
  40c24c:	460a      	mov	r2, r1
  40c24e:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40c252:	3204      	adds	r2, #4
  40c254:	2001      	movs	r0, #1
  40c256:	9001      	str	r0, [sp, #4]
  40c258:	9207      	str	r2, [sp, #28]
  40c25a:	9005      	str	r0, [sp, #20]
  40c25c:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40c260:	9302      	str	r3, [sp, #8]
  40c262:	2400      	movs	r4, #0
  40c264:	e670      	b.n	40bf48 <_vfiprintf_r+0x2b4>
  40c266:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c26a:	f898 2000 	ldrb.w	r2, [r8]
  40c26e:	e583      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c270:	f898 2000 	ldrb.w	r2, [r8]
  40c274:	2a6c      	cmp	r2, #108	; 0x6c
  40c276:	bf03      	ittte	eq
  40c278:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  40c27c:	f043 0320 	orreq.w	r3, r3, #32
  40c280:	f108 0801 	addeq.w	r8, r8, #1
  40c284:	f043 0310 	orrne.w	r3, r3, #16
  40c288:	e576      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c28a:	bf00      	nop
  40c28c:	00411fec 	.word	0x00411fec
  40c290:	00411ffc 	.word	0x00411ffc
  40c294:	00411fac 	.word	0x00411fac
  40c298:	00411f98 	.word	0x00411f98
  40c29c:	9907      	ldr	r1, [sp, #28]
  40c29e:	680e      	ldr	r6, [r1, #0]
  40c2a0:	460a      	mov	r2, r1
  40c2a2:	2e00      	cmp	r6, #0
  40c2a4:	f102 0204 	add.w	r2, r2, #4
  40c2a8:	f6ff ae0f 	blt.w	40beca <_vfiprintf_r+0x236>
  40c2ac:	9207      	str	r2, [sp, #28]
  40c2ae:	f898 2000 	ldrb.w	r2, [r8]
  40c2b2:	e561      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c2b4:	f898 2000 	ldrb.w	r2, [r8]
  40c2b8:	2001      	movs	r0, #1
  40c2ba:	252b      	movs	r5, #43	; 0x2b
  40c2bc:	e55c      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c2be:	9907      	ldr	r1, [sp, #28]
  40c2c0:	9608      	str	r6, [sp, #32]
  40c2c2:	f8d1 b000 	ldr.w	fp, [r1]
  40c2c6:	f04f 0200 	mov.w	r2, #0
  40c2ca:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40c2ce:	1d0e      	adds	r6, r1, #4
  40c2d0:	f1bb 0f00 	cmp.w	fp, #0
  40c2d4:	f000 82e5 	beq.w	40c8a2 <_vfiprintf_r+0xc0e>
  40c2d8:	1c67      	adds	r7, r4, #1
  40c2da:	f000 82c4 	beq.w	40c866 <_vfiprintf_r+0xbd2>
  40c2de:	4622      	mov	r2, r4
  40c2e0:	2100      	movs	r1, #0
  40c2e2:	4658      	mov	r0, fp
  40c2e4:	9301      	str	r3, [sp, #4]
  40c2e6:	f002 fbab 	bl	40ea40 <memchr>
  40c2ea:	9b01      	ldr	r3, [sp, #4]
  40c2ec:	2800      	cmp	r0, #0
  40c2ee:	f000 82e5 	beq.w	40c8bc <_vfiprintf_r+0xc28>
  40c2f2:	eba0 020b 	sub.w	r2, r0, fp
  40c2f6:	9205      	str	r2, [sp, #20]
  40c2f8:	9607      	str	r6, [sp, #28]
  40c2fa:	9302      	str	r3, [sp, #8]
  40c2fc:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40c300:	2400      	movs	r4, #0
  40c302:	e619      	b.n	40bf38 <_vfiprintf_r+0x2a4>
  40c304:	f898 2000 	ldrb.w	r2, [r8]
  40c308:	2a2a      	cmp	r2, #42	; 0x2a
  40c30a:	f108 0701 	add.w	r7, r8, #1
  40c30e:	f000 82e9 	beq.w	40c8e4 <_vfiprintf_r+0xc50>
  40c312:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40c316:	2909      	cmp	r1, #9
  40c318:	46b8      	mov	r8, r7
  40c31a:	f04f 0400 	mov.w	r4, #0
  40c31e:	f63f ad2d 	bhi.w	40bd7c <_vfiprintf_r+0xe8>
  40c322:	f818 2b01 	ldrb.w	r2, [r8], #1
  40c326:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40c32a:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40c32e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40c332:	2909      	cmp	r1, #9
  40c334:	d9f5      	bls.n	40c322 <_vfiprintf_r+0x68e>
  40c336:	e521      	b.n	40bd7c <_vfiprintf_r+0xe8>
  40c338:	f043 0320 	orr.w	r3, r3, #32
  40c33c:	f898 2000 	ldrb.w	r2, [r8]
  40c340:	e51a      	b.n	40bd78 <_vfiprintf_r+0xe4>
  40c342:	9608      	str	r6, [sp, #32]
  40c344:	2800      	cmp	r0, #0
  40c346:	f040 82db 	bne.w	40c900 <_vfiprintf_r+0xc6c>
  40c34a:	2a00      	cmp	r2, #0
  40c34c:	f000 80e7 	beq.w	40c51e <_vfiprintf_r+0x88a>
  40c350:	2101      	movs	r1, #1
  40c352:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  40c356:	f04f 0200 	mov.w	r2, #0
  40c35a:	9101      	str	r1, [sp, #4]
  40c35c:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40c360:	9105      	str	r1, [sp, #20]
  40c362:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40c366:	e77b      	b.n	40c260 <_vfiprintf_r+0x5cc>
  40c368:	9a07      	ldr	r2, [sp, #28]
  40c36a:	6813      	ldr	r3, [r2, #0]
  40c36c:	3204      	adds	r2, #4
  40c36e:	9207      	str	r2, [sp, #28]
  40c370:	9a03      	ldr	r2, [sp, #12]
  40c372:	601a      	str	r2, [r3, #0]
  40c374:	e4cb      	b.n	40bd0e <_vfiprintf_r+0x7a>
  40c376:	aa0f      	add	r2, sp, #60	; 0x3c
  40c378:	9904      	ldr	r1, [sp, #16]
  40c37a:	4620      	mov	r0, r4
  40c37c:	f7ff fc4a 	bl	40bc14 <__sprint_r.part.0>
  40c380:	2800      	cmp	r0, #0
  40c382:	f040 8139 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c386:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c388:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c38a:	f101 0c01 	add.w	ip, r1, #1
  40c38e:	46ce      	mov	lr, r9
  40c390:	e5ff      	b.n	40bf92 <_vfiprintf_r+0x2fe>
  40c392:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c394:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c396:	1c48      	adds	r0, r1, #1
  40c398:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40c39c:	2d00      	cmp	r5, #0
  40c39e:	f43f ae22 	beq.w	40bfe6 <_vfiprintf_r+0x352>
  40c3a2:	3201      	adds	r2, #1
  40c3a4:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  40c3a8:	2101      	movs	r1, #1
  40c3aa:	2807      	cmp	r0, #7
  40c3ac:	9211      	str	r2, [sp, #68]	; 0x44
  40c3ae:	9010      	str	r0, [sp, #64]	; 0x40
  40c3b0:	f8ca 5000 	str.w	r5, [sl]
  40c3b4:	f8ca 1004 	str.w	r1, [sl, #4]
  40c3b8:	f340 8108 	ble.w	40c5cc <_vfiprintf_r+0x938>
  40c3bc:	2a00      	cmp	r2, #0
  40c3be:	f040 81bc 	bne.w	40c73a <_vfiprintf_r+0xaa6>
  40c3c2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c3c4:	2b00      	cmp	r3, #0
  40c3c6:	f43f ae1f 	beq.w	40c008 <_vfiprintf_r+0x374>
  40c3ca:	ab0e      	add	r3, sp, #56	; 0x38
  40c3cc:	2202      	movs	r2, #2
  40c3ce:	4608      	mov	r0, r1
  40c3d0:	931c      	str	r3, [sp, #112]	; 0x70
  40c3d2:	921d      	str	r2, [sp, #116]	; 0x74
  40c3d4:	46ca      	mov	sl, r9
  40c3d6:	4601      	mov	r1, r0
  40c3d8:	f10a 0a08 	add.w	sl, sl, #8
  40c3dc:	3001      	adds	r0, #1
  40c3de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40c3e0:	2b80      	cmp	r3, #128	; 0x80
  40c3e2:	f43f ae19 	beq.w	40c018 <_vfiprintf_r+0x384>
  40c3e6:	9b05      	ldr	r3, [sp, #20]
  40c3e8:	1ae4      	subs	r4, r4, r3
  40c3ea:	2c00      	cmp	r4, #0
  40c3ec:	dd2e      	ble.n	40c44c <_vfiprintf_r+0x7b8>
  40c3ee:	2c10      	cmp	r4, #16
  40c3f0:	4db3      	ldr	r5, [pc, #716]	; (40c6c0 <_vfiprintf_r+0xa2c>)
  40c3f2:	dd1e      	ble.n	40c432 <_vfiprintf_r+0x79e>
  40c3f4:	46d6      	mov	lr, sl
  40c3f6:	2610      	movs	r6, #16
  40c3f8:	9f06      	ldr	r7, [sp, #24]
  40c3fa:	f8dd a010 	ldr.w	sl, [sp, #16]
  40c3fe:	e006      	b.n	40c40e <_vfiprintf_r+0x77a>
  40c400:	1c88      	adds	r0, r1, #2
  40c402:	f10e 0e08 	add.w	lr, lr, #8
  40c406:	4619      	mov	r1, r3
  40c408:	3c10      	subs	r4, #16
  40c40a:	2c10      	cmp	r4, #16
  40c40c:	dd10      	ble.n	40c430 <_vfiprintf_r+0x79c>
  40c40e:	1c4b      	adds	r3, r1, #1
  40c410:	3210      	adds	r2, #16
  40c412:	2b07      	cmp	r3, #7
  40c414:	9211      	str	r2, [sp, #68]	; 0x44
  40c416:	e88e 0060 	stmia.w	lr, {r5, r6}
  40c41a:	9310      	str	r3, [sp, #64]	; 0x40
  40c41c:	ddf0      	ble.n	40c400 <_vfiprintf_r+0x76c>
  40c41e:	2a00      	cmp	r2, #0
  40c420:	d165      	bne.n	40c4ee <_vfiprintf_r+0x85a>
  40c422:	3c10      	subs	r4, #16
  40c424:	2c10      	cmp	r4, #16
  40c426:	f04f 0001 	mov.w	r0, #1
  40c42a:	4611      	mov	r1, r2
  40c42c:	46ce      	mov	lr, r9
  40c42e:	dcee      	bgt.n	40c40e <_vfiprintf_r+0x77a>
  40c430:	46f2      	mov	sl, lr
  40c432:	4422      	add	r2, r4
  40c434:	2807      	cmp	r0, #7
  40c436:	9211      	str	r2, [sp, #68]	; 0x44
  40c438:	f8ca 5000 	str.w	r5, [sl]
  40c43c:	f8ca 4004 	str.w	r4, [sl, #4]
  40c440:	9010      	str	r0, [sp, #64]	; 0x40
  40c442:	f300 8085 	bgt.w	40c550 <_vfiprintf_r+0x8bc>
  40c446:	f10a 0a08 	add.w	sl, sl, #8
  40c44a:	3001      	adds	r0, #1
  40c44c:	9905      	ldr	r1, [sp, #20]
  40c44e:	f8ca b000 	str.w	fp, [sl]
  40c452:	440a      	add	r2, r1
  40c454:	2807      	cmp	r0, #7
  40c456:	9211      	str	r2, [sp, #68]	; 0x44
  40c458:	f8ca 1004 	str.w	r1, [sl, #4]
  40c45c:	9010      	str	r0, [sp, #64]	; 0x40
  40c45e:	f340 8082 	ble.w	40c566 <_vfiprintf_r+0x8d2>
  40c462:	2a00      	cmp	r2, #0
  40c464:	f040 8118 	bne.w	40c698 <_vfiprintf_r+0xa04>
  40c468:	9b02      	ldr	r3, [sp, #8]
  40c46a:	9210      	str	r2, [sp, #64]	; 0x40
  40c46c:	0758      	lsls	r0, r3, #29
  40c46e:	d535      	bpl.n	40c4dc <_vfiprintf_r+0x848>
  40c470:	9b08      	ldr	r3, [sp, #32]
  40c472:	9901      	ldr	r1, [sp, #4]
  40c474:	1a5c      	subs	r4, r3, r1
  40c476:	2c00      	cmp	r4, #0
  40c478:	f340 80e7 	ble.w	40c64a <_vfiprintf_r+0x9b6>
  40c47c:	46ca      	mov	sl, r9
  40c47e:	2c10      	cmp	r4, #16
  40c480:	f340 8218 	ble.w	40c8b4 <_vfiprintf_r+0xc20>
  40c484:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c486:	4e8f      	ldr	r6, [pc, #572]	; (40c6c4 <_vfiprintf_r+0xa30>)
  40c488:	9f06      	ldr	r7, [sp, #24]
  40c48a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40c48e:	2510      	movs	r5, #16
  40c490:	e006      	b.n	40c4a0 <_vfiprintf_r+0x80c>
  40c492:	1c88      	adds	r0, r1, #2
  40c494:	f10a 0a08 	add.w	sl, sl, #8
  40c498:	4619      	mov	r1, r3
  40c49a:	3c10      	subs	r4, #16
  40c49c:	2c10      	cmp	r4, #16
  40c49e:	dd11      	ble.n	40c4c4 <_vfiprintf_r+0x830>
  40c4a0:	1c4b      	adds	r3, r1, #1
  40c4a2:	3210      	adds	r2, #16
  40c4a4:	2b07      	cmp	r3, #7
  40c4a6:	9211      	str	r2, [sp, #68]	; 0x44
  40c4a8:	f8ca 6000 	str.w	r6, [sl]
  40c4ac:	f8ca 5004 	str.w	r5, [sl, #4]
  40c4b0:	9310      	str	r3, [sp, #64]	; 0x40
  40c4b2:	ddee      	ble.n	40c492 <_vfiprintf_r+0x7fe>
  40c4b4:	bb42      	cbnz	r2, 40c508 <_vfiprintf_r+0x874>
  40c4b6:	3c10      	subs	r4, #16
  40c4b8:	2c10      	cmp	r4, #16
  40c4ba:	f04f 0001 	mov.w	r0, #1
  40c4be:	4611      	mov	r1, r2
  40c4c0:	46ca      	mov	sl, r9
  40c4c2:	dced      	bgt.n	40c4a0 <_vfiprintf_r+0x80c>
  40c4c4:	4422      	add	r2, r4
  40c4c6:	2807      	cmp	r0, #7
  40c4c8:	9211      	str	r2, [sp, #68]	; 0x44
  40c4ca:	f8ca 6000 	str.w	r6, [sl]
  40c4ce:	f8ca 4004 	str.w	r4, [sl, #4]
  40c4d2:	9010      	str	r0, [sp, #64]	; 0x40
  40c4d4:	dd51      	ble.n	40c57a <_vfiprintf_r+0x8e6>
  40c4d6:	2a00      	cmp	r2, #0
  40c4d8:	f040 819b 	bne.w	40c812 <_vfiprintf_r+0xb7e>
  40c4dc:	9b03      	ldr	r3, [sp, #12]
  40c4de:	9a08      	ldr	r2, [sp, #32]
  40c4e0:	9901      	ldr	r1, [sp, #4]
  40c4e2:	428a      	cmp	r2, r1
  40c4e4:	bfac      	ite	ge
  40c4e6:	189b      	addge	r3, r3, r2
  40c4e8:	185b      	addlt	r3, r3, r1
  40c4ea:	9303      	str	r3, [sp, #12]
  40c4ec:	e04e      	b.n	40c58c <_vfiprintf_r+0x8f8>
  40c4ee:	aa0f      	add	r2, sp, #60	; 0x3c
  40c4f0:	4651      	mov	r1, sl
  40c4f2:	4638      	mov	r0, r7
  40c4f4:	f7ff fb8e 	bl	40bc14 <__sprint_r.part.0>
  40c4f8:	2800      	cmp	r0, #0
  40c4fa:	f040 813f 	bne.w	40c77c <_vfiprintf_r+0xae8>
  40c4fe:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c500:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c502:	1c48      	adds	r0, r1, #1
  40c504:	46ce      	mov	lr, r9
  40c506:	e77f      	b.n	40c408 <_vfiprintf_r+0x774>
  40c508:	aa0f      	add	r2, sp, #60	; 0x3c
  40c50a:	4659      	mov	r1, fp
  40c50c:	4638      	mov	r0, r7
  40c50e:	f7ff fb81 	bl	40bc14 <__sprint_r.part.0>
  40c512:	b960      	cbnz	r0, 40c52e <_vfiprintf_r+0x89a>
  40c514:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c516:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c518:	1c48      	adds	r0, r1, #1
  40c51a:	46ca      	mov	sl, r9
  40c51c:	e7bd      	b.n	40c49a <_vfiprintf_r+0x806>
  40c51e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40c520:	f8dd b010 	ldr.w	fp, [sp, #16]
  40c524:	2b00      	cmp	r3, #0
  40c526:	f040 81d4 	bne.w	40c8d2 <_vfiprintf_r+0xc3e>
  40c52a:	2300      	movs	r3, #0
  40c52c:	9310      	str	r3, [sp, #64]	; 0x40
  40c52e:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40c532:	f013 0f01 	tst.w	r3, #1
  40c536:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40c53a:	d102      	bne.n	40c542 <_vfiprintf_r+0x8ae>
  40c53c:	059a      	lsls	r2, r3, #22
  40c53e:	f140 80de 	bpl.w	40c6fe <_vfiprintf_r+0xa6a>
  40c542:	065b      	lsls	r3, r3, #25
  40c544:	f53f acb2 	bmi.w	40beac <_vfiprintf_r+0x218>
  40c548:	9803      	ldr	r0, [sp, #12]
  40c54a:	b02d      	add	sp, #180	; 0xb4
  40c54c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40c550:	2a00      	cmp	r2, #0
  40c552:	f040 8106 	bne.w	40c762 <_vfiprintf_r+0xace>
  40c556:	9a05      	ldr	r2, [sp, #20]
  40c558:	921d      	str	r2, [sp, #116]	; 0x74
  40c55a:	2301      	movs	r3, #1
  40c55c:	9211      	str	r2, [sp, #68]	; 0x44
  40c55e:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40c562:	9310      	str	r3, [sp, #64]	; 0x40
  40c564:	46ca      	mov	sl, r9
  40c566:	f10a 0a08 	add.w	sl, sl, #8
  40c56a:	9b02      	ldr	r3, [sp, #8]
  40c56c:	0759      	lsls	r1, r3, #29
  40c56e:	d504      	bpl.n	40c57a <_vfiprintf_r+0x8e6>
  40c570:	9b08      	ldr	r3, [sp, #32]
  40c572:	9901      	ldr	r1, [sp, #4]
  40c574:	1a5c      	subs	r4, r3, r1
  40c576:	2c00      	cmp	r4, #0
  40c578:	dc81      	bgt.n	40c47e <_vfiprintf_r+0x7ea>
  40c57a:	9b03      	ldr	r3, [sp, #12]
  40c57c:	9908      	ldr	r1, [sp, #32]
  40c57e:	9801      	ldr	r0, [sp, #4]
  40c580:	4281      	cmp	r1, r0
  40c582:	bfac      	ite	ge
  40c584:	185b      	addge	r3, r3, r1
  40c586:	181b      	addlt	r3, r3, r0
  40c588:	9303      	str	r3, [sp, #12]
  40c58a:	bb72      	cbnz	r2, 40c5ea <_vfiprintf_r+0x956>
  40c58c:	2300      	movs	r3, #0
  40c58e:	9310      	str	r3, [sp, #64]	; 0x40
  40c590:	46ca      	mov	sl, r9
  40c592:	f7ff bbbc 	b.w	40bd0e <_vfiprintf_r+0x7a>
  40c596:	aa0f      	add	r2, sp, #60	; 0x3c
  40c598:	9904      	ldr	r1, [sp, #16]
  40c59a:	4620      	mov	r0, r4
  40c59c:	f7ff fb3a 	bl	40bc14 <__sprint_r.part.0>
  40c5a0:	bb50      	cbnz	r0, 40c5f8 <_vfiprintf_r+0x964>
  40c5a2:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c5a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c5a6:	f101 0e01 	add.w	lr, r1, #1
  40c5aa:	46cc      	mov	ip, r9
  40c5ac:	e548      	b.n	40c040 <_vfiprintf_r+0x3ac>
  40c5ae:	2a00      	cmp	r2, #0
  40c5b0:	f040 8140 	bne.w	40c834 <_vfiprintf_r+0xba0>
  40c5b4:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  40c5b8:	2900      	cmp	r1, #0
  40c5ba:	f000 811b 	beq.w	40c7f4 <_vfiprintf_r+0xb60>
  40c5be:	2201      	movs	r2, #1
  40c5c0:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  40c5c4:	4610      	mov	r0, r2
  40c5c6:	921d      	str	r2, [sp, #116]	; 0x74
  40c5c8:	911c      	str	r1, [sp, #112]	; 0x70
  40c5ca:	46ca      	mov	sl, r9
  40c5cc:	4601      	mov	r1, r0
  40c5ce:	f10a 0a08 	add.w	sl, sl, #8
  40c5d2:	3001      	adds	r0, #1
  40c5d4:	e507      	b.n	40bfe6 <_vfiprintf_r+0x352>
  40c5d6:	9b02      	ldr	r3, [sp, #8]
  40c5d8:	2a01      	cmp	r2, #1
  40c5da:	f000 8098 	beq.w	40c70e <_vfiprintf_r+0xa7a>
  40c5de:	2a02      	cmp	r2, #2
  40c5e0:	d10d      	bne.n	40c5fe <_vfiprintf_r+0x96a>
  40c5e2:	9302      	str	r3, [sp, #8]
  40c5e4:	2600      	movs	r6, #0
  40c5e6:	2700      	movs	r7, #0
  40c5e8:	e5b0      	b.n	40c14c <_vfiprintf_r+0x4b8>
  40c5ea:	aa0f      	add	r2, sp, #60	; 0x3c
  40c5ec:	9904      	ldr	r1, [sp, #16]
  40c5ee:	9806      	ldr	r0, [sp, #24]
  40c5f0:	f7ff fb10 	bl	40bc14 <__sprint_r.part.0>
  40c5f4:	2800      	cmp	r0, #0
  40c5f6:	d0c9      	beq.n	40c58c <_vfiprintf_r+0x8f8>
  40c5f8:	f8dd b010 	ldr.w	fp, [sp, #16]
  40c5fc:	e797      	b.n	40c52e <_vfiprintf_r+0x89a>
  40c5fe:	9302      	str	r3, [sp, #8]
  40c600:	2600      	movs	r6, #0
  40c602:	2700      	movs	r7, #0
  40c604:	4649      	mov	r1, r9
  40c606:	e000      	b.n	40c60a <_vfiprintf_r+0x976>
  40c608:	4659      	mov	r1, fp
  40c60a:	08f2      	lsrs	r2, r6, #3
  40c60c:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40c610:	08f8      	lsrs	r0, r7, #3
  40c612:	f006 0307 	and.w	r3, r6, #7
  40c616:	4607      	mov	r7, r0
  40c618:	4616      	mov	r6, r2
  40c61a:	3330      	adds	r3, #48	; 0x30
  40c61c:	ea56 0207 	orrs.w	r2, r6, r7
  40c620:	f801 3c01 	strb.w	r3, [r1, #-1]
  40c624:	f101 3bff 	add.w	fp, r1, #4294967295
  40c628:	d1ee      	bne.n	40c608 <_vfiprintf_r+0x974>
  40c62a:	9a02      	ldr	r2, [sp, #8]
  40c62c:	07d6      	lsls	r6, r2, #31
  40c62e:	f57f ad9d 	bpl.w	40c16c <_vfiprintf_r+0x4d8>
  40c632:	2b30      	cmp	r3, #48	; 0x30
  40c634:	f43f ad9a 	beq.w	40c16c <_vfiprintf_r+0x4d8>
  40c638:	3902      	subs	r1, #2
  40c63a:	2330      	movs	r3, #48	; 0x30
  40c63c:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40c640:	eba9 0301 	sub.w	r3, r9, r1
  40c644:	9305      	str	r3, [sp, #20]
  40c646:	468b      	mov	fp, r1
  40c648:	e476      	b.n	40bf38 <_vfiprintf_r+0x2a4>
  40c64a:	9b03      	ldr	r3, [sp, #12]
  40c64c:	9a08      	ldr	r2, [sp, #32]
  40c64e:	428a      	cmp	r2, r1
  40c650:	bfac      	ite	ge
  40c652:	189b      	addge	r3, r3, r2
  40c654:	185b      	addlt	r3, r3, r1
  40c656:	9303      	str	r3, [sp, #12]
  40c658:	e798      	b.n	40c58c <_vfiprintf_r+0x8f8>
  40c65a:	2202      	movs	r2, #2
  40c65c:	e44d      	b.n	40befa <_vfiprintf_r+0x266>
  40c65e:	2f00      	cmp	r7, #0
  40c660:	bf08      	it	eq
  40c662:	2e0a      	cmpeq	r6, #10
  40c664:	d352      	bcc.n	40c70c <_vfiprintf_r+0xa78>
  40c666:	46cb      	mov	fp, r9
  40c668:	4630      	mov	r0, r6
  40c66a:	4639      	mov	r1, r7
  40c66c:	220a      	movs	r2, #10
  40c66e:	2300      	movs	r3, #0
  40c670:	f003 ff4c 	bl	41050c <__aeabi_uldivmod>
  40c674:	3230      	adds	r2, #48	; 0x30
  40c676:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  40c67a:	4630      	mov	r0, r6
  40c67c:	4639      	mov	r1, r7
  40c67e:	2300      	movs	r3, #0
  40c680:	220a      	movs	r2, #10
  40c682:	f003 ff43 	bl	41050c <__aeabi_uldivmod>
  40c686:	4606      	mov	r6, r0
  40c688:	460f      	mov	r7, r1
  40c68a:	ea56 0307 	orrs.w	r3, r6, r7
  40c68e:	d1eb      	bne.n	40c668 <_vfiprintf_r+0x9d4>
  40c690:	e56c      	b.n	40c16c <_vfiprintf_r+0x4d8>
  40c692:	9405      	str	r4, [sp, #20]
  40c694:	46cb      	mov	fp, r9
  40c696:	e44f      	b.n	40bf38 <_vfiprintf_r+0x2a4>
  40c698:	aa0f      	add	r2, sp, #60	; 0x3c
  40c69a:	9904      	ldr	r1, [sp, #16]
  40c69c:	9806      	ldr	r0, [sp, #24]
  40c69e:	f7ff fab9 	bl	40bc14 <__sprint_r.part.0>
  40c6a2:	2800      	cmp	r0, #0
  40c6a4:	d1a8      	bne.n	40c5f8 <_vfiprintf_r+0x964>
  40c6a6:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c6a8:	46ca      	mov	sl, r9
  40c6aa:	e75e      	b.n	40c56a <_vfiprintf_r+0x8d6>
  40c6ac:	aa0f      	add	r2, sp, #60	; 0x3c
  40c6ae:	9904      	ldr	r1, [sp, #16]
  40c6b0:	9806      	ldr	r0, [sp, #24]
  40c6b2:	f7ff faaf 	bl	40bc14 <__sprint_r.part.0>
  40c6b6:	2800      	cmp	r0, #0
  40c6b8:	d19e      	bne.n	40c5f8 <_vfiprintf_r+0x964>
  40c6ba:	46ca      	mov	sl, r9
  40c6bc:	f7ff bbc0 	b.w	40be40 <_vfiprintf_r+0x1ac>
  40c6c0:	00411ffc 	.word	0x00411ffc
  40c6c4:	00411fec 	.word	0x00411fec
  40c6c8:	3104      	adds	r1, #4
  40c6ca:	6816      	ldr	r6, [r2, #0]
  40c6cc:	9107      	str	r1, [sp, #28]
  40c6ce:	2201      	movs	r2, #1
  40c6d0:	2700      	movs	r7, #0
  40c6d2:	e412      	b.n	40befa <_vfiprintf_r+0x266>
  40c6d4:	9807      	ldr	r0, [sp, #28]
  40c6d6:	4601      	mov	r1, r0
  40c6d8:	3104      	adds	r1, #4
  40c6da:	6806      	ldr	r6, [r0, #0]
  40c6dc:	9107      	str	r1, [sp, #28]
  40c6de:	2700      	movs	r7, #0
  40c6e0:	e40b      	b.n	40befa <_vfiprintf_r+0x266>
  40c6e2:	680e      	ldr	r6, [r1, #0]
  40c6e4:	3104      	adds	r1, #4
  40c6e6:	9107      	str	r1, [sp, #28]
  40c6e8:	2700      	movs	r7, #0
  40c6ea:	e591      	b.n	40c210 <_vfiprintf_r+0x57c>
  40c6ec:	9907      	ldr	r1, [sp, #28]
  40c6ee:	680e      	ldr	r6, [r1, #0]
  40c6f0:	460a      	mov	r2, r1
  40c6f2:	17f7      	asrs	r7, r6, #31
  40c6f4:	3204      	adds	r2, #4
  40c6f6:	9207      	str	r2, [sp, #28]
  40c6f8:	4630      	mov	r0, r6
  40c6fa:	4639      	mov	r1, r7
  40c6fc:	e50f      	b.n	40c11e <_vfiprintf_r+0x48a>
  40c6fe:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40c702:	f001 fe4f 	bl	40e3a4 <__retarget_lock_release_recursive>
  40c706:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  40c70a:	e71a      	b.n	40c542 <_vfiprintf_r+0x8ae>
  40c70c:	9b02      	ldr	r3, [sp, #8]
  40c70e:	9302      	str	r3, [sp, #8]
  40c710:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40c714:	3630      	adds	r6, #48	; 0x30
  40c716:	2301      	movs	r3, #1
  40c718:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  40c71c:	9305      	str	r3, [sp, #20]
  40c71e:	e40b      	b.n	40bf38 <_vfiprintf_r+0x2a4>
  40c720:	aa0f      	add	r2, sp, #60	; 0x3c
  40c722:	9904      	ldr	r1, [sp, #16]
  40c724:	9806      	ldr	r0, [sp, #24]
  40c726:	f7ff fa75 	bl	40bc14 <__sprint_r.part.0>
  40c72a:	2800      	cmp	r0, #0
  40c72c:	f47f af64 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c730:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c732:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c734:	1c48      	adds	r0, r1, #1
  40c736:	46ca      	mov	sl, r9
  40c738:	e651      	b.n	40c3de <_vfiprintf_r+0x74a>
  40c73a:	aa0f      	add	r2, sp, #60	; 0x3c
  40c73c:	9904      	ldr	r1, [sp, #16]
  40c73e:	9806      	ldr	r0, [sp, #24]
  40c740:	f7ff fa68 	bl	40bc14 <__sprint_r.part.0>
  40c744:	2800      	cmp	r0, #0
  40c746:	f47f af57 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c74a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c74c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c74e:	1c48      	adds	r0, r1, #1
  40c750:	46ca      	mov	sl, r9
  40c752:	e448      	b.n	40bfe6 <_vfiprintf_r+0x352>
  40c754:	2a00      	cmp	r2, #0
  40c756:	f040 8091 	bne.w	40c87c <_vfiprintf_r+0xbe8>
  40c75a:	2001      	movs	r0, #1
  40c75c:	4611      	mov	r1, r2
  40c75e:	46ca      	mov	sl, r9
  40c760:	e641      	b.n	40c3e6 <_vfiprintf_r+0x752>
  40c762:	aa0f      	add	r2, sp, #60	; 0x3c
  40c764:	9904      	ldr	r1, [sp, #16]
  40c766:	9806      	ldr	r0, [sp, #24]
  40c768:	f7ff fa54 	bl	40bc14 <__sprint_r.part.0>
  40c76c:	2800      	cmp	r0, #0
  40c76e:	f47f af43 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c772:	9810      	ldr	r0, [sp, #64]	; 0x40
  40c774:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c776:	3001      	adds	r0, #1
  40c778:	46ca      	mov	sl, r9
  40c77a:	e667      	b.n	40c44c <_vfiprintf_r+0x7b8>
  40c77c:	46d3      	mov	fp, sl
  40c77e:	e6d6      	b.n	40c52e <_vfiprintf_r+0x89a>
  40c780:	9e07      	ldr	r6, [sp, #28]
  40c782:	3607      	adds	r6, #7
  40c784:	f026 0207 	bic.w	r2, r6, #7
  40c788:	f102 0108 	add.w	r1, r2, #8
  40c78c:	e9d2 6700 	ldrd	r6, r7, [r2]
  40c790:	9107      	str	r1, [sp, #28]
  40c792:	2201      	movs	r2, #1
  40c794:	f7ff bbb1 	b.w	40befa <_vfiprintf_r+0x266>
  40c798:	9e07      	ldr	r6, [sp, #28]
  40c79a:	3607      	adds	r6, #7
  40c79c:	f026 0607 	bic.w	r6, r6, #7
  40c7a0:	e9d6 0100 	ldrd	r0, r1, [r6]
  40c7a4:	f106 0208 	add.w	r2, r6, #8
  40c7a8:	9207      	str	r2, [sp, #28]
  40c7aa:	4606      	mov	r6, r0
  40c7ac:	460f      	mov	r7, r1
  40c7ae:	e4b6      	b.n	40c11e <_vfiprintf_r+0x48a>
  40c7b0:	9e07      	ldr	r6, [sp, #28]
  40c7b2:	3607      	adds	r6, #7
  40c7b4:	f026 0207 	bic.w	r2, r6, #7
  40c7b8:	f102 0108 	add.w	r1, r2, #8
  40c7bc:	e9d2 6700 	ldrd	r6, r7, [r2]
  40c7c0:	9107      	str	r1, [sp, #28]
  40c7c2:	2200      	movs	r2, #0
  40c7c4:	f7ff bb99 	b.w	40befa <_vfiprintf_r+0x266>
  40c7c8:	9e07      	ldr	r6, [sp, #28]
  40c7ca:	3607      	adds	r6, #7
  40c7cc:	f026 0107 	bic.w	r1, r6, #7
  40c7d0:	f101 0008 	add.w	r0, r1, #8
  40c7d4:	9007      	str	r0, [sp, #28]
  40c7d6:	e9d1 6700 	ldrd	r6, r7, [r1]
  40c7da:	e519      	b.n	40c210 <_vfiprintf_r+0x57c>
  40c7dc:	46cb      	mov	fp, r9
  40c7de:	f7ff bbab 	b.w	40bf38 <_vfiprintf_r+0x2a4>
  40c7e2:	252d      	movs	r5, #45	; 0x2d
  40c7e4:	4276      	negs	r6, r6
  40c7e6:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  40c7ea:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c7ee:	2201      	movs	r2, #1
  40c7f0:	f7ff bb88 	b.w	40bf04 <_vfiprintf_r+0x270>
  40c7f4:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40c7f6:	b9b3      	cbnz	r3, 40c826 <_vfiprintf_r+0xb92>
  40c7f8:	4611      	mov	r1, r2
  40c7fa:	2001      	movs	r0, #1
  40c7fc:	46ca      	mov	sl, r9
  40c7fe:	e5f2      	b.n	40c3e6 <_vfiprintf_r+0x752>
  40c800:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40c804:	f001 fdce 	bl	40e3a4 <__retarget_lock_release_recursive>
  40c808:	f04f 33ff 	mov.w	r3, #4294967295
  40c80c:	9303      	str	r3, [sp, #12]
  40c80e:	f7ff bb50 	b.w	40beb2 <_vfiprintf_r+0x21e>
  40c812:	aa0f      	add	r2, sp, #60	; 0x3c
  40c814:	9904      	ldr	r1, [sp, #16]
  40c816:	9806      	ldr	r0, [sp, #24]
  40c818:	f7ff f9fc 	bl	40bc14 <__sprint_r.part.0>
  40c81c:	2800      	cmp	r0, #0
  40c81e:	f47f aeeb 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c822:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c824:	e6a9      	b.n	40c57a <_vfiprintf_r+0x8e6>
  40c826:	ab0e      	add	r3, sp, #56	; 0x38
  40c828:	2202      	movs	r2, #2
  40c82a:	931c      	str	r3, [sp, #112]	; 0x70
  40c82c:	921d      	str	r2, [sp, #116]	; 0x74
  40c82e:	2001      	movs	r0, #1
  40c830:	46ca      	mov	sl, r9
  40c832:	e5d0      	b.n	40c3d6 <_vfiprintf_r+0x742>
  40c834:	aa0f      	add	r2, sp, #60	; 0x3c
  40c836:	9904      	ldr	r1, [sp, #16]
  40c838:	9806      	ldr	r0, [sp, #24]
  40c83a:	f7ff f9eb 	bl	40bc14 <__sprint_r.part.0>
  40c83e:	2800      	cmp	r0, #0
  40c840:	f47f aeda 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c844:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c846:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c848:	1c48      	adds	r0, r1, #1
  40c84a:	46ca      	mov	sl, r9
  40c84c:	e5a4      	b.n	40c398 <_vfiprintf_r+0x704>
  40c84e:	9a07      	ldr	r2, [sp, #28]
  40c850:	9903      	ldr	r1, [sp, #12]
  40c852:	6813      	ldr	r3, [r2, #0]
  40c854:	17cd      	asrs	r5, r1, #31
  40c856:	4608      	mov	r0, r1
  40c858:	3204      	adds	r2, #4
  40c85a:	4629      	mov	r1, r5
  40c85c:	9207      	str	r2, [sp, #28]
  40c85e:	e9c3 0100 	strd	r0, r1, [r3]
  40c862:	f7ff ba54 	b.w	40bd0e <_vfiprintf_r+0x7a>
  40c866:	4658      	mov	r0, fp
  40c868:	9607      	str	r6, [sp, #28]
  40c86a:	9302      	str	r3, [sp, #8]
  40c86c:	f7fd fc28 	bl	40a0c0 <strlen>
  40c870:	2400      	movs	r4, #0
  40c872:	9005      	str	r0, [sp, #20]
  40c874:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40c878:	f7ff bb5e 	b.w	40bf38 <_vfiprintf_r+0x2a4>
  40c87c:	aa0f      	add	r2, sp, #60	; 0x3c
  40c87e:	9904      	ldr	r1, [sp, #16]
  40c880:	9806      	ldr	r0, [sp, #24]
  40c882:	f7ff f9c7 	bl	40bc14 <__sprint_r.part.0>
  40c886:	2800      	cmp	r0, #0
  40c888:	f47f aeb6 	bne.w	40c5f8 <_vfiprintf_r+0x964>
  40c88c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c88e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c890:	1c48      	adds	r0, r1, #1
  40c892:	46ca      	mov	sl, r9
  40c894:	e5a7      	b.n	40c3e6 <_vfiprintf_r+0x752>
  40c896:	9910      	ldr	r1, [sp, #64]	; 0x40
  40c898:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40c89a:	4e20      	ldr	r6, [pc, #128]	; (40c91c <_vfiprintf_r+0xc88>)
  40c89c:	3101      	adds	r1, #1
  40c89e:	f7ff bb90 	b.w	40bfc2 <_vfiprintf_r+0x32e>
  40c8a2:	2c06      	cmp	r4, #6
  40c8a4:	bf28      	it	cs
  40c8a6:	2406      	movcs	r4, #6
  40c8a8:	9405      	str	r4, [sp, #20]
  40c8aa:	9607      	str	r6, [sp, #28]
  40c8ac:	9401      	str	r4, [sp, #4]
  40c8ae:	f8df b070 	ldr.w	fp, [pc, #112]	; 40c920 <_vfiprintf_r+0xc8c>
  40c8b2:	e4d5      	b.n	40c260 <_vfiprintf_r+0x5cc>
  40c8b4:	9810      	ldr	r0, [sp, #64]	; 0x40
  40c8b6:	4e19      	ldr	r6, [pc, #100]	; (40c91c <_vfiprintf_r+0xc88>)
  40c8b8:	3001      	adds	r0, #1
  40c8ba:	e603      	b.n	40c4c4 <_vfiprintf_r+0x830>
  40c8bc:	9405      	str	r4, [sp, #20]
  40c8be:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40c8c2:	9607      	str	r6, [sp, #28]
  40c8c4:	9302      	str	r3, [sp, #8]
  40c8c6:	4604      	mov	r4, r0
  40c8c8:	f7ff bb36 	b.w	40bf38 <_vfiprintf_r+0x2a4>
  40c8cc:	4686      	mov	lr, r0
  40c8ce:	f7ff bbce 	b.w	40c06e <_vfiprintf_r+0x3da>
  40c8d2:	9806      	ldr	r0, [sp, #24]
  40c8d4:	aa0f      	add	r2, sp, #60	; 0x3c
  40c8d6:	4659      	mov	r1, fp
  40c8d8:	f7ff f99c 	bl	40bc14 <__sprint_r.part.0>
  40c8dc:	2800      	cmp	r0, #0
  40c8de:	f43f ae24 	beq.w	40c52a <_vfiprintf_r+0x896>
  40c8e2:	e624      	b.n	40c52e <_vfiprintf_r+0x89a>
  40c8e4:	9907      	ldr	r1, [sp, #28]
  40c8e6:	f898 2001 	ldrb.w	r2, [r8, #1]
  40c8ea:	680c      	ldr	r4, [r1, #0]
  40c8ec:	3104      	adds	r1, #4
  40c8ee:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  40c8f2:	46b8      	mov	r8, r7
  40c8f4:	9107      	str	r1, [sp, #28]
  40c8f6:	f7ff ba3f 	b.w	40bd78 <_vfiprintf_r+0xe4>
  40c8fa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c8fe:	e43c      	b.n	40c17a <_vfiprintf_r+0x4e6>
  40c900:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c904:	e521      	b.n	40c34a <_vfiprintf_r+0x6b6>
  40c906:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c90a:	f7ff bbf4 	b.w	40c0f6 <_vfiprintf_r+0x462>
  40c90e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c912:	e491      	b.n	40c238 <_vfiprintf_r+0x5a4>
  40c914:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40c918:	e469      	b.n	40c1ee <_vfiprintf_r+0x55a>
  40c91a:	bf00      	nop
  40c91c:	00411fec 	.word	0x00411fec
  40c920:	00411fc0 	.word	0x00411fc0

0040c924 <__sbprintf>:
  40c924:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40c928:	460c      	mov	r4, r1
  40c92a:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  40c92e:	8989      	ldrh	r1, [r1, #12]
  40c930:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40c932:	89e5      	ldrh	r5, [r4, #14]
  40c934:	9619      	str	r6, [sp, #100]	; 0x64
  40c936:	f021 0102 	bic.w	r1, r1, #2
  40c93a:	4606      	mov	r6, r0
  40c93c:	69e0      	ldr	r0, [r4, #28]
  40c93e:	f8ad 100c 	strh.w	r1, [sp, #12]
  40c942:	4617      	mov	r7, r2
  40c944:	f44f 6180 	mov.w	r1, #1024	; 0x400
  40c948:	6a62      	ldr	r2, [r4, #36]	; 0x24
  40c94a:	f8ad 500e 	strh.w	r5, [sp, #14]
  40c94e:	4698      	mov	r8, r3
  40c950:	ad1a      	add	r5, sp, #104	; 0x68
  40c952:	2300      	movs	r3, #0
  40c954:	9007      	str	r0, [sp, #28]
  40c956:	a816      	add	r0, sp, #88	; 0x58
  40c958:	9209      	str	r2, [sp, #36]	; 0x24
  40c95a:	9306      	str	r3, [sp, #24]
  40c95c:	9500      	str	r5, [sp, #0]
  40c95e:	9504      	str	r5, [sp, #16]
  40c960:	9102      	str	r1, [sp, #8]
  40c962:	9105      	str	r1, [sp, #20]
  40c964:	f001 fd18 	bl	40e398 <__retarget_lock_init_recursive>
  40c968:	4643      	mov	r3, r8
  40c96a:	463a      	mov	r2, r7
  40c96c:	4669      	mov	r1, sp
  40c96e:	4630      	mov	r0, r6
  40c970:	f7ff f990 	bl	40bc94 <_vfiprintf_r>
  40c974:	1e05      	subs	r5, r0, #0
  40c976:	db07      	blt.n	40c988 <__sbprintf+0x64>
  40c978:	4630      	mov	r0, r6
  40c97a:	4669      	mov	r1, sp
  40c97c:	f001 f8e6 	bl	40db4c <_fflush_r>
  40c980:	2800      	cmp	r0, #0
  40c982:	bf18      	it	ne
  40c984:	f04f 35ff 	movne.w	r5, #4294967295
  40c988:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  40c98c:	065b      	lsls	r3, r3, #25
  40c98e:	d503      	bpl.n	40c998 <__sbprintf+0x74>
  40c990:	89a3      	ldrh	r3, [r4, #12]
  40c992:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40c996:	81a3      	strh	r3, [r4, #12]
  40c998:	9816      	ldr	r0, [sp, #88]	; 0x58
  40c99a:	f001 fcff 	bl	40e39c <__retarget_lock_close_recursive>
  40c99e:	4628      	mov	r0, r5
  40c9a0:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  40c9a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0040c9a8 <__swsetup_r>:
  40c9a8:	b538      	push	{r3, r4, r5, lr}
  40c9aa:	4b30      	ldr	r3, [pc, #192]	; (40ca6c <__swsetup_r+0xc4>)
  40c9ac:	681b      	ldr	r3, [r3, #0]
  40c9ae:	4605      	mov	r5, r0
  40c9b0:	460c      	mov	r4, r1
  40c9b2:	b113      	cbz	r3, 40c9ba <__swsetup_r+0x12>
  40c9b4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40c9b6:	2a00      	cmp	r2, #0
  40c9b8:	d038      	beq.n	40ca2c <__swsetup_r+0x84>
  40c9ba:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40c9be:	b293      	uxth	r3, r2
  40c9c0:	0718      	lsls	r0, r3, #28
  40c9c2:	d50c      	bpl.n	40c9de <__swsetup_r+0x36>
  40c9c4:	6920      	ldr	r0, [r4, #16]
  40c9c6:	b1a8      	cbz	r0, 40c9f4 <__swsetup_r+0x4c>
  40c9c8:	f013 0201 	ands.w	r2, r3, #1
  40c9cc:	d01e      	beq.n	40ca0c <__swsetup_r+0x64>
  40c9ce:	6963      	ldr	r3, [r4, #20]
  40c9d0:	2200      	movs	r2, #0
  40c9d2:	425b      	negs	r3, r3
  40c9d4:	61a3      	str	r3, [r4, #24]
  40c9d6:	60a2      	str	r2, [r4, #8]
  40c9d8:	b1f0      	cbz	r0, 40ca18 <__swsetup_r+0x70>
  40c9da:	2000      	movs	r0, #0
  40c9dc:	bd38      	pop	{r3, r4, r5, pc}
  40c9de:	06d9      	lsls	r1, r3, #27
  40c9e0:	d53c      	bpl.n	40ca5c <__swsetup_r+0xb4>
  40c9e2:	0758      	lsls	r0, r3, #29
  40c9e4:	d426      	bmi.n	40ca34 <__swsetup_r+0x8c>
  40c9e6:	6920      	ldr	r0, [r4, #16]
  40c9e8:	f042 0308 	orr.w	r3, r2, #8
  40c9ec:	81a3      	strh	r3, [r4, #12]
  40c9ee:	b29b      	uxth	r3, r3
  40c9f0:	2800      	cmp	r0, #0
  40c9f2:	d1e9      	bne.n	40c9c8 <__swsetup_r+0x20>
  40c9f4:	f403 7220 	and.w	r2, r3, #640	; 0x280
  40c9f8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  40c9fc:	d0e4      	beq.n	40c9c8 <__swsetup_r+0x20>
  40c9fe:	4628      	mov	r0, r5
  40ca00:	4621      	mov	r1, r4
  40ca02:	f001 fcff 	bl	40e404 <__smakebuf_r>
  40ca06:	89a3      	ldrh	r3, [r4, #12]
  40ca08:	6920      	ldr	r0, [r4, #16]
  40ca0a:	e7dd      	b.n	40c9c8 <__swsetup_r+0x20>
  40ca0c:	0799      	lsls	r1, r3, #30
  40ca0e:	bf58      	it	pl
  40ca10:	6962      	ldrpl	r2, [r4, #20]
  40ca12:	60a2      	str	r2, [r4, #8]
  40ca14:	2800      	cmp	r0, #0
  40ca16:	d1e0      	bne.n	40c9da <__swsetup_r+0x32>
  40ca18:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40ca1c:	061a      	lsls	r2, r3, #24
  40ca1e:	d5dd      	bpl.n	40c9dc <__swsetup_r+0x34>
  40ca20:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40ca24:	81a3      	strh	r3, [r4, #12]
  40ca26:	f04f 30ff 	mov.w	r0, #4294967295
  40ca2a:	bd38      	pop	{r3, r4, r5, pc}
  40ca2c:	4618      	mov	r0, r3
  40ca2e:	f001 f8e5 	bl	40dbfc <__sinit>
  40ca32:	e7c2      	b.n	40c9ba <__swsetup_r+0x12>
  40ca34:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40ca36:	b151      	cbz	r1, 40ca4e <__swsetup_r+0xa6>
  40ca38:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40ca3c:	4299      	cmp	r1, r3
  40ca3e:	d004      	beq.n	40ca4a <__swsetup_r+0xa2>
  40ca40:	4628      	mov	r0, r5
  40ca42:	f001 fa01 	bl	40de48 <_free_r>
  40ca46:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40ca4a:	2300      	movs	r3, #0
  40ca4c:	6323      	str	r3, [r4, #48]	; 0x30
  40ca4e:	2300      	movs	r3, #0
  40ca50:	6920      	ldr	r0, [r4, #16]
  40ca52:	6063      	str	r3, [r4, #4]
  40ca54:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  40ca58:	6020      	str	r0, [r4, #0]
  40ca5a:	e7c5      	b.n	40c9e8 <__swsetup_r+0x40>
  40ca5c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40ca60:	2309      	movs	r3, #9
  40ca62:	602b      	str	r3, [r5, #0]
  40ca64:	f04f 30ff 	mov.w	r0, #4294967295
  40ca68:	81a2      	strh	r2, [r4, #12]
  40ca6a:	bd38      	pop	{r3, r4, r5, pc}
  40ca6c:	20400078 	.word	0x20400078

0040ca70 <register_fini>:
  40ca70:	4b02      	ldr	r3, [pc, #8]	; (40ca7c <register_fini+0xc>)
  40ca72:	b113      	cbz	r3, 40ca7a <register_fini+0xa>
  40ca74:	4802      	ldr	r0, [pc, #8]	; (40ca80 <register_fini+0x10>)
  40ca76:	f000 b805 	b.w	40ca84 <atexit>
  40ca7a:	4770      	bx	lr
  40ca7c:	00000000 	.word	0x00000000
  40ca80:	0040dc6d 	.word	0x0040dc6d

0040ca84 <atexit>:
  40ca84:	2300      	movs	r3, #0
  40ca86:	4601      	mov	r1, r0
  40ca88:	461a      	mov	r2, r3
  40ca8a:	4618      	mov	r0, r3
  40ca8c:	f002 bf56 	b.w	40f93c <__register_exitproc>

0040ca90 <quorem>:
  40ca90:	6902      	ldr	r2, [r0, #16]
  40ca92:	690b      	ldr	r3, [r1, #16]
  40ca94:	4293      	cmp	r3, r2
  40ca96:	f300 808d 	bgt.w	40cbb4 <quorem+0x124>
  40ca9a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40ca9e:	f103 38ff 	add.w	r8, r3, #4294967295
  40caa2:	f101 0714 	add.w	r7, r1, #20
  40caa6:	f100 0b14 	add.w	fp, r0, #20
  40caaa:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40caae:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40cab2:	ea4f 0488 	mov.w	r4, r8, lsl #2
  40cab6:	b083      	sub	sp, #12
  40cab8:	3201      	adds	r2, #1
  40caba:	fbb3 f9f2 	udiv	r9, r3, r2
  40cabe:	eb0b 0304 	add.w	r3, fp, r4
  40cac2:	9400      	str	r4, [sp, #0]
  40cac4:	eb07 0a04 	add.w	sl, r7, r4
  40cac8:	9301      	str	r3, [sp, #4]
  40caca:	f1b9 0f00 	cmp.w	r9, #0
  40cace:	d039      	beq.n	40cb44 <quorem+0xb4>
  40cad0:	2500      	movs	r5, #0
  40cad2:	462e      	mov	r6, r5
  40cad4:	46bc      	mov	ip, r7
  40cad6:	46de      	mov	lr, fp
  40cad8:	f85c 4b04 	ldr.w	r4, [ip], #4
  40cadc:	f8de 3000 	ldr.w	r3, [lr]
  40cae0:	b2a2      	uxth	r2, r4
  40cae2:	fb09 5502 	mla	r5, r9, r2, r5
  40cae6:	0c22      	lsrs	r2, r4, #16
  40cae8:	0c2c      	lsrs	r4, r5, #16
  40caea:	fb09 4202 	mla	r2, r9, r2, r4
  40caee:	b2ad      	uxth	r5, r5
  40caf0:	1b75      	subs	r5, r6, r5
  40caf2:	b296      	uxth	r6, r2
  40caf4:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  40caf8:	fa15 f383 	uxtah	r3, r5, r3
  40cafc:	eb06 4623 	add.w	r6, r6, r3, asr #16
  40cb00:	b29b      	uxth	r3, r3
  40cb02:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  40cb06:	45e2      	cmp	sl, ip
  40cb08:	ea4f 4512 	mov.w	r5, r2, lsr #16
  40cb0c:	f84e 3b04 	str.w	r3, [lr], #4
  40cb10:	ea4f 4626 	mov.w	r6, r6, asr #16
  40cb14:	d2e0      	bcs.n	40cad8 <quorem+0x48>
  40cb16:	9b00      	ldr	r3, [sp, #0]
  40cb18:	f85b 3003 	ldr.w	r3, [fp, r3]
  40cb1c:	b993      	cbnz	r3, 40cb44 <quorem+0xb4>
  40cb1e:	9c01      	ldr	r4, [sp, #4]
  40cb20:	1f23      	subs	r3, r4, #4
  40cb22:	459b      	cmp	fp, r3
  40cb24:	d20c      	bcs.n	40cb40 <quorem+0xb0>
  40cb26:	f854 3c04 	ldr.w	r3, [r4, #-4]
  40cb2a:	b94b      	cbnz	r3, 40cb40 <quorem+0xb0>
  40cb2c:	f1a4 0308 	sub.w	r3, r4, #8
  40cb30:	e002      	b.n	40cb38 <quorem+0xa8>
  40cb32:	681a      	ldr	r2, [r3, #0]
  40cb34:	3b04      	subs	r3, #4
  40cb36:	b91a      	cbnz	r2, 40cb40 <quorem+0xb0>
  40cb38:	459b      	cmp	fp, r3
  40cb3a:	f108 38ff 	add.w	r8, r8, #4294967295
  40cb3e:	d3f8      	bcc.n	40cb32 <quorem+0xa2>
  40cb40:	f8c0 8010 	str.w	r8, [r0, #16]
  40cb44:	4604      	mov	r4, r0
  40cb46:	f002 fa69 	bl	40f01c <__mcmp>
  40cb4a:	2800      	cmp	r0, #0
  40cb4c:	db2e      	blt.n	40cbac <quorem+0x11c>
  40cb4e:	f109 0901 	add.w	r9, r9, #1
  40cb52:	465d      	mov	r5, fp
  40cb54:	2300      	movs	r3, #0
  40cb56:	f857 1b04 	ldr.w	r1, [r7], #4
  40cb5a:	6828      	ldr	r0, [r5, #0]
  40cb5c:	b28a      	uxth	r2, r1
  40cb5e:	1a9a      	subs	r2, r3, r2
  40cb60:	0c0b      	lsrs	r3, r1, #16
  40cb62:	fa12 f280 	uxtah	r2, r2, r0
  40cb66:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  40cb6a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40cb6e:	b292      	uxth	r2, r2
  40cb70:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40cb74:	45ba      	cmp	sl, r7
  40cb76:	f845 2b04 	str.w	r2, [r5], #4
  40cb7a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40cb7e:	d2ea      	bcs.n	40cb56 <quorem+0xc6>
  40cb80:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  40cb84:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  40cb88:	b982      	cbnz	r2, 40cbac <quorem+0x11c>
  40cb8a:	1f1a      	subs	r2, r3, #4
  40cb8c:	4593      	cmp	fp, r2
  40cb8e:	d20b      	bcs.n	40cba8 <quorem+0x118>
  40cb90:	f853 2c04 	ldr.w	r2, [r3, #-4]
  40cb94:	b942      	cbnz	r2, 40cba8 <quorem+0x118>
  40cb96:	3b08      	subs	r3, #8
  40cb98:	e002      	b.n	40cba0 <quorem+0x110>
  40cb9a:	681a      	ldr	r2, [r3, #0]
  40cb9c:	3b04      	subs	r3, #4
  40cb9e:	b91a      	cbnz	r2, 40cba8 <quorem+0x118>
  40cba0:	459b      	cmp	fp, r3
  40cba2:	f108 38ff 	add.w	r8, r8, #4294967295
  40cba6:	d3f8      	bcc.n	40cb9a <quorem+0x10a>
  40cba8:	f8c4 8010 	str.w	r8, [r4, #16]
  40cbac:	4648      	mov	r0, r9
  40cbae:	b003      	add	sp, #12
  40cbb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cbb4:	2000      	movs	r0, #0
  40cbb6:	4770      	bx	lr

0040cbb8 <_dtoa_r>:
  40cbb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40cbbc:	6c01      	ldr	r1, [r0, #64]	; 0x40
  40cbbe:	b09b      	sub	sp, #108	; 0x6c
  40cbc0:	4604      	mov	r4, r0
  40cbc2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  40cbc4:	4692      	mov	sl, r2
  40cbc6:	469b      	mov	fp, r3
  40cbc8:	b141      	cbz	r1, 40cbdc <_dtoa_r+0x24>
  40cbca:	6c42      	ldr	r2, [r0, #68]	; 0x44
  40cbcc:	604a      	str	r2, [r1, #4]
  40cbce:	2301      	movs	r3, #1
  40cbd0:	4093      	lsls	r3, r2
  40cbd2:	608b      	str	r3, [r1, #8]
  40cbd4:	f002 f84a 	bl	40ec6c <_Bfree>
  40cbd8:	2300      	movs	r3, #0
  40cbda:	6423      	str	r3, [r4, #64]	; 0x40
  40cbdc:	f1bb 0f00 	cmp.w	fp, #0
  40cbe0:	465d      	mov	r5, fp
  40cbe2:	db35      	blt.n	40cc50 <_dtoa_r+0x98>
  40cbe4:	2300      	movs	r3, #0
  40cbe6:	6033      	str	r3, [r6, #0]
  40cbe8:	4b9d      	ldr	r3, [pc, #628]	; (40ce60 <_dtoa_r+0x2a8>)
  40cbea:	43ab      	bics	r3, r5
  40cbec:	d015      	beq.n	40cc1a <_dtoa_r+0x62>
  40cbee:	4650      	mov	r0, sl
  40cbf0:	4659      	mov	r1, fp
  40cbf2:	2200      	movs	r2, #0
  40cbf4:	2300      	movs	r3, #0
  40cbf6:	f003 fc19 	bl	41042c <__aeabi_dcmpeq>
  40cbfa:	4680      	mov	r8, r0
  40cbfc:	2800      	cmp	r0, #0
  40cbfe:	d02d      	beq.n	40cc5c <_dtoa_r+0xa4>
  40cc00:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40cc02:	2301      	movs	r3, #1
  40cc04:	6013      	str	r3, [r2, #0]
  40cc06:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40cc08:	2b00      	cmp	r3, #0
  40cc0a:	f000 80bd 	beq.w	40cd88 <_dtoa_r+0x1d0>
  40cc0e:	4895      	ldr	r0, [pc, #596]	; (40ce64 <_dtoa_r+0x2ac>)
  40cc10:	6018      	str	r0, [r3, #0]
  40cc12:	3801      	subs	r0, #1
  40cc14:	b01b      	add	sp, #108	; 0x6c
  40cc16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc1a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40cc1c:	f242 730f 	movw	r3, #9999	; 0x270f
  40cc20:	6013      	str	r3, [r2, #0]
  40cc22:	f1ba 0f00 	cmp.w	sl, #0
  40cc26:	d10d      	bne.n	40cc44 <_dtoa_r+0x8c>
  40cc28:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40cc2c:	b955      	cbnz	r5, 40cc44 <_dtoa_r+0x8c>
  40cc2e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40cc30:	488d      	ldr	r0, [pc, #564]	; (40ce68 <_dtoa_r+0x2b0>)
  40cc32:	2b00      	cmp	r3, #0
  40cc34:	d0ee      	beq.n	40cc14 <_dtoa_r+0x5c>
  40cc36:	f100 0308 	add.w	r3, r0, #8
  40cc3a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40cc3c:	6013      	str	r3, [r2, #0]
  40cc3e:	b01b      	add	sp, #108	; 0x6c
  40cc40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cc44:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40cc46:	4889      	ldr	r0, [pc, #548]	; (40ce6c <_dtoa_r+0x2b4>)
  40cc48:	2b00      	cmp	r3, #0
  40cc4a:	d0e3      	beq.n	40cc14 <_dtoa_r+0x5c>
  40cc4c:	1cc3      	adds	r3, r0, #3
  40cc4e:	e7f4      	b.n	40cc3a <_dtoa_r+0x82>
  40cc50:	2301      	movs	r3, #1
  40cc52:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  40cc56:	6033      	str	r3, [r6, #0]
  40cc58:	46ab      	mov	fp, r5
  40cc5a:	e7c5      	b.n	40cbe8 <_dtoa_r+0x30>
  40cc5c:	aa18      	add	r2, sp, #96	; 0x60
  40cc5e:	ab19      	add	r3, sp, #100	; 0x64
  40cc60:	9201      	str	r2, [sp, #4]
  40cc62:	9300      	str	r3, [sp, #0]
  40cc64:	4652      	mov	r2, sl
  40cc66:	465b      	mov	r3, fp
  40cc68:	4620      	mov	r0, r4
  40cc6a:	f002 fa77 	bl	40f15c <__d2b>
  40cc6e:	0d2b      	lsrs	r3, r5, #20
  40cc70:	4681      	mov	r9, r0
  40cc72:	d071      	beq.n	40cd58 <_dtoa_r+0x1a0>
  40cc74:	f3cb 0213 	ubfx	r2, fp, #0, #20
  40cc78:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40cc7c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40cc7e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  40cc82:	4650      	mov	r0, sl
  40cc84:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  40cc88:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40cc8c:	2200      	movs	r2, #0
  40cc8e:	4b78      	ldr	r3, [pc, #480]	; (40ce70 <_dtoa_r+0x2b8>)
  40cc90:	f002 ffb0 	bl	40fbf4 <__aeabi_dsub>
  40cc94:	a36c      	add	r3, pc, #432	; (adr r3, 40ce48 <_dtoa_r+0x290>)
  40cc96:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cc9a:	f003 f95f 	bl	40ff5c <__aeabi_dmul>
  40cc9e:	a36c      	add	r3, pc, #432	; (adr r3, 40ce50 <_dtoa_r+0x298>)
  40cca0:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cca4:	f002 ffa8 	bl	40fbf8 <__adddf3>
  40cca8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40ccac:	4630      	mov	r0, r6
  40ccae:	f003 f8ef 	bl	40fe90 <__aeabi_i2d>
  40ccb2:	a369      	add	r3, pc, #420	; (adr r3, 40ce58 <_dtoa_r+0x2a0>)
  40ccb4:	e9d3 2300 	ldrd	r2, r3, [r3]
  40ccb8:	f003 f950 	bl	40ff5c <__aeabi_dmul>
  40ccbc:	4602      	mov	r2, r0
  40ccbe:	460b      	mov	r3, r1
  40ccc0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  40ccc4:	f002 ff98 	bl	40fbf8 <__adddf3>
  40ccc8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  40cccc:	f003 fbf6 	bl	4104bc <__aeabi_d2iz>
  40ccd0:	2200      	movs	r2, #0
  40ccd2:	9002      	str	r0, [sp, #8]
  40ccd4:	2300      	movs	r3, #0
  40ccd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40ccda:	f003 fbb1 	bl	410440 <__aeabi_dcmplt>
  40ccde:	2800      	cmp	r0, #0
  40cce0:	f040 8173 	bne.w	40cfca <_dtoa_r+0x412>
  40cce4:	9d02      	ldr	r5, [sp, #8]
  40cce6:	2d16      	cmp	r5, #22
  40cce8:	f200 815d 	bhi.w	40cfa6 <_dtoa_r+0x3ee>
  40ccec:	4b61      	ldr	r3, [pc, #388]	; (40ce74 <_dtoa_r+0x2bc>)
  40ccee:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  40ccf2:	e9d3 0100 	ldrd	r0, r1, [r3]
  40ccf6:	4652      	mov	r2, sl
  40ccf8:	465b      	mov	r3, fp
  40ccfa:	f003 fbbf 	bl	41047c <__aeabi_dcmpgt>
  40ccfe:	2800      	cmp	r0, #0
  40cd00:	f000 81c5 	beq.w	40d08e <_dtoa_r+0x4d6>
  40cd04:	1e6b      	subs	r3, r5, #1
  40cd06:	9302      	str	r3, [sp, #8]
  40cd08:	2300      	movs	r3, #0
  40cd0a:	930e      	str	r3, [sp, #56]	; 0x38
  40cd0c:	1bbf      	subs	r7, r7, r6
  40cd0e:	1e7b      	subs	r3, r7, #1
  40cd10:	9306      	str	r3, [sp, #24]
  40cd12:	f100 8154 	bmi.w	40cfbe <_dtoa_r+0x406>
  40cd16:	2300      	movs	r3, #0
  40cd18:	9308      	str	r3, [sp, #32]
  40cd1a:	9b02      	ldr	r3, [sp, #8]
  40cd1c:	2b00      	cmp	r3, #0
  40cd1e:	f2c0 8145 	blt.w	40cfac <_dtoa_r+0x3f4>
  40cd22:	9a06      	ldr	r2, [sp, #24]
  40cd24:	930d      	str	r3, [sp, #52]	; 0x34
  40cd26:	4611      	mov	r1, r2
  40cd28:	4419      	add	r1, r3
  40cd2a:	2300      	movs	r3, #0
  40cd2c:	9106      	str	r1, [sp, #24]
  40cd2e:	930c      	str	r3, [sp, #48]	; 0x30
  40cd30:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40cd32:	2b09      	cmp	r3, #9
  40cd34:	d82a      	bhi.n	40cd8c <_dtoa_r+0x1d4>
  40cd36:	2b05      	cmp	r3, #5
  40cd38:	f340 865b 	ble.w	40d9f2 <_dtoa_r+0xe3a>
  40cd3c:	3b04      	subs	r3, #4
  40cd3e:	9324      	str	r3, [sp, #144]	; 0x90
  40cd40:	2500      	movs	r5, #0
  40cd42:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40cd44:	3b02      	subs	r3, #2
  40cd46:	2b03      	cmp	r3, #3
  40cd48:	f200 8642 	bhi.w	40d9d0 <_dtoa_r+0xe18>
  40cd4c:	e8df f013 	tbh	[pc, r3, lsl #1]
  40cd50:	02c903d4 	.word	0x02c903d4
  40cd54:	046103df 	.word	0x046103df
  40cd58:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40cd5a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40cd5c:	443e      	add	r6, r7
  40cd5e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  40cd62:	2b20      	cmp	r3, #32
  40cd64:	f340 818e 	ble.w	40d084 <_dtoa_r+0x4cc>
  40cd68:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40cd6c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  40cd70:	409d      	lsls	r5, r3
  40cd72:	fa2a f000 	lsr.w	r0, sl, r0
  40cd76:	4328      	orrs	r0, r5
  40cd78:	f003 f87a 	bl	40fe70 <__aeabi_ui2d>
  40cd7c:	2301      	movs	r3, #1
  40cd7e:	3e01      	subs	r6, #1
  40cd80:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  40cd84:	9314      	str	r3, [sp, #80]	; 0x50
  40cd86:	e781      	b.n	40cc8c <_dtoa_r+0xd4>
  40cd88:	483b      	ldr	r0, [pc, #236]	; (40ce78 <_dtoa_r+0x2c0>)
  40cd8a:	e743      	b.n	40cc14 <_dtoa_r+0x5c>
  40cd8c:	2100      	movs	r1, #0
  40cd8e:	6461      	str	r1, [r4, #68]	; 0x44
  40cd90:	4620      	mov	r0, r4
  40cd92:	9125      	str	r1, [sp, #148]	; 0x94
  40cd94:	f001 ff44 	bl	40ec20 <_Balloc>
  40cd98:	f04f 33ff 	mov.w	r3, #4294967295
  40cd9c:	930a      	str	r3, [sp, #40]	; 0x28
  40cd9e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40cda0:	930f      	str	r3, [sp, #60]	; 0x3c
  40cda2:	2301      	movs	r3, #1
  40cda4:	9004      	str	r0, [sp, #16]
  40cda6:	6420      	str	r0, [r4, #64]	; 0x40
  40cda8:	9224      	str	r2, [sp, #144]	; 0x90
  40cdaa:	930b      	str	r3, [sp, #44]	; 0x2c
  40cdac:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40cdae:	2b00      	cmp	r3, #0
  40cdb0:	f2c0 80d9 	blt.w	40cf66 <_dtoa_r+0x3ae>
  40cdb4:	9a02      	ldr	r2, [sp, #8]
  40cdb6:	2a0e      	cmp	r2, #14
  40cdb8:	f300 80d5 	bgt.w	40cf66 <_dtoa_r+0x3ae>
  40cdbc:	4b2d      	ldr	r3, [pc, #180]	; (40ce74 <_dtoa_r+0x2bc>)
  40cdbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40cdc2:	e9d3 2300 	ldrd	r2, r3, [r3]
  40cdc6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  40cdca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40cdcc:	2b00      	cmp	r3, #0
  40cdce:	f2c0 83ba 	blt.w	40d546 <_dtoa_r+0x98e>
  40cdd2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  40cdd6:	4650      	mov	r0, sl
  40cdd8:	462a      	mov	r2, r5
  40cdda:	4633      	mov	r3, r6
  40cddc:	4659      	mov	r1, fp
  40cdde:	f003 f9e7 	bl	4101b0 <__aeabi_ddiv>
  40cde2:	f003 fb6b 	bl	4104bc <__aeabi_d2iz>
  40cde6:	4680      	mov	r8, r0
  40cde8:	f003 f852 	bl	40fe90 <__aeabi_i2d>
  40cdec:	462a      	mov	r2, r5
  40cdee:	4633      	mov	r3, r6
  40cdf0:	f003 f8b4 	bl	40ff5c <__aeabi_dmul>
  40cdf4:	460b      	mov	r3, r1
  40cdf6:	4602      	mov	r2, r0
  40cdf8:	4659      	mov	r1, fp
  40cdfa:	4650      	mov	r0, sl
  40cdfc:	f002 fefa 	bl	40fbf4 <__aeabi_dsub>
  40ce00:	9d04      	ldr	r5, [sp, #16]
  40ce02:	f108 0330 	add.w	r3, r8, #48	; 0x30
  40ce06:	702b      	strb	r3, [r5, #0]
  40ce08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40ce0a:	2b01      	cmp	r3, #1
  40ce0c:	4606      	mov	r6, r0
  40ce0e:	460f      	mov	r7, r1
  40ce10:	f105 0501 	add.w	r5, r5, #1
  40ce14:	d068      	beq.n	40cee8 <_dtoa_r+0x330>
  40ce16:	2200      	movs	r2, #0
  40ce18:	4b18      	ldr	r3, [pc, #96]	; (40ce7c <_dtoa_r+0x2c4>)
  40ce1a:	f003 f89f 	bl	40ff5c <__aeabi_dmul>
  40ce1e:	2200      	movs	r2, #0
  40ce20:	2300      	movs	r3, #0
  40ce22:	4606      	mov	r6, r0
  40ce24:	460f      	mov	r7, r1
  40ce26:	f003 fb01 	bl	41042c <__aeabi_dcmpeq>
  40ce2a:	2800      	cmp	r0, #0
  40ce2c:	f040 8088 	bne.w	40cf40 <_dtoa_r+0x388>
  40ce30:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  40ce34:	f04f 0a00 	mov.w	sl, #0
  40ce38:	f8df b040 	ldr.w	fp, [pc, #64]	; 40ce7c <_dtoa_r+0x2c4>
  40ce3c:	940c      	str	r4, [sp, #48]	; 0x30
  40ce3e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  40ce42:	e028      	b.n	40ce96 <_dtoa_r+0x2de>
  40ce44:	f3af 8000 	nop.w
  40ce48:	636f4361 	.word	0x636f4361
  40ce4c:	3fd287a7 	.word	0x3fd287a7
  40ce50:	8b60c8b3 	.word	0x8b60c8b3
  40ce54:	3fc68a28 	.word	0x3fc68a28
  40ce58:	509f79fb 	.word	0x509f79fb
  40ce5c:	3fd34413 	.word	0x3fd34413
  40ce60:	7ff00000 	.word	0x7ff00000
  40ce64:	00411fc9 	.word	0x00411fc9
  40ce68:	0041200c 	.word	0x0041200c
  40ce6c:	00412018 	.word	0x00412018
  40ce70:	3ff80000 	.word	0x3ff80000
  40ce74:	00412058 	.word	0x00412058
  40ce78:	00411fc8 	.word	0x00411fc8
  40ce7c:	40240000 	.word	0x40240000
  40ce80:	f003 f86c 	bl	40ff5c <__aeabi_dmul>
  40ce84:	2200      	movs	r2, #0
  40ce86:	2300      	movs	r3, #0
  40ce88:	4606      	mov	r6, r0
  40ce8a:	460f      	mov	r7, r1
  40ce8c:	f003 face 	bl	41042c <__aeabi_dcmpeq>
  40ce90:	2800      	cmp	r0, #0
  40ce92:	f040 83c1 	bne.w	40d618 <_dtoa_r+0xa60>
  40ce96:	4642      	mov	r2, r8
  40ce98:	464b      	mov	r3, r9
  40ce9a:	4630      	mov	r0, r6
  40ce9c:	4639      	mov	r1, r7
  40ce9e:	f003 f987 	bl	4101b0 <__aeabi_ddiv>
  40cea2:	f003 fb0b 	bl	4104bc <__aeabi_d2iz>
  40cea6:	4604      	mov	r4, r0
  40cea8:	f002 fff2 	bl	40fe90 <__aeabi_i2d>
  40ceac:	4642      	mov	r2, r8
  40ceae:	464b      	mov	r3, r9
  40ceb0:	f003 f854 	bl	40ff5c <__aeabi_dmul>
  40ceb4:	4602      	mov	r2, r0
  40ceb6:	460b      	mov	r3, r1
  40ceb8:	4630      	mov	r0, r6
  40ceba:	4639      	mov	r1, r7
  40cebc:	f002 fe9a 	bl	40fbf4 <__aeabi_dsub>
  40cec0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  40cec4:	9e04      	ldr	r6, [sp, #16]
  40cec6:	f805 eb01 	strb.w	lr, [r5], #1
  40ceca:	eba5 0e06 	sub.w	lr, r5, r6
  40cece:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  40ced0:	45b6      	cmp	lr, r6
  40ced2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  40ced6:	4652      	mov	r2, sl
  40ced8:	465b      	mov	r3, fp
  40ceda:	d1d1      	bne.n	40ce80 <_dtoa_r+0x2c8>
  40cedc:	46a0      	mov	r8, r4
  40cede:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40cee2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40cee4:	4606      	mov	r6, r0
  40cee6:	460f      	mov	r7, r1
  40cee8:	4632      	mov	r2, r6
  40ceea:	463b      	mov	r3, r7
  40ceec:	4630      	mov	r0, r6
  40ceee:	4639      	mov	r1, r7
  40cef0:	f002 fe82 	bl	40fbf8 <__adddf3>
  40cef4:	4606      	mov	r6, r0
  40cef6:	460f      	mov	r7, r1
  40cef8:	4602      	mov	r2, r0
  40cefa:	460b      	mov	r3, r1
  40cefc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cf00:	f003 fa9e 	bl	410440 <__aeabi_dcmplt>
  40cf04:	b948      	cbnz	r0, 40cf1a <_dtoa_r+0x362>
  40cf06:	4632      	mov	r2, r6
  40cf08:	463b      	mov	r3, r7
  40cf0a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40cf0e:	f003 fa8d 	bl	41042c <__aeabi_dcmpeq>
  40cf12:	b1a8      	cbz	r0, 40cf40 <_dtoa_r+0x388>
  40cf14:	f018 0f01 	tst.w	r8, #1
  40cf18:	d012      	beq.n	40cf40 <_dtoa_r+0x388>
  40cf1a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40cf1e:	9a04      	ldr	r2, [sp, #16]
  40cf20:	1e6b      	subs	r3, r5, #1
  40cf22:	e004      	b.n	40cf2e <_dtoa_r+0x376>
  40cf24:	429a      	cmp	r2, r3
  40cf26:	f000 8401 	beq.w	40d72c <_dtoa_r+0xb74>
  40cf2a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40cf2e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  40cf32:	f103 0501 	add.w	r5, r3, #1
  40cf36:	d0f5      	beq.n	40cf24 <_dtoa_r+0x36c>
  40cf38:	f108 0801 	add.w	r8, r8, #1
  40cf3c:	f883 8000 	strb.w	r8, [r3]
  40cf40:	4649      	mov	r1, r9
  40cf42:	4620      	mov	r0, r4
  40cf44:	f001 fe92 	bl	40ec6c <_Bfree>
  40cf48:	2200      	movs	r2, #0
  40cf4a:	9b02      	ldr	r3, [sp, #8]
  40cf4c:	702a      	strb	r2, [r5, #0]
  40cf4e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40cf50:	3301      	adds	r3, #1
  40cf52:	6013      	str	r3, [r2, #0]
  40cf54:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  40cf56:	2b00      	cmp	r3, #0
  40cf58:	f000 839e 	beq.w	40d698 <_dtoa_r+0xae0>
  40cf5c:	9804      	ldr	r0, [sp, #16]
  40cf5e:	601d      	str	r5, [r3, #0]
  40cf60:	b01b      	add	sp, #108	; 0x6c
  40cf62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40cf66:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40cf68:	2a00      	cmp	r2, #0
  40cf6a:	d03e      	beq.n	40cfea <_dtoa_r+0x432>
  40cf6c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40cf6e:	2a01      	cmp	r2, #1
  40cf70:	f340 8311 	ble.w	40d596 <_dtoa_r+0x9de>
  40cf74:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cf76:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40cf78:	1e5f      	subs	r7, r3, #1
  40cf7a:	42ba      	cmp	r2, r7
  40cf7c:	f2c0 838f 	blt.w	40d69e <_dtoa_r+0xae6>
  40cf80:	1bd7      	subs	r7, r2, r7
  40cf82:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cf84:	2b00      	cmp	r3, #0
  40cf86:	f2c0 848b 	blt.w	40d8a0 <_dtoa_r+0xce8>
  40cf8a:	9d08      	ldr	r5, [sp, #32]
  40cf8c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40cf8e:	9a08      	ldr	r2, [sp, #32]
  40cf90:	441a      	add	r2, r3
  40cf92:	9208      	str	r2, [sp, #32]
  40cf94:	9a06      	ldr	r2, [sp, #24]
  40cf96:	2101      	movs	r1, #1
  40cf98:	441a      	add	r2, r3
  40cf9a:	4620      	mov	r0, r4
  40cf9c:	9206      	str	r2, [sp, #24]
  40cf9e:	f001 feff 	bl	40eda0 <__i2b>
  40cfa2:	4606      	mov	r6, r0
  40cfa4:	e024      	b.n	40cff0 <_dtoa_r+0x438>
  40cfa6:	2301      	movs	r3, #1
  40cfa8:	930e      	str	r3, [sp, #56]	; 0x38
  40cfaa:	e6af      	b.n	40cd0c <_dtoa_r+0x154>
  40cfac:	9a08      	ldr	r2, [sp, #32]
  40cfae:	9b02      	ldr	r3, [sp, #8]
  40cfb0:	1ad2      	subs	r2, r2, r3
  40cfb2:	425b      	negs	r3, r3
  40cfb4:	930c      	str	r3, [sp, #48]	; 0x30
  40cfb6:	2300      	movs	r3, #0
  40cfb8:	9208      	str	r2, [sp, #32]
  40cfba:	930d      	str	r3, [sp, #52]	; 0x34
  40cfbc:	e6b8      	b.n	40cd30 <_dtoa_r+0x178>
  40cfbe:	f1c7 0301 	rsb	r3, r7, #1
  40cfc2:	9308      	str	r3, [sp, #32]
  40cfc4:	2300      	movs	r3, #0
  40cfc6:	9306      	str	r3, [sp, #24]
  40cfc8:	e6a7      	b.n	40cd1a <_dtoa_r+0x162>
  40cfca:	9d02      	ldr	r5, [sp, #8]
  40cfcc:	4628      	mov	r0, r5
  40cfce:	f002 ff5f 	bl	40fe90 <__aeabi_i2d>
  40cfd2:	4602      	mov	r2, r0
  40cfd4:	460b      	mov	r3, r1
  40cfd6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40cfda:	f003 fa27 	bl	41042c <__aeabi_dcmpeq>
  40cfde:	2800      	cmp	r0, #0
  40cfe0:	f47f ae80 	bne.w	40cce4 <_dtoa_r+0x12c>
  40cfe4:	1e6b      	subs	r3, r5, #1
  40cfe6:	9302      	str	r3, [sp, #8]
  40cfe8:	e67c      	b.n	40cce4 <_dtoa_r+0x12c>
  40cfea:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40cfec:	9d08      	ldr	r5, [sp, #32]
  40cfee:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  40cff0:	2d00      	cmp	r5, #0
  40cff2:	dd0c      	ble.n	40d00e <_dtoa_r+0x456>
  40cff4:	9906      	ldr	r1, [sp, #24]
  40cff6:	2900      	cmp	r1, #0
  40cff8:	460b      	mov	r3, r1
  40cffa:	dd08      	ble.n	40d00e <_dtoa_r+0x456>
  40cffc:	42a9      	cmp	r1, r5
  40cffe:	9a08      	ldr	r2, [sp, #32]
  40d000:	bfa8      	it	ge
  40d002:	462b      	movge	r3, r5
  40d004:	1ad2      	subs	r2, r2, r3
  40d006:	1aed      	subs	r5, r5, r3
  40d008:	1acb      	subs	r3, r1, r3
  40d00a:	9208      	str	r2, [sp, #32]
  40d00c:	9306      	str	r3, [sp, #24]
  40d00e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d010:	b1d3      	cbz	r3, 40d048 <_dtoa_r+0x490>
  40d012:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d014:	2b00      	cmp	r3, #0
  40d016:	f000 82b7 	beq.w	40d588 <_dtoa_r+0x9d0>
  40d01a:	2f00      	cmp	r7, #0
  40d01c:	dd10      	ble.n	40d040 <_dtoa_r+0x488>
  40d01e:	4631      	mov	r1, r6
  40d020:	463a      	mov	r2, r7
  40d022:	4620      	mov	r0, r4
  40d024:	f001 ff58 	bl	40eed8 <__pow5mult>
  40d028:	464a      	mov	r2, r9
  40d02a:	4601      	mov	r1, r0
  40d02c:	4606      	mov	r6, r0
  40d02e:	4620      	mov	r0, r4
  40d030:	f001 fec0 	bl	40edb4 <__multiply>
  40d034:	4649      	mov	r1, r9
  40d036:	4680      	mov	r8, r0
  40d038:	4620      	mov	r0, r4
  40d03a:	f001 fe17 	bl	40ec6c <_Bfree>
  40d03e:	46c1      	mov	r9, r8
  40d040:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d042:	1bda      	subs	r2, r3, r7
  40d044:	f040 82a1 	bne.w	40d58a <_dtoa_r+0x9d2>
  40d048:	2101      	movs	r1, #1
  40d04a:	4620      	mov	r0, r4
  40d04c:	f001 fea8 	bl	40eda0 <__i2b>
  40d050:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d052:	2b00      	cmp	r3, #0
  40d054:	4680      	mov	r8, r0
  40d056:	dd1c      	ble.n	40d092 <_dtoa_r+0x4da>
  40d058:	4601      	mov	r1, r0
  40d05a:	461a      	mov	r2, r3
  40d05c:	4620      	mov	r0, r4
  40d05e:	f001 ff3b 	bl	40eed8 <__pow5mult>
  40d062:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d064:	2b01      	cmp	r3, #1
  40d066:	4680      	mov	r8, r0
  40d068:	f340 8254 	ble.w	40d514 <_dtoa_r+0x95c>
  40d06c:	2300      	movs	r3, #0
  40d06e:	930c      	str	r3, [sp, #48]	; 0x30
  40d070:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40d074:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  40d078:	6918      	ldr	r0, [r3, #16]
  40d07a:	f001 fe41 	bl	40ed00 <__hi0bits>
  40d07e:	f1c0 0020 	rsb	r0, r0, #32
  40d082:	e010      	b.n	40d0a6 <_dtoa_r+0x4ee>
  40d084:	f1c3 0520 	rsb	r5, r3, #32
  40d088:	fa0a f005 	lsl.w	r0, sl, r5
  40d08c:	e674      	b.n	40cd78 <_dtoa_r+0x1c0>
  40d08e:	900e      	str	r0, [sp, #56]	; 0x38
  40d090:	e63c      	b.n	40cd0c <_dtoa_r+0x154>
  40d092:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d094:	2b01      	cmp	r3, #1
  40d096:	f340 8287 	ble.w	40d5a8 <_dtoa_r+0x9f0>
  40d09a:	2300      	movs	r3, #0
  40d09c:	930c      	str	r3, [sp, #48]	; 0x30
  40d09e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  40d0a0:	2001      	movs	r0, #1
  40d0a2:	2b00      	cmp	r3, #0
  40d0a4:	d1e4      	bne.n	40d070 <_dtoa_r+0x4b8>
  40d0a6:	9a06      	ldr	r2, [sp, #24]
  40d0a8:	4410      	add	r0, r2
  40d0aa:	f010 001f 	ands.w	r0, r0, #31
  40d0ae:	f000 80a1 	beq.w	40d1f4 <_dtoa_r+0x63c>
  40d0b2:	f1c0 0320 	rsb	r3, r0, #32
  40d0b6:	2b04      	cmp	r3, #4
  40d0b8:	f340 849e 	ble.w	40d9f8 <_dtoa_r+0xe40>
  40d0bc:	9b08      	ldr	r3, [sp, #32]
  40d0be:	f1c0 001c 	rsb	r0, r0, #28
  40d0c2:	4403      	add	r3, r0
  40d0c4:	9308      	str	r3, [sp, #32]
  40d0c6:	4613      	mov	r3, r2
  40d0c8:	4403      	add	r3, r0
  40d0ca:	4405      	add	r5, r0
  40d0cc:	9306      	str	r3, [sp, #24]
  40d0ce:	9b08      	ldr	r3, [sp, #32]
  40d0d0:	2b00      	cmp	r3, #0
  40d0d2:	dd05      	ble.n	40d0e0 <_dtoa_r+0x528>
  40d0d4:	4649      	mov	r1, r9
  40d0d6:	461a      	mov	r2, r3
  40d0d8:	4620      	mov	r0, r4
  40d0da:	f001 ff4d 	bl	40ef78 <__lshift>
  40d0de:	4681      	mov	r9, r0
  40d0e0:	9b06      	ldr	r3, [sp, #24]
  40d0e2:	2b00      	cmp	r3, #0
  40d0e4:	dd05      	ble.n	40d0f2 <_dtoa_r+0x53a>
  40d0e6:	4641      	mov	r1, r8
  40d0e8:	461a      	mov	r2, r3
  40d0ea:	4620      	mov	r0, r4
  40d0ec:	f001 ff44 	bl	40ef78 <__lshift>
  40d0f0:	4680      	mov	r8, r0
  40d0f2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40d0f4:	2b00      	cmp	r3, #0
  40d0f6:	f040 8086 	bne.w	40d206 <_dtoa_r+0x64e>
  40d0fa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d0fc:	2b00      	cmp	r3, #0
  40d0fe:	f340 8266 	ble.w	40d5ce <_dtoa_r+0xa16>
  40d102:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d104:	2b00      	cmp	r3, #0
  40d106:	f000 8098 	beq.w	40d23a <_dtoa_r+0x682>
  40d10a:	2d00      	cmp	r5, #0
  40d10c:	dd05      	ble.n	40d11a <_dtoa_r+0x562>
  40d10e:	4631      	mov	r1, r6
  40d110:	462a      	mov	r2, r5
  40d112:	4620      	mov	r0, r4
  40d114:	f001 ff30 	bl	40ef78 <__lshift>
  40d118:	4606      	mov	r6, r0
  40d11a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d11c:	2b00      	cmp	r3, #0
  40d11e:	f040 8337 	bne.w	40d790 <_dtoa_r+0xbd8>
  40d122:	9606      	str	r6, [sp, #24]
  40d124:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d126:	9a04      	ldr	r2, [sp, #16]
  40d128:	f8dd b018 	ldr.w	fp, [sp, #24]
  40d12c:	3b01      	subs	r3, #1
  40d12e:	18d3      	adds	r3, r2, r3
  40d130:	930b      	str	r3, [sp, #44]	; 0x2c
  40d132:	f00a 0301 	and.w	r3, sl, #1
  40d136:	930c      	str	r3, [sp, #48]	; 0x30
  40d138:	4617      	mov	r7, r2
  40d13a:	46c2      	mov	sl, r8
  40d13c:	4651      	mov	r1, sl
  40d13e:	4648      	mov	r0, r9
  40d140:	f7ff fca6 	bl	40ca90 <quorem>
  40d144:	4631      	mov	r1, r6
  40d146:	4605      	mov	r5, r0
  40d148:	4648      	mov	r0, r9
  40d14a:	f001 ff67 	bl	40f01c <__mcmp>
  40d14e:	465a      	mov	r2, fp
  40d150:	900a      	str	r0, [sp, #40]	; 0x28
  40d152:	4651      	mov	r1, sl
  40d154:	4620      	mov	r0, r4
  40d156:	f001 ff7d 	bl	40f054 <__mdiff>
  40d15a:	68c2      	ldr	r2, [r0, #12]
  40d15c:	4680      	mov	r8, r0
  40d15e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  40d162:	2a00      	cmp	r2, #0
  40d164:	f040 822b 	bne.w	40d5be <_dtoa_r+0xa06>
  40d168:	4601      	mov	r1, r0
  40d16a:	4648      	mov	r0, r9
  40d16c:	9308      	str	r3, [sp, #32]
  40d16e:	f001 ff55 	bl	40f01c <__mcmp>
  40d172:	4641      	mov	r1, r8
  40d174:	9006      	str	r0, [sp, #24]
  40d176:	4620      	mov	r0, r4
  40d178:	f001 fd78 	bl	40ec6c <_Bfree>
  40d17c:	9a06      	ldr	r2, [sp, #24]
  40d17e:	9b08      	ldr	r3, [sp, #32]
  40d180:	b932      	cbnz	r2, 40d190 <_dtoa_r+0x5d8>
  40d182:	9924      	ldr	r1, [sp, #144]	; 0x90
  40d184:	b921      	cbnz	r1, 40d190 <_dtoa_r+0x5d8>
  40d186:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d188:	2a00      	cmp	r2, #0
  40d18a:	f000 83ef 	beq.w	40d96c <_dtoa_r+0xdb4>
  40d18e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40d190:	990a      	ldr	r1, [sp, #40]	; 0x28
  40d192:	2900      	cmp	r1, #0
  40d194:	f2c0 829f 	blt.w	40d6d6 <_dtoa_r+0xb1e>
  40d198:	d105      	bne.n	40d1a6 <_dtoa_r+0x5ee>
  40d19a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40d19c:	b919      	cbnz	r1, 40d1a6 <_dtoa_r+0x5ee>
  40d19e:	990c      	ldr	r1, [sp, #48]	; 0x30
  40d1a0:	2900      	cmp	r1, #0
  40d1a2:	f000 8298 	beq.w	40d6d6 <_dtoa_r+0xb1e>
  40d1a6:	2a00      	cmp	r2, #0
  40d1a8:	f300 8306 	bgt.w	40d7b8 <_dtoa_r+0xc00>
  40d1ac:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40d1ae:	703b      	strb	r3, [r7, #0]
  40d1b0:	f107 0801 	add.w	r8, r7, #1
  40d1b4:	4297      	cmp	r7, r2
  40d1b6:	4645      	mov	r5, r8
  40d1b8:	f000 830c 	beq.w	40d7d4 <_dtoa_r+0xc1c>
  40d1bc:	4649      	mov	r1, r9
  40d1be:	2300      	movs	r3, #0
  40d1c0:	220a      	movs	r2, #10
  40d1c2:	4620      	mov	r0, r4
  40d1c4:	f001 fd5c 	bl	40ec80 <__multadd>
  40d1c8:	455e      	cmp	r6, fp
  40d1ca:	4681      	mov	r9, r0
  40d1cc:	4631      	mov	r1, r6
  40d1ce:	f04f 0300 	mov.w	r3, #0
  40d1d2:	f04f 020a 	mov.w	r2, #10
  40d1d6:	4620      	mov	r0, r4
  40d1d8:	f000 81eb 	beq.w	40d5b2 <_dtoa_r+0x9fa>
  40d1dc:	f001 fd50 	bl	40ec80 <__multadd>
  40d1e0:	4659      	mov	r1, fp
  40d1e2:	4606      	mov	r6, r0
  40d1e4:	2300      	movs	r3, #0
  40d1e6:	220a      	movs	r2, #10
  40d1e8:	4620      	mov	r0, r4
  40d1ea:	f001 fd49 	bl	40ec80 <__multadd>
  40d1ee:	4647      	mov	r7, r8
  40d1f0:	4683      	mov	fp, r0
  40d1f2:	e7a3      	b.n	40d13c <_dtoa_r+0x584>
  40d1f4:	201c      	movs	r0, #28
  40d1f6:	9b08      	ldr	r3, [sp, #32]
  40d1f8:	4403      	add	r3, r0
  40d1fa:	9308      	str	r3, [sp, #32]
  40d1fc:	9b06      	ldr	r3, [sp, #24]
  40d1fe:	4403      	add	r3, r0
  40d200:	4405      	add	r5, r0
  40d202:	9306      	str	r3, [sp, #24]
  40d204:	e763      	b.n	40d0ce <_dtoa_r+0x516>
  40d206:	4641      	mov	r1, r8
  40d208:	4648      	mov	r0, r9
  40d20a:	f001 ff07 	bl	40f01c <__mcmp>
  40d20e:	2800      	cmp	r0, #0
  40d210:	f6bf af73 	bge.w	40d0fa <_dtoa_r+0x542>
  40d214:	9f02      	ldr	r7, [sp, #8]
  40d216:	4649      	mov	r1, r9
  40d218:	2300      	movs	r3, #0
  40d21a:	220a      	movs	r2, #10
  40d21c:	4620      	mov	r0, r4
  40d21e:	3f01      	subs	r7, #1
  40d220:	9702      	str	r7, [sp, #8]
  40d222:	f001 fd2d 	bl	40ec80 <__multadd>
  40d226:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d228:	4681      	mov	r9, r0
  40d22a:	2b00      	cmp	r3, #0
  40d22c:	f040 83b6 	bne.w	40d99c <_dtoa_r+0xde4>
  40d230:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d232:	2b00      	cmp	r3, #0
  40d234:	f340 83bf 	ble.w	40d9b6 <_dtoa_r+0xdfe>
  40d238:	930a      	str	r3, [sp, #40]	; 0x28
  40d23a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40d23e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  40d240:	465d      	mov	r5, fp
  40d242:	e002      	b.n	40d24a <_dtoa_r+0x692>
  40d244:	f001 fd1c 	bl	40ec80 <__multadd>
  40d248:	4681      	mov	r9, r0
  40d24a:	4641      	mov	r1, r8
  40d24c:	4648      	mov	r0, r9
  40d24e:	f7ff fc1f 	bl	40ca90 <quorem>
  40d252:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  40d256:	f805 ab01 	strb.w	sl, [r5], #1
  40d25a:	eba5 030b 	sub.w	r3, r5, fp
  40d25e:	42bb      	cmp	r3, r7
  40d260:	f04f 020a 	mov.w	r2, #10
  40d264:	f04f 0300 	mov.w	r3, #0
  40d268:	4649      	mov	r1, r9
  40d26a:	4620      	mov	r0, r4
  40d26c:	dbea      	blt.n	40d244 <_dtoa_r+0x68c>
  40d26e:	9b04      	ldr	r3, [sp, #16]
  40d270:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d272:	2a01      	cmp	r2, #1
  40d274:	bfac      	ite	ge
  40d276:	189b      	addge	r3, r3, r2
  40d278:	3301      	addlt	r3, #1
  40d27a:	461d      	mov	r5, r3
  40d27c:	f04f 0b00 	mov.w	fp, #0
  40d280:	4649      	mov	r1, r9
  40d282:	2201      	movs	r2, #1
  40d284:	4620      	mov	r0, r4
  40d286:	f001 fe77 	bl	40ef78 <__lshift>
  40d28a:	4641      	mov	r1, r8
  40d28c:	4681      	mov	r9, r0
  40d28e:	f001 fec5 	bl	40f01c <__mcmp>
  40d292:	2800      	cmp	r0, #0
  40d294:	f340 823d 	ble.w	40d712 <_dtoa_r+0xb5a>
  40d298:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40d29c:	9904      	ldr	r1, [sp, #16]
  40d29e:	1e6b      	subs	r3, r5, #1
  40d2a0:	e004      	b.n	40d2ac <_dtoa_r+0x6f4>
  40d2a2:	428b      	cmp	r3, r1
  40d2a4:	f000 81ae 	beq.w	40d604 <_dtoa_r+0xa4c>
  40d2a8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40d2ac:	2a39      	cmp	r2, #57	; 0x39
  40d2ae:	f103 0501 	add.w	r5, r3, #1
  40d2b2:	d0f6      	beq.n	40d2a2 <_dtoa_r+0x6ea>
  40d2b4:	3201      	adds	r2, #1
  40d2b6:	701a      	strb	r2, [r3, #0]
  40d2b8:	4641      	mov	r1, r8
  40d2ba:	4620      	mov	r0, r4
  40d2bc:	f001 fcd6 	bl	40ec6c <_Bfree>
  40d2c0:	2e00      	cmp	r6, #0
  40d2c2:	f43f ae3d 	beq.w	40cf40 <_dtoa_r+0x388>
  40d2c6:	f1bb 0f00 	cmp.w	fp, #0
  40d2ca:	d005      	beq.n	40d2d8 <_dtoa_r+0x720>
  40d2cc:	45b3      	cmp	fp, r6
  40d2ce:	d003      	beq.n	40d2d8 <_dtoa_r+0x720>
  40d2d0:	4659      	mov	r1, fp
  40d2d2:	4620      	mov	r0, r4
  40d2d4:	f001 fcca 	bl	40ec6c <_Bfree>
  40d2d8:	4631      	mov	r1, r6
  40d2da:	4620      	mov	r0, r4
  40d2dc:	f001 fcc6 	bl	40ec6c <_Bfree>
  40d2e0:	e62e      	b.n	40cf40 <_dtoa_r+0x388>
  40d2e2:	2300      	movs	r3, #0
  40d2e4:	930b      	str	r3, [sp, #44]	; 0x2c
  40d2e6:	9b02      	ldr	r3, [sp, #8]
  40d2e8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40d2ea:	4413      	add	r3, r2
  40d2ec:	930f      	str	r3, [sp, #60]	; 0x3c
  40d2ee:	3301      	adds	r3, #1
  40d2f0:	2b01      	cmp	r3, #1
  40d2f2:	461f      	mov	r7, r3
  40d2f4:	461e      	mov	r6, r3
  40d2f6:	930a      	str	r3, [sp, #40]	; 0x28
  40d2f8:	bfb8      	it	lt
  40d2fa:	2701      	movlt	r7, #1
  40d2fc:	2100      	movs	r1, #0
  40d2fe:	2f17      	cmp	r7, #23
  40d300:	6461      	str	r1, [r4, #68]	; 0x44
  40d302:	d90a      	bls.n	40d31a <_dtoa_r+0x762>
  40d304:	2201      	movs	r2, #1
  40d306:	2304      	movs	r3, #4
  40d308:	005b      	lsls	r3, r3, #1
  40d30a:	f103 0014 	add.w	r0, r3, #20
  40d30e:	4287      	cmp	r7, r0
  40d310:	4611      	mov	r1, r2
  40d312:	f102 0201 	add.w	r2, r2, #1
  40d316:	d2f7      	bcs.n	40d308 <_dtoa_r+0x750>
  40d318:	6461      	str	r1, [r4, #68]	; 0x44
  40d31a:	4620      	mov	r0, r4
  40d31c:	f001 fc80 	bl	40ec20 <_Balloc>
  40d320:	2e0e      	cmp	r6, #14
  40d322:	9004      	str	r0, [sp, #16]
  40d324:	6420      	str	r0, [r4, #64]	; 0x40
  40d326:	f63f ad41 	bhi.w	40cdac <_dtoa_r+0x1f4>
  40d32a:	2d00      	cmp	r5, #0
  40d32c:	f43f ad3e 	beq.w	40cdac <_dtoa_r+0x1f4>
  40d330:	9902      	ldr	r1, [sp, #8]
  40d332:	2900      	cmp	r1, #0
  40d334:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  40d338:	f340 8202 	ble.w	40d740 <_dtoa_r+0xb88>
  40d33c:	4bb8      	ldr	r3, [pc, #736]	; (40d620 <_dtoa_r+0xa68>)
  40d33e:	f001 020f 	and.w	r2, r1, #15
  40d342:	110d      	asrs	r5, r1, #4
  40d344:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d348:	06e9      	lsls	r1, r5, #27
  40d34a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40d34e:	f140 81ae 	bpl.w	40d6ae <_dtoa_r+0xaf6>
  40d352:	4bb4      	ldr	r3, [pc, #720]	; (40d624 <_dtoa_r+0xa6c>)
  40d354:	4650      	mov	r0, sl
  40d356:	4659      	mov	r1, fp
  40d358:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40d35c:	f002 ff28 	bl	4101b0 <__aeabi_ddiv>
  40d360:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  40d364:	f005 050f 	and.w	r5, r5, #15
  40d368:	f04f 0a03 	mov.w	sl, #3
  40d36c:	b18d      	cbz	r5, 40d392 <_dtoa_r+0x7da>
  40d36e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 40d624 <_dtoa_r+0xa6c>
  40d372:	07ea      	lsls	r2, r5, #31
  40d374:	d509      	bpl.n	40d38a <_dtoa_r+0x7d2>
  40d376:	4630      	mov	r0, r6
  40d378:	4639      	mov	r1, r7
  40d37a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40d37e:	f002 fded 	bl	40ff5c <__aeabi_dmul>
  40d382:	f10a 0a01 	add.w	sl, sl, #1
  40d386:	4606      	mov	r6, r0
  40d388:	460f      	mov	r7, r1
  40d38a:	106d      	asrs	r5, r5, #1
  40d38c:	f108 0808 	add.w	r8, r8, #8
  40d390:	d1ef      	bne.n	40d372 <_dtoa_r+0x7ba>
  40d392:	463b      	mov	r3, r7
  40d394:	4632      	mov	r2, r6
  40d396:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40d39a:	f002 ff09 	bl	4101b0 <__aeabi_ddiv>
  40d39e:	4607      	mov	r7, r0
  40d3a0:	4688      	mov	r8, r1
  40d3a2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40d3a4:	b143      	cbz	r3, 40d3b8 <_dtoa_r+0x800>
  40d3a6:	2200      	movs	r2, #0
  40d3a8:	4b9f      	ldr	r3, [pc, #636]	; (40d628 <_dtoa_r+0xa70>)
  40d3aa:	4638      	mov	r0, r7
  40d3ac:	4641      	mov	r1, r8
  40d3ae:	f003 f847 	bl	410440 <__aeabi_dcmplt>
  40d3b2:	2800      	cmp	r0, #0
  40d3b4:	f040 8286 	bne.w	40d8c4 <_dtoa_r+0xd0c>
  40d3b8:	4650      	mov	r0, sl
  40d3ba:	f002 fd69 	bl	40fe90 <__aeabi_i2d>
  40d3be:	463a      	mov	r2, r7
  40d3c0:	4643      	mov	r3, r8
  40d3c2:	f002 fdcb 	bl	40ff5c <__aeabi_dmul>
  40d3c6:	4b99      	ldr	r3, [pc, #612]	; (40d62c <_dtoa_r+0xa74>)
  40d3c8:	2200      	movs	r2, #0
  40d3ca:	f002 fc15 	bl	40fbf8 <__adddf3>
  40d3ce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d3d0:	4605      	mov	r5, r0
  40d3d2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40d3d6:	2b00      	cmp	r3, #0
  40d3d8:	f000 813e 	beq.w	40d658 <_dtoa_r+0xaa0>
  40d3dc:	9b02      	ldr	r3, [sp, #8]
  40d3de:	9315      	str	r3, [sp, #84]	; 0x54
  40d3e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d3e2:	9312      	str	r3, [sp, #72]	; 0x48
  40d3e4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  40d3e6:	2b00      	cmp	r3, #0
  40d3e8:	f000 81fa 	beq.w	40d7e0 <_dtoa_r+0xc28>
  40d3ec:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40d3ee:	4b8c      	ldr	r3, [pc, #560]	; (40d620 <_dtoa_r+0xa68>)
  40d3f0:	498f      	ldr	r1, [pc, #572]	; (40d630 <_dtoa_r+0xa78>)
  40d3f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d3f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40d3fa:	2000      	movs	r0, #0
  40d3fc:	f002 fed8 	bl	4101b0 <__aeabi_ddiv>
  40d400:	462a      	mov	r2, r5
  40d402:	4633      	mov	r3, r6
  40d404:	f002 fbf6 	bl	40fbf4 <__aeabi_dsub>
  40d408:	4682      	mov	sl, r0
  40d40a:	468b      	mov	fp, r1
  40d40c:	4638      	mov	r0, r7
  40d40e:	4641      	mov	r1, r8
  40d410:	f003 f854 	bl	4104bc <__aeabi_d2iz>
  40d414:	4605      	mov	r5, r0
  40d416:	f002 fd3b 	bl	40fe90 <__aeabi_i2d>
  40d41a:	4602      	mov	r2, r0
  40d41c:	460b      	mov	r3, r1
  40d41e:	4638      	mov	r0, r7
  40d420:	4641      	mov	r1, r8
  40d422:	f002 fbe7 	bl	40fbf4 <__aeabi_dsub>
  40d426:	3530      	adds	r5, #48	; 0x30
  40d428:	fa5f f885 	uxtb.w	r8, r5
  40d42c:	9d04      	ldr	r5, [sp, #16]
  40d42e:	4606      	mov	r6, r0
  40d430:	460f      	mov	r7, r1
  40d432:	f885 8000 	strb.w	r8, [r5]
  40d436:	4602      	mov	r2, r0
  40d438:	460b      	mov	r3, r1
  40d43a:	4650      	mov	r0, sl
  40d43c:	4659      	mov	r1, fp
  40d43e:	3501      	adds	r5, #1
  40d440:	f003 f81c 	bl	41047c <__aeabi_dcmpgt>
  40d444:	2800      	cmp	r0, #0
  40d446:	d154      	bne.n	40d4f2 <_dtoa_r+0x93a>
  40d448:	4632      	mov	r2, r6
  40d44a:	463b      	mov	r3, r7
  40d44c:	2000      	movs	r0, #0
  40d44e:	4976      	ldr	r1, [pc, #472]	; (40d628 <_dtoa_r+0xa70>)
  40d450:	f002 fbd0 	bl	40fbf4 <__aeabi_dsub>
  40d454:	4602      	mov	r2, r0
  40d456:	460b      	mov	r3, r1
  40d458:	4650      	mov	r0, sl
  40d45a:	4659      	mov	r1, fp
  40d45c:	f003 f80e 	bl	41047c <__aeabi_dcmpgt>
  40d460:	2800      	cmp	r0, #0
  40d462:	f040 8270 	bne.w	40d946 <_dtoa_r+0xd8e>
  40d466:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40d468:	2a01      	cmp	r2, #1
  40d46a:	f000 8111 	beq.w	40d690 <_dtoa_r+0xad8>
  40d46e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d470:	9a04      	ldr	r2, [sp, #16]
  40d472:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40d476:	4413      	add	r3, r2
  40d478:	4699      	mov	r9, r3
  40d47a:	e00d      	b.n	40d498 <_dtoa_r+0x8e0>
  40d47c:	2000      	movs	r0, #0
  40d47e:	496a      	ldr	r1, [pc, #424]	; (40d628 <_dtoa_r+0xa70>)
  40d480:	f002 fbb8 	bl	40fbf4 <__aeabi_dsub>
  40d484:	4652      	mov	r2, sl
  40d486:	465b      	mov	r3, fp
  40d488:	f002 ffda 	bl	410440 <__aeabi_dcmplt>
  40d48c:	2800      	cmp	r0, #0
  40d48e:	f040 8258 	bne.w	40d942 <_dtoa_r+0xd8a>
  40d492:	454d      	cmp	r5, r9
  40d494:	f000 80fa 	beq.w	40d68c <_dtoa_r+0xad4>
  40d498:	4650      	mov	r0, sl
  40d49a:	4659      	mov	r1, fp
  40d49c:	2200      	movs	r2, #0
  40d49e:	4b65      	ldr	r3, [pc, #404]	; (40d634 <_dtoa_r+0xa7c>)
  40d4a0:	f002 fd5c 	bl	40ff5c <__aeabi_dmul>
  40d4a4:	2200      	movs	r2, #0
  40d4a6:	4b63      	ldr	r3, [pc, #396]	; (40d634 <_dtoa_r+0xa7c>)
  40d4a8:	4682      	mov	sl, r0
  40d4aa:	468b      	mov	fp, r1
  40d4ac:	4630      	mov	r0, r6
  40d4ae:	4639      	mov	r1, r7
  40d4b0:	f002 fd54 	bl	40ff5c <__aeabi_dmul>
  40d4b4:	460f      	mov	r7, r1
  40d4b6:	4606      	mov	r6, r0
  40d4b8:	f003 f800 	bl	4104bc <__aeabi_d2iz>
  40d4bc:	4680      	mov	r8, r0
  40d4be:	f002 fce7 	bl	40fe90 <__aeabi_i2d>
  40d4c2:	4602      	mov	r2, r0
  40d4c4:	460b      	mov	r3, r1
  40d4c6:	4630      	mov	r0, r6
  40d4c8:	4639      	mov	r1, r7
  40d4ca:	f002 fb93 	bl	40fbf4 <__aeabi_dsub>
  40d4ce:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40d4d2:	fa5f f888 	uxtb.w	r8, r8
  40d4d6:	4652      	mov	r2, sl
  40d4d8:	465b      	mov	r3, fp
  40d4da:	f805 8b01 	strb.w	r8, [r5], #1
  40d4de:	4606      	mov	r6, r0
  40d4e0:	460f      	mov	r7, r1
  40d4e2:	f002 ffad 	bl	410440 <__aeabi_dcmplt>
  40d4e6:	4632      	mov	r2, r6
  40d4e8:	463b      	mov	r3, r7
  40d4ea:	2800      	cmp	r0, #0
  40d4ec:	d0c6      	beq.n	40d47c <_dtoa_r+0x8c4>
  40d4ee:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40d4f2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40d4f4:	9302      	str	r3, [sp, #8]
  40d4f6:	e523      	b.n	40cf40 <_dtoa_r+0x388>
  40d4f8:	2300      	movs	r3, #0
  40d4fa:	930b      	str	r3, [sp, #44]	; 0x2c
  40d4fc:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d4fe:	2b00      	cmp	r3, #0
  40d500:	f340 80dc 	ble.w	40d6bc <_dtoa_r+0xb04>
  40d504:	461f      	mov	r7, r3
  40d506:	461e      	mov	r6, r3
  40d508:	930f      	str	r3, [sp, #60]	; 0x3c
  40d50a:	930a      	str	r3, [sp, #40]	; 0x28
  40d50c:	e6f6      	b.n	40d2fc <_dtoa_r+0x744>
  40d50e:	2301      	movs	r3, #1
  40d510:	930b      	str	r3, [sp, #44]	; 0x2c
  40d512:	e7f3      	b.n	40d4fc <_dtoa_r+0x944>
  40d514:	f1ba 0f00 	cmp.w	sl, #0
  40d518:	f47f ada8 	bne.w	40d06c <_dtoa_r+0x4b4>
  40d51c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  40d520:	2b00      	cmp	r3, #0
  40d522:	f47f adba 	bne.w	40d09a <_dtoa_r+0x4e2>
  40d526:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40d52a:	0d3f      	lsrs	r7, r7, #20
  40d52c:	053f      	lsls	r7, r7, #20
  40d52e:	2f00      	cmp	r7, #0
  40d530:	f000 820d 	beq.w	40d94e <_dtoa_r+0xd96>
  40d534:	9b08      	ldr	r3, [sp, #32]
  40d536:	3301      	adds	r3, #1
  40d538:	9308      	str	r3, [sp, #32]
  40d53a:	9b06      	ldr	r3, [sp, #24]
  40d53c:	3301      	adds	r3, #1
  40d53e:	9306      	str	r3, [sp, #24]
  40d540:	2301      	movs	r3, #1
  40d542:	930c      	str	r3, [sp, #48]	; 0x30
  40d544:	e5ab      	b.n	40d09e <_dtoa_r+0x4e6>
  40d546:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d548:	2b00      	cmp	r3, #0
  40d54a:	f73f ac42 	bgt.w	40cdd2 <_dtoa_r+0x21a>
  40d54e:	f040 8221 	bne.w	40d994 <_dtoa_r+0xddc>
  40d552:	2200      	movs	r2, #0
  40d554:	4b38      	ldr	r3, [pc, #224]	; (40d638 <_dtoa_r+0xa80>)
  40d556:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40d55a:	f002 fcff 	bl	40ff5c <__aeabi_dmul>
  40d55e:	4652      	mov	r2, sl
  40d560:	465b      	mov	r3, fp
  40d562:	f002 ff81 	bl	410468 <__aeabi_dcmpge>
  40d566:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40d56a:	4646      	mov	r6, r8
  40d56c:	2800      	cmp	r0, #0
  40d56e:	d041      	beq.n	40d5f4 <_dtoa_r+0xa3c>
  40d570:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d572:	9d04      	ldr	r5, [sp, #16]
  40d574:	43db      	mvns	r3, r3
  40d576:	9302      	str	r3, [sp, #8]
  40d578:	4641      	mov	r1, r8
  40d57a:	4620      	mov	r0, r4
  40d57c:	f001 fb76 	bl	40ec6c <_Bfree>
  40d580:	2e00      	cmp	r6, #0
  40d582:	f43f acdd 	beq.w	40cf40 <_dtoa_r+0x388>
  40d586:	e6a7      	b.n	40d2d8 <_dtoa_r+0x720>
  40d588:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40d58a:	4649      	mov	r1, r9
  40d58c:	4620      	mov	r0, r4
  40d58e:	f001 fca3 	bl	40eed8 <__pow5mult>
  40d592:	4681      	mov	r9, r0
  40d594:	e558      	b.n	40d048 <_dtoa_r+0x490>
  40d596:	9a14      	ldr	r2, [sp, #80]	; 0x50
  40d598:	2a00      	cmp	r2, #0
  40d59a:	f000 8187 	beq.w	40d8ac <_dtoa_r+0xcf4>
  40d59e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  40d5a2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40d5a4:	9d08      	ldr	r5, [sp, #32]
  40d5a6:	e4f2      	b.n	40cf8e <_dtoa_r+0x3d6>
  40d5a8:	f1ba 0f00 	cmp.w	sl, #0
  40d5ac:	f47f ad75 	bne.w	40d09a <_dtoa_r+0x4e2>
  40d5b0:	e7b4      	b.n	40d51c <_dtoa_r+0x964>
  40d5b2:	f001 fb65 	bl	40ec80 <__multadd>
  40d5b6:	4647      	mov	r7, r8
  40d5b8:	4606      	mov	r6, r0
  40d5ba:	4683      	mov	fp, r0
  40d5bc:	e5be      	b.n	40d13c <_dtoa_r+0x584>
  40d5be:	4601      	mov	r1, r0
  40d5c0:	4620      	mov	r0, r4
  40d5c2:	9306      	str	r3, [sp, #24]
  40d5c4:	f001 fb52 	bl	40ec6c <_Bfree>
  40d5c8:	2201      	movs	r2, #1
  40d5ca:	9b06      	ldr	r3, [sp, #24]
  40d5cc:	e5e0      	b.n	40d190 <_dtoa_r+0x5d8>
  40d5ce:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d5d0:	2b02      	cmp	r3, #2
  40d5d2:	f77f ad96 	ble.w	40d102 <_dtoa_r+0x54a>
  40d5d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d5d8:	2b00      	cmp	r3, #0
  40d5da:	d1c9      	bne.n	40d570 <_dtoa_r+0x9b8>
  40d5dc:	4641      	mov	r1, r8
  40d5de:	2205      	movs	r2, #5
  40d5e0:	4620      	mov	r0, r4
  40d5e2:	f001 fb4d 	bl	40ec80 <__multadd>
  40d5e6:	4601      	mov	r1, r0
  40d5e8:	4680      	mov	r8, r0
  40d5ea:	4648      	mov	r0, r9
  40d5ec:	f001 fd16 	bl	40f01c <__mcmp>
  40d5f0:	2800      	cmp	r0, #0
  40d5f2:	ddbd      	ble.n	40d570 <_dtoa_r+0x9b8>
  40d5f4:	9a02      	ldr	r2, [sp, #8]
  40d5f6:	9904      	ldr	r1, [sp, #16]
  40d5f8:	2331      	movs	r3, #49	; 0x31
  40d5fa:	3201      	adds	r2, #1
  40d5fc:	9202      	str	r2, [sp, #8]
  40d5fe:	700b      	strb	r3, [r1, #0]
  40d600:	1c4d      	adds	r5, r1, #1
  40d602:	e7b9      	b.n	40d578 <_dtoa_r+0x9c0>
  40d604:	9a02      	ldr	r2, [sp, #8]
  40d606:	3201      	adds	r2, #1
  40d608:	9202      	str	r2, [sp, #8]
  40d60a:	9a04      	ldr	r2, [sp, #16]
  40d60c:	2331      	movs	r3, #49	; 0x31
  40d60e:	7013      	strb	r3, [r2, #0]
  40d610:	e652      	b.n	40d2b8 <_dtoa_r+0x700>
  40d612:	2301      	movs	r3, #1
  40d614:	930b      	str	r3, [sp, #44]	; 0x2c
  40d616:	e666      	b.n	40d2e6 <_dtoa_r+0x72e>
  40d618:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40d61c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40d61e:	e48f      	b.n	40cf40 <_dtoa_r+0x388>
  40d620:	00412058 	.word	0x00412058
  40d624:	00412030 	.word	0x00412030
  40d628:	3ff00000 	.word	0x3ff00000
  40d62c:	401c0000 	.word	0x401c0000
  40d630:	3fe00000 	.word	0x3fe00000
  40d634:	40240000 	.word	0x40240000
  40d638:	40140000 	.word	0x40140000
  40d63c:	4650      	mov	r0, sl
  40d63e:	f002 fc27 	bl	40fe90 <__aeabi_i2d>
  40d642:	463a      	mov	r2, r7
  40d644:	4643      	mov	r3, r8
  40d646:	f002 fc89 	bl	40ff5c <__aeabi_dmul>
  40d64a:	2200      	movs	r2, #0
  40d64c:	4bc1      	ldr	r3, [pc, #772]	; (40d954 <_dtoa_r+0xd9c>)
  40d64e:	f002 fad3 	bl	40fbf8 <__adddf3>
  40d652:	4605      	mov	r5, r0
  40d654:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40d658:	4641      	mov	r1, r8
  40d65a:	2200      	movs	r2, #0
  40d65c:	4bbe      	ldr	r3, [pc, #760]	; (40d958 <_dtoa_r+0xda0>)
  40d65e:	4638      	mov	r0, r7
  40d660:	f002 fac8 	bl	40fbf4 <__aeabi_dsub>
  40d664:	462a      	mov	r2, r5
  40d666:	4633      	mov	r3, r6
  40d668:	4682      	mov	sl, r0
  40d66a:	468b      	mov	fp, r1
  40d66c:	f002 ff06 	bl	41047c <__aeabi_dcmpgt>
  40d670:	4680      	mov	r8, r0
  40d672:	2800      	cmp	r0, #0
  40d674:	f040 8110 	bne.w	40d898 <_dtoa_r+0xce0>
  40d678:	462a      	mov	r2, r5
  40d67a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  40d67e:	4650      	mov	r0, sl
  40d680:	4659      	mov	r1, fp
  40d682:	f002 fedd 	bl	410440 <__aeabi_dcmplt>
  40d686:	b118      	cbz	r0, 40d690 <_dtoa_r+0xad8>
  40d688:	4646      	mov	r6, r8
  40d68a:	e771      	b.n	40d570 <_dtoa_r+0x9b8>
  40d68c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40d690:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  40d694:	f7ff bb8a 	b.w	40cdac <_dtoa_r+0x1f4>
  40d698:	9804      	ldr	r0, [sp, #16]
  40d69a:	f7ff babb 	b.w	40cc14 <_dtoa_r+0x5c>
  40d69e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40d6a0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40d6a2:	970c      	str	r7, [sp, #48]	; 0x30
  40d6a4:	1afb      	subs	r3, r7, r3
  40d6a6:	441a      	add	r2, r3
  40d6a8:	920d      	str	r2, [sp, #52]	; 0x34
  40d6aa:	2700      	movs	r7, #0
  40d6ac:	e469      	b.n	40cf82 <_dtoa_r+0x3ca>
  40d6ae:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  40d6b2:	f04f 0a02 	mov.w	sl, #2
  40d6b6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  40d6ba:	e657      	b.n	40d36c <_dtoa_r+0x7b4>
  40d6bc:	2100      	movs	r1, #0
  40d6be:	2301      	movs	r3, #1
  40d6c0:	6461      	str	r1, [r4, #68]	; 0x44
  40d6c2:	4620      	mov	r0, r4
  40d6c4:	9325      	str	r3, [sp, #148]	; 0x94
  40d6c6:	f001 faab 	bl	40ec20 <_Balloc>
  40d6ca:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40d6cc:	9004      	str	r0, [sp, #16]
  40d6ce:	6420      	str	r0, [r4, #64]	; 0x40
  40d6d0:	930a      	str	r3, [sp, #40]	; 0x28
  40d6d2:	930f      	str	r3, [sp, #60]	; 0x3c
  40d6d4:	e629      	b.n	40d32a <_dtoa_r+0x772>
  40d6d6:	2a00      	cmp	r2, #0
  40d6d8:	46d0      	mov	r8, sl
  40d6da:	f8cd b018 	str.w	fp, [sp, #24]
  40d6de:	469a      	mov	sl, r3
  40d6e0:	dd11      	ble.n	40d706 <_dtoa_r+0xb4e>
  40d6e2:	4649      	mov	r1, r9
  40d6e4:	2201      	movs	r2, #1
  40d6e6:	4620      	mov	r0, r4
  40d6e8:	f001 fc46 	bl	40ef78 <__lshift>
  40d6ec:	4641      	mov	r1, r8
  40d6ee:	4681      	mov	r9, r0
  40d6f0:	f001 fc94 	bl	40f01c <__mcmp>
  40d6f4:	2800      	cmp	r0, #0
  40d6f6:	f340 8146 	ble.w	40d986 <_dtoa_r+0xdce>
  40d6fa:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40d6fe:	f000 8106 	beq.w	40d90e <_dtoa_r+0xd56>
  40d702:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  40d706:	46b3      	mov	fp, r6
  40d708:	f887 a000 	strb.w	sl, [r7]
  40d70c:	1c7d      	adds	r5, r7, #1
  40d70e:	9e06      	ldr	r6, [sp, #24]
  40d710:	e5d2      	b.n	40d2b8 <_dtoa_r+0x700>
  40d712:	d104      	bne.n	40d71e <_dtoa_r+0xb66>
  40d714:	f01a 0f01 	tst.w	sl, #1
  40d718:	d001      	beq.n	40d71e <_dtoa_r+0xb66>
  40d71a:	e5bd      	b.n	40d298 <_dtoa_r+0x6e0>
  40d71c:	4615      	mov	r5, r2
  40d71e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40d722:	2b30      	cmp	r3, #48	; 0x30
  40d724:	f105 32ff 	add.w	r2, r5, #4294967295
  40d728:	d0f8      	beq.n	40d71c <_dtoa_r+0xb64>
  40d72a:	e5c5      	b.n	40d2b8 <_dtoa_r+0x700>
  40d72c:	9904      	ldr	r1, [sp, #16]
  40d72e:	2230      	movs	r2, #48	; 0x30
  40d730:	700a      	strb	r2, [r1, #0]
  40d732:	9a02      	ldr	r2, [sp, #8]
  40d734:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40d738:	3201      	adds	r2, #1
  40d73a:	9202      	str	r2, [sp, #8]
  40d73c:	f7ff bbfc 	b.w	40cf38 <_dtoa_r+0x380>
  40d740:	f000 80bb 	beq.w	40d8ba <_dtoa_r+0xd02>
  40d744:	9b02      	ldr	r3, [sp, #8]
  40d746:	425d      	negs	r5, r3
  40d748:	4b84      	ldr	r3, [pc, #528]	; (40d95c <_dtoa_r+0xda4>)
  40d74a:	f005 020f 	and.w	r2, r5, #15
  40d74e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  40d752:	e9d3 2300 	ldrd	r2, r3, [r3]
  40d756:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40d75a:	f002 fbff 	bl	40ff5c <__aeabi_dmul>
  40d75e:	112d      	asrs	r5, r5, #4
  40d760:	4607      	mov	r7, r0
  40d762:	4688      	mov	r8, r1
  40d764:	f000 812c 	beq.w	40d9c0 <_dtoa_r+0xe08>
  40d768:	4e7d      	ldr	r6, [pc, #500]	; (40d960 <_dtoa_r+0xda8>)
  40d76a:	f04f 0a02 	mov.w	sl, #2
  40d76e:	07eb      	lsls	r3, r5, #31
  40d770:	d509      	bpl.n	40d786 <_dtoa_r+0xbce>
  40d772:	4638      	mov	r0, r7
  40d774:	4641      	mov	r1, r8
  40d776:	e9d6 2300 	ldrd	r2, r3, [r6]
  40d77a:	f002 fbef 	bl	40ff5c <__aeabi_dmul>
  40d77e:	f10a 0a01 	add.w	sl, sl, #1
  40d782:	4607      	mov	r7, r0
  40d784:	4688      	mov	r8, r1
  40d786:	106d      	asrs	r5, r5, #1
  40d788:	f106 0608 	add.w	r6, r6, #8
  40d78c:	d1ef      	bne.n	40d76e <_dtoa_r+0xbb6>
  40d78e:	e608      	b.n	40d3a2 <_dtoa_r+0x7ea>
  40d790:	6871      	ldr	r1, [r6, #4]
  40d792:	4620      	mov	r0, r4
  40d794:	f001 fa44 	bl	40ec20 <_Balloc>
  40d798:	6933      	ldr	r3, [r6, #16]
  40d79a:	3302      	adds	r3, #2
  40d79c:	009a      	lsls	r2, r3, #2
  40d79e:	4605      	mov	r5, r0
  40d7a0:	f106 010c 	add.w	r1, r6, #12
  40d7a4:	300c      	adds	r0, #12
  40d7a6:	f7fc f8d5 	bl	409954 <memcpy>
  40d7aa:	4629      	mov	r1, r5
  40d7ac:	2201      	movs	r2, #1
  40d7ae:	4620      	mov	r0, r4
  40d7b0:	f001 fbe2 	bl	40ef78 <__lshift>
  40d7b4:	9006      	str	r0, [sp, #24]
  40d7b6:	e4b5      	b.n	40d124 <_dtoa_r+0x56c>
  40d7b8:	2b39      	cmp	r3, #57	; 0x39
  40d7ba:	f8cd b018 	str.w	fp, [sp, #24]
  40d7be:	46d0      	mov	r8, sl
  40d7c0:	f000 80a5 	beq.w	40d90e <_dtoa_r+0xd56>
  40d7c4:	f103 0a01 	add.w	sl, r3, #1
  40d7c8:	46b3      	mov	fp, r6
  40d7ca:	f887 a000 	strb.w	sl, [r7]
  40d7ce:	1c7d      	adds	r5, r7, #1
  40d7d0:	9e06      	ldr	r6, [sp, #24]
  40d7d2:	e571      	b.n	40d2b8 <_dtoa_r+0x700>
  40d7d4:	465a      	mov	r2, fp
  40d7d6:	46d0      	mov	r8, sl
  40d7d8:	46b3      	mov	fp, r6
  40d7da:	469a      	mov	sl, r3
  40d7dc:	4616      	mov	r6, r2
  40d7de:	e54f      	b.n	40d280 <_dtoa_r+0x6c8>
  40d7e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d7e2:	495e      	ldr	r1, [pc, #376]	; (40d95c <_dtoa_r+0xda4>)
  40d7e4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  40d7e8:	462a      	mov	r2, r5
  40d7ea:	4633      	mov	r3, r6
  40d7ec:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  40d7f0:	f002 fbb4 	bl	40ff5c <__aeabi_dmul>
  40d7f4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  40d7f8:	4638      	mov	r0, r7
  40d7fa:	4641      	mov	r1, r8
  40d7fc:	f002 fe5e 	bl	4104bc <__aeabi_d2iz>
  40d800:	4605      	mov	r5, r0
  40d802:	f002 fb45 	bl	40fe90 <__aeabi_i2d>
  40d806:	460b      	mov	r3, r1
  40d808:	4602      	mov	r2, r0
  40d80a:	4641      	mov	r1, r8
  40d80c:	4638      	mov	r0, r7
  40d80e:	f002 f9f1 	bl	40fbf4 <__aeabi_dsub>
  40d812:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d814:	460f      	mov	r7, r1
  40d816:	9904      	ldr	r1, [sp, #16]
  40d818:	3530      	adds	r5, #48	; 0x30
  40d81a:	2b01      	cmp	r3, #1
  40d81c:	700d      	strb	r5, [r1, #0]
  40d81e:	4606      	mov	r6, r0
  40d820:	f101 0501 	add.w	r5, r1, #1
  40d824:	d026      	beq.n	40d874 <_dtoa_r+0xcbc>
  40d826:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40d828:	9a04      	ldr	r2, [sp, #16]
  40d82a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 40d968 <_dtoa_r+0xdb0>
  40d82e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  40d832:	4413      	add	r3, r2
  40d834:	f04f 0a00 	mov.w	sl, #0
  40d838:	4699      	mov	r9, r3
  40d83a:	4652      	mov	r2, sl
  40d83c:	465b      	mov	r3, fp
  40d83e:	4630      	mov	r0, r6
  40d840:	4639      	mov	r1, r7
  40d842:	f002 fb8b 	bl	40ff5c <__aeabi_dmul>
  40d846:	460f      	mov	r7, r1
  40d848:	4606      	mov	r6, r0
  40d84a:	f002 fe37 	bl	4104bc <__aeabi_d2iz>
  40d84e:	4680      	mov	r8, r0
  40d850:	f002 fb1e 	bl	40fe90 <__aeabi_i2d>
  40d854:	f108 0830 	add.w	r8, r8, #48	; 0x30
  40d858:	4602      	mov	r2, r0
  40d85a:	460b      	mov	r3, r1
  40d85c:	4630      	mov	r0, r6
  40d85e:	4639      	mov	r1, r7
  40d860:	f002 f9c8 	bl	40fbf4 <__aeabi_dsub>
  40d864:	f805 8b01 	strb.w	r8, [r5], #1
  40d868:	454d      	cmp	r5, r9
  40d86a:	4606      	mov	r6, r0
  40d86c:	460f      	mov	r7, r1
  40d86e:	d1e4      	bne.n	40d83a <_dtoa_r+0xc82>
  40d870:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40d874:	4b3b      	ldr	r3, [pc, #236]	; (40d964 <_dtoa_r+0xdac>)
  40d876:	2200      	movs	r2, #0
  40d878:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  40d87c:	f002 f9bc 	bl	40fbf8 <__adddf3>
  40d880:	4632      	mov	r2, r6
  40d882:	463b      	mov	r3, r7
  40d884:	f002 fddc 	bl	410440 <__aeabi_dcmplt>
  40d888:	2800      	cmp	r0, #0
  40d88a:	d046      	beq.n	40d91a <_dtoa_r+0xd62>
  40d88c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40d88e:	9302      	str	r3, [sp, #8]
  40d890:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40d894:	f7ff bb43 	b.w	40cf1e <_dtoa_r+0x366>
  40d898:	f04f 0800 	mov.w	r8, #0
  40d89c:	4646      	mov	r6, r8
  40d89e:	e6a9      	b.n	40d5f4 <_dtoa_r+0xa3c>
  40d8a0:	9b08      	ldr	r3, [sp, #32]
  40d8a2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  40d8a4:	1a9d      	subs	r5, r3, r2
  40d8a6:	2300      	movs	r3, #0
  40d8a8:	f7ff bb71 	b.w	40cf8e <_dtoa_r+0x3d6>
  40d8ac:	9b18      	ldr	r3, [sp, #96]	; 0x60
  40d8ae:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40d8b0:	9d08      	ldr	r5, [sp, #32]
  40d8b2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  40d8b6:	f7ff bb6a 	b.w	40cf8e <_dtoa_r+0x3d6>
  40d8ba:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  40d8be:	f04f 0a02 	mov.w	sl, #2
  40d8c2:	e56e      	b.n	40d3a2 <_dtoa_r+0x7ea>
  40d8c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40d8c6:	2b00      	cmp	r3, #0
  40d8c8:	f43f aeb8 	beq.w	40d63c <_dtoa_r+0xa84>
  40d8cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d8ce:	2b00      	cmp	r3, #0
  40d8d0:	f77f aede 	ble.w	40d690 <_dtoa_r+0xad8>
  40d8d4:	2200      	movs	r2, #0
  40d8d6:	4b24      	ldr	r3, [pc, #144]	; (40d968 <_dtoa_r+0xdb0>)
  40d8d8:	4638      	mov	r0, r7
  40d8da:	4641      	mov	r1, r8
  40d8dc:	f002 fb3e 	bl	40ff5c <__aeabi_dmul>
  40d8e0:	4607      	mov	r7, r0
  40d8e2:	4688      	mov	r8, r1
  40d8e4:	f10a 0001 	add.w	r0, sl, #1
  40d8e8:	f002 fad2 	bl	40fe90 <__aeabi_i2d>
  40d8ec:	463a      	mov	r2, r7
  40d8ee:	4643      	mov	r3, r8
  40d8f0:	f002 fb34 	bl	40ff5c <__aeabi_dmul>
  40d8f4:	2200      	movs	r2, #0
  40d8f6:	4b17      	ldr	r3, [pc, #92]	; (40d954 <_dtoa_r+0xd9c>)
  40d8f8:	f002 f97e 	bl	40fbf8 <__adddf3>
  40d8fc:	9a02      	ldr	r2, [sp, #8]
  40d8fe:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d900:	9312      	str	r3, [sp, #72]	; 0x48
  40d902:	3a01      	subs	r2, #1
  40d904:	4605      	mov	r5, r0
  40d906:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  40d90a:	9215      	str	r2, [sp, #84]	; 0x54
  40d90c:	e56a      	b.n	40d3e4 <_dtoa_r+0x82c>
  40d90e:	2239      	movs	r2, #57	; 0x39
  40d910:	46b3      	mov	fp, r6
  40d912:	703a      	strb	r2, [r7, #0]
  40d914:	9e06      	ldr	r6, [sp, #24]
  40d916:	1c7d      	adds	r5, r7, #1
  40d918:	e4c0      	b.n	40d29c <_dtoa_r+0x6e4>
  40d91a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  40d91e:	2000      	movs	r0, #0
  40d920:	4910      	ldr	r1, [pc, #64]	; (40d964 <_dtoa_r+0xdac>)
  40d922:	f002 f967 	bl	40fbf4 <__aeabi_dsub>
  40d926:	4632      	mov	r2, r6
  40d928:	463b      	mov	r3, r7
  40d92a:	f002 fda7 	bl	41047c <__aeabi_dcmpgt>
  40d92e:	b908      	cbnz	r0, 40d934 <_dtoa_r+0xd7c>
  40d930:	e6ae      	b.n	40d690 <_dtoa_r+0xad8>
  40d932:	4615      	mov	r5, r2
  40d934:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  40d938:	2b30      	cmp	r3, #48	; 0x30
  40d93a:	f105 32ff 	add.w	r2, r5, #4294967295
  40d93e:	d0f8      	beq.n	40d932 <_dtoa_r+0xd7a>
  40d940:	e5d7      	b.n	40d4f2 <_dtoa_r+0x93a>
  40d942:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  40d946:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40d948:	9302      	str	r3, [sp, #8]
  40d94a:	f7ff bae8 	b.w	40cf1e <_dtoa_r+0x366>
  40d94e:	970c      	str	r7, [sp, #48]	; 0x30
  40d950:	f7ff bba5 	b.w	40d09e <_dtoa_r+0x4e6>
  40d954:	401c0000 	.word	0x401c0000
  40d958:	40140000 	.word	0x40140000
  40d95c:	00412058 	.word	0x00412058
  40d960:	00412030 	.word	0x00412030
  40d964:	3fe00000 	.word	0x3fe00000
  40d968:	40240000 	.word	0x40240000
  40d96c:	2b39      	cmp	r3, #57	; 0x39
  40d96e:	f8cd b018 	str.w	fp, [sp, #24]
  40d972:	46d0      	mov	r8, sl
  40d974:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  40d978:	469a      	mov	sl, r3
  40d97a:	d0c8      	beq.n	40d90e <_dtoa_r+0xd56>
  40d97c:	f1bb 0f00 	cmp.w	fp, #0
  40d980:	f73f aebf 	bgt.w	40d702 <_dtoa_r+0xb4a>
  40d984:	e6bf      	b.n	40d706 <_dtoa_r+0xb4e>
  40d986:	f47f aebe 	bne.w	40d706 <_dtoa_r+0xb4e>
  40d98a:	f01a 0f01 	tst.w	sl, #1
  40d98e:	f43f aeba 	beq.w	40d706 <_dtoa_r+0xb4e>
  40d992:	e6b2      	b.n	40d6fa <_dtoa_r+0xb42>
  40d994:	f04f 0800 	mov.w	r8, #0
  40d998:	4646      	mov	r6, r8
  40d99a:	e5e9      	b.n	40d570 <_dtoa_r+0x9b8>
  40d99c:	4631      	mov	r1, r6
  40d99e:	2300      	movs	r3, #0
  40d9a0:	220a      	movs	r2, #10
  40d9a2:	4620      	mov	r0, r4
  40d9a4:	f001 f96c 	bl	40ec80 <__multadd>
  40d9a8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d9aa:	2b00      	cmp	r3, #0
  40d9ac:	4606      	mov	r6, r0
  40d9ae:	dd0a      	ble.n	40d9c6 <_dtoa_r+0xe0e>
  40d9b0:	930a      	str	r3, [sp, #40]	; 0x28
  40d9b2:	f7ff bbaa 	b.w	40d10a <_dtoa_r+0x552>
  40d9b6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d9b8:	2b02      	cmp	r3, #2
  40d9ba:	dc23      	bgt.n	40da04 <_dtoa_r+0xe4c>
  40d9bc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d9be:	e43b      	b.n	40d238 <_dtoa_r+0x680>
  40d9c0:	f04f 0a02 	mov.w	sl, #2
  40d9c4:	e4ed      	b.n	40d3a2 <_dtoa_r+0x7ea>
  40d9c6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  40d9c8:	2b02      	cmp	r3, #2
  40d9ca:	dc1b      	bgt.n	40da04 <_dtoa_r+0xe4c>
  40d9cc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40d9ce:	e7ef      	b.n	40d9b0 <_dtoa_r+0xdf8>
  40d9d0:	2500      	movs	r5, #0
  40d9d2:	6465      	str	r5, [r4, #68]	; 0x44
  40d9d4:	4629      	mov	r1, r5
  40d9d6:	4620      	mov	r0, r4
  40d9d8:	f001 f922 	bl	40ec20 <_Balloc>
  40d9dc:	f04f 33ff 	mov.w	r3, #4294967295
  40d9e0:	930a      	str	r3, [sp, #40]	; 0x28
  40d9e2:	930f      	str	r3, [sp, #60]	; 0x3c
  40d9e4:	2301      	movs	r3, #1
  40d9e6:	9004      	str	r0, [sp, #16]
  40d9e8:	9525      	str	r5, [sp, #148]	; 0x94
  40d9ea:	6420      	str	r0, [r4, #64]	; 0x40
  40d9ec:	930b      	str	r3, [sp, #44]	; 0x2c
  40d9ee:	f7ff b9dd 	b.w	40cdac <_dtoa_r+0x1f4>
  40d9f2:	2501      	movs	r5, #1
  40d9f4:	f7ff b9a5 	b.w	40cd42 <_dtoa_r+0x18a>
  40d9f8:	f43f ab69 	beq.w	40d0ce <_dtoa_r+0x516>
  40d9fc:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  40da00:	f7ff bbf9 	b.w	40d1f6 <_dtoa_r+0x63e>
  40da04:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  40da06:	930a      	str	r3, [sp, #40]	; 0x28
  40da08:	e5e5      	b.n	40d5d6 <_dtoa_r+0xa1e>
  40da0a:	bf00      	nop

0040da0c <__sflush_r>:
  40da0c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  40da10:	b29a      	uxth	r2, r3
  40da12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40da16:	460d      	mov	r5, r1
  40da18:	0711      	lsls	r1, r2, #28
  40da1a:	4680      	mov	r8, r0
  40da1c:	d43a      	bmi.n	40da94 <__sflush_r+0x88>
  40da1e:	686a      	ldr	r2, [r5, #4]
  40da20:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  40da24:	2a00      	cmp	r2, #0
  40da26:	81ab      	strh	r3, [r5, #12]
  40da28:	dd6f      	ble.n	40db0a <__sflush_r+0xfe>
  40da2a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40da2c:	2c00      	cmp	r4, #0
  40da2e:	d049      	beq.n	40dac4 <__sflush_r+0xb8>
  40da30:	2200      	movs	r2, #0
  40da32:	b29b      	uxth	r3, r3
  40da34:	f8d8 6000 	ldr.w	r6, [r8]
  40da38:	f8c8 2000 	str.w	r2, [r8]
  40da3c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  40da40:	d067      	beq.n	40db12 <__sflush_r+0x106>
  40da42:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  40da44:	075f      	lsls	r7, r3, #29
  40da46:	d505      	bpl.n	40da54 <__sflush_r+0x48>
  40da48:	6869      	ldr	r1, [r5, #4]
  40da4a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40da4c:	1a52      	subs	r2, r2, r1
  40da4e:	b10b      	cbz	r3, 40da54 <__sflush_r+0x48>
  40da50:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  40da52:	1ad2      	subs	r2, r2, r3
  40da54:	2300      	movs	r3, #0
  40da56:	69e9      	ldr	r1, [r5, #28]
  40da58:	4640      	mov	r0, r8
  40da5a:	47a0      	blx	r4
  40da5c:	1c44      	adds	r4, r0, #1
  40da5e:	d03c      	beq.n	40dada <__sflush_r+0xce>
  40da60:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  40da64:	692a      	ldr	r2, [r5, #16]
  40da66:	602a      	str	r2, [r5, #0]
  40da68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40da6c:	2200      	movs	r2, #0
  40da6e:	81ab      	strh	r3, [r5, #12]
  40da70:	04db      	lsls	r3, r3, #19
  40da72:	606a      	str	r2, [r5, #4]
  40da74:	d447      	bmi.n	40db06 <__sflush_r+0xfa>
  40da76:	6b29      	ldr	r1, [r5, #48]	; 0x30
  40da78:	f8c8 6000 	str.w	r6, [r8]
  40da7c:	b311      	cbz	r1, 40dac4 <__sflush_r+0xb8>
  40da7e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  40da82:	4299      	cmp	r1, r3
  40da84:	d002      	beq.n	40da8c <__sflush_r+0x80>
  40da86:	4640      	mov	r0, r8
  40da88:	f000 f9de 	bl	40de48 <_free_r>
  40da8c:	2000      	movs	r0, #0
  40da8e:	6328      	str	r0, [r5, #48]	; 0x30
  40da90:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40da94:	692e      	ldr	r6, [r5, #16]
  40da96:	b1ae      	cbz	r6, 40dac4 <__sflush_r+0xb8>
  40da98:	682c      	ldr	r4, [r5, #0]
  40da9a:	602e      	str	r6, [r5, #0]
  40da9c:	0791      	lsls	r1, r2, #30
  40da9e:	bf0c      	ite	eq
  40daa0:	696b      	ldreq	r3, [r5, #20]
  40daa2:	2300      	movne	r3, #0
  40daa4:	1ba4      	subs	r4, r4, r6
  40daa6:	60ab      	str	r3, [r5, #8]
  40daa8:	e00a      	b.n	40dac0 <__sflush_r+0xb4>
  40daaa:	4623      	mov	r3, r4
  40daac:	4632      	mov	r2, r6
  40daae:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  40dab0:	69e9      	ldr	r1, [r5, #28]
  40dab2:	4640      	mov	r0, r8
  40dab4:	47b8      	blx	r7
  40dab6:	2800      	cmp	r0, #0
  40dab8:	eba4 0400 	sub.w	r4, r4, r0
  40dabc:	4406      	add	r6, r0
  40dabe:	dd04      	ble.n	40daca <__sflush_r+0xbe>
  40dac0:	2c00      	cmp	r4, #0
  40dac2:	dcf2      	bgt.n	40daaa <__sflush_r+0x9e>
  40dac4:	2000      	movs	r0, #0
  40dac6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40daca:	89ab      	ldrh	r3, [r5, #12]
  40dacc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40dad0:	81ab      	strh	r3, [r5, #12]
  40dad2:	f04f 30ff 	mov.w	r0, #4294967295
  40dad6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40dada:	f8d8 4000 	ldr.w	r4, [r8]
  40dade:	2c1d      	cmp	r4, #29
  40dae0:	d8f3      	bhi.n	40daca <__sflush_r+0xbe>
  40dae2:	4b19      	ldr	r3, [pc, #100]	; (40db48 <__sflush_r+0x13c>)
  40dae4:	40e3      	lsrs	r3, r4
  40dae6:	43db      	mvns	r3, r3
  40dae8:	f013 0301 	ands.w	r3, r3, #1
  40daec:	d1ed      	bne.n	40daca <__sflush_r+0xbe>
  40daee:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  40daf2:	606b      	str	r3, [r5, #4]
  40daf4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  40daf8:	6929      	ldr	r1, [r5, #16]
  40dafa:	81ab      	strh	r3, [r5, #12]
  40dafc:	04da      	lsls	r2, r3, #19
  40dafe:	6029      	str	r1, [r5, #0]
  40db00:	d5b9      	bpl.n	40da76 <__sflush_r+0x6a>
  40db02:	2c00      	cmp	r4, #0
  40db04:	d1b7      	bne.n	40da76 <__sflush_r+0x6a>
  40db06:	6528      	str	r0, [r5, #80]	; 0x50
  40db08:	e7b5      	b.n	40da76 <__sflush_r+0x6a>
  40db0a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  40db0c:	2a00      	cmp	r2, #0
  40db0e:	dc8c      	bgt.n	40da2a <__sflush_r+0x1e>
  40db10:	e7d8      	b.n	40dac4 <__sflush_r+0xb8>
  40db12:	2301      	movs	r3, #1
  40db14:	69e9      	ldr	r1, [r5, #28]
  40db16:	4640      	mov	r0, r8
  40db18:	47a0      	blx	r4
  40db1a:	1c43      	adds	r3, r0, #1
  40db1c:	4602      	mov	r2, r0
  40db1e:	d002      	beq.n	40db26 <__sflush_r+0x11a>
  40db20:	89ab      	ldrh	r3, [r5, #12]
  40db22:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40db24:	e78e      	b.n	40da44 <__sflush_r+0x38>
  40db26:	f8d8 3000 	ldr.w	r3, [r8]
  40db2a:	2b00      	cmp	r3, #0
  40db2c:	d0f8      	beq.n	40db20 <__sflush_r+0x114>
  40db2e:	2b1d      	cmp	r3, #29
  40db30:	d001      	beq.n	40db36 <__sflush_r+0x12a>
  40db32:	2b16      	cmp	r3, #22
  40db34:	d102      	bne.n	40db3c <__sflush_r+0x130>
  40db36:	f8c8 6000 	str.w	r6, [r8]
  40db3a:	e7c3      	b.n	40dac4 <__sflush_r+0xb8>
  40db3c:	89ab      	ldrh	r3, [r5, #12]
  40db3e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40db42:	81ab      	strh	r3, [r5, #12]
  40db44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40db48:	20400001 	.word	0x20400001

0040db4c <_fflush_r>:
  40db4c:	b538      	push	{r3, r4, r5, lr}
  40db4e:	460d      	mov	r5, r1
  40db50:	4604      	mov	r4, r0
  40db52:	b108      	cbz	r0, 40db58 <_fflush_r+0xc>
  40db54:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40db56:	b1bb      	cbz	r3, 40db88 <_fflush_r+0x3c>
  40db58:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  40db5c:	b188      	cbz	r0, 40db82 <_fflush_r+0x36>
  40db5e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40db60:	07db      	lsls	r3, r3, #31
  40db62:	d401      	bmi.n	40db68 <_fflush_r+0x1c>
  40db64:	0581      	lsls	r1, r0, #22
  40db66:	d517      	bpl.n	40db98 <_fflush_r+0x4c>
  40db68:	4620      	mov	r0, r4
  40db6a:	4629      	mov	r1, r5
  40db6c:	f7ff ff4e 	bl	40da0c <__sflush_r>
  40db70:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  40db72:	07da      	lsls	r2, r3, #31
  40db74:	4604      	mov	r4, r0
  40db76:	d402      	bmi.n	40db7e <_fflush_r+0x32>
  40db78:	89ab      	ldrh	r3, [r5, #12]
  40db7a:	059b      	lsls	r3, r3, #22
  40db7c:	d507      	bpl.n	40db8e <_fflush_r+0x42>
  40db7e:	4620      	mov	r0, r4
  40db80:	bd38      	pop	{r3, r4, r5, pc}
  40db82:	4604      	mov	r4, r0
  40db84:	4620      	mov	r0, r4
  40db86:	bd38      	pop	{r3, r4, r5, pc}
  40db88:	f000 f838 	bl	40dbfc <__sinit>
  40db8c:	e7e4      	b.n	40db58 <_fflush_r+0xc>
  40db8e:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40db90:	f000 fc08 	bl	40e3a4 <__retarget_lock_release_recursive>
  40db94:	4620      	mov	r0, r4
  40db96:	bd38      	pop	{r3, r4, r5, pc}
  40db98:	6da8      	ldr	r0, [r5, #88]	; 0x58
  40db9a:	f000 fc01 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40db9e:	e7e3      	b.n	40db68 <_fflush_r+0x1c>

0040dba0 <_cleanup_r>:
  40dba0:	4901      	ldr	r1, [pc, #4]	; (40dba8 <_cleanup_r+0x8>)
  40dba2:	f000 bbaf 	b.w	40e304 <_fwalk_reent>
  40dba6:	bf00      	nop
  40dba8:	0040fa85 	.word	0x0040fa85

0040dbac <std.isra.0>:
  40dbac:	b510      	push	{r4, lr}
  40dbae:	2300      	movs	r3, #0
  40dbb0:	4604      	mov	r4, r0
  40dbb2:	8181      	strh	r1, [r0, #12]
  40dbb4:	81c2      	strh	r2, [r0, #14]
  40dbb6:	6003      	str	r3, [r0, #0]
  40dbb8:	6043      	str	r3, [r0, #4]
  40dbba:	6083      	str	r3, [r0, #8]
  40dbbc:	6643      	str	r3, [r0, #100]	; 0x64
  40dbbe:	6103      	str	r3, [r0, #16]
  40dbc0:	6143      	str	r3, [r0, #20]
  40dbc2:	6183      	str	r3, [r0, #24]
  40dbc4:	4619      	mov	r1, r3
  40dbc6:	2208      	movs	r2, #8
  40dbc8:	305c      	adds	r0, #92	; 0x5c
  40dbca:	f7fb ff5d 	bl	409a88 <memset>
  40dbce:	4807      	ldr	r0, [pc, #28]	; (40dbec <std.isra.0+0x40>)
  40dbd0:	4907      	ldr	r1, [pc, #28]	; (40dbf0 <std.isra.0+0x44>)
  40dbd2:	4a08      	ldr	r2, [pc, #32]	; (40dbf4 <std.isra.0+0x48>)
  40dbd4:	4b08      	ldr	r3, [pc, #32]	; (40dbf8 <std.isra.0+0x4c>)
  40dbd6:	6220      	str	r0, [r4, #32]
  40dbd8:	61e4      	str	r4, [r4, #28]
  40dbda:	6261      	str	r1, [r4, #36]	; 0x24
  40dbdc:	62a2      	str	r2, [r4, #40]	; 0x28
  40dbde:	62e3      	str	r3, [r4, #44]	; 0x2c
  40dbe0:	f104 0058 	add.w	r0, r4, #88	; 0x58
  40dbe4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40dbe8:	f000 bbd6 	b.w	40e398 <__retarget_lock_init_recursive>
  40dbec:	0040f585 	.word	0x0040f585
  40dbf0:	0040f5a9 	.word	0x0040f5a9
  40dbf4:	0040f5e5 	.word	0x0040f5e5
  40dbf8:	0040f605 	.word	0x0040f605

0040dbfc <__sinit>:
  40dbfc:	b510      	push	{r4, lr}
  40dbfe:	4604      	mov	r4, r0
  40dc00:	4812      	ldr	r0, [pc, #72]	; (40dc4c <__sinit+0x50>)
  40dc02:	f000 fbcd 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40dc06:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  40dc08:	b9d2      	cbnz	r2, 40dc40 <__sinit+0x44>
  40dc0a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  40dc0e:	4810      	ldr	r0, [pc, #64]	; (40dc50 <__sinit+0x54>)
  40dc10:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  40dc14:	2103      	movs	r1, #3
  40dc16:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  40dc1a:	63e0      	str	r0, [r4, #60]	; 0x3c
  40dc1c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  40dc20:	6860      	ldr	r0, [r4, #4]
  40dc22:	2104      	movs	r1, #4
  40dc24:	f7ff ffc2 	bl	40dbac <std.isra.0>
  40dc28:	2201      	movs	r2, #1
  40dc2a:	2109      	movs	r1, #9
  40dc2c:	68a0      	ldr	r0, [r4, #8]
  40dc2e:	f7ff ffbd 	bl	40dbac <std.isra.0>
  40dc32:	2202      	movs	r2, #2
  40dc34:	2112      	movs	r1, #18
  40dc36:	68e0      	ldr	r0, [r4, #12]
  40dc38:	f7ff ffb8 	bl	40dbac <std.isra.0>
  40dc3c:	2301      	movs	r3, #1
  40dc3e:	63a3      	str	r3, [r4, #56]	; 0x38
  40dc40:	4802      	ldr	r0, [pc, #8]	; (40dc4c <__sinit+0x50>)
  40dc42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40dc46:	f000 bbad 	b.w	40e3a4 <__retarget_lock_release_recursive>
  40dc4a:	bf00      	nop
  40dc4c:	20410a3c 	.word	0x20410a3c
  40dc50:	0040dba1 	.word	0x0040dba1

0040dc54 <__sfp_lock_acquire>:
  40dc54:	4801      	ldr	r0, [pc, #4]	; (40dc5c <__sfp_lock_acquire+0x8>)
  40dc56:	f000 bba3 	b.w	40e3a0 <__retarget_lock_acquire_recursive>
  40dc5a:	bf00      	nop
  40dc5c:	20410a50 	.word	0x20410a50

0040dc60 <__sfp_lock_release>:
  40dc60:	4801      	ldr	r0, [pc, #4]	; (40dc68 <__sfp_lock_release+0x8>)
  40dc62:	f000 bb9f 	b.w	40e3a4 <__retarget_lock_release_recursive>
  40dc66:	bf00      	nop
  40dc68:	20410a50 	.word	0x20410a50

0040dc6c <__libc_fini_array>:
  40dc6c:	b538      	push	{r3, r4, r5, lr}
  40dc6e:	4c0a      	ldr	r4, [pc, #40]	; (40dc98 <__libc_fini_array+0x2c>)
  40dc70:	4d0a      	ldr	r5, [pc, #40]	; (40dc9c <__libc_fini_array+0x30>)
  40dc72:	1b64      	subs	r4, r4, r5
  40dc74:	10a4      	asrs	r4, r4, #2
  40dc76:	d00a      	beq.n	40dc8e <__libc_fini_array+0x22>
  40dc78:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  40dc7c:	3b01      	subs	r3, #1
  40dc7e:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40dc82:	3c01      	subs	r4, #1
  40dc84:	f855 3904 	ldr.w	r3, [r5], #-4
  40dc88:	4798      	blx	r3
  40dc8a:	2c00      	cmp	r4, #0
  40dc8c:	d1f9      	bne.n	40dc82 <__libc_fini_array+0x16>
  40dc8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40dc92:	f004 bad7 	b.w	412244 <_fini>
  40dc96:	bf00      	nop
  40dc98:	00412254 	.word	0x00412254
  40dc9c:	00412250 	.word	0x00412250

0040dca0 <__fputwc>:
  40dca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  40dca4:	b082      	sub	sp, #8
  40dca6:	4680      	mov	r8, r0
  40dca8:	4689      	mov	r9, r1
  40dcaa:	4614      	mov	r4, r2
  40dcac:	f000 fb54 	bl	40e358 <__locale_mb_cur_max>
  40dcb0:	2801      	cmp	r0, #1
  40dcb2:	d036      	beq.n	40dd22 <__fputwc+0x82>
  40dcb4:	464a      	mov	r2, r9
  40dcb6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  40dcba:	a901      	add	r1, sp, #4
  40dcbc:	4640      	mov	r0, r8
  40dcbe:	f001 fdef 	bl	40f8a0 <_wcrtomb_r>
  40dcc2:	1c42      	adds	r2, r0, #1
  40dcc4:	4606      	mov	r6, r0
  40dcc6:	d025      	beq.n	40dd14 <__fputwc+0x74>
  40dcc8:	b3a8      	cbz	r0, 40dd36 <__fputwc+0x96>
  40dcca:	f89d e004 	ldrb.w	lr, [sp, #4]
  40dcce:	2500      	movs	r5, #0
  40dcd0:	f10d 0a04 	add.w	sl, sp, #4
  40dcd4:	e009      	b.n	40dcea <__fputwc+0x4a>
  40dcd6:	6823      	ldr	r3, [r4, #0]
  40dcd8:	1c5a      	adds	r2, r3, #1
  40dcda:	6022      	str	r2, [r4, #0]
  40dcdc:	f883 e000 	strb.w	lr, [r3]
  40dce0:	3501      	adds	r5, #1
  40dce2:	42b5      	cmp	r5, r6
  40dce4:	d227      	bcs.n	40dd36 <__fputwc+0x96>
  40dce6:	f815 e00a 	ldrb.w	lr, [r5, sl]
  40dcea:	68a3      	ldr	r3, [r4, #8]
  40dcec:	3b01      	subs	r3, #1
  40dcee:	2b00      	cmp	r3, #0
  40dcf0:	60a3      	str	r3, [r4, #8]
  40dcf2:	daf0      	bge.n	40dcd6 <__fputwc+0x36>
  40dcf4:	69a7      	ldr	r7, [r4, #24]
  40dcf6:	42bb      	cmp	r3, r7
  40dcf8:	4671      	mov	r1, lr
  40dcfa:	4622      	mov	r2, r4
  40dcfc:	4640      	mov	r0, r8
  40dcfe:	db02      	blt.n	40dd06 <__fputwc+0x66>
  40dd00:	f1be 0f0a 	cmp.w	lr, #10
  40dd04:	d1e7      	bne.n	40dcd6 <__fputwc+0x36>
  40dd06:	f001 fd73 	bl	40f7f0 <__swbuf_r>
  40dd0a:	1c43      	adds	r3, r0, #1
  40dd0c:	d1e8      	bne.n	40dce0 <__fputwc+0x40>
  40dd0e:	b002      	add	sp, #8
  40dd10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40dd14:	89a3      	ldrh	r3, [r4, #12]
  40dd16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40dd1a:	81a3      	strh	r3, [r4, #12]
  40dd1c:	b002      	add	sp, #8
  40dd1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40dd22:	f109 33ff 	add.w	r3, r9, #4294967295
  40dd26:	2bfe      	cmp	r3, #254	; 0xfe
  40dd28:	d8c4      	bhi.n	40dcb4 <__fputwc+0x14>
  40dd2a:	fa5f fe89 	uxtb.w	lr, r9
  40dd2e:	4606      	mov	r6, r0
  40dd30:	f88d e004 	strb.w	lr, [sp, #4]
  40dd34:	e7cb      	b.n	40dcce <__fputwc+0x2e>
  40dd36:	4648      	mov	r0, r9
  40dd38:	b002      	add	sp, #8
  40dd3a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40dd3e:	bf00      	nop

0040dd40 <_fputwc_r>:
  40dd40:	b530      	push	{r4, r5, lr}
  40dd42:	6e53      	ldr	r3, [r2, #100]	; 0x64
  40dd44:	f013 0f01 	tst.w	r3, #1
  40dd48:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  40dd4c:	4614      	mov	r4, r2
  40dd4e:	b083      	sub	sp, #12
  40dd50:	4605      	mov	r5, r0
  40dd52:	b29a      	uxth	r2, r3
  40dd54:	d101      	bne.n	40dd5a <_fputwc_r+0x1a>
  40dd56:	0590      	lsls	r0, r2, #22
  40dd58:	d51c      	bpl.n	40dd94 <_fputwc_r+0x54>
  40dd5a:	0490      	lsls	r0, r2, #18
  40dd5c:	d406      	bmi.n	40dd6c <_fputwc_r+0x2c>
  40dd5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  40dd60:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40dd64:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40dd68:	81a3      	strh	r3, [r4, #12]
  40dd6a:	6662      	str	r2, [r4, #100]	; 0x64
  40dd6c:	4628      	mov	r0, r5
  40dd6e:	4622      	mov	r2, r4
  40dd70:	f7ff ff96 	bl	40dca0 <__fputwc>
  40dd74:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40dd76:	07da      	lsls	r2, r3, #31
  40dd78:	4605      	mov	r5, r0
  40dd7a:	d402      	bmi.n	40dd82 <_fputwc_r+0x42>
  40dd7c:	89a3      	ldrh	r3, [r4, #12]
  40dd7e:	059b      	lsls	r3, r3, #22
  40dd80:	d502      	bpl.n	40dd88 <_fputwc_r+0x48>
  40dd82:	4628      	mov	r0, r5
  40dd84:	b003      	add	sp, #12
  40dd86:	bd30      	pop	{r4, r5, pc}
  40dd88:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40dd8a:	f000 fb0b 	bl	40e3a4 <__retarget_lock_release_recursive>
  40dd8e:	4628      	mov	r0, r5
  40dd90:	b003      	add	sp, #12
  40dd92:	bd30      	pop	{r4, r5, pc}
  40dd94:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40dd96:	9101      	str	r1, [sp, #4]
  40dd98:	f000 fb02 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40dd9c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40dda0:	9901      	ldr	r1, [sp, #4]
  40dda2:	b29a      	uxth	r2, r3
  40dda4:	e7d9      	b.n	40dd5a <_fputwc_r+0x1a>
  40dda6:	bf00      	nop

0040dda8 <_malloc_trim_r>:
  40dda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40ddaa:	4f24      	ldr	r7, [pc, #144]	; (40de3c <_malloc_trim_r+0x94>)
  40ddac:	460c      	mov	r4, r1
  40ddae:	4606      	mov	r6, r0
  40ddb0:	f000 ff2a 	bl	40ec08 <__malloc_lock>
  40ddb4:	68bb      	ldr	r3, [r7, #8]
  40ddb6:	685d      	ldr	r5, [r3, #4]
  40ddb8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  40ddbc:	310f      	adds	r1, #15
  40ddbe:	f025 0503 	bic.w	r5, r5, #3
  40ddc2:	4429      	add	r1, r5
  40ddc4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  40ddc8:	f021 010f 	bic.w	r1, r1, #15
  40ddcc:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  40ddd0:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40ddd4:	db07      	blt.n	40dde6 <_malloc_trim_r+0x3e>
  40ddd6:	2100      	movs	r1, #0
  40ddd8:	4630      	mov	r0, r6
  40ddda:	f001 fbc1 	bl	40f560 <_sbrk_r>
  40ddde:	68bb      	ldr	r3, [r7, #8]
  40dde0:	442b      	add	r3, r5
  40dde2:	4298      	cmp	r0, r3
  40dde4:	d004      	beq.n	40ddf0 <_malloc_trim_r+0x48>
  40dde6:	4630      	mov	r0, r6
  40dde8:	f000 ff14 	bl	40ec14 <__malloc_unlock>
  40ddec:	2000      	movs	r0, #0
  40ddee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40ddf0:	4261      	negs	r1, r4
  40ddf2:	4630      	mov	r0, r6
  40ddf4:	f001 fbb4 	bl	40f560 <_sbrk_r>
  40ddf8:	3001      	adds	r0, #1
  40ddfa:	d00d      	beq.n	40de18 <_malloc_trim_r+0x70>
  40ddfc:	4b10      	ldr	r3, [pc, #64]	; (40de40 <_malloc_trim_r+0x98>)
  40ddfe:	68ba      	ldr	r2, [r7, #8]
  40de00:	6819      	ldr	r1, [r3, #0]
  40de02:	1b2d      	subs	r5, r5, r4
  40de04:	f045 0501 	orr.w	r5, r5, #1
  40de08:	4630      	mov	r0, r6
  40de0a:	1b09      	subs	r1, r1, r4
  40de0c:	6055      	str	r5, [r2, #4]
  40de0e:	6019      	str	r1, [r3, #0]
  40de10:	f000 ff00 	bl	40ec14 <__malloc_unlock>
  40de14:	2001      	movs	r0, #1
  40de16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40de18:	2100      	movs	r1, #0
  40de1a:	4630      	mov	r0, r6
  40de1c:	f001 fba0 	bl	40f560 <_sbrk_r>
  40de20:	68ba      	ldr	r2, [r7, #8]
  40de22:	1a83      	subs	r3, r0, r2
  40de24:	2b0f      	cmp	r3, #15
  40de26:	ddde      	ble.n	40dde6 <_malloc_trim_r+0x3e>
  40de28:	4c06      	ldr	r4, [pc, #24]	; (40de44 <_malloc_trim_r+0x9c>)
  40de2a:	4905      	ldr	r1, [pc, #20]	; (40de40 <_malloc_trim_r+0x98>)
  40de2c:	6824      	ldr	r4, [r4, #0]
  40de2e:	f043 0301 	orr.w	r3, r3, #1
  40de32:	1b00      	subs	r0, r0, r4
  40de34:	6053      	str	r3, [r2, #4]
  40de36:	6008      	str	r0, [r1, #0]
  40de38:	e7d5      	b.n	40dde6 <_malloc_trim_r+0x3e>
  40de3a:	bf00      	nop
  40de3c:	20400618 	.word	0x20400618
  40de40:	2040ca20 	.word	0x2040ca20
  40de44:	20400a20 	.word	0x20400a20

0040de48 <_free_r>:
  40de48:	2900      	cmp	r1, #0
  40de4a:	d044      	beq.n	40ded6 <_free_r+0x8e>
  40de4c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40de50:	460d      	mov	r5, r1
  40de52:	4680      	mov	r8, r0
  40de54:	f000 fed8 	bl	40ec08 <__malloc_lock>
  40de58:	f855 7c04 	ldr.w	r7, [r5, #-4]
  40de5c:	4969      	ldr	r1, [pc, #420]	; (40e004 <_free_r+0x1bc>)
  40de5e:	f027 0301 	bic.w	r3, r7, #1
  40de62:	f1a5 0408 	sub.w	r4, r5, #8
  40de66:	18e2      	adds	r2, r4, r3
  40de68:	688e      	ldr	r6, [r1, #8]
  40de6a:	6850      	ldr	r0, [r2, #4]
  40de6c:	42b2      	cmp	r2, r6
  40de6e:	f020 0003 	bic.w	r0, r0, #3
  40de72:	d05e      	beq.n	40df32 <_free_r+0xea>
  40de74:	07fe      	lsls	r6, r7, #31
  40de76:	6050      	str	r0, [r2, #4]
  40de78:	d40b      	bmi.n	40de92 <_free_r+0x4a>
  40de7a:	f855 7c08 	ldr.w	r7, [r5, #-8]
  40de7e:	1be4      	subs	r4, r4, r7
  40de80:	f101 0e08 	add.w	lr, r1, #8
  40de84:	68a5      	ldr	r5, [r4, #8]
  40de86:	4575      	cmp	r5, lr
  40de88:	443b      	add	r3, r7
  40de8a:	d06d      	beq.n	40df68 <_free_r+0x120>
  40de8c:	68e7      	ldr	r7, [r4, #12]
  40de8e:	60ef      	str	r7, [r5, #12]
  40de90:	60bd      	str	r5, [r7, #8]
  40de92:	1815      	adds	r5, r2, r0
  40de94:	686d      	ldr	r5, [r5, #4]
  40de96:	07ed      	lsls	r5, r5, #31
  40de98:	d53e      	bpl.n	40df18 <_free_r+0xd0>
  40de9a:	f043 0201 	orr.w	r2, r3, #1
  40de9e:	6062      	str	r2, [r4, #4]
  40dea0:	50e3      	str	r3, [r4, r3]
  40dea2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40dea6:	d217      	bcs.n	40ded8 <_free_r+0x90>
  40dea8:	08db      	lsrs	r3, r3, #3
  40deaa:	1c58      	adds	r0, r3, #1
  40deac:	109a      	asrs	r2, r3, #2
  40deae:	684d      	ldr	r5, [r1, #4]
  40deb0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40deb4:	60a7      	str	r7, [r4, #8]
  40deb6:	2301      	movs	r3, #1
  40deb8:	4093      	lsls	r3, r2
  40deba:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  40debe:	432b      	orrs	r3, r5
  40dec0:	3a08      	subs	r2, #8
  40dec2:	60e2      	str	r2, [r4, #12]
  40dec4:	604b      	str	r3, [r1, #4]
  40dec6:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  40deca:	60fc      	str	r4, [r7, #12]
  40decc:	4640      	mov	r0, r8
  40dece:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40ded2:	f000 be9f 	b.w	40ec14 <__malloc_unlock>
  40ded6:	4770      	bx	lr
  40ded8:	0a5a      	lsrs	r2, r3, #9
  40deda:	2a04      	cmp	r2, #4
  40dedc:	d852      	bhi.n	40df84 <_free_r+0x13c>
  40dede:	099a      	lsrs	r2, r3, #6
  40dee0:	f102 0739 	add.w	r7, r2, #57	; 0x39
  40dee4:	00ff      	lsls	r7, r7, #3
  40dee6:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40deea:	19c8      	adds	r0, r1, r7
  40deec:	59ca      	ldr	r2, [r1, r7]
  40deee:	3808      	subs	r0, #8
  40def0:	4290      	cmp	r0, r2
  40def2:	d04f      	beq.n	40df94 <_free_r+0x14c>
  40def4:	6851      	ldr	r1, [r2, #4]
  40def6:	f021 0103 	bic.w	r1, r1, #3
  40defa:	428b      	cmp	r3, r1
  40defc:	d232      	bcs.n	40df64 <_free_r+0x11c>
  40defe:	6892      	ldr	r2, [r2, #8]
  40df00:	4290      	cmp	r0, r2
  40df02:	d1f7      	bne.n	40def4 <_free_r+0xac>
  40df04:	68c3      	ldr	r3, [r0, #12]
  40df06:	60a0      	str	r0, [r4, #8]
  40df08:	60e3      	str	r3, [r4, #12]
  40df0a:	609c      	str	r4, [r3, #8]
  40df0c:	60c4      	str	r4, [r0, #12]
  40df0e:	4640      	mov	r0, r8
  40df10:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40df14:	f000 be7e 	b.w	40ec14 <__malloc_unlock>
  40df18:	6895      	ldr	r5, [r2, #8]
  40df1a:	4f3b      	ldr	r7, [pc, #236]	; (40e008 <_free_r+0x1c0>)
  40df1c:	42bd      	cmp	r5, r7
  40df1e:	4403      	add	r3, r0
  40df20:	d040      	beq.n	40dfa4 <_free_r+0x15c>
  40df22:	68d0      	ldr	r0, [r2, #12]
  40df24:	60e8      	str	r0, [r5, #12]
  40df26:	f043 0201 	orr.w	r2, r3, #1
  40df2a:	6085      	str	r5, [r0, #8]
  40df2c:	6062      	str	r2, [r4, #4]
  40df2e:	50e3      	str	r3, [r4, r3]
  40df30:	e7b7      	b.n	40dea2 <_free_r+0x5a>
  40df32:	07ff      	lsls	r7, r7, #31
  40df34:	4403      	add	r3, r0
  40df36:	d407      	bmi.n	40df48 <_free_r+0x100>
  40df38:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40df3c:	1aa4      	subs	r4, r4, r2
  40df3e:	4413      	add	r3, r2
  40df40:	68a0      	ldr	r0, [r4, #8]
  40df42:	68e2      	ldr	r2, [r4, #12]
  40df44:	60c2      	str	r2, [r0, #12]
  40df46:	6090      	str	r0, [r2, #8]
  40df48:	4a30      	ldr	r2, [pc, #192]	; (40e00c <_free_r+0x1c4>)
  40df4a:	6812      	ldr	r2, [r2, #0]
  40df4c:	f043 0001 	orr.w	r0, r3, #1
  40df50:	4293      	cmp	r3, r2
  40df52:	6060      	str	r0, [r4, #4]
  40df54:	608c      	str	r4, [r1, #8]
  40df56:	d3b9      	bcc.n	40decc <_free_r+0x84>
  40df58:	4b2d      	ldr	r3, [pc, #180]	; (40e010 <_free_r+0x1c8>)
  40df5a:	4640      	mov	r0, r8
  40df5c:	6819      	ldr	r1, [r3, #0]
  40df5e:	f7ff ff23 	bl	40dda8 <_malloc_trim_r>
  40df62:	e7b3      	b.n	40decc <_free_r+0x84>
  40df64:	4610      	mov	r0, r2
  40df66:	e7cd      	b.n	40df04 <_free_r+0xbc>
  40df68:	1811      	adds	r1, r2, r0
  40df6a:	6849      	ldr	r1, [r1, #4]
  40df6c:	07c9      	lsls	r1, r1, #31
  40df6e:	d444      	bmi.n	40dffa <_free_r+0x1b2>
  40df70:	6891      	ldr	r1, [r2, #8]
  40df72:	68d2      	ldr	r2, [r2, #12]
  40df74:	60ca      	str	r2, [r1, #12]
  40df76:	4403      	add	r3, r0
  40df78:	f043 0001 	orr.w	r0, r3, #1
  40df7c:	6091      	str	r1, [r2, #8]
  40df7e:	6060      	str	r0, [r4, #4]
  40df80:	50e3      	str	r3, [r4, r3]
  40df82:	e7a3      	b.n	40decc <_free_r+0x84>
  40df84:	2a14      	cmp	r2, #20
  40df86:	d816      	bhi.n	40dfb6 <_free_r+0x16e>
  40df88:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  40df8c:	00ff      	lsls	r7, r7, #3
  40df8e:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40df92:	e7aa      	b.n	40deea <_free_r+0xa2>
  40df94:	10aa      	asrs	r2, r5, #2
  40df96:	2301      	movs	r3, #1
  40df98:	684d      	ldr	r5, [r1, #4]
  40df9a:	4093      	lsls	r3, r2
  40df9c:	432b      	orrs	r3, r5
  40df9e:	604b      	str	r3, [r1, #4]
  40dfa0:	4603      	mov	r3, r0
  40dfa2:	e7b0      	b.n	40df06 <_free_r+0xbe>
  40dfa4:	f043 0201 	orr.w	r2, r3, #1
  40dfa8:	614c      	str	r4, [r1, #20]
  40dfaa:	610c      	str	r4, [r1, #16]
  40dfac:	60e5      	str	r5, [r4, #12]
  40dfae:	60a5      	str	r5, [r4, #8]
  40dfb0:	6062      	str	r2, [r4, #4]
  40dfb2:	50e3      	str	r3, [r4, r3]
  40dfb4:	e78a      	b.n	40decc <_free_r+0x84>
  40dfb6:	2a54      	cmp	r2, #84	; 0x54
  40dfb8:	d806      	bhi.n	40dfc8 <_free_r+0x180>
  40dfba:	0b1a      	lsrs	r2, r3, #12
  40dfbc:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  40dfc0:	00ff      	lsls	r7, r7, #3
  40dfc2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40dfc6:	e790      	b.n	40deea <_free_r+0xa2>
  40dfc8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40dfcc:	d806      	bhi.n	40dfdc <_free_r+0x194>
  40dfce:	0bda      	lsrs	r2, r3, #15
  40dfd0:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40dfd4:	00ff      	lsls	r7, r7, #3
  40dfd6:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40dfda:	e786      	b.n	40deea <_free_r+0xa2>
  40dfdc:	f240 5054 	movw	r0, #1364	; 0x554
  40dfe0:	4282      	cmp	r2, r0
  40dfe2:	d806      	bhi.n	40dff2 <_free_r+0x1aa>
  40dfe4:	0c9a      	lsrs	r2, r3, #18
  40dfe6:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40dfea:	00ff      	lsls	r7, r7, #3
  40dfec:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  40dff0:	e77b      	b.n	40deea <_free_r+0xa2>
  40dff2:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  40dff6:	257e      	movs	r5, #126	; 0x7e
  40dff8:	e777      	b.n	40deea <_free_r+0xa2>
  40dffa:	f043 0101 	orr.w	r1, r3, #1
  40dffe:	6061      	str	r1, [r4, #4]
  40e000:	6013      	str	r3, [r2, #0]
  40e002:	e763      	b.n	40decc <_free_r+0x84>
  40e004:	20400618 	.word	0x20400618
  40e008:	20400620 	.word	0x20400620
  40e00c:	20400a24 	.word	0x20400a24
  40e010:	2040ca50 	.word	0x2040ca50

0040e014 <__sfvwrite_r>:
  40e014:	6893      	ldr	r3, [r2, #8]
  40e016:	2b00      	cmp	r3, #0
  40e018:	d073      	beq.n	40e102 <__sfvwrite_r+0xee>
  40e01a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e01e:	898b      	ldrh	r3, [r1, #12]
  40e020:	b083      	sub	sp, #12
  40e022:	460c      	mov	r4, r1
  40e024:	0719      	lsls	r1, r3, #28
  40e026:	9000      	str	r0, [sp, #0]
  40e028:	4616      	mov	r6, r2
  40e02a:	d526      	bpl.n	40e07a <__sfvwrite_r+0x66>
  40e02c:	6922      	ldr	r2, [r4, #16]
  40e02e:	b322      	cbz	r2, 40e07a <__sfvwrite_r+0x66>
  40e030:	f013 0002 	ands.w	r0, r3, #2
  40e034:	6835      	ldr	r5, [r6, #0]
  40e036:	d02c      	beq.n	40e092 <__sfvwrite_r+0x7e>
  40e038:	f04f 0900 	mov.w	r9, #0
  40e03c:	4fb0      	ldr	r7, [pc, #704]	; (40e300 <__sfvwrite_r+0x2ec>)
  40e03e:	46c8      	mov	r8, r9
  40e040:	46b2      	mov	sl, r6
  40e042:	45b8      	cmp	r8, r7
  40e044:	4643      	mov	r3, r8
  40e046:	464a      	mov	r2, r9
  40e048:	bf28      	it	cs
  40e04a:	463b      	movcs	r3, r7
  40e04c:	9800      	ldr	r0, [sp, #0]
  40e04e:	f1b8 0f00 	cmp.w	r8, #0
  40e052:	d050      	beq.n	40e0f6 <__sfvwrite_r+0xe2>
  40e054:	69e1      	ldr	r1, [r4, #28]
  40e056:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40e058:	47b0      	blx	r6
  40e05a:	2800      	cmp	r0, #0
  40e05c:	dd58      	ble.n	40e110 <__sfvwrite_r+0xfc>
  40e05e:	f8da 3008 	ldr.w	r3, [sl, #8]
  40e062:	1a1b      	subs	r3, r3, r0
  40e064:	4481      	add	r9, r0
  40e066:	eba8 0800 	sub.w	r8, r8, r0
  40e06a:	f8ca 3008 	str.w	r3, [sl, #8]
  40e06e:	2b00      	cmp	r3, #0
  40e070:	d1e7      	bne.n	40e042 <__sfvwrite_r+0x2e>
  40e072:	2000      	movs	r0, #0
  40e074:	b003      	add	sp, #12
  40e076:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e07a:	4621      	mov	r1, r4
  40e07c:	9800      	ldr	r0, [sp, #0]
  40e07e:	f7fe fc93 	bl	40c9a8 <__swsetup_r>
  40e082:	2800      	cmp	r0, #0
  40e084:	f040 8133 	bne.w	40e2ee <__sfvwrite_r+0x2da>
  40e088:	89a3      	ldrh	r3, [r4, #12]
  40e08a:	6835      	ldr	r5, [r6, #0]
  40e08c:	f013 0002 	ands.w	r0, r3, #2
  40e090:	d1d2      	bne.n	40e038 <__sfvwrite_r+0x24>
  40e092:	f013 0901 	ands.w	r9, r3, #1
  40e096:	d145      	bne.n	40e124 <__sfvwrite_r+0x110>
  40e098:	464f      	mov	r7, r9
  40e09a:	9601      	str	r6, [sp, #4]
  40e09c:	b337      	cbz	r7, 40e0ec <__sfvwrite_r+0xd8>
  40e09e:	059a      	lsls	r2, r3, #22
  40e0a0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40e0a4:	f140 8083 	bpl.w	40e1ae <__sfvwrite_r+0x19a>
  40e0a8:	4547      	cmp	r7, r8
  40e0aa:	46c3      	mov	fp, r8
  40e0ac:	f0c0 80ab 	bcc.w	40e206 <__sfvwrite_r+0x1f2>
  40e0b0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40e0b4:	f040 80ac 	bne.w	40e210 <__sfvwrite_r+0x1fc>
  40e0b8:	6820      	ldr	r0, [r4, #0]
  40e0ba:	46ba      	mov	sl, r7
  40e0bc:	465a      	mov	r2, fp
  40e0be:	4649      	mov	r1, r9
  40e0c0:	f000 fd3e 	bl	40eb40 <memmove>
  40e0c4:	68a2      	ldr	r2, [r4, #8]
  40e0c6:	6823      	ldr	r3, [r4, #0]
  40e0c8:	eba2 0208 	sub.w	r2, r2, r8
  40e0cc:	445b      	add	r3, fp
  40e0ce:	60a2      	str	r2, [r4, #8]
  40e0d0:	6023      	str	r3, [r4, #0]
  40e0d2:	9a01      	ldr	r2, [sp, #4]
  40e0d4:	6893      	ldr	r3, [r2, #8]
  40e0d6:	eba3 030a 	sub.w	r3, r3, sl
  40e0da:	44d1      	add	r9, sl
  40e0dc:	eba7 070a 	sub.w	r7, r7, sl
  40e0e0:	6093      	str	r3, [r2, #8]
  40e0e2:	2b00      	cmp	r3, #0
  40e0e4:	d0c5      	beq.n	40e072 <__sfvwrite_r+0x5e>
  40e0e6:	89a3      	ldrh	r3, [r4, #12]
  40e0e8:	2f00      	cmp	r7, #0
  40e0ea:	d1d8      	bne.n	40e09e <__sfvwrite_r+0x8a>
  40e0ec:	f8d5 9000 	ldr.w	r9, [r5]
  40e0f0:	686f      	ldr	r7, [r5, #4]
  40e0f2:	3508      	adds	r5, #8
  40e0f4:	e7d2      	b.n	40e09c <__sfvwrite_r+0x88>
  40e0f6:	f8d5 9000 	ldr.w	r9, [r5]
  40e0fa:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40e0fe:	3508      	adds	r5, #8
  40e100:	e79f      	b.n	40e042 <__sfvwrite_r+0x2e>
  40e102:	2000      	movs	r0, #0
  40e104:	4770      	bx	lr
  40e106:	4621      	mov	r1, r4
  40e108:	9800      	ldr	r0, [sp, #0]
  40e10a:	f7ff fd1f 	bl	40db4c <_fflush_r>
  40e10e:	b370      	cbz	r0, 40e16e <__sfvwrite_r+0x15a>
  40e110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e114:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40e118:	f04f 30ff 	mov.w	r0, #4294967295
  40e11c:	81a3      	strh	r3, [r4, #12]
  40e11e:	b003      	add	sp, #12
  40e120:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e124:	4681      	mov	r9, r0
  40e126:	4633      	mov	r3, r6
  40e128:	464e      	mov	r6, r9
  40e12a:	46a8      	mov	r8, r5
  40e12c:	469a      	mov	sl, r3
  40e12e:	464d      	mov	r5, r9
  40e130:	b34e      	cbz	r6, 40e186 <__sfvwrite_r+0x172>
  40e132:	b380      	cbz	r0, 40e196 <__sfvwrite_r+0x182>
  40e134:	6820      	ldr	r0, [r4, #0]
  40e136:	6923      	ldr	r3, [r4, #16]
  40e138:	6962      	ldr	r2, [r4, #20]
  40e13a:	45b1      	cmp	r9, r6
  40e13c:	46cb      	mov	fp, r9
  40e13e:	bf28      	it	cs
  40e140:	46b3      	movcs	fp, r6
  40e142:	4298      	cmp	r0, r3
  40e144:	465f      	mov	r7, fp
  40e146:	d904      	bls.n	40e152 <__sfvwrite_r+0x13e>
  40e148:	68a3      	ldr	r3, [r4, #8]
  40e14a:	4413      	add	r3, r2
  40e14c:	459b      	cmp	fp, r3
  40e14e:	f300 80a6 	bgt.w	40e29e <__sfvwrite_r+0x28a>
  40e152:	4593      	cmp	fp, r2
  40e154:	db4b      	blt.n	40e1ee <__sfvwrite_r+0x1da>
  40e156:	4613      	mov	r3, r2
  40e158:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40e15a:	69e1      	ldr	r1, [r4, #28]
  40e15c:	9800      	ldr	r0, [sp, #0]
  40e15e:	462a      	mov	r2, r5
  40e160:	47b8      	blx	r7
  40e162:	1e07      	subs	r7, r0, #0
  40e164:	ddd4      	ble.n	40e110 <__sfvwrite_r+0xfc>
  40e166:	ebb9 0907 	subs.w	r9, r9, r7
  40e16a:	d0cc      	beq.n	40e106 <__sfvwrite_r+0xf2>
  40e16c:	2001      	movs	r0, #1
  40e16e:	f8da 3008 	ldr.w	r3, [sl, #8]
  40e172:	1bdb      	subs	r3, r3, r7
  40e174:	443d      	add	r5, r7
  40e176:	1bf6      	subs	r6, r6, r7
  40e178:	f8ca 3008 	str.w	r3, [sl, #8]
  40e17c:	2b00      	cmp	r3, #0
  40e17e:	f43f af78 	beq.w	40e072 <__sfvwrite_r+0x5e>
  40e182:	2e00      	cmp	r6, #0
  40e184:	d1d5      	bne.n	40e132 <__sfvwrite_r+0x11e>
  40e186:	f108 0308 	add.w	r3, r8, #8
  40e18a:	e913 0060 	ldmdb	r3, {r5, r6}
  40e18e:	4698      	mov	r8, r3
  40e190:	3308      	adds	r3, #8
  40e192:	2e00      	cmp	r6, #0
  40e194:	d0f9      	beq.n	40e18a <__sfvwrite_r+0x176>
  40e196:	4632      	mov	r2, r6
  40e198:	210a      	movs	r1, #10
  40e19a:	4628      	mov	r0, r5
  40e19c:	f000 fc50 	bl	40ea40 <memchr>
  40e1a0:	2800      	cmp	r0, #0
  40e1a2:	f000 80a1 	beq.w	40e2e8 <__sfvwrite_r+0x2d4>
  40e1a6:	3001      	adds	r0, #1
  40e1a8:	eba0 0905 	sub.w	r9, r0, r5
  40e1ac:	e7c2      	b.n	40e134 <__sfvwrite_r+0x120>
  40e1ae:	6820      	ldr	r0, [r4, #0]
  40e1b0:	6923      	ldr	r3, [r4, #16]
  40e1b2:	4298      	cmp	r0, r3
  40e1b4:	d802      	bhi.n	40e1bc <__sfvwrite_r+0x1a8>
  40e1b6:	6963      	ldr	r3, [r4, #20]
  40e1b8:	429f      	cmp	r7, r3
  40e1ba:	d25d      	bcs.n	40e278 <__sfvwrite_r+0x264>
  40e1bc:	45b8      	cmp	r8, r7
  40e1be:	bf28      	it	cs
  40e1c0:	46b8      	movcs	r8, r7
  40e1c2:	4642      	mov	r2, r8
  40e1c4:	4649      	mov	r1, r9
  40e1c6:	f000 fcbb 	bl	40eb40 <memmove>
  40e1ca:	68a3      	ldr	r3, [r4, #8]
  40e1cc:	6822      	ldr	r2, [r4, #0]
  40e1ce:	eba3 0308 	sub.w	r3, r3, r8
  40e1d2:	4442      	add	r2, r8
  40e1d4:	60a3      	str	r3, [r4, #8]
  40e1d6:	6022      	str	r2, [r4, #0]
  40e1d8:	b10b      	cbz	r3, 40e1de <__sfvwrite_r+0x1ca>
  40e1da:	46c2      	mov	sl, r8
  40e1dc:	e779      	b.n	40e0d2 <__sfvwrite_r+0xbe>
  40e1de:	4621      	mov	r1, r4
  40e1e0:	9800      	ldr	r0, [sp, #0]
  40e1e2:	f7ff fcb3 	bl	40db4c <_fflush_r>
  40e1e6:	2800      	cmp	r0, #0
  40e1e8:	d192      	bne.n	40e110 <__sfvwrite_r+0xfc>
  40e1ea:	46c2      	mov	sl, r8
  40e1ec:	e771      	b.n	40e0d2 <__sfvwrite_r+0xbe>
  40e1ee:	465a      	mov	r2, fp
  40e1f0:	4629      	mov	r1, r5
  40e1f2:	f000 fca5 	bl	40eb40 <memmove>
  40e1f6:	68a2      	ldr	r2, [r4, #8]
  40e1f8:	6823      	ldr	r3, [r4, #0]
  40e1fa:	eba2 020b 	sub.w	r2, r2, fp
  40e1fe:	445b      	add	r3, fp
  40e200:	60a2      	str	r2, [r4, #8]
  40e202:	6023      	str	r3, [r4, #0]
  40e204:	e7af      	b.n	40e166 <__sfvwrite_r+0x152>
  40e206:	6820      	ldr	r0, [r4, #0]
  40e208:	46b8      	mov	r8, r7
  40e20a:	46ba      	mov	sl, r7
  40e20c:	46bb      	mov	fp, r7
  40e20e:	e755      	b.n	40e0bc <__sfvwrite_r+0xa8>
  40e210:	6962      	ldr	r2, [r4, #20]
  40e212:	6820      	ldr	r0, [r4, #0]
  40e214:	6921      	ldr	r1, [r4, #16]
  40e216:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40e21a:	eba0 0a01 	sub.w	sl, r0, r1
  40e21e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  40e222:	f10a 0001 	add.w	r0, sl, #1
  40e226:	ea4f 0868 	mov.w	r8, r8, asr #1
  40e22a:	4438      	add	r0, r7
  40e22c:	4540      	cmp	r0, r8
  40e22e:	4642      	mov	r2, r8
  40e230:	bf84      	itt	hi
  40e232:	4680      	movhi	r8, r0
  40e234:	4642      	movhi	r2, r8
  40e236:	055b      	lsls	r3, r3, #21
  40e238:	d544      	bpl.n	40e2c4 <__sfvwrite_r+0x2b0>
  40e23a:	4611      	mov	r1, r2
  40e23c:	9800      	ldr	r0, [sp, #0]
  40e23e:	f000 f933 	bl	40e4a8 <_malloc_r>
  40e242:	4683      	mov	fp, r0
  40e244:	2800      	cmp	r0, #0
  40e246:	d055      	beq.n	40e2f4 <__sfvwrite_r+0x2e0>
  40e248:	4652      	mov	r2, sl
  40e24a:	6921      	ldr	r1, [r4, #16]
  40e24c:	f7fb fb82 	bl	409954 <memcpy>
  40e250:	89a3      	ldrh	r3, [r4, #12]
  40e252:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40e256:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40e25a:	81a3      	strh	r3, [r4, #12]
  40e25c:	eb0b 000a 	add.w	r0, fp, sl
  40e260:	eba8 030a 	sub.w	r3, r8, sl
  40e264:	f8c4 b010 	str.w	fp, [r4, #16]
  40e268:	f8c4 8014 	str.w	r8, [r4, #20]
  40e26c:	6020      	str	r0, [r4, #0]
  40e26e:	60a3      	str	r3, [r4, #8]
  40e270:	46b8      	mov	r8, r7
  40e272:	46ba      	mov	sl, r7
  40e274:	46bb      	mov	fp, r7
  40e276:	e721      	b.n	40e0bc <__sfvwrite_r+0xa8>
  40e278:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  40e27c:	42b9      	cmp	r1, r7
  40e27e:	bf28      	it	cs
  40e280:	4639      	movcs	r1, r7
  40e282:	464a      	mov	r2, r9
  40e284:	fb91 f1f3 	sdiv	r1, r1, r3
  40e288:	9800      	ldr	r0, [sp, #0]
  40e28a:	6a66      	ldr	r6, [r4, #36]	; 0x24
  40e28c:	fb03 f301 	mul.w	r3, r3, r1
  40e290:	69e1      	ldr	r1, [r4, #28]
  40e292:	47b0      	blx	r6
  40e294:	f1b0 0a00 	subs.w	sl, r0, #0
  40e298:	f73f af1b 	bgt.w	40e0d2 <__sfvwrite_r+0xbe>
  40e29c:	e738      	b.n	40e110 <__sfvwrite_r+0xfc>
  40e29e:	461a      	mov	r2, r3
  40e2a0:	4629      	mov	r1, r5
  40e2a2:	9301      	str	r3, [sp, #4]
  40e2a4:	f000 fc4c 	bl	40eb40 <memmove>
  40e2a8:	6822      	ldr	r2, [r4, #0]
  40e2aa:	9b01      	ldr	r3, [sp, #4]
  40e2ac:	9800      	ldr	r0, [sp, #0]
  40e2ae:	441a      	add	r2, r3
  40e2b0:	6022      	str	r2, [r4, #0]
  40e2b2:	4621      	mov	r1, r4
  40e2b4:	f7ff fc4a 	bl	40db4c <_fflush_r>
  40e2b8:	9b01      	ldr	r3, [sp, #4]
  40e2ba:	2800      	cmp	r0, #0
  40e2bc:	f47f af28 	bne.w	40e110 <__sfvwrite_r+0xfc>
  40e2c0:	461f      	mov	r7, r3
  40e2c2:	e750      	b.n	40e166 <__sfvwrite_r+0x152>
  40e2c4:	9800      	ldr	r0, [sp, #0]
  40e2c6:	f000 ffa5 	bl	40f214 <_realloc_r>
  40e2ca:	4683      	mov	fp, r0
  40e2cc:	2800      	cmp	r0, #0
  40e2ce:	d1c5      	bne.n	40e25c <__sfvwrite_r+0x248>
  40e2d0:	9d00      	ldr	r5, [sp, #0]
  40e2d2:	6921      	ldr	r1, [r4, #16]
  40e2d4:	4628      	mov	r0, r5
  40e2d6:	f7ff fdb7 	bl	40de48 <_free_r>
  40e2da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e2de:	220c      	movs	r2, #12
  40e2e0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  40e2e4:	602a      	str	r2, [r5, #0]
  40e2e6:	e715      	b.n	40e114 <__sfvwrite_r+0x100>
  40e2e8:	f106 0901 	add.w	r9, r6, #1
  40e2ec:	e722      	b.n	40e134 <__sfvwrite_r+0x120>
  40e2ee:	f04f 30ff 	mov.w	r0, #4294967295
  40e2f2:	e6bf      	b.n	40e074 <__sfvwrite_r+0x60>
  40e2f4:	9a00      	ldr	r2, [sp, #0]
  40e2f6:	230c      	movs	r3, #12
  40e2f8:	6013      	str	r3, [r2, #0]
  40e2fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e2fe:	e709      	b.n	40e114 <__sfvwrite_r+0x100>
  40e300:	7ffffc00 	.word	0x7ffffc00

0040e304 <_fwalk_reent>:
  40e304:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40e308:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40e30c:	d01f      	beq.n	40e34e <_fwalk_reent+0x4a>
  40e30e:	4688      	mov	r8, r1
  40e310:	4606      	mov	r6, r0
  40e312:	f04f 0900 	mov.w	r9, #0
  40e316:	687d      	ldr	r5, [r7, #4]
  40e318:	68bc      	ldr	r4, [r7, #8]
  40e31a:	3d01      	subs	r5, #1
  40e31c:	d411      	bmi.n	40e342 <_fwalk_reent+0x3e>
  40e31e:	89a3      	ldrh	r3, [r4, #12]
  40e320:	2b01      	cmp	r3, #1
  40e322:	f105 35ff 	add.w	r5, r5, #4294967295
  40e326:	d908      	bls.n	40e33a <_fwalk_reent+0x36>
  40e328:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40e32c:	3301      	adds	r3, #1
  40e32e:	4621      	mov	r1, r4
  40e330:	4630      	mov	r0, r6
  40e332:	d002      	beq.n	40e33a <_fwalk_reent+0x36>
  40e334:	47c0      	blx	r8
  40e336:	ea49 0900 	orr.w	r9, r9, r0
  40e33a:	1c6b      	adds	r3, r5, #1
  40e33c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  40e340:	d1ed      	bne.n	40e31e <_fwalk_reent+0x1a>
  40e342:	683f      	ldr	r7, [r7, #0]
  40e344:	2f00      	cmp	r7, #0
  40e346:	d1e6      	bne.n	40e316 <_fwalk_reent+0x12>
  40e348:	4648      	mov	r0, r9
  40e34a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40e34e:	46b9      	mov	r9, r7
  40e350:	4648      	mov	r0, r9
  40e352:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40e356:	bf00      	nop

0040e358 <__locale_mb_cur_max>:
  40e358:	4b04      	ldr	r3, [pc, #16]	; (40e36c <__locale_mb_cur_max+0x14>)
  40e35a:	4a05      	ldr	r2, [pc, #20]	; (40e370 <__locale_mb_cur_max+0x18>)
  40e35c:	681b      	ldr	r3, [r3, #0]
  40e35e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  40e360:	2b00      	cmp	r3, #0
  40e362:	bf08      	it	eq
  40e364:	4613      	moveq	r3, r2
  40e366:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40e36a:	4770      	bx	lr
  40e36c:	20400078 	.word	0x20400078
  40e370:	204004ac 	.word	0x204004ac

0040e374 <__locale_ctype_ptr_l>:
  40e374:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
  40e378:	4770      	bx	lr
  40e37a:	bf00      	nop

0040e37c <_localeconv_r>:
  40e37c:	4a04      	ldr	r2, [pc, #16]	; (40e390 <_localeconv_r+0x14>)
  40e37e:	4b05      	ldr	r3, [pc, #20]	; (40e394 <_localeconv_r+0x18>)
  40e380:	6812      	ldr	r2, [r2, #0]
  40e382:	6b50      	ldr	r0, [r2, #52]	; 0x34
  40e384:	2800      	cmp	r0, #0
  40e386:	bf08      	it	eq
  40e388:	4618      	moveq	r0, r3
  40e38a:	30f0      	adds	r0, #240	; 0xf0
  40e38c:	4770      	bx	lr
  40e38e:	bf00      	nop
  40e390:	20400078 	.word	0x20400078
  40e394:	204004ac 	.word	0x204004ac

0040e398 <__retarget_lock_init_recursive>:
  40e398:	4770      	bx	lr
  40e39a:	bf00      	nop

0040e39c <__retarget_lock_close_recursive>:
  40e39c:	4770      	bx	lr
  40e39e:	bf00      	nop

0040e3a0 <__retarget_lock_acquire_recursive>:
  40e3a0:	4770      	bx	lr
  40e3a2:	bf00      	nop

0040e3a4 <__retarget_lock_release_recursive>:
  40e3a4:	4770      	bx	lr
  40e3a6:	bf00      	nop

0040e3a8 <__swhatbuf_r>:
  40e3a8:	b570      	push	{r4, r5, r6, lr}
  40e3aa:	460c      	mov	r4, r1
  40e3ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40e3b0:	2900      	cmp	r1, #0
  40e3b2:	b090      	sub	sp, #64	; 0x40
  40e3b4:	4615      	mov	r5, r2
  40e3b6:	461e      	mov	r6, r3
  40e3b8:	db14      	blt.n	40e3e4 <__swhatbuf_r+0x3c>
  40e3ba:	aa01      	add	r2, sp, #4
  40e3bc:	f001 fbc4 	bl	40fb48 <_fstat_r>
  40e3c0:	2800      	cmp	r0, #0
  40e3c2:	db0f      	blt.n	40e3e4 <__swhatbuf_r+0x3c>
  40e3c4:	9a02      	ldr	r2, [sp, #8]
  40e3c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40e3ca:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40e3ce:	fab2 f282 	clz	r2, r2
  40e3d2:	0952      	lsrs	r2, r2, #5
  40e3d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40e3d8:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40e3dc:	6032      	str	r2, [r6, #0]
  40e3de:	602b      	str	r3, [r5, #0]
  40e3e0:	b010      	add	sp, #64	; 0x40
  40e3e2:	bd70      	pop	{r4, r5, r6, pc}
  40e3e4:	89a2      	ldrh	r2, [r4, #12]
  40e3e6:	2300      	movs	r3, #0
  40e3e8:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40e3ec:	6033      	str	r3, [r6, #0]
  40e3ee:	d004      	beq.n	40e3fa <__swhatbuf_r+0x52>
  40e3f0:	2240      	movs	r2, #64	; 0x40
  40e3f2:	4618      	mov	r0, r3
  40e3f4:	602a      	str	r2, [r5, #0]
  40e3f6:	b010      	add	sp, #64	; 0x40
  40e3f8:	bd70      	pop	{r4, r5, r6, pc}
  40e3fa:	f44f 6380 	mov.w	r3, #1024	; 0x400
  40e3fe:	602b      	str	r3, [r5, #0]
  40e400:	b010      	add	sp, #64	; 0x40
  40e402:	bd70      	pop	{r4, r5, r6, pc}

0040e404 <__smakebuf_r>:
  40e404:	898a      	ldrh	r2, [r1, #12]
  40e406:	0792      	lsls	r2, r2, #30
  40e408:	460b      	mov	r3, r1
  40e40a:	d506      	bpl.n	40e41a <__smakebuf_r+0x16>
  40e40c:	f101 0243 	add.w	r2, r1, #67	; 0x43
  40e410:	2101      	movs	r1, #1
  40e412:	601a      	str	r2, [r3, #0]
  40e414:	611a      	str	r2, [r3, #16]
  40e416:	6159      	str	r1, [r3, #20]
  40e418:	4770      	bx	lr
  40e41a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40e41c:	b083      	sub	sp, #12
  40e41e:	ab01      	add	r3, sp, #4
  40e420:	466a      	mov	r2, sp
  40e422:	460c      	mov	r4, r1
  40e424:	4606      	mov	r6, r0
  40e426:	f7ff ffbf 	bl	40e3a8 <__swhatbuf_r>
  40e42a:	9900      	ldr	r1, [sp, #0]
  40e42c:	4605      	mov	r5, r0
  40e42e:	4630      	mov	r0, r6
  40e430:	f000 f83a 	bl	40e4a8 <_malloc_r>
  40e434:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e438:	b1d8      	cbz	r0, 40e472 <__smakebuf_r+0x6e>
  40e43a:	9a01      	ldr	r2, [sp, #4]
  40e43c:	4f15      	ldr	r7, [pc, #84]	; (40e494 <__smakebuf_r+0x90>)
  40e43e:	9900      	ldr	r1, [sp, #0]
  40e440:	63f7      	str	r7, [r6, #60]	; 0x3c
  40e442:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40e446:	81a3      	strh	r3, [r4, #12]
  40e448:	6020      	str	r0, [r4, #0]
  40e44a:	6120      	str	r0, [r4, #16]
  40e44c:	6161      	str	r1, [r4, #20]
  40e44e:	b91a      	cbnz	r2, 40e458 <__smakebuf_r+0x54>
  40e450:	432b      	orrs	r3, r5
  40e452:	81a3      	strh	r3, [r4, #12]
  40e454:	b003      	add	sp, #12
  40e456:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40e458:	4630      	mov	r0, r6
  40e45a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40e45e:	f001 fb87 	bl	40fb70 <_isatty_r>
  40e462:	b1a0      	cbz	r0, 40e48e <__smakebuf_r+0x8a>
  40e464:	89a3      	ldrh	r3, [r4, #12]
  40e466:	f023 0303 	bic.w	r3, r3, #3
  40e46a:	f043 0301 	orr.w	r3, r3, #1
  40e46e:	b21b      	sxth	r3, r3
  40e470:	e7ee      	b.n	40e450 <__smakebuf_r+0x4c>
  40e472:	059a      	lsls	r2, r3, #22
  40e474:	d4ee      	bmi.n	40e454 <__smakebuf_r+0x50>
  40e476:	f023 0303 	bic.w	r3, r3, #3
  40e47a:	f104 0243 	add.w	r2, r4, #67	; 0x43
  40e47e:	f043 0302 	orr.w	r3, r3, #2
  40e482:	2101      	movs	r1, #1
  40e484:	81a3      	strh	r3, [r4, #12]
  40e486:	6022      	str	r2, [r4, #0]
  40e488:	6122      	str	r2, [r4, #16]
  40e48a:	6161      	str	r1, [r4, #20]
  40e48c:	e7e2      	b.n	40e454 <__smakebuf_r+0x50>
  40e48e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40e492:	e7dd      	b.n	40e450 <__smakebuf_r+0x4c>
  40e494:	0040dba1 	.word	0x0040dba1

0040e498 <malloc>:
  40e498:	4b02      	ldr	r3, [pc, #8]	; (40e4a4 <malloc+0xc>)
  40e49a:	4601      	mov	r1, r0
  40e49c:	6818      	ldr	r0, [r3, #0]
  40e49e:	f000 b803 	b.w	40e4a8 <_malloc_r>
  40e4a2:	bf00      	nop
  40e4a4:	20400078 	.word	0x20400078

0040e4a8 <_malloc_r>:
  40e4a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40e4ac:	f101 060b 	add.w	r6, r1, #11
  40e4b0:	2e16      	cmp	r6, #22
  40e4b2:	b083      	sub	sp, #12
  40e4b4:	4605      	mov	r5, r0
  40e4b6:	f240 809e 	bls.w	40e5f6 <_malloc_r+0x14e>
  40e4ba:	f036 0607 	bics.w	r6, r6, #7
  40e4be:	f100 80bd 	bmi.w	40e63c <_malloc_r+0x194>
  40e4c2:	42b1      	cmp	r1, r6
  40e4c4:	f200 80ba 	bhi.w	40e63c <_malloc_r+0x194>
  40e4c8:	f000 fb9e 	bl	40ec08 <__malloc_lock>
  40e4cc:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  40e4d0:	f0c0 8293 	bcc.w	40e9fa <_malloc_r+0x552>
  40e4d4:	0a73      	lsrs	r3, r6, #9
  40e4d6:	f000 80b8 	beq.w	40e64a <_malloc_r+0x1a2>
  40e4da:	2b04      	cmp	r3, #4
  40e4dc:	f200 8179 	bhi.w	40e7d2 <_malloc_r+0x32a>
  40e4e0:	09b3      	lsrs	r3, r6, #6
  40e4e2:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40e4e6:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  40e4ea:	00c3      	lsls	r3, r0, #3
  40e4ec:	4fbf      	ldr	r7, [pc, #764]	; (40e7ec <_malloc_r+0x344>)
  40e4ee:	443b      	add	r3, r7
  40e4f0:	f1a3 0108 	sub.w	r1, r3, #8
  40e4f4:	685c      	ldr	r4, [r3, #4]
  40e4f6:	42a1      	cmp	r1, r4
  40e4f8:	d106      	bne.n	40e508 <_malloc_r+0x60>
  40e4fa:	e00c      	b.n	40e516 <_malloc_r+0x6e>
  40e4fc:	2a00      	cmp	r2, #0
  40e4fe:	f280 80aa 	bge.w	40e656 <_malloc_r+0x1ae>
  40e502:	68e4      	ldr	r4, [r4, #12]
  40e504:	42a1      	cmp	r1, r4
  40e506:	d006      	beq.n	40e516 <_malloc_r+0x6e>
  40e508:	6863      	ldr	r3, [r4, #4]
  40e50a:	f023 0303 	bic.w	r3, r3, #3
  40e50e:	1b9a      	subs	r2, r3, r6
  40e510:	2a0f      	cmp	r2, #15
  40e512:	ddf3      	ble.n	40e4fc <_malloc_r+0x54>
  40e514:	4670      	mov	r0, lr
  40e516:	693c      	ldr	r4, [r7, #16]
  40e518:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 40e800 <_malloc_r+0x358>
  40e51c:	4574      	cmp	r4, lr
  40e51e:	f000 81ab 	beq.w	40e878 <_malloc_r+0x3d0>
  40e522:	6863      	ldr	r3, [r4, #4]
  40e524:	f023 0303 	bic.w	r3, r3, #3
  40e528:	1b9a      	subs	r2, r3, r6
  40e52a:	2a0f      	cmp	r2, #15
  40e52c:	f300 8190 	bgt.w	40e850 <_malloc_r+0x3a8>
  40e530:	2a00      	cmp	r2, #0
  40e532:	f8c7 e014 	str.w	lr, [r7, #20]
  40e536:	f8c7 e010 	str.w	lr, [r7, #16]
  40e53a:	f280 809d 	bge.w	40e678 <_malloc_r+0x1d0>
  40e53e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40e542:	f080 8161 	bcs.w	40e808 <_malloc_r+0x360>
  40e546:	08db      	lsrs	r3, r3, #3
  40e548:	f103 0c01 	add.w	ip, r3, #1
  40e54c:	1099      	asrs	r1, r3, #2
  40e54e:	687a      	ldr	r2, [r7, #4]
  40e550:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40e554:	f8c4 8008 	str.w	r8, [r4, #8]
  40e558:	2301      	movs	r3, #1
  40e55a:	408b      	lsls	r3, r1
  40e55c:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  40e560:	4313      	orrs	r3, r2
  40e562:	3908      	subs	r1, #8
  40e564:	60e1      	str	r1, [r4, #12]
  40e566:	607b      	str	r3, [r7, #4]
  40e568:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  40e56c:	f8c8 400c 	str.w	r4, [r8, #12]
  40e570:	1082      	asrs	r2, r0, #2
  40e572:	2401      	movs	r4, #1
  40e574:	4094      	lsls	r4, r2
  40e576:	429c      	cmp	r4, r3
  40e578:	f200 808b 	bhi.w	40e692 <_malloc_r+0x1ea>
  40e57c:	421c      	tst	r4, r3
  40e57e:	d106      	bne.n	40e58e <_malloc_r+0xe6>
  40e580:	f020 0003 	bic.w	r0, r0, #3
  40e584:	0064      	lsls	r4, r4, #1
  40e586:	421c      	tst	r4, r3
  40e588:	f100 0004 	add.w	r0, r0, #4
  40e58c:	d0fa      	beq.n	40e584 <_malloc_r+0xdc>
  40e58e:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  40e592:	46cc      	mov	ip, r9
  40e594:	4680      	mov	r8, r0
  40e596:	f8dc 300c 	ldr.w	r3, [ip, #12]
  40e59a:	459c      	cmp	ip, r3
  40e59c:	d107      	bne.n	40e5ae <_malloc_r+0x106>
  40e59e:	e16d      	b.n	40e87c <_malloc_r+0x3d4>
  40e5a0:	2a00      	cmp	r2, #0
  40e5a2:	f280 817b 	bge.w	40e89c <_malloc_r+0x3f4>
  40e5a6:	68db      	ldr	r3, [r3, #12]
  40e5a8:	459c      	cmp	ip, r3
  40e5aa:	f000 8167 	beq.w	40e87c <_malloc_r+0x3d4>
  40e5ae:	6859      	ldr	r1, [r3, #4]
  40e5b0:	f021 0103 	bic.w	r1, r1, #3
  40e5b4:	1b8a      	subs	r2, r1, r6
  40e5b6:	2a0f      	cmp	r2, #15
  40e5b8:	ddf2      	ble.n	40e5a0 <_malloc_r+0xf8>
  40e5ba:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  40e5be:	f8d3 8008 	ldr.w	r8, [r3, #8]
  40e5c2:	9300      	str	r3, [sp, #0]
  40e5c4:	199c      	adds	r4, r3, r6
  40e5c6:	4628      	mov	r0, r5
  40e5c8:	f046 0601 	orr.w	r6, r6, #1
  40e5cc:	f042 0501 	orr.w	r5, r2, #1
  40e5d0:	605e      	str	r6, [r3, #4]
  40e5d2:	f8c8 c00c 	str.w	ip, [r8, #12]
  40e5d6:	f8cc 8008 	str.w	r8, [ip, #8]
  40e5da:	617c      	str	r4, [r7, #20]
  40e5dc:	613c      	str	r4, [r7, #16]
  40e5de:	f8c4 e00c 	str.w	lr, [r4, #12]
  40e5e2:	f8c4 e008 	str.w	lr, [r4, #8]
  40e5e6:	6065      	str	r5, [r4, #4]
  40e5e8:	505a      	str	r2, [r3, r1]
  40e5ea:	f000 fb13 	bl	40ec14 <__malloc_unlock>
  40e5ee:	9b00      	ldr	r3, [sp, #0]
  40e5f0:	f103 0408 	add.w	r4, r3, #8
  40e5f4:	e01e      	b.n	40e634 <_malloc_r+0x18c>
  40e5f6:	2910      	cmp	r1, #16
  40e5f8:	d820      	bhi.n	40e63c <_malloc_r+0x194>
  40e5fa:	f000 fb05 	bl	40ec08 <__malloc_lock>
  40e5fe:	2610      	movs	r6, #16
  40e600:	2318      	movs	r3, #24
  40e602:	2002      	movs	r0, #2
  40e604:	4f79      	ldr	r7, [pc, #484]	; (40e7ec <_malloc_r+0x344>)
  40e606:	443b      	add	r3, r7
  40e608:	f1a3 0208 	sub.w	r2, r3, #8
  40e60c:	685c      	ldr	r4, [r3, #4]
  40e60e:	4294      	cmp	r4, r2
  40e610:	f000 813d 	beq.w	40e88e <_malloc_r+0x3e6>
  40e614:	6863      	ldr	r3, [r4, #4]
  40e616:	68e1      	ldr	r1, [r4, #12]
  40e618:	68a6      	ldr	r6, [r4, #8]
  40e61a:	f023 0303 	bic.w	r3, r3, #3
  40e61e:	4423      	add	r3, r4
  40e620:	4628      	mov	r0, r5
  40e622:	685a      	ldr	r2, [r3, #4]
  40e624:	60f1      	str	r1, [r6, #12]
  40e626:	f042 0201 	orr.w	r2, r2, #1
  40e62a:	608e      	str	r6, [r1, #8]
  40e62c:	605a      	str	r2, [r3, #4]
  40e62e:	f000 faf1 	bl	40ec14 <__malloc_unlock>
  40e632:	3408      	adds	r4, #8
  40e634:	4620      	mov	r0, r4
  40e636:	b003      	add	sp, #12
  40e638:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e63c:	2400      	movs	r4, #0
  40e63e:	230c      	movs	r3, #12
  40e640:	4620      	mov	r0, r4
  40e642:	602b      	str	r3, [r5, #0]
  40e644:	b003      	add	sp, #12
  40e646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e64a:	2040      	movs	r0, #64	; 0x40
  40e64c:	f44f 7300 	mov.w	r3, #512	; 0x200
  40e650:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40e654:	e74a      	b.n	40e4ec <_malloc_r+0x44>
  40e656:	4423      	add	r3, r4
  40e658:	68e1      	ldr	r1, [r4, #12]
  40e65a:	685a      	ldr	r2, [r3, #4]
  40e65c:	68a6      	ldr	r6, [r4, #8]
  40e65e:	f042 0201 	orr.w	r2, r2, #1
  40e662:	60f1      	str	r1, [r6, #12]
  40e664:	4628      	mov	r0, r5
  40e666:	608e      	str	r6, [r1, #8]
  40e668:	605a      	str	r2, [r3, #4]
  40e66a:	f000 fad3 	bl	40ec14 <__malloc_unlock>
  40e66e:	3408      	adds	r4, #8
  40e670:	4620      	mov	r0, r4
  40e672:	b003      	add	sp, #12
  40e674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e678:	4423      	add	r3, r4
  40e67a:	4628      	mov	r0, r5
  40e67c:	685a      	ldr	r2, [r3, #4]
  40e67e:	f042 0201 	orr.w	r2, r2, #1
  40e682:	605a      	str	r2, [r3, #4]
  40e684:	f000 fac6 	bl	40ec14 <__malloc_unlock>
  40e688:	3408      	adds	r4, #8
  40e68a:	4620      	mov	r0, r4
  40e68c:	b003      	add	sp, #12
  40e68e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e692:	68bc      	ldr	r4, [r7, #8]
  40e694:	6863      	ldr	r3, [r4, #4]
  40e696:	f023 0803 	bic.w	r8, r3, #3
  40e69a:	45b0      	cmp	r8, r6
  40e69c:	d304      	bcc.n	40e6a8 <_malloc_r+0x200>
  40e69e:	eba8 0306 	sub.w	r3, r8, r6
  40e6a2:	2b0f      	cmp	r3, #15
  40e6a4:	f300 8085 	bgt.w	40e7b2 <_malloc_r+0x30a>
  40e6a8:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40e804 <_malloc_r+0x35c>
  40e6ac:	4b50      	ldr	r3, [pc, #320]	; (40e7f0 <_malloc_r+0x348>)
  40e6ae:	f8d9 2000 	ldr.w	r2, [r9]
  40e6b2:	681b      	ldr	r3, [r3, #0]
  40e6b4:	3201      	adds	r2, #1
  40e6b6:	4433      	add	r3, r6
  40e6b8:	eb04 0a08 	add.w	sl, r4, r8
  40e6bc:	f000 8155 	beq.w	40e96a <_malloc_r+0x4c2>
  40e6c0:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  40e6c4:	330f      	adds	r3, #15
  40e6c6:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  40e6ca:	f02b 0b0f 	bic.w	fp, fp, #15
  40e6ce:	4659      	mov	r1, fp
  40e6d0:	4628      	mov	r0, r5
  40e6d2:	f000 ff45 	bl	40f560 <_sbrk_r>
  40e6d6:	1c41      	adds	r1, r0, #1
  40e6d8:	4602      	mov	r2, r0
  40e6da:	f000 80fc 	beq.w	40e8d6 <_malloc_r+0x42e>
  40e6de:	4582      	cmp	sl, r0
  40e6e0:	f200 80f7 	bhi.w	40e8d2 <_malloc_r+0x42a>
  40e6e4:	4b43      	ldr	r3, [pc, #268]	; (40e7f4 <_malloc_r+0x34c>)
  40e6e6:	6819      	ldr	r1, [r3, #0]
  40e6e8:	4459      	add	r1, fp
  40e6ea:	6019      	str	r1, [r3, #0]
  40e6ec:	f000 814d 	beq.w	40e98a <_malloc_r+0x4e2>
  40e6f0:	f8d9 0000 	ldr.w	r0, [r9]
  40e6f4:	3001      	adds	r0, #1
  40e6f6:	bf1b      	ittet	ne
  40e6f8:	eba2 0a0a 	subne.w	sl, r2, sl
  40e6fc:	4451      	addne	r1, sl
  40e6fe:	f8c9 2000 	streq.w	r2, [r9]
  40e702:	6019      	strne	r1, [r3, #0]
  40e704:	f012 0107 	ands.w	r1, r2, #7
  40e708:	f000 8115 	beq.w	40e936 <_malloc_r+0x48e>
  40e70c:	f1c1 0008 	rsb	r0, r1, #8
  40e710:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40e714:	4402      	add	r2, r0
  40e716:	3108      	adds	r1, #8
  40e718:	eb02 090b 	add.w	r9, r2, fp
  40e71c:	f3c9 090b 	ubfx	r9, r9, #0, #12
  40e720:	eba1 0909 	sub.w	r9, r1, r9
  40e724:	4649      	mov	r1, r9
  40e726:	4628      	mov	r0, r5
  40e728:	9301      	str	r3, [sp, #4]
  40e72a:	9200      	str	r2, [sp, #0]
  40e72c:	f000 ff18 	bl	40f560 <_sbrk_r>
  40e730:	1c43      	adds	r3, r0, #1
  40e732:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40e736:	f000 8143 	beq.w	40e9c0 <_malloc_r+0x518>
  40e73a:	1a80      	subs	r0, r0, r2
  40e73c:	4448      	add	r0, r9
  40e73e:	f040 0001 	orr.w	r0, r0, #1
  40e742:	6819      	ldr	r1, [r3, #0]
  40e744:	60ba      	str	r2, [r7, #8]
  40e746:	4449      	add	r1, r9
  40e748:	42bc      	cmp	r4, r7
  40e74a:	6050      	str	r0, [r2, #4]
  40e74c:	6019      	str	r1, [r3, #0]
  40e74e:	d017      	beq.n	40e780 <_malloc_r+0x2d8>
  40e750:	f1b8 0f0f 	cmp.w	r8, #15
  40e754:	f240 80fb 	bls.w	40e94e <_malloc_r+0x4a6>
  40e758:	6860      	ldr	r0, [r4, #4]
  40e75a:	f1a8 020c 	sub.w	r2, r8, #12
  40e75e:	f022 0207 	bic.w	r2, r2, #7
  40e762:	eb04 0e02 	add.w	lr, r4, r2
  40e766:	f000 0001 	and.w	r0, r0, #1
  40e76a:	f04f 0c05 	mov.w	ip, #5
  40e76e:	4310      	orrs	r0, r2
  40e770:	2a0f      	cmp	r2, #15
  40e772:	6060      	str	r0, [r4, #4]
  40e774:	f8ce c004 	str.w	ip, [lr, #4]
  40e778:	f8ce c008 	str.w	ip, [lr, #8]
  40e77c:	f200 8117 	bhi.w	40e9ae <_malloc_r+0x506>
  40e780:	4b1d      	ldr	r3, [pc, #116]	; (40e7f8 <_malloc_r+0x350>)
  40e782:	68bc      	ldr	r4, [r7, #8]
  40e784:	681a      	ldr	r2, [r3, #0]
  40e786:	4291      	cmp	r1, r2
  40e788:	bf88      	it	hi
  40e78a:	6019      	strhi	r1, [r3, #0]
  40e78c:	4b1b      	ldr	r3, [pc, #108]	; (40e7fc <_malloc_r+0x354>)
  40e78e:	681a      	ldr	r2, [r3, #0]
  40e790:	4291      	cmp	r1, r2
  40e792:	6862      	ldr	r2, [r4, #4]
  40e794:	bf88      	it	hi
  40e796:	6019      	strhi	r1, [r3, #0]
  40e798:	f022 0203 	bic.w	r2, r2, #3
  40e79c:	4296      	cmp	r6, r2
  40e79e:	eba2 0306 	sub.w	r3, r2, r6
  40e7a2:	d801      	bhi.n	40e7a8 <_malloc_r+0x300>
  40e7a4:	2b0f      	cmp	r3, #15
  40e7a6:	dc04      	bgt.n	40e7b2 <_malloc_r+0x30a>
  40e7a8:	4628      	mov	r0, r5
  40e7aa:	f000 fa33 	bl	40ec14 <__malloc_unlock>
  40e7ae:	2400      	movs	r4, #0
  40e7b0:	e740      	b.n	40e634 <_malloc_r+0x18c>
  40e7b2:	19a2      	adds	r2, r4, r6
  40e7b4:	f043 0301 	orr.w	r3, r3, #1
  40e7b8:	f046 0601 	orr.w	r6, r6, #1
  40e7bc:	6066      	str	r6, [r4, #4]
  40e7be:	4628      	mov	r0, r5
  40e7c0:	60ba      	str	r2, [r7, #8]
  40e7c2:	6053      	str	r3, [r2, #4]
  40e7c4:	f000 fa26 	bl	40ec14 <__malloc_unlock>
  40e7c8:	3408      	adds	r4, #8
  40e7ca:	4620      	mov	r0, r4
  40e7cc:	b003      	add	sp, #12
  40e7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40e7d2:	2b14      	cmp	r3, #20
  40e7d4:	d971      	bls.n	40e8ba <_malloc_r+0x412>
  40e7d6:	2b54      	cmp	r3, #84	; 0x54
  40e7d8:	f200 80a3 	bhi.w	40e922 <_malloc_r+0x47a>
  40e7dc:	0b33      	lsrs	r3, r6, #12
  40e7de:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40e7e2:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40e7e6:	00c3      	lsls	r3, r0, #3
  40e7e8:	e680      	b.n	40e4ec <_malloc_r+0x44>
  40e7ea:	bf00      	nop
  40e7ec:	20400618 	.word	0x20400618
  40e7f0:	2040ca50 	.word	0x2040ca50
  40e7f4:	2040ca20 	.word	0x2040ca20
  40e7f8:	2040ca48 	.word	0x2040ca48
  40e7fc:	2040ca4c 	.word	0x2040ca4c
  40e800:	20400620 	.word	0x20400620
  40e804:	20400a20 	.word	0x20400a20
  40e808:	0a5a      	lsrs	r2, r3, #9
  40e80a:	2a04      	cmp	r2, #4
  40e80c:	d95b      	bls.n	40e8c6 <_malloc_r+0x41e>
  40e80e:	2a14      	cmp	r2, #20
  40e810:	f200 80ae 	bhi.w	40e970 <_malloc_r+0x4c8>
  40e814:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  40e818:	00c9      	lsls	r1, r1, #3
  40e81a:	325b      	adds	r2, #91	; 0x5b
  40e81c:	eb07 0c01 	add.w	ip, r7, r1
  40e820:	5879      	ldr	r1, [r7, r1]
  40e822:	f1ac 0c08 	sub.w	ip, ip, #8
  40e826:	458c      	cmp	ip, r1
  40e828:	f000 8088 	beq.w	40e93c <_malloc_r+0x494>
  40e82c:	684a      	ldr	r2, [r1, #4]
  40e82e:	f022 0203 	bic.w	r2, r2, #3
  40e832:	4293      	cmp	r3, r2
  40e834:	d273      	bcs.n	40e91e <_malloc_r+0x476>
  40e836:	6889      	ldr	r1, [r1, #8]
  40e838:	458c      	cmp	ip, r1
  40e83a:	d1f7      	bne.n	40e82c <_malloc_r+0x384>
  40e83c:	f8dc 200c 	ldr.w	r2, [ip, #12]
  40e840:	687b      	ldr	r3, [r7, #4]
  40e842:	60e2      	str	r2, [r4, #12]
  40e844:	f8c4 c008 	str.w	ip, [r4, #8]
  40e848:	6094      	str	r4, [r2, #8]
  40e84a:	f8cc 400c 	str.w	r4, [ip, #12]
  40e84e:	e68f      	b.n	40e570 <_malloc_r+0xc8>
  40e850:	19a1      	adds	r1, r4, r6
  40e852:	f046 0c01 	orr.w	ip, r6, #1
  40e856:	f042 0601 	orr.w	r6, r2, #1
  40e85a:	f8c4 c004 	str.w	ip, [r4, #4]
  40e85e:	4628      	mov	r0, r5
  40e860:	6179      	str	r1, [r7, #20]
  40e862:	6139      	str	r1, [r7, #16]
  40e864:	f8c1 e00c 	str.w	lr, [r1, #12]
  40e868:	f8c1 e008 	str.w	lr, [r1, #8]
  40e86c:	604e      	str	r6, [r1, #4]
  40e86e:	50e2      	str	r2, [r4, r3]
  40e870:	f000 f9d0 	bl	40ec14 <__malloc_unlock>
  40e874:	3408      	adds	r4, #8
  40e876:	e6dd      	b.n	40e634 <_malloc_r+0x18c>
  40e878:	687b      	ldr	r3, [r7, #4]
  40e87a:	e679      	b.n	40e570 <_malloc_r+0xc8>
  40e87c:	f108 0801 	add.w	r8, r8, #1
  40e880:	f018 0f03 	tst.w	r8, #3
  40e884:	f10c 0c08 	add.w	ip, ip, #8
  40e888:	f47f ae85 	bne.w	40e596 <_malloc_r+0xee>
  40e88c:	e02d      	b.n	40e8ea <_malloc_r+0x442>
  40e88e:	68dc      	ldr	r4, [r3, #12]
  40e890:	42a3      	cmp	r3, r4
  40e892:	bf08      	it	eq
  40e894:	3002      	addeq	r0, #2
  40e896:	f43f ae3e 	beq.w	40e516 <_malloc_r+0x6e>
  40e89a:	e6bb      	b.n	40e614 <_malloc_r+0x16c>
  40e89c:	4419      	add	r1, r3
  40e89e:	461c      	mov	r4, r3
  40e8a0:	684a      	ldr	r2, [r1, #4]
  40e8a2:	68db      	ldr	r3, [r3, #12]
  40e8a4:	f854 6f08 	ldr.w	r6, [r4, #8]!
  40e8a8:	f042 0201 	orr.w	r2, r2, #1
  40e8ac:	604a      	str	r2, [r1, #4]
  40e8ae:	4628      	mov	r0, r5
  40e8b0:	60f3      	str	r3, [r6, #12]
  40e8b2:	609e      	str	r6, [r3, #8]
  40e8b4:	f000 f9ae 	bl	40ec14 <__malloc_unlock>
  40e8b8:	e6bc      	b.n	40e634 <_malloc_r+0x18c>
  40e8ba:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  40e8be:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  40e8c2:	00c3      	lsls	r3, r0, #3
  40e8c4:	e612      	b.n	40e4ec <_malloc_r+0x44>
  40e8c6:	099a      	lsrs	r2, r3, #6
  40e8c8:	f102 0139 	add.w	r1, r2, #57	; 0x39
  40e8cc:	00c9      	lsls	r1, r1, #3
  40e8ce:	3238      	adds	r2, #56	; 0x38
  40e8d0:	e7a4      	b.n	40e81c <_malloc_r+0x374>
  40e8d2:	42bc      	cmp	r4, r7
  40e8d4:	d054      	beq.n	40e980 <_malloc_r+0x4d8>
  40e8d6:	68bc      	ldr	r4, [r7, #8]
  40e8d8:	6862      	ldr	r2, [r4, #4]
  40e8da:	f022 0203 	bic.w	r2, r2, #3
  40e8de:	e75d      	b.n	40e79c <_malloc_r+0x2f4>
  40e8e0:	f859 3908 	ldr.w	r3, [r9], #-8
  40e8e4:	4599      	cmp	r9, r3
  40e8e6:	f040 8086 	bne.w	40e9f6 <_malloc_r+0x54e>
  40e8ea:	f010 0f03 	tst.w	r0, #3
  40e8ee:	f100 30ff 	add.w	r0, r0, #4294967295
  40e8f2:	d1f5      	bne.n	40e8e0 <_malloc_r+0x438>
  40e8f4:	687b      	ldr	r3, [r7, #4]
  40e8f6:	ea23 0304 	bic.w	r3, r3, r4
  40e8fa:	607b      	str	r3, [r7, #4]
  40e8fc:	0064      	lsls	r4, r4, #1
  40e8fe:	429c      	cmp	r4, r3
  40e900:	f63f aec7 	bhi.w	40e692 <_malloc_r+0x1ea>
  40e904:	2c00      	cmp	r4, #0
  40e906:	f43f aec4 	beq.w	40e692 <_malloc_r+0x1ea>
  40e90a:	421c      	tst	r4, r3
  40e90c:	4640      	mov	r0, r8
  40e90e:	f47f ae3e 	bne.w	40e58e <_malloc_r+0xe6>
  40e912:	0064      	lsls	r4, r4, #1
  40e914:	421c      	tst	r4, r3
  40e916:	f100 0004 	add.w	r0, r0, #4
  40e91a:	d0fa      	beq.n	40e912 <_malloc_r+0x46a>
  40e91c:	e637      	b.n	40e58e <_malloc_r+0xe6>
  40e91e:	468c      	mov	ip, r1
  40e920:	e78c      	b.n	40e83c <_malloc_r+0x394>
  40e922:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  40e926:	d815      	bhi.n	40e954 <_malloc_r+0x4ac>
  40e928:	0bf3      	lsrs	r3, r6, #15
  40e92a:	f103 0078 	add.w	r0, r3, #120	; 0x78
  40e92e:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  40e932:	00c3      	lsls	r3, r0, #3
  40e934:	e5da      	b.n	40e4ec <_malloc_r+0x44>
  40e936:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  40e93a:	e6ed      	b.n	40e718 <_malloc_r+0x270>
  40e93c:	687b      	ldr	r3, [r7, #4]
  40e93e:	1092      	asrs	r2, r2, #2
  40e940:	2101      	movs	r1, #1
  40e942:	fa01 f202 	lsl.w	r2, r1, r2
  40e946:	4313      	orrs	r3, r2
  40e948:	607b      	str	r3, [r7, #4]
  40e94a:	4662      	mov	r2, ip
  40e94c:	e779      	b.n	40e842 <_malloc_r+0x39a>
  40e94e:	2301      	movs	r3, #1
  40e950:	6053      	str	r3, [r2, #4]
  40e952:	e729      	b.n	40e7a8 <_malloc_r+0x300>
  40e954:	f240 5254 	movw	r2, #1364	; 0x554
  40e958:	4293      	cmp	r3, r2
  40e95a:	d822      	bhi.n	40e9a2 <_malloc_r+0x4fa>
  40e95c:	0cb3      	lsrs	r3, r6, #18
  40e95e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  40e962:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  40e966:	00c3      	lsls	r3, r0, #3
  40e968:	e5c0      	b.n	40e4ec <_malloc_r+0x44>
  40e96a:	f103 0b10 	add.w	fp, r3, #16
  40e96e:	e6ae      	b.n	40e6ce <_malloc_r+0x226>
  40e970:	2a54      	cmp	r2, #84	; 0x54
  40e972:	d829      	bhi.n	40e9c8 <_malloc_r+0x520>
  40e974:	0b1a      	lsrs	r2, r3, #12
  40e976:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  40e97a:	00c9      	lsls	r1, r1, #3
  40e97c:	326e      	adds	r2, #110	; 0x6e
  40e97e:	e74d      	b.n	40e81c <_malloc_r+0x374>
  40e980:	4b20      	ldr	r3, [pc, #128]	; (40ea04 <_malloc_r+0x55c>)
  40e982:	6819      	ldr	r1, [r3, #0]
  40e984:	4459      	add	r1, fp
  40e986:	6019      	str	r1, [r3, #0]
  40e988:	e6b2      	b.n	40e6f0 <_malloc_r+0x248>
  40e98a:	f3ca 000b 	ubfx	r0, sl, #0, #12
  40e98e:	2800      	cmp	r0, #0
  40e990:	f47f aeae 	bne.w	40e6f0 <_malloc_r+0x248>
  40e994:	eb08 030b 	add.w	r3, r8, fp
  40e998:	68ba      	ldr	r2, [r7, #8]
  40e99a:	f043 0301 	orr.w	r3, r3, #1
  40e99e:	6053      	str	r3, [r2, #4]
  40e9a0:	e6ee      	b.n	40e780 <_malloc_r+0x2d8>
  40e9a2:	207f      	movs	r0, #127	; 0x7f
  40e9a4:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  40e9a8:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  40e9ac:	e59e      	b.n	40e4ec <_malloc_r+0x44>
  40e9ae:	f104 0108 	add.w	r1, r4, #8
  40e9b2:	4628      	mov	r0, r5
  40e9b4:	9300      	str	r3, [sp, #0]
  40e9b6:	f7ff fa47 	bl	40de48 <_free_r>
  40e9ba:	9b00      	ldr	r3, [sp, #0]
  40e9bc:	6819      	ldr	r1, [r3, #0]
  40e9be:	e6df      	b.n	40e780 <_malloc_r+0x2d8>
  40e9c0:	2001      	movs	r0, #1
  40e9c2:	f04f 0900 	mov.w	r9, #0
  40e9c6:	e6bc      	b.n	40e742 <_malloc_r+0x29a>
  40e9c8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  40e9cc:	d805      	bhi.n	40e9da <_malloc_r+0x532>
  40e9ce:	0bda      	lsrs	r2, r3, #15
  40e9d0:	f102 0178 	add.w	r1, r2, #120	; 0x78
  40e9d4:	00c9      	lsls	r1, r1, #3
  40e9d6:	3277      	adds	r2, #119	; 0x77
  40e9d8:	e720      	b.n	40e81c <_malloc_r+0x374>
  40e9da:	f240 5154 	movw	r1, #1364	; 0x554
  40e9de:	428a      	cmp	r2, r1
  40e9e0:	d805      	bhi.n	40e9ee <_malloc_r+0x546>
  40e9e2:	0c9a      	lsrs	r2, r3, #18
  40e9e4:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  40e9e8:	00c9      	lsls	r1, r1, #3
  40e9ea:	327c      	adds	r2, #124	; 0x7c
  40e9ec:	e716      	b.n	40e81c <_malloc_r+0x374>
  40e9ee:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  40e9f2:	227e      	movs	r2, #126	; 0x7e
  40e9f4:	e712      	b.n	40e81c <_malloc_r+0x374>
  40e9f6:	687b      	ldr	r3, [r7, #4]
  40e9f8:	e780      	b.n	40e8fc <_malloc_r+0x454>
  40e9fa:	08f0      	lsrs	r0, r6, #3
  40e9fc:	f106 0308 	add.w	r3, r6, #8
  40ea00:	e600      	b.n	40e604 <_malloc_r+0x15c>
  40ea02:	bf00      	nop
  40ea04:	2040ca20 	.word	0x2040ca20

0040ea08 <__ascii_mbtowc>:
  40ea08:	b082      	sub	sp, #8
  40ea0a:	b149      	cbz	r1, 40ea20 <__ascii_mbtowc+0x18>
  40ea0c:	b15a      	cbz	r2, 40ea26 <__ascii_mbtowc+0x1e>
  40ea0e:	b16b      	cbz	r3, 40ea2c <__ascii_mbtowc+0x24>
  40ea10:	7813      	ldrb	r3, [r2, #0]
  40ea12:	600b      	str	r3, [r1, #0]
  40ea14:	7812      	ldrb	r2, [r2, #0]
  40ea16:	1c10      	adds	r0, r2, #0
  40ea18:	bf18      	it	ne
  40ea1a:	2001      	movne	r0, #1
  40ea1c:	b002      	add	sp, #8
  40ea1e:	4770      	bx	lr
  40ea20:	a901      	add	r1, sp, #4
  40ea22:	2a00      	cmp	r2, #0
  40ea24:	d1f3      	bne.n	40ea0e <__ascii_mbtowc+0x6>
  40ea26:	4610      	mov	r0, r2
  40ea28:	b002      	add	sp, #8
  40ea2a:	4770      	bx	lr
  40ea2c:	f06f 0001 	mvn.w	r0, #1
  40ea30:	e7f4      	b.n	40ea1c <__ascii_mbtowc+0x14>
  40ea32:	bf00      	nop
	...

0040ea40 <memchr>:
  40ea40:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40ea44:	2a10      	cmp	r2, #16
  40ea46:	db2b      	blt.n	40eaa0 <memchr+0x60>
  40ea48:	f010 0f07 	tst.w	r0, #7
  40ea4c:	d008      	beq.n	40ea60 <memchr+0x20>
  40ea4e:	f810 3b01 	ldrb.w	r3, [r0], #1
  40ea52:	3a01      	subs	r2, #1
  40ea54:	428b      	cmp	r3, r1
  40ea56:	d02d      	beq.n	40eab4 <memchr+0x74>
  40ea58:	f010 0f07 	tst.w	r0, #7
  40ea5c:	b342      	cbz	r2, 40eab0 <memchr+0x70>
  40ea5e:	d1f6      	bne.n	40ea4e <memchr+0xe>
  40ea60:	b4f0      	push	{r4, r5, r6, r7}
  40ea62:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  40ea66:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40ea6a:	f022 0407 	bic.w	r4, r2, #7
  40ea6e:	f07f 0700 	mvns.w	r7, #0
  40ea72:	2300      	movs	r3, #0
  40ea74:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  40ea78:	3c08      	subs	r4, #8
  40ea7a:	ea85 0501 	eor.w	r5, r5, r1
  40ea7e:	ea86 0601 	eor.w	r6, r6, r1
  40ea82:	fa85 f547 	uadd8	r5, r5, r7
  40ea86:	faa3 f587 	sel	r5, r3, r7
  40ea8a:	fa86 f647 	uadd8	r6, r6, r7
  40ea8e:	faa5 f687 	sel	r6, r5, r7
  40ea92:	b98e      	cbnz	r6, 40eab8 <memchr+0x78>
  40ea94:	d1ee      	bne.n	40ea74 <memchr+0x34>
  40ea96:	bcf0      	pop	{r4, r5, r6, r7}
  40ea98:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40ea9c:	f002 0207 	and.w	r2, r2, #7
  40eaa0:	b132      	cbz	r2, 40eab0 <memchr+0x70>
  40eaa2:	f810 3b01 	ldrb.w	r3, [r0], #1
  40eaa6:	3a01      	subs	r2, #1
  40eaa8:	ea83 0301 	eor.w	r3, r3, r1
  40eaac:	b113      	cbz	r3, 40eab4 <memchr+0x74>
  40eaae:	d1f8      	bne.n	40eaa2 <memchr+0x62>
  40eab0:	2000      	movs	r0, #0
  40eab2:	4770      	bx	lr
  40eab4:	3801      	subs	r0, #1
  40eab6:	4770      	bx	lr
  40eab8:	2d00      	cmp	r5, #0
  40eaba:	bf06      	itte	eq
  40eabc:	4635      	moveq	r5, r6
  40eabe:	3803      	subeq	r0, #3
  40eac0:	3807      	subne	r0, #7
  40eac2:	f015 0f01 	tst.w	r5, #1
  40eac6:	d107      	bne.n	40ead8 <memchr+0x98>
  40eac8:	3001      	adds	r0, #1
  40eaca:	f415 7f80 	tst.w	r5, #256	; 0x100
  40eace:	bf02      	ittt	eq
  40ead0:	3001      	addeq	r0, #1
  40ead2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  40ead6:	3001      	addeq	r0, #1
  40ead8:	bcf0      	pop	{r4, r5, r6, r7}
  40eada:	3801      	subs	r0, #1
  40eadc:	4770      	bx	lr
  40eade:	bf00      	nop

0040eae0 <memcmp>:
  40eae0:	2a03      	cmp	r2, #3
  40eae2:	b470      	push	{r4, r5, r6}
  40eae4:	d922      	bls.n	40eb2c <memcmp+0x4c>
  40eae6:	ea40 0301 	orr.w	r3, r0, r1
  40eaea:	079b      	lsls	r3, r3, #30
  40eaec:	d011      	beq.n	40eb12 <memcmp+0x32>
  40eaee:	7803      	ldrb	r3, [r0, #0]
  40eaf0:	780c      	ldrb	r4, [r1, #0]
  40eaf2:	42a3      	cmp	r3, r4
  40eaf4:	d11d      	bne.n	40eb32 <memcmp+0x52>
  40eaf6:	440a      	add	r2, r1
  40eaf8:	3101      	adds	r1, #1
  40eafa:	e005      	b.n	40eb08 <memcmp+0x28>
  40eafc:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40eb00:	f811 4b01 	ldrb.w	r4, [r1], #1
  40eb04:	42a3      	cmp	r3, r4
  40eb06:	d114      	bne.n	40eb32 <memcmp+0x52>
  40eb08:	4291      	cmp	r1, r2
  40eb0a:	d1f7      	bne.n	40eafc <memcmp+0x1c>
  40eb0c:	2000      	movs	r0, #0
  40eb0e:	bc70      	pop	{r4, r5, r6}
  40eb10:	4770      	bx	lr
  40eb12:	680d      	ldr	r5, [r1, #0]
  40eb14:	6806      	ldr	r6, [r0, #0]
  40eb16:	42ae      	cmp	r6, r5
  40eb18:	460c      	mov	r4, r1
  40eb1a:	4603      	mov	r3, r0
  40eb1c:	f101 0104 	add.w	r1, r1, #4
  40eb20:	f100 0004 	add.w	r0, r0, #4
  40eb24:	d108      	bne.n	40eb38 <memcmp+0x58>
  40eb26:	3a04      	subs	r2, #4
  40eb28:	2a03      	cmp	r2, #3
  40eb2a:	d8f2      	bhi.n	40eb12 <memcmp+0x32>
  40eb2c:	2a00      	cmp	r2, #0
  40eb2e:	d1de      	bne.n	40eaee <memcmp+0xe>
  40eb30:	e7ec      	b.n	40eb0c <memcmp+0x2c>
  40eb32:	1b18      	subs	r0, r3, r4
  40eb34:	bc70      	pop	{r4, r5, r6}
  40eb36:	4770      	bx	lr
  40eb38:	4621      	mov	r1, r4
  40eb3a:	4618      	mov	r0, r3
  40eb3c:	e7d7      	b.n	40eaee <memcmp+0xe>
  40eb3e:	bf00      	nop

0040eb40 <memmove>:
  40eb40:	4288      	cmp	r0, r1
  40eb42:	b5f0      	push	{r4, r5, r6, r7, lr}
  40eb44:	d90d      	bls.n	40eb62 <memmove+0x22>
  40eb46:	188b      	adds	r3, r1, r2
  40eb48:	4298      	cmp	r0, r3
  40eb4a:	d20a      	bcs.n	40eb62 <memmove+0x22>
  40eb4c:	1884      	adds	r4, r0, r2
  40eb4e:	2a00      	cmp	r2, #0
  40eb50:	d051      	beq.n	40ebf6 <memmove+0xb6>
  40eb52:	4622      	mov	r2, r4
  40eb54:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  40eb58:	f802 4d01 	strb.w	r4, [r2, #-1]!
  40eb5c:	4299      	cmp	r1, r3
  40eb5e:	d1f9      	bne.n	40eb54 <memmove+0x14>
  40eb60:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40eb62:	2a0f      	cmp	r2, #15
  40eb64:	d948      	bls.n	40ebf8 <memmove+0xb8>
  40eb66:	ea41 0300 	orr.w	r3, r1, r0
  40eb6a:	079b      	lsls	r3, r3, #30
  40eb6c:	d146      	bne.n	40ebfc <memmove+0xbc>
  40eb6e:	f100 0410 	add.w	r4, r0, #16
  40eb72:	f101 0310 	add.w	r3, r1, #16
  40eb76:	4615      	mov	r5, r2
  40eb78:	f853 6c10 	ldr.w	r6, [r3, #-16]
  40eb7c:	f844 6c10 	str.w	r6, [r4, #-16]
  40eb80:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  40eb84:	f844 6c0c 	str.w	r6, [r4, #-12]
  40eb88:	f853 6c08 	ldr.w	r6, [r3, #-8]
  40eb8c:	f844 6c08 	str.w	r6, [r4, #-8]
  40eb90:	3d10      	subs	r5, #16
  40eb92:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40eb96:	f844 6c04 	str.w	r6, [r4, #-4]
  40eb9a:	2d0f      	cmp	r5, #15
  40eb9c:	f103 0310 	add.w	r3, r3, #16
  40eba0:	f104 0410 	add.w	r4, r4, #16
  40eba4:	d8e8      	bhi.n	40eb78 <memmove+0x38>
  40eba6:	f1a2 0310 	sub.w	r3, r2, #16
  40ebaa:	f023 030f 	bic.w	r3, r3, #15
  40ebae:	f002 0e0f 	and.w	lr, r2, #15
  40ebb2:	3310      	adds	r3, #16
  40ebb4:	f1be 0f03 	cmp.w	lr, #3
  40ebb8:	4419      	add	r1, r3
  40ebba:	4403      	add	r3, r0
  40ebbc:	d921      	bls.n	40ec02 <memmove+0xc2>
  40ebbe:	1f1e      	subs	r6, r3, #4
  40ebc0:	460d      	mov	r5, r1
  40ebc2:	4674      	mov	r4, lr
  40ebc4:	3c04      	subs	r4, #4
  40ebc6:	f855 7b04 	ldr.w	r7, [r5], #4
  40ebca:	f846 7f04 	str.w	r7, [r6, #4]!
  40ebce:	2c03      	cmp	r4, #3
  40ebd0:	d8f8      	bhi.n	40ebc4 <memmove+0x84>
  40ebd2:	f1ae 0404 	sub.w	r4, lr, #4
  40ebd6:	f024 0403 	bic.w	r4, r4, #3
  40ebda:	3404      	adds	r4, #4
  40ebdc:	4421      	add	r1, r4
  40ebde:	4423      	add	r3, r4
  40ebe0:	f002 0203 	and.w	r2, r2, #3
  40ebe4:	b162      	cbz	r2, 40ec00 <memmove+0xc0>
  40ebe6:	3b01      	subs	r3, #1
  40ebe8:	440a      	add	r2, r1
  40ebea:	f811 4b01 	ldrb.w	r4, [r1], #1
  40ebee:	f803 4f01 	strb.w	r4, [r3, #1]!
  40ebf2:	428a      	cmp	r2, r1
  40ebf4:	d1f9      	bne.n	40ebea <memmove+0xaa>
  40ebf6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ebf8:	4603      	mov	r3, r0
  40ebfa:	e7f3      	b.n	40ebe4 <memmove+0xa4>
  40ebfc:	4603      	mov	r3, r0
  40ebfe:	e7f2      	b.n	40ebe6 <memmove+0xa6>
  40ec00:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ec02:	4672      	mov	r2, lr
  40ec04:	e7ee      	b.n	40ebe4 <memmove+0xa4>
  40ec06:	bf00      	nop

0040ec08 <__malloc_lock>:
  40ec08:	4801      	ldr	r0, [pc, #4]	; (40ec10 <__malloc_lock+0x8>)
  40ec0a:	f7ff bbc9 	b.w	40e3a0 <__retarget_lock_acquire_recursive>
  40ec0e:	bf00      	nop
  40ec10:	20410a40 	.word	0x20410a40

0040ec14 <__malloc_unlock>:
  40ec14:	4801      	ldr	r0, [pc, #4]	; (40ec1c <__malloc_unlock+0x8>)
  40ec16:	f7ff bbc5 	b.w	40e3a4 <__retarget_lock_release_recursive>
  40ec1a:	bf00      	nop
  40ec1c:	20410a40 	.word	0x20410a40

0040ec20 <_Balloc>:
  40ec20:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40ec22:	b570      	push	{r4, r5, r6, lr}
  40ec24:	4605      	mov	r5, r0
  40ec26:	460c      	mov	r4, r1
  40ec28:	b14b      	cbz	r3, 40ec3e <_Balloc+0x1e>
  40ec2a:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  40ec2e:	b180      	cbz	r0, 40ec52 <_Balloc+0x32>
  40ec30:	6802      	ldr	r2, [r0, #0]
  40ec32:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40ec36:	2300      	movs	r3, #0
  40ec38:	6103      	str	r3, [r0, #16]
  40ec3a:	60c3      	str	r3, [r0, #12]
  40ec3c:	bd70      	pop	{r4, r5, r6, pc}
  40ec3e:	2221      	movs	r2, #33	; 0x21
  40ec40:	2104      	movs	r1, #4
  40ec42:	f000 fedd 	bl	40fa00 <_calloc_r>
  40ec46:	64e8      	str	r0, [r5, #76]	; 0x4c
  40ec48:	4603      	mov	r3, r0
  40ec4a:	2800      	cmp	r0, #0
  40ec4c:	d1ed      	bne.n	40ec2a <_Balloc+0xa>
  40ec4e:	2000      	movs	r0, #0
  40ec50:	bd70      	pop	{r4, r5, r6, pc}
  40ec52:	2101      	movs	r1, #1
  40ec54:	fa01 f604 	lsl.w	r6, r1, r4
  40ec58:	1d72      	adds	r2, r6, #5
  40ec5a:	4628      	mov	r0, r5
  40ec5c:	0092      	lsls	r2, r2, #2
  40ec5e:	f000 fecf 	bl	40fa00 <_calloc_r>
  40ec62:	2800      	cmp	r0, #0
  40ec64:	d0f3      	beq.n	40ec4e <_Balloc+0x2e>
  40ec66:	6044      	str	r4, [r0, #4]
  40ec68:	6086      	str	r6, [r0, #8]
  40ec6a:	e7e4      	b.n	40ec36 <_Balloc+0x16>

0040ec6c <_Bfree>:
  40ec6c:	b131      	cbz	r1, 40ec7c <_Bfree+0x10>
  40ec6e:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  40ec70:	684a      	ldr	r2, [r1, #4]
  40ec72:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  40ec76:	6008      	str	r0, [r1, #0]
  40ec78:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  40ec7c:	4770      	bx	lr
  40ec7e:	bf00      	nop

0040ec80 <__multadd>:
  40ec80:	b5f0      	push	{r4, r5, r6, r7, lr}
  40ec82:	690c      	ldr	r4, [r1, #16]
  40ec84:	b083      	sub	sp, #12
  40ec86:	460d      	mov	r5, r1
  40ec88:	4606      	mov	r6, r0
  40ec8a:	f101 0e14 	add.w	lr, r1, #20
  40ec8e:	2700      	movs	r7, #0
  40ec90:	f8de 0000 	ldr.w	r0, [lr]
  40ec94:	b281      	uxth	r1, r0
  40ec96:	fb02 3301 	mla	r3, r2, r1, r3
  40ec9a:	0c01      	lsrs	r1, r0, #16
  40ec9c:	0c18      	lsrs	r0, r3, #16
  40ec9e:	fb02 0101 	mla	r1, r2, r1, r0
  40eca2:	b29b      	uxth	r3, r3
  40eca4:	3701      	adds	r7, #1
  40eca6:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40ecaa:	42bc      	cmp	r4, r7
  40ecac:	f84e 3b04 	str.w	r3, [lr], #4
  40ecb0:	ea4f 4311 	mov.w	r3, r1, lsr #16
  40ecb4:	dcec      	bgt.n	40ec90 <__multadd+0x10>
  40ecb6:	b13b      	cbz	r3, 40ecc8 <__multadd+0x48>
  40ecb8:	68aa      	ldr	r2, [r5, #8]
  40ecba:	4294      	cmp	r4, r2
  40ecbc:	da07      	bge.n	40ecce <__multadd+0x4e>
  40ecbe:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  40ecc2:	3401      	adds	r4, #1
  40ecc4:	6153      	str	r3, [r2, #20]
  40ecc6:	612c      	str	r4, [r5, #16]
  40ecc8:	4628      	mov	r0, r5
  40ecca:	b003      	add	sp, #12
  40eccc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40ecce:	6869      	ldr	r1, [r5, #4]
  40ecd0:	9301      	str	r3, [sp, #4]
  40ecd2:	3101      	adds	r1, #1
  40ecd4:	4630      	mov	r0, r6
  40ecd6:	f7ff ffa3 	bl	40ec20 <_Balloc>
  40ecda:	692a      	ldr	r2, [r5, #16]
  40ecdc:	3202      	adds	r2, #2
  40ecde:	f105 010c 	add.w	r1, r5, #12
  40ece2:	4607      	mov	r7, r0
  40ece4:	0092      	lsls	r2, r2, #2
  40ece6:	300c      	adds	r0, #12
  40ece8:	f7fa fe34 	bl	409954 <memcpy>
  40ecec:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  40ecee:	6869      	ldr	r1, [r5, #4]
  40ecf0:	9b01      	ldr	r3, [sp, #4]
  40ecf2:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40ecf6:	6028      	str	r0, [r5, #0]
  40ecf8:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  40ecfc:	463d      	mov	r5, r7
  40ecfe:	e7de      	b.n	40ecbe <__multadd+0x3e>

0040ed00 <__hi0bits>:
  40ed00:	0c02      	lsrs	r2, r0, #16
  40ed02:	0412      	lsls	r2, r2, #16
  40ed04:	4603      	mov	r3, r0
  40ed06:	b9b2      	cbnz	r2, 40ed36 <__hi0bits+0x36>
  40ed08:	0403      	lsls	r3, r0, #16
  40ed0a:	2010      	movs	r0, #16
  40ed0c:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  40ed10:	bf04      	itt	eq
  40ed12:	021b      	lsleq	r3, r3, #8
  40ed14:	3008      	addeq	r0, #8
  40ed16:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40ed1a:	bf04      	itt	eq
  40ed1c:	011b      	lsleq	r3, r3, #4
  40ed1e:	3004      	addeq	r0, #4
  40ed20:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  40ed24:	bf04      	itt	eq
  40ed26:	009b      	lsleq	r3, r3, #2
  40ed28:	3002      	addeq	r0, #2
  40ed2a:	2b00      	cmp	r3, #0
  40ed2c:	db02      	blt.n	40ed34 <__hi0bits+0x34>
  40ed2e:	005b      	lsls	r3, r3, #1
  40ed30:	d403      	bmi.n	40ed3a <__hi0bits+0x3a>
  40ed32:	2020      	movs	r0, #32
  40ed34:	4770      	bx	lr
  40ed36:	2000      	movs	r0, #0
  40ed38:	e7e8      	b.n	40ed0c <__hi0bits+0xc>
  40ed3a:	3001      	adds	r0, #1
  40ed3c:	4770      	bx	lr
  40ed3e:	bf00      	nop

0040ed40 <__lo0bits>:
  40ed40:	6803      	ldr	r3, [r0, #0]
  40ed42:	f013 0207 	ands.w	r2, r3, #7
  40ed46:	4601      	mov	r1, r0
  40ed48:	d007      	beq.n	40ed5a <__lo0bits+0x1a>
  40ed4a:	07da      	lsls	r2, r3, #31
  40ed4c:	d421      	bmi.n	40ed92 <__lo0bits+0x52>
  40ed4e:	0798      	lsls	r0, r3, #30
  40ed50:	d421      	bmi.n	40ed96 <__lo0bits+0x56>
  40ed52:	089b      	lsrs	r3, r3, #2
  40ed54:	600b      	str	r3, [r1, #0]
  40ed56:	2002      	movs	r0, #2
  40ed58:	4770      	bx	lr
  40ed5a:	b298      	uxth	r0, r3
  40ed5c:	b198      	cbz	r0, 40ed86 <__lo0bits+0x46>
  40ed5e:	4610      	mov	r0, r2
  40ed60:	f013 0fff 	tst.w	r3, #255	; 0xff
  40ed64:	bf04      	itt	eq
  40ed66:	0a1b      	lsreq	r3, r3, #8
  40ed68:	3008      	addeq	r0, #8
  40ed6a:	071a      	lsls	r2, r3, #28
  40ed6c:	bf04      	itt	eq
  40ed6e:	091b      	lsreq	r3, r3, #4
  40ed70:	3004      	addeq	r0, #4
  40ed72:	079a      	lsls	r2, r3, #30
  40ed74:	bf04      	itt	eq
  40ed76:	089b      	lsreq	r3, r3, #2
  40ed78:	3002      	addeq	r0, #2
  40ed7a:	07da      	lsls	r2, r3, #31
  40ed7c:	d407      	bmi.n	40ed8e <__lo0bits+0x4e>
  40ed7e:	085b      	lsrs	r3, r3, #1
  40ed80:	d104      	bne.n	40ed8c <__lo0bits+0x4c>
  40ed82:	2020      	movs	r0, #32
  40ed84:	4770      	bx	lr
  40ed86:	0c1b      	lsrs	r3, r3, #16
  40ed88:	2010      	movs	r0, #16
  40ed8a:	e7e9      	b.n	40ed60 <__lo0bits+0x20>
  40ed8c:	3001      	adds	r0, #1
  40ed8e:	600b      	str	r3, [r1, #0]
  40ed90:	4770      	bx	lr
  40ed92:	2000      	movs	r0, #0
  40ed94:	4770      	bx	lr
  40ed96:	085b      	lsrs	r3, r3, #1
  40ed98:	600b      	str	r3, [r1, #0]
  40ed9a:	2001      	movs	r0, #1
  40ed9c:	4770      	bx	lr
  40ed9e:	bf00      	nop

0040eda0 <__i2b>:
  40eda0:	b510      	push	{r4, lr}
  40eda2:	460c      	mov	r4, r1
  40eda4:	2101      	movs	r1, #1
  40eda6:	f7ff ff3b 	bl	40ec20 <_Balloc>
  40edaa:	2201      	movs	r2, #1
  40edac:	6144      	str	r4, [r0, #20]
  40edae:	6102      	str	r2, [r0, #16]
  40edb0:	bd10      	pop	{r4, pc}
  40edb2:	bf00      	nop

0040edb4 <__multiply>:
  40edb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40edb8:	690c      	ldr	r4, [r1, #16]
  40edba:	6915      	ldr	r5, [r2, #16]
  40edbc:	42ac      	cmp	r4, r5
  40edbe:	b083      	sub	sp, #12
  40edc0:	468b      	mov	fp, r1
  40edc2:	4616      	mov	r6, r2
  40edc4:	da04      	bge.n	40edd0 <__multiply+0x1c>
  40edc6:	4622      	mov	r2, r4
  40edc8:	46b3      	mov	fp, r6
  40edca:	462c      	mov	r4, r5
  40edcc:	460e      	mov	r6, r1
  40edce:	4615      	mov	r5, r2
  40edd0:	f8db 3008 	ldr.w	r3, [fp, #8]
  40edd4:	f8db 1004 	ldr.w	r1, [fp, #4]
  40edd8:	eb04 0805 	add.w	r8, r4, r5
  40eddc:	4598      	cmp	r8, r3
  40edde:	bfc8      	it	gt
  40ede0:	3101      	addgt	r1, #1
  40ede2:	f7ff ff1d 	bl	40ec20 <_Balloc>
  40ede6:	f100 0914 	add.w	r9, r0, #20
  40edea:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  40edee:	45d1      	cmp	r9, sl
  40edf0:	9000      	str	r0, [sp, #0]
  40edf2:	d205      	bcs.n	40ee00 <__multiply+0x4c>
  40edf4:	464b      	mov	r3, r9
  40edf6:	2100      	movs	r1, #0
  40edf8:	f843 1b04 	str.w	r1, [r3], #4
  40edfc:	459a      	cmp	sl, r3
  40edfe:	d8fb      	bhi.n	40edf8 <__multiply+0x44>
  40ee00:	f106 0c14 	add.w	ip, r6, #20
  40ee04:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40ee08:	f10b 0b14 	add.w	fp, fp, #20
  40ee0c:	459c      	cmp	ip, r3
  40ee0e:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  40ee12:	d24c      	bcs.n	40eeae <__multiply+0xfa>
  40ee14:	f8cd a004 	str.w	sl, [sp, #4]
  40ee18:	469a      	mov	sl, r3
  40ee1a:	f8dc 5000 	ldr.w	r5, [ip]
  40ee1e:	b2af      	uxth	r7, r5
  40ee20:	b1ef      	cbz	r7, 40ee5e <__multiply+0xaa>
  40ee22:	2100      	movs	r1, #0
  40ee24:	464d      	mov	r5, r9
  40ee26:	465e      	mov	r6, fp
  40ee28:	460c      	mov	r4, r1
  40ee2a:	f856 2b04 	ldr.w	r2, [r6], #4
  40ee2e:	6828      	ldr	r0, [r5, #0]
  40ee30:	b293      	uxth	r3, r2
  40ee32:	b281      	uxth	r1, r0
  40ee34:	fb07 1303 	mla	r3, r7, r3, r1
  40ee38:	0c12      	lsrs	r2, r2, #16
  40ee3a:	0c01      	lsrs	r1, r0, #16
  40ee3c:	4423      	add	r3, r4
  40ee3e:	fb07 1102 	mla	r1, r7, r2, r1
  40ee42:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40ee46:	b29b      	uxth	r3, r3
  40ee48:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  40ee4c:	45b6      	cmp	lr, r6
  40ee4e:	f845 3b04 	str.w	r3, [r5], #4
  40ee52:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40ee56:	d8e8      	bhi.n	40ee2a <__multiply+0x76>
  40ee58:	602c      	str	r4, [r5, #0]
  40ee5a:	f8dc 5000 	ldr.w	r5, [ip]
  40ee5e:	0c2d      	lsrs	r5, r5, #16
  40ee60:	d01d      	beq.n	40ee9e <__multiply+0xea>
  40ee62:	f8d9 3000 	ldr.w	r3, [r9]
  40ee66:	4648      	mov	r0, r9
  40ee68:	461c      	mov	r4, r3
  40ee6a:	4659      	mov	r1, fp
  40ee6c:	2200      	movs	r2, #0
  40ee6e:	880e      	ldrh	r6, [r1, #0]
  40ee70:	0c24      	lsrs	r4, r4, #16
  40ee72:	fb05 4406 	mla	r4, r5, r6, r4
  40ee76:	4422      	add	r2, r4
  40ee78:	b29b      	uxth	r3, r3
  40ee7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  40ee7e:	f840 3b04 	str.w	r3, [r0], #4
  40ee82:	f851 3b04 	ldr.w	r3, [r1], #4
  40ee86:	6804      	ldr	r4, [r0, #0]
  40ee88:	0c1b      	lsrs	r3, r3, #16
  40ee8a:	b2a6      	uxth	r6, r4
  40ee8c:	fb05 6303 	mla	r3, r5, r3, r6
  40ee90:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  40ee94:	458e      	cmp	lr, r1
  40ee96:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40ee9a:	d8e8      	bhi.n	40ee6e <__multiply+0xba>
  40ee9c:	6003      	str	r3, [r0, #0]
  40ee9e:	f10c 0c04 	add.w	ip, ip, #4
  40eea2:	45e2      	cmp	sl, ip
  40eea4:	f109 0904 	add.w	r9, r9, #4
  40eea8:	d8b7      	bhi.n	40ee1a <__multiply+0x66>
  40eeaa:	f8dd a004 	ldr.w	sl, [sp, #4]
  40eeae:	f1b8 0f00 	cmp.w	r8, #0
  40eeb2:	dd0b      	ble.n	40eecc <__multiply+0x118>
  40eeb4:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40eeb8:	f1aa 0a04 	sub.w	sl, sl, #4
  40eebc:	b11b      	cbz	r3, 40eec6 <__multiply+0x112>
  40eebe:	e005      	b.n	40eecc <__multiply+0x118>
  40eec0:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  40eec4:	b913      	cbnz	r3, 40eecc <__multiply+0x118>
  40eec6:	f1b8 0801 	subs.w	r8, r8, #1
  40eeca:	d1f9      	bne.n	40eec0 <__multiply+0x10c>
  40eecc:	9800      	ldr	r0, [sp, #0]
  40eece:	f8c0 8010 	str.w	r8, [r0, #16]
  40eed2:	b003      	add	sp, #12
  40eed4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040eed8 <__pow5mult>:
  40eed8:	f012 0303 	ands.w	r3, r2, #3
  40eedc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40eee0:	4614      	mov	r4, r2
  40eee2:	4607      	mov	r7, r0
  40eee4:	d12e      	bne.n	40ef44 <__pow5mult+0x6c>
  40eee6:	460d      	mov	r5, r1
  40eee8:	10a4      	asrs	r4, r4, #2
  40eeea:	d01c      	beq.n	40ef26 <__pow5mult+0x4e>
  40eeec:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  40eeee:	b396      	cbz	r6, 40ef56 <__pow5mult+0x7e>
  40eef0:	07e3      	lsls	r3, r4, #31
  40eef2:	f04f 0800 	mov.w	r8, #0
  40eef6:	d406      	bmi.n	40ef06 <__pow5mult+0x2e>
  40eef8:	1064      	asrs	r4, r4, #1
  40eefa:	d014      	beq.n	40ef26 <__pow5mult+0x4e>
  40eefc:	6830      	ldr	r0, [r6, #0]
  40eefe:	b1a8      	cbz	r0, 40ef2c <__pow5mult+0x54>
  40ef00:	4606      	mov	r6, r0
  40ef02:	07e3      	lsls	r3, r4, #31
  40ef04:	d5f8      	bpl.n	40eef8 <__pow5mult+0x20>
  40ef06:	4632      	mov	r2, r6
  40ef08:	4629      	mov	r1, r5
  40ef0a:	4638      	mov	r0, r7
  40ef0c:	f7ff ff52 	bl	40edb4 <__multiply>
  40ef10:	b1b5      	cbz	r5, 40ef40 <__pow5mult+0x68>
  40ef12:	686a      	ldr	r2, [r5, #4]
  40ef14:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40ef16:	1064      	asrs	r4, r4, #1
  40ef18:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40ef1c:	6029      	str	r1, [r5, #0]
  40ef1e:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  40ef22:	4605      	mov	r5, r0
  40ef24:	d1ea      	bne.n	40eefc <__pow5mult+0x24>
  40ef26:	4628      	mov	r0, r5
  40ef28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40ef2c:	4632      	mov	r2, r6
  40ef2e:	4631      	mov	r1, r6
  40ef30:	4638      	mov	r0, r7
  40ef32:	f7ff ff3f 	bl	40edb4 <__multiply>
  40ef36:	6030      	str	r0, [r6, #0]
  40ef38:	f8c0 8000 	str.w	r8, [r0]
  40ef3c:	4606      	mov	r6, r0
  40ef3e:	e7e0      	b.n	40ef02 <__pow5mult+0x2a>
  40ef40:	4605      	mov	r5, r0
  40ef42:	e7d9      	b.n	40eef8 <__pow5mult+0x20>
  40ef44:	1e5a      	subs	r2, r3, #1
  40ef46:	4d0b      	ldr	r5, [pc, #44]	; (40ef74 <__pow5mult+0x9c>)
  40ef48:	2300      	movs	r3, #0
  40ef4a:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  40ef4e:	f7ff fe97 	bl	40ec80 <__multadd>
  40ef52:	4605      	mov	r5, r0
  40ef54:	e7c8      	b.n	40eee8 <__pow5mult+0x10>
  40ef56:	2101      	movs	r1, #1
  40ef58:	4638      	mov	r0, r7
  40ef5a:	f7ff fe61 	bl	40ec20 <_Balloc>
  40ef5e:	f240 2171 	movw	r1, #625	; 0x271
  40ef62:	2201      	movs	r2, #1
  40ef64:	2300      	movs	r3, #0
  40ef66:	6141      	str	r1, [r0, #20]
  40ef68:	6102      	str	r2, [r0, #16]
  40ef6a:	4606      	mov	r6, r0
  40ef6c:	64b8      	str	r0, [r7, #72]	; 0x48
  40ef6e:	6003      	str	r3, [r0, #0]
  40ef70:	e7be      	b.n	40eef0 <__pow5mult+0x18>
  40ef72:	bf00      	nop
  40ef74:	00412120 	.word	0x00412120

0040ef78 <__lshift>:
  40ef78:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40ef7c:	4691      	mov	r9, r2
  40ef7e:	690a      	ldr	r2, [r1, #16]
  40ef80:	688b      	ldr	r3, [r1, #8]
  40ef82:	ea4f 1469 	mov.w	r4, r9, asr #5
  40ef86:	eb04 0802 	add.w	r8, r4, r2
  40ef8a:	f108 0501 	add.w	r5, r8, #1
  40ef8e:	429d      	cmp	r5, r3
  40ef90:	460e      	mov	r6, r1
  40ef92:	4607      	mov	r7, r0
  40ef94:	6849      	ldr	r1, [r1, #4]
  40ef96:	dd04      	ble.n	40efa2 <__lshift+0x2a>
  40ef98:	005b      	lsls	r3, r3, #1
  40ef9a:	429d      	cmp	r5, r3
  40ef9c:	f101 0101 	add.w	r1, r1, #1
  40efa0:	dcfa      	bgt.n	40ef98 <__lshift+0x20>
  40efa2:	4638      	mov	r0, r7
  40efa4:	f7ff fe3c 	bl	40ec20 <_Balloc>
  40efa8:	2c00      	cmp	r4, #0
  40efaa:	f100 0314 	add.w	r3, r0, #20
  40efae:	dd06      	ble.n	40efbe <__lshift+0x46>
  40efb0:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  40efb4:	2100      	movs	r1, #0
  40efb6:	f843 1b04 	str.w	r1, [r3], #4
  40efba:	429a      	cmp	r2, r3
  40efbc:	d1fb      	bne.n	40efb6 <__lshift+0x3e>
  40efbe:	6934      	ldr	r4, [r6, #16]
  40efc0:	f106 0114 	add.w	r1, r6, #20
  40efc4:	f019 091f 	ands.w	r9, r9, #31
  40efc8:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  40efcc:	d01d      	beq.n	40f00a <__lshift+0x92>
  40efce:	f1c9 0c20 	rsb	ip, r9, #32
  40efd2:	2200      	movs	r2, #0
  40efd4:	680c      	ldr	r4, [r1, #0]
  40efd6:	fa04 f409 	lsl.w	r4, r4, r9
  40efda:	4314      	orrs	r4, r2
  40efdc:	f843 4b04 	str.w	r4, [r3], #4
  40efe0:	f851 2b04 	ldr.w	r2, [r1], #4
  40efe4:	458e      	cmp	lr, r1
  40efe6:	fa22 f20c 	lsr.w	r2, r2, ip
  40efea:	d8f3      	bhi.n	40efd4 <__lshift+0x5c>
  40efec:	601a      	str	r2, [r3, #0]
  40efee:	b10a      	cbz	r2, 40eff4 <__lshift+0x7c>
  40eff0:	f108 0502 	add.w	r5, r8, #2
  40eff4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40eff6:	6872      	ldr	r2, [r6, #4]
  40eff8:	3d01      	subs	r5, #1
  40effa:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  40effe:	6105      	str	r5, [r0, #16]
  40f000:	6031      	str	r1, [r6, #0]
  40f002:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40f006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40f00a:	3b04      	subs	r3, #4
  40f00c:	f851 2b04 	ldr.w	r2, [r1], #4
  40f010:	f843 2f04 	str.w	r2, [r3, #4]!
  40f014:	458e      	cmp	lr, r1
  40f016:	d8f9      	bhi.n	40f00c <__lshift+0x94>
  40f018:	e7ec      	b.n	40eff4 <__lshift+0x7c>
  40f01a:	bf00      	nop

0040f01c <__mcmp>:
  40f01c:	b430      	push	{r4, r5}
  40f01e:	690b      	ldr	r3, [r1, #16]
  40f020:	4605      	mov	r5, r0
  40f022:	6900      	ldr	r0, [r0, #16]
  40f024:	1ac0      	subs	r0, r0, r3
  40f026:	d10f      	bne.n	40f048 <__mcmp+0x2c>
  40f028:	009b      	lsls	r3, r3, #2
  40f02a:	3514      	adds	r5, #20
  40f02c:	3114      	adds	r1, #20
  40f02e:	4419      	add	r1, r3
  40f030:	442b      	add	r3, r5
  40f032:	e001      	b.n	40f038 <__mcmp+0x1c>
  40f034:	429d      	cmp	r5, r3
  40f036:	d207      	bcs.n	40f048 <__mcmp+0x2c>
  40f038:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  40f03c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  40f040:	4294      	cmp	r4, r2
  40f042:	d0f7      	beq.n	40f034 <__mcmp+0x18>
  40f044:	d302      	bcc.n	40f04c <__mcmp+0x30>
  40f046:	2001      	movs	r0, #1
  40f048:	bc30      	pop	{r4, r5}
  40f04a:	4770      	bx	lr
  40f04c:	f04f 30ff 	mov.w	r0, #4294967295
  40f050:	e7fa      	b.n	40f048 <__mcmp+0x2c>
  40f052:	bf00      	nop

0040f054 <__mdiff>:
  40f054:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f058:	690f      	ldr	r7, [r1, #16]
  40f05a:	460e      	mov	r6, r1
  40f05c:	6911      	ldr	r1, [r2, #16]
  40f05e:	1a7f      	subs	r7, r7, r1
  40f060:	2f00      	cmp	r7, #0
  40f062:	4690      	mov	r8, r2
  40f064:	d117      	bne.n	40f096 <__mdiff+0x42>
  40f066:	0089      	lsls	r1, r1, #2
  40f068:	f106 0514 	add.w	r5, r6, #20
  40f06c:	f102 0e14 	add.w	lr, r2, #20
  40f070:	186b      	adds	r3, r5, r1
  40f072:	4471      	add	r1, lr
  40f074:	e001      	b.n	40f07a <__mdiff+0x26>
  40f076:	429d      	cmp	r5, r3
  40f078:	d25c      	bcs.n	40f134 <__mdiff+0xe0>
  40f07a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  40f07e:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  40f082:	42a2      	cmp	r2, r4
  40f084:	d0f7      	beq.n	40f076 <__mdiff+0x22>
  40f086:	d25e      	bcs.n	40f146 <__mdiff+0xf2>
  40f088:	4633      	mov	r3, r6
  40f08a:	462c      	mov	r4, r5
  40f08c:	4646      	mov	r6, r8
  40f08e:	4675      	mov	r5, lr
  40f090:	4698      	mov	r8, r3
  40f092:	2701      	movs	r7, #1
  40f094:	e005      	b.n	40f0a2 <__mdiff+0x4e>
  40f096:	db58      	blt.n	40f14a <__mdiff+0xf6>
  40f098:	f106 0514 	add.w	r5, r6, #20
  40f09c:	f108 0414 	add.w	r4, r8, #20
  40f0a0:	2700      	movs	r7, #0
  40f0a2:	6871      	ldr	r1, [r6, #4]
  40f0a4:	f7ff fdbc 	bl	40ec20 <_Balloc>
  40f0a8:	f8d8 3010 	ldr.w	r3, [r8, #16]
  40f0ac:	6936      	ldr	r6, [r6, #16]
  40f0ae:	60c7      	str	r7, [r0, #12]
  40f0b0:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  40f0b4:	46a6      	mov	lr, r4
  40f0b6:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40f0ba:	f100 0414 	add.w	r4, r0, #20
  40f0be:	2300      	movs	r3, #0
  40f0c0:	f85e 1b04 	ldr.w	r1, [lr], #4
  40f0c4:	f855 8b04 	ldr.w	r8, [r5], #4
  40f0c8:	b28a      	uxth	r2, r1
  40f0ca:	fa13 f388 	uxtah	r3, r3, r8
  40f0ce:	0c09      	lsrs	r1, r1, #16
  40f0d0:	1a9a      	subs	r2, r3, r2
  40f0d2:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40f0d6:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40f0da:	b292      	uxth	r2, r2
  40f0dc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  40f0e0:	45f4      	cmp	ip, lr
  40f0e2:	f844 2b04 	str.w	r2, [r4], #4
  40f0e6:	ea4f 4323 	mov.w	r3, r3, asr #16
  40f0ea:	d8e9      	bhi.n	40f0c0 <__mdiff+0x6c>
  40f0ec:	42af      	cmp	r7, r5
  40f0ee:	d917      	bls.n	40f120 <__mdiff+0xcc>
  40f0f0:	46a4      	mov	ip, r4
  40f0f2:	46ae      	mov	lr, r5
  40f0f4:	f85e 2b04 	ldr.w	r2, [lr], #4
  40f0f8:	fa13 f382 	uxtah	r3, r3, r2
  40f0fc:	1419      	asrs	r1, r3, #16
  40f0fe:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  40f102:	b29b      	uxth	r3, r3
  40f104:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40f108:	4577      	cmp	r7, lr
  40f10a:	f84c 2b04 	str.w	r2, [ip], #4
  40f10e:	ea4f 4321 	mov.w	r3, r1, asr #16
  40f112:	d8ef      	bhi.n	40f0f4 <__mdiff+0xa0>
  40f114:	43ed      	mvns	r5, r5
  40f116:	442f      	add	r7, r5
  40f118:	f027 0703 	bic.w	r7, r7, #3
  40f11c:	3704      	adds	r7, #4
  40f11e:	443c      	add	r4, r7
  40f120:	3c04      	subs	r4, #4
  40f122:	b922      	cbnz	r2, 40f12e <__mdiff+0xda>
  40f124:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40f128:	3e01      	subs	r6, #1
  40f12a:	2b00      	cmp	r3, #0
  40f12c:	d0fa      	beq.n	40f124 <__mdiff+0xd0>
  40f12e:	6106      	str	r6, [r0, #16]
  40f130:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f134:	2100      	movs	r1, #0
  40f136:	f7ff fd73 	bl	40ec20 <_Balloc>
  40f13a:	2201      	movs	r2, #1
  40f13c:	2300      	movs	r3, #0
  40f13e:	6102      	str	r2, [r0, #16]
  40f140:	6143      	str	r3, [r0, #20]
  40f142:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f146:	4674      	mov	r4, lr
  40f148:	e7ab      	b.n	40f0a2 <__mdiff+0x4e>
  40f14a:	4633      	mov	r3, r6
  40f14c:	f106 0414 	add.w	r4, r6, #20
  40f150:	f102 0514 	add.w	r5, r2, #20
  40f154:	4616      	mov	r6, r2
  40f156:	2701      	movs	r7, #1
  40f158:	4698      	mov	r8, r3
  40f15a:	e7a2      	b.n	40f0a2 <__mdiff+0x4e>

0040f15c <__d2b>:
  40f15c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f160:	b082      	sub	sp, #8
  40f162:	2101      	movs	r1, #1
  40f164:	461c      	mov	r4, r3
  40f166:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40f16a:	4615      	mov	r5, r2
  40f16c:	9e08      	ldr	r6, [sp, #32]
  40f16e:	f7ff fd57 	bl	40ec20 <_Balloc>
  40f172:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40f176:	4680      	mov	r8, r0
  40f178:	b10f      	cbz	r7, 40f17e <__d2b+0x22>
  40f17a:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  40f17e:	9401      	str	r4, [sp, #4]
  40f180:	b31d      	cbz	r5, 40f1ca <__d2b+0x6e>
  40f182:	a802      	add	r0, sp, #8
  40f184:	f840 5d08 	str.w	r5, [r0, #-8]!
  40f188:	f7ff fdda 	bl	40ed40 <__lo0bits>
  40f18c:	2800      	cmp	r0, #0
  40f18e:	d134      	bne.n	40f1fa <__d2b+0x9e>
  40f190:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40f194:	f8c8 2014 	str.w	r2, [r8, #20]
  40f198:	2b00      	cmp	r3, #0
  40f19a:	bf0c      	ite	eq
  40f19c:	2101      	moveq	r1, #1
  40f19e:	2102      	movne	r1, #2
  40f1a0:	f8c8 3018 	str.w	r3, [r8, #24]
  40f1a4:	f8c8 1010 	str.w	r1, [r8, #16]
  40f1a8:	b9df      	cbnz	r7, 40f1e2 <__d2b+0x86>
  40f1aa:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  40f1ae:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  40f1b2:	6030      	str	r0, [r6, #0]
  40f1b4:	6918      	ldr	r0, [r3, #16]
  40f1b6:	f7ff fda3 	bl	40ed00 <__hi0bits>
  40f1ba:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40f1bc:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  40f1c0:	6018      	str	r0, [r3, #0]
  40f1c2:	4640      	mov	r0, r8
  40f1c4:	b002      	add	sp, #8
  40f1c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f1ca:	a801      	add	r0, sp, #4
  40f1cc:	f7ff fdb8 	bl	40ed40 <__lo0bits>
  40f1d0:	9b01      	ldr	r3, [sp, #4]
  40f1d2:	f8c8 3014 	str.w	r3, [r8, #20]
  40f1d6:	2101      	movs	r1, #1
  40f1d8:	3020      	adds	r0, #32
  40f1da:	f8c8 1010 	str.w	r1, [r8, #16]
  40f1de:	2f00      	cmp	r7, #0
  40f1e0:	d0e3      	beq.n	40f1aa <__d2b+0x4e>
  40f1e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40f1e4:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40f1e8:	4407      	add	r7, r0
  40f1ea:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  40f1ee:	6037      	str	r7, [r6, #0]
  40f1f0:	6018      	str	r0, [r3, #0]
  40f1f2:	4640      	mov	r0, r8
  40f1f4:	b002      	add	sp, #8
  40f1f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40f1fa:	e89d 000a 	ldmia.w	sp, {r1, r3}
  40f1fe:	f1c0 0220 	rsb	r2, r0, #32
  40f202:	fa03 f202 	lsl.w	r2, r3, r2
  40f206:	430a      	orrs	r2, r1
  40f208:	40c3      	lsrs	r3, r0
  40f20a:	9301      	str	r3, [sp, #4]
  40f20c:	f8c8 2014 	str.w	r2, [r8, #20]
  40f210:	e7c2      	b.n	40f198 <__d2b+0x3c>
  40f212:	bf00      	nop

0040f214 <_realloc_r>:
  40f214:	2900      	cmp	r1, #0
  40f216:	f000 8095 	beq.w	40f344 <_realloc_r+0x130>
  40f21a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f21e:	460d      	mov	r5, r1
  40f220:	4616      	mov	r6, r2
  40f222:	b083      	sub	sp, #12
  40f224:	4680      	mov	r8, r0
  40f226:	f106 070b 	add.w	r7, r6, #11
  40f22a:	f7ff fced 	bl	40ec08 <__malloc_lock>
  40f22e:	f855 ec04 	ldr.w	lr, [r5, #-4]
  40f232:	2f16      	cmp	r7, #22
  40f234:	f02e 0403 	bic.w	r4, lr, #3
  40f238:	f1a5 0908 	sub.w	r9, r5, #8
  40f23c:	d83c      	bhi.n	40f2b8 <_realloc_r+0xa4>
  40f23e:	2210      	movs	r2, #16
  40f240:	4617      	mov	r7, r2
  40f242:	42be      	cmp	r6, r7
  40f244:	d83d      	bhi.n	40f2c2 <_realloc_r+0xae>
  40f246:	4294      	cmp	r4, r2
  40f248:	da43      	bge.n	40f2d2 <_realloc_r+0xbe>
  40f24a:	4bc4      	ldr	r3, [pc, #784]	; (40f55c <_realloc_r+0x348>)
  40f24c:	6899      	ldr	r1, [r3, #8]
  40f24e:	eb09 0004 	add.w	r0, r9, r4
  40f252:	4288      	cmp	r0, r1
  40f254:	f000 80b4 	beq.w	40f3c0 <_realloc_r+0x1ac>
  40f258:	6843      	ldr	r3, [r0, #4]
  40f25a:	f023 0101 	bic.w	r1, r3, #1
  40f25e:	4401      	add	r1, r0
  40f260:	6849      	ldr	r1, [r1, #4]
  40f262:	07c9      	lsls	r1, r1, #31
  40f264:	d54c      	bpl.n	40f300 <_realloc_r+0xec>
  40f266:	f01e 0f01 	tst.w	lr, #1
  40f26a:	f000 809b 	beq.w	40f3a4 <_realloc_r+0x190>
  40f26e:	4631      	mov	r1, r6
  40f270:	4640      	mov	r0, r8
  40f272:	f7ff f919 	bl	40e4a8 <_malloc_r>
  40f276:	4606      	mov	r6, r0
  40f278:	2800      	cmp	r0, #0
  40f27a:	d03a      	beq.n	40f2f2 <_realloc_r+0xde>
  40f27c:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40f280:	f023 0301 	bic.w	r3, r3, #1
  40f284:	444b      	add	r3, r9
  40f286:	f1a0 0208 	sub.w	r2, r0, #8
  40f28a:	429a      	cmp	r2, r3
  40f28c:	f000 8121 	beq.w	40f4d2 <_realloc_r+0x2be>
  40f290:	1f22      	subs	r2, r4, #4
  40f292:	2a24      	cmp	r2, #36	; 0x24
  40f294:	f200 8107 	bhi.w	40f4a6 <_realloc_r+0x292>
  40f298:	2a13      	cmp	r2, #19
  40f29a:	f200 80db 	bhi.w	40f454 <_realloc_r+0x240>
  40f29e:	4603      	mov	r3, r0
  40f2a0:	462a      	mov	r2, r5
  40f2a2:	6811      	ldr	r1, [r2, #0]
  40f2a4:	6019      	str	r1, [r3, #0]
  40f2a6:	6851      	ldr	r1, [r2, #4]
  40f2a8:	6059      	str	r1, [r3, #4]
  40f2aa:	6892      	ldr	r2, [r2, #8]
  40f2ac:	609a      	str	r2, [r3, #8]
  40f2ae:	4629      	mov	r1, r5
  40f2b0:	4640      	mov	r0, r8
  40f2b2:	f7fe fdc9 	bl	40de48 <_free_r>
  40f2b6:	e01c      	b.n	40f2f2 <_realloc_r+0xde>
  40f2b8:	f027 0707 	bic.w	r7, r7, #7
  40f2bc:	2f00      	cmp	r7, #0
  40f2be:	463a      	mov	r2, r7
  40f2c0:	dabf      	bge.n	40f242 <_realloc_r+0x2e>
  40f2c2:	2600      	movs	r6, #0
  40f2c4:	230c      	movs	r3, #12
  40f2c6:	4630      	mov	r0, r6
  40f2c8:	f8c8 3000 	str.w	r3, [r8]
  40f2cc:	b003      	add	sp, #12
  40f2ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f2d2:	462e      	mov	r6, r5
  40f2d4:	1be3      	subs	r3, r4, r7
  40f2d6:	2b0f      	cmp	r3, #15
  40f2d8:	d81e      	bhi.n	40f318 <_realloc_r+0x104>
  40f2da:	f8d9 3004 	ldr.w	r3, [r9, #4]
  40f2de:	f003 0301 	and.w	r3, r3, #1
  40f2e2:	4323      	orrs	r3, r4
  40f2e4:	444c      	add	r4, r9
  40f2e6:	f8c9 3004 	str.w	r3, [r9, #4]
  40f2ea:	6863      	ldr	r3, [r4, #4]
  40f2ec:	f043 0301 	orr.w	r3, r3, #1
  40f2f0:	6063      	str	r3, [r4, #4]
  40f2f2:	4640      	mov	r0, r8
  40f2f4:	f7ff fc8e 	bl	40ec14 <__malloc_unlock>
  40f2f8:	4630      	mov	r0, r6
  40f2fa:	b003      	add	sp, #12
  40f2fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f300:	f023 0303 	bic.w	r3, r3, #3
  40f304:	18e1      	adds	r1, r4, r3
  40f306:	4291      	cmp	r1, r2
  40f308:	db1f      	blt.n	40f34a <_realloc_r+0x136>
  40f30a:	68c3      	ldr	r3, [r0, #12]
  40f30c:	6882      	ldr	r2, [r0, #8]
  40f30e:	462e      	mov	r6, r5
  40f310:	60d3      	str	r3, [r2, #12]
  40f312:	460c      	mov	r4, r1
  40f314:	609a      	str	r2, [r3, #8]
  40f316:	e7dd      	b.n	40f2d4 <_realloc_r+0xc0>
  40f318:	f8d9 2004 	ldr.w	r2, [r9, #4]
  40f31c:	eb09 0107 	add.w	r1, r9, r7
  40f320:	f002 0201 	and.w	r2, r2, #1
  40f324:	444c      	add	r4, r9
  40f326:	f043 0301 	orr.w	r3, r3, #1
  40f32a:	4317      	orrs	r7, r2
  40f32c:	f8c9 7004 	str.w	r7, [r9, #4]
  40f330:	604b      	str	r3, [r1, #4]
  40f332:	6863      	ldr	r3, [r4, #4]
  40f334:	f043 0301 	orr.w	r3, r3, #1
  40f338:	3108      	adds	r1, #8
  40f33a:	6063      	str	r3, [r4, #4]
  40f33c:	4640      	mov	r0, r8
  40f33e:	f7fe fd83 	bl	40de48 <_free_r>
  40f342:	e7d6      	b.n	40f2f2 <_realloc_r+0xde>
  40f344:	4611      	mov	r1, r2
  40f346:	f7ff b8af 	b.w	40e4a8 <_malloc_r>
  40f34a:	f01e 0f01 	tst.w	lr, #1
  40f34e:	d18e      	bne.n	40f26e <_realloc_r+0x5a>
  40f350:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40f354:	eba9 0a01 	sub.w	sl, r9, r1
  40f358:	f8da 1004 	ldr.w	r1, [sl, #4]
  40f35c:	f021 0103 	bic.w	r1, r1, #3
  40f360:	440b      	add	r3, r1
  40f362:	4423      	add	r3, r4
  40f364:	4293      	cmp	r3, r2
  40f366:	db25      	blt.n	40f3b4 <_realloc_r+0x1a0>
  40f368:	68c2      	ldr	r2, [r0, #12]
  40f36a:	6881      	ldr	r1, [r0, #8]
  40f36c:	4656      	mov	r6, sl
  40f36e:	60ca      	str	r2, [r1, #12]
  40f370:	6091      	str	r1, [r2, #8]
  40f372:	f8da 100c 	ldr.w	r1, [sl, #12]
  40f376:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40f37a:	1f22      	subs	r2, r4, #4
  40f37c:	2a24      	cmp	r2, #36	; 0x24
  40f37e:	60c1      	str	r1, [r0, #12]
  40f380:	6088      	str	r0, [r1, #8]
  40f382:	f200 8094 	bhi.w	40f4ae <_realloc_r+0x29a>
  40f386:	2a13      	cmp	r2, #19
  40f388:	d96f      	bls.n	40f46a <_realloc_r+0x256>
  40f38a:	6829      	ldr	r1, [r5, #0]
  40f38c:	f8ca 1008 	str.w	r1, [sl, #8]
  40f390:	6869      	ldr	r1, [r5, #4]
  40f392:	f8ca 100c 	str.w	r1, [sl, #12]
  40f396:	2a1b      	cmp	r2, #27
  40f398:	f200 80a2 	bhi.w	40f4e0 <_realloc_r+0x2cc>
  40f39c:	3508      	adds	r5, #8
  40f39e:	f10a 0210 	add.w	r2, sl, #16
  40f3a2:	e063      	b.n	40f46c <_realloc_r+0x258>
  40f3a4:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40f3a8:	eba9 0a03 	sub.w	sl, r9, r3
  40f3ac:	f8da 1004 	ldr.w	r1, [sl, #4]
  40f3b0:	f021 0103 	bic.w	r1, r1, #3
  40f3b4:	1863      	adds	r3, r4, r1
  40f3b6:	4293      	cmp	r3, r2
  40f3b8:	f6ff af59 	blt.w	40f26e <_realloc_r+0x5a>
  40f3bc:	4656      	mov	r6, sl
  40f3be:	e7d8      	b.n	40f372 <_realloc_r+0x15e>
  40f3c0:	6841      	ldr	r1, [r0, #4]
  40f3c2:	f021 0b03 	bic.w	fp, r1, #3
  40f3c6:	44a3      	add	fp, r4
  40f3c8:	f107 0010 	add.w	r0, r7, #16
  40f3cc:	4583      	cmp	fp, r0
  40f3ce:	da56      	bge.n	40f47e <_realloc_r+0x26a>
  40f3d0:	f01e 0f01 	tst.w	lr, #1
  40f3d4:	f47f af4b 	bne.w	40f26e <_realloc_r+0x5a>
  40f3d8:	f855 1c08 	ldr.w	r1, [r5, #-8]
  40f3dc:	eba9 0a01 	sub.w	sl, r9, r1
  40f3e0:	f8da 1004 	ldr.w	r1, [sl, #4]
  40f3e4:	f021 0103 	bic.w	r1, r1, #3
  40f3e8:	448b      	add	fp, r1
  40f3ea:	4558      	cmp	r0, fp
  40f3ec:	dce2      	bgt.n	40f3b4 <_realloc_r+0x1a0>
  40f3ee:	4656      	mov	r6, sl
  40f3f0:	f8da 100c 	ldr.w	r1, [sl, #12]
  40f3f4:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40f3f8:	1f22      	subs	r2, r4, #4
  40f3fa:	2a24      	cmp	r2, #36	; 0x24
  40f3fc:	60c1      	str	r1, [r0, #12]
  40f3fe:	6088      	str	r0, [r1, #8]
  40f400:	f200 808f 	bhi.w	40f522 <_realloc_r+0x30e>
  40f404:	2a13      	cmp	r2, #19
  40f406:	f240 808a 	bls.w	40f51e <_realloc_r+0x30a>
  40f40a:	6829      	ldr	r1, [r5, #0]
  40f40c:	f8ca 1008 	str.w	r1, [sl, #8]
  40f410:	6869      	ldr	r1, [r5, #4]
  40f412:	f8ca 100c 	str.w	r1, [sl, #12]
  40f416:	2a1b      	cmp	r2, #27
  40f418:	f200 808a 	bhi.w	40f530 <_realloc_r+0x31c>
  40f41c:	3508      	adds	r5, #8
  40f41e:	f10a 0210 	add.w	r2, sl, #16
  40f422:	6829      	ldr	r1, [r5, #0]
  40f424:	6011      	str	r1, [r2, #0]
  40f426:	6869      	ldr	r1, [r5, #4]
  40f428:	6051      	str	r1, [r2, #4]
  40f42a:	68a9      	ldr	r1, [r5, #8]
  40f42c:	6091      	str	r1, [r2, #8]
  40f42e:	eb0a 0107 	add.w	r1, sl, r7
  40f432:	ebab 0207 	sub.w	r2, fp, r7
  40f436:	f042 0201 	orr.w	r2, r2, #1
  40f43a:	6099      	str	r1, [r3, #8]
  40f43c:	604a      	str	r2, [r1, #4]
  40f43e:	f8da 3004 	ldr.w	r3, [sl, #4]
  40f442:	f003 0301 	and.w	r3, r3, #1
  40f446:	431f      	orrs	r7, r3
  40f448:	4640      	mov	r0, r8
  40f44a:	f8ca 7004 	str.w	r7, [sl, #4]
  40f44e:	f7ff fbe1 	bl	40ec14 <__malloc_unlock>
  40f452:	e751      	b.n	40f2f8 <_realloc_r+0xe4>
  40f454:	682b      	ldr	r3, [r5, #0]
  40f456:	6003      	str	r3, [r0, #0]
  40f458:	686b      	ldr	r3, [r5, #4]
  40f45a:	6043      	str	r3, [r0, #4]
  40f45c:	2a1b      	cmp	r2, #27
  40f45e:	d82d      	bhi.n	40f4bc <_realloc_r+0x2a8>
  40f460:	f100 0308 	add.w	r3, r0, #8
  40f464:	f105 0208 	add.w	r2, r5, #8
  40f468:	e71b      	b.n	40f2a2 <_realloc_r+0x8e>
  40f46a:	4632      	mov	r2, r6
  40f46c:	6829      	ldr	r1, [r5, #0]
  40f46e:	6011      	str	r1, [r2, #0]
  40f470:	6869      	ldr	r1, [r5, #4]
  40f472:	6051      	str	r1, [r2, #4]
  40f474:	68a9      	ldr	r1, [r5, #8]
  40f476:	6091      	str	r1, [r2, #8]
  40f478:	461c      	mov	r4, r3
  40f47a:	46d1      	mov	r9, sl
  40f47c:	e72a      	b.n	40f2d4 <_realloc_r+0xc0>
  40f47e:	eb09 0107 	add.w	r1, r9, r7
  40f482:	ebab 0b07 	sub.w	fp, fp, r7
  40f486:	f04b 0201 	orr.w	r2, fp, #1
  40f48a:	6099      	str	r1, [r3, #8]
  40f48c:	604a      	str	r2, [r1, #4]
  40f48e:	f855 3c04 	ldr.w	r3, [r5, #-4]
  40f492:	f003 0301 	and.w	r3, r3, #1
  40f496:	431f      	orrs	r7, r3
  40f498:	4640      	mov	r0, r8
  40f49a:	f845 7c04 	str.w	r7, [r5, #-4]
  40f49e:	f7ff fbb9 	bl	40ec14 <__malloc_unlock>
  40f4a2:	462e      	mov	r6, r5
  40f4a4:	e728      	b.n	40f2f8 <_realloc_r+0xe4>
  40f4a6:	4629      	mov	r1, r5
  40f4a8:	f7ff fb4a 	bl	40eb40 <memmove>
  40f4ac:	e6ff      	b.n	40f2ae <_realloc_r+0x9a>
  40f4ae:	4629      	mov	r1, r5
  40f4b0:	4630      	mov	r0, r6
  40f4b2:	461c      	mov	r4, r3
  40f4b4:	46d1      	mov	r9, sl
  40f4b6:	f7ff fb43 	bl	40eb40 <memmove>
  40f4ba:	e70b      	b.n	40f2d4 <_realloc_r+0xc0>
  40f4bc:	68ab      	ldr	r3, [r5, #8]
  40f4be:	6083      	str	r3, [r0, #8]
  40f4c0:	68eb      	ldr	r3, [r5, #12]
  40f4c2:	60c3      	str	r3, [r0, #12]
  40f4c4:	2a24      	cmp	r2, #36	; 0x24
  40f4c6:	d017      	beq.n	40f4f8 <_realloc_r+0x2e4>
  40f4c8:	f100 0310 	add.w	r3, r0, #16
  40f4cc:	f105 0210 	add.w	r2, r5, #16
  40f4d0:	e6e7      	b.n	40f2a2 <_realloc_r+0x8e>
  40f4d2:	f850 3c04 	ldr.w	r3, [r0, #-4]
  40f4d6:	f023 0303 	bic.w	r3, r3, #3
  40f4da:	441c      	add	r4, r3
  40f4dc:	462e      	mov	r6, r5
  40f4de:	e6f9      	b.n	40f2d4 <_realloc_r+0xc0>
  40f4e0:	68a9      	ldr	r1, [r5, #8]
  40f4e2:	f8ca 1010 	str.w	r1, [sl, #16]
  40f4e6:	68e9      	ldr	r1, [r5, #12]
  40f4e8:	f8ca 1014 	str.w	r1, [sl, #20]
  40f4ec:	2a24      	cmp	r2, #36	; 0x24
  40f4ee:	d00c      	beq.n	40f50a <_realloc_r+0x2f6>
  40f4f0:	3510      	adds	r5, #16
  40f4f2:	f10a 0218 	add.w	r2, sl, #24
  40f4f6:	e7b9      	b.n	40f46c <_realloc_r+0x258>
  40f4f8:	692b      	ldr	r3, [r5, #16]
  40f4fa:	6103      	str	r3, [r0, #16]
  40f4fc:	696b      	ldr	r3, [r5, #20]
  40f4fe:	6143      	str	r3, [r0, #20]
  40f500:	f105 0218 	add.w	r2, r5, #24
  40f504:	f100 0318 	add.w	r3, r0, #24
  40f508:	e6cb      	b.n	40f2a2 <_realloc_r+0x8e>
  40f50a:	692a      	ldr	r2, [r5, #16]
  40f50c:	f8ca 2018 	str.w	r2, [sl, #24]
  40f510:	696a      	ldr	r2, [r5, #20]
  40f512:	f8ca 201c 	str.w	r2, [sl, #28]
  40f516:	3518      	adds	r5, #24
  40f518:	f10a 0220 	add.w	r2, sl, #32
  40f51c:	e7a6      	b.n	40f46c <_realloc_r+0x258>
  40f51e:	4632      	mov	r2, r6
  40f520:	e77f      	b.n	40f422 <_realloc_r+0x20e>
  40f522:	4629      	mov	r1, r5
  40f524:	4630      	mov	r0, r6
  40f526:	9301      	str	r3, [sp, #4]
  40f528:	f7ff fb0a 	bl	40eb40 <memmove>
  40f52c:	9b01      	ldr	r3, [sp, #4]
  40f52e:	e77e      	b.n	40f42e <_realloc_r+0x21a>
  40f530:	68a9      	ldr	r1, [r5, #8]
  40f532:	f8ca 1010 	str.w	r1, [sl, #16]
  40f536:	68e9      	ldr	r1, [r5, #12]
  40f538:	f8ca 1014 	str.w	r1, [sl, #20]
  40f53c:	2a24      	cmp	r2, #36	; 0x24
  40f53e:	d003      	beq.n	40f548 <_realloc_r+0x334>
  40f540:	3510      	adds	r5, #16
  40f542:	f10a 0218 	add.w	r2, sl, #24
  40f546:	e76c      	b.n	40f422 <_realloc_r+0x20e>
  40f548:	692a      	ldr	r2, [r5, #16]
  40f54a:	f8ca 2018 	str.w	r2, [sl, #24]
  40f54e:	696a      	ldr	r2, [r5, #20]
  40f550:	f8ca 201c 	str.w	r2, [sl, #28]
  40f554:	3518      	adds	r5, #24
  40f556:	f10a 0220 	add.w	r2, sl, #32
  40f55a:	e762      	b.n	40f422 <_realloc_r+0x20e>
  40f55c:	20400618 	.word	0x20400618

0040f560 <_sbrk_r>:
  40f560:	b538      	push	{r3, r4, r5, lr}
  40f562:	4c07      	ldr	r4, [pc, #28]	; (40f580 <_sbrk_r+0x20>)
  40f564:	2300      	movs	r3, #0
  40f566:	4605      	mov	r5, r0
  40f568:	4608      	mov	r0, r1
  40f56a:	6023      	str	r3, [r4, #0]
  40f56c:	f7f9 faf0 	bl	408b50 <_sbrk>
  40f570:	1c43      	adds	r3, r0, #1
  40f572:	d000      	beq.n	40f576 <_sbrk_r+0x16>
  40f574:	bd38      	pop	{r3, r4, r5, pc}
  40f576:	6823      	ldr	r3, [r4, #0]
  40f578:	2b00      	cmp	r3, #0
  40f57a:	d0fb      	beq.n	40f574 <_sbrk_r+0x14>
  40f57c:	602b      	str	r3, [r5, #0]
  40f57e:	bd38      	pop	{r3, r4, r5, pc}
  40f580:	20410a54 	.word	0x20410a54

0040f584 <__sread>:
  40f584:	b510      	push	{r4, lr}
  40f586:	460c      	mov	r4, r1
  40f588:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40f58c:	f000 fb18 	bl	40fbc0 <_read_r>
  40f590:	2800      	cmp	r0, #0
  40f592:	db03      	blt.n	40f59c <__sread+0x18>
  40f594:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40f596:	4403      	add	r3, r0
  40f598:	6523      	str	r3, [r4, #80]	; 0x50
  40f59a:	bd10      	pop	{r4, pc}
  40f59c:	89a3      	ldrh	r3, [r4, #12]
  40f59e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  40f5a2:	81a3      	strh	r3, [r4, #12]
  40f5a4:	bd10      	pop	{r4, pc}
  40f5a6:	bf00      	nop

0040f5a8 <__swrite>:
  40f5a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40f5ac:	4616      	mov	r6, r2
  40f5ae:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  40f5b2:	461f      	mov	r7, r3
  40f5b4:	05d3      	lsls	r3, r2, #23
  40f5b6:	460c      	mov	r4, r1
  40f5b8:	4605      	mov	r5, r0
  40f5ba:	d507      	bpl.n	40f5cc <__swrite+0x24>
  40f5bc:	2200      	movs	r2, #0
  40f5be:	2302      	movs	r3, #2
  40f5c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40f5c4:	f000 fae6 	bl	40fb94 <_lseek_r>
  40f5c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40f5cc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  40f5d0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  40f5d4:	81a2      	strh	r2, [r4, #12]
  40f5d6:	463b      	mov	r3, r7
  40f5d8:	4632      	mov	r2, r6
  40f5da:	4628      	mov	r0, r5
  40f5dc:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40f5e0:	f000 b996 	b.w	40f910 <_write_r>

0040f5e4 <__sseek>:
  40f5e4:	b510      	push	{r4, lr}
  40f5e6:	460c      	mov	r4, r1
  40f5e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40f5ec:	f000 fad2 	bl	40fb94 <_lseek_r>
  40f5f0:	89a3      	ldrh	r3, [r4, #12]
  40f5f2:	1c42      	adds	r2, r0, #1
  40f5f4:	bf0e      	itee	eq
  40f5f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  40f5fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  40f5fe:	6520      	strne	r0, [r4, #80]	; 0x50
  40f600:	81a3      	strh	r3, [r4, #12]
  40f602:	bd10      	pop	{r4, pc}

0040f604 <__sclose>:
  40f604:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  40f608:	f000 ba2a 	b.w	40fa60 <_close_r>

0040f60c <strchr>:
  40f60c:	b2c9      	uxtb	r1, r1
  40f60e:	2900      	cmp	r1, #0
  40f610:	d041      	beq.n	40f696 <strchr+0x8a>
  40f612:	0782      	lsls	r2, r0, #30
  40f614:	b4f0      	push	{r4, r5, r6, r7}
  40f616:	d067      	beq.n	40f6e8 <strchr+0xdc>
  40f618:	7803      	ldrb	r3, [r0, #0]
  40f61a:	2b00      	cmp	r3, #0
  40f61c:	d068      	beq.n	40f6f0 <strchr+0xe4>
  40f61e:	4299      	cmp	r1, r3
  40f620:	d037      	beq.n	40f692 <strchr+0x86>
  40f622:	1c43      	adds	r3, r0, #1
  40f624:	e004      	b.n	40f630 <strchr+0x24>
  40f626:	f813 0b01 	ldrb.w	r0, [r3], #1
  40f62a:	b390      	cbz	r0, 40f692 <strchr+0x86>
  40f62c:	4281      	cmp	r1, r0
  40f62e:	d02f      	beq.n	40f690 <strchr+0x84>
  40f630:	079a      	lsls	r2, r3, #30
  40f632:	461c      	mov	r4, r3
  40f634:	d1f7      	bne.n	40f626 <strchr+0x1a>
  40f636:	6825      	ldr	r5, [r4, #0]
  40f638:	ea41 2301 	orr.w	r3, r1, r1, lsl #8
  40f63c:	ea43 4303 	orr.w	r3, r3, r3, lsl #16
  40f640:	ea83 0605 	eor.w	r6, r3, r5
  40f644:	f1a6 3001 	sub.w	r0, r6, #16843009	; 0x1010101
  40f648:	f1a5 3201 	sub.w	r2, r5, #16843009	; 0x1010101
  40f64c:	ea20 0006 	bic.w	r0, r0, r6
  40f650:	ea22 0205 	bic.w	r2, r2, r5
  40f654:	4302      	orrs	r2, r0
  40f656:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40f65a:	d111      	bne.n	40f680 <strchr+0x74>
  40f65c:	4620      	mov	r0, r4
  40f65e:	f850 6f04 	ldr.w	r6, [r0, #4]!
  40f662:	ea83 0706 	eor.w	r7, r3, r6
  40f666:	f1a7 3501 	sub.w	r5, r7, #16843009	; 0x1010101
  40f66a:	f1a6 3201 	sub.w	r2, r6, #16843009	; 0x1010101
  40f66e:	ea25 0507 	bic.w	r5, r5, r7
  40f672:	ea22 0206 	bic.w	r2, r2, r6
  40f676:	432a      	orrs	r2, r5
  40f678:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40f67c:	d0ef      	beq.n	40f65e <strchr+0x52>
  40f67e:	4604      	mov	r4, r0
  40f680:	7820      	ldrb	r0, [r4, #0]
  40f682:	b918      	cbnz	r0, 40f68c <strchr+0x80>
  40f684:	e005      	b.n	40f692 <strchr+0x86>
  40f686:	f814 0f01 	ldrb.w	r0, [r4, #1]!
  40f68a:	b110      	cbz	r0, 40f692 <strchr+0x86>
  40f68c:	4281      	cmp	r1, r0
  40f68e:	d1fa      	bne.n	40f686 <strchr+0x7a>
  40f690:	4620      	mov	r0, r4
  40f692:	bcf0      	pop	{r4, r5, r6, r7}
  40f694:	4770      	bx	lr
  40f696:	0783      	lsls	r3, r0, #30
  40f698:	d024      	beq.n	40f6e4 <strchr+0xd8>
  40f69a:	7803      	ldrb	r3, [r0, #0]
  40f69c:	2b00      	cmp	r3, #0
  40f69e:	d0f9      	beq.n	40f694 <strchr+0x88>
  40f6a0:	1c43      	adds	r3, r0, #1
  40f6a2:	e003      	b.n	40f6ac <strchr+0xa0>
  40f6a4:	7802      	ldrb	r2, [r0, #0]
  40f6a6:	3301      	adds	r3, #1
  40f6a8:	2a00      	cmp	r2, #0
  40f6aa:	d0f3      	beq.n	40f694 <strchr+0x88>
  40f6ac:	0799      	lsls	r1, r3, #30
  40f6ae:	4618      	mov	r0, r3
  40f6b0:	d1f8      	bne.n	40f6a4 <strchr+0x98>
  40f6b2:	6819      	ldr	r1, [r3, #0]
  40f6b4:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40f6b8:	ea22 0201 	bic.w	r2, r2, r1
  40f6bc:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40f6c0:	d108      	bne.n	40f6d4 <strchr+0xc8>
  40f6c2:	f853 1f04 	ldr.w	r1, [r3, #4]!
  40f6c6:	f1a1 3201 	sub.w	r2, r1, #16843009	; 0x1010101
  40f6ca:	ea22 0201 	bic.w	r2, r2, r1
  40f6ce:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
  40f6d2:	d0f6      	beq.n	40f6c2 <strchr+0xb6>
  40f6d4:	781a      	ldrb	r2, [r3, #0]
  40f6d6:	4618      	mov	r0, r3
  40f6d8:	b142      	cbz	r2, 40f6ec <strchr+0xe0>
  40f6da:	f810 3f01 	ldrb.w	r3, [r0, #1]!
  40f6de:	2b00      	cmp	r3, #0
  40f6e0:	d1fb      	bne.n	40f6da <strchr+0xce>
  40f6e2:	4770      	bx	lr
  40f6e4:	4603      	mov	r3, r0
  40f6e6:	e7e4      	b.n	40f6b2 <strchr+0xa6>
  40f6e8:	4604      	mov	r4, r0
  40f6ea:	e7a4      	b.n	40f636 <strchr+0x2a>
  40f6ec:	4618      	mov	r0, r3
  40f6ee:	4770      	bx	lr
  40f6f0:	4618      	mov	r0, r3
  40f6f2:	e7ce      	b.n	40f692 <strchr+0x86>

0040f6f4 <__ssprint_r>:
  40f6f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40f6f8:	6893      	ldr	r3, [r2, #8]
  40f6fa:	b083      	sub	sp, #12
  40f6fc:	4690      	mov	r8, r2
  40f6fe:	2b00      	cmp	r3, #0
  40f700:	d070      	beq.n	40f7e4 <__ssprint_r+0xf0>
  40f702:	4682      	mov	sl, r0
  40f704:	460c      	mov	r4, r1
  40f706:	6817      	ldr	r7, [r2, #0]
  40f708:	688d      	ldr	r5, [r1, #8]
  40f70a:	6808      	ldr	r0, [r1, #0]
  40f70c:	e042      	b.n	40f794 <__ssprint_r+0xa0>
  40f70e:	89a3      	ldrh	r3, [r4, #12]
  40f710:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40f714:	d02e      	beq.n	40f774 <__ssprint_r+0x80>
  40f716:	6965      	ldr	r5, [r4, #20]
  40f718:	6921      	ldr	r1, [r4, #16]
  40f71a:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  40f71e:	eba0 0b01 	sub.w	fp, r0, r1
  40f722:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40f726:	f10b 0001 	add.w	r0, fp, #1
  40f72a:	106d      	asrs	r5, r5, #1
  40f72c:	4430      	add	r0, r6
  40f72e:	42a8      	cmp	r0, r5
  40f730:	462a      	mov	r2, r5
  40f732:	bf84      	itt	hi
  40f734:	4605      	movhi	r5, r0
  40f736:	462a      	movhi	r2, r5
  40f738:	055b      	lsls	r3, r3, #21
  40f73a:	d538      	bpl.n	40f7ae <__ssprint_r+0xba>
  40f73c:	4611      	mov	r1, r2
  40f73e:	4650      	mov	r0, sl
  40f740:	f7fe feb2 	bl	40e4a8 <_malloc_r>
  40f744:	2800      	cmp	r0, #0
  40f746:	d03c      	beq.n	40f7c2 <__ssprint_r+0xce>
  40f748:	465a      	mov	r2, fp
  40f74a:	6921      	ldr	r1, [r4, #16]
  40f74c:	9001      	str	r0, [sp, #4]
  40f74e:	f7fa f901 	bl	409954 <memcpy>
  40f752:	89a2      	ldrh	r2, [r4, #12]
  40f754:	9b01      	ldr	r3, [sp, #4]
  40f756:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  40f75a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  40f75e:	81a2      	strh	r2, [r4, #12]
  40f760:	eba5 020b 	sub.w	r2, r5, fp
  40f764:	eb03 000b 	add.w	r0, r3, fp
  40f768:	6165      	str	r5, [r4, #20]
  40f76a:	6123      	str	r3, [r4, #16]
  40f76c:	6020      	str	r0, [r4, #0]
  40f76e:	60a2      	str	r2, [r4, #8]
  40f770:	4635      	mov	r5, r6
  40f772:	46b3      	mov	fp, r6
  40f774:	465a      	mov	r2, fp
  40f776:	4649      	mov	r1, r9
  40f778:	f7ff f9e2 	bl	40eb40 <memmove>
  40f77c:	f8d8 3008 	ldr.w	r3, [r8, #8]
  40f780:	68a2      	ldr	r2, [r4, #8]
  40f782:	6820      	ldr	r0, [r4, #0]
  40f784:	1b55      	subs	r5, r2, r5
  40f786:	4458      	add	r0, fp
  40f788:	1b9e      	subs	r6, r3, r6
  40f78a:	60a5      	str	r5, [r4, #8]
  40f78c:	6020      	str	r0, [r4, #0]
  40f78e:	f8c8 6008 	str.w	r6, [r8, #8]
  40f792:	b33e      	cbz	r6, 40f7e4 <__ssprint_r+0xf0>
  40f794:	687e      	ldr	r6, [r7, #4]
  40f796:	463b      	mov	r3, r7
  40f798:	3708      	adds	r7, #8
  40f79a:	2e00      	cmp	r6, #0
  40f79c:	d0fa      	beq.n	40f794 <__ssprint_r+0xa0>
  40f79e:	42ae      	cmp	r6, r5
  40f7a0:	f8d3 9000 	ldr.w	r9, [r3]
  40f7a4:	46ab      	mov	fp, r5
  40f7a6:	d2b2      	bcs.n	40f70e <__ssprint_r+0x1a>
  40f7a8:	4635      	mov	r5, r6
  40f7aa:	46b3      	mov	fp, r6
  40f7ac:	e7e2      	b.n	40f774 <__ssprint_r+0x80>
  40f7ae:	4650      	mov	r0, sl
  40f7b0:	f7ff fd30 	bl	40f214 <_realloc_r>
  40f7b4:	4603      	mov	r3, r0
  40f7b6:	2800      	cmp	r0, #0
  40f7b8:	d1d2      	bne.n	40f760 <__ssprint_r+0x6c>
  40f7ba:	6921      	ldr	r1, [r4, #16]
  40f7bc:	4650      	mov	r0, sl
  40f7be:	f7fe fb43 	bl	40de48 <_free_r>
  40f7c2:	230c      	movs	r3, #12
  40f7c4:	f8ca 3000 	str.w	r3, [sl]
  40f7c8:	89a3      	ldrh	r3, [r4, #12]
  40f7ca:	2200      	movs	r2, #0
  40f7cc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  40f7d0:	f04f 30ff 	mov.w	r0, #4294967295
  40f7d4:	81a3      	strh	r3, [r4, #12]
  40f7d6:	f8c8 2008 	str.w	r2, [r8, #8]
  40f7da:	f8c8 2004 	str.w	r2, [r8, #4]
  40f7de:	b003      	add	sp, #12
  40f7e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40f7e4:	2000      	movs	r0, #0
  40f7e6:	f8c8 0004 	str.w	r0, [r8, #4]
  40f7ea:	b003      	add	sp, #12
  40f7ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040f7f0 <__swbuf_r>:
  40f7f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  40f7f2:	460d      	mov	r5, r1
  40f7f4:	4614      	mov	r4, r2
  40f7f6:	4606      	mov	r6, r0
  40f7f8:	b110      	cbz	r0, 40f800 <__swbuf_r+0x10>
  40f7fa:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40f7fc:	2b00      	cmp	r3, #0
  40f7fe:	d04b      	beq.n	40f898 <__swbuf_r+0xa8>
  40f800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40f804:	69a3      	ldr	r3, [r4, #24]
  40f806:	60a3      	str	r3, [r4, #8]
  40f808:	b291      	uxth	r1, r2
  40f80a:	0708      	lsls	r0, r1, #28
  40f80c:	d539      	bpl.n	40f882 <__swbuf_r+0x92>
  40f80e:	6923      	ldr	r3, [r4, #16]
  40f810:	2b00      	cmp	r3, #0
  40f812:	d036      	beq.n	40f882 <__swbuf_r+0x92>
  40f814:	b2ed      	uxtb	r5, r5
  40f816:	0489      	lsls	r1, r1, #18
  40f818:	462f      	mov	r7, r5
  40f81a:	d515      	bpl.n	40f848 <__swbuf_r+0x58>
  40f81c:	6822      	ldr	r2, [r4, #0]
  40f81e:	6961      	ldr	r1, [r4, #20]
  40f820:	1ad3      	subs	r3, r2, r3
  40f822:	428b      	cmp	r3, r1
  40f824:	da1c      	bge.n	40f860 <__swbuf_r+0x70>
  40f826:	3301      	adds	r3, #1
  40f828:	68a1      	ldr	r1, [r4, #8]
  40f82a:	1c50      	adds	r0, r2, #1
  40f82c:	3901      	subs	r1, #1
  40f82e:	60a1      	str	r1, [r4, #8]
  40f830:	6020      	str	r0, [r4, #0]
  40f832:	7015      	strb	r5, [r2, #0]
  40f834:	6962      	ldr	r2, [r4, #20]
  40f836:	429a      	cmp	r2, r3
  40f838:	d01a      	beq.n	40f870 <__swbuf_r+0x80>
  40f83a:	89a3      	ldrh	r3, [r4, #12]
  40f83c:	07db      	lsls	r3, r3, #31
  40f83e:	d501      	bpl.n	40f844 <__swbuf_r+0x54>
  40f840:	2d0a      	cmp	r5, #10
  40f842:	d015      	beq.n	40f870 <__swbuf_r+0x80>
  40f844:	4638      	mov	r0, r7
  40f846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  40f848:	6e61      	ldr	r1, [r4, #100]	; 0x64
  40f84a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  40f84e:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  40f852:	81a2      	strh	r2, [r4, #12]
  40f854:	6822      	ldr	r2, [r4, #0]
  40f856:	6661      	str	r1, [r4, #100]	; 0x64
  40f858:	6961      	ldr	r1, [r4, #20]
  40f85a:	1ad3      	subs	r3, r2, r3
  40f85c:	428b      	cmp	r3, r1
  40f85e:	dbe2      	blt.n	40f826 <__swbuf_r+0x36>
  40f860:	4621      	mov	r1, r4
  40f862:	4630      	mov	r0, r6
  40f864:	f7fe f972 	bl	40db4c <_fflush_r>
  40f868:	b940      	cbnz	r0, 40f87c <__swbuf_r+0x8c>
  40f86a:	6822      	ldr	r2, [r4, #0]
  40f86c:	2301      	movs	r3, #1
  40f86e:	e7db      	b.n	40f828 <__swbuf_r+0x38>
  40f870:	4621      	mov	r1, r4
  40f872:	4630      	mov	r0, r6
  40f874:	f7fe f96a 	bl	40db4c <_fflush_r>
  40f878:	2800      	cmp	r0, #0
  40f87a:	d0e3      	beq.n	40f844 <__swbuf_r+0x54>
  40f87c:	f04f 37ff 	mov.w	r7, #4294967295
  40f880:	e7e0      	b.n	40f844 <__swbuf_r+0x54>
  40f882:	4621      	mov	r1, r4
  40f884:	4630      	mov	r0, r6
  40f886:	f7fd f88f 	bl	40c9a8 <__swsetup_r>
  40f88a:	2800      	cmp	r0, #0
  40f88c:	d1f6      	bne.n	40f87c <__swbuf_r+0x8c>
  40f88e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  40f892:	6923      	ldr	r3, [r4, #16]
  40f894:	b291      	uxth	r1, r2
  40f896:	e7bd      	b.n	40f814 <__swbuf_r+0x24>
  40f898:	f7fe f9b0 	bl	40dbfc <__sinit>
  40f89c:	e7b0      	b.n	40f800 <__swbuf_r+0x10>
  40f89e:	bf00      	nop

0040f8a0 <_wcrtomb_r>:
  40f8a0:	b5f0      	push	{r4, r5, r6, r7, lr}
  40f8a2:	4606      	mov	r6, r0
  40f8a4:	b085      	sub	sp, #20
  40f8a6:	461f      	mov	r7, r3
  40f8a8:	b189      	cbz	r1, 40f8ce <_wcrtomb_r+0x2e>
  40f8aa:	4c10      	ldr	r4, [pc, #64]	; (40f8ec <_wcrtomb_r+0x4c>)
  40f8ac:	4d10      	ldr	r5, [pc, #64]	; (40f8f0 <_wcrtomb_r+0x50>)
  40f8ae:	6824      	ldr	r4, [r4, #0]
  40f8b0:	6b64      	ldr	r4, [r4, #52]	; 0x34
  40f8b2:	2c00      	cmp	r4, #0
  40f8b4:	bf08      	it	eq
  40f8b6:	462c      	moveq	r4, r5
  40f8b8:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  40f8bc:	47a0      	blx	r4
  40f8be:	1c43      	adds	r3, r0, #1
  40f8c0:	d103      	bne.n	40f8ca <_wcrtomb_r+0x2a>
  40f8c2:	2200      	movs	r2, #0
  40f8c4:	238a      	movs	r3, #138	; 0x8a
  40f8c6:	603a      	str	r2, [r7, #0]
  40f8c8:	6033      	str	r3, [r6, #0]
  40f8ca:	b005      	add	sp, #20
  40f8cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40f8ce:	460c      	mov	r4, r1
  40f8d0:	4906      	ldr	r1, [pc, #24]	; (40f8ec <_wcrtomb_r+0x4c>)
  40f8d2:	4a07      	ldr	r2, [pc, #28]	; (40f8f0 <_wcrtomb_r+0x50>)
  40f8d4:	6809      	ldr	r1, [r1, #0]
  40f8d6:	6b49      	ldr	r1, [r1, #52]	; 0x34
  40f8d8:	2900      	cmp	r1, #0
  40f8da:	bf08      	it	eq
  40f8dc:	4611      	moveq	r1, r2
  40f8de:	4622      	mov	r2, r4
  40f8e0:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  40f8e4:	a901      	add	r1, sp, #4
  40f8e6:	47a0      	blx	r4
  40f8e8:	e7e9      	b.n	40f8be <_wcrtomb_r+0x1e>
  40f8ea:	bf00      	nop
  40f8ec:	20400078 	.word	0x20400078
  40f8f0:	204004ac 	.word	0x204004ac

0040f8f4 <__ascii_wctomb>:
  40f8f4:	b121      	cbz	r1, 40f900 <__ascii_wctomb+0xc>
  40f8f6:	2aff      	cmp	r2, #255	; 0xff
  40f8f8:	d804      	bhi.n	40f904 <__ascii_wctomb+0x10>
  40f8fa:	700a      	strb	r2, [r1, #0]
  40f8fc:	2001      	movs	r0, #1
  40f8fe:	4770      	bx	lr
  40f900:	4608      	mov	r0, r1
  40f902:	4770      	bx	lr
  40f904:	238a      	movs	r3, #138	; 0x8a
  40f906:	6003      	str	r3, [r0, #0]
  40f908:	f04f 30ff 	mov.w	r0, #4294967295
  40f90c:	4770      	bx	lr
  40f90e:	bf00      	nop

0040f910 <_write_r>:
  40f910:	b570      	push	{r4, r5, r6, lr}
  40f912:	460d      	mov	r5, r1
  40f914:	4c08      	ldr	r4, [pc, #32]	; (40f938 <_write_r+0x28>)
  40f916:	4611      	mov	r1, r2
  40f918:	4606      	mov	r6, r0
  40f91a:	461a      	mov	r2, r3
  40f91c:	4628      	mov	r0, r5
  40f91e:	2300      	movs	r3, #0
  40f920:	6023      	str	r3, [r4, #0]
  40f922:	f7f8 f9d5 	bl	407cd0 <_write>
  40f926:	1c43      	adds	r3, r0, #1
  40f928:	d000      	beq.n	40f92c <_write_r+0x1c>
  40f92a:	bd70      	pop	{r4, r5, r6, pc}
  40f92c:	6823      	ldr	r3, [r4, #0]
  40f92e:	2b00      	cmp	r3, #0
  40f930:	d0fb      	beq.n	40f92a <_write_r+0x1a>
  40f932:	6033      	str	r3, [r6, #0]
  40f934:	bd70      	pop	{r4, r5, r6, pc}
  40f936:	bf00      	nop
  40f938:	20410a54 	.word	0x20410a54

0040f93c <__register_exitproc>:
  40f93c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40f940:	4d2c      	ldr	r5, [pc, #176]	; (40f9f4 <__register_exitproc+0xb8>)
  40f942:	4606      	mov	r6, r0
  40f944:	6828      	ldr	r0, [r5, #0]
  40f946:	4698      	mov	r8, r3
  40f948:	460f      	mov	r7, r1
  40f94a:	4691      	mov	r9, r2
  40f94c:	f7fe fd28 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40f950:	4b29      	ldr	r3, [pc, #164]	; (40f9f8 <__register_exitproc+0xbc>)
  40f952:	681c      	ldr	r4, [r3, #0]
  40f954:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  40f958:	2b00      	cmp	r3, #0
  40f95a:	d03e      	beq.n	40f9da <__register_exitproc+0x9e>
  40f95c:	685a      	ldr	r2, [r3, #4]
  40f95e:	2a1f      	cmp	r2, #31
  40f960:	dc1c      	bgt.n	40f99c <__register_exitproc+0x60>
  40f962:	f102 0e01 	add.w	lr, r2, #1
  40f966:	b176      	cbz	r6, 40f986 <__register_exitproc+0x4a>
  40f968:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  40f96c:	2401      	movs	r4, #1
  40f96e:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  40f972:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  40f976:	4094      	lsls	r4, r2
  40f978:	4320      	orrs	r0, r4
  40f97a:	2e02      	cmp	r6, #2
  40f97c:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  40f980:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  40f984:	d023      	beq.n	40f9ce <__register_exitproc+0x92>
  40f986:	3202      	adds	r2, #2
  40f988:	f8c3 e004 	str.w	lr, [r3, #4]
  40f98c:	6828      	ldr	r0, [r5, #0]
  40f98e:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  40f992:	f7fe fd07 	bl	40e3a4 <__retarget_lock_release_recursive>
  40f996:	2000      	movs	r0, #0
  40f998:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40f99c:	4b17      	ldr	r3, [pc, #92]	; (40f9fc <__register_exitproc+0xc0>)
  40f99e:	b30b      	cbz	r3, 40f9e4 <__register_exitproc+0xa8>
  40f9a0:	f44f 70c8 	mov.w	r0, #400	; 0x190
  40f9a4:	f7fe fd78 	bl	40e498 <malloc>
  40f9a8:	4603      	mov	r3, r0
  40f9aa:	b1d8      	cbz	r0, 40f9e4 <__register_exitproc+0xa8>
  40f9ac:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  40f9b0:	6002      	str	r2, [r0, #0]
  40f9b2:	2100      	movs	r1, #0
  40f9b4:	6041      	str	r1, [r0, #4]
  40f9b6:	460a      	mov	r2, r1
  40f9b8:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  40f9bc:	f04f 0e01 	mov.w	lr, #1
  40f9c0:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  40f9c4:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  40f9c8:	2e00      	cmp	r6, #0
  40f9ca:	d0dc      	beq.n	40f986 <__register_exitproc+0x4a>
  40f9cc:	e7cc      	b.n	40f968 <__register_exitproc+0x2c>
  40f9ce:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  40f9d2:	430c      	orrs	r4, r1
  40f9d4:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  40f9d8:	e7d5      	b.n	40f986 <__register_exitproc+0x4a>
  40f9da:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  40f9de:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  40f9e2:	e7bb      	b.n	40f95c <__register_exitproc+0x20>
  40f9e4:	6828      	ldr	r0, [r5, #0]
  40f9e6:	f7fe fcdd 	bl	40e3a4 <__retarget_lock_release_recursive>
  40f9ea:	f04f 30ff 	mov.w	r0, #4294967295
  40f9ee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40f9f2:	bf00      	nop
  40f9f4:	204004a8 	.word	0x204004a8
  40f9f8:	00411f84 	.word	0x00411f84
  40f9fc:	0040e499 	.word	0x0040e499

0040fa00 <_calloc_r>:
  40fa00:	b510      	push	{r4, lr}
  40fa02:	fb02 f101 	mul.w	r1, r2, r1
  40fa06:	f7fe fd4f 	bl	40e4a8 <_malloc_r>
  40fa0a:	4604      	mov	r4, r0
  40fa0c:	b1d8      	cbz	r0, 40fa46 <_calloc_r+0x46>
  40fa0e:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40fa12:	f022 0203 	bic.w	r2, r2, #3
  40fa16:	3a04      	subs	r2, #4
  40fa18:	2a24      	cmp	r2, #36	; 0x24
  40fa1a:	d818      	bhi.n	40fa4e <_calloc_r+0x4e>
  40fa1c:	2a13      	cmp	r2, #19
  40fa1e:	d914      	bls.n	40fa4a <_calloc_r+0x4a>
  40fa20:	2300      	movs	r3, #0
  40fa22:	2a1b      	cmp	r2, #27
  40fa24:	6003      	str	r3, [r0, #0]
  40fa26:	6043      	str	r3, [r0, #4]
  40fa28:	d916      	bls.n	40fa58 <_calloc_r+0x58>
  40fa2a:	2a24      	cmp	r2, #36	; 0x24
  40fa2c:	6083      	str	r3, [r0, #8]
  40fa2e:	60c3      	str	r3, [r0, #12]
  40fa30:	bf11      	iteee	ne
  40fa32:	f100 0210 	addne.w	r2, r0, #16
  40fa36:	6103      	streq	r3, [r0, #16]
  40fa38:	6143      	streq	r3, [r0, #20]
  40fa3a:	f100 0218 	addeq.w	r2, r0, #24
  40fa3e:	2300      	movs	r3, #0
  40fa40:	6013      	str	r3, [r2, #0]
  40fa42:	6053      	str	r3, [r2, #4]
  40fa44:	6093      	str	r3, [r2, #8]
  40fa46:	4620      	mov	r0, r4
  40fa48:	bd10      	pop	{r4, pc}
  40fa4a:	4602      	mov	r2, r0
  40fa4c:	e7f7      	b.n	40fa3e <_calloc_r+0x3e>
  40fa4e:	2100      	movs	r1, #0
  40fa50:	f7fa f81a 	bl	409a88 <memset>
  40fa54:	4620      	mov	r0, r4
  40fa56:	bd10      	pop	{r4, pc}
  40fa58:	f100 0208 	add.w	r2, r0, #8
  40fa5c:	e7ef      	b.n	40fa3e <_calloc_r+0x3e>
  40fa5e:	bf00      	nop

0040fa60 <_close_r>:
  40fa60:	b538      	push	{r3, r4, r5, lr}
  40fa62:	4c07      	ldr	r4, [pc, #28]	; (40fa80 <_close_r+0x20>)
  40fa64:	2300      	movs	r3, #0
  40fa66:	4605      	mov	r5, r0
  40fa68:	4608      	mov	r0, r1
  40fa6a:	6023      	str	r3, [r4, #0]
  40fa6c:	f7f9 f88c 	bl	408b88 <_close>
  40fa70:	1c43      	adds	r3, r0, #1
  40fa72:	d000      	beq.n	40fa76 <_close_r+0x16>
  40fa74:	bd38      	pop	{r3, r4, r5, pc}
  40fa76:	6823      	ldr	r3, [r4, #0]
  40fa78:	2b00      	cmp	r3, #0
  40fa7a:	d0fb      	beq.n	40fa74 <_close_r+0x14>
  40fa7c:	602b      	str	r3, [r5, #0]
  40fa7e:	bd38      	pop	{r3, r4, r5, pc}
  40fa80:	20410a54 	.word	0x20410a54

0040fa84 <_fclose_r>:
  40fa84:	b570      	push	{r4, r5, r6, lr}
  40fa86:	b159      	cbz	r1, 40faa0 <_fclose_r+0x1c>
  40fa88:	4605      	mov	r5, r0
  40fa8a:	460c      	mov	r4, r1
  40fa8c:	b110      	cbz	r0, 40fa94 <_fclose_r+0x10>
  40fa8e:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40fa90:	2b00      	cmp	r3, #0
  40fa92:	d03c      	beq.n	40fb0e <_fclose_r+0x8a>
  40fa94:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40fa96:	07d8      	lsls	r0, r3, #31
  40fa98:	d505      	bpl.n	40faa6 <_fclose_r+0x22>
  40fa9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40fa9e:	b92b      	cbnz	r3, 40faac <_fclose_r+0x28>
  40faa0:	2600      	movs	r6, #0
  40faa2:	4630      	mov	r0, r6
  40faa4:	bd70      	pop	{r4, r5, r6, pc}
  40faa6:	89a3      	ldrh	r3, [r4, #12]
  40faa8:	0599      	lsls	r1, r3, #22
  40faaa:	d53c      	bpl.n	40fb26 <_fclose_r+0xa2>
  40faac:	4621      	mov	r1, r4
  40faae:	4628      	mov	r0, r5
  40fab0:	f7fd ffac 	bl	40da0c <__sflush_r>
  40fab4:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  40fab6:	4606      	mov	r6, r0
  40fab8:	b133      	cbz	r3, 40fac8 <_fclose_r+0x44>
  40faba:	69e1      	ldr	r1, [r4, #28]
  40fabc:	4628      	mov	r0, r5
  40fabe:	4798      	blx	r3
  40fac0:	2800      	cmp	r0, #0
  40fac2:	bfb8      	it	lt
  40fac4:	f04f 36ff 	movlt.w	r6, #4294967295
  40fac8:	89a3      	ldrh	r3, [r4, #12]
  40faca:	061a      	lsls	r2, r3, #24
  40facc:	d422      	bmi.n	40fb14 <_fclose_r+0x90>
  40face:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40fad0:	b141      	cbz	r1, 40fae4 <_fclose_r+0x60>
  40fad2:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40fad6:	4299      	cmp	r1, r3
  40fad8:	d002      	beq.n	40fae0 <_fclose_r+0x5c>
  40fada:	4628      	mov	r0, r5
  40fadc:	f7fe f9b4 	bl	40de48 <_free_r>
  40fae0:	2300      	movs	r3, #0
  40fae2:	6323      	str	r3, [r4, #48]	; 0x30
  40fae4:	6c61      	ldr	r1, [r4, #68]	; 0x44
  40fae6:	b121      	cbz	r1, 40faf2 <_fclose_r+0x6e>
  40fae8:	4628      	mov	r0, r5
  40faea:	f7fe f9ad 	bl	40de48 <_free_r>
  40faee:	2300      	movs	r3, #0
  40faf0:	6463      	str	r3, [r4, #68]	; 0x44
  40faf2:	f7fe f8af 	bl	40dc54 <__sfp_lock_acquire>
  40faf6:	6e63      	ldr	r3, [r4, #100]	; 0x64
  40faf8:	2200      	movs	r2, #0
  40fafa:	07db      	lsls	r3, r3, #31
  40fafc:	81a2      	strh	r2, [r4, #12]
  40fafe:	d50e      	bpl.n	40fb1e <_fclose_r+0x9a>
  40fb00:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40fb02:	f7fe fc4b 	bl	40e39c <__retarget_lock_close_recursive>
  40fb06:	f7fe f8ab 	bl	40dc60 <__sfp_lock_release>
  40fb0a:	4630      	mov	r0, r6
  40fb0c:	bd70      	pop	{r4, r5, r6, pc}
  40fb0e:	f7fe f875 	bl	40dbfc <__sinit>
  40fb12:	e7bf      	b.n	40fa94 <_fclose_r+0x10>
  40fb14:	6921      	ldr	r1, [r4, #16]
  40fb16:	4628      	mov	r0, r5
  40fb18:	f7fe f996 	bl	40de48 <_free_r>
  40fb1c:	e7d7      	b.n	40face <_fclose_r+0x4a>
  40fb1e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40fb20:	f7fe fc40 	bl	40e3a4 <__retarget_lock_release_recursive>
  40fb24:	e7ec      	b.n	40fb00 <_fclose_r+0x7c>
  40fb26:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40fb28:	f7fe fc3a 	bl	40e3a0 <__retarget_lock_acquire_recursive>
  40fb2c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40fb30:	2b00      	cmp	r3, #0
  40fb32:	d1bb      	bne.n	40faac <_fclose_r+0x28>
  40fb34:	6e66      	ldr	r6, [r4, #100]	; 0x64
  40fb36:	f016 0601 	ands.w	r6, r6, #1
  40fb3a:	d1b1      	bne.n	40faa0 <_fclose_r+0x1c>
  40fb3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
  40fb3e:	f7fe fc31 	bl	40e3a4 <__retarget_lock_release_recursive>
  40fb42:	4630      	mov	r0, r6
  40fb44:	bd70      	pop	{r4, r5, r6, pc}
  40fb46:	bf00      	nop

0040fb48 <_fstat_r>:
  40fb48:	b538      	push	{r3, r4, r5, lr}
  40fb4a:	460b      	mov	r3, r1
  40fb4c:	4c07      	ldr	r4, [pc, #28]	; (40fb6c <_fstat_r+0x24>)
  40fb4e:	4605      	mov	r5, r0
  40fb50:	4611      	mov	r1, r2
  40fb52:	4618      	mov	r0, r3
  40fb54:	2300      	movs	r3, #0
  40fb56:	6023      	str	r3, [r4, #0]
  40fb58:	f7f9 f819 	bl	408b8e <_fstat>
  40fb5c:	1c43      	adds	r3, r0, #1
  40fb5e:	d000      	beq.n	40fb62 <_fstat_r+0x1a>
  40fb60:	bd38      	pop	{r3, r4, r5, pc}
  40fb62:	6823      	ldr	r3, [r4, #0]
  40fb64:	2b00      	cmp	r3, #0
  40fb66:	d0fb      	beq.n	40fb60 <_fstat_r+0x18>
  40fb68:	602b      	str	r3, [r5, #0]
  40fb6a:	bd38      	pop	{r3, r4, r5, pc}
  40fb6c:	20410a54 	.word	0x20410a54

0040fb70 <_isatty_r>:
  40fb70:	b538      	push	{r3, r4, r5, lr}
  40fb72:	4c07      	ldr	r4, [pc, #28]	; (40fb90 <_isatty_r+0x20>)
  40fb74:	2300      	movs	r3, #0
  40fb76:	4605      	mov	r5, r0
  40fb78:	4608      	mov	r0, r1
  40fb7a:	6023      	str	r3, [r4, #0]
  40fb7c:	f7f9 f80c 	bl	408b98 <_isatty>
  40fb80:	1c43      	adds	r3, r0, #1
  40fb82:	d000      	beq.n	40fb86 <_isatty_r+0x16>
  40fb84:	bd38      	pop	{r3, r4, r5, pc}
  40fb86:	6823      	ldr	r3, [r4, #0]
  40fb88:	2b00      	cmp	r3, #0
  40fb8a:	d0fb      	beq.n	40fb84 <_isatty_r+0x14>
  40fb8c:	602b      	str	r3, [r5, #0]
  40fb8e:	bd38      	pop	{r3, r4, r5, pc}
  40fb90:	20410a54 	.word	0x20410a54

0040fb94 <_lseek_r>:
  40fb94:	b570      	push	{r4, r5, r6, lr}
  40fb96:	460d      	mov	r5, r1
  40fb98:	4c08      	ldr	r4, [pc, #32]	; (40fbbc <_lseek_r+0x28>)
  40fb9a:	4611      	mov	r1, r2
  40fb9c:	4606      	mov	r6, r0
  40fb9e:	461a      	mov	r2, r3
  40fba0:	4628      	mov	r0, r5
  40fba2:	2300      	movs	r3, #0
  40fba4:	6023      	str	r3, [r4, #0]
  40fba6:	f7f8 fff9 	bl	408b9c <_lseek>
  40fbaa:	1c43      	adds	r3, r0, #1
  40fbac:	d000      	beq.n	40fbb0 <_lseek_r+0x1c>
  40fbae:	bd70      	pop	{r4, r5, r6, pc}
  40fbb0:	6823      	ldr	r3, [r4, #0]
  40fbb2:	2b00      	cmp	r3, #0
  40fbb4:	d0fb      	beq.n	40fbae <_lseek_r+0x1a>
  40fbb6:	6033      	str	r3, [r6, #0]
  40fbb8:	bd70      	pop	{r4, r5, r6, pc}
  40fbba:	bf00      	nop
  40fbbc:	20410a54 	.word	0x20410a54

0040fbc0 <_read_r>:
  40fbc0:	b570      	push	{r4, r5, r6, lr}
  40fbc2:	460d      	mov	r5, r1
  40fbc4:	4c08      	ldr	r4, [pc, #32]	; (40fbe8 <_read_r+0x28>)
  40fbc6:	4611      	mov	r1, r2
  40fbc8:	4606      	mov	r6, r0
  40fbca:	461a      	mov	r2, r3
  40fbcc:	4628      	mov	r0, r5
  40fbce:	2300      	movs	r3, #0
  40fbd0:	6023      	str	r3, [r4, #0]
  40fbd2:	f7f8 f85f 	bl	407c94 <_read>
  40fbd6:	1c43      	adds	r3, r0, #1
  40fbd8:	d000      	beq.n	40fbdc <_read_r+0x1c>
  40fbda:	bd70      	pop	{r4, r5, r6, pc}
  40fbdc:	6823      	ldr	r3, [r4, #0]
  40fbde:	2b00      	cmp	r3, #0
  40fbe0:	d0fb      	beq.n	40fbda <_read_r+0x1a>
  40fbe2:	6033      	str	r3, [r6, #0]
  40fbe4:	bd70      	pop	{r4, r5, r6, pc}
  40fbe6:	bf00      	nop
  40fbe8:	20410a54 	.word	0x20410a54

0040fbec <__aeabi_drsub>:
  40fbec:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  40fbf0:	e002      	b.n	40fbf8 <__adddf3>
  40fbf2:	bf00      	nop

0040fbf4 <__aeabi_dsub>:
  40fbf4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0040fbf8 <__adddf3>:
  40fbf8:	b530      	push	{r4, r5, lr}
  40fbfa:	ea4f 0441 	mov.w	r4, r1, lsl #1
  40fbfe:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40fc02:	ea94 0f05 	teq	r4, r5
  40fc06:	bf08      	it	eq
  40fc08:	ea90 0f02 	teqeq	r0, r2
  40fc0c:	bf1f      	itttt	ne
  40fc0e:	ea54 0c00 	orrsne.w	ip, r4, r0
  40fc12:	ea55 0c02 	orrsne.w	ip, r5, r2
  40fc16:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  40fc1a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40fc1e:	f000 80e2 	beq.w	40fde6 <__adddf3+0x1ee>
  40fc22:	ea4f 5454 	mov.w	r4, r4, lsr #21
  40fc26:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  40fc2a:	bfb8      	it	lt
  40fc2c:	426d      	neglt	r5, r5
  40fc2e:	dd0c      	ble.n	40fc4a <__adddf3+0x52>
  40fc30:	442c      	add	r4, r5
  40fc32:	ea80 0202 	eor.w	r2, r0, r2
  40fc36:	ea81 0303 	eor.w	r3, r1, r3
  40fc3a:	ea82 0000 	eor.w	r0, r2, r0
  40fc3e:	ea83 0101 	eor.w	r1, r3, r1
  40fc42:	ea80 0202 	eor.w	r2, r0, r2
  40fc46:	ea81 0303 	eor.w	r3, r1, r3
  40fc4a:	2d36      	cmp	r5, #54	; 0x36
  40fc4c:	bf88      	it	hi
  40fc4e:	bd30      	pophi	{r4, r5, pc}
  40fc50:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  40fc54:	ea4f 3101 	mov.w	r1, r1, lsl #12
  40fc58:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  40fc5c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  40fc60:	d002      	beq.n	40fc68 <__adddf3+0x70>
  40fc62:	4240      	negs	r0, r0
  40fc64:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40fc68:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  40fc6c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  40fc70:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40fc74:	d002      	beq.n	40fc7c <__adddf3+0x84>
  40fc76:	4252      	negs	r2, r2
  40fc78:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  40fc7c:	ea94 0f05 	teq	r4, r5
  40fc80:	f000 80a7 	beq.w	40fdd2 <__adddf3+0x1da>
  40fc84:	f1a4 0401 	sub.w	r4, r4, #1
  40fc88:	f1d5 0e20 	rsbs	lr, r5, #32
  40fc8c:	db0d      	blt.n	40fcaa <__adddf3+0xb2>
  40fc8e:	fa02 fc0e 	lsl.w	ip, r2, lr
  40fc92:	fa22 f205 	lsr.w	r2, r2, r5
  40fc96:	1880      	adds	r0, r0, r2
  40fc98:	f141 0100 	adc.w	r1, r1, #0
  40fc9c:	fa03 f20e 	lsl.w	r2, r3, lr
  40fca0:	1880      	adds	r0, r0, r2
  40fca2:	fa43 f305 	asr.w	r3, r3, r5
  40fca6:	4159      	adcs	r1, r3
  40fca8:	e00e      	b.n	40fcc8 <__adddf3+0xd0>
  40fcaa:	f1a5 0520 	sub.w	r5, r5, #32
  40fcae:	f10e 0e20 	add.w	lr, lr, #32
  40fcb2:	2a01      	cmp	r2, #1
  40fcb4:	fa03 fc0e 	lsl.w	ip, r3, lr
  40fcb8:	bf28      	it	cs
  40fcba:	f04c 0c02 	orrcs.w	ip, ip, #2
  40fcbe:	fa43 f305 	asr.w	r3, r3, r5
  40fcc2:	18c0      	adds	r0, r0, r3
  40fcc4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  40fcc8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40fccc:	d507      	bpl.n	40fcde <__adddf3+0xe6>
  40fcce:	f04f 0e00 	mov.w	lr, #0
  40fcd2:	f1dc 0c00 	rsbs	ip, ip, #0
  40fcd6:	eb7e 0000 	sbcs.w	r0, lr, r0
  40fcda:	eb6e 0101 	sbc.w	r1, lr, r1
  40fcde:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40fce2:	d31b      	bcc.n	40fd1c <__adddf3+0x124>
  40fce4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  40fce8:	d30c      	bcc.n	40fd04 <__adddf3+0x10c>
  40fcea:	0849      	lsrs	r1, r1, #1
  40fcec:	ea5f 0030 	movs.w	r0, r0, rrx
  40fcf0:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40fcf4:	f104 0401 	add.w	r4, r4, #1
  40fcf8:	ea4f 5244 	mov.w	r2, r4, lsl #21
  40fcfc:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  40fd00:	f080 809a 	bcs.w	40fe38 <__adddf3+0x240>
  40fd04:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  40fd08:	bf08      	it	eq
  40fd0a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  40fd0e:	f150 0000 	adcs.w	r0, r0, #0
  40fd12:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40fd16:	ea41 0105 	orr.w	r1, r1, r5
  40fd1a:	bd30      	pop	{r4, r5, pc}
  40fd1c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  40fd20:	4140      	adcs	r0, r0
  40fd22:	eb41 0101 	adc.w	r1, r1, r1
  40fd26:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40fd2a:	f1a4 0401 	sub.w	r4, r4, #1
  40fd2e:	d1e9      	bne.n	40fd04 <__adddf3+0x10c>
  40fd30:	f091 0f00 	teq	r1, #0
  40fd34:	bf04      	itt	eq
  40fd36:	4601      	moveq	r1, r0
  40fd38:	2000      	moveq	r0, #0
  40fd3a:	fab1 f381 	clz	r3, r1
  40fd3e:	bf08      	it	eq
  40fd40:	3320      	addeq	r3, #32
  40fd42:	f1a3 030b 	sub.w	r3, r3, #11
  40fd46:	f1b3 0220 	subs.w	r2, r3, #32
  40fd4a:	da0c      	bge.n	40fd66 <__adddf3+0x16e>
  40fd4c:	320c      	adds	r2, #12
  40fd4e:	dd08      	ble.n	40fd62 <__adddf3+0x16a>
  40fd50:	f102 0c14 	add.w	ip, r2, #20
  40fd54:	f1c2 020c 	rsb	r2, r2, #12
  40fd58:	fa01 f00c 	lsl.w	r0, r1, ip
  40fd5c:	fa21 f102 	lsr.w	r1, r1, r2
  40fd60:	e00c      	b.n	40fd7c <__adddf3+0x184>
  40fd62:	f102 0214 	add.w	r2, r2, #20
  40fd66:	bfd8      	it	le
  40fd68:	f1c2 0c20 	rsble	ip, r2, #32
  40fd6c:	fa01 f102 	lsl.w	r1, r1, r2
  40fd70:	fa20 fc0c 	lsr.w	ip, r0, ip
  40fd74:	bfdc      	itt	le
  40fd76:	ea41 010c 	orrle.w	r1, r1, ip
  40fd7a:	4090      	lslle	r0, r2
  40fd7c:	1ae4      	subs	r4, r4, r3
  40fd7e:	bfa2      	ittt	ge
  40fd80:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40fd84:	4329      	orrge	r1, r5
  40fd86:	bd30      	popge	{r4, r5, pc}
  40fd88:	ea6f 0404 	mvn.w	r4, r4
  40fd8c:	3c1f      	subs	r4, #31
  40fd8e:	da1c      	bge.n	40fdca <__adddf3+0x1d2>
  40fd90:	340c      	adds	r4, #12
  40fd92:	dc0e      	bgt.n	40fdb2 <__adddf3+0x1ba>
  40fd94:	f104 0414 	add.w	r4, r4, #20
  40fd98:	f1c4 0220 	rsb	r2, r4, #32
  40fd9c:	fa20 f004 	lsr.w	r0, r0, r4
  40fda0:	fa01 f302 	lsl.w	r3, r1, r2
  40fda4:	ea40 0003 	orr.w	r0, r0, r3
  40fda8:	fa21 f304 	lsr.w	r3, r1, r4
  40fdac:	ea45 0103 	orr.w	r1, r5, r3
  40fdb0:	bd30      	pop	{r4, r5, pc}
  40fdb2:	f1c4 040c 	rsb	r4, r4, #12
  40fdb6:	f1c4 0220 	rsb	r2, r4, #32
  40fdba:	fa20 f002 	lsr.w	r0, r0, r2
  40fdbe:	fa01 f304 	lsl.w	r3, r1, r4
  40fdc2:	ea40 0003 	orr.w	r0, r0, r3
  40fdc6:	4629      	mov	r1, r5
  40fdc8:	bd30      	pop	{r4, r5, pc}
  40fdca:	fa21 f004 	lsr.w	r0, r1, r4
  40fdce:	4629      	mov	r1, r5
  40fdd0:	bd30      	pop	{r4, r5, pc}
  40fdd2:	f094 0f00 	teq	r4, #0
  40fdd6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  40fdda:	bf06      	itte	eq
  40fddc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  40fde0:	3401      	addeq	r4, #1
  40fde2:	3d01      	subne	r5, #1
  40fde4:	e74e      	b.n	40fc84 <__adddf3+0x8c>
  40fde6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40fdea:	bf18      	it	ne
  40fdec:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  40fdf0:	d029      	beq.n	40fe46 <__adddf3+0x24e>
  40fdf2:	ea94 0f05 	teq	r4, r5
  40fdf6:	bf08      	it	eq
  40fdf8:	ea90 0f02 	teqeq	r0, r2
  40fdfc:	d005      	beq.n	40fe0a <__adddf3+0x212>
  40fdfe:	ea54 0c00 	orrs.w	ip, r4, r0
  40fe02:	bf04      	itt	eq
  40fe04:	4619      	moveq	r1, r3
  40fe06:	4610      	moveq	r0, r2
  40fe08:	bd30      	pop	{r4, r5, pc}
  40fe0a:	ea91 0f03 	teq	r1, r3
  40fe0e:	bf1e      	ittt	ne
  40fe10:	2100      	movne	r1, #0
  40fe12:	2000      	movne	r0, #0
  40fe14:	bd30      	popne	{r4, r5, pc}
  40fe16:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  40fe1a:	d105      	bne.n	40fe28 <__adddf3+0x230>
  40fe1c:	0040      	lsls	r0, r0, #1
  40fe1e:	4149      	adcs	r1, r1
  40fe20:	bf28      	it	cs
  40fe22:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40fe26:	bd30      	pop	{r4, r5, pc}
  40fe28:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  40fe2c:	bf3c      	itt	cc
  40fe2e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40fe32:	bd30      	popcc	{r4, r5, pc}
  40fe34:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40fe38:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  40fe3c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  40fe40:	f04f 0000 	mov.w	r0, #0
  40fe44:	bd30      	pop	{r4, r5, pc}
  40fe46:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  40fe4a:	bf1a      	itte	ne
  40fe4c:	4619      	movne	r1, r3
  40fe4e:	4610      	movne	r0, r2
  40fe50:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40fe54:	bf1c      	itt	ne
  40fe56:	460b      	movne	r3, r1
  40fe58:	4602      	movne	r2, r0
  40fe5a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  40fe5e:	bf06      	itte	eq
  40fe60:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40fe64:	ea91 0f03 	teqeq	r1, r3
  40fe68:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  40fe6c:	bd30      	pop	{r4, r5, pc}
  40fe6e:	bf00      	nop

0040fe70 <__aeabi_ui2d>:
  40fe70:	f090 0f00 	teq	r0, #0
  40fe74:	bf04      	itt	eq
  40fe76:	2100      	moveq	r1, #0
  40fe78:	4770      	bxeq	lr
  40fe7a:	b530      	push	{r4, r5, lr}
  40fe7c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40fe80:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40fe84:	f04f 0500 	mov.w	r5, #0
  40fe88:	f04f 0100 	mov.w	r1, #0
  40fe8c:	e750      	b.n	40fd30 <__adddf3+0x138>
  40fe8e:	bf00      	nop

0040fe90 <__aeabi_i2d>:
  40fe90:	f090 0f00 	teq	r0, #0
  40fe94:	bf04      	itt	eq
  40fe96:	2100      	moveq	r1, #0
  40fe98:	4770      	bxeq	lr
  40fe9a:	b530      	push	{r4, r5, lr}
  40fe9c:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40fea0:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40fea4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  40fea8:	bf48      	it	mi
  40feaa:	4240      	negmi	r0, r0
  40feac:	f04f 0100 	mov.w	r1, #0
  40feb0:	e73e      	b.n	40fd30 <__adddf3+0x138>
  40feb2:	bf00      	nop

0040feb4 <__aeabi_f2d>:
  40feb4:	0042      	lsls	r2, r0, #1
  40feb6:	ea4f 01e2 	mov.w	r1, r2, asr #3
  40feba:	ea4f 0131 	mov.w	r1, r1, rrx
  40febe:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40fec2:	bf1f      	itttt	ne
  40fec4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  40fec8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40fecc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  40fed0:	4770      	bxne	lr
  40fed2:	f092 0f00 	teq	r2, #0
  40fed6:	bf14      	ite	ne
  40fed8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  40fedc:	4770      	bxeq	lr
  40fede:	b530      	push	{r4, r5, lr}
  40fee0:	f44f 7460 	mov.w	r4, #896	; 0x380
  40fee4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  40fee8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  40feec:	e720      	b.n	40fd30 <__adddf3+0x138>
  40feee:	bf00      	nop

0040fef0 <__aeabi_ul2d>:
  40fef0:	ea50 0201 	orrs.w	r2, r0, r1
  40fef4:	bf08      	it	eq
  40fef6:	4770      	bxeq	lr
  40fef8:	b530      	push	{r4, r5, lr}
  40fefa:	f04f 0500 	mov.w	r5, #0
  40fefe:	e00a      	b.n	40ff16 <__aeabi_l2d+0x16>

0040ff00 <__aeabi_l2d>:
  40ff00:	ea50 0201 	orrs.w	r2, r0, r1
  40ff04:	bf08      	it	eq
  40ff06:	4770      	bxeq	lr
  40ff08:	b530      	push	{r4, r5, lr}
  40ff0a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  40ff0e:	d502      	bpl.n	40ff16 <__aeabi_l2d+0x16>
  40ff10:	4240      	negs	r0, r0
  40ff12:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  40ff16:	f44f 6480 	mov.w	r4, #1024	; 0x400
  40ff1a:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40ff1e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40ff22:	f43f aedc 	beq.w	40fcde <__adddf3+0xe6>
  40ff26:	f04f 0203 	mov.w	r2, #3
  40ff2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ff2e:	bf18      	it	ne
  40ff30:	3203      	addne	r2, #3
  40ff32:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40ff36:	bf18      	it	ne
  40ff38:	3203      	addne	r2, #3
  40ff3a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  40ff3e:	f1c2 0320 	rsb	r3, r2, #32
  40ff42:	fa00 fc03 	lsl.w	ip, r0, r3
  40ff46:	fa20 f002 	lsr.w	r0, r0, r2
  40ff4a:	fa01 fe03 	lsl.w	lr, r1, r3
  40ff4e:	ea40 000e 	orr.w	r0, r0, lr
  40ff52:	fa21 f102 	lsr.w	r1, r1, r2
  40ff56:	4414      	add	r4, r2
  40ff58:	e6c1      	b.n	40fcde <__adddf3+0xe6>
  40ff5a:	bf00      	nop

0040ff5c <__aeabi_dmul>:
  40ff5c:	b570      	push	{r4, r5, r6, lr}
  40ff5e:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40ff62:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40ff66:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  40ff6a:	bf1d      	ittte	ne
  40ff6c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40ff70:	ea94 0f0c 	teqne	r4, ip
  40ff74:	ea95 0f0c 	teqne	r5, ip
  40ff78:	f000 f8de 	bleq	410138 <__aeabi_dmul+0x1dc>
  40ff7c:	442c      	add	r4, r5
  40ff7e:	ea81 0603 	eor.w	r6, r1, r3
  40ff82:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40ff86:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  40ff8a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  40ff8e:	bf18      	it	ne
  40ff90:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40ff94:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40ff98:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  40ff9c:	d038      	beq.n	410010 <__aeabi_dmul+0xb4>
  40ff9e:	fba0 ce02 	umull	ip, lr, r0, r2
  40ffa2:	f04f 0500 	mov.w	r5, #0
  40ffa6:	fbe1 e502 	umlal	lr, r5, r1, r2
  40ffaa:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  40ffae:	fbe0 e503 	umlal	lr, r5, r0, r3
  40ffb2:	f04f 0600 	mov.w	r6, #0
  40ffb6:	fbe1 5603 	umlal	r5, r6, r1, r3
  40ffba:	f09c 0f00 	teq	ip, #0
  40ffbe:	bf18      	it	ne
  40ffc0:	f04e 0e01 	orrne.w	lr, lr, #1
  40ffc4:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  40ffc8:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  40ffcc:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  40ffd0:	d204      	bcs.n	40ffdc <__aeabi_dmul+0x80>
  40ffd2:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40ffd6:	416d      	adcs	r5, r5
  40ffd8:	eb46 0606 	adc.w	r6, r6, r6
  40ffdc:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  40ffe0:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40ffe4:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  40ffe8:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  40ffec:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  40fff0:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40fff4:	bf88      	it	hi
  40fff6:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  40fffa:	d81e      	bhi.n	41003a <__aeabi_dmul+0xde>
  40fffc:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  410000:	bf08      	it	eq
  410002:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  410006:	f150 0000 	adcs.w	r0, r0, #0
  41000a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  41000e:	bd70      	pop	{r4, r5, r6, pc}
  410010:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  410014:	ea46 0101 	orr.w	r1, r6, r1
  410018:	ea40 0002 	orr.w	r0, r0, r2
  41001c:	ea81 0103 	eor.w	r1, r1, r3
  410020:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  410024:	bfc2      	ittt	gt
  410026:	ebd4 050c 	rsbsgt	r5, r4, ip
  41002a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  41002e:	bd70      	popgt	{r4, r5, r6, pc}
  410030:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  410034:	f04f 0e00 	mov.w	lr, #0
  410038:	3c01      	subs	r4, #1
  41003a:	f300 80ab 	bgt.w	410194 <__aeabi_dmul+0x238>
  41003e:	f114 0f36 	cmn.w	r4, #54	; 0x36
  410042:	bfde      	ittt	le
  410044:	2000      	movle	r0, #0
  410046:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  41004a:	bd70      	pople	{r4, r5, r6, pc}
  41004c:	f1c4 0400 	rsb	r4, r4, #0
  410050:	3c20      	subs	r4, #32
  410052:	da35      	bge.n	4100c0 <__aeabi_dmul+0x164>
  410054:	340c      	adds	r4, #12
  410056:	dc1b      	bgt.n	410090 <__aeabi_dmul+0x134>
  410058:	f104 0414 	add.w	r4, r4, #20
  41005c:	f1c4 0520 	rsb	r5, r4, #32
  410060:	fa00 f305 	lsl.w	r3, r0, r5
  410064:	fa20 f004 	lsr.w	r0, r0, r4
  410068:	fa01 f205 	lsl.w	r2, r1, r5
  41006c:	ea40 0002 	orr.w	r0, r0, r2
  410070:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  410074:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  410078:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  41007c:	fa21 f604 	lsr.w	r6, r1, r4
  410080:	eb42 0106 	adc.w	r1, r2, r6
  410084:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  410088:	bf08      	it	eq
  41008a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  41008e:	bd70      	pop	{r4, r5, r6, pc}
  410090:	f1c4 040c 	rsb	r4, r4, #12
  410094:	f1c4 0520 	rsb	r5, r4, #32
  410098:	fa00 f304 	lsl.w	r3, r0, r4
  41009c:	fa20 f005 	lsr.w	r0, r0, r5
  4100a0:	fa01 f204 	lsl.w	r2, r1, r4
  4100a4:	ea40 0002 	orr.w	r0, r0, r2
  4100a8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4100ac:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  4100b0:	f141 0100 	adc.w	r1, r1, #0
  4100b4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4100b8:	bf08      	it	eq
  4100ba:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4100be:	bd70      	pop	{r4, r5, r6, pc}
  4100c0:	f1c4 0520 	rsb	r5, r4, #32
  4100c4:	fa00 f205 	lsl.w	r2, r0, r5
  4100c8:	ea4e 0e02 	orr.w	lr, lr, r2
  4100cc:	fa20 f304 	lsr.w	r3, r0, r4
  4100d0:	fa01 f205 	lsl.w	r2, r1, r5
  4100d4:	ea43 0302 	orr.w	r3, r3, r2
  4100d8:	fa21 f004 	lsr.w	r0, r1, r4
  4100dc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4100e0:	fa21 f204 	lsr.w	r2, r1, r4
  4100e4:	ea20 0002 	bic.w	r0, r0, r2
  4100e8:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4100ec:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4100f0:	bf08      	it	eq
  4100f2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4100f6:	bd70      	pop	{r4, r5, r6, pc}
  4100f8:	f094 0f00 	teq	r4, #0
  4100fc:	d10f      	bne.n	41011e <__aeabi_dmul+0x1c2>
  4100fe:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  410102:	0040      	lsls	r0, r0, #1
  410104:	eb41 0101 	adc.w	r1, r1, r1
  410108:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  41010c:	bf08      	it	eq
  41010e:	3c01      	subeq	r4, #1
  410110:	d0f7      	beq.n	410102 <__aeabi_dmul+0x1a6>
  410112:	ea41 0106 	orr.w	r1, r1, r6
  410116:	f095 0f00 	teq	r5, #0
  41011a:	bf18      	it	ne
  41011c:	4770      	bxne	lr
  41011e:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  410122:	0052      	lsls	r2, r2, #1
  410124:	eb43 0303 	adc.w	r3, r3, r3
  410128:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  41012c:	bf08      	it	eq
  41012e:	3d01      	subeq	r5, #1
  410130:	d0f7      	beq.n	410122 <__aeabi_dmul+0x1c6>
  410132:	ea43 0306 	orr.w	r3, r3, r6
  410136:	4770      	bx	lr
  410138:	ea94 0f0c 	teq	r4, ip
  41013c:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  410140:	bf18      	it	ne
  410142:	ea95 0f0c 	teqne	r5, ip
  410146:	d00c      	beq.n	410162 <__aeabi_dmul+0x206>
  410148:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  41014c:	bf18      	it	ne
  41014e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  410152:	d1d1      	bne.n	4100f8 <__aeabi_dmul+0x19c>
  410154:	ea81 0103 	eor.w	r1, r1, r3
  410158:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  41015c:	f04f 0000 	mov.w	r0, #0
  410160:	bd70      	pop	{r4, r5, r6, pc}
  410162:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  410166:	bf06      	itte	eq
  410168:	4610      	moveq	r0, r2
  41016a:	4619      	moveq	r1, r3
  41016c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  410170:	d019      	beq.n	4101a6 <__aeabi_dmul+0x24a>
  410172:	ea94 0f0c 	teq	r4, ip
  410176:	d102      	bne.n	41017e <__aeabi_dmul+0x222>
  410178:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  41017c:	d113      	bne.n	4101a6 <__aeabi_dmul+0x24a>
  41017e:	ea95 0f0c 	teq	r5, ip
  410182:	d105      	bne.n	410190 <__aeabi_dmul+0x234>
  410184:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  410188:	bf1c      	itt	ne
  41018a:	4610      	movne	r0, r2
  41018c:	4619      	movne	r1, r3
  41018e:	d10a      	bne.n	4101a6 <__aeabi_dmul+0x24a>
  410190:	ea81 0103 	eor.w	r1, r1, r3
  410194:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  410198:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  41019c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4101a0:	f04f 0000 	mov.w	r0, #0
  4101a4:	bd70      	pop	{r4, r5, r6, pc}
  4101a6:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  4101aa:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  4101ae:	bd70      	pop	{r4, r5, r6, pc}

004101b0 <__aeabi_ddiv>:
  4101b0:	b570      	push	{r4, r5, r6, lr}
  4101b2:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4101b6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4101ba:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4101be:	bf1d      	ittte	ne
  4101c0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4101c4:	ea94 0f0c 	teqne	r4, ip
  4101c8:	ea95 0f0c 	teqne	r5, ip
  4101cc:	f000 f8a7 	bleq	41031e <__aeabi_ddiv+0x16e>
  4101d0:	eba4 0405 	sub.w	r4, r4, r5
  4101d4:	ea81 0e03 	eor.w	lr, r1, r3
  4101d8:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4101dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4101e0:	f000 8088 	beq.w	4102f4 <__aeabi_ddiv+0x144>
  4101e4:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4101e8:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4101ec:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4101f0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4101f4:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4101f8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4101fc:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  410200:	ea4f 2600 	mov.w	r6, r0, lsl #8
  410204:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  410208:	429d      	cmp	r5, r3
  41020a:	bf08      	it	eq
  41020c:	4296      	cmpeq	r6, r2
  41020e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  410212:	f504 7440 	add.w	r4, r4, #768	; 0x300
  410216:	d202      	bcs.n	41021e <__aeabi_ddiv+0x6e>
  410218:	085b      	lsrs	r3, r3, #1
  41021a:	ea4f 0232 	mov.w	r2, r2, rrx
  41021e:	1ab6      	subs	r6, r6, r2
  410220:	eb65 0503 	sbc.w	r5, r5, r3
  410224:	085b      	lsrs	r3, r3, #1
  410226:	ea4f 0232 	mov.w	r2, r2, rrx
  41022a:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  41022e:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  410232:	ebb6 0e02 	subs.w	lr, r6, r2
  410236:	eb75 0e03 	sbcs.w	lr, r5, r3
  41023a:	bf22      	ittt	cs
  41023c:	1ab6      	subcs	r6, r6, r2
  41023e:	4675      	movcs	r5, lr
  410240:	ea40 000c 	orrcs.w	r0, r0, ip
  410244:	085b      	lsrs	r3, r3, #1
  410246:	ea4f 0232 	mov.w	r2, r2, rrx
  41024a:	ebb6 0e02 	subs.w	lr, r6, r2
  41024e:	eb75 0e03 	sbcs.w	lr, r5, r3
  410252:	bf22      	ittt	cs
  410254:	1ab6      	subcs	r6, r6, r2
  410256:	4675      	movcs	r5, lr
  410258:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  41025c:	085b      	lsrs	r3, r3, #1
  41025e:	ea4f 0232 	mov.w	r2, r2, rrx
  410262:	ebb6 0e02 	subs.w	lr, r6, r2
  410266:	eb75 0e03 	sbcs.w	lr, r5, r3
  41026a:	bf22      	ittt	cs
  41026c:	1ab6      	subcs	r6, r6, r2
  41026e:	4675      	movcs	r5, lr
  410270:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  410274:	085b      	lsrs	r3, r3, #1
  410276:	ea4f 0232 	mov.w	r2, r2, rrx
  41027a:	ebb6 0e02 	subs.w	lr, r6, r2
  41027e:	eb75 0e03 	sbcs.w	lr, r5, r3
  410282:	bf22      	ittt	cs
  410284:	1ab6      	subcs	r6, r6, r2
  410286:	4675      	movcs	r5, lr
  410288:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  41028c:	ea55 0e06 	orrs.w	lr, r5, r6
  410290:	d018      	beq.n	4102c4 <__aeabi_ddiv+0x114>
  410292:	ea4f 1505 	mov.w	r5, r5, lsl #4
  410296:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  41029a:	ea4f 1606 	mov.w	r6, r6, lsl #4
  41029e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  4102a2:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  4102a6:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  4102aa:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  4102ae:	d1c0      	bne.n	410232 <__aeabi_ddiv+0x82>
  4102b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4102b4:	d10b      	bne.n	4102ce <__aeabi_ddiv+0x11e>
  4102b6:	ea41 0100 	orr.w	r1, r1, r0
  4102ba:	f04f 0000 	mov.w	r0, #0
  4102be:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4102c2:	e7b6      	b.n	410232 <__aeabi_ddiv+0x82>
  4102c4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4102c8:	bf04      	itt	eq
  4102ca:	4301      	orreq	r1, r0
  4102cc:	2000      	moveq	r0, #0
  4102ce:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4102d2:	bf88      	it	hi
  4102d4:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4102d8:	f63f aeaf 	bhi.w	41003a <__aeabi_dmul+0xde>
  4102dc:	ebb5 0c03 	subs.w	ip, r5, r3
  4102e0:	bf04      	itt	eq
  4102e2:	ebb6 0c02 	subseq.w	ip, r6, r2
  4102e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4102ea:	f150 0000 	adcs.w	r0, r0, #0
  4102ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4102f2:	bd70      	pop	{r4, r5, r6, pc}
  4102f4:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4102f8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4102fc:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  410300:	bfc2      	ittt	gt
  410302:	ebd4 050c 	rsbsgt	r5, r4, ip
  410306:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  41030a:	bd70      	popgt	{r4, r5, r6, pc}
  41030c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  410310:	f04f 0e00 	mov.w	lr, #0
  410314:	3c01      	subs	r4, #1
  410316:	e690      	b.n	41003a <__aeabi_dmul+0xde>
  410318:	ea45 0e06 	orr.w	lr, r5, r6
  41031c:	e68d      	b.n	41003a <__aeabi_dmul+0xde>
  41031e:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  410322:	ea94 0f0c 	teq	r4, ip
  410326:	bf08      	it	eq
  410328:	ea95 0f0c 	teqeq	r5, ip
  41032c:	f43f af3b 	beq.w	4101a6 <__aeabi_dmul+0x24a>
  410330:	ea94 0f0c 	teq	r4, ip
  410334:	d10a      	bne.n	41034c <__aeabi_ddiv+0x19c>
  410336:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  41033a:	f47f af34 	bne.w	4101a6 <__aeabi_dmul+0x24a>
  41033e:	ea95 0f0c 	teq	r5, ip
  410342:	f47f af25 	bne.w	410190 <__aeabi_dmul+0x234>
  410346:	4610      	mov	r0, r2
  410348:	4619      	mov	r1, r3
  41034a:	e72c      	b.n	4101a6 <__aeabi_dmul+0x24a>
  41034c:	ea95 0f0c 	teq	r5, ip
  410350:	d106      	bne.n	410360 <__aeabi_ddiv+0x1b0>
  410352:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  410356:	f43f aefd 	beq.w	410154 <__aeabi_dmul+0x1f8>
  41035a:	4610      	mov	r0, r2
  41035c:	4619      	mov	r1, r3
  41035e:	e722      	b.n	4101a6 <__aeabi_dmul+0x24a>
  410360:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  410364:	bf18      	it	ne
  410366:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  41036a:	f47f aec5 	bne.w	4100f8 <__aeabi_dmul+0x19c>
  41036e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  410372:	f47f af0d 	bne.w	410190 <__aeabi_dmul+0x234>
  410376:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  41037a:	f47f aeeb 	bne.w	410154 <__aeabi_dmul+0x1f8>
  41037e:	e712      	b.n	4101a6 <__aeabi_dmul+0x24a>

00410380 <__gedf2>:
  410380:	f04f 3cff 	mov.w	ip, #4294967295
  410384:	e006      	b.n	410394 <__cmpdf2+0x4>
  410386:	bf00      	nop

00410388 <__ledf2>:
  410388:	f04f 0c01 	mov.w	ip, #1
  41038c:	e002      	b.n	410394 <__cmpdf2+0x4>
  41038e:	bf00      	nop

00410390 <__cmpdf2>:
  410390:	f04f 0c01 	mov.w	ip, #1
  410394:	f84d cd04 	str.w	ip, [sp, #-4]!
  410398:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  41039c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4103a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4103a4:	bf18      	it	ne
  4103a6:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  4103aa:	d01b      	beq.n	4103e4 <__cmpdf2+0x54>
  4103ac:	b001      	add	sp, #4
  4103ae:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  4103b2:	bf0c      	ite	eq
  4103b4:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4103b8:	ea91 0f03 	teqne	r1, r3
  4103bc:	bf02      	ittt	eq
  4103be:	ea90 0f02 	teqeq	r0, r2
  4103c2:	2000      	moveq	r0, #0
  4103c4:	4770      	bxeq	lr
  4103c6:	f110 0f00 	cmn.w	r0, #0
  4103ca:	ea91 0f03 	teq	r1, r3
  4103ce:	bf58      	it	pl
  4103d0:	4299      	cmppl	r1, r3
  4103d2:	bf08      	it	eq
  4103d4:	4290      	cmpeq	r0, r2
  4103d6:	bf2c      	ite	cs
  4103d8:	17d8      	asrcs	r0, r3, #31
  4103da:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4103de:	f040 0001 	orr.w	r0, r0, #1
  4103e2:	4770      	bx	lr
  4103e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4103e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4103ec:	d102      	bne.n	4103f4 <__cmpdf2+0x64>
  4103ee:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4103f2:	d107      	bne.n	410404 <__cmpdf2+0x74>
  4103f4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4103f8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4103fc:	d1d6      	bne.n	4103ac <__cmpdf2+0x1c>
  4103fe:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  410402:	d0d3      	beq.n	4103ac <__cmpdf2+0x1c>
  410404:	f85d 0b04 	ldr.w	r0, [sp], #4
  410408:	4770      	bx	lr
  41040a:	bf00      	nop

0041040c <__aeabi_cdrcmple>:
  41040c:	4684      	mov	ip, r0
  41040e:	4610      	mov	r0, r2
  410410:	4662      	mov	r2, ip
  410412:	468c      	mov	ip, r1
  410414:	4619      	mov	r1, r3
  410416:	4663      	mov	r3, ip
  410418:	e000      	b.n	41041c <__aeabi_cdcmpeq>
  41041a:	bf00      	nop

0041041c <__aeabi_cdcmpeq>:
  41041c:	b501      	push	{r0, lr}
  41041e:	f7ff ffb7 	bl	410390 <__cmpdf2>
  410422:	2800      	cmp	r0, #0
  410424:	bf48      	it	mi
  410426:	f110 0f00 	cmnmi.w	r0, #0
  41042a:	bd01      	pop	{r0, pc}

0041042c <__aeabi_dcmpeq>:
  41042c:	f84d ed08 	str.w	lr, [sp, #-8]!
  410430:	f7ff fff4 	bl	41041c <__aeabi_cdcmpeq>
  410434:	bf0c      	ite	eq
  410436:	2001      	moveq	r0, #1
  410438:	2000      	movne	r0, #0
  41043a:	f85d fb08 	ldr.w	pc, [sp], #8
  41043e:	bf00      	nop

00410440 <__aeabi_dcmplt>:
  410440:	f84d ed08 	str.w	lr, [sp, #-8]!
  410444:	f7ff ffea 	bl	41041c <__aeabi_cdcmpeq>
  410448:	bf34      	ite	cc
  41044a:	2001      	movcc	r0, #1
  41044c:	2000      	movcs	r0, #0
  41044e:	f85d fb08 	ldr.w	pc, [sp], #8
  410452:	bf00      	nop

00410454 <__aeabi_dcmple>:
  410454:	f84d ed08 	str.w	lr, [sp, #-8]!
  410458:	f7ff ffe0 	bl	41041c <__aeabi_cdcmpeq>
  41045c:	bf94      	ite	ls
  41045e:	2001      	movls	r0, #1
  410460:	2000      	movhi	r0, #0
  410462:	f85d fb08 	ldr.w	pc, [sp], #8
  410466:	bf00      	nop

00410468 <__aeabi_dcmpge>:
  410468:	f84d ed08 	str.w	lr, [sp, #-8]!
  41046c:	f7ff ffce 	bl	41040c <__aeabi_cdrcmple>
  410470:	bf94      	ite	ls
  410472:	2001      	movls	r0, #1
  410474:	2000      	movhi	r0, #0
  410476:	f85d fb08 	ldr.w	pc, [sp], #8
  41047a:	bf00      	nop

0041047c <__aeabi_dcmpgt>:
  41047c:	f84d ed08 	str.w	lr, [sp, #-8]!
  410480:	f7ff ffc4 	bl	41040c <__aeabi_cdrcmple>
  410484:	bf34      	ite	cc
  410486:	2001      	movcc	r0, #1
  410488:	2000      	movcs	r0, #0
  41048a:	f85d fb08 	ldr.w	pc, [sp], #8
  41048e:	bf00      	nop

00410490 <__aeabi_dcmpun>:
  410490:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  410494:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  410498:	d102      	bne.n	4104a0 <__aeabi_dcmpun+0x10>
  41049a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  41049e:	d10a      	bne.n	4104b6 <__aeabi_dcmpun+0x26>
  4104a0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4104a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4104a8:	d102      	bne.n	4104b0 <__aeabi_dcmpun+0x20>
  4104aa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4104ae:	d102      	bne.n	4104b6 <__aeabi_dcmpun+0x26>
  4104b0:	f04f 0000 	mov.w	r0, #0
  4104b4:	4770      	bx	lr
  4104b6:	f04f 0001 	mov.w	r0, #1
  4104ba:	4770      	bx	lr

004104bc <__aeabi_d2iz>:
  4104bc:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4104c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4104c4:	d215      	bcs.n	4104f2 <__aeabi_d2iz+0x36>
  4104c6:	d511      	bpl.n	4104ec <__aeabi_d2iz+0x30>
  4104c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4104cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4104d0:	d912      	bls.n	4104f8 <__aeabi_d2iz+0x3c>
  4104d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4104d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4104da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4104de:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4104e2:	fa23 f002 	lsr.w	r0, r3, r2
  4104e6:	bf18      	it	ne
  4104e8:	4240      	negne	r0, r0
  4104ea:	4770      	bx	lr
  4104ec:	f04f 0000 	mov.w	r0, #0
  4104f0:	4770      	bx	lr
  4104f2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4104f6:	d105      	bne.n	410504 <__aeabi_d2iz+0x48>
  4104f8:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4104fc:	bf08      	it	eq
  4104fe:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  410502:	4770      	bx	lr
  410504:	f04f 0000 	mov.w	r0, #0
  410508:	4770      	bx	lr
  41050a:	bf00      	nop

0041050c <__aeabi_uldivmod>:
  41050c:	b953      	cbnz	r3, 410524 <__aeabi_uldivmod+0x18>
  41050e:	b94a      	cbnz	r2, 410524 <__aeabi_uldivmod+0x18>
  410510:	2900      	cmp	r1, #0
  410512:	bf08      	it	eq
  410514:	2800      	cmpeq	r0, #0
  410516:	bf1c      	itt	ne
  410518:	f04f 31ff 	movne.w	r1, #4294967295
  41051c:	f04f 30ff 	movne.w	r0, #4294967295
  410520:	f000 b97a 	b.w	410818 <__aeabi_idiv0>
  410524:	f1ad 0c08 	sub.w	ip, sp, #8
  410528:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  41052c:	f000 f806 	bl	41053c <__udivmoddi4>
  410530:	f8dd e004 	ldr.w	lr, [sp, #4]
  410534:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  410538:	b004      	add	sp, #16
  41053a:	4770      	bx	lr

0041053c <__udivmoddi4>:
  41053c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  410540:	468c      	mov	ip, r1
  410542:	460d      	mov	r5, r1
  410544:	4604      	mov	r4, r0
  410546:	9e08      	ldr	r6, [sp, #32]
  410548:	2b00      	cmp	r3, #0
  41054a:	d151      	bne.n	4105f0 <__udivmoddi4+0xb4>
  41054c:	428a      	cmp	r2, r1
  41054e:	4617      	mov	r7, r2
  410550:	d96d      	bls.n	41062e <__udivmoddi4+0xf2>
  410552:	fab2 fe82 	clz	lr, r2
  410556:	f1be 0f00 	cmp.w	lr, #0
  41055a:	d00b      	beq.n	410574 <__udivmoddi4+0x38>
  41055c:	f1ce 0c20 	rsb	ip, lr, #32
  410560:	fa01 f50e 	lsl.w	r5, r1, lr
  410564:	fa20 fc0c 	lsr.w	ip, r0, ip
  410568:	fa02 f70e 	lsl.w	r7, r2, lr
  41056c:	ea4c 0c05 	orr.w	ip, ip, r5
  410570:	fa00 f40e 	lsl.w	r4, r0, lr
  410574:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  410578:	0c25      	lsrs	r5, r4, #16
  41057a:	fbbc f8fa 	udiv	r8, ip, sl
  41057e:	fa1f f987 	uxth.w	r9, r7
  410582:	fb0a cc18 	mls	ip, sl, r8, ip
  410586:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  41058a:	fb08 f309 	mul.w	r3, r8, r9
  41058e:	42ab      	cmp	r3, r5
  410590:	d90a      	bls.n	4105a8 <__udivmoddi4+0x6c>
  410592:	19ed      	adds	r5, r5, r7
  410594:	f108 32ff 	add.w	r2, r8, #4294967295
  410598:	f080 8123 	bcs.w	4107e2 <__udivmoddi4+0x2a6>
  41059c:	42ab      	cmp	r3, r5
  41059e:	f240 8120 	bls.w	4107e2 <__udivmoddi4+0x2a6>
  4105a2:	f1a8 0802 	sub.w	r8, r8, #2
  4105a6:	443d      	add	r5, r7
  4105a8:	1aed      	subs	r5, r5, r3
  4105aa:	b2a4      	uxth	r4, r4
  4105ac:	fbb5 f0fa 	udiv	r0, r5, sl
  4105b0:	fb0a 5510 	mls	r5, sl, r0, r5
  4105b4:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4105b8:	fb00 f909 	mul.w	r9, r0, r9
  4105bc:	45a1      	cmp	r9, r4
  4105be:	d909      	bls.n	4105d4 <__udivmoddi4+0x98>
  4105c0:	19e4      	adds	r4, r4, r7
  4105c2:	f100 33ff 	add.w	r3, r0, #4294967295
  4105c6:	f080 810a 	bcs.w	4107de <__udivmoddi4+0x2a2>
  4105ca:	45a1      	cmp	r9, r4
  4105cc:	f240 8107 	bls.w	4107de <__udivmoddi4+0x2a2>
  4105d0:	3802      	subs	r0, #2
  4105d2:	443c      	add	r4, r7
  4105d4:	eba4 0409 	sub.w	r4, r4, r9
  4105d8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4105dc:	2100      	movs	r1, #0
  4105de:	2e00      	cmp	r6, #0
  4105e0:	d061      	beq.n	4106a6 <__udivmoddi4+0x16a>
  4105e2:	fa24 f40e 	lsr.w	r4, r4, lr
  4105e6:	2300      	movs	r3, #0
  4105e8:	6034      	str	r4, [r6, #0]
  4105ea:	6073      	str	r3, [r6, #4]
  4105ec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4105f0:	428b      	cmp	r3, r1
  4105f2:	d907      	bls.n	410604 <__udivmoddi4+0xc8>
  4105f4:	2e00      	cmp	r6, #0
  4105f6:	d054      	beq.n	4106a2 <__udivmoddi4+0x166>
  4105f8:	2100      	movs	r1, #0
  4105fa:	e886 0021 	stmia.w	r6, {r0, r5}
  4105fe:	4608      	mov	r0, r1
  410600:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  410604:	fab3 f183 	clz	r1, r3
  410608:	2900      	cmp	r1, #0
  41060a:	f040 808e 	bne.w	41072a <__udivmoddi4+0x1ee>
  41060e:	42ab      	cmp	r3, r5
  410610:	d302      	bcc.n	410618 <__udivmoddi4+0xdc>
  410612:	4282      	cmp	r2, r0
  410614:	f200 80fa 	bhi.w	41080c <__udivmoddi4+0x2d0>
  410618:	1a84      	subs	r4, r0, r2
  41061a:	eb65 0503 	sbc.w	r5, r5, r3
  41061e:	2001      	movs	r0, #1
  410620:	46ac      	mov	ip, r5
  410622:	2e00      	cmp	r6, #0
  410624:	d03f      	beq.n	4106a6 <__udivmoddi4+0x16a>
  410626:	e886 1010 	stmia.w	r6, {r4, ip}
  41062a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  41062e:	b912      	cbnz	r2, 410636 <__udivmoddi4+0xfa>
  410630:	2701      	movs	r7, #1
  410632:	fbb7 f7f2 	udiv	r7, r7, r2
  410636:	fab7 fe87 	clz	lr, r7
  41063a:	f1be 0f00 	cmp.w	lr, #0
  41063e:	d134      	bne.n	4106aa <__udivmoddi4+0x16e>
  410640:	1beb      	subs	r3, r5, r7
  410642:	0c3a      	lsrs	r2, r7, #16
  410644:	fa1f fc87 	uxth.w	ip, r7
  410648:	2101      	movs	r1, #1
  41064a:	fbb3 f8f2 	udiv	r8, r3, r2
  41064e:	0c25      	lsrs	r5, r4, #16
  410650:	fb02 3318 	mls	r3, r2, r8, r3
  410654:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  410658:	fb0c f308 	mul.w	r3, ip, r8
  41065c:	42ab      	cmp	r3, r5
  41065e:	d907      	bls.n	410670 <__udivmoddi4+0x134>
  410660:	19ed      	adds	r5, r5, r7
  410662:	f108 30ff 	add.w	r0, r8, #4294967295
  410666:	d202      	bcs.n	41066e <__udivmoddi4+0x132>
  410668:	42ab      	cmp	r3, r5
  41066a:	f200 80d1 	bhi.w	410810 <__udivmoddi4+0x2d4>
  41066e:	4680      	mov	r8, r0
  410670:	1aed      	subs	r5, r5, r3
  410672:	b2a3      	uxth	r3, r4
  410674:	fbb5 f0f2 	udiv	r0, r5, r2
  410678:	fb02 5510 	mls	r5, r2, r0, r5
  41067c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  410680:	fb0c fc00 	mul.w	ip, ip, r0
  410684:	45a4      	cmp	ip, r4
  410686:	d907      	bls.n	410698 <__udivmoddi4+0x15c>
  410688:	19e4      	adds	r4, r4, r7
  41068a:	f100 33ff 	add.w	r3, r0, #4294967295
  41068e:	d202      	bcs.n	410696 <__udivmoddi4+0x15a>
  410690:	45a4      	cmp	ip, r4
  410692:	f200 80b8 	bhi.w	410806 <__udivmoddi4+0x2ca>
  410696:	4618      	mov	r0, r3
  410698:	eba4 040c 	sub.w	r4, r4, ip
  41069c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4106a0:	e79d      	b.n	4105de <__udivmoddi4+0xa2>
  4106a2:	4631      	mov	r1, r6
  4106a4:	4630      	mov	r0, r6
  4106a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4106aa:	f1ce 0420 	rsb	r4, lr, #32
  4106ae:	fa05 f30e 	lsl.w	r3, r5, lr
  4106b2:	fa07 f70e 	lsl.w	r7, r7, lr
  4106b6:	fa20 f804 	lsr.w	r8, r0, r4
  4106ba:	0c3a      	lsrs	r2, r7, #16
  4106bc:	fa25 f404 	lsr.w	r4, r5, r4
  4106c0:	ea48 0803 	orr.w	r8, r8, r3
  4106c4:	fbb4 f1f2 	udiv	r1, r4, r2
  4106c8:	ea4f 4518 	mov.w	r5, r8, lsr #16
  4106cc:	fb02 4411 	mls	r4, r2, r1, r4
  4106d0:	fa1f fc87 	uxth.w	ip, r7
  4106d4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4106d8:	fb01 f30c 	mul.w	r3, r1, ip
  4106dc:	42ab      	cmp	r3, r5
  4106de:	fa00 f40e 	lsl.w	r4, r0, lr
  4106e2:	d909      	bls.n	4106f8 <__udivmoddi4+0x1bc>
  4106e4:	19ed      	adds	r5, r5, r7
  4106e6:	f101 30ff 	add.w	r0, r1, #4294967295
  4106ea:	f080 808a 	bcs.w	410802 <__udivmoddi4+0x2c6>
  4106ee:	42ab      	cmp	r3, r5
  4106f0:	f240 8087 	bls.w	410802 <__udivmoddi4+0x2c6>
  4106f4:	3902      	subs	r1, #2
  4106f6:	443d      	add	r5, r7
  4106f8:	1aeb      	subs	r3, r5, r3
  4106fa:	fa1f f588 	uxth.w	r5, r8
  4106fe:	fbb3 f0f2 	udiv	r0, r3, r2
  410702:	fb02 3310 	mls	r3, r2, r0, r3
  410706:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  41070a:	fb00 f30c 	mul.w	r3, r0, ip
  41070e:	42ab      	cmp	r3, r5
  410710:	d907      	bls.n	410722 <__udivmoddi4+0x1e6>
  410712:	19ed      	adds	r5, r5, r7
  410714:	f100 38ff 	add.w	r8, r0, #4294967295
  410718:	d26f      	bcs.n	4107fa <__udivmoddi4+0x2be>
  41071a:	42ab      	cmp	r3, r5
  41071c:	d96d      	bls.n	4107fa <__udivmoddi4+0x2be>
  41071e:	3802      	subs	r0, #2
  410720:	443d      	add	r5, r7
  410722:	1aeb      	subs	r3, r5, r3
  410724:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  410728:	e78f      	b.n	41064a <__udivmoddi4+0x10e>
  41072a:	f1c1 0720 	rsb	r7, r1, #32
  41072e:	fa22 f807 	lsr.w	r8, r2, r7
  410732:	408b      	lsls	r3, r1
  410734:	fa05 f401 	lsl.w	r4, r5, r1
  410738:	ea48 0303 	orr.w	r3, r8, r3
  41073c:	fa20 fe07 	lsr.w	lr, r0, r7
  410740:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  410744:	40fd      	lsrs	r5, r7
  410746:	ea4e 0e04 	orr.w	lr, lr, r4
  41074a:	fbb5 f9fc 	udiv	r9, r5, ip
  41074e:	ea4f 441e 	mov.w	r4, lr, lsr #16
  410752:	fb0c 5519 	mls	r5, ip, r9, r5
  410756:	fa1f f883 	uxth.w	r8, r3
  41075a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  41075e:	fb09 f408 	mul.w	r4, r9, r8
  410762:	42ac      	cmp	r4, r5
  410764:	fa02 f201 	lsl.w	r2, r2, r1
  410768:	fa00 fa01 	lsl.w	sl, r0, r1
  41076c:	d908      	bls.n	410780 <__udivmoddi4+0x244>
  41076e:	18ed      	adds	r5, r5, r3
  410770:	f109 30ff 	add.w	r0, r9, #4294967295
  410774:	d243      	bcs.n	4107fe <__udivmoddi4+0x2c2>
  410776:	42ac      	cmp	r4, r5
  410778:	d941      	bls.n	4107fe <__udivmoddi4+0x2c2>
  41077a:	f1a9 0902 	sub.w	r9, r9, #2
  41077e:	441d      	add	r5, r3
  410780:	1b2d      	subs	r5, r5, r4
  410782:	fa1f fe8e 	uxth.w	lr, lr
  410786:	fbb5 f0fc 	udiv	r0, r5, ip
  41078a:	fb0c 5510 	mls	r5, ip, r0, r5
  41078e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  410792:	fb00 f808 	mul.w	r8, r0, r8
  410796:	45a0      	cmp	r8, r4
  410798:	d907      	bls.n	4107aa <__udivmoddi4+0x26e>
  41079a:	18e4      	adds	r4, r4, r3
  41079c:	f100 35ff 	add.w	r5, r0, #4294967295
  4107a0:	d229      	bcs.n	4107f6 <__udivmoddi4+0x2ba>
  4107a2:	45a0      	cmp	r8, r4
  4107a4:	d927      	bls.n	4107f6 <__udivmoddi4+0x2ba>
  4107a6:	3802      	subs	r0, #2
  4107a8:	441c      	add	r4, r3
  4107aa:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4107ae:	eba4 0408 	sub.w	r4, r4, r8
  4107b2:	fba0 8902 	umull	r8, r9, r0, r2
  4107b6:	454c      	cmp	r4, r9
  4107b8:	46c6      	mov	lr, r8
  4107ba:	464d      	mov	r5, r9
  4107bc:	d315      	bcc.n	4107ea <__udivmoddi4+0x2ae>
  4107be:	d012      	beq.n	4107e6 <__udivmoddi4+0x2aa>
  4107c0:	b156      	cbz	r6, 4107d8 <__udivmoddi4+0x29c>
  4107c2:	ebba 030e 	subs.w	r3, sl, lr
  4107c6:	eb64 0405 	sbc.w	r4, r4, r5
  4107ca:	fa04 f707 	lsl.w	r7, r4, r7
  4107ce:	40cb      	lsrs	r3, r1
  4107d0:	431f      	orrs	r7, r3
  4107d2:	40cc      	lsrs	r4, r1
  4107d4:	6037      	str	r7, [r6, #0]
  4107d6:	6074      	str	r4, [r6, #4]
  4107d8:	2100      	movs	r1, #0
  4107da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4107de:	4618      	mov	r0, r3
  4107e0:	e6f8      	b.n	4105d4 <__udivmoddi4+0x98>
  4107e2:	4690      	mov	r8, r2
  4107e4:	e6e0      	b.n	4105a8 <__udivmoddi4+0x6c>
  4107e6:	45c2      	cmp	sl, r8
  4107e8:	d2ea      	bcs.n	4107c0 <__udivmoddi4+0x284>
  4107ea:	ebb8 0e02 	subs.w	lr, r8, r2
  4107ee:	eb69 0503 	sbc.w	r5, r9, r3
  4107f2:	3801      	subs	r0, #1
  4107f4:	e7e4      	b.n	4107c0 <__udivmoddi4+0x284>
  4107f6:	4628      	mov	r0, r5
  4107f8:	e7d7      	b.n	4107aa <__udivmoddi4+0x26e>
  4107fa:	4640      	mov	r0, r8
  4107fc:	e791      	b.n	410722 <__udivmoddi4+0x1e6>
  4107fe:	4681      	mov	r9, r0
  410800:	e7be      	b.n	410780 <__udivmoddi4+0x244>
  410802:	4601      	mov	r1, r0
  410804:	e778      	b.n	4106f8 <__udivmoddi4+0x1bc>
  410806:	3802      	subs	r0, #2
  410808:	443c      	add	r4, r7
  41080a:	e745      	b.n	410698 <__udivmoddi4+0x15c>
  41080c:	4608      	mov	r0, r1
  41080e:	e708      	b.n	410622 <__udivmoddi4+0xe6>
  410810:	f1a8 0802 	sub.w	r8, r8, #2
  410814:	443d      	add	r5, r7
  410816:	e72b      	b.n	410670 <__udivmoddi4+0x134>

00410818 <__aeabi_idiv0>:
  410818:	4770      	bx	lr
  41081a:	bf00      	nop

0041081c <mmc_trans_multipliers>:
  41081c:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  41082c:	000f 0000 0014 0000 001a 0000 001e 0000     ................
  41083c:	0023 0000 0028 0000 002d 0000 0034 0000     #...(...-...4...
  41084c:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

0041085c <sd_mmc_trans_units>:
  41085c:	000a 0000 0064 0000 03e8 0000 2710 0000     ....d........'..
	...

00410878 <sd_trans_multipliers>:
  410878:	0000 0000 000a 0000 000c 0000 000d 0000     ................
  410888:	000f 0000 0014 0000 0019 0000 001e 0000     ................
  410898:	0023 0000 0028 0000 002d 0000 0032 0000     #...(...-...2...
  4108a8:	0037 0000 003c 0000 0046 0000 0050 0000     7...<...F...P...

004108b8 <LfnOfs>:
  4108b8:	0301 0705 0e09 1210 1614 1c18 001e 0000     ................

004108c8 <excvt.5681>:
  4108c8:	9a80 b690 b78e 808f d3d2 d8d4 ded7 8f8e     ................
  4108d8:	9290 e292 e399 ebea 9959 9d9a 9d9c 9f9e     ........Y.......
  4108e8:	d6b5 e9e0 a5a5 a7a6 a9a8 abaa 21ac afae     .............!..
  4108f8:	b1b0 b3b2 b5b4 b7b6 b9b8 bbba bdbc bfbe     ................
  410908:	c1c0 c3c2 c5c4 c7c7 c9c8 cbca cdcc cfce     ................
  410918:	d1d0 d3d2 d5d4 d7d6 d9d8 dbda dddc dfde     ................
  410928:	e1e0 e3e2 e5e5 e7e6 e9e7 ebea eded efee     ................
  410938:	f1f0 f3f2 f5f4 f7f6 f9f8 fbfa fdfc fffe     ................
  410948:	2a22 3c3a 3f3e 7f7c 0000 0000 2c2b 3d3b     "*:<>?|.....+,;=
  410958:	5d5b 0000                                   []..

0041095c <Tbl>:
  41095c:	00c7 00fc 00e9 00e2 00e4 00e0 00e5 00e7     ................
  41096c:	00ea 00eb 00e8 00ef 00ee 00ec 00c4 00c5     ................
  41097c:	00c9 00e6 00c6 00f4 00f6 00f2 00fb 00f9     ................
  41098c:	00ff 00d6 00dc 00f8 00a3 00d8 00d7 0192     ................
  41099c:	00e1 00ed 00f3 00fa 00f1 00d1 00aa 00ba     ................
  4109ac:	00bf 00ae 00ac 00bd 00bc 00a1 00ab 00bb     ................
  4109bc:	2591 2592 2593 2502 2524 00c1 00c2 00c0     .%.%.%.%$%......
  4109cc:	00a9 2563 2551 2557 255d 00a2 00a5 2510     ..c%Q%W%]%.....%
  4109dc:	2514 2534 252c 251c 2500 253c 00e3 00c3     .%4%,%.%.%<%....
  4109ec:	255a 2554 2569 2566 2560 2550 256c 00a4     Z%T%i%f%`%P%l%..
  4109fc:	00f0 00d0 00ca 00cb 00c8 0131 00cd 00ce     ..........1.....
  410a0c:	00cf 2518 250c 2588 2584 00a6 00cc 2580     ...%.%.%.%.....%
  410a1c:	00d3 00df 00d4 00d2 00f5 00d5 00b5 00fe     ................
  410a2c:	00de 00da 00db 00d9 00fd 00dd 00af 00b4     ................
  410a3c:	00ad 00b1 2017 00be 00b6 00a7 00f7 00b8     ..... ..........
  410a4c:	00b0 00a8 00b7 00b9 00b3 00b2 25a0 00a0     .............%..

00410a5c <tbl_lower.5431>:
  410a5c:	0061 0062 0063 0064 0065 0066 0067 0068     a.b.c.d.e.f.g.h.
  410a6c:	0069 006a 006b 006c 006d 006e 006f 0070     i.j.k.l.m.n.o.p.
  410a7c:	0071 0072 0073 0074 0075 0076 0077 0078     q.r.s.t.u.v.w.x.
  410a8c:	0079 007a 00a1 00a2 00a3 00a5 00ac 00af     y.z.............
  410a9c:	00e0 00e1 00e2 00e3 00e4 00e5 00e6 00e7     ................
  410aac:	00e8 00e9 00ea 00eb 00ec 00ed 00ee 00ef     ................
  410abc:	00f0 00f1 00f2 00f3 00f4 00f5 00f6 00f8     ................
  410acc:	00f9 00fa 00fb 00fc 00fd 00fe 00ff 0101     ................
  410adc:	0103 0105 0107 0109 010b 010d 010f 0111     ................
  410aec:	0113 0115 0117 0119 011b 011d 011f 0121     ..............!.
  410afc:	0123 0125 0127 0129 012b 012d 012f 0131     #.%.'.).+.-./.1.
  410b0c:	0133 0135 0137 013a 013c 013e 0140 0142     3.5.7.:.<.>.@.B.
  410b1c:	0144 0146 0148 014b 014d 014f 0151 0153     D.F.H.K.M.O.Q.S.
  410b2c:	0155 0157 0159 015b 015d 015f 0161 0163     U.W.Y.[.]._.a.c.
  410b3c:	0165 0167 0169 016b 016d 016f 0171 0173     e.g.i.k.m.o.q.s.
  410b4c:	0175 0177 017a 017c 017e 0192 03b1 03b2     u.w.z.|.~.......
  410b5c:	03b3 03b4 03b5 03b6 03b7 03b8 03b9 03ba     ................
  410b6c:	03bb 03bc 03bd 03be 03bf 03c0 03c1 03c3     ................
  410b7c:	03c4 03c5 03c6 03c7 03c8 03c9 03ca 0430     ..............0.
  410b8c:	0431 0432 0433 0434 0435 0436 0437 0438     1.2.3.4.5.6.7.8.
  410b9c:	0439 043a 043b 043c 043d 043e 043f 0440     9.:.;.<.=.>.?.@.
  410bac:	0441 0442 0443 0444 0445 0446 0447 0448     A.B.C.D.E.F.G.H.
  410bbc:	0449 044a 044b 044c 044d 044e 044f 0451     I.J.K.L.M.N.O.Q.
  410bcc:	0452 0453 0454 0455 0456 0457 0458 0459     R.S.T.U.V.W.X.Y.
  410bdc:	045a 045b 045c 045e 045f 2170 2171 2172     Z.[.\.^._.p!q!r!
  410bec:	2173 2174 2175 2176 2177 2178 2179 217a     s!t!u!v!w!x!y!z!
  410bfc:	217b 217c 217d 217e 217f ff41 ff42 ff43     {!|!}!~!.!A.B.C.
  410c0c:	ff44 ff45 ff46 ff47 ff48 ff49 ff4a ff4b     D.E.F.G.H.I.J.K.
  410c1c:	ff4c ff4d ff4e ff4f ff50 ff51 ff52 ff53     L.M.N.O.P.Q.R.S.
  410c2c:	ff54 ff55 ff56 ff57 ff58 ff59 ff5a 0000     T.U.V.W.X.Y.Z...

00410c3c <tbl_upper.5432>:
  410c3c:	0041 0042 0043 0044 0045 0046 0047 0048     A.B.C.D.E.F.G.H.
  410c4c:	0049 004a 004b 004c 004d 004e 004f 0050     I.J.K.L.M.N.O.P.
  410c5c:	0051 0052 0053 0054 0055 0056 0057 0058     Q.R.S.T.U.V.W.X.
  410c6c:	0059 005a 0021 ffe0 ffe1 ffe5 ffe2 ffe3     Y.Z.!...........
  410c7c:	00c0 00c1 00c2 00c3 00c4 00c5 00c6 00c7     ................
  410c8c:	00c8 00c9 00ca 00cb 00cc 00cd 00ce 00cf     ................
  410c9c:	00d0 00d1 00d2 00d3 00d4 00d5 00d6 00d8     ................
  410cac:	00d9 00da 00db 00dc 00dd 00de 0178 0100     ............x...
  410cbc:	0102 0104 0106 0108 010a 010c 010e 0110     ................
  410ccc:	0112 0114 0116 0118 011a 011c 011e 0120     .............. .
  410cdc:	0122 0124 0126 0128 012a 012c 012e 0130     ".$.&.(.*.,...0.
  410cec:	0132 0134 0136 0139 013b 013d 013f 0141     2.4.6.9.;.=.?.A.
  410cfc:	0143 0145 0147 014a 014c 014e 0150 0152     C.E.G.J.L.N.P.R.
  410d0c:	0154 0156 0158 015a 015c 015e 0160 0162     T.V.X.Z.\.^.`.b.
  410d1c:	0164 0166 0168 016a 016c 016e 0170 0172     d.f.h.j.l.n.p.r.
  410d2c:	0174 0176 0179 017b 017d 0191 0391 0392     t.v.y.{.}.......
  410d3c:	0393 0394 0395 0396 0397 0398 0399 039a     ................
  410d4c:	039b 039c 039d 039e 039f 03a0 03a1 03a3     ................
  410d5c:	03a4 03a5 03a6 03a7 03a8 03a9 03aa 0410     ................
  410d6c:	0411 0412 0413 0414 0415 0416 0417 0418     ................
  410d7c:	0419 041a 041b 041c 041d 041e 041f 0420     .............. .
  410d8c:	0421 0422 0423 0424 0425 0426 0427 0428     !.".#.$.%.&.'.(.
  410d9c:	0429 042a 042b 042c 042d 042e 042f 0401     ).*.+.,.-.../...
  410dac:	0402 0403 0404 0405 0406 0407 0408 0409     ................
  410dbc:	040a 040b 040c 040e 040f 2160 2161 2162     ..........`!a!b!
  410dcc:	2163 2164 2165 2166 2167 2168 2169 216a     c!d!e!f!g!h!i!j!
  410ddc:	216b 216c 216d 216e 216f ff21 ff22 ff23     k!l!m!n!o!!.".#.
  410dec:	ff24 ff25 ff26 ff27 ff28 ff29 ff2a ff2b     $.%.&.'.(.).*.+.
  410dfc:	ff2c ff2d ff2e ff2f ff30 ff31 ff32 ff33     ,.-.../.0.1.2.3.
  410e0c:	ff34 ff35 ff36 ff37 ff38 ff39 ff3a 0000     4.5.6.7.8.9.:...
  410e1c:	4449 454c 0000 0000 6d54 5172 0000 0000     IDLE....TmrQ....
  410e2c:	6d54 2072 7653 0063                         Tmr Svc.

00410e34 <__FUNCTION__.11949>:
  410e34:	6d6e 625f 7375 695f 636f 6c74 0000 0000     nm_bus_ioctl....
  410e44:	4128 5050 2829 5245 2952 255b 5d73 255b     (APP)(ERR)[%s][%
  410e54:	5d64 0000 6e49 6176 696c 2064 4f49 5443     d]..Invalid IOCT
  410e64:	204c 6f63 6d6d 6e61 2164 000a               L command!..

00410e70 <__FUNCTION__.9901>:
  410e70:	6968 5f66 6573 646e 0000 0000               hif_send....

00410e7c <__FUNCTION__.9911>:
  410e7c:	6968 5f66 7369 0072                         hif_isr.

00410e84 <__FUNCTION__.9917>:
  410e84:	6968 5f66 6168 646e 656c 695f 7273 0000     hif_handle_isr..

00410e94 <__FUNCTION__.9932>:
  410e94:	6968 5f66 6572 6563 7669 0065               hif_receive.

00410ea0 <__FUNCTION__.9947>:
  410ea0:	6968 5f66 6572 6967 7473 7265 635f 0062     hif_register_cb.
  410eb0:	6828 6669 2029 4957 4946 485f 534f 5f54     (hif) WIFI_HOST_
  410ec0:	4352 5f56 5443 4c52 315f 6220 7375 6620     RCV_CTRL_1 bus f
  410ed0:	6961 0a6c 0000 0000 6828 6669 2029 6461     ail.....(hif) ad
  410ee0:	7264 7365 2073 7562 2073 6166 6c69 000a     dress bus fail..
  410ef0:	6828 6669 2029 6f43 7272 7075 6574 2064     (hif) Corrupted 
  410f00:	6170 6b63 7465 5320 7a69 2065 203d 7525     packet Size = %u
  410f10:	3c20 204c 203d 7525 202c 2047 203d 7525      <L = %u, G = %u
  410f20:	202c 504f 3d20 2520 3230 3e58 000a 0000     , OP = %02X>....
  410f30:	6828 6669 2029 6e69 6176 696c 2064 7267     (hif) invalid gr
  410f40:	756f 2070 4449 000a 6828 6669 2029 6f68     oup ID..(hif) ho
  410f50:	7473 6120 7070 6420 6469 276e 2074 6573     st app didn't se
  410f60:	2074 5852 4420 6e6f 0a65 0000 6828 6669     t RX Done...(hif
  410f70:	2029 7257 6e6f 2067 6953 657a 000a 0000     ) Wrong Size....
  410f80:	6828 6669 2029 6146 736c 2065 6e69 6574     (hif) False inte
  410f90:	7272 7075 2074 6c25 0078 0000 6828 6669     rrupt %lx...(hif
  410fa0:	2029 6146 6c69 7420 206f 6552 6461 6920     ) Fail to Read i
  410fb0:	746e 7265 7572 7470 7220 6765 000a 0000     nterrupt reg....
  410fc0:	6828 6669 2029 4146 4c49 7420 206f 6177     (hif) FAIL to wa
  410fd0:	656b 7075 7420 6568 6320 6968 0a70 0000     keup the chip...
  410fe0:	4828 4649 2029 6146 6c69 7420 206f 6168     (HIF) Fail to ha
  410ff0:	646e 656c 6920 746e 7265 7572 7470 2520     ndle interrupt %
  411000:	2064 7274 2079 6741 6961 2e6e 0a2e 0000     d try Again.....
  411010:	6820 6669 725f 6365 6965 6576 203a 6e49      hif_receive: In
  411020:	6176 696c 2064 7261 7567 656d 746e 000a     valid argument..
  411030:	5041 2050 6552 7571 7365 6574 2064 6953     APP Requested Si
  411040:	657a 6920 2073 616c 6772 7265 7420 6168     ze is larger tha
  411050:	206e 6874 2065 6572 6963 6576 2064 7562     n the recived bu
  411060:	6666 7265 7320 7a69 2065 253c 3e64 253c     ffer size <%d><%
  411070:	3e64 000a 5041 2050 6552 7571 7365 6574     d>..APP Requeste
  411080:	2064 6441 7264 7365 2073 6562 6f79 646e     d Address beyond
  411090:	7420 6568 7220 6365 7669 6465 6220 6675      the recived buf
  4110a0:	6566 2072 6461 7264 7365 2073 6e61 2064     fer address and 
  4110b0:	656c 676e 6874 000a 5247 2070 203f 6425     length..GRp ? %d
  4110c0:	000a 0000 4828 4649 4629 6961 206c 6f74     ....(HIF)Fail to
  4110d0:	7720 6b61 7075 7420 6568 6320 6968 0a70      wakup the chip.
  4110e0:	0000 0000                                   ....

004110e4 <__FUNCTION__.9874>:
  4110e4:	326d 5f6d 6977 6966 635f 0062               m2m_wifi_cb.

004110f0 <__FUNCTION__.9898>:
  4110f0:	326d 5f6d 6977 6966 695f 696e 0074 0000     m2m_wifi_init...

00411100 <__FUNCTION__.9926>:
  411100:	326d 5f6d 6977 6966 635f 6e6f 656e 7463     m2m_wifi_connect
  411110:	735f 0063 4128 5050 2829 4e49 4f46 0029     _sc.(APP)(INFO).
  411120:	6f43 666e 696c 7463 6465 4920 2050 2022     Conflicted IP " 
  411130:	7525 252e 2e75 7525 252e 2075 2022 000a     %u.%u.%u.%u " ..
  411140:	4552 2051 6f4e 2074 6564 6966 656e 2064     REQ Not defined 
  411150:	6425 000a 654b 2079 7369 6e20 746f 7620     %d..Key is not v
  411160:	6c61 6469 000a 0000 6e49 6176 696c 2064     alid....Invalid 
  411170:	654b 0a79 0000 0000 5353 4449 4c20 4e45     Key.....SSID LEN
  411180:	4920 564e 4c41 4449 000a 0000 4843 4920      INVALID....CH I
  411190:	564e 4c41 4449 000a 6e49 6176 696c 2064     NVALID..Invalid 
  4111a0:	6557 2070 656b 2079 6e69 6564 2078 6425     Wep key index %d
  4111b0:	000a 0000 6e49 6176 696c 2064 6557 2070     ....Invalid Wep 
  4111c0:	656b 2079 656c 676e 6874 2520 0a64 0000     key length %d...
  4111d0:	6e49 6f63 7272 6365 2074 5350 204b 656b     Incorrect PSK ke
  4111e0:	2079 656c 676e 6874 000a 0000 6e75 6564     y length....unde
  4111f0:	6966 656e 2064 6573 2063 7974 6570 000a     fined sec type..
  411200:	6946 6d72 6177 6572 7620 7265 2020 3a20     Firmware ver   :
  411210:	2520 2e75 7525 252e 0a75 0000 694d 206e      %u.%u.%u...Min 
  411220:	7264 7669 7265 7620 7265 3a20 2520 2e75     driver ver : %u.
  411230:	7525 252e 0a75 0000 7543 7272 6420 6972     %u.%u...Curr dri
  411240:	6576 2072 6576 3a72 2520 2e75 7525 252e     ver ver: %u.%u.%
  411250:	0a75 0000 694d 6d73 7461 6863 4620 7269     u...Mismatch Fir
  411260:	616d 7277 2065 6556 7372 6f69 0a6e 0000     mawre Version...

00411270 <__FUNCTION__.9711>:
  411270:	6d6e 635f 6b6c 656c 7373 775f 6b61 0065     nm_clkless_wake.

00411280 <__FUNCTION__.9805>:
  411280:	6863 7069 645f 6965 696e 0074 6166 6c69     chip_deinit.fail
  411290:	6465 7420 206f 6564 692d 696e 6974 6c61     ed to de-initial
  4112a0:	7a69 0a65 0000 0000 7245 6f72 2072 6877     ize.....Error wh
  4112b0:	6c69 2065 7277 7469 6e69 2067 6572 0a67     ile writing reg.
  4112c0:	0000 0000 7245 6f72 2072 6877 6c69 2065     ....Error while 
  4112d0:	6572 6461 6e69 2067 6572 0a67 0000 0000     reading reg.....
  4112e0:	7542 2073 7265 6f72 2072 3128 2e29 5720     Bus error (1). W
  4112f0:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  411300:	7542 2073 7265 6f72 2072 3228 2e29 5720     Bus error (2). W
  411310:	6b61 2065 7075 6620 6961 656c 0a64 0000     ake up failed...
  411320:	6c63 636f 736b 7320 6974 6c6c 4f20 4646     clocks still OFF
  411330:	202e 6157 656b 7520 2070 6166 6c69 6465     . Wake up failed
  411340:	000a 0000 6572 3a67 7825 2f20 2520 2078     ....reg:%x / %x 
  411350:	000a 0000                                   ....

00411354 <__FUNCTION__.9792>:
  411354:	6d6e 645f 7672 695f 696e 0074               nm_drv_init.

00411360 <__FUNCTION__.9799>:
  411360:	6d6e 645f 7672 645f 6965 696e 0074 0000     nm_drv_deinit...
  411370:	6e5b 696d 7320 6f74 5d70 203a 6863 7069     [nmi stop]: chip
  411380:	645f 6965 696e 2074 6166 6c69 000a 0000     _deinit fail....
  411390:	6e5b 696d 7320 6f74 5d70 203a 5053 2049     [nmi stop]: SPI 
  4113a0:	6c66 7361 2068 6964 6173 6c62 2065 6166     flash disable fa
  4113b0:	6c69 000a 6e5b 696d 7320 6f74 5d70 203a     il..[nmi stop]: 
  4113c0:	6166 6c69 6920 696e 2074 7562 0a73 0000     fail init bus...
  4113d0:	6166 6c69 6465 7420 206f 6e65 6261 656c     failed to enable
  4113e0:	6920 746e 7265 7572 7470 2e73 0a2e 0000      interrupts.....
  4113f0:	6e5b 696d 7320 6174 7472 3a5d 6620 6961     [nmi start]: fai
  411400:	206c 6e69 7469 6220 7375 000a 6843 7069     l init bus..Chip
  411410:	4920 2044 6c25 0a78 0000 0000                ID %lx.....

0041141c <__FUNCTION__.9176>:
  41141c:	7073 5f69 6d63 0064                         spi_cmd.

00411424 <__FUNCTION__.9184>:
  411424:	7073 5f69 6d63 5f64 7372 0070               spi_cmd_rsp.

00411430 <__FUNCTION__.9200>:
  411430:	7073 5f69 6164 6174 725f 6165 0064 0000     spi_data_read...

00411440 <__FUNCTION__.9215>:
  411440:	7073 5f69 6164 6174 775f 6972 6574 0000     spi_data_write..

00411450 <__FUNCTION__.9225>:
  411450:	7073 5f69 7277 7469 5f65 6572 0067 0000     spi_write_reg...

00411460 <__FUNCTION__.9233>:
  411460:	6d6e 735f 6970 775f 6972 6574 0000 0000     nm_spi_write....

00411470 <__FUNCTION__.9242>:
  411470:	7073 5f69 6572 6461 725f 6765 0000 0000     spi_read_reg....

00411480 <__FUNCTION__.9250>:
  411480:	6d6e 735f 6970 725f 6165 0064               nm_spi_read.

0041148c <__FUNCTION__.9267>:
  41148c:	6d6e 735f 6970 695f 696e 0074               nm_spi_init.

00411498 <crc7_syndrome_table>:
  411498:	0900 1b12 2d24 3f36 4148 535a 656c 777e     ....$-6?HAZSle~w
  4114a8:	1019 020b 343d 262f 5851 4a43 7c75 6e67     ....=4/&QXCJu|gn
  4114b8:	3b32 2920 1f16 0d04 737a 6168 575e 454c     2; )....zsha^WLE
  4114c8:	222b 3039 060f 141d 6a63 7871 4e47 5c55     +"90....cjqxGNU\
  4114d8:	6d64 7f76 4940 5b52 252c 373e 0108 131a     dmv.@IR[,%>7....
  4114e8:	747d 666f 5059 424b 3c35 2e27 1811 0a03     }tofYPKB5<'.....
  4114f8:	5f56 4d44 7b72 6960 171e 050c 333a 2128     V_DMr{`i....:3(!
  411508:	464f 545d 626b 7079 0e07 1c15 2a23 3831     OF]Tkbyp....#*18
  411518:	4841 5a53 6c65 7e77 0009 121b 242d 363f     AHSZelw~....-$?6
  411528:	5158 434a 757c 676e 1910 0b02 3d34 2f26     XQJC|ung....4=&/
  411538:	7a73 6861 5e57 4c45 323b 2029 161f 040d     szahW^EL;2) ....
  411548:	636a 7178 474e 555c 2b22 3930 0f06 1d14     jcxqNG\U"+09....
  411558:	2c25 3e37 0801 1a13 646d 767f 4049 525b     %,7>....md.vI@[R
  411568:	353c 272e 1118 030a 7d74 6f66 5950 4b42     <5.'....t}foPYBK
  411578:	1e17 0c05 3a33 2821 565f 444d 727b 6069     ....3:!(_VMD{ri`
  411588:	070e 151c 232a 3138 4f46 5d54 6b62 7970     ....*#81FOT]bkpy
  411598:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4115a8:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  4115b8:	7270 746f 636f 6c6f 7720 7469 2068 5243     protocol with CR
  4115c8:	2043 6e6f 202c 6572 7974 6972 676e 7720     C on, retyring w
  4115d8:	7469 2068 5243 2043 666f 2e66 2e2e 000a     ith CRC off.....
  4115e8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4115f8:	2064 6e69 6574 6e72 6c61 7220 6165 2064     d internal read 
  411608:	7270 746f 636f 6c6f 2e2e 0a2e 0000 0000     protocol........
  411618:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  411628:	2064 6e69 6574 6e72 6c61 7720 6972 6574     d internal write
  411638:	7020 6f72 6f74 6f63 206c 6572 2e67 2e2e      protocol reg...
  411648:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  411658:	6961 206c 6d63 2064 6572 6461 6320 6968     ail cmd read chi
  411668:	2070 6469 2e2e 0a2e 0000 0000 6e5b 696d     p id........[nmi
  411678:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  411688:	2c64 7220 6165 2064 6c62 636f 206b 2528     d, read block (%
  411698:	3830 2978 2e2e 0a2e 0000 0000 6e5b 696d     08x)........[nmi
  4116a8:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  4116b8:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  4116c8:	6220 6f6c 6b63 2820 3025 7838 2e29 2e2e      block (%08x)...
  4116d8:	000a 0000 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4116e8:	6961 656c 2064 6c62 636f 206b 6164 6174     ailed block data
  4116f8:	7220 6165 2e64 2e2e 000a 0000 6e5b 696d      read.......[nmi
  411708:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  411718:	2c64 7720 6972 6574 6220 6f6c 6b63 2820     d, write block (
  411728:	3025 7838 2e29 2e2e 000a 0000 6e5b 696d     %08x).......[nmi
  411738:	7320 6970 5d20 203a 6146 6c69 6465 6320      spi ]: Failed c
  411748:	646d 7220 7365 6f70 736e 2c65 7720 6972     md response, wri
  411758:	6574 6220 6f6c 6b63 2820 3025 7838 2e29     te block (%08x).
  411768:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  411778:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  411788:	6320 646d 7720 6972 6574 202c 7562 2073      cmd write, bus 
  411798:	7265 6f72 2e72 2e2e 000a 0000 6e5b 696d     error.......[nmi
  4117a8:	7320 6970 3a5d 4620 6961 656c 2064 6164      spi]: Failed da
  4117b8:	6174 6220 6f6c 6b63 7720 6972 6574 202c     ta block write, 
  4117c8:	7562 2073 7265 6f72 2e72 2e2e 000a 0000     bus error.......
  4117d8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4117e8:	2064 6164 6174 6220 6f6c 6b63 6320 6372     d data block crc
  4117f8:	7720 6972 6574 202c 7562 2073 7265 6f72      write, bus erro
  411808:	2e72 2e2e 000a 0000 6e5b 696d 7320 6970     r.......[nmi spi
  411818:	3a5d 4620 6961 656c 2064 6c62 636f 206b     ]: Failed block 
  411828:	6164 6174 7720 6972 6574 2e2e 0a2e 0000     data write......
  411838:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  411848:	2064 6d63 2064 7277 7469 2c65 6220 7375     d cmd write, bus
  411858:	6520 7272 726f 2e2e 0a2e 0000 6e5b 696d      error......[nmi
  411868:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  411878:	2064 6572 7073 6e6f 6573 7220 6165 2c64     d response read,
  411888:	6220 7375 6520 7272 726f 2e2e 0a2e 0000      bus error......
  411898:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4118a8:	2064 6164 6174 7220 7365 6f70 736e 2065     d data response 
  4118b8:	6572 6461 202c 7562 2073 7265 6f72 2e72     read, bus error.
  4118c8:	2e2e 000a 6e5b 696d 7320 6970 3a5d 4620     ....[nmi spi]: F
  4118d8:	6961 656c 2064 6164 6174 7220 7365 6f70     ailed data respo
  4118e8:	736e 2065 6572 6461 2e2e 282e 3025 7832     nse read...(%02x
  4118f8:	0a29 0000 6e5b 696d 7320 6970 3a5d 4620     )...[nmi spi]: F
  411908:	6961 656c 2064 6164 6174 6220 6f6c 6b63     ailed data block
  411918:	7220 6165 2c64 6220 7375 6520 7272 726f      read, bus error
  411928:	2e2e 0a2e 0000 0000 6e5b 696d 7320 6970     ........[nmi spi
  411938:	3a5d 4620 6961 656c 2064 6164 6174 6220     ]: Failed data b
  411948:	6f6c 6b63 6320 6372 7220 6165 2c64 6220     lock crc read, b
  411958:	7375 6520 7272 726f 2e2e 0a2e 0000 0000     us error........
  411968:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  411978:	2064 6d63 2c64 7220 6165 2064 6572 2067     d cmd, read reg 
  411988:	2528 3830 2978 2e2e 0a2e 0000 6e5b 696d     (%08x)......[nmi
  411998:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  4119a8:	2064 6572 7073 6e6f 6573 202c 6572 6461     d response, read
  4119b8:	7220 6765 2820 3025 7838 2e29 2e2e 000a      reg (%08x).....
  4119c8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4119d8:	2064 6164 6174 7220 6165 2e64 2e2e 000a     d data read.....
  4119e8:	6e5b 696d 7320 6970 3a5d 4620 6961 656c     [nmi spi]: Faile
  4119f8:	2064 6d63 2c64 7720 6972 6574 7220 6765     d cmd, write reg
  411a08:	2820 3025 7838 2e29 2e2e 000a 6e5b 696d      (%08x).....[nmi
  411a18:	7320 6970 3a5d 4620 6961 656c 2064 6d63      spi]: Failed cm
  411a28:	2064 6572 7073 6e6f 6573 202c 7277 7469     d response, writ
  411a38:	2065 6572 2067 2528 3830 2978 2e2e 0a2e     e reg (%08x)....
  411a48:	0000 0000 4528 5252 2952 7543 7272 6e65     ....(ERRR)Curren
  411a58:	2074 253c 3e64 000a 2d2d 5720 4e49 3143     t <%d>..-- WINC1
  411a68:	3035 2030 6577 7461 6568 2072 6c63 6569     500 weather clie
  411a78:	746e 6520 6178 706d 656c 2d20 0d2d 2d0a     nt example --..-
  411a88:	202d 4153 454d 3037 582d 4c50 2044 2d2d     - SAME70-XPLD --
  411a98:	0a0d 2d2d 4320 6d6f 6970 656c 3a64 4a20     ..-- Compiled: J
  411aa8:	6e75 3120 2034 3032 3931 3120 3a31 3433     un 14 2019 11:34
  411ab8:	323a 2037 2d2d 0a0d 0000 0000 6957 6966     :27 --......Wifi
  411ac8:	0000 0000 6146 6c69 6465 7420 206f 7263     ....Failed to cr
  411ad8:	6165 6574 5720 6669 2069 6174 6b73 0a0d     eate Wifi task..
  411ae8:	0000 0000 6473 0000 4f54 4143 0000 0000     ....sd..TOCA....
  411af8:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  411b08:	7420 7365 2074 4154 4b53 5420 434f 2041      test TASK TOCA 
  411b18:	6174 6b73 0a0d 0000 616d 7365 7274 006f     task....maestro.
  411b28:	6146 6c69 6465 7420 206f 7263 6165 6574     Failed to create
  411b38:	7420 7365 2074 414d 5345 5254 204f 6174      test MAESTRO ta
  411b48:	6b73 0a0d 0000 0000 6143 6472 6920 736e     sk......Card ins
  411b58:	6174 6c6c 4620 4941 0a4c 000d 6c50 6165     tall FAIL...Plea
  411b68:	6573 7520 706e 756c 2067 6e61 2064 6572     se unplug and re
  411b78:	702d 756c 2067 6874 2065 6163 6472 0a2e     -plug the card..
  411b88:	000d 0000 6f4d 6e75 2074 6964 6b73 2820     ....Mount disk (
  411b98:	5f66 6f6d 6e75 2974 2e2e 0d2e 000a 0000     f_mount)........
  411ba8:	465b 4941 204c 4f4d 4e55 5d54 7220 7365     [FAIL MOUNT] res
  411bb8:	2520 0d64 000a 0000 002f 0000 742e 7478      %d...../....txt
  411bc8:	0000 0000 6c50 6165 6573 7020 756c 2067     ....Please plug 
  411bd8:	6e61 5320 2c44 4d20 434d 6f20 2072 4453     an SD, MMC or SD
  411be8:	4f49 6320 7261 2064 6e69 7320 6f6c 2e74     IO card in slot.
  411bf8:	0d0a 0000 465b 4941 204c 504f 4e45 205d     ....[FAIL OPEN] 
  411c08:	6572 2073 6425 0a0d 0000 0000 6572 6f73     res %d......reso
  411c18:	766c 5f65 6263 203a 7325 4920 2050 6461     lve_cb: %s IP ad
  411c28:	7264 7365 2073 7369 2520 2e64 6425 252e     dress is %d.%d.%
  411c38:	2e64 6425 0a0d 0a0d 0000 0000 6425 252e     d.%d........%d.%
  411c48:	2e64 6425 252e 0064 6f73 6b63 7465 6d5f     d.%d.%d.socket_m
  411c58:	6773 635f 6e6f 656e 7463 000a 4547 2054     sg_connect..GET 
  411c68:	642f 6c65 7465 4165 6c6c 4820 5454 2f50     /deleteAll HTTP/
  411c78:	2e31 0d31 680a 736f 3a74 6520 626d 7261     1.1..host: embar
  411c88:	6163 6f64 2d73 6162 6b63 6e65 2e64 6568     cados-backend.he
  411c98:	6f72 756b 7061 2e70 6f63 0d6d 410a 6363     rokuapp.com..Acc
  411ca8:	7065 3a74 2a20 2a2f 0a0d 0a0d 0000 0000     ept: */*........
  411cb8:	4547 2054 722f 6365 6965 6576 312f 4820     GET /receive/1 H
  411cc8:	5454 2f50 2e31 0d31 680a 736f 3a74 6520     TTP/1.1..host: e
  411cd8:	626d 7261 6163 6f64 2d73 6162 6b63 6e65     mbarcados-backen
  411ce8:	2e64 6568 6f72 756b 7061 2e70 6f63 0d6d     d.herokuapp.com.
  411cf8:	410a 6363 7065 3a74 2a20 2a2f 0a0d 0a0d     .Accept: */*....
  411d08:	0000 0000 6573 646e 0a20 0000 6f73 6b63     ....send ...sock
  411d18:	7465 635f 3a62 6320 6e6f 656e 7463 6520     et_cb: connect e
  411d28:	7272 726f 0d21 000a 756d 6973 4e63 6d61     rror!...musicNam
  411d38:	3a65 0000 414e 454d 4220 4645 524f 3a45     e:..NAME BEFORE:
  411d48:	2520 0d73 000a 0000 6f73 6b63 7465 635f      %s.....socket_c
  411d58:	3a62 7220 6365 2076 7265 6f72 2172 0a0d     b: recv error!..
  411d68:	0000 0000 4547 2054 6e2f 7765 252f 2073     ....GET /new/%s 
  411d78:	5448 5054 312f 312e 0a0d 6f68 7473 203a     HTTP/1.1..host: 
  411d88:	6d65 6162 6372 6461 736f 622d 6361 656b     embarcados-backe
  411d98:	646e 682e 7265 6b6f 6175 7070 632e 6d6f     nd.herokuapp.com
  411da8:	0a0d 6341 6563 7470 203a 2f2a 0d2a 0d0a     ..Accept: */*...
  411db8:	000a 0000 0a0c 2d0d 202d 4453 4d2f 434d     .......-- SD/MMC
  411dc8:	532f 4944 204f 6143 6472 4520 6178 706d     /SDIO Card Examp
  411dd8:	656c 6f20 206e 6146 4674 2073 2d2d 0d0a     le on FatFs --..
  411de8:	0000 0000 3131 333a 3a34 3732 0000 0000     ....11:34:27....
  411df8:	754a 206e 3431 3220 3130 0039 2d2d 4320     Jun 14 2019.-- C
  411e08:	6d6f 6970 656c 3a64 2520 2073 7325 2d20     ompiled: %s %s -
  411e18:	0a2d 000d 3a30 7325 0000 0000 414e 454d     -...0:%s....NAME
  411e28:	4120 5446 5245 203a 7325 0a0d 0000 0000      AFTER: %s......
  411e38:	4f44 454e 5220 4145 4944 474e 0a0d 0000     DONE READING....
  411e48:	616d 6e69 203a 326d 5f6d 6977 6966 695f     main: m2m_wifi_i
  411e58:	696e 2074 6163 6c6c 6520 7272 726f 2821     nit call error!(
  411e68:	6425 0d29 000a 0000 6e49 7073 7265 495f     %d).....Insper_I
  411e78:	546f 0000 616d 6e69 203a 6f63 6e6e 6365     oT..main: connec
  411e88:	6974 676e 7420 206f 6957 6946 4120 2050     ting to WiFi AP 
  411e98:	7325 2e2e 0d2e 000a 6f73 6b63 7465 6920     %s......socket i
  411ea8:	696e 2074 000a 0000 616d 6e69 203a 6166     nit ....main: fa
  411eb8:	6c69 6465 7420 206f 7263 6165 6574 5420     iled to create T
  411ec8:	5043 6320 696c 6e65 2074 6f73 6b63 7465     CP client socket
  411ed8:	6520 7272 726f 0d21 000a 0000 6f73 6b63      error!.....sock
  411ee8:	7465 6320 6e6f 656e 7463 6e69 0a67 0000     et connecting...
  411ef8:	7265 6f72 0a72 0000 7473 6361 206b 766f     error...stack ov
  411f08:	7265 6c66 776f 2520 2078 7325 0a0d 0000     erflow %x %s....
  411f18:	6977 6966 635f 3a62 4d20 4d32 575f 4649     wifi_cb: M2M_WIF
  411f28:	5f49 4f43 4e4e 4345 4554 0d44 000a 0000     I_CONNECTED.....
  411f38:	6977 6966 635f 3a62 4d20 4d32 575f 4649     wifi_cb: M2M_WIF
  411f48:	5f49 4944 4353 4e4f 454e 5443 4445 0a0d     I_DISCONNECTED..
  411f58:	0000 0000 6977 6966 635f 3a62 4920 2050     ....wifi_cb: IP 
  411f68:	6461 7264 7365 2073 7369 2520 2e75 7525     address is %u.%u
  411f78:	252e 2e75 7525 0a0d 0000 0000               .%u.%u......

00411f84 <_global_impure_ptr>:
  411f84:	0080 2040 4e49 0046 6e69 0066 414e 004e     ..@ INF.inf.NAN.
  411f94:	616e 006e 3130 3332 3534 3736 3938 4241     nan.0123456789AB
  411fa4:	4443 4645 0000 0000 3130 3332 3534 3736     CDEF....01234567
  411fb4:	3938 6261 6463 6665 0000 0000 6e28 6c75     89abcdef....(nul
  411fc4:	296c 0000 0030 0000                         l)..0...

00411fcc <blanks.7223>:
  411fcc:	2020 2020 2020 2020 2020 2020 2020 2020                     

00411fdc <zeroes.7224>:
  411fdc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000

00411fec <blanks.7217>:
  411fec:	2020 2020 2020 2020 2020 2020 2020 2020                     

00411ffc <zeroes.7218>:
  411ffc:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
  41200c:	6e49 6966 696e 7974 0000 0000 614e 004e     Infinity....NaN.
  41201c:	0043 0000 4f50 4953 0058 0000 002e 0000     C...POSIX.......
  41202c:	0000 0000                                   ....

00412030 <__mprec_bigtens>:
  412030:	8000 37e0 c379 4341 6e17 b505 b8b5 4693     ...7y.AC.n.....F
  412040:	f9f5 e93f 4f03 4d38 1d32 f930 7748 5a82     ..?..O8M2.0.Hw.Z
  412050:	bf3c 7f73 4fdd 7515                         <.s..O.u

00412058 <__mprec_tens>:
  412058:	0000 0000 0000 3ff0 0000 0000 0000 4024     .......?......$@
  412068:	0000 0000 0000 4059 0000 0000 4000 408f     ......Y@.....@.@
  412078:	0000 0000 8800 40c3 0000 0000 6a00 40f8     .......@.....j.@
  412088:	0000 0000 8480 412e 0000 0000 12d0 4163     .......A......cA
  412098:	0000 0000 d784 4197 0000 0000 cd65 41cd     .......A....e..A
  4120a8:	0000 2000 a05f 4202 0000 e800 4876 4237     ... _..B....vH7B
  4120b8:	0000 a200 1a94 426d 0000 e540 309c 42a2     ......mB..@..0.B
  4120c8:	0000 1e90 bcc4 42d6 0000 2634 6bf5 430c     .......B..4&.k.C
  4120d8:	8000 37e0 c379 4341 a000 85d8 3457 4376     ...7y.AC....W4vC
  4120e8:	c800 674e c16d 43ab 3d00 6091 58e4 43e1     ..Ngm..C.=.`.X.C
  4120f8:	8c40 78b5 af1d 4415 ef50 d6e2 1ae4 444b     @..x...DP.....KD
  412108:	d592 064d f0cf 4480 4af6 c7e1 2d02 44b5     ..M....D.J...-.D
  412118:	9db4 79d9 7843 44ea                         ...yCx.D

00412120 <p05.6055>:
  412120:	0005 0000 0019 0000 007d 0000               ........}...

0041212c <_ctype_>:
  41212c:	2000 2020 2020 2020 2020 2828 2828 2028     .         ((((( 
  41213c:	2020 2020 2020 2020 2020 2020 2020 2020                     
  41214c:	8820 1010 1010 1010 1010 1010 1010 1010      ...............
  41215c:	0410 0404 0404 0404 0404 1004 1010 1010     ................
  41216c:	1010 4141 4141 4141 0101 0101 0101 0101     ..AAAAAA........
  41217c:	0101 0101 0101 0101 0101 0101 1010 1010     ................
  41218c:	1010 4242 4242 4242 0202 0202 0202 0202     ..BBBBBB........
  41219c:	0202 0202 0202 0202 0202 0202 1010 1010     ................
  4121ac:	0020 0000 0000 0000 0000 0000 0000 0000      ...............
	...

00412230 <_init>:
  412230:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  412232:	bf00      	nop
  412234:	bcf8      	pop	{r3, r4, r5, r6, r7}
  412236:	bc08      	pop	{r3}
  412238:	469e      	mov	lr, r3
  41223a:	4770      	bx	lr

0041223c <__init_array_start>:
  41223c:	0040ca71 	.word	0x0040ca71

00412240 <__frame_dummy_init_array_entry>:
  412240:	00400165                                e.@.

00412244 <_fini>:
  412244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  412246:	bf00      	nop
  412248:	bcf8      	pop	{r3, r4, r5, r6, r7}
  41224a:	bc08      	pop	{r3}
  41224c:	469e      	mov	lr, r3
  41224e:	4770      	bx	lr

00412250 <__fini_array_start>:
  412250:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr
	...

2040000c <sd_mmc_cards>:
	...
20400014:	0050 0000 0000 0000 0000 0000 0000 0000     P...............
	...

20400030 <uxCriticalNesting>:
20400030:	aaaa aaaa                                   ....

20400034 <egstrNmBusCapabilities>:
20400034:	1000 0000                                   ....

20400038 <clk_status_reg_adr>:
20400038:	000f 0000                                   ....

2040003c <g_interrupt_enabled>:
2040003c:	0001 0000                                   ....

20400040 <SystemCoreClock>:
20400040:	0900 003d                                   ..=.

20400044 <gau8MacAddr>:
20400044:	0042 1361 74f9 0000                         B.a..t..

2040004c <server_host_name>:
2040004c:	7468 7074 2f3a 652f 626d 7261 6163 6f64     http://embarcado
2040005c:	2d73 6162 6b63 6e65 2e64 6568 6f72 756b     s-backend.heroku
2040006c:	7061 2e70 6f63 006d                         app.com.

20400074 <tcp_client_socket>:
20400074:	00ff 0000                                   ....

20400078 <_impure_ptr>:
20400078:	0080 2040 0000 0000                         ..@ ....

20400080 <impure_data>:
20400080:	0000 0000 036c 2040 03d4 2040 043c 2040     ....l.@ ..@ <.@ 
	...
20400128:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
20400138:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

204004a8 <__atexit_recursive_mutex>:
204004a8:	0a30 2041                                   0.A 

204004ac <__global_locale>:
204004ac:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004cc:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004ec:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040050c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040052c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040054c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040056c:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
2040058c:	f8f5 0040 ea09 0040 0000 0000 212c 0041     ..@...@.....,!A.
2040059c:	2028 0041 1d08 0041 1d08 0041 1d08 0041     ( A...A...A...A.
204005ac:	1d08 0041 1d08 0041 1d08 0041 1d08 0041     ..A...A...A...A.
204005bc:	1d08 0041 1d08 0041 ffff ffff ffff ffff     ..A...A.........
204005cc:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
204005f4:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

20400618 <__malloc_av_>:
	...
20400620:	0618 2040 0618 2040 0620 2040 0620 2040     ..@ ..@  .@  .@ 
20400630:	0628 2040 0628 2040 0630 2040 0630 2040     (.@ (.@ 0.@ 0.@ 
20400640:	0638 2040 0638 2040 0640 2040 0640 2040     8.@ 8.@ @.@ @.@ 
20400650:	0648 2040 0648 2040 0650 2040 0650 2040     H.@ H.@ P.@ P.@ 
20400660:	0658 2040 0658 2040 0660 2040 0660 2040     X.@ X.@ `.@ `.@ 
20400670:	0668 2040 0668 2040 0670 2040 0670 2040     h.@ h.@ p.@ p.@ 
20400680:	0678 2040 0678 2040 0680 2040 0680 2040     x.@ x.@ ..@ ..@ 
20400690:	0688 2040 0688 2040 0690 2040 0690 2040     ..@ ..@ ..@ ..@ 
204006a0:	0698 2040 0698 2040 06a0 2040 06a0 2040     ..@ ..@ ..@ ..@ 
204006b0:	06a8 2040 06a8 2040 06b0 2040 06b0 2040     ..@ ..@ ..@ ..@ 
204006c0:	06b8 2040 06b8 2040 06c0 2040 06c0 2040     ..@ ..@ ..@ ..@ 
204006d0:	06c8 2040 06c8 2040 06d0 2040 06d0 2040     ..@ ..@ ..@ ..@ 
204006e0:	06d8 2040 06d8 2040 06e0 2040 06e0 2040     ..@ ..@ ..@ ..@ 
204006f0:	06e8 2040 06e8 2040 06f0 2040 06f0 2040     ..@ ..@ ..@ ..@ 
20400700:	06f8 2040 06f8 2040 0700 2040 0700 2040     ..@ ..@ ..@ ..@ 
20400710:	0708 2040 0708 2040 0710 2040 0710 2040     ..@ ..@ ..@ ..@ 
20400720:	0718 2040 0718 2040 0720 2040 0720 2040     ..@ ..@  .@  .@ 
20400730:	0728 2040 0728 2040 0730 2040 0730 2040     (.@ (.@ 0.@ 0.@ 
20400740:	0738 2040 0738 2040 0740 2040 0740 2040     8.@ 8.@ @.@ @.@ 
20400750:	0748 2040 0748 2040 0750 2040 0750 2040     H.@ H.@ P.@ P.@ 
20400760:	0758 2040 0758 2040 0760 2040 0760 2040     X.@ X.@ `.@ `.@ 
20400770:	0768 2040 0768 2040 0770 2040 0770 2040     h.@ h.@ p.@ p.@ 
20400780:	0778 2040 0778 2040 0780 2040 0780 2040     x.@ x.@ ..@ ..@ 
20400790:	0788 2040 0788 2040 0790 2040 0790 2040     ..@ ..@ ..@ ..@ 
204007a0:	0798 2040 0798 2040 07a0 2040 07a0 2040     ..@ ..@ ..@ ..@ 
204007b0:	07a8 2040 07a8 2040 07b0 2040 07b0 2040     ..@ ..@ ..@ ..@ 
204007c0:	07b8 2040 07b8 2040 07c0 2040 07c0 2040     ..@ ..@ ..@ ..@ 
204007d0:	07c8 2040 07c8 2040 07d0 2040 07d0 2040     ..@ ..@ ..@ ..@ 
204007e0:	07d8 2040 07d8 2040 07e0 2040 07e0 2040     ..@ ..@ ..@ ..@ 
204007f0:	07e8 2040 07e8 2040 07f0 2040 07f0 2040     ..@ ..@ ..@ ..@ 
20400800:	07f8 2040 07f8 2040 0800 2040 0800 2040     ..@ ..@ ..@ ..@ 
20400810:	0808 2040 0808 2040 0810 2040 0810 2040     ..@ ..@ ..@ ..@ 
20400820:	0818 2040 0818 2040 0820 2040 0820 2040     ..@ ..@  .@  .@ 
20400830:	0828 2040 0828 2040 0830 2040 0830 2040     (.@ (.@ 0.@ 0.@ 
20400840:	0838 2040 0838 2040 0840 2040 0840 2040     8.@ 8.@ @.@ @.@ 
20400850:	0848 2040 0848 2040 0850 2040 0850 2040     H.@ H.@ P.@ P.@ 
20400860:	0858 2040 0858 2040 0860 2040 0860 2040     X.@ X.@ `.@ `.@ 
20400870:	0868 2040 0868 2040 0870 2040 0870 2040     h.@ h.@ p.@ p.@ 
20400880:	0878 2040 0878 2040 0880 2040 0880 2040     x.@ x.@ ..@ ..@ 
20400890:	0888 2040 0888 2040 0890 2040 0890 2040     ..@ ..@ ..@ ..@ 
204008a0:	0898 2040 0898 2040 08a0 2040 08a0 2040     ..@ ..@ ..@ ..@ 
204008b0:	08a8 2040 08a8 2040 08b0 2040 08b0 2040     ..@ ..@ ..@ ..@ 
204008c0:	08b8 2040 08b8 2040 08c0 2040 08c0 2040     ..@ ..@ ..@ ..@ 
204008d0:	08c8 2040 08c8 2040 08d0 2040 08d0 2040     ..@ ..@ ..@ ..@ 
204008e0:	08d8 2040 08d8 2040 08e0 2040 08e0 2040     ..@ ..@ ..@ ..@ 
204008f0:	08e8 2040 08e8 2040 08f0 2040 08f0 2040     ..@ ..@ ..@ ..@ 
20400900:	08f8 2040 08f8 2040 0900 2040 0900 2040     ..@ ..@ ..@ ..@ 
20400910:	0908 2040 0908 2040 0910 2040 0910 2040     ..@ ..@ ..@ ..@ 
20400920:	0918 2040 0918 2040 0920 2040 0920 2040     ..@ ..@  .@  .@ 
20400930:	0928 2040 0928 2040 0930 2040 0930 2040     (.@ (.@ 0.@ 0.@ 
20400940:	0938 2040 0938 2040 0940 2040 0940 2040     8.@ 8.@ @.@ @.@ 
20400950:	0948 2040 0948 2040 0950 2040 0950 2040     H.@ H.@ P.@ P.@ 
20400960:	0958 2040 0958 2040 0960 2040 0960 2040     X.@ X.@ `.@ `.@ 
20400970:	0968 2040 0968 2040 0970 2040 0970 2040     h.@ h.@ p.@ p.@ 
20400980:	0978 2040 0978 2040 0980 2040 0980 2040     x.@ x.@ ..@ ..@ 
20400990:	0988 2040 0988 2040 0990 2040 0990 2040     ..@ ..@ ..@ ..@ 
204009a0:	0998 2040 0998 2040 09a0 2040 09a0 2040     ..@ ..@ ..@ ..@ 
204009b0:	09a8 2040 09a8 2040 09b0 2040 09b0 2040     ..@ ..@ ..@ ..@ 
204009c0:	09b8 2040 09b8 2040 09c0 2040 09c0 2040     ..@ ..@ ..@ ..@ 
204009d0:	09c8 2040 09c8 2040 09d0 2040 09d0 2040     ..@ ..@ ..@ ..@ 
204009e0:	09d8 2040 09d8 2040 09e0 2040 09e0 2040     ..@ ..@ ..@ ..@ 
204009f0:	09e8 2040 09e8 2040 09f0 2040 09f0 2040     ..@ ..@ ..@ ..@ 
20400a00:	09f8 2040 09f8 2040 0a00 2040 0a00 2040     ..@ ..@ ..@ ..@ 
20400a10:	0a08 2040 0a08 2040 0a10 2040 0a10 2040     ..@ ..@ ..@ ..@ 

20400a20 <__malloc_sbrk_base>:
20400a20:	ffff ffff                                   ....

20400a24 <__malloc_trim_threshold>:
20400a24:	0000 0002                                   ....
