## MS108 Computer Architecture 2020 project: RISC-V CPU

519030910317 张洪鑫

------



### Brief

The project is a 5-stage pipelined RISC-V ISA CPU implemented in Verilog HDL.

