<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v</a>
defines: 
time_elapsed: 0.620s
ram usage: 33800 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmps7jr_x93/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:5</a>: No timescale set for &#34;mux&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:5</a>: Compile module &#34;work@mux&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:5</a>: Top level module &#34;work@mux&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ cat /tmpfs/tmp/tmps7jr_x93/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_mux
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmps7jr_x93/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmps7jr_x93/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@mux)
 |vpiName:work@mux
 |uhdmallPackages:
 \_package: builtin, parent:work@mux
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@mux, file:<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v</a>, line:5, parent:work@mux
   |vpiDefName:work@mux
   |vpiFullName:work@mux
   |vpiProcess:
   \_always: , line:16
     |vpiAlwaysType:1
     |vpiStmt:
     \_event_control: , line:16
       |vpiStmt:
       \_begin: , line:16
         |vpiFullName:work@mux
         |vpiStmt:
         \_case_stmt: , line:17
           |vpiCaseType:1
           |vpiCondition:
           \_ref_obj: (sel), line:17
             |vpiName:sel
             |vpiFullName:work@mux.sel
           |vpiCaseItem:
           \_case_item: , line:18
             |vpiExpr:
             \_constant: , line:18
               |vpiConstType:7
               |vpiDecompile:0
               |vpiSize:32
               |INT:0
             |vpiStmt:
             \_assignment: , line:18
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (o), line:18
                 |vpiName:o
                 |vpiFullName:work@mux.o
               |vpiRhs:
               \_constant: , line:18
                 |vpiConstType:7
                 |vpiDecompile:0
                 |vpiSize:32
                 |INT:0
           |vpiCaseItem:
           \_case_item: , line:19
             |vpiExpr:
             \_constant: , line:19
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
             |vpiStmt:
             \_assignment: , line:19
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (o), line:19
                 |vpiName:o
                 |vpiFullName:work@mux.o
               |vpiRhs:
               \_ref_obj: (i1), line:19
                 |vpiName:i1
                 |vpiFullName:work@mux.i1
           |vpiCaseItem:
           \_case_item: , line:20
             |vpiExpr:
             \_constant: , line:20
               |vpiConstType:7
               |vpiDecompile:2
               |vpiSize:32
               |INT:2
             |vpiStmt:
             \_assignment: , line:20
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (o), line:20
                 |vpiName:o
                 |vpiFullName:work@mux.o
               |vpiRhs:
               \_ref_obj: (i2), line:20
                 |vpiName:i2
                 |vpiFullName:work@mux.i2
           |vpiCaseItem:
           \_case_item: , line:21
             |vpiExpr:
             \_constant: , line:21
               |vpiConstType:7
               |vpiDecompile:3
               |vpiSize:32
               |INT:3
             |vpiStmt:
             \_assignment: , line:21
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (o), line:21
                 |vpiName:o
                 |vpiFullName:work@mux.o
               |vpiRhs:
               \_ref_obj: (i3), line:21
                 |vpiName:i3
                 |vpiFullName:work@mux.i3
           |vpiCaseItem:
           \_case_item: , line:22
             |vpiExpr:
             \_constant: , line:22
               |vpiConstType:7
               |vpiDecompile:4
               |vpiSize:32
               |INT:4
             |vpiStmt:
             \_assignment: , line:22
               |vpiOpType:82
               |vpiBlocking:1
               |vpiLhs:
               \_ref_obj: (o), line:22
                 |vpiName:o
                 |vpiFullName:work@mux.o
               |vpiRhs:
               \_ref_obj: (i4), line:22
                 |vpiName:i4
                 |vpiFullName:work@mux.i4
   |vpiPort:
   \_port: (sel), line:7
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:7
         |vpiName:sel
         |vpiFullName:work@mux.sel
         |vpiNetType:1
   |vpiPort:
   \_port: (i1), line:8
     |vpiName:i1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i1), line:8
         |vpiName:i1
         |vpiFullName:work@mux.i1
         |vpiNetType:1
   |vpiPort:
   \_port: (i2), line:9
     |vpiName:i2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i2), line:9
         |vpiName:i2
         |vpiFullName:work@mux.i2
         |vpiNetType:1
   |vpiPort:
   \_port: (i3), line:10
     |vpiName:i3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i3), line:10
         |vpiName:i3
         |vpiFullName:work@mux.i3
         |vpiNetType:1
   |vpiPort:
   \_port: (i4), line:11
     |vpiName:i4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i4), line:11
         |vpiName:i4
         |vpiFullName:work@mux.i4
         |vpiNetType:1
   |vpiPort:
   \_port: (o), line:12
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o), line:12
         |vpiName:o
         |vpiFullName:work@mux.o
         |vpiNetType:48
   |vpiNet:
   \_logic_net: (sel), line:7
   |vpiNet:
   \_logic_net: (i1), line:8
   |vpiNet:
   \_logic_net: (i2), line:9
   |vpiNet:
   \_logic_net: (i3), line:10
   |vpiNet:
   \_logic_net: (i4), line:11
   |vpiNet:
   \_logic_net: (o), line:12
 |uhdmtopModules:
 \_module: work@mux (work@mux), file:<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v</a>, line:5
   |vpiDefName:work@mux
   |vpiName:work@mux
   |vpiPort:
   \_port: (sel), line:7, parent:work@mux
     |vpiName:sel
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (sel), line:7, parent:work@mux
         |vpiName:sel
         |vpiFullName:work@mux.sel
         |vpiNetType:1
         |vpiRange:
         \_range: , line:7
           |vpiLeftRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:7
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (i1), line:8, parent:work@mux
     |vpiName:i1
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i1), line:8, parent:work@mux
         |vpiName:i1
         |vpiFullName:work@mux.i1
         |vpiNetType:1
         |vpiRange:
         \_range: , line:8
           |vpiLeftRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:8
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (i2), line:9, parent:work@mux
     |vpiName:i2
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i2), line:9, parent:work@mux
         |vpiName:i2
         |vpiFullName:work@mux.i2
         |vpiNetType:1
         |vpiRange:
         \_range: , line:9
           |vpiLeftRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:9
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (i3), line:10, parent:work@mux
     |vpiName:i3
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i3), line:10, parent:work@mux
         |vpiName:i3
         |vpiFullName:work@mux.i3
         |vpiNetType:1
         |vpiRange:
         \_range: , line:10
           |vpiLeftRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (i4), line:11, parent:work@mux
     |vpiName:i4
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (i4), line:11, parent:work@mux
         |vpiName:i4
         |vpiFullName:work@mux.i4
         |vpiNetType:1
         |vpiRange:
         \_range: , line:11
           |vpiLeftRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:11
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiPort:
   \_port: (o), line:12, parent:work@mux
     |vpiName:o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (o), line:12, parent:work@mux
         |vpiName:o
         |vpiFullName:work@mux.o
         |vpiNetType:48
         |vpiRange:
         \_range: , line:12
           |vpiLeftRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:2
             |vpiSize:32
             |INT:2
           |vpiRightRange:
           \_constant: , line:12
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
   |vpiNet:
   \_logic_net: (sel), line:7, parent:work@mux
   |vpiNet:
   \_logic_net: (i1), line:8, parent:work@mux
   |vpiNet:
   \_logic_net: (i2), line:9, parent:work@mux
   |vpiNet:
   \_logic_net: (i3), line:10, parent:work@mux
   |vpiNet:
   \_logic_net: (i4), line:11, parent:work@mux
   |vpiNet:
   \_logic_net: (o), line:12, parent:work@mux
Object: \work_mux of type 3000
Object: \work_mux of type 32
Object: \sel of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i1 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i2 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i3 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i4 of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o of type 44
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \sel of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i1 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i2 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i3 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \i4 of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \o of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_mux of type 32
Object: \sel of type 44
Object: \i1 of type 44
Object: \i2 of type 44
Object: \i3 of type 44
Object: \i4 of type 44
Object: \o of type 44
Object:  of type 1
Object:  of type 13
Object:  of type 4
Object:  of type 5
Object: \sel of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \o of type 608
Object:  of type 7
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \o of type 608
Object: \i1 of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \o of type 608
Object: \i2 of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \o of type 608
Object: \i3 of type 608
Object:  of type 6
Object:  of type 7
Object:  of type 3
Object: \o of type 608
Object: \i4 of type 608
Object: \sel of type 36
Object: \i1 of type 36
Object: \i2 of type 36
Object: \i3 of type 36
Object: \i4 of type 36
Object: \o of type 36
Object: \builtin of type 600
Generating RTLIL representation for module `\work_mux&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d593b0] str=&#39;\work_mux&#39;
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d595f0] str=&#39;\sel&#39; input port=1
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d598e0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d59e20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d6e360] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e480] str=&#39;\i1&#39; input port=2
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e5a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e860] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6ea20] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6e6c0] str=&#39;\i2&#39; input port=3
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6ebe0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6ef20] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6f0e0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6ed80] str=&#39;\i3&#39; input port=4
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f2a0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f5c0] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f780] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6f420] str=&#39;\i4&#39; input port=5
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6f940]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6fc80] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6fe40] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d6fae0] str=&#39;\o&#39; output reg port=6
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70000]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70340] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70500] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d70a40]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d707c0]
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d70f00]
            AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&gt; [0x1d71020]
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&gt; [0x1d71140] str=&#39;\sel&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71340]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71660] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d71ea0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d714c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71ab0] str=&#39;\o&#39;
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71fe0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d721a0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d72440] bits=&#39;00000000000000000000000000000001&#39;(32) range=[31:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d72980]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d722c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d725e0] str=&#39;\o&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d727e0] str=&#39;\i1&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72aa0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72d40] bits=&#39;00000000000000000000000000000010&#39;(32) range=[31:0] int=2
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d73280]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72bc0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72ee0] str=&#39;\o&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d730e0] str=&#39;\i2&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d733a0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73640] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d73ba0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d734c0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73800] str=&#39;\o&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73a00] str=&#39;\i3&#39;
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73cc0]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73f60] bits=&#39;00000000000000000000000000000100&#39;(32) range=[31:0] int=4
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d744c0]
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73de0]
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d74120] str=&#39;\o&#39;
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d74320] str=&#39;\i4&#39;
--- END OF AST DUMP ---
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d593b0] str=&#39;\work_mux&#39; basic_prep
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d595f0] str=&#39;\sel&#39; input basic_prep port=1 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d598e0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d59e20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&gt; [0x1d6e360] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e480] str=&#39;\i1&#39; input basic_prep port=2 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e5a0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6e860] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&gt; [0x1d6ea20] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6e6c0] str=&#39;\i2&#39; input basic_prep port=3 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6ebe0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6ef20] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&gt; [0x1d6f0e0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6ed80] str=&#39;\i3&#39; input basic_prep port=4 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f2a0] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f5c0] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&gt; [0x1d6f780] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6f420] str=&#39;\i4&#39; input basic_prep port=5 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6f940] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6fc80] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&gt; [0x1d6fe40] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d6fae0] str=&#39;\o&#39; output reg basic_prep port=6 range=[2:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70000] basic_prep range=[2:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70340] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&gt; [0x1d70500] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
      AST_ALWAYS &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d70a40] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d707c0] basic_prep
          AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&gt; [0x1d70f00] basic_prep
            AST_CASE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&gt; [0x1d71020] basic_prep
              AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&gt; [0x1d71140 -&gt; 0x1d595f0] str=&#39;\sel&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71340] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71660] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d71ea0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d714c0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71ab0 -&gt; 0x1d6fae0] str=&#39;\o&#39; basic_prep
                    AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0&gt; [0x1d71fe0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d721a0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d72440] bits=&#39;00000000000000000000000000000001&#39;(32) basic_prep range=[31:0] int=1
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d72980] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d722c0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d725e0 -&gt; 0x1d6fae0] str=&#39;\o&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0&gt; [0x1d727e0 -&gt; 0x1d6e480] str=&#39;\i1&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72aa0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72d40] bits=&#39;00000000000000000000000000000010&#39;(32) basic_prep range=[31:0] int=2
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d73280] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72bc0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d72ee0 -&gt; 0x1d6fae0] str=&#39;\o&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0&gt; [0x1d730e0 -&gt; 0x1d6e6c0] str=&#39;\i2&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d733a0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73640] bits=&#39;00000000000000000000000000000011&#39;(32) basic_prep range=[31:0] int=3
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d73ba0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d734c0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73800 -&gt; 0x1d6fae0] str=&#39;\o&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0&gt; [0x1d73a00 -&gt; 0x1d6ed80] str=&#39;\i3&#39; basic_prep
              AST_COND &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73cc0] basic_prep
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73f60] bits=&#39;00000000000000000000000000000100&#39;(32) basic_prep range=[31:0] int=4
                AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x1d744c0] basic_prep
                  AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d73de0] basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d74120 -&gt; 0x1d6fae0] str=&#39;\o&#39; basic_prep
                    AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0&gt; [0x1d74320 -&gt; 0x1d6f420] str=&#39;\i4&#39; basic_prep
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_mux

2.2. Analyzing design hierarchy..
Top module:  \work_mux
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>$1 in module work_mux.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_mux.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>$1&#39;.
     1/1: $1\o[2:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
Latch inferred for signal `\work_mux.\o&#39; from process `\work_mux.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>$1&#39;: $auto$proc_dlatch.cc:417:proc_dlatch$9

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\work_mux.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>$1&#39;.
Removing empty process `work_mux.$proc$<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>$1&#39;.
Cleaned up 1 empty switch.

4. Executing CHECK pass (checking for obvious problems).
checking module work_mux..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_mux ===

   Number of wires:                 31
   Number of wire bits:             49
   Number of public wires:           6
   Number of public wire bits:      18
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $and                            5
     $dlatch                         1
     $eq                             5
     $not                            6
     $pmux                           1
     $reduce_or                      6

8. Executing CHECK pass (checking for obvious problems).
checking module work_mux..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_mux&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
        &#34;sel&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 2, 3, 4 ]
        },
        &#34;i1&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 5, 6, 7 ]
        },
        &#34;i2&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 8, 9, 10 ]
        },
        &#34;i3&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 11, 12, 13 ]
        },
        &#34;i4&#34;: {
          &#34;direction&#34;: &#34;input&#34;,
          &#34;bits&#34;: [ 14, 15, 16 ]
        },
        &#34;o&#34;: {
          &#34;direction&#34;: &#34;output&#34;,
          &#34;bits&#34;: [ 17, 18, 19 ]
        }
      },
      &#34;cells&#34;: {
        &#34;$auto$proc_dlatch.cc:238:make_hold$11&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 20 ],
            &#34;Y&#34;: [ 21 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$13&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 22 ],
            &#34;Y&#34;: [ 23 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$15&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 24 ],
            &#34;Y&#34;: [ 25 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$17&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 26 ],
            &#34;Y&#34;: [ 27 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:238:make_hold$19&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 28 ],
            &#34;Y&#34;: [ 29 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$21&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;1&#34; ],
            &#34;Y&#34;: [ 30 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$25&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 31 ],
            &#34;Y&#34;: [ 32 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$29&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 33 ],
            &#34;Y&#34;: [ 34 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$33&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 35 ],
            &#34;Y&#34;: [ 36 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$37&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 37 ],
            &#34;Y&#34;: [ 38 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:247:make_hold$41&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$reduce_or&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 39 ],
            &#34;Y&#34;: [ 40 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$23&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 29 ],
            &#34;B&#34;: [ 30 ],
            &#34;Y&#34;: [ 31 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$27&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 27 ],
            &#34;B&#34;: [ 32 ],
            &#34;Y&#34;: [ 33 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$31&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 25 ],
            &#34;B&#34;: [ 34 ],
            &#34;Y&#34;: [ 35 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$35&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 23 ],
            &#34;B&#34;: [ 36 ],
            &#34;Y&#34;: [ 37 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:251:make_hold$39&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$and&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 21 ],
            &#34;B&#34;: [ 38 ],
            &#34;Y&#34;: [ 39 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$10&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$not&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 40 ],
            &#34;Y&#34;: [ 41 ]
          }
        },
        &#34;$auto$proc_dlatch.cc:417:proc_dlatch$9&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$dlatch&#34;,
          &#34;parameters&#34;: {
            &#34;EN_POLARITY&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;D&#34;: &#34;input&#34;,
            &#34;EN&#34;: &#34;input&#34;,
            &#34;Q&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;D&#34;: [ 42, 43, 44 ],
            &#34;EN&#34;: [ 41 ],
            &#34;Q&#34;: [ 17, 18, 19 ]
          }
        },
        &#34;$procmux$3&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$pmux&#34;,
          &#34;parameters&#34;: {
            &#34;S_WIDTH&#34;: &#34;00000000000000000000000000000101&#34;,
            &#34;WIDTH&#34;: &#34;00000000000000000000000000000011&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;S&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;B&#34;: [ 14, 15, 16, 11, 12, 13, 8, 9, 10, 5, 6, 7, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;S&#34;: [ 28, 26, 24, 22, 20 ],
            &#34;Y&#34;: [ 42, 43, 44 ]
          }
        },
        &#34;$procmux$4_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;1&#34; ],
            &#34;Y&#34;: [ 28 ]
          }
        },
        &#34;$procmux$5_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 26 ]
          }
        },
        &#34;$procmux$6_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;1&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 24 ]
          }
        },
        &#34;$procmux$7_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;1&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 22 ]
          }
        },
        &#34;$procmux$8_CMP0&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;type&#34;: &#34;$eq&#34;,
          &#34;parameters&#34;: {
            &#34;A_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;A_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;B_SIGNED&#34;: &#34;00000000000000000000000000000000&#34;,
            &#34;B_WIDTH&#34;: &#34;00000000000000000000000000000011&#34;,
            &#34;Y_WIDTH&#34;: &#34;00000000000000000000000000000001&#34;
          },
          &#34;attributes&#34;: {
            &#34;full_case&#34;: &#34;00000000000000000000000000000001&#34;,
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34;
          },
          &#34;port_directions&#34;: {
            &#34;A&#34;: &#34;input&#34;,
            &#34;B&#34;: &#34;input&#34;,
            &#34;Y&#34;: &#34;output&#34;
          },
          &#34;connections&#34;: {
            &#34;A&#34;: [ 2, 3, 4 ],
            &#34;B&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
            &#34;Y&#34;: [ 20 ]
          }
        }
      },
      &#34;netnames&#34;: {
        &#34;$0\\o[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$1\\o[2:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34;
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$12&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 21 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$14&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 23 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$16&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 25 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$18&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 27 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$20&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 29 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1940:Not$43&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 41 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$22&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 30 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$26&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 32 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$30&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 34 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$34&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 36 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$38&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 38 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1944:ReduceOr$42&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 40 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$24&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 31 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$28&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 33 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$32&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 35 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$36&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 37 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$auto$rtlil.cc:1970:And$40&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 39 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$3_Y&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 42, 43, 44 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$4_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 28 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$5_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 26 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$6_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 24 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$7_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 22 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;$procmux$8_CMP&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ 20 ],
          &#34;attributes&#34;: {
          }
        },
        &#34;i1&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 5, 6, 7 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&#34;
          }
        },
        &#34;i2&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 8, 9, 10 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&#34;
          }
        },
        &#34;i3&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&#34;
          }
        },
        &#34;i4&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 14, 15, 16 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&#34;
          }
        },
        &#34;o&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 17, 18, 19 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&#34;
          }
        },
        &#34;sel&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_mux&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_mux(sel, i1, i2, i3, i4, o);
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *)
  wire [2:0] _00_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *)
  wire [2:0] _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire [2:0] _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:8</a>.0-8.0&#34; *)
  input [2:0] i1;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:9</a>.0-9.0&#34; *)
  input [2:0] i2;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:10</a>.0-10.0&#34; *)
  input [2:0] i3;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:11</a>.0-11.0&#34; *)
  input [2:0] i4;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-12" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:12</a>.0-12.0&#34; *)
  output [2:0] o;
  reg [2:0] o;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-7" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:7</a>.0-7.0&#34; *)
  input [2:0] sel;
  assign _02_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _24_;
  assign _03_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _23_;
  assign _04_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _22_;
  assign _05_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _21_;
  assign _06_ = ~ (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _20_;
  assign _08_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) 1&#39;h1;
  assign _09_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _14_;
  assign _10_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _15_;
  assign _11_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _16_;
  assign _12_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _17_;
  assign _13_ = | (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _18_;
  assign _14_ = _06_ &amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _08_;
  assign _15_ = _05_ &amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _09_;
  assign _16_ = _04_ &amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _10_;
  assign _17_ = _03_ &amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _11_;
  assign _18_ = _02_ &amp; (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-16" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:16</a>.0-16.0&#34; *) _12_;
  assign _07_ = ~ _13_;
  always @*
    if (_07_)
      o = _19_;
  function [2:0] _43_;
    input [2:0] a;
    input [14:0] b;
    input [4:0] s;
    (* full_case = 32&#39;d1 *)
    (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *)
    (* parallel_case *)
    case (s)
      5&#39;b00001:
        _43_ = b[2:0];
      5&#39;b00010:
        _43_ = b[5:3];
      5&#39;b00100:
        _43_ = b[8:6];
      5&#39;b01000:
        _43_ = b[11:9];
      5&#39;b10000:
        _43_ = b[14:12];
      default:
        _43_ = a;
    endcase
  endfunction
  assign _19_ = _43_(3&#39;h0, { 3&#39;h0, i1, i2, i3, i4 }, { _24_, _23_, _22_, _21_, _20_ });
  assign _20_ = sel == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-22" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:22</a>.0-22.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *) 3&#39;h4;
  assign _21_ = sel == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-21" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:21</a>.0-21.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *) 3&#39;h3;
  assign _22_ = sel == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-20" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:20</a>.0-20.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *) 3&#39;h2;
  assign _23_ = sel == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-19" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:19</a>.0-19.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *) 3&#39;h1;
  assign _24_ = sel == (* full_case = 32&#39;d1 *) (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-18" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:18</a>.0-18.0|<a href="../../../../third_party/tests/ivtest/ivltests/casesynth7.v.html#l-17" target="file-frame">third_party/tests/ivtest/ivltests/casesynth7.v:17</a>.0-17.0&#34; *) 3&#39;h0;
  assign _00_ = _01_;
  assign _01_ = _19_;
endmodule

End of script. Logfile hash: 3e5acb9f4d, CPU: user 0.01s system 0.01s, MEM: 15.20 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594645251277/work=/usr/local/src/conda/uhdm-integration-0.0_0097_gfa6ade0 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 33% 2x write_verilog (0 sec), 33% 2x read_uhdm (0 sec), ...

</pre>
</body>