Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Sun Dec 17 20:42:44 2017
| Host         : Liam-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.17 2017-05-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: sstate_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.812        0.000                      0                 1203        0.070        0.000                      0                 1203        4.500        0.000                       0                   528  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.812        0.000                      0                 1203        0.070        0.000                      0                 1203        4.500        0.000                       0                   528  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.812ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.812ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/fifo_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 4.698ns (53.849%)  route 4.026ns (46.151%))
  Logic Levels:           17  (CARRY4=12 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.984ns = ( 14.984 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.620    12.576    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT3 (Prop_lut3_I1_O)        0.313    12.889 r  FIFO_TX_INSTANCE/fifo_reg_i_1__0/O
                         net (fo=1, routed)           0.313    13.202    FIFO_TX_INSTANCE/fifo_reg_i_1__0_n_0
    SLICE_X12Y61         LUT3 (Prop_lut3_I2_O)        0.124    13.326 r  FIFO_TX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_gate_3/O
                         net (fo=1, routed)           0.645    13.971    FIFO_TX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_sig_2
    RAMB18_X0Y24         RAMB18E1                                     r  FIFO_TX_INSTANCE/fifo_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.562    14.984    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y24         RAMB18E1                                     r  FIFO_TX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism              0.277    15.261    
                         clock uncertainty           -0.035    15.226    
    RAMB18_X0Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.783    FIFO_TX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         14.783    
                         arrival time                         -13.971    
  -------------------------------------------------------------------
                         slack                                  0.812    

Slack (MET) :             1.086ns  (required time - arrival time)
  Source:                 FIFO_RX_INSTANCE/rPointer_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/ENARDEN
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.187ns  (logic 4.396ns (53.694%)  route 3.791ns (46.306%))
  Logic Levels:           16  (CARRY4=11 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.988ns = ( 14.988 - 10.000 ) 
    Source Clock Delay      (SCD):    5.424ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.821     5.424    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X10Y49         FDRE                                         r  FIFO_RX_INSTANCE/rPointer_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y49         FDRE (Prop_fdre_C_Q)         0.518     5.942 r  FIFO_RX_INSTANCE/rPointer_reg[2]/Q
                         net (fo=5, routed)           0.943     6.885    FIFO_RX_INSTANCE/rPointer_reg[2]
    SLICE_X12Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.009 r  FIFO_RX_INSTANCE/rPointer2_carry_i_4/O
                         net (fo=1, routed)           0.000     7.009    FIFO_RX_INSTANCE/rPointer2_carry_i_4_n_0
    SLICE_X12Y51         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.522 r  FIFO_RX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.522    FIFO_RX_INSTANCE/rPointer2_carry_n_0
    SLICE_X12Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.639 r  FIFO_RX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.639    FIFO_RX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X12Y53         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.868 r  FIFO_RX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.660     8.527    FIFO_RX_INSTANCE/rPointer2
    SLICE_X8Y49          LUT4 (Prop_lut4_I2_O)        0.310     8.837 r  FIFO_RX_INSTANCE/rPointer_rep[0]_i_7__0/O
                         net (fo=1, routed)           0.000     8.837    FIFO_RX_INSTANCE/rPointer_rep[0]_i_7__0_n_0
    SLICE_X8Y49          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.350 r  FIFO_RX_INSTANCE/rPointer_reg_rep[0]_i_2/CO[3]
                         net (fo=1, routed)           0.001     9.351    FIFO_RX_INSTANCE/rPointer_reg_rep[0]_i_2_n_0
    SLICE_X8Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.468 r  FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.468    FIFO_RX_INSTANCE/rPointer_reg_rep[7]_i_2_n_0
    SLICE_X8Y51          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.585 r  FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.585    FIFO_RX_INSTANCE/rPointer_reg_rep[8]_i_3_n_0
    SLICE_X8Y52          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.702 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_7/CO[3]
                         net (fo=1, routed)           0.000     9.702    FIFO_RX_INSTANCE/wPointer1_carry__0_i_7_n_0
    SLICE_X8Y53          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.819 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000     9.819    FIFO_RX_INSTANCE/wPointer1_carry__0_i_6_n_0
    SLICE_X8Y54          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.936 r  FIFO_RX_INSTANCE/wPointer1_carry__0_i_5/CO[3]
                         net (fo=1, routed)           0.000     9.936    FIFO_RX_INSTANCE/wPointer1_carry__0_i_5_n_0
    SLICE_X8Y55          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.155 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_5/O[0]
                         net (fo=1, routed)           0.767    10.922    FIFO_RX_INSTANCE/rPointer1_in[24]
    SLICE_X9Y54          LUT6 (Prop_lut6_I1_O)        0.295    11.217 r  FIFO_RX_INSTANCE/wPointer1_carry__1_i_3/O
                         net (fo=1, routed)           0.000    11.217    FIFO_RX_INSTANCE/wPointer1_carry__1_i_3_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536    11.753 r  FIFO_RX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.658    12.411    FIFO_RX_INSTANCE/wPointer1
    SLICE_X10Y57         LUT3 (Prop_lut3_I1_O)        0.313    12.724 r  FIFO_RX_INSTANCE/fifo_reg_i_1/O
                         net (fo=1, routed)           0.282    13.006    FIFO_RX_INSTANCE/fifo_reg_i_1_n_0
    SLICE_X10Y57         LUT3 (Prop_lut3_I2_O)        0.124    13.130 r  FIFO_RX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_gate_1/O
                         net (fo=1, routed)           0.480    13.611    FIFO_RX_INSTANCE/fifo_reg_ENARDEN_cooolgate_en_sig_1
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.566    14.988    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism              0.187    15.175    
                         clock uncertainty           -0.035    15.140    
    RAMB18_X0Y22         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ENARDEN)
                                                     -0.443    14.697    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                         -13.611    
  -------------------------------------------------------------------
                         slack                                  1.086    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.574ns (53.552%)  route 3.967ns (46.448%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.910    13.788    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[20]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y63          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[20]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.574ns (53.552%)  route 3.967ns (46.448%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.910    13.788    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[21]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y63          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[21]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.574ns (53.552%)  route 3.967ns (46.448%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.910    13.788    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[22]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y63          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[22]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.226ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.541ns  (logic 4.574ns (53.552%)  route 3.967ns (46.448%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.910    13.788    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y63          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[23]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y63          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[23]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.788    
  -------------------------------------------------------------------
                         slack                                  1.226    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 4.574ns (53.925%)  route 3.908ns (46.075%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.851    13.729    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[24]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[24]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 4.574ns (53.925%)  route 3.908ns (46.075%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.851    13.729    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[25]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[25]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 4.574ns (53.925%)  route 3.908ns (46.075%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.851    13.729    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[26]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[26]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.285    

Slack (MET) :             1.285ns  (required time - arrival time)
  Source:                 FIFO_TX_INSTANCE/wPointer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_TX_INSTANCE/wPointer_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.482ns  (logic 4.574ns (53.925%)  route 3.908ns (46.075%))
  Logic Levels:           16  (CARRY4=12 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.942ns = ( 14.942 - 10.000 ) 
    Source Clock Delay      (SCD):    5.247ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.644     5.247    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y59          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     5.765 r  FIFO_TX_INSTANCE/wPointer_reg[5]/Q
                         net (fo=5, routed)           1.164     6.929    FIFO_TX_INSTANCE/wPointer_reg[5]
    SLICE_X9Y62          LUT6 (Prop_lut6_I0_O)        0.124     7.053 r  FIFO_TX_INSTANCE/rPointer2_carry_i_3__0/O
                         net (fo=1, routed)           0.000     7.053    FIFO_TX_INSTANCE/rPointer2_carry_i_3__0_n_0
    SLICE_X9Y62          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.603 r  FIFO_TX_INSTANCE/rPointer2_carry/CO[3]
                         net (fo=1, routed)           0.000     7.603    FIFO_TX_INSTANCE/rPointer2_carry_n_0
    SLICE_X9Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.717 r  FIFO_TX_INSTANCE/rPointer2_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.717    FIFO_TX_INSTANCE/rPointer2_carry__0_n_0
    SLICE_X9Y64          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.945 r  FIFO_TX_INSTANCE/rPointer2_carry__1/CO[2]
                         net (fo=3, routed)           0.544     8.489    FIFO_TX_INSTANCE/rPointer2
    SLICE_X10Y58         LUT4 (Prop_lut4_I2_O)        0.313     8.802 r  FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0/O
                         net (fo=1, routed)           0.000     8.802    FIFO_TX_INSTANCE/rPointer_rep[0]_i_11__0_n_0
    SLICE_X10Y58         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     9.315 r  FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.315    FIFO_TX_INSTANCE/rPointer_reg_rep[0]_i_3_n_0
    SLICE_X10Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.432 r  FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.432    FIFO_TX_INSTANCE/rPointer_reg_rep[7]_i_2__0_n_0
    SLICE_X10Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.549 r  FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3/CO[3]
                         net (fo=1, routed)           0.000     9.549    FIFO_TX_INSTANCE/rPointer_reg_rep[9]_i_3_n_0
    SLICE_X10Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.666 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0/CO[3]
                         net (fo=1, routed)           0.000     9.666    FIFO_TX_INSTANCE/wPointer1_carry__0_i_7__0_n_0
    SLICE_X10Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.783 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0/CO[3]
                         net (fo=1, routed)           0.000     9.783    FIFO_TX_INSTANCE/wPointer1_carry__0_i_6__0_n_0
    SLICE_X10Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.900 r  FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     9.900    FIFO_TX_INSTANCE/wPointer1_carry__0_i_5__0_n_0
    SLICE_X10Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.017 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0/CO[3]
                         net (fo=1, routed)           0.000    10.017    FIFO_TX_INSTANCE/wPointer1_carry__1_i_5__0_n_0
    SLICE_X10Y65         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.340 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0/O[1]
                         net (fo=1, routed)           0.740    11.080    FIFO_TX_INSTANCE/wPointer1_carry__1_i_4__0_n_6
    SLICE_X9Y61          LUT6 (Prop_lut6_I0_O)        0.306    11.386 r  FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0/O
                         net (fo=1, routed)           0.000    11.386    FIFO_TX_INSTANCE/wPointer1_carry__1_i_2__0_n_0
    SLICE_X9Y61          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    11.956 r  FIFO_TX_INSTANCE/wPointer1_carry__1/CO[2]
                         net (fo=2, routed)           0.609    12.565    FIFO_TX_INSTANCE/wPointer1
    SLICE_X12Y60         LUT4 (Prop_lut4_I1_O)        0.313    12.878 r  FIFO_TX_INSTANCE/wPointer[0]_i_1__0/O
                         net (fo=32, routed)          0.851    13.729    FIFO_TX_INSTANCE/wPointer[0]_i_1__0_n_0
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         1.519    14.942    FIFO_TX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y64          FDRE                                         r  FIFO_TX_INSTANCE/wPointer_reg[27]/C
                         clock pessimism              0.277    15.219    
                         clock uncertainty           -0.035    15.183    
    SLICE_X8Y64          FDRE (Setup_fdre_C_CE)      -0.169    15.014    FIFO_TX_INSTANCE/wPointer_reg[27]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -13.729    
  -------------------------------------------------------------------
                         slack                                  1.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.164ns (57.967%)  route 0.119ns (42.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[5]/Q
                         net (fo=2, routed)           0.119     1.777    FIFO_RX_INSTANCE/Q[5]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[4]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.164ns (57.757%)  route 0.120ns (42.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[4]/Q
                         net (fo=2, routed)           0.120     1.778    FIFO_RX_INSTANCE/Q[4]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[4])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.164ns (55.643%)  route 0.131ns (44.357%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[0]/Q
                         net (fo=1, routed)           0.131     1.789    FIFO_RX_INSTANCE/Q[0]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[0])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 nextState_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sstate_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.569     1.488    CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  nextState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nextState_reg[0]/Q
                         net (fo=1, routed)           0.054     1.683    COPROCESSOR1/nextState_reg[1][0]
    SLICE_X8Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.728 r  COPROCESSOR1/sstate[0]_i_1/O
                         net (fo=1, routed)           0.000     1.728    sstate[0]
    SLICE_X8Y67          FDRE                                         r  sstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.838     2.003    CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sstate_reg[0]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.121     1.622    sstate_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 nextState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sstate_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.569     1.488    CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  nextState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nextState_reg[1]/Q
                         net (fo=1, routed)           0.056     1.685    COPROCESSOR1/nextState_reg[1][1]
    SLICE_X8Y67          LUT6 (Prop_lut6_I1_O)        0.045     1.730 r  COPROCESSOR1/sstate[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    sstate[1]
    SLICE_X8Y67          FDRE                                         r  sstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.838     2.003    CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sstate_reg[1]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.120     1.621    sstate_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.128%)  route 0.170ns (50.872%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[2]/Q
                         net (fo=2, routed)           0.170     1.828    FIFO_RX_INSTANCE/Q[2]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[2])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[3]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.164ns (49.120%)  route 0.170ns (50.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[3]/Q
                         net (fo=2, routed)           0.170     1.828    FIFO_RX_INSTANCE/Q[3]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[3])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[1]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.948%)  route 0.171ns (51.052%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y55          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y55          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[1]/Q
                         net (fo=2, routed)           0.171     1.829    FIFO_RX_INSTANCE/Q[1]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[1])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 MLUART_RX_INSTANCE_01/outDataSig_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FIFO_RX_INSTANCE/fifo_reg/DIADI[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.164ns (47.950%)  route 0.178ns (52.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.575     1.494    MLUART_RX_INSTANCE_01/CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y56          FDRE                                         r  MLUART_RX_INSTANCE_01/outDataSig_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y56          FDRE (Prop_fdre_C_Q)         0.164     1.658 r  MLUART_RX_INSTANCE_01/outDataSig_reg[6]/Q
                         net (fo=2, routed)           0.178     1.836    FIFO_RX_INSTANCE/Q[6]
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.887     2.052    FIFO_RX_INSTANCE/CLK_100MHZ_IBUF_BUFG
    RAMB18_X0Y22         RAMB18E1                                     r  FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
                         clock pessimism             -0.500     1.552    
    RAMB18_X0Y22         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[6])
                                                      0.155     1.707    FIFO_RX_INSTANCE/fifo_reg
  -------------------------------------------------------------------
                         required time                         -1.707    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 nextState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sstate_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.003ns
    Source Clock Delay      (SCD):    1.488ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.569     1.488    CLK_100MHZ_IBUF_BUFG
    SLICE_X9Y67          FDRE                                         r  nextState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y67          FDRE (Prop_fdre_C_Q)         0.141     1.629 r  nextState_reg[3]/Q
                         net (fo=1, routed)           0.091     1.720    FIFO_RX_INSTANCE/nextState_reg[3][0]
    SLICE_X8Y67          LUT6 (Prop_lut6_I2_O)        0.045     1.765 r  FIFO_RX_INSTANCE/sstate[3]_i_2/O
                         net (fo=1, routed)           0.000     1.765    sstate[3]
    SLICE_X8Y67          FDRE                                         r  sstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK_100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK_100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK_100MHZ_IBUF_BUFG_inst/O
                         net (fo=527, routed)         0.838     2.003    CLK_100MHZ_IBUF_BUFG
    SLICE_X8Y67          FDRE                                         r  sstate_reg[3]/C
                         clock pessimism             -0.501     1.501    
    SLICE_X8Y67          FDRE (Hold_fdre_C_D)         0.121     1.622    sstate_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.143    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100MHZ }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y24    FIFO_TX_INSTANCE/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB18_X0Y22    FIFO_RX_INSTANCE/fifo_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y24    FIFO_TX_INSTANCE/fifo_reg/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y22    FIFO_RX_INSTANCE/fifo_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK_100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y69     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y69     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y69     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y65     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y70     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y53    FIFO_RX_INSTANCE/rPointer_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y54    FIFO_RX_INSTANCE/rPointer_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y54    FIFO_RX_INSTANCE/rPointer_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y54    FIFO_RX_INSTANCE/rPointer_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y54    FIFO_RX_INSTANCE/rPointer_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55    FIFO_RX_INSTANCE/rPointer_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55    FIFO_RX_INSTANCE/rPointer_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55    FIFO_RX_INSTANCE/rPointer_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X10Y55    FIFO_RX_INSTANCE/rPointer_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X12Y58    FIFO_TX_INSTANCE/looped_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y65     COPROCESSOR1/CORDIC_DIV_INST/s_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y65     COPROCESSOR1/CORDIC_MUL_INST/s_b_current_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     COPROCESSOR1/CORDIC_MUL_INST/s_b_current_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     COPROCESSOR1/CORDIC_MUL_INST/s_b_current_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y66     COPROCESSOR1/CORDIC_MUL_INST/s_b_current_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50    FIFO_RX_INSTANCE/wPointer_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y50    FIFO_RX_INSTANCE/wPointer_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y51    FIFO_RX_INSTANCE/wPointer_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y51    FIFO_RX_INSTANCE/wPointer_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X11Y51    FIFO_RX_INSTANCE/wPointer_reg[6]/C



