// 6.1.4 bá»™ dá»‹ch
module baitap_6_1_4(data_in,data_out,selct,reset);
	input [3:0] data_in;
	output [3:0] data_out;
	input [1:0] select; 
	
	always @(posedge clk) begin
		if(reset) begin
			data_out <= 0;
		end else case(select[1:0]) 
			2'b00: data_out <= data_out;
			2'b01: data_out <= {data_out[3],data_out[3:1]}; // chia 2
			2'b10: data_out <= {data_out[2:0],1'b0};
			2'b11: data_out <= data_in;
	Parallel Load
		endcase
	end
endmodule