<stg><name>top</name>


<trans_list>

<trans id="59" from="1" to="2">
<condition id="9">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="60" from="1" to="3">
<condition id="8">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="62" from="2" to="4">
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="64" from="3" to="4">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="56">
<![CDATA[
.preheader49.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i56* %output_dma_O_V_data), !map !113

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0" op_0_bw="0" op_1_bw="56">
<![CDATA[
.preheader49.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i56* %input_dma_I_V_data), !map !120

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="0" op_1_bw="56">
<![CDATA[
.preheader49.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i56* %input_dma_W_V_data), !map !127

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader49.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_dma_W_V_last), !map !134

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader49.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_dma_I_V_last), !map !138

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i32* %input_dma_B_V_data_V), !map !142

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader49.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i1* %input_dma_B_V_last), !map !146

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
.preheader49.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i1* %output_dma_O_V_last), !map !150

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i32 %row), !map !154

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i32 %col), !map !160

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %flag), !map !164

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:11  call void (...)* @_ssdm_op_SpecBitsMap(i32 %num), !map !168

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:12  call void (...)* @_ssdm_op_SpecBitsMap(i32 %N), !map !172

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:13  call void (...)* @_ssdm_op_SpecBitsMap(i32 %custom_k), !map !176

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:14  call void (...)* @_ssdm_op_SpecBitsMap(i32 %custom_Tr), !map !180

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
.preheader49.preheader:15  call void (...)* @_ssdm_op_SpecBitsMap(i32 %custom_Tc), !map !184

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader49.preheader:16  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:17  %custom_Tc_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %custom_Tc)

]]></Node>
<StgValue><ssdm name="custom_Tc_read"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:18  %custom_Tr_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %custom_Tr)

]]></Node>
<StgValue><ssdm name="custom_Tr_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:19  %custom_k_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %custom_k)

]]></Node>
<StgValue><ssdm name="custom_k_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:20  %N_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %N)

]]></Node>
<StgValue><ssdm name="N_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:21  %num_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %num)

]]></Node>
<StgValue><ssdm name="num_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:22  %col_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %col)

]]></Node>
<StgValue><ssdm name="col_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>s_axilite</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader49.preheader:23  %row_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %row)

]]></Node>
<StgValue><ssdm name="row_read"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:24  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:25  call void (...)* @_ssdm_op_SpecInterface(i32 %row, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:26  call void (...)* @_ssdm_op_SpecInterface(i32 %col, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:27  call void (...)* @_ssdm_op_SpecInterface(i32 %flag, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:28  call void (...)* @_ssdm_op_SpecInterface(i32 %num, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:29  call void (...)* @_ssdm_op_SpecInterface(i32 %N, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:30  call void (...)* @_ssdm_op_SpecInterface(i32 %custom_k, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:31  call void (...)* @_ssdm_op_SpecInterface(i32 %custom_Tr, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.preheader49.preheader:32  call void (...)* @_ssdm_op_SpecInterface(i32 %custom_Tc, [10 x i8]* @p_str15, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [9 x i8]* @p_str16, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:33  call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:34  call void (...)* @_ssdm_op_SpecInterface(i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:35  call void (...)* @_ssdm_op_SpecInterface(i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:36  call void (...)* @_ssdm_op_SpecInterface(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, [5 x i8]* @p_str17, i32 1, i32 1, [5 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
.preheader49.preheader:37  call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* @WEIGHT1_V_0_0, [121 x i8]* @WEIGHT1_V_0_1, [121 x i8]* @WEIGHT1_V_0_2, [121 x i8]* @WEIGHT1_V_0_3, [121 x i8]* @WEIGHT1_V_0_4, [121 x i8]* @WEIGHT1_V_0_5, [121 x i8]* @WEIGHT1_V_0_6, [121 x i8]* @WEIGHT1_V_1_0, [121 x i8]* @WEIGHT1_V_1_1, [121 x i8]* @WEIGHT1_V_1_2, [121 x i8]* @WEIGHT1_V_1_3, [121 x i8]* @WEIGHT1_V_1_4, [121 x i8]* @WEIGHT1_V_1_5, [121 x i8]* @WEIGHT1_V_1_6, [121 x i8]* @WEIGHT1_V_2_0, [121 x i8]* @WEIGHT1_V_2_1, [121 x i8]* @WEIGHT1_V_2_2, [121 x i8]* @WEIGHT1_V_2_3, [121 x i8]* @WEIGHT1_V_2_4, [121 x i8]* @WEIGHT1_V_2_5, [121 x i8]* @WEIGHT1_V_2_6, [121 x i8]* @WEIGHT1_V_3_0, [121 x i8]* @WEIGHT1_V_3_1, [121 x i8]* @WEIGHT1_V_3_2, [121 x i8]* @WEIGHT1_V_3_3, [121 x i8]* @WEIGHT1_V_3_4, [121 x i8]* @WEIGHT1_V_3_5, [121 x i8]* @WEIGHT1_V_3_6, [121 x i8]* @WEIGHT1_V_4_0, [121 x i8]* @WEIGHT1_V_4_1, [121 x i8]* @WEIGHT1_V_4_2, [121 x i8]* @WEIGHT1_V_4_3, [121 x i8]* @WEIGHT1_V_4_4, [121 x i8]* @WEIGHT1_V_4_5, [121 x i8]* @WEIGHT1_V_4_6, [121 x i8]* @WEIGHT1_V_5_0, [121 x i8]* @WEIGHT1_V_5_1, [121 x i8]* @WEIGHT1_V_5_2, [121 x i8]* @WEIGHT1_V_5_3, [121 x i8]* @WEIGHT1_V_5_4, [121 x i8]* @WEIGHT1_V_5_5, [121 x i8]* @WEIGHT1_V_5_6, [121 x i8]* @WEIGHT1_V_6_0, [121 x i8]* @WEIGHT1_V_6_1, [121 x i8]* @WEIGHT1_V_6_2, [121 x i8]* @WEIGHT1_V_6_3, [121 x i8]* @WEIGHT1_V_6_4, [121 x i8]* @WEIGHT1_V_6_5, [121 x i8]* @WEIGHT1_V_6_6, [121 x i8]* @WEIGHT1_V_7_0, [121 x i8]* @WEIGHT1_V_7_1, [121 x i8]* @WEIGHT1_V_7_2, [121 x i8]* @WEIGHT1_V_7_3, [121 x i8]* @WEIGHT1_V_7_4, [121 x i8]* @WEIGHT1_V_7_5, [121 x i8]* @WEIGHT1_V_7_6, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="8" op_6_bw="8" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8" op_12_bw="8" op_13_bw="8" op_14_bw="8" op_15_bw="8" op_16_bw="8" op_17_bw="8" op_18_bw="8" op_19_bw="8" op_20_bw="8" op_21_bw="8" op_22_bw="8" op_23_bw="8" op_24_bw="8" op_25_bw="8" op_26_bw="8" op_27_bw="8" op_28_bw="8" op_29_bw="8" op_30_bw="8" op_31_bw="8" op_32_bw="8" op_33_bw="8" op_34_bw="8" op_35_bw="8" op_36_bw="8" op_37_bw="8" op_38_bw="8" op_39_bw="8" op_40_bw="8" op_41_bw="8" op_42_bw="8" op_43_bw="8" op_44_bw="8" op_45_bw="8" op_46_bw="8" op_47_bw="8" op_48_bw="8" op_49_bw="8" op_50_bw="8" op_51_bw="8" op_52_bw="8" op_53_bw="8" op_54_bw="8" op_55_bw="8" op_56_bw="8" op_57_bw="0" op_58_bw="0" op_59_bw="0" op_60_bw="32" op_61_bw="0" op_62_bw="0" op_63_bw="0" op_64_bw="0" op_65_bw="0">
<![CDATA[
.preheader49.preheader:38  call void (...)* @_ssdm_op_SpecMemCore([121 x i8]* @WEIGHT1_DB_V_0_0, [121 x i8]* @WEIGHT1_DB_V_0_1, [121 x i8]* @WEIGHT1_DB_V_0_2, [121 x i8]* @WEIGHT1_DB_V_0_3, [121 x i8]* @WEIGHT1_DB_V_0_4, [121 x i8]* @WEIGHT1_DB_V_0_5, [121 x i8]* @WEIGHT1_DB_V_0_6, [121 x i8]* @WEIGHT1_DB_V_1_0, [121 x i8]* @WEIGHT1_DB_V_1_1, [121 x i8]* @WEIGHT1_DB_V_1_2, [121 x i8]* @WEIGHT1_DB_V_1_3, [121 x i8]* @WEIGHT1_DB_V_1_4, [121 x i8]* @WEIGHT1_DB_V_1_5, [121 x i8]* @WEIGHT1_DB_V_1_6, [121 x i8]* @WEIGHT1_DB_V_2_0, [121 x i8]* @WEIGHT1_DB_V_2_1, [121 x i8]* @WEIGHT1_DB_V_2_2, [121 x i8]* @WEIGHT1_DB_V_2_3, [121 x i8]* @WEIGHT1_DB_V_2_4, [121 x i8]* @WEIGHT1_DB_V_2_5, [121 x i8]* @WEIGHT1_DB_V_2_6, [121 x i8]* @WEIGHT1_DB_V_3_0, [121 x i8]* @WEIGHT1_DB_V_3_1, [121 x i8]* @WEIGHT1_DB_V_3_2, [121 x i8]* @WEIGHT1_DB_V_3_3, [121 x i8]* @WEIGHT1_DB_V_3_4, [121 x i8]* @WEIGHT1_DB_V_3_5, [121 x i8]* @WEIGHT1_DB_V_3_6, [121 x i8]* @WEIGHT1_DB_V_4_0, [121 x i8]* @WEIGHT1_DB_V_4_1, [121 x i8]* @WEIGHT1_DB_V_4_2, [121 x i8]* @WEIGHT1_DB_V_4_3, [121 x i8]* @WEIGHT1_DB_V_4_4, [121 x i8]* @WEIGHT1_DB_V_4_5, [121 x i8]* @WEIGHT1_DB_V_4_6, [121 x i8]* @WEIGHT1_DB_V_5_0, [121 x i8]* @WEIGHT1_DB_V_5_1, [121 x i8]* @WEIGHT1_DB_V_5_2, [121 x i8]* @WEIGHT1_DB_V_5_3, [121 x i8]* @WEIGHT1_DB_V_5_4, [121 x i8]* @WEIGHT1_DB_V_5_5, [121 x i8]* @WEIGHT1_DB_V_5_6, [121 x i8]* @WEIGHT1_DB_V_6_0, [121 x i8]* @WEIGHT1_DB_V_6_1, [121 x i8]* @WEIGHT1_DB_V_6_2, [121 x i8]* @WEIGHT1_DB_V_6_3, [121 x i8]* @WEIGHT1_DB_V_6_4, [121 x i8]* @WEIGHT1_DB_V_6_5, [121 x i8]* @WEIGHT1_DB_V_6_6, [121 x i8]* @WEIGHT1_DB_V_7_0, [121 x i8]* @WEIGHT1_DB_V_7_1, [121 x i8]* @WEIGHT1_DB_V_7_2, [121 x i8]* @WEIGHT1_DB_V_7_3, [121 x i8]* @WEIGHT1_DB_V_7_4, [121 x i8]* @WEIGHT1_DB_V_7_5, [121 x i8]* @WEIGHT1_DB_V_7_6, [1 x i8]* @p_str1, [14 x i8]* @p_str19, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:39  call void (...)* @_ssdm_op_SpecMemCore([169 x i26]* @OFM_V_0, [169 x i26]* @OFM_V_1, [169 x i26]* @OFM_V_2, [169 x i26]* @OFM_V_3, [169 x i26]* @OFM_V_4, [169 x i26]* @OFM_V_5, [169 x i26]* @OFM_V_6, [169 x i26]* @OFM_V_7, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="0" op_1_bw="26" op_2_bw="26" op_3_bw="26" op_4_bw="26" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0">
<![CDATA[
.preheader49.preheader:40  call void (...)* @_ssdm_op_SpecMemCore([169 x i26]* @OFM_DB_V_0, [169 x i26]* @OFM_DB_V_1, [169 x i26]* @OFM_DB_V_2, [169 x i26]* @OFM_DB_V_3, [169 x i26]* @OFM_DB_V_4, [169 x i26]* @OFM_DB_V_5, [169 x i26]* @OFM_DB_V_6, [169 x i26]* @OFM_DB_V_7, [1 x i8]* @p_str1, [13 x i8]* @p_str21, [1 x i8]* @p_str1, i32 -1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="1" op_0_bw="32">
<![CDATA[
.preheader49.preheader:41  %tmp = trunc i32 %num_read to i1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader49.preheader:42  br i1 %tmp, label %1, label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="56" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  call fastcc void @Load_Fire(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [169 x i26]* @OFM_V_0, [169 x i26]* @OFM_V_1, [169 x i26]* @OFM_V_2, [169 x i26]* @OFM_V_3, [169 x i26]* @OFM_V_4, [169 x i26]* @OFM_V_5, [169 x i26]* @OFM_V_6, [169 x i26]* @OFM_V_7, i32 %row_read, i32 %col_read, i32 %N_read, i32 %custom_k_read, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="32" op_15_bw="32">
<![CDATA[
:1  call fastcc void @OFM_STORE(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [169 x i26]* @OFM_DB_V_0, [169 x i26]* @OFM_DB_V_1, [169 x i26]* @OFM_DB_V_2, [169 x i26]* @OFM_DB_V_3, [169 x i26]* @OFM_DB_V_4, [169 x i26]* @OFM_DB_V_5, [169 x i26]* @OFM_DB_V_6, [169 x i26]* @OFM_DB_V_7, [8 x i26]* @BIAS_DB_V, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="56" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  call fastcc void @Load_Fire(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [169 x i26]* @OFM_DB_V_0, [169 x i26]* @OFM_DB_V_1, [169 x i26]* @OFM_DB_V_2, [169 x i26]* @OFM_DB_V_3, [169 x i26]* @OFM_DB_V_4, [169 x i26]* @OFM_DB_V_5, [169 x i26]* @OFM_DB_V_6, [169 x i26]* @OFM_DB_V_7, i32 %row_read, i32 %col_read, i32 %N_read, i32 %custom_k_read, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="32" op_15_bw="32">
<![CDATA[
:1  call fastcc void @OFM_STORE(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [169 x i26]* @OFM_V_0, [169 x i26]* @OFM_V_1, [169 x i26]* @OFM_V_2, [169 x i26]* @OFM_V_3, [169 x i26]* @OFM_V_4, [169 x i26]* @OFM_V_5, [169 x i26]* @OFM_V_6, [169 x i26]* @OFM_V_7, [8 x i26]* @BIAS_V, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="52" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="56" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  call fastcc void @Load_Fire(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [169 x i26]* @OFM_V_0, [169 x i26]* @OFM_V_1, [169 x i26]* @OFM_V_2, [169 x i26]* @OFM_V_3, [169 x i26]* @OFM_V_4, [169 x i26]* @OFM_V_5, [169 x i26]* @OFM_V_6, [169 x i26]* @OFM_V_7, i32 %row_read, i32 %col_read, i32 %N_read, i32 %custom_k_read, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="32" op_15_bw="32">
<![CDATA[
:1  call fastcc void @OFM_STORE(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [169 x i26]* @OFM_DB_V_0, [169 x i26]* @OFM_DB_V_1, [169 x i26]* @OFM_DB_V_2, [169 x i26]* @OFM_DB_V_3, [169 x i26]* @OFM_DB_V_4, [169 x i26]* @OFM_DB_V_5, [169 x i26]* @OFM_DB_V_6, [169 x i26]* @OFM_DB_V_7, [8 x i26]* @BIAS_DB_V, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="55" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="56" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
:0  call fastcc void @Load_Fire(i56* %input_dma_W_V_data, i1* %input_dma_W_V_last, i56* %input_dma_I_V_data, i1* %input_dma_I_V_last, [169 x i26]* @OFM_DB_V_0, [169 x i26]* @OFM_DB_V_1, [169 x i26]* @OFM_DB_V_2, [169 x i26]* @OFM_DB_V_3, [169 x i26]* @OFM_DB_V_4, [169 x i26]* @OFM_DB_V_5, [169 x i26]* @OFM_DB_V_6, [169 x i26]* @OFM_DB_V_7, i32 %row_read, i32 %col_read, i32 %N_read, i32 %custom_k_read, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="1" op_3_bw="32" op_4_bw="1" op_5_bw="26" op_6_bw="26" op_7_bw="26" op_8_bw="26" op_9_bw="26" op_10_bw="26" op_11_bw="26" op_12_bw="26" op_13_bw="26" op_14_bw="32" op_15_bw="32">
<![CDATA[
:1  call fastcc void @OFM_STORE(i56* %output_dma_O_V_data, i1* %output_dma_O_V_last, i32* %input_dma_B_V_data_V, i1* %input_dma_B_V_last, [169 x i26]* @OFM_V_0, [169 x i26]* @OFM_V_1, [169 x i26]* @OFM_V_2, [169 x i26]* @OFM_V_3, [169 x i26]* @OFM_V_4, [169 x i26]* @OFM_V_5, [169 x i26]* @OFM_V_6, [169 x i26]* @OFM_V_7, [8 x i26]* @BIAS_V, i32 %custom_Tr_read, i32 %custom_Tc_read)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
