<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\MiniLED_driver.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\SPI7001_gowin.vp<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\block_360_ave.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\gowin_rpll\gowin_rpll.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\i2c_controller.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\i2c_top.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\LVDS71RX_1CLK8DATA.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\bit_align_ctl.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\gowin_rpll2\LVDS_RX_rPLL2.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\lvds_7to1_rx_defines.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\lvds_7to1_rx_top.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_rx\word_align_ctl.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\gowin_rpll2\gowin_rpll\LVDS_TX_rPLL2.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\ip_gddr71tx.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\lvds_7to1_tx_defines.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_7to1_tx\lvds_7to1_tx_top.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\lvds_video_top.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\ramflag_In.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\rgb_to_gray.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\sram_top_gowin_top_sim.v<br>
C:\Gowin\Gowin_V1.9.10.02_x64\IDE\bin\Documents\MiniLED\project\src\i2c\AP3216_driver.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.02</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Fri Nov  8 20:18:16 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>lvds_video_top</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 902.008MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 0.312s, Elapsed time = 0h 0m 0.313s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.14s, Elapsed time = 0h 0m 0.135s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.328s, Elapsed time = 0h 0m 0.331s, Peak memory usage = 902.008MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.175s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.078s, Elapsed time = 0h 0m 0.087s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.015s, Elapsed time = 0h 0m 0.032s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 902.008MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 0.981s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.116s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.109s, Elapsed time = 0h 0m 0.115s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 14s, Elapsed time = 0h 0m 14s, Peak memory usage = 902.008MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.484s, Elapsed time = 0h 0m 0.498s, Peak memory usage = 902.008MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.683s, Peak memory usage = 902.008MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 19s, Elapsed time = 0h 0m 19s, Peak memory usage = 902.008MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>41</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>31</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_IBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTLVDS_OBUF</td>
<td>5</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>1596</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>394</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>24</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>255</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>888</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>3238</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>229</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1437</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>1572</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>358</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>358</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>494</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>448</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>46</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>17</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>17</td>
</tr>
<tr>
<td class="label"><b>IOLOGIC </b></td>
<td>14</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIVIDEO</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOVIDEO</td>
<td>5</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIODELAY</td>
<td>4</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsppROM</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspCLKDIV</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>3</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>6577(3255 LUT, 358 ALU, 494 RAM16) / 54720</td>
<td>13%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>1596 / 41997</td>
<td>4%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 41997</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>1596 / 41997</td>
<td>4%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>2 / 140</td>
<td>2%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>Base</td>
<td>14.245</td>
<td>70.2</td>
<td>0.000</td>
<td>7.123</td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I </td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.0</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>I_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_100_clk_s1/Q </td>
</tr>
<tr>
<td>4</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_d</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_s2/Q </td>
</tr>
<tr>
<td>5</td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.0</td>
<td>0.000</td>
<td>5.000</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/i2c_top_inst/clk_s1/Q </td>
</tr>
<tr>
<td>6</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>7</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.8</td>
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>9</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.9</td>
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/IB_clk_inst/I</td>
<td>I_clkin_p</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>10</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>11</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.0</td>
<td>0.000</td>
<td>20.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>12</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>1040.000</td>
<td>1.0</td>
<td>0.000</td>
<td>520.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>13</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.3</td>
<td>0.000</td>
<td>60.000</td>
<td>I_clk_ibuf/I</td>
<td>I_clk</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>14</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>14.245</td>
<td>70.2</td>
<td>0.000</td>
<td>7.123</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/LVDS_RX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT </td>
</tr>
<tr>
<td>15</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>16</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>4.070</td>
<td>245.7</td>
<td>0.000</td>
<td>2.035</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>17</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>8.140</td>
<td>122.8</td>
<td>0.000</td>
<td>4.070</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>18</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>12.210</td>
<td>81.9</td>
<td>0.000</td>
<td>6.105</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>LVDS_7to1_TX_Top_inst/LVDS_TX_rPLL_inst/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>I_clkin_p</td>
<td>70.200(MHz)</td>
<td>363.927(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>I_clk</td>
<td>50.000(MHz)</td>
<td>68.404(MHz)</td>
<td>15</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>AP3216_driver_inst/als_100_clk</td>
<td>100.000(MHz)</td>
<td>407.000(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>AP3216_driver_inst/i2c_top_inst/i2c_controller_inst/scl_d</td>
<td>100.000(MHz)</td>
<td>266.525(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>AP3216_driver_inst/i2c_top_inst/clk</td>
<td>100.000(MHz)</td>
<td>183.756(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>77.912(MHz)</td>
<td>10</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>MiniLED_driver_inst/SPI7001_25M_1M_rPLL_inst/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>0.962(MHz)</td>
<td>261.233(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
<td>70.200(MHz)</td>
<td>40.838(MHz)</td>
<td>25</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.889</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>31.179</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/als_value[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/als_avg_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AP3216_driver_inst/als_100_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/CLK</td>
</tr>
<tr>
<td>10.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/Q</td>
</tr>
<tr>
<td>11.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n824_s2/I1</td>
</tr>
<tr>
<td>11.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n824_s2/COUT</td>
</tr>
<tr>
<td>11.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n823_s2/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n823_s2/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n822_s2/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n822_s2/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n821_s2/CIN</td>
</tr>
<tr>
<td>11.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n821_s2/COUT</td>
</tr>
<tr>
<td>11.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n820_s2/CIN</td>
</tr>
<tr>
<td>11.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n820_s2/COUT</td>
</tr>
<tr>
<td>11.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n819_s2/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n819_s2/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n818_s2/CIN</td>
</tr>
<tr>
<td>11.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n818_s2/COUT</td>
</tr>
<tr>
<td>11.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s2/CIN</td>
</tr>
<tr>
<td>12.317</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s2/SUM</td>
</tr>
<tr>
<td>12.791</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s5/I1</td>
</tr>
<tr>
<td>13.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s5/COUT</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n816_s5/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n816_s5/COUT</td>
</tr>
<tr>
<td>13.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n815_s5/CIN</td>
</tr>
<tr>
<td>13.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n815_s5/COUT</td>
</tr>
<tr>
<td>13.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s5/CIN</td>
</tr>
<tr>
<td>13.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s5/SUM</td>
</tr>
<tr>
<td>14.376</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s6/I1</td>
</tr>
<tr>
<td>14.946</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s6/COUT</td>
</tr>
<tr>
<td>14.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s6/CIN</td>
</tr>
<tr>
<td>15.416</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s6/SUM</td>
</tr>
<tr>
<td>15.890</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s7/I0</td>
</tr>
<tr>
<td>16.439</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s7/COUT</td>
</tr>
<tr>
<td>16.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n812_s7/CIN</td>
</tr>
<tr>
<td>16.909</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>AP3216_driver_inst/n812_s7/SUM</td>
</tr>
<tr>
<td>17.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n834_s12/I0</td>
</tr>
<tr>
<td>17.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AP3216_driver_inst/n834_s12/F</td>
</tr>
<tr>
<td>18.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n836_s17/I1</td>
</tr>
<tr>
<td>18.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n836_s17/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/I0</td>
</tr>
<tr>
<td>19.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/F</td>
</tr>
<tr>
<td>20.394</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s12/I0</td>
</tr>
<tr>
<td>20.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n837_s12/F</td>
</tr>
<tr>
<td>21.385</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/I2</td>
</tr>
<tr>
<td>21.838</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/F</td>
</tr>
<tr>
<td>22.312</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s17/I0</td>
</tr>
<tr>
<td>22.829</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n838_s17/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n839_s14/I1</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n839_s14/F</td>
</tr>
<tr>
<td>24.332</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/I0</td>
</tr>
<tr>
<td>24.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/F</td>
</tr>
<tr>
<td>25.323</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s19/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n841_s19/F</td>
</tr>
<tr>
<td>26.314</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s27/I2</td>
</tr>
<tr>
<td>26.767</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s27/F</td>
</tr>
<tr>
<td>27.241</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s24/I2</td>
</tr>
<tr>
<td>27.694</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n843_s24/F</td>
</tr>
<tr>
<td>28.168</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n845_s32/I0</td>
</tr>
<tr>
<td>28.685</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n845_s32/F</td>
</tr>
<tr>
<td>29.159</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n845_s28/I1</td>
</tr>
<tr>
<td>29.714</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n845_s28/F</td>
</tr>
<tr>
<td>30.188</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n845_s27/I0</td>
</tr>
<tr>
<td>30.705</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n845_s27/F</td>
</tr>
<tr>
<td>31.179</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_0_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_avg_0_s0</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>24</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.581, 55.627%; route: 9.006, 43.259%; tC2Q: 0.232, 1.114%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>25.153</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/ave_sum_v_80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>calculate_pro/ave_sum_v_80_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>calculate_pro/ave_sum_v_80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s42/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s42/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s33/I0</td>
</tr>
<tr>
<td>2.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s33/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s27/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s27/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s25/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>calculate_pro/n3678_s25/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s34/I0</td>
</tr>
<tr>
<td>6.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s34/F</td>
</tr>
<tr>
<td>6.476</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s25/I1</td>
</tr>
<tr>
<td>7.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s25/F</td>
</tr>
<tr>
<td>7.505</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s18/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>calculate_pro/BL_ave_4_s18/F</td>
</tr>
<tr>
<td>8.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s18/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s18/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s15/I0</td>
</tr>
<tr>
<td>10.080</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>calculate_pro/BL_ave_3_s15/F</td>
</tr>
<tr>
<td>10.554</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s14/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>11.545</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s35/I0</td>
</tr>
<tr>
<td>12.062</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s35/F</td>
</tr>
<tr>
<td>12.536</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s30/I1</td>
</tr>
<tr>
<td>13.091</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/BL_ave_0_s30/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s25/I1</td>
</tr>
<tr>
<td>14.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s25/F</td>
</tr>
<tr>
<td>14.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s23/I1</td>
</tr>
<tr>
<td>15.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>15.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/BL_diff_0_s/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>calculate_pro/BL_diff_0_s/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>calculate_pro/BL_diff_1_s/CIN</td>
</tr>
<tr>
<td>16.663</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>calculate_pro/BL_diff_1_s/SUM</td>
</tr>
<tr>
<td>17.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6324_s26/I1</td>
</tr>
<tr>
<td>17.692</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6324_s26/F</td>
</tr>
<tr>
<td>18.166</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6324_s25/I1</td>
</tr>
<tr>
<td>18.721</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6324_s25/F</td>
</tr>
<tr>
<td>19.195</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6324_s24/I0</td>
</tr>
<tr>
<td>19.712</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>23</td>
<td>calculate_pro/n6324_s24/F</td>
</tr>
<tr>
<td>20.186</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s11/I1</td>
</tr>
<tr>
<td>20.741</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s11/F</td>
</tr>
<tr>
<td>21.215</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s14/I2</td>
</tr>
<tr>
<td>21.668</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s14/F</td>
</tr>
<tr>
<td>22.142</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s13/I0</td>
</tr>
<tr>
<td>22.659</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s13/F</td>
</tr>
<tr>
<td>23.133</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s4/I1</td>
</tr>
<tr>
<td>23.688</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s4/F</td>
</tr>
<tr>
<td>24.162</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s3/I0</td>
</tr>
<tr>
<td>24.679</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7105_s3/F</td>
</tr>
<tr>
<td>25.153</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_7_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.586</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.946</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_7_s0/CLK</td>
</tr>
<tr>
<td>14.911</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_7_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.844, 52.527%; route: 11.376, 46.524%; tC2Q: 0.232, 0.949%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-10.000</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>30.290</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/als_value[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/als_avg_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AP3216_driver_inst/als_100_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/CLK</td>
</tr>
<tr>
<td>10.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/Q</td>
</tr>
<tr>
<td>11.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n824_s2/I1</td>
</tr>
<tr>
<td>11.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n824_s2/COUT</td>
</tr>
<tr>
<td>11.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n823_s2/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n823_s2/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n822_s2/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n822_s2/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n821_s2/CIN</td>
</tr>
<tr>
<td>11.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n821_s2/COUT</td>
</tr>
<tr>
<td>11.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n820_s2/CIN</td>
</tr>
<tr>
<td>11.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n820_s2/COUT</td>
</tr>
<tr>
<td>11.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n819_s2/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n819_s2/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n818_s2/CIN</td>
</tr>
<tr>
<td>11.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n818_s2/COUT</td>
</tr>
<tr>
<td>11.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s2/CIN</td>
</tr>
<tr>
<td>12.317</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s2/SUM</td>
</tr>
<tr>
<td>12.791</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s5/I1</td>
</tr>
<tr>
<td>13.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s5/COUT</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n816_s5/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n816_s5/COUT</td>
</tr>
<tr>
<td>13.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n815_s5/CIN</td>
</tr>
<tr>
<td>13.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n815_s5/COUT</td>
</tr>
<tr>
<td>13.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s5/CIN</td>
</tr>
<tr>
<td>13.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s5/SUM</td>
</tr>
<tr>
<td>14.376</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s6/I1</td>
</tr>
<tr>
<td>14.946</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s6/COUT</td>
</tr>
<tr>
<td>14.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s6/CIN</td>
</tr>
<tr>
<td>15.416</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s6/SUM</td>
</tr>
<tr>
<td>15.890</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s7/I0</td>
</tr>
<tr>
<td>16.439</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s7/COUT</td>
</tr>
<tr>
<td>16.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n812_s7/CIN</td>
</tr>
<tr>
<td>16.909</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>AP3216_driver_inst/n812_s7/SUM</td>
</tr>
<tr>
<td>17.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n834_s12/I0</td>
</tr>
<tr>
<td>17.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AP3216_driver_inst/n834_s12/F</td>
</tr>
<tr>
<td>18.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n836_s17/I1</td>
</tr>
<tr>
<td>18.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n836_s17/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/I0</td>
</tr>
<tr>
<td>19.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/F</td>
</tr>
<tr>
<td>20.394</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s12/I0</td>
</tr>
<tr>
<td>20.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n837_s12/F</td>
</tr>
<tr>
<td>21.385</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/I2</td>
</tr>
<tr>
<td>21.838</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/F</td>
</tr>
<tr>
<td>22.312</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s17/I0</td>
</tr>
<tr>
<td>22.829</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n838_s17/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n839_s14/I1</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n839_s14/F</td>
</tr>
<tr>
<td>24.332</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/I0</td>
</tr>
<tr>
<td>24.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/F</td>
</tr>
<tr>
<td>25.323</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s19/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n841_s19/F</td>
</tr>
<tr>
<td>26.314</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s25/I1</td>
</tr>
<tr>
<td>26.869</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n843_s25/F</td>
</tr>
<tr>
<td>27.343</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s22/I0</td>
</tr>
<tr>
<td>27.860</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s22/F</td>
</tr>
<tr>
<td>28.334</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n844_s21/I2</td>
</tr>
<tr>
<td>28.787</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n844_s21/F</td>
</tr>
<tr>
<td>29.261</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n844_s20/I1</td>
</tr>
<tr>
<td>29.816</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n844_s20/F</td>
</tr>
<tr>
<td>30.290</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_1_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_1_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_avg_1_s0</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_1_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>23</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 11.166, 56.025%; route: 8.532, 42.811%; tC2Q: 0.232, 1.164%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.907</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>29.197</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.290</td>
</tr>
<tr>
<td class="label">From</td>
<td>AP3216_driver_inst/als_value[7]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>AP3216_driver_inst/als_avg_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>AP3216_driver_inst/als_100_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>I_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_100_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>125</td>
<td>AP3216_driver_inst/als_100_clk_s1/Q</td>
</tr>
<tr>
<td>10.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/CLK</td>
</tr>
<tr>
<td>10.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/als_value[7]_0_s0/Q</td>
</tr>
<tr>
<td>11.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n824_s2/I1</td>
</tr>
<tr>
<td>11.636</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n824_s2/COUT</td>
</tr>
<tr>
<td>11.636</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n823_s2/CIN</td>
</tr>
<tr>
<td>11.671</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n823_s2/COUT</td>
</tr>
<tr>
<td>11.671</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n822_s2/CIN</td>
</tr>
<tr>
<td>11.706</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n822_s2/COUT</td>
</tr>
<tr>
<td>11.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n821_s2/CIN</td>
</tr>
<tr>
<td>11.742</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n821_s2/COUT</td>
</tr>
<tr>
<td>11.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n820_s2/CIN</td>
</tr>
<tr>
<td>11.777</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n820_s2/COUT</td>
</tr>
<tr>
<td>11.777</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n819_s2/CIN</td>
</tr>
<tr>
<td>11.812</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n819_s2/COUT</td>
</tr>
<tr>
<td>11.812</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n818_s2/CIN</td>
</tr>
<tr>
<td>11.847</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n818_s2/COUT</td>
</tr>
<tr>
<td>11.847</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s2/CIN</td>
</tr>
<tr>
<td>12.317</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s2/SUM</td>
</tr>
<tr>
<td>12.791</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n817_s5/I1</td>
</tr>
<tr>
<td>13.361</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n817_s5/COUT</td>
</tr>
<tr>
<td>13.361</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n816_s5/CIN</td>
</tr>
<tr>
<td>13.396</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n816_s5/COUT</td>
</tr>
<tr>
<td>13.396</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n815_s5/CIN</td>
</tr>
<tr>
<td>13.432</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n815_s5/COUT</td>
</tr>
<tr>
<td>13.432</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s5/CIN</td>
</tr>
<tr>
<td>13.902</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s5/SUM</td>
</tr>
<tr>
<td>14.376</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n814_s6/I1</td>
</tr>
<tr>
<td>14.946</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n814_s6/COUT</td>
</tr>
<tr>
<td>14.946</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s6/CIN</td>
</tr>
<tr>
<td>15.416</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s6/SUM</td>
</tr>
<tr>
<td>15.890</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n813_s7/I0</td>
</tr>
<tr>
<td>16.439</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>AP3216_driver_inst/n813_s7/COUT</td>
</tr>
<tr>
<td>16.439</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>AP3216_driver_inst/n812_s7/CIN</td>
</tr>
<tr>
<td>16.909</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>6</td>
<td>AP3216_driver_inst/n812_s7/SUM</td>
</tr>
<tr>
<td>17.383</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n834_s12/I0</td>
</tr>
<tr>
<td>17.900</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>AP3216_driver_inst/n834_s12/F</td>
</tr>
<tr>
<td>18.374</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n836_s17/I1</td>
</tr>
<tr>
<td>18.929</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n836_s17/F</td>
</tr>
<tr>
<td>19.403</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/I0</td>
</tr>
<tr>
<td>19.920</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s15/F</td>
</tr>
<tr>
<td>20.394</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n837_s12/I0</td>
</tr>
<tr>
<td>20.911</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n837_s12/F</td>
</tr>
<tr>
<td>21.385</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/I2</td>
</tr>
<tr>
<td>21.838</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s16/F</td>
</tr>
<tr>
<td>22.312</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n838_s17/I0</td>
</tr>
<tr>
<td>22.829</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n838_s17/F</td>
</tr>
<tr>
<td>23.303</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n839_s14/I1</td>
</tr>
<tr>
<td>23.858</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>AP3216_driver_inst/n839_s14/F</td>
</tr>
<tr>
<td>24.332</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/I0</td>
</tr>
<tr>
<td>24.849</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s24/F</td>
</tr>
<tr>
<td>25.323</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n841_s19/I0</td>
</tr>
<tr>
<td>25.840</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n841_s19/F</td>
</tr>
<tr>
<td>26.314</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n842_s17/I2</td>
</tr>
<tr>
<td>26.767</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>AP3216_driver_inst/n842_s17/F</td>
</tr>
<tr>
<td>27.241</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s29/I1</td>
</tr>
<tr>
<td>27.796</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>AP3216_driver_inst/n843_s29/F</td>
</tr>
<tr>
<td>28.270</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s28/I2</td>
</tr>
<tr>
<td>28.723</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/n843_s28/F</td>
</tr>
<tr>
<td>29.197</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_2_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>I_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>I_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>152</td>
<td>I_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_2_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>AP3216_driver_inst/als_avg_2_s0</td>
</tr>
<tr>
<td>20.290</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>AP3216_driver_inst/als_avg_2_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>22</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 10.547, 55.990%; route: 8.058, 42.778%; tC2Q: 0.232, 1.232%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-8.445</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>23.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>14.911</td>
</tr>
<tr>
<td class="label">From</td>
<td>calculate_pro/ave_sum_v_80_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>calculate_pro/buf_360_flatted_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.341</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>0.701</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>calculate_pro/ave_sum_v_80_s0/CLK</td>
</tr>
<tr>
<td>0.933</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>calculate_pro/ave_sum_v_80_s0/Q</td>
</tr>
<tr>
<td>1.407</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s42/I1</td>
</tr>
<tr>
<td>1.962</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s42/F</td>
</tr>
<tr>
<td>2.436</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s33/I0</td>
</tr>
<tr>
<td>2.953</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s33/F</td>
</tr>
<tr>
<td>3.427</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s27/I1</td>
</tr>
<tr>
<td>3.982</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s27/F</td>
</tr>
<tr>
<td>4.456</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n3678_s25/I1</td>
</tr>
<tr>
<td>5.011</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>22</td>
<td>calculate_pro/n3678_s25/F</td>
</tr>
<tr>
<td>5.485</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s34/I0</td>
</tr>
<tr>
<td>6.002</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s34/F</td>
</tr>
<tr>
<td>6.476</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s25/I1</td>
</tr>
<tr>
<td>7.031</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s25/F</td>
</tr>
<tr>
<td>7.505</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_4_s18/I1</td>
</tr>
<tr>
<td>8.060</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>calculate_pro/BL_ave_4_s18/F</td>
</tr>
<tr>
<td>8.534</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s18/I1</td>
</tr>
<tr>
<td>9.089</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s18/F</td>
</tr>
<tr>
<td>9.563</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s15/I0</td>
</tr>
<tr>
<td>10.080</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>calculate_pro/BL_ave_3_s15/F</td>
</tr>
<tr>
<td>10.554</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_3_s14/I0</td>
</tr>
<tr>
<td>11.071</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>9</td>
<td>calculate_pro/BL_ave_3_s14/F</td>
</tr>
<tr>
<td>11.545</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s35/I0</td>
</tr>
<tr>
<td>12.062</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s35/F</td>
</tr>
<tr>
<td>12.536</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s30/I1</td>
</tr>
<tr>
<td>13.091</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/BL_ave_0_s30/F</td>
</tr>
<tr>
<td>13.565</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s25/I1</td>
</tr>
<tr>
<td>14.120</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s25/F</td>
</tr>
<tr>
<td>14.594</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/BL_ave_0_s23/I1</td>
</tr>
<tr>
<td>15.149</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>calculate_pro/BL_ave_0_s23/F</td>
</tr>
<tr>
<td>15.623</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6458_s0/I1</td>
</tr>
<tr>
<td>16.193</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>calculate_pro/n6458_s0/COUT</td>
</tr>
<tr>
<td>16.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>calculate_pro/n6457_s0/CIN</td>
</tr>
<tr>
<td>16.228</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>calculate_pro/n6457_s0/COUT</td>
</tr>
<tr>
<td>16.228</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6456_s0/CIN</td>
</tr>
<tr>
<td>16.263</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6456_s0/COUT</td>
</tr>
<tr>
<td>16.263</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6455_s0/CIN</td>
</tr>
<tr>
<td>16.299</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6455_s0/COUT</td>
</tr>
<tr>
<td>16.299</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6454_s0/CIN</td>
</tr>
<tr>
<td>16.334</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6454_s0/COUT</td>
</tr>
<tr>
<td>16.334</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6453_s0/CIN</td>
</tr>
<tr>
<td>16.369</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6453_s0/COUT</td>
</tr>
<tr>
<td>16.369</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6452_s0/CIN</td>
</tr>
<tr>
<td>16.404</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6452_s0/COUT</td>
</tr>
<tr>
<td>16.404</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6451_s0/CIN</td>
</tr>
<tr>
<td>16.874</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6451_s0/SUM</td>
</tr>
<tr>
<td>17.348</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6462_s/I1</td>
</tr>
<tr>
<td>17.918</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>calculate_pro/n6462_s/COUT</td>
</tr>
<tr>
<td>17.918</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>calculate_pro/n6461_s/CIN</td>
</tr>
<tr>
<td>18.388</td>
<td>0.470</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>calculate_pro/n6461_s/SUM</td>
</tr>
<tr>
<td>18.862</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6479_s/I1</td>
</tr>
<tr>
<td>19.432</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>calculate_pro/n6479_s/COUT</td>
</tr>
<tr>
<td>19.432</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>calculate_pro/n6478_s/CIN</td>
</tr>
<tr>
<td>19.467</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>calculate_pro/n6478_s/COUT</td>
</tr>
<tr>
<td>19.467</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6477_s/CIN</td>
</tr>
<tr>
<td>19.503</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6477_s/COUT</td>
</tr>
<tr>
<td>19.503</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>calculate_pro/n6476_s/CIN</td>
</tr>
<tr>
<td>19.973</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6476_s/SUM</td>
</tr>
<tr>
<td>20.447</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6800_s1/I0</td>
</tr>
<tr>
<td>20.964</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n6800_s1/F</td>
</tr>
<tr>
<td>21.438</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7106_s7/I2</td>
</tr>
<tr>
<td>21.891</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7106_s7/F</td>
</tr>
<tr>
<td>22.365</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7106_s6/I0</td>
</tr>
<tr>
<td>22.882</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/n7106_s6/F</td>
</tr>
<tr>
<td>23.356</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_6_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>14.245</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>14.586</td>
<td>0.341</td>
<td>tCL</td>
<td>RR</td>
<td>1161</td>
<td>LVDS_7to1_RX_Top_inst/lvds_71_rx/Inst6_CLKDIVC/CLKOUT</td>
</tr>
<tr>
<td>14.946</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_6_s0/CLK</td>
</tr>
<tr>
<td>14.911</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>calculate_pro/buf_360_flatted_6_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>14.245</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>25</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 12.469, 55.038%; route: 9.954, 43.938%; tC2Q: 0.232, 1.024%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
