$date
	Sat Jul 30 21:52:12 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var wire 3 ! vec [2:0] $end
$var wire 3 " outv [2:0] $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var wire 1 % o0 $end
$scope module top_module $end
$var wire 3 & outv [2:0] $end
$var wire 3 ' vec [2:0] $end
$var wire 1 # o2 $end
$var wire 1 $ o1 $end
$var wire 1 % o0 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bz '
bz &
z%
z$
z#
bz "
bz !
$end
