Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Dec 26 14:10:47 2025
| Host         : Yasmeen running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tcpg236-2L
| Speed File   : -2L
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_top
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 48
+-----------+------------------+-------------------------------+------------+
| Rule      | Severity         | Description                   | Violations |
+-----------+------------------+-------------------------------+------------+
| TIMING-14 | Critical Warning | LUT on the clock tree         | 4          |
| LUTAR-1   | Warning          | LUT drives async reset alert  | 17         |
| TIMING-18 | Warning          | Missing input or output delay | 19         |
| TIMING-20 | Warning          | Non-clocked latch             | 8          |
+-----------+------------------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-14#1 Critical Warning
LUT on the clock tree  
The LUT ports/data_to_cpu[7]_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#2 Critical Warning
LUT on the clock tree  
The LUT u_D_Ex_Latch/clk03_out_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#3 Critical Warning
LUT on the clock tree  
The LUT u_Ex_M_Latch/clk01_out_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

TIMING-14#4 Critical Warning
LUT on the clock tree  
The LUT u_M_WB_Latch/clk0_BUFG_inst_i_1 has been found on the clock tree. Run opt_design to optimize the clock trees, then re-run report_methodology. If LUT(s) are still present in the clock trees, modify the RTL or the synthesis options accordingly to move the clock gating logic to dedicated clock enable resources. Keep in mind that post-opt_design database cannot be used for pin-planning tasks
Related violations: <none>

LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[0]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[0]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[0]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[0]_C/CLR, virtual_SP/virtual_SP_reg[0]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[1]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[1]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[1]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[1]_C/CLR, virtual_SP/virtual_SP_reg[1]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[2]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[2]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[2]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[2]_C/CLR, virtual_SP/virtual_SP_reg[2]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[3]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[3]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[3]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[3]_C/CLR, virtual_SP/virtual_SP_reg[3]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[4]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[4]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#10 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[4]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[4]_C/CLR, virtual_SP/virtual_SP_reg[4]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#11 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[5]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[5]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#12 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[5]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[5]_C/CLR, virtual_SP/virtual_SP_reg[5]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#13 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[6]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[6]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#14 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[6]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[6]_C/CLR, virtual_SP/virtual_SP_reg[6]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#15 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[7]_LDC_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[7]_P/PRE. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#16 Warning
LUT drives async reset alert  
LUT cell regFile/virtual_SP_reg[7]_LDC_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) virtual_SP/virtual_SP_reg[7]_C/CLR, virtual_SP/virtual_SP_reg[7]_LDC/CLR. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#17 Warning
LUT drives async reset alert  
LUT cell u_Ex_M_Latch/Mem[0][7]_i_1, with 2 or more inputs, drives asynchronous preset/clear pin(s) CCReg/CCR_reg[0]/CLR, CCReg/CCR_reg[1]/CLR, CCReg/CCR_reg[2]/CLR, CCReg/CCR_reg[3]/CLR, CCReg/CCR_reg[4]/CLR, CCReg/CCR_reg[5]/CLR, CCReg/CCR_reg[6]/CLR, CCReg/CCR_reg[7]/CLR, u_D_Ex_Latch/ALU_reg[0]/CLR, u_D_Ex_Latch/ALU_reg[1]/CLR, u_D_Ex_Latch/ALU_reg[2]/CLR, u_D_Ex_Latch/ALU_reg[3]/CLR, u_D_Ex_Latch/BU_reg[0]/CLR, u_D_Ex_Latch/BU_reg[1]/CLR, u_D_Ex_Latch/BU_reg[2]/CLR (the first 15 of 158 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on In_port[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on In_port[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on In_port[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on In_port[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on In_port[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on In_port[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on In_port[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on In_port[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on int relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on rst relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on HLT relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on Out_port[0] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on Out_port[1] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on Out_port[2] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An output delay is missing on Out_port[3] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An output delay is missing on Out_port[4] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An output delay is missing on Out_port[5] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An output delay is missing on Out_port[6] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An output delay is missing on Out_port[7] relative to clock(s) sys_clk_pin
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[0]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[0]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[1]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[1]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[2]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[2]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[3]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[3]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[4]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[4]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[5]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[5]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[6]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[6]_LDC/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch virtual_SP/virtual_SP_reg[7]_LDC cannot be properly analyzed as its control pin virtual_SP/virtual_SP_reg[7]_LDC/G is not reached by a timing clock
Related violations: <none>


