/* Text_Tag % Vendor Intel % Product c73p4rfshdxrom % Techno P1273.1 % Tag_Spec 1.0 % ECCN US_3E002 % Signature 7ee614e43f40876c3ad422a61c012bb128af4f2d % Version r1.0.0_m1.18 % _View_Id lib % Date_Time 20160303_050305 */
 




/*
------------------------------------------------------------------------------
-- Intel Confidential                                                        -
------------------------------------------------------------------------------
-- (C) Copyright, 2008 Intel Corporation                                     -
-- Licensed material --  Property of Intel Corporation.                      -
-- All Rights Reserved                                                       -
--                                                                           -
-- Memory Compiler design by SEG Memory Compiler team                        -
                                                                             -
-- For more information about our team and our products, visit our web page: -
-- http://cdtg.fm.intel.com/SEGMDG/Static%5FMemory                           -
------------------------------------------------------------------------------
-- Foundry              : Intel 
-- Compiler Description : SEG SCC 
-- Revision             : Iron 
-- Instance Name        : c73p1rfshdxrom2048x16hb4img100  (2048 words x 16 bits, 8 col_mux)
-- Date of Generation   : 03/03/16
--       
-- Compiler Version     : r1.0.0                                                                   
------------------------------------------------------------------------------
- View                 : Synopsis Timing Model (.lib)
- Template Revision    : 1.0
------------------------------------------------------------------------------
*/
/*
Internal Information
xlllprom_timing_x2r1.dat
xlllprom_power_x2r1.dat

*/
   /* !upf ::  1273.1x2r1 */
   /* Timing De-Rate Applied = YES */


library ("c73p1rfshdxrom2048x16hb4img100_pfff_0.7v_110c"){
  define ("is_macro_cell", "cell", "boolean");
   comment : "p1273 pfff_0_7 xlllprom";
   technology (cmos) ;
   date : "03/03/16" ;
   revision : Undefined ;
   delay_model : table_lookup ;
   current_unit : 1mA;
   time_unit : 1ps;
   voltage_unit : 1V;
   leakage_power_unit : 1uW;
   capacitive_load_unit (1,ff);
   slew_lower_threshold_pct_fall : 20.0;
   slew_lower_threshold_pct_rise : 20.0;
   slew_upper_threshold_pct_fall : 80.0;
   slew_upper_threshold_pct_rise : 80.0;
   input_threshold_pct_rise : 50.0;
   input_threshold_pct_fall : 50.0;
   output_threshold_pct_rise : 50.0;
   output_threshold_pct_fall : 50.0;
   slew_derate_from_library : 1.00
   default_leakage_power_density : 0;
   default_max_transition        : 200 ;
   default_fanout_load           : 1.000 ;
   default_input_pin_cap         : 1.000 ;
   default_output_pin_cap        : 1.000 ;
   default_inout_pin_cap         : 1.000 ;
   pulling_resistance_unit       : 1kohm;
   bus_naming_style              : "%s[%d]";
   nom_process : 1.0 ;
   nom_temperature : 110 ;
   nom_voltage : 0.7;

   voltage_map(vccd_1p0, 0.7);
   voltage_map(vccdgt_1p0, 0.7);
   voltage_map(vss, 0.0);

   define(min_delay_flag, timing, boolean);

   operating_conditions("typical_1.0") {
     process : 1.0 ;
     temperature : 110 ;
     voltage : 0.7 ;
     tree_type : "balanced_tree" ;
   }

   default_operating_conditions : "typical_1.0" ;

  /* detailed report delay calculation enabled */
   library_features (report_delay_calculation) ;

   type (addrbus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 11 ;
      bit_from  : 10;
      bit_to    : 0 ;
      downto    : true ;
   }

   type (databus) {
      base_type : array ;
      data_type : bit ;
      bit_width : 16 ;
      bit_from  : 15;
      bit_to    : 0 ;
      downto    : true ;
   }





   lu_table_template (c73p1rfshdxrom2048x16hb4img100_tco_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_delay_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_transition_1) {
      variable_1 : input_net_transition;
      variable_2 : total_output_net_capacitance;
      index_1 ("  5,  15,  40,  70, 100, 140");
      index_2 ("  5,  20,  50,  70, 125, 250");
   }
   lu_table_template (c73p1rfshdxrom2048x16hb4img100_constraint_2) {
      variable_1 : constrained_pin_transition;
      variable_2 : related_pin_transition;
      index_1 (" 10,  25,  70, 100, 150, 200");
      index_2 ("  5,  15,  40,  70, 100, 140");
   }





/* lut model for cell c73p1rfshdxrom2048x16hb4img100 */
cell (c73p1rfshdxrom2048x16hb4img100) {
	is_macro_cell : true;	
	switch_cell_type : fine_grain;
	interface_timing : true;
      dont_use         : true;
      dont_touch       : true;
	  area :    2227.2052;

      pin(ickr) {
         clock : true;
         direction : input;
         related_power_pin : vccdgt_1p0;
         related_ground_pin : vss;
         capacitance :      7.364;

 	 min_pulse_width_high :   671.231;
         min_pulse_width_low  :   671.231;
         min_period           :  1342.466;
      } /* pin ickr */

      bus(iar) {
            bus_type :  addrbus;
            direction : input;
            related_power_pin : vccdgt_1p0 ;
            related_ground_pin : vss ;
            capacitance :      2.897;

            pin(iar[10:0]) {
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "245, 243, 238, 232, 227, 221", \
                     "248, 246, 241, 236, 231, 225", \
                     "258, 256, 251, 245, 240, 234", \
                     "263, 261, 256, 251, 246, 240", \
                     "271, 269, 264, 259, 254, 248", \
                     "278, 276, 271, 266, 261, 255");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "235, 233, 228, 222, 217, 211", \
                     "238, 236, 231, 225, 220, 214", \
                     "247, 244, 239, 234, 229, 223", \
                     "252, 250, 245, 239, 234, 228", \
                     "260, 257, 253, 247, 242, 236", \
                     "266, 264, 259, 254, 249, 243");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "282, 284, 289, 294, 299, 305", \
                     "281, 283, 288, 293, 298, 304", \
                     "278, 280, 285, 291, 296, 301", \
                     "277, 279, 284, 289, 294, 300", \
                     "275, 277, 282, 288, 293, 298", \
                     "275, 277, 282, 287, 292, 298");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "283, 285, 290, 295, 300, 306", \
                     "282, 284, 289, 294, 299, 305", \
                     "279, 281, 286, 292, 297, 303", \
                     "278, 280, 285, 290, 295, 301", \
                     "277, 279, 284, 289, 294, 300", \
                     "276, 278, 283, 289, 294, 300");
               }
            }
          } /* pin iar[10:0] */
      } /* bus iar */


      pin(iren) {
         direction : input;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         capacitance :      2.429;
            timing() {
               related_pin : "ickr";
               timing_type : setup_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "146, 144, 139, 133, 128, 122", \
                     "149, 147, 142, 137, 132, 126", \
                     "159, 157, 152, 146, 141, 135", \
                     "165, 163, 158, 152, 147, 141", \
                     "173, 171, 166, 160, 155, 150", \
                     "180, 178, 173, 167, 162, 157");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "147, 145, 140, 135, 130, 124", \
                     "150, 148, 143, 138, 133, 127", \
                     "160, 158, 153, 147, 142, 136", \
                     "165, 163, 158, 153, 148, 142", \
                     "174, 171, 166, 161, 156, 150", \
                     "181, 178, 174, 168, 163, 157");
               }
            }
            timing() {
               related_pin : "ickr";
               timing_type : hold_rising;
               rise_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "113, 115, 120, 125, 130, 136", \
                     "112, 114, 119, 124, 129, 135", \
                     "109, 111, 116, 121, 126, 132", \
                     "107, 109, 114, 120, 125, 131", \
                     "105, 108, 112, 118, 123, 129", \
                     "105, 107, 112, 117, 122, 128");
               }
               fall_constraint(c73p1rfshdxrom2048x16hb4img100_constraint_2) {
                  values ( \
                     "114, 116, 121, 126, 131, 137", \
                     "113, 115, 120, 125, 130, 136", \
                     "110, 112, 117, 123, 128, 133", \
                     "109, 111, 116, 121, 126, 132", \
                     "107, 109, 114, 120, 125, 131", \
                     "107, 109, 114, 119, 124, 130");
               }
            }
      } /* pin iren */


      pin(ipwreninb) {
         direction : input;
	 switch_pin : true;
         related_power_pin : vccd_1p0 ;
         related_ground_pin : vss ;
         capacitance :      4.460;
      }  /* pin ipwreninb */


      bus(odout) {
         bus_type : databus;
         direction : output;
         power_down_function :"!vccdgt_1p0 + vss" ;
         related_power_pin : vccdgt_1p0 ;
         related_ground_pin : vss ;
         max_capacitance : 200.0;
         pin(odout[15:0]) {
            timing() {
               related_pin : "ickr";
               min_delay_flag : true ;
               timing_type : rising_edge;
               cell_rise(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "884, 895, 916, 928, 956, 992", \
                     "887, 898, 919, 931, 960, 995", \
                     "895, 906, 927, 939, 967, 1003", \
                     "904, 915, 935, 948, 976, 1011", \
                     "912, 923, 943, 956, 984, 1019", \
                     "921, 933, 953, 965, 994, 1029");
               }
               rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 10,  23,  48,  65, 112, 220", \
                     " 10,  23,  48,  65, 112, 220", \
                     " 10,  23,  48,  65, 112, 220", \
                     " 10,  23,  48,  65, 112, 220", \
                     " 10,  23,  48,  65, 112, 220", \
                     " 10,  23,  48,  65, 112, 220");
               }
               cell_fall(c73p1rfshdxrom2048x16hb4img100_tco_1) {
                  values ( \
                     "400, 412, 433, 446, 474, 502", \
                     "404, 415, 437, 449, 477, 505", \
                     "411, 423, 444, 457, 485, 513", \
                     "420, 432, 453, 466, 494, 521", \
                     "428, 440, 461, 474, 502, 529", \
                     "438, 449, 471, 483, 511, 539");
               }
               fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 10,  21,  43,  58,  97, 178", \
                     " 10,  21,  43,  58,  97, 178", \
                     " 10,  21,  43,  58,  97, 178", \
                     " 10,  21,  43,  58,  97, 178", \
                     " 10,  21,  43,  58,  97, 178", \
                     " 10,  21,  43,  58,  97, 178");
               }
            }
         } /* pin odout[15:0] */
      } /* bus odout */


    pin(opwrenoutb) {
        direction : output;
        power_down_function : "!vccd_1p0+ vss" ;
        related_power_pin : vccd_1p0;
        related_ground_pin : vss ;
        max_capacitance : 200.0;
        timing() {
            min_delay_flag : true ;
            related_pin : "ipwreninb";
            timing_sense : positive_unate;
            timing_type : combinational;
            cell_rise(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4015, 4043, 4096, 4128, 4206, 4320", \
                     "4024, 4052, 4104, 4136, 4214, 4329", \
                     "4046, 4074, 4127, 4159, 4236, 4351", \
                     "4059, 4087, 4140, 4172, 4249, 4364", \
                     "4078, 4106, 4158, 4191, 4268, 4383", \
                     "4093, 4121, 4173, 4205, 4283, 4397");
            }
            rise_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 19,  40,  86, 121, 233, 576", \
                     " 19,  40,  86, 121, 233, 576", \
                     " 19,  40,  86, 121, 233, 576", \
                     " 19,  40,  86, 121, 233, 576", \
                     " 19,  40,  86, 121, 233, 576", \
                     " 19,  40,  86, 121, 233, 576");
            }
            cell_fall(c73p1rfshdxrom2048x16hb4img100_delay_1) {
                  values ( \
                     "4004, 4031, 4082, 4113, 4185, 4282", \
                     "4012, 4040, 4090, 4121, 4193, 4290", \
                     "4035, 4062, 4113, 4144, 4216, 4312", \
                     "4048, 4075, 4126, 4157, 4229, 4325", \
                     "4067, 4094, 4145, 4176, 4248, 4344", \
                     "4082, 4109, 4160, 4190, 4263, 4359");
            }
            fall_transition(c73p1rfshdxrom2048x16hb4img100_transition_1) {
                  values ( \
                     " 18,  36,  75, 103, 194, 465", \
                     " 18,  36,  75, 103, 194, 465", \
                     " 18,  36,  75, 103, 194, 465", \
                     " 18,  36,  75, 103, 194, 465", \
                     " 18,  36,  75, 103, 194, 465", \
                     " 18,  36,  75, 103, 194, 465");
            }
        }
    } /* pin opwrenoutb */

      pg_pin(vccd_1p0) {
         voltage_name : vccd_1p0;
         pg_type : primary_power;
         direction : input; 
      }

      pg_pin(vccdgt_1p0) {
         voltage_name : vccdgt_1p0;
         pg_type : internal_power;
         direction : internal; 
         switch_function : "ipwreninb";
         pg_function : "vccd_1p0";
      }

      pg_pin(vss) {
         voltage_name : vss;
         pg_type : primary_ground;
         direction : input; 
      }
   } /* scell */
} /* library c73p1rfshdxrom2048x16hb4img100 */


