{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 06 09:12:08 2021 " "Info: Processing started: Mon Dec 06 09:12:08 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MUX2_1_4BIT -c MUX2_1_4BIT --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MUX2_1_4BIT -c MUX2_1_4BIT --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] M\[3\] 10.057 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"M\[3\]\" is 10.057 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns B\[3\] 1 PIN PIN_U12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_U12; Fanout = 1; PIN Node = 'B\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "MUX2_1_4BIT.bdf" "" { Schematic "D:/ctmt/MUX2_1_4BIT/MUX2_1_4BIT.bdf" { { 24 0 168 40 "B\[3..0\]" "" } { 32 680 696 120 "B\[0\]" "" } { 32 544 560 120 "B\[1\]" "" } { 32 408 424 120 "B\[2\]" "" } { 32 272 288 120 "B\[3\]" "" } { 16 168 288 32 "B\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.803 ns) + CELL(0.225 ns) 5.855 ns MUX2_1BIT:inst3\|inst3~0 2 COMB LCCOMB_X25_Y15_N18 1 " "Info: 2: + IC(4.803 ns) + CELL(0.225 ns) = 5.855 ns; Loc. = LCCOMB_X25_Y15_N18; Fanout = 1; COMB Node = 'MUX2_1BIT:inst3\|inst3~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { B[3] MUX2_1BIT:inst3|inst3~0 } "NODE_NAME" } } { "MUX2_1BIT.bdf" "" { Schematic "D:/ctmt/MUX2_1_4BIT/MUX2_1BIT.bdf" { { 112 512 576 160 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.250 ns) + CELL(1.952 ns) 10.057 ns M\[3\] 3 PIN PIN_V13 0 " "Info: 3: + IC(2.250 ns) + CELL(1.952 ns) = 10.057 ns; Loc. = PIN_V13; Fanout = 0; PIN Node = 'M\[3\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.202 ns" { MUX2_1BIT:inst3|inst3~0 M[3] } "NODE_NAME" } } { "MUX2_1_4BIT.bdf" "" { Schematic "D:/ctmt/MUX2_1_4BIT/MUX2_1_4BIT.bdf" { { 288 848 1024 304 "M\[3..0\]" "" } { 280 728 848 296 "M\[3..0\]" "" } { 216 712 728 296 "M\[0\]" "" } { 216 576 592 296 "M\[1\]" "" } { 216 440 456 296 "M\[2\]" "" } { 216 304 320 296 "M\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.004 ns ( 29.87 % ) " "Info: Total cell delay = 3.004 ns ( 29.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.053 ns ( 70.13 % ) " "Info: Total interconnect delay = 7.053 ns ( 70.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "10.057 ns" { B[3] MUX2_1BIT:inst3|inst3~0 M[3] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "10.057 ns" { B[3] {} B[3]~combout {} MUX2_1BIT:inst3|inst3~0 {} M[3] {} } { 0.000ns 0.000ns 4.803ns 2.250ns } { 0.000ns 0.827ns 0.225ns 1.952ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "195 " "Info: Peak virtual memory: 195 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 06 09:12:08 2021 " "Info: Processing ended: Mon Dec 06 09:12:08 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
