;buildInfoPackage: chisel3, version: 3.0-SNAPSHOT, scalaVersion: 2.11.7, sbtVersion: 0.13.11, builtAtString: 2016-12-12 22:28:40.596, builtAtMillis: 1481581720596
circuit OnChipMemory : 
  module OnChipMemory : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip port : {req : {flip ready : UInt<1>, valid : UInt<1>, bits : {addr : UInt<32>, data : UInt<32>, fcn : UInt<1>, typ : UInt<3>}}, flip resp : {valid : UInt<1>, bits : {data : UInt<32>}}}[2]}
    
    io is invalid
    io is invalid
    cmem chipMem : UInt<8>[4][8192]
    reg _T_192 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_192 <= io.port[0].req.valid @[memory.scala 62:45]
    io.port[0].resp.valid <= _T_192 @[memory.scala 62:39]
    io.port[0].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_194 = bits(io.port[0].req.bits.addr, 31, 15) @[memory.scala 68:66]
    node _T_196 = bits(io.port[0].req.bits.addr, 13, 0) @[memory.scala 68:108]
    node _T_197 = cat(_T_194, UInt<1>("h00")) @[Cat.scala 30:58]
    node _T_198 = cat(_T_197, _T_196) @[Cat.scala 30:58]
    node _T_199 = bits(io.port[0].req.bits.addr, 1, 0) @[memory.scala 72:62]
    node _T_201 = cat(_T_199, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_203 : UInt, clock @[memory.scala 76:37]
    node _T_205 = dshr(_T_198, UInt<2>("h02")) @[memory.scala 78:44]
    wire _T_209 : UInt<8>[4] @[memory.scala 79:39]
    _T_209 is invalid @[memory.scala 79:39]
    wire _T_212 : UInt @[memory.scala 80:39]
    _T_212 is invalid @[memory.scala 80:39]
    node _T_213 = bits(_T_205, 12, 0)
    read mport _T_214 = chipMem[_T_213], clock
    _T_209[0] <= _T_214[0] @[memory.scala 89:36]
    _T_209[1] <= _T_214[1] @[memory.scala 89:36]
    _T_209[2] <= _T_214[2] @[memory.scala 89:36]
    _T_209[3] <= _T_214[3] @[memory.scala 89:36]
    node _T_216 = cat(_T_209[1], _T_209[0]) @[memory.scala 91:62]
    node _T_217 = cat(_T_209[3], _T_209[2]) @[memory.scala 91:62]
    node _T_218 = cat(_T_217, _T_216) @[memory.scala 91:62]
    node _T_219 = dshr(_T_218, _T_201) @[memory.scala 91:69]
    node _T_231 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 163:49]
    node _T_232 = bits(_T_219, 15, 15) @[memory.scala 163:76]
    node _T_233 = bits(_T_232, 0, 0) @[Bitwise.scala 71:15]
    node _T_236 = mux(_T_233, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_237 = bits(_T_219, 15, 0) @[memory.scala 163:88]
    node _T_238 = cat(_T_236, _T_237) @[Cat.scala 30:58]
    node _T_239 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 164:49]
    node _T_244 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_245 = bits(_T_219, 15, 0) @[memory.scala 164:88]
    node _T_246 = cat(_T_244, _T_245) @[Cat.scala 30:58]
    node _T_247 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 165:49]
    node _T_248 = bits(_T_219, 7, 7) @[memory.scala 165:76]
    node _T_249 = bits(_T_248, 0, 0) @[Bitwise.scala 71:15]
    node _T_252 = mux(_T_249, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_253 = bits(_T_219, 7, 0) @[memory.scala 165:88]
    node _T_254 = cat(_T_252, _T_253) @[Cat.scala 30:58]
    node _T_255 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 166:49]
    node _T_260 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_261 = bits(_T_219, 7, 0) @[memory.scala 166:88]
    node _T_262 = cat(_T_260, _T_261) @[Cat.scala 30:58]
    node _T_263 = bits(_T_219, 31, 0) @[memory.scala 167:88]
    node _T_264 = mux(_T_255, _T_262, _T_263) @[memory.scala 166:44]
    node _T_265 = mux(_T_247, _T_254, _T_264) @[memory.scala 165:44]
    node _T_266 = mux(_T_239, _T_246, _T_265) @[memory.scala 164:44]
    node _T_267 = mux(_T_231, _T_238, _T_266) @[memory.scala 163:44]
    _T_212 <= _T_267 @[memory.scala 91:36]
    io.port[0].resp.bits.data <= _T_212 @[memory.scala 95:43]
    node _T_268 = eq(io.port[0].req.bits.fcn, UInt<1>("h01")) @[memory.scala 98:43]
    node _T_269 = and(io.port[0].req.valid, _T_268) @[memory.scala 98:33]
    when _T_269 : @[memory.scala 99:17]
      node _T_270 = eq(io.port[0].req.bits.typ, UInt<3>("h03")) @[memory.scala 124:46]
      node _T_271 = eq(io.port[0].req.bits.typ, UInt<3>("h07")) @[memory.scala 124:64]
      node _T_272 = or(_T_270, _T_271) @[memory.scala 124:56]
      node _T_273 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 125:46]
      node _T_274 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 125:64]
      node _T_275 = or(_T_273, _T_274) @[memory.scala 125:56]
      node _T_276 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 126:46]
      node _T_277 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 126:64]
      node _T_278 = or(_T_276, _T_277) @[memory.scala 126:56]
      wire _T_282 : UInt<8>[4] @[memory.scala 128:45]
      _T_282 is invalid @[memory.scala 128:45]
      node _T_284 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_285 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:69]
      node _T_286 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_287 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 129:91]
      wire _T_295 : UInt<8>[4] @[memory.scala 129:54]
      _T_295 is invalid @[memory.scala 129:54]
      _T_295[0] <= _T_284 @[memory.scala 129:54]
      _T_295[1] <= _T_285 @[memory.scala 129:54]
      _T_295[2] <= _T_286 @[memory.scala 129:54]
      _T_295[3] <= _T_287 @[memory.scala 129:54]
      node _T_302 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 130:58]
      node _T_303 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 130:69]
      node _T_304 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 130:80]
      node _T_305 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 130:91]
      wire _T_313 : UInt<8>[4] @[memory.scala 130:54]
      _T_313 is invalid @[memory.scala 130:54]
      _T_313[0] <= _T_302 @[memory.scala 130:54]
      _T_313[1] <= _T_303 @[memory.scala 130:54]
      _T_313[2] <= _T_304 @[memory.scala 130:54]
      _T_313[3] <= _T_305 @[memory.scala 130:54]
      node _T_320 = bits(io.port[0].req.bits.data, 7, 0) @[memory.scala 131:64]
      node _T_321 = bits(io.port[0].req.bits.data, 15, 8) @[memory.scala 131:75]
      node _T_322 = bits(io.port[0].req.bits.data, 23, 16) @[memory.scala 131:86]
      node _T_323 = bits(io.port[0].req.bits.data, 31, 24) @[memory.scala 131:98]
      wire _T_331 : UInt<8>[4] @[memory.scala 131:60]
      _T_331 is invalid @[memory.scala 131:60]
      _T_331[0] <= _T_320 @[memory.scala 131:60]
      _T_331[1] <= _T_321 @[memory.scala 131:60]
      _T_331[2] <= _T_322 @[memory.scala 131:60]
      _T_331[3] <= _T_323 @[memory.scala 131:60]
      node _T_338 = mux(_T_275, _T_313, _T_331) @[memory.scala 130:44]
      node _T_345 = mux(_T_278, _T_295, _T_338) @[memory.scala 129:44]
      _T_282[0] <= _T_345[0] @[memory.scala 129:33]
      _T_282[1] <= _T_345[1] @[memory.scala 129:33]
      _T_282[2] <= _T_345[2] @[memory.scala 129:33]
      _T_282[3] <= _T_345[3] @[memory.scala 129:33]
      node _T_352 = eq(io.port[0].req.bits.typ, UInt<3>("h02")) @[memory.scala 152:49]
      node _T_353 = eq(io.port[0].req.bits.typ, UInt<3>("h06")) @[memory.scala 152:65]
      node _T_354 = or(_T_352, _T_353) @[memory.scala 152:58]
      node _T_356 = eq(io.port[0].req.bits.typ, UInt<3>("h01")) @[memory.scala 153:49]
      node _T_357 = eq(io.port[0].req.bits.typ, UInt<3>("h05")) @[memory.scala 153:65]
      node _T_358 = or(_T_356, _T_357) @[memory.scala 153:58]
      node _T_361 = mux(_T_358, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 153:44]
      node _T_362 = mux(_T_354, UInt<4>("h03"), _T_361) @[memory.scala 152:44]
      node _T_363 = dshl(_T_362, _T_199) @[memory.scala 102:59]
      node _T_364 = bits(_T_363, 3, 0) @[memory.scala 102:77]
      node _T_365 = bits(_T_364, 0, 0) @[memory.scala 102:84]
      node _T_366 = bits(_T_364, 1, 1) @[memory.scala 102:84]
      node _T_367 = bits(_T_364, 2, 2) @[memory.scala 102:84]
      node _T_368 = bits(_T_364, 3, 3) @[memory.scala 102:84]
      node _T_369 = bits(_T_205, 12, 0)
      write mport _T_370 = chipMem[_T_369], clock
      when _T_365 :
        _T_370[0] <= _T_282[0]
        skip
      when _T_366 :
        _T_370[1] <= _T_282[1]
        skip
      when _T_367 :
        _T_370[2] <= _T_282[2]
        skip
      when _T_368 :
        _T_370[3] <= _T_282[3]
        skip
      skip @[memory.scala 99:17]
    node _T_372 = eq(io.port[0].req.bits.fcn, UInt<1>("h00")) @[memory.scala 108:48]
    node _T_373 = and(io.port[0].req.valid, _T_372) @[memory.scala 108:38]
    node _T_375 = eq(_T_269, UInt<1>("h00")) @[memory.scala 99:17]
    node _T_376 = and(_T_375, _T_373) @[memory.scala 109:17]
    when _T_376 : @[memory.scala 109:17]
      _T_203 <= _T_205 @[memory.scala 110:37]
      skip @[memory.scala 109:17]
    reg _T_378 : UInt<1>, clock with : (reset => (reset, UInt<1>("h00"))) @[memory.scala 62:45]
    _T_378 <= io.port[1].req.valid @[memory.scala 62:45]
    io.port[1].resp.valid <= _T_378 @[memory.scala 62:39]
    io.port[1].req.ready <= UInt<1>("h01") @[memory.scala 64:38]
    node _T_380 = bits(io.port[1].req.bits.addr, 31, 15) @[memory.scala 68:66]
    node _T_382 = bits(io.port[1].req.bits.addr, 13, 0) @[memory.scala 68:108]
    node _T_383 = cat(_T_380, UInt<1>("h01")) @[Cat.scala 30:58]
    node _T_384 = cat(_T_383, _T_382) @[Cat.scala 30:58]
    node _T_385 = bits(io.port[1].req.bits.addr, 1, 0) @[memory.scala 72:62]
    node _T_387 = cat(_T_385, UInt<3>("h00")) @[Cat.scala 30:58]
    reg _T_389 : UInt, clock @[memory.scala 76:37]
    node _T_391 = dshr(_T_384, UInt<2>("h02")) @[memory.scala 78:44]
    wire _T_395 : UInt<8>[4] @[memory.scala 79:39]
    _T_395 is invalid @[memory.scala 79:39]
    wire _T_398 : UInt @[memory.scala 80:39]
    _T_398 is invalid @[memory.scala 80:39]
    node _T_399 = bits(_T_391, 12, 0)
    read mport _T_400 = chipMem[_T_399], clock
    _T_395[0] <= _T_400[0] @[memory.scala 89:36]
    _T_395[1] <= _T_400[1] @[memory.scala 89:36]
    _T_395[2] <= _T_400[2] @[memory.scala 89:36]
    _T_395[3] <= _T_400[3] @[memory.scala 89:36]
    node _T_402 = cat(_T_395[1], _T_395[0]) @[memory.scala 91:62]
    node _T_403 = cat(_T_395[3], _T_395[2]) @[memory.scala 91:62]
    node _T_404 = cat(_T_403, _T_402) @[memory.scala 91:62]
    node _T_405 = dshr(_T_404, _T_387) @[memory.scala 91:69]
    node _T_406 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 163:49]
    node _T_407 = bits(_T_405, 15, 15) @[memory.scala 163:76]
    node _T_408 = bits(_T_407, 0, 0) @[Bitwise.scala 71:15]
    node _T_411 = mux(_T_408, UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_412 = bits(_T_405, 15, 0) @[memory.scala 163:88]
    node _T_413 = cat(_T_411, _T_412) @[Cat.scala 30:58]
    node _T_414 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 164:49]
    node _T_419 = mux(UInt<1>("h00"), UInt<16>("h0ffff"), UInt<16>("h00")) @[Bitwise.scala 71:12]
    node _T_420 = bits(_T_405, 15, 0) @[memory.scala 164:88]
    node _T_421 = cat(_T_419, _T_420) @[Cat.scala 30:58]
    node _T_422 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 165:49]
    node _T_423 = bits(_T_405, 7, 7) @[memory.scala 165:76]
    node _T_424 = bits(_T_423, 0, 0) @[Bitwise.scala 71:15]
    node _T_427 = mux(_T_424, UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_428 = bits(_T_405, 7, 0) @[memory.scala 165:88]
    node _T_429 = cat(_T_427, _T_428) @[Cat.scala 30:58]
    node _T_430 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 166:49]
    node _T_435 = mux(UInt<1>("h00"), UInt<24>("h0ffffff"), UInt<24>("h00")) @[Bitwise.scala 71:12]
    node _T_436 = bits(_T_405, 7, 0) @[memory.scala 166:88]
    node _T_437 = cat(_T_435, _T_436) @[Cat.scala 30:58]
    node _T_438 = bits(_T_405, 31, 0) @[memory.scala 167:88]
    node _T_439 = mux(_T_430, _T_437, _T_438) @[memory.scala 166:44]
    node _T_440 = mux(_T_422, _T_429, _T_439) @[memory.scala 165:44]
    node _T_441 = mux(_T_414, _T_421, _T_440) @[memory.scala 164:44]
    node _T_442 = mux(_T_406, _T_413, _T_441) @[memory.scala 163:44]
    _T_398 <= _T_442 @[memory.scala 91:36]
    io.port[1].resp.bits.data <= _T_398 @[memory.scala 95:43]
    node _T_443 = eq(io.port[1].req.bits.fcn, UInt<1>("h01")) @[memory.scala 98:43]
    node _T_444 = and(io.port[1].req.valid, _T_443) @[memory.scala 98:33]
    when _T_444 : @[memory.scala 99:17]
      node _T_445 = eq(io.port[1].req.bits.typ, UInt<3>("h03")) @[memory.scala 124:46]
      node _T_446 = eq(io.port[1].req.bits.typ, UInt<3>("h07")) @[memory.scala 124:64]
      node _T_447 = or(_T_445, _T_446) @[memory.scala 124:56]
      node _T_448 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 125:46]
      node _T_449 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 125:64]
      node _T_450 = or(_T_448, _T_449) @[memory.scala 125:56]
      node _T_451 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 126:46]
      node _T_452 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 126:64]
      node _T_453 = or(_T_451, _T_452) @[memory.scala 126:56]
      wire _T_457 : UInt<8>[4] @[memory.scala 128:45]
      _T_457 is invalid @[memory.scala 128:45]
      node _T_459 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:58]
      node _T_460 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:69]
      node _T_461 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:80]
      node _T_462 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 129:91]
      wire _T_470 : UInt<8>[4] @[memory.scala 129:54]
      _T_470 is invalid @[memory.scala 129:54]
      _T_470[0] <= _T_459 @[memory.scala 129:54]
      _T_470[1] <= _T_460 @[memory.scala 129:54]
      _T_470[2] <= _T_461 @[memory.scala 129:54]
      _T_470[3] <= _T_462 @[memory.scala 129:54]
      node _T_477 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 130:58]
      node _T_478 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 130:69]
      node _T_479 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 130:80]
      node _T_480 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 130:91]
      wire _T_488 : UInt<8>[4] @[memory.scala 130:54]
      _T_488 is invalid @[memory.scala 130:54]
      _T_488[0] <= _T_477 @[memory.scala 130:54]
      _T_488[1] <= _T_478 @[memory.scala 130:54]
      _T_488[2] <= _T_479 @[memory.scala 130:54]
      _T_488[3] <= _T_480 @[memory.scala 130:54]
      node _T_495 = bits(io.port[1].req.bits.data, 7, 0) @[memory.scala 131:64]
      node _T_496 = bits(io.port[1].req.bits.data, 15, 8) @[memory.scala 131:75]
      node _T_497 = bits(io.port[1].req.bits.data, 23, 16) @[memory.scala 131:86]
      node _T_498 = bits(io.port[1].req.bits.data, 31, 24) @[memory.scala 131:98]
      wire _T_506 : UInt<8>[4] @[memory.scala 131:60]
      _T_506 is invalid @[memory.scala 131:60]
      _T_506[0] <= _T_495 @[memory.scala 131:60]
      _T_506[1] <= _T_496 @[memory.scala 131:60]
      _T_506[2] <= _T_497 @[memory.scala 131:60]
      _T_506[3] <= _T_498 @[memory.scala 131:60]
      node _T_513 = mux(_T_450, _T_488, _T_506) @[memory.scala 130:44]
      node _T_520 = mux(_T_453, _T_470, _T_513) @[memory.scala 129:44]
      _T_457[0] <= _T_520[0] @[memory.scala 129:33]
      _T_457[1] <= _T_520[1] @[memory.scala 129:33]
      _T_457[2] <= _T_520[2] @[memory.scala 129:33]
      _T_457[3] <= _T_520[3] @[memory.scala 129:33]
      node _T_527 = eq(io.port[1].req.bits.typ, UInt<3>("h02")) @[memory.scala 152:49]
      node _T_528 = eq(io.port[1].req.bits.typ, UInt<3>("h06")) @[memory.scala 152:65]
      node _T_529 = or(_T_527, _T_528) @[memory.scala 152:58]
      node _T_531 = eq(io.port[1].req.bits.typ, UInt<3>("h01")) @[memory.scala 153:49]
      node _T_532 = eq(io.port[1].req.bits.typ, UInt<3>("h05")) @[memory.scala 153:65]
      node _T_533 = or(_T_531, _T_532) @[memory.scala 153:58]
      node _T_536 = mux(_T_533, UInt<4>("h01"), UInt<4>("h0f")) @[memory.scala 153:44]
      node _T_537 = mux(_T_529, UInt<4>("h03"), _T_536) @[memory.scala 152:44]
      node _T_538 = dshl(_T_537, _T_385) @[memory.scala 102:59]
      node _T_539 = bits(_T_538, 3, 0) @[memory.scala 102:77]
      node _T_540 = bits(_T_539, 0, 0) @[memory.scala 102:84]
      node _T_541 = bits(_T_539, 1, 1) @[memory.scala 102:84]
      node _T_542 = bits(_T_539, 2, 2) @[memory.scala 102:84]
      node _T_543 = bits(_T_539, 3, 3) @[memory.scala 102:84]
      node _T_544 = bits(_T_391, 12, 0)
      write mport _T_545 = chipMem[_T_544], clock
      when _T_540 :
        _T_545[0] <= _T_457[0]
        skip
      when _T_541 :
        _T_545[1] <= _T_457[1]
        skip
      when _T_542 :
        _T_545[2] <= _T_457[2]
        skip
      when _T_543 :
        _T_545[3] <= _T_457[3]
        skip
      skip @[memory.scala 99:17]
    node _T_547 = eq(io.port[1].req.bits.fcn, UInt<1>("h00")) @[memory.scala 108:48]
    node _T_548 = and(io.port[1].req.valid, _T_547) @[memory.scala 108:38]
    node _T_550 = eq(_T_444, UInt<1>("h00")) @[memory.scala 99:17]
    node _T_551 = and(_T_550, _T_548) @[memory.scala 109:17]
    when _T_551 : @[memory.scala 109:17]
      _T_389 <= _T_391 @[memory.scala 110:37]
      skip @[memory.scala 109:17]
    
