<?xml version="1.0"?>
<mapping>
	<map>
		<framework name="input.1" output_port_id="input.1" />
		<IR name="input.1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/rebnconvin/conv_s1/Conv" output_port_id="/stage1/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconvin/relu_s1/Relu" output_port_id="/stage1/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1810" output_port_id="onnx::Conv_1810" />
		<IR name="onnx::Conv_1810" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv1/conv_s1/Conv" output_port_id="/stage1/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv1/relu_s1/Relu" output_port_id="/stage1/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/pool1/MaxPool" output_port_id="/stage1/pool1/MaxPool_output_0" />
		<IR name="/stage1/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1813" output_port_id="onnx::Conv_1813" />
		<IR name="onnx::Conv_1813" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv2/conv_s1/Conv" output_port_id="/stage1/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv2/relu_s1/Relu" output_port_id="/stage1/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/pool2/MaxPool" output_port_id="/stage1/pool2/MaxPool_output_0" />
		<IR name="/stage1/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1816" output_port_id="onnx::Conv_1816" />
		<IR name="onnx::Conv_1816" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv3/conv_s1/Conv" output_port_id="/stage1/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv3/relu_s1/Relu" output_port_id="/stage1/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/pool3/MaxPool" output_port_id="/stage1/pool3/MaxPool_output_0" />
		<IR name="/stage1/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1819" output_port_id="onnx::Conv_1819" />
		<IR name="onnx::Conv_1819" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv4/conv_s1/Conv" output_port_id="/stage1/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv4/relu_s1/Relu" output_port_id="/stage1/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/pool4/MaxPool" output_port_id="/stage1/pool4/MaxPool_output_0" />
		<IR name="/stage1/pool4/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1822" output_port_id="onnx::Conv_1822" />
		<IR name="onnx::Conv_1822" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv5/conv_s1/Conv" output_port_id="/stage1/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv5/relu_s1/Relu" output_port_id="/stage1/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/pool5/MaxPool" output_port_id="/stage1/pool5/MaxPool_output_0" />
		<IR name="/stage1/pool5/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1825" output_port_id="onnx::Conv_1825" />
		<IR name="onnx::Conv_1825" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv6/conv_s1/Conv" output_port_id="/stage1/rebnconv6/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv6/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv6/relu_s1/Relu" output_port_id="/stage1/rebnconv6/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv6/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1828" output_port_id="onnx::Conv_1828" />
		<IR name="onnx::Conv_1828" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv7/conv_s1/Conv" output_port_id="/stage1/rebnconv7/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv7/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv7/relu_s1/Relu" output_port_id="/stage1/rebnconv7/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv7/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Concat" output_port_id="/stage1/Concat_output_0" />
		<IR name="/stage1/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1831" output_port_id="onnx::Conv_1831" />
		<IR name="onnx::Conv_1831" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv6d/conv_s1/Conv" output_port_id="/stage1/rebnconv6d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv6d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv6d/relu_s1/Relu" output_port_id="/stage1/rebnconv6d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv6d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Shape" output_port_id="/stage1/Shape_output_0" />
		<IR name="/stage1/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Constant_1" output_port_id="/stage1/Constant_1_output_0" />
		<IR name="/stage1/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Constant_2" output_port_id="/stage1/Constant_2_output_0" />
		<IR name="/stage1/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Slice" output_port_id="/stage1/Slice_output_0" />
		<IR name="/stage1/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1/Constant_3" output_port_id="/stage1/Constant_3_output_0" />
		<IR name="/stage1/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Concat_1" output_port_id="/stage1/Concat_1_output_0" />
		<IR name="/stage1/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/Resize" output_port_id="/stage1/Resize_output_0" />
		<IR name="/stage1/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1/Concat_2" output_port_id="/stage1/Concat_2_output_0" />
		<IR name="/stage1/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1834" output_port_id="onnx::Conv_1834" />
		<IR name="onnx::Conv_1834" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv5d/conv_s1/Conv" output_port_id="/stage1/rebnconv5d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv5d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv5d/relu_s1/Relu" output_port_id="/stage1/rebnconv5d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv5d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Shape_1" output_port_id="/stage1/Shape_1_output_0" />
		<IR name="/stage1/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Constant_7" output_port_id="/stage1/Constant_7_output_0" />
		<IR name="/stage1/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Constant_8" output_port_id="/stage1/Constant_8_output_0" />
		<IR name="/stage1/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Slice_1" output_port_id="/stage1/Slice_1_output_0" />
		<IR name="/stage1/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1/Constant_9" output_port_id="/stage1/Constant_9_output_0" />
		<IR name="/stage1/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Concat_3" output_port_id="/stage1/Concat_3_output_0" />
		<IR name="/stage1/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/Resize_1" output_port_id="/stage1/Resize_1_output_0" />
		<IR name="/stage1/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1/Concat_4" output_port_id="/stage1/Concat_4_output_0" />
		<IR name="/stage1/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1837" output_port_id="onnx::Conv_1837" />
		<IR name="onnx::Conv_1837" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv4d/conv_s1/Conv" output_port_id="/stage1/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv4d/relu_s1/Relu" output_port_id="/stage1/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Shape_2" output_port_id="/stage1/Shape_2_output_0" />
		<IR name="/stage1/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Constant_13" output_port_id="/stage1/Constant_13_output_0" />
		<IR name="/stage1/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Constant_14" output_port_id="/stage1/Constant_14_output_0" />
		<IR name="/stage1/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Slice_2" output_port_id="/stage1/Slice_2_output_0" />
		<IR name="/stage1/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1/Constant_15" output_port_id="/stage1/Constant_15_output_0" />
		<IR name="/stage1/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Concat_5" output_port_id="/stage1/Concat_5_output_0" />
		<IR name="/stage1/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/Resize_2" output_port_id="/stage1/Resize_2_output_0" />
		<IR name="/stage1/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1/Concat_6" output_port_id="/stage1/Concat_6_output_0" />
		<IR name="/stage1/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1840" output_port_id="onnx::Conv_1840" />
		<IR name="onnx::Conv_1840" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv3d/conv_s1/Conv" output_port_id="/stage1/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv3d/relu_s1/Relu" output_port_id="/stage1/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Shape_3" output_port_id="/stage1/Shape_3_output_0" />
		<IR name="/stage1/Shape_3" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Constant_19" output_port_id="/stage1/Constant_19_output_0" />
		<IR name="/stage1/Constant_19" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Constant_20" output_port_id="/stage1/Constant_20_output_0" />
		<IR name="/stage1/Constant_20" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Slice_3" output_port_id="/stage1/Slice_3_output_0" />
		<IR name="/stage1/Slice_3" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1/Constant_21" output_port_id="/stage1/Constant_21_output_0" />
		<IR name="/stage1/Constant_21" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Concat_7" output_port_id="/stage1/Concat_7_output_0" />
		<IR name="/stage1/Concat_7" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/Resize_3" output_port_id="/stage1/Resize_3_output_0" />
		<IR name="/stage1/Resize_3" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1/Concat_8" output_port_id="/stage1/Concat_8_output_0" />
		<IR name="/stage1/Concat_8" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1843" output_port_id="onnx::Conv_1843" />
		<IR name="onnx::Conv_1843" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv2d/conv_s1/Conv" output_port_id="/stage1/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv2d/relu_s1/Relu" output_port_id="/stage1/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Shape_4" output_port_id="/stage1/Shape_4_output_0" />
		<IR name="/stage1/Shape_4" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Constant_25" output_port_id="/stage1/Constant_25_output_0" />
		<IR name="/stage1/Constant_25" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Constant_26" output_port_id="/stage1/Constant_26_output_0" />
		<IR name="/stage1/Constant_26" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Slice_4" output_port_id="/stage1/Slice_4_output_0" />
		<IR name="/stage1/Slice_4" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1/Constant_27" output_port_id="/stage1/Constant_27_output_0" />
		<IR name="/stage1/Constant_27" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1/Concat_9" output_port_id="/stage1/Concat_9_output_0" />
		<IR name="/stage1/Concat_9" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/Resize_4" output_port_id="/stage1/Resize_4_output_0" />
		<IR name="/stage1/Resize_4" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1/Concat_10" output_port_id="/stage1/Concat_10_output_0" />
		<IR name="/stage1/Concat_10" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1846" output_port_id="onnx::Conv_1846" />
		<IR name="onnx::Conv_1846" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/rebnconv1d/conv_s1/Conv" output_port_id="/stage1/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage1/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1/rebnconv1d/relu_s1/Relu" output_port_id="/stage1/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage1/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1/Add" output_port_id="/stage1/Add_output_0" />
		<IR name="/stage1/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="/pool12/MaxPool" output_port_id="/pool12/MaxPool_output_0" />
		<IR name="/pool12/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1849" output_port_id="onnx::Conv_1849" />
		<IR name="onnx::Conv_1849" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconvin/conv_s1/Conv" output_port_id="/stage2/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconvin/relu_s1/Relu" output_port_id="/stage2/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1852" output_port_id="onnx::Conv_1852" />
		<IR name="onnx::Conv_1852" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv1/conv_s1/Conv" output_port_id="/stage2/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv1/relu_s1/Relu" output_port_id="/stage2/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/pool1/MaxPool" output_port_id="/stage2/pool1/MaxPool_output_0" />
		<IR name="/stage2/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1855" output_port_id="onnx::Conv_1855" />
		<IR name="onnx::Conv_1855" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv2/conv_s1/Conv" output_port_id="/stage2/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv2/relu_s1/Relu" output_port_id="/stage2/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/pool2/MaxPool" output_port_id="/stage2/pool2/MaxPool_output_0" />
		<IR name="/stage2/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1858" output_port_id="onnx::Conv_1858" />
		<IR name="onnx::Conv_1858" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv3/conv_s1/Conv" output_port_id="/stage2/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv3/relu_s1/Relu" output_port_id="/stage2/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/pool3/MaxPool" output_port_id="/stage2/pool3/MaxPool_output_0" />
		<IR name="/stage2/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1861" output_port_id="onnx::Conv_1861" />
		<IR name="onnx::Conv_1861" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv4/conv_s1/Conv" output_port_id="/stage2/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv4/relu_s1/Relu" output_port_id="/stage2/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/pool4/MaxPool" output_port_id="/stage2/pool4/MaxPool_output_0" />
		<IR name="/stage2/pool4/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1864" output_port_id="onnx::Conv_1864" />
		<IR name="onnx::Conv_1864" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv5/conv_s1/Conv" output_port_id="/stage2/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv5/relu_s1/Relu" output_port_id="/stage2/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1867" output_port_id="onnx::Conv_1867" />
		<IR name="onnx::Conv_1867" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv6/conv_s1/Conv" output_port_id="/stage2/rebnconv6/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv6/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv6/relu_s1/Relu" output_port_id="/stage2/rebnconv6/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv6/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Concat" output_port_id="/stage2/Concat_output_0" />
		<IR name="/stage2/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1870" output_port_id="onnx::Conv_1870" />
		<IR name="onnx::Conv_1870" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv5d/conv_s1/Conv" output_port_id="/stage2/rebnconv5d/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv5d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv5d/relu_s1/Relu" output_port_id="/stage2/rebnconv5d/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv5d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Shape" output_port_id="/stage2/Shape_output_0" />
		<IR name="/stage2/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Constant_1" output_port_id="/stage2/Constant_1_output_0" />
		<IR name="/stage2/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Constant_2" output_port_id="/stage2/Constant_2_output_0" />
		<IR name="/stage2/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Slice" output_port_id="/stage2/Slice_output_0" />
		<IR name="/stage2/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2/Constant_3" output_port_id="/stage2/Constant_3_output_0" />
		<IR name="/stage2/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Concat_1" output_port_id="/stage2/Concat_1_output_0" />
		<IR name="/stage2/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/Resize" output_port_id="/stage2/Resize_output_0" />
		<IR name="/stage2/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2/Concat_2" output_port_id="/stage2/Concat_2_output_0" />
		<IR name="/stage2/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1873" output_port_id="onnx::Conv_1873" />
		<IR name="onnx::Conv_1873" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv4d/conv_s1/Conv" output_port_id="/stage2/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv4d/relu_s1/Relu" output_port_id="/stage2/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Shape_1" output_port_id="/stage2/Shape_1_output_0" />
		<IR name="/stage2/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Constant_7" output_port_id="/stage2/Constant_7_output_0" />
		<IR name="/stage2/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Constant_8" output_port_id="/stage2/Constant_8_output_0" />
		<IR name="/stage2/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Slice_1" output_port_id="/stage2/Slice_1_output_0" />
		<IR name="/stage2/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2/Constant_9" output_port_id="/stage2/Constant_9_output_0" />
		<IR name="/stage2/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Concat_3" output_port_id="/stage2/Concat_3_output_0" />
		<IR name="/stage2/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/Resize_1" output_port_id="/stage2/Resize_1_output_0" />
		<IR name="/stage2/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2/Concat_4" output_port_id="/stage2/Concat_4_output_0" />
		<IR name="/stage2/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1876" output_port_id="onnx::Conv_1876" />
		<IR name="onnx::Conv_1876" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv3d/conv_s1/Conv" output_port_id="/stage2/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv3d/relu_s1/Relu" output_port_id="/stage2/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Shape_2" output_port_id="/stage2/Shape_2_output_0" />
		<IR name="/stage2/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Constant_13" output_port_id="/stage2/Constant_13_output_0" />
		<IR name="/stage2/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Constant_14" output_port_id="/stage2/Constant_14_output_0" />
		<IR name="/stage2/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Slice_2" output_port_id="/stage2/Slice_2_output_0" />
		<IR name="/stage2/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2/Constant_15" output_port_id="/stage2/Constant_15_output_0" />
		<IR name="/stage2/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Concat_5" output_port_id="/stage2/Concat_5_output_0" />
		<IR name="/stage2/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/Resize_2" output_port_id="/stage2/Resize_2_output_0" />
		<IR name="/stage2/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2/Concat_6" output_port_id="/stage2/Concat_6_output_0" />
		<IR name="/stage2/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1879" output_port_id="onnx::Conv_1879" />
		<IR name="onnx::Conv_1879" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv2d/conv_s1/Conv" output_port_id="/stage2/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv2d/relu_s1/Relu" output_port_id="/stage2/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Shape_3" output_port_id="/stage2/Shape_3_output_0" />
		<IR name="/stage2/Shape_3" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Constant_19" output_port_id="/stage2/Constant_19_output_0" />
		<IR name="/stage2/Constant_19" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Constant_20" output_port_id="/stage2/Constant_20_output_0" />
		<IR name="/stage2/Constant_20" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Slice_3" output_port_id="/stage2/Slice_3_output_0" />
		<IR name="/stage2/Slice_3" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2/Constant_21" output_port_id="/stage2/Constant_21_output_0" />
		<IR name="/stage2/Constant_21" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2/Concat_7" output_port_id="/stage2/Concat_7_output_0" />
		<IR name="/stage2/Concat_7" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/Resize_3" output_port_id="/stage2/Resize_3_output_0" />
		<IR name="/stage2/Resize_3" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2/Concat_8" output_port_id="/stage2/Concat_8_output_0" />
		<IR name="/stage2/Concat_8" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1882" output_port_id="onnx::Conv_1882" />
		<IR name="onnx::Conv_1882" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/rebnconv1d/conv_s1/Conv" output_port_id="/stage2/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage2/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2/rebnconv1d/relu_s1/Relu" output_port_id="/stage2/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage2/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2/Add" output_port_id="/stage2/Add_output_0" />
		<IR name="/stage2/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="/pool23/MaxPool" output_port_id="/pool23/MaxPool_output_0" />
		<IR name="/pool23/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1885" output_port_id="onnx::Conv_1885" />
		<IR name="onnx::Conv_1885" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconvin/conv_s1/Conv" output_port_id="/stage3/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconvin/relu_s1/Relu" output_port_id="/stage3/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1888" output_port_id="onnx::Conv_1888" />
		<IR name="onnx::Conv_1888" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv1/conv_s1/Conv" output_port_id="/stage3/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv1/relu_s1/Relu" output_port_id="/stage3/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/pool1/MaxPool" output_port_id="/stage3/pool1/MaxPool_output_0" />
		<IR name="/stage3/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1891" output_port_id="onnx::Conv_1891" />
		<IR name="onnx::Conv_1891" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv2/conv_s1/Conv" output_port_id="/stage3/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv2/relu_s1/Relu" output_port_id="/stage3/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/pool2/MaxPool" output_port_id="/stage3/pool2/MaxPool_output_0" />
		<IR name="/stage3/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1894" output_port_id="onnx::Conv_1894" />
		<IR name="onnx::Conv_1894" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv3/conv_s1/Conv" output_port_id="/stage3/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv3/relu_s1/Relu" output_port_id="/stage3/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/pool3/MaxPool" output_port_id="/stage3/pool3/MaxPool_output_0" />
		<IR name="/stage3/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1897" output_port_id="onnx::Conv_1897" />
		<IR name="onnx::Conv_1897" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv4/conv_s1/Conv" output_port_id="/stage3/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv4/relu_s1/Relu" output_port_id="/stage3/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1900" output_port_id="onnx::Conv_1900" />
		<IR name="onnx::Conv_1900" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv5/conv_s1/Conv" output_port_id="/stage3/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv5/relu_s1/Relu" output_port_id="/stage3/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Concat" output_port_id="/stage3/Concat_output_0" />
		<IR name="/stage3/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1903" output_port_id="onnx::Conv_1903" />
		<IR name="onnx::Conv_1903" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv4d/conv_s1/Conv" output_port_id="/stage3/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv4d/relu_s1/Relu" output_port_id="/stage3/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Shape" output_port_id="/stage3/Shape_output_0" />
		<IR name="/stage3/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Constant_1" output_port_id="/stage3/Constant_1_output_0" />
		<IR name="/stage3/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Constant_2" output_port_id="/stage3/Constant_2_output_0" />
		<IR name="/stage3/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Slice" output_port_id="/stage3/Slice_output_0" />
		<IR name="/stage3/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3/Constant_3" output_port_id="/stage3/Constant_3_output_0" />
		<IR name="/stage3/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Concat_1" output_port_id="/stage3/Concat_1_output_0" />
		<IR name="/stage3/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/Resize" output_port_id="/stage3/Resize_output_0" />
		<IR name="/stage3/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3/Concat_2" output_port_id="/stage3/Concat_2_output_0" />
		<IR name="/stage3/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1906" output_port_id="onnx::Conv_1906" />
		<IR name="onnx::Conv_1906" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv3d/conv_s1/Conv" output_port_id="/stage3/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv3d/relu_s1/Relu" output_port_id="/stage3/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Shape_1" output_port_id="/stage3/Shape_1_output_0" />
		<IR name="/stage3/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Constant_7" output_port_id="/stage3/Constant_7_output_0" />
		<IR name="/stage3/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Constant_8" output_port_id="/stage3/Constant_8_output_0" />
		<IR name="/stage3/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Slice_1" output_port_id="/stage3/Slice_1_output_0" />
		<IR name="/stage3/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3/Constant_9" output_port_id="/stage3/Constant_9_output_0" />
		<IR name="/stage3/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Concat_3" output_port_id="/stage3/Concat_3_output_0" />
		<IR name="/stage3/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/Resize_1" output_port_id="/stage3/Resize_1_output_0" />
		<IR name="/stage3/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3/Concat_4" output_port_id="/stage3/Concat_4_output_0" />
		<IR name="/stage3/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1909" output_port_id="onnx::Conv_1909" />
		<IR name="onnx::Conv_1909" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv2d/conv_s1/Conv" output_port_id="/stage3/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv2d/relu_s1/Relu" output_port_id="/stage3/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Shape_2" output_port_id="/stage3/Shape_2_output_0" />
		<IR name="/stage3/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Constant_13" output_port_id="/stage3/Constant_13_output_0" />
		<IR name="/stage3/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Constant_14" output_port_id="/stage3/Constant_14_output_0" />
		<IR name="/stage3/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Slice_2" output_port_id="/stage3/Slice_2_output_0" />
		<IR name="/stage3/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3/Constant_15" output_port_id="/stage3/Constant_15_output_0" />
		<IR name="/stage3/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3/Concat_5" output_port_id="/stage3/Concat_5_output_0" />
		<IR name="/stage3/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/Resize_2" output_port_id="/stage3/Resize_2_output_0" />
		<IR name="/stage3/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3/Concat_6" output_port_id="/stage3/Concat_6_output_0" />
		<IR name="/stage3/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1912" output_port_id="onnx::Conv_1912" />
		<IR name="onnx::Conv_1912" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/rebnconv1d/conv_s1/Conv" output_port_id="/stage3/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage3/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3/rebnconv1d/relu_s1/Relu" output_port_id="/stage3/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage3/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3/Add" output_port_id="/stage3/Add_output_0" />
		<IR name="/stage3/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="/pool34/MaxPool" output_port_id="/pool34/MaxPool_output_0" />
		<IR name="/pool34/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1915" output_port_id="onnx::Conv_1915" />
		<IR name="onnx::Conv_1915" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconvin/conv_s1/Conv" output_port_id="/stage4/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconvin/relu_s1/Relu" output_port_id="/stage4/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1918" output_port_id="onnx::Conv_1918" />
		<IR name="onnx::Conv_1918" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv1/conv_s1/Conv" output_port_id="/stage4/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv1/relu_s1/Relu" output_port_id="/stage4/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/pool1/MaxPool" output_port_id="/stage4/pool1/MaxPool_output_0" />
		<IR name="/stage4/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1921" output_port_id="onnx::Conv_1921" />
		<IR name="onnx::Conv_1921" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv2/conv_s1/Conv" output_port_id="/stage4/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv2/relu_s1/Relu" output_port_id="/stage4/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/pool2/MaxPool" output_port_id="/stage4/pool2/MaxPool_output_0" />
		<IR name="/stage4/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1924" output_port_id="onnx::Conv_1924" />
		<IR name="onnx::Conv_1924" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv3/conv_s1/Conv" output_port_id="/stage4/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv3/relu_s1/Relu" output_port_id="/stage4/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1927" output_port_id="onnx::Conv_1927" />
		<IR name="onnx::Conv_1927" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv4/conv_s1/Conv" output_port_id="/stage4/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv4/relu_s1/Relu" output_port_id="/stage4/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Concat" output_port_id="/stage4/Concat_output_0" />
		<IR name="/stage4/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1930" output_port_id="onnx::Conv_1930" />
		<IR name="onnx::Conv_1930" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv3d/conv_s1/Conv" output_port_id="/stage4/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv3d/relu_s1/Relu" output_port_id="/stage4/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Shape" output_port_id="/stage4/Shape_output_0" />
		<IR name="/stage4/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Constant_1" output_port_id="/stage4/Constant_1_output_0" />
		<IR name="/stage4/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Constant_2" output_port_id="/stage4/Constant_2_output_0" />
		<IR name="/stage4/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Slice" output_port_id="/stage4/Slice_output_0" />
		<IR name="/stage4/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage4/Constant_3" output_port_id="/stage4/Constant_3_output_0" />
		<IR name="/stage4/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Concat_1" output_port_id="/stage4/Concat_1_output_0" />
		<IR name="/stage4/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/Resize" output_port_id="/stage4/Resize_output_0" />
		<IR name="/stage4/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage4/Concat_2" output_port_id="/stage4/Concat_2_output_0" />
		<IR name="/stage4/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1933" output_port_id="onnx::Conv_1933" />
		<IR name="onnx::Conv_1933" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv2d/conv_s1/Conv" output_port_id="/stage4/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv2d/relu_s1/Relu" output_port_id="/stage4/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Shape_1" output_port_id="/stage4/Shape_1_output_0" />
		<IR name="/stage4/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Constant_7" output_port_id="/stage4/Constant_7_output_0" />
		<IR name="/stage4/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Constant_8" output_port_id="/stage4/Constant_8_output_0" />
		<IR name="/stage4/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Slice_1" output_port_id="/stage4/Slice_1_output_0" />
		<IR name="/stage4/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage4/Constant_9" output_port_id="/stage4/Constant_9_output_0" />
		<IR name="/stage4/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4/Concat_3" output_port_id="/stage4/Concat_3_output_0" />
		<IR name="/stage4/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/Resize_1" output_port_id="/stage4/Resize_1_output_0" />
		<IR name="/stage4/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage4/Concat_4" output_port_id="/stage4/Concat_4_output_0" />
		<IR name="/stage4/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1936" output_port_id="onnx::Conv_1936" />
		<IR name="onnx::Conv_1936" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/rebnconv1d/conv_s1/Conv" output_port_id="/stage4/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage4/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4/rebnconv1d/relu_s1/Relu" output_port_id="/stage4/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage4/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4/Add" output_port_id="/stage4/Add_output_0" />
		<IR name="/stage4/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="/pool45/MaxPool" output_port_id="/pool45/MaxPool_output_0" />
		<IR name="/pool45/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1939" output_port_id="onnx::Conv_1939" />
		<IR name="onnx::Conv_1939" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconvin/conv_s1/Conv" output_port_id="/stage5/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconvin/relu_s1/Relu" output_port_id="/stage5/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1942" output_port_id="onnx::Conv_1942" />
		<IR name="onnx::Conv_1942" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv1/conv_s1/Conv" output_port_id="/stage5/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv1/relu_s1/Relu" output_port_id="/stage5/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1945" output_port_id="onnx::Conv_1945" />
		<IR name="onnx::Conv_1945" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv2/conv_s1/Conv" output_port_id="/stage5/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv2/relu_s1/Relu" output_port_id="/stage5/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1948" output_port_id="onnx::Conv_1948" />
		<IR name="onnx::Conv_1948" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv3/conv_s1/Conv" output_port_id="/stage5/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv3/relu_s1/Relu" output_port_id="/stage5/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1951" output_port_id="onnx::Conv_1951" />
		<IR name="onnx::Conv_1951" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv4/conv_s1/Conv" output_port_id="/stage5/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv4/relu_s1/Relu" output_port_id="/stage5/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/Concat" output_port_id="/stage5/Concat_output_0" />
		<IR name="/stage5/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1954" output_port_id="onnx::Conv_1954" />
		<IR name="onnx::Conv_1954" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv3d/conv_s1/Conv" output_port_id="/stage5/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv3d/relu_s1/Relu" output_port_id="/stage5/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/Concat_1" output_port_id="/stage5/Concat_1_output_0" />
		<IR name="/stage5/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1957" output_port_id="onnx::Conv_1957" />
		<IR name="onnx::Conv_1957" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv2d/conv_s1/Conv" output_port_id="/stage5/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv2d/relu_s1/Relu" output_port_id="/stage5/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/Concat_2" output_port_id="/stage5/Concat_2_output_0" />
		<IR name="/stage5/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1960" output_port_id="onnx::Conv_1960" />
		<IR name="onnx::Conv_1960" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/rebnconv1d/conv_s1/Conv" output_port_id="/stage5/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage5/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5/rebnconv1d/relu_s1/Relu" output_port_id="/stage5/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage5/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5/Add" output_port_id="/stage5/Add_output_0" />
		<IR name="/stage5/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="/pool56/MaxPool" output_port_id="/pool56/MaxPool_output_0" />
		<IR name="/pool56/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1963" output_port_id="onnx::Conv_1963" />
		<IR name="onnx::Conv_1963" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconvin/conv_s1/Conv" output_port_id="/stage6/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconvin/relu_s1/Relu" output_port_id="/stage6/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1966" output_port_id="onnx::Conv_1966" />
		<IR name="onnx::Conv_1966" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv1/conv_s1/Conv" output_port_id="/stage6/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv1/relu_s1/Relu" output_port_id="/stage6/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1969" output_port_id="onnx::Conv_1969" />
		<IR name="onnx::Conv_1969" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv2/conv_s1/Conv" output_port_id="/stage6/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv2/relu_s1/Relu" output_port_id="/stage6/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1972" output_port_id="onnx::Conv_1972" />
		<IR name="onnx::Conv_1972" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv3/conv_s1/Conv" output_port_id="/stage6/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv3/relu_s1/Relu" output_port_id="/stage6/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1975" output_port_id="onnx::Conv_1975" />
		<IR name="onnx::Conv_1975" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv4/conv_s1/Conv" output_port_id="/stage6/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv4/relu_s1/Relu" output_port_id="/stage6/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/Concat" output_port_id="/stage6/Concat_output_0" />
		<IR name="/stage6/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1978" output_port_id="onnx::Conv_1978" />
		<IR name="onnx::Conv_1978" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv3d/conv_s1/Conv" output_port_id="/stage6/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv3d/relu_s1/Relu" output_port_id="/stage6/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/Concat_1" output_port_id="/stage6/Concat_1_output_0" />
		<IR name="/stage6/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1981" output_port_id="onnx::Conv_1981" />
		<IR name="onnx::Conv_1981" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv2d/conv_s1/Conv" output_port_id="/stage6/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv2d/relu_s1/Relu" output_port_id="/stage6/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/Concat_2" output_port_id="/stage6/Concat_2_output_0" />
		<IR name="/stage6/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1984" output_port_id="onnx::Conv_1984" />
		<IR name="onnx::Conv_1984" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/rebnconv1d/conv_s1/Conv" output_port_id="/stage6/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage6/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage6/rebnconv1d/relu_s1/Relu" output_port_id="/stage6/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage6/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage6/Add" output_port_id="/stage6/Add_output_0" />
		<IR name="/stage6/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side6.weight" output_port_id="side6.weight" />
		<IR name="side6.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side6/Conv" output_port_id="/side6/Conv_output_0" />
		<IR name="/side6/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/Shape_9" output_port_id="/Shape_9_output_0" />
		<IR name="/Shape_9" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_55" output_port_id="/Constant_55_output_0" />
		<IR name="/Constant_55" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_56" output_port_id="/Constant_56_output_0" />
		<IR name="/Constant_56" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_9" output_port_id="/Slice_9_output_0" />
		<IR name="/Slice_9" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_57" output_port_id="/Constant_57_output_0" />
		<IR name="/Constant_57" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_14" output_port_id="/Concat_14_output_0" />
		<IR name="/Concat_14" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_9" output_port_id="/Resize_9_output_0" />
		<IR name="/Resize_9" output_port_id="3" />
	</map>
	<map>
		<framework name="1805" output_port_id="1805" />
		<IR name="1805" output_port_id="1" />
	</map>
	<map>
		<framework name="/Shape" output_port_id="/Shape_output_0" />
		<IR name="/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_1" output_port_id="/Constant_1_output_0" />
		<IR name="/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_2" output_port_id="/Constant_2_output_0" />
		<IR name="/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice" output_port_id="/Slice_output_0" />
		<IR name="/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_3" output_port_id="/Constant_3_output_0" />
		<IR name="/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat" output_port_id="/Concat_output_0" />
		<IR name="/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize" output_port_id="/Resize_output_0" />
		<IR name="/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/Concat_1" output_port_id="/Concat_1_output_0" />
		<IR name="/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_1987" output_port_id="onnx::Conv_1987" />
		<IR name="onnx::Conv_1987" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconvin/conv_s1/Conv" output_port_id="/stage5d/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconvin/relu_s1/Relu" output_port_id="/stage5d/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1990" output_port_id="onnx::Conv_1990" />
		<IR name="onnx::Conv_1990" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv1/conv_s1/Conv" output_port_id="/stage5d/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv1/relu_s1/Relu" output_port_id="/stage5d/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1993" output_port_id="onnx::Conv_1993" />
		<IR name="onnx::Conv_1993" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv2/conv_s1/Conv" output_port_id="/stage5d/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv2/relu_s1/Relu" output_port_id="/stage5d/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1996" output_port_id="onnx::Conv_1996" />
		<IR name="onnx::Conv_1996" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv3/conv_s1/Conv" output_port_id="/stage5d/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv3/relu_s1/Relu" output_port_id="/stage5d/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_1999" output_port_id="onnx::Conv_1999" />
		<IR name="onnx::Conv_1999" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv4/conv_s1/Conv" output_port_id="/stage5d/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv4/relu_s1/Relu" output_port_id="/stage5d/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/Concat" output_port_id="/stage5d/Concat_output_0" />
		<IR name="/stage5d/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2002" output_port_id="onnx::Conv_2002" />
		<IR name="onnx::Conv_2002" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv3d/conv_s1/Conv" output_port_id="/stage5d/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv3d/relu_s1/Relu" output_port_id="/stage5d/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/Concat_1" output_port_id="/stage5d/Concat_1_output_0" />
		<IR name="/stage5d/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2005" output_port_id="onnx::Conv_2005" />
		<IR name="onnx::Conv_2005" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv2d/conv_s1/Conv" output_port_id="/stage5d/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv2d/relu_s1/Relu" output_port_id="/stage5d/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/Concat_2" output_port_id="/stage5d/Concat_2_output_0" />
		<IR name="/stage5d/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2008" output_port_id="onnx::Conv_2008" />
		<IR name="onnx::Conv_2008" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv1d/conv_s1/Conv" output_port_id="/stage5d/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage5d/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage5d/rebnconv1d/relu_s1/Relu" output_port_id="/stage5d/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage5d/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage5d/Add" output_port_id="/stage5d/Add_output_0" />
		<IR name="/stage5d/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side5.weight" output_port_id="side5.weight" />
		<IR name="side5.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side5/Conv" output_port_id="/side5/Conv_output_0" />
		<IR name="/side5/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/Shape_8" output_port_id="/Shape_8_output_0" />
		<IR name="/Shape_8" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_49" output_port_id="/Constant_49_output_0" />
		<IR name="/Constant_49" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_50" output_port_id="/Constant_50_output_0" />
		<IR name="/Constant_50" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_8" output_port_id="/Slice_8_output_0" />
		<IR name="/Slice_8" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_51" output_port_id="/Constant_51_output_0" />
		<IR name="/Constant_51" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_13" output_port_id="/Concat_13_output_0" />
		<IR name="/Concat_13" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_8" output_port_id="/Resize_8_output_0" />
		<IR name="/Resize_8" output_port_id="3" />
	</map>
	<map>
		<framework name="1804" output_port_id="1804" />
		<IR name="1804" output_port_id="1" />
	</map>
	<map>
		<framework name="/Shape_1" output_port_id="/Shape_1_output_0" />
		<IR name="/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_7" output_port_id="/Constant_7_output_0" />
		<IR name="/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_8" output_port_id="/Constant_8_output_0" />
		<IR name="/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_1" output_port_id="/Slice_1_output_0" />
		<IR name="/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_9" output_port_id="/Constant_9_output_0" />
		<IR name="/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_2" output_port_id="/Concat_2_output_0" />
		<IR name="/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_1" output_port_id="/Resize_1_output_0" />
		<IR name="/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/Concat_3" output_port_id="/Concat_3_output_0" />
		<IR name="/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2011" output_port_id="onnx::Conv_2011" />
		<IR name="onnx::Conv_2011" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconvin/conv_s1/Conv" output_port_id="/stage4d/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconvin/relu_s1/Relu" output_port_id="/stage4d/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2014" output_port_id="onnx::Conv_2014" />
		<IR name="onnx::Conv_2014" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv1/conv_s1/Conv" output_port_id="/stage4d/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv1/relu_s1/Relu" output_port_id="/stage4d/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/pool1/MaxPool" output_port_id="/stage4d/pool1/MaxPool_output_0" />
		<IR name="/stage4d/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2017" output_port_id="onnx::Conv_2017" />
		<IR name="onnx::Conv_2017" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv2/conv_s1/Conv" output_port_id="/stage4d/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv2/relu_s1/Relu" output_port_id="/stage4d/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/pool2/MaxPool" output_port_id="/stage4d/pool2/MaxPool_output_0" />
		<IR name="/stage4d/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2020" output_port_id="onnx::Conv_2020" />
		<IR name="onnx::Conv_2020" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv3/conv_s1/Conv" output_port_id="/stage4d/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv3/relu_s1/Relu" output_port_id="/stage4d/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2023" output_port_id="onnx::Conv_2023" />
		<IR name="onnx::Conv_2023" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv4/conv_s1/Conv" output_port_id="/stage4d/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv4/relu_s1/Relu" output_port_id="/stage4d/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Concat" output_port_id="/stage4d/Concat_output_0" />
		<IR name="/stage4d/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2026" output_port_id="onnx::Conv_2026" />
		<IR name="onnx::Conv_2026" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv3d/conv_s1/Conv" output_port_id="/stage4d/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv3d/relu_s1/Relu" output_port_id="/stage4d/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Shape" output_port_id="/stage4d/Shape_output_0" />
		<IR name="/stage4d/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Constant_1" output_port_id="/stage4d/Constant_1_output_0" />
		<IR name="/stage4d/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Constant_2" output_port_id="/stage4d/Constant_2_output_0" />
		<IR name="/stage4d/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Slice" output_port_id="/stage4d/Slice_output_0" />
		<IR name="/stage4d/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage4d/Constant_3" output_port_id="/stage4d/Constant_3_output_0" />
		<IR name="/stage4d/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Concat_1" output_port_id="/stage4d/Concat_1_output_0" />
		<IR name="/stage4d/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/Resize" output_port_id="/stage4d/Resize_output_0" />
		<IR name="/stage4d/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage4d/Concat_2" output_port_id="/stage4d/Concat_2_output_0" />
		<IR name="/stage4d/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2029" output_port_id="onnx::Conv_2029" />
		<IR name="onnx::Conv_2029" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv2d/conv_s1/Conv" output_port_id="/stage4d/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv2d/relu_s1/Relu" output_port_id="/stage4d/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Shape_1" output_port_id="/stage4d/Shape_1_output_0" />
		<IR name="/stage4d/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Constant_7" output_port_id="/stage4d/Constant_7_output_0" />
		<IR name="/stage4d/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Constant_8" output_port_id="/stage4d/Constant_8_output_0" />
		<IR name="/stage4d/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Slice_1" output_port_id="/stage4d/Slice_1_output_0" />
		<IR name="/stage4d/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage4d/Constant_9" output_port_id="/stage4d/Constant_9_output_0" />
		<IR name="/stage4d/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage4d/Concat_3" output_port_id="/stage4d/Concat_3_output_0" />
		<IR name="/stage4d/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/Resize_1" output_port_id="/stage4d/Resize_1_output_0" />
		<IR name="/stage4d/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage4d/Concat_4" output_port_id="/stage4d/Concat_4_output_0" />
		<IR name="/stage4d/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2032" output_port_id="onnx::Conv_2032" />
		<IR name="onnx::Conv_2032" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv1d/conv_s1/Conv" output_port_id="/stage4d/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage4d/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage4d/rebnconv1d/relu_s1/Relu" output_port_id="/stage4d/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage4d/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage4d/Add" output_port_id="/stage4d/Add_output_0" />
		<IR name="/stage4d/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side4.weight" output_port_id="side4.weight" />
		<IR name="side4.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side4/Conv" output_port_id="/side4/Conv_output_0" />
		<IR name="/side4/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/Shape_7" output_port_id="/Shape_7_output_0" />
		<IR name="/Shape_7" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_43" output_port_id="/Constant_43_output_0" />
		<IR name="/Constant_43" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_44" output_port_id="/Constant_44_output_0" />
		<IR name="/Constant_44" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_7" output_port_id="/Slice_7_output_0" />
		<IR name="/Slice_7" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_45" output_port_id="/Constant_45_output_0" />
		<IR name="/Constant_45" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_12" output_port_id="/Concat_12_output_0" />
		<IR name="/Concat_12" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_7" output_port_id="/Resize_7_output_0" />
		<IR name="/Resize_7" output_port_id="3" />
	</map>
	<map>
		<framework name="1803" output_port_id="1803" />
		<IR name="1803" output_port_id="1" />
	</map>
	<map>
		<framework name="/Shape_2" output_port_id="/Shape_2_output_0" />
		<IR name="/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_13" output_port_id="/Constant_13_output_0" />
		<IR name="/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_14" output_port_id="/Constant_14_output_0" />
		<IR name="/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_2" output_port_id="/Slice_2_output_0" />
		<IR name="/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_15" output_port_id="/Constant_15_output_0" />
		<IR name="/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_4" output_port_id="/Concat_4_output_0" />
		<IR name="/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_2" output_port_id="/Resize_2_output_0" />
		<IR name="/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/Concat_5" output_port_id="/Concat_5_output_0" />
		<IR name="/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2035" output_port_id="onnx::Conv_2035" />
		<IR name="onnx::Conv_2035" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconvin/conv_s1/Conv" output_port_id="/stage3d/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconvin/relu_s1/Relu" output_port_id="/stage3d/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2038" output_port_id="onnx::Conv_2038" />
		<IR name="onnx::Conv_2038" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv1/conv_s1/Conv" output_port_id="/stage3d/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv1/relu_s1/Relu" output_port_id="/stage3d/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/pool1/MaxPool" output_port_id="/stage3d/pool1/MaxPool_output_0" />
		<IR name="/stage3d/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2041" output_port_id="onnx::Conv_2041" />
		<IR name="onnx::Conv_2041" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv2/conv_s1/Conv" output_port_id="/stage3d/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv2/relu_s1/Relu" output_port_id="/stage3d/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/pool2/MaxPool" output_port_id="/stage3d/pool2/MaxPool_output_0" />
		<IR name="/stage3d/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2044" output_port_id="onnx::Conv_2044" />
		<IR name="onnx::Conv_2044" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv3/conv_s1/Conv" output_port_id="/stage3d/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv3/relu_s1/Relu" output_port_id="/stage3d/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/pool3/MaxPool" output_port_id="/stage3d/pool3/MaxPool_output_0" />
		<IR name="/stage3d/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2047" output_port_id="onnx::Conv_2047" />
		<IR name="onnx::Conv_2047" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv4/conv_s1/Conv" output_port_id="/stage3d/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv4/relu_s1/Relu" output_port_id="/stage3d/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2050" output_port_id="onnx::Conv_2050" />
		<IR name="onnx::Conv_2050" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv5/conv_s1/Conv" output_port_id="/stage3d/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv5/relu_s1/Relu" output_port_id="/stage3d/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Concat" output_port_id="/stage3d/Concat_output_0" />
		<IR name="/stage3d/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2053" output_port_id="onnx::Conv_2053" />
		<IR name="onnx::Conv_2053" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv4d/conv_s1/Conv" output_port_id="/stage3d/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv4d/relu_s1/Relu" output_port_id="/stage3d/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Shape" output_port_id="/stage3d/Shape_output_0" />
		<IR name="/stage3d/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Constant_1" output_port_id="/stage3d/Constant_1_output_0" />
		<IR name="/stage3d/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Constant_2" output_port_id="/stage3d/Constant_2_output_0" />
		<IR name="/stage3d/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Slice" output_port_id="/stage3d/Slice_output_0" />
		<IR name="/stage3d/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3d/Constant_3" output_port_id="/stage3d/Constant_3_output_0" />
		<IR name="/stage3d/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Concat_1" output_port_id="/stage3d/Concat_1_output_0" />
		<IR name="/stage3d/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/Resize" output_port_id="/stage3d/Resize_output_0" />
		<IR name="/stage3d/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3d/Concat_2" output_port_id="/stage3d/Concat_2_output_0" />
		<IR name="/stage3d/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2056" output_port_id="onnx::Conv_2056" />
		<IR name="onnx::Conv_2056" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv3d/conv_s1/Conv" output_port_id="/stage3d/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv3d/relu_s1/Relu" output_port_id="/stage3d/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Shape_1" output_port_id="/stage3d/Shape_1_output_0" />
		<IR name="/stage3d/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Constant_7" output_port_id="/stage3d/Constant_7_output_0" />
		<IR name="/stage3d/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Constant_8" output_port_id="/stage3d/Constant_8_output_0" />
		<IR name="/stage3d/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Slice_1" output_port_id="/stage3d/Slice_1_output_0" />
		<IR name="/stage3d/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3d/Constant_9" output_port_id="/stage3d/Constant_9_output_0" />
		<IR name="/stage3d/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Concat_3" output_port_id="/stage3d/Concat_3_output_0" />
		<IR name="/stage3d/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/Resize_1" output_port_id="/stage3d/Resize_1_output_0" />
		<IR name="/stage3d/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3d/Concat_4" output_port_id="/stage3d/Concat_4_output_0" />
		<IR name="/stage3d/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2059" output_port_id="onnx::Conv_2059" />
		<IR name="onnx::Conv_2059" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv2d/conv_s1/Conv" output_port_id="/stage3d/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv2d/relu_s1/Relu" output_port_id="/stage3d/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Shape_2" output_port_id="/stage3d/Shape_2_output_0" />
		<IR name="/stage3d/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Constant_13" output_port_id="/stage3d/Constant_13_output_0" />
		<IR name="/stage3d/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Constant_14" output_port_id="/stage3d/Constant_14_output_0" />
		<IR name="/stage3d/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Slice_2" output_port_id="/stage3d/Slice_2_output_0" />
		<IR name="/stage3d/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage3d/Constant_15" output_port_id="/stage3d/Constant_15_output_0" />
		<IR name="/stage3d/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage3d/Concat_5" output_port_id="/stage3d/Concat_5_output_0" />
		<IR name="/stage3d/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/Resize_2" output_port_id="/stage3d/Resize_2_output_0" />
		<IR name="/stage3d/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage3d/Concat_6" output_port_id="/stage3d/Concat_6_output_0" />
		<IR name="/stage3d/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2062" output_port_id="onnx::Conv_2062" />
		<IR name="onnx::Conv_2062" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv1d/conv_s1/Conv" output_port_id="/stage3d/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage3d/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage3d/rebnconv1d/relu_s1/Relu" output_port_id="/stage3d/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage3d/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage3d/Add" output_port_id="/stage3d/Add_output_0" />
		<IR name="/stage3d/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side3.weight" output_port_id="side3.weight" />
		<IR name="side3.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side3/Conv" output_port_id="/side3/Conv_output_0" />
		<IR name="/side3/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/Shape_6" output_port_id="/Shape_6_output_0" />
		<IR name="/Shape_6" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_37" output_port_id="/Constant_37_output_0" />
		<IR name="/Constant_37" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_38" output_port_id="/Constant_38_output_0" />
		<IR name="/Constant_38" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_6" output_port_id="/Slice_6_output_0" />
		<IR name="/Slice_6" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_39" output_port_id="/Constant_39_output_0" />
		<IR name="/Constant_39" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_11" output_port_id="/Concat_11_output_0" />
		<IR name="/Concat_11" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_6" output_port_id="/Resize_6_output_0" />
		<IR name="/Resize_6" output_port_id="3" />
	</map>
	<map>
		<framework name="1802" output_port_id="1802" />
		<IR name="1802" output_port_id="1" />
	</map>
	<map>
		<framework name="/Shape_3" output_port_id="/Shape_3_output_0" />
		<IR name="/Shape_3" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_19" output_port_id="/Constant_19_output_0" />
		<IR name="/Constant_19" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_20" output_port_id="/Constant_20_output_0" />
		<IR name="/Constant_20" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_3" output_port_id="/Slice_3_output_0" />
		<IR name="/Slice_3" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_21" output_port_id="/Constant_21_output_0" />
		<IR name="/Constant_21" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_6" output_port_id="/Concat_6_output_0" />
		<IR name="/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_3" output_port_id="/Resize_3_output_0" />
		<IR name="/Resize_3" output_port_id="3" />
	</map>
	<map>
		<framework name="/Concat_7" output_port_id="/Concat_7_output_0" />
		<IR name="/Concat_7" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2065" output_port_id="onnx::Conv_2065" />
		<IR name="onnx::Conv_2065" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconvin/conv_s1/Conv" output_port_id="/stage2d/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconvin/relu_s1/Relu" output_port_id="/stage2d/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2068" output_port_id="onnx::Conv_2068" />
		<IR name="onnx::Conv_2068" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv1/conv_s1/Conv" output_port_id="/stage2d/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv1/relu_s1/Relu" output_port_id="/stage2d/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/pool1/MaxPool" output_port_id="/stage2d/pool1/MaxPool_output_0" />
		<IR name="/stage2d/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2071" output_port_id="onnx::Conv_2071" />
		<IR name="onnx::Conv_2071" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv2/conv_s1/Conv" output_port_id="/stage2d/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv2/relu_s1/Relu" output_port_id="/stage2d/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/pool2/MaxPool" output_port_id="/stage2d/pool2/MaxPool_output_0" />
		<IR name="/stage2d/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2074" output_port_id="onnx::Conv_2074" />
		<IR name="onnx::Conv_2074" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv3/conv_s1/Conv" output_port_id="/stage2d/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv3/relu_s1/Relu" output_port_id="/stage2d/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/pool3/MaxPool" output_port_id="/stage2d/pool3/MaxPool_output_0" />
		<IR name="/stage2d/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2077" output_port_id="onnx::Conv_2077" />
		<IR name="onnx::Conv_2077" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv4/conv_s1/Conv" output_port_id="/stage2d/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv4/relu_s1/Relu" output_port_id="/stage2d/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/pool4/MaxPool" output_port_id="/stage2d/pool4/MaxPool_output_0" />
		<IR name="/stage2d/pool4/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2080" output_port_id="onnx::Conv_2080" />
		<IR name="onnx::Conv_2080" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv5/conv_s1/Conv" output_port_id="/stage2d/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv5/relu_s1/Relu" output_port_id="/stage2d/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2083" output_port_id="onnx::Conv_2083" />
		<IR name="onnx::Conv_2083" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv6/conv_s1/Conv" output_port_id="/stage2d/rebnconv6/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv6/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv6/relu_s1/Relu" output_port_id="/stage2d/rebnconv6/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv6/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Concat" output_port_id="/stage2d/Concat_output_0" />
		<IR name="/stage2d/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2086" output_port_id="onnx::Conv_2086" />
		<IR name="onnx::Conv_2086" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv5d/conv_s1/Conv" output_port_id="/stage2d/rebnconv5d/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv5d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv5d/relu_s1/Relu" output_port_id="/stage2d/rebnconv5d/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv5d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Shape" output_port_id="/stage2d/Shape_output_0" />
		<IR name="/stage2d/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Constant_1" output_port_id="/stage2d/Constant_1_output_0" />
		<IR name="/stage2d/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Constant_2" output_port_id="/stage2d/Constant_2_output_0" />
		<IR name="/stage2d/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Slice" output_port_id="/stage2d/Slice_output_0" />
		<IR name="/stage2d/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2d/Constant_3" output_port_id="/stage2d/Constant_3_output_0" />
		<IR name="/stage2d/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Concat_1" output_port_id="/stage2d/Concat_1_output_0" />
		<IR name="/stage2d/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/Resize" output_port_id="/stage2d/Resize_output_0" />
		<IR name="/stage2d/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2d/Concat_2" output_port_id="/stage2d/Concat_2_output_0" />
		<IR name="/stage2d/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2089" output_port_id="onnx::Conv_2089" />
		<IR name="onnx::Conv_2089" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv4d/conv_s1/Conv" output_port_id="/stage2d/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv4d/relu_s1/Relu" output_port_id="/stage2d/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Shape_1" output_port_id="/stage2d/Shape_1_output_0" />
		<IR name="/stage2d/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Constant_7" output_port_id="/stage2d/Constant_7_output_0" />
		<IR name="/stage2d/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Constant_8" output_port_id="/stage2d/Constant_8_output_0" />
		<IR name="/stage2d/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Slice_1" output_port_id="/stage2d/Slice_1_output_0" />
		<IR name="/stage2d/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2d/Constant_9" output_port_id="/stage2d/Constant_9_output_0" />
		<IR name="/stage2d/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Concat_3" output_port_id="/stage2d/Concat_3_output_0" />
		<IR name="/stage2d/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/Resize_1" output_port_id="/stage2d/Resize_1_output_0" />
		<IR name="/stage2d/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2d/Concat_4" output_port_id="/stage2d/Concat_4_output_0" />
		<IR name="/stage2d/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2092" output_port_id="onnx::Conv_2092" />
		<IR name="onnx::Conv_2092" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv3d/conv_s1/Conv" output_port_id="/stage2d/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv3d/relu_s1/Relu" output_port_id="/stage2d/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Shape_2" output_port_id="/stage2d/Shape_2_output_0" />
		<IR name="/stage2d/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Constant_13" output_port_id="/stage2d/Constant_13_output_0" />
		<IR name="/stage2d/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Constant_14" output_port_id="/stage2d/Constant_14_output_0" />
		<IR name="/stage2d/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Slice_2" output_port_id="/stage2d/Slice_2_output_0" />
		<IR name="/stage2d/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2d/Constant_15" output_port_id="/stage2d/Constant_15_output_0" />
		<IR name="/stage2d/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Concat_5" output_port_id="/stage2d/Concat_5_output_0" />
		<IR name="/stage2d/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/Resize_2" output_port_id="/stage2d/Resize_2_output_0" />
		<IR name="/stage2d/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2d/Concat_6" output_port_id="/stage2d/Concat_6_output_0" />
		<IR name="/stage2d/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2095" output_port_id="onnx::Conv_2095" />
		<IR name="onnx::Conv_2095" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv2d/conv_s1/Conv" output_port_id="/stage2d/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv2d/relu_s1/Relu" output_port_id="/stage2d/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Shape_3" output_port_id="/stage2d/Shape_3_output_0" />
		<IR name="/stage2d/Shape_3" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Constant_19" output_port_id="/stage2d/Constant_19_output_0" />
		<IR name="/stage2d/Constant_19" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Constant_20" output_port_id="/stage2d/Constant_20_output_0" />
		<IR name="/stage2d/Constant_20" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Slice_3" output_port_id="/stage2d/Slice_3_output_0" />
		<IR name="/stage2d/Slice_3" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage2d/Constant_21" output_port_id="/stage2d/Constant_21_output_0" />
		<IR name="/stage2d/Constant_21" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage2d/Concat_7" output_port_id="/stage2d/Concat_7_output_0" />
		<IR name="/stage2d/Concat_7" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/Resize_3" output_port_id="/stage2d/Resize_3_output_0" />
		<IR name="/stage2d/Resize_3" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage2d/Concat_8" output_port_id="/stage2d/Concat_8_output_0" />
		<IR name="/stage2d/Concat_8" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2098" output_port_id="onnx::Conv_2098" />
		<IR name="onnx::Conv_2098" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv1d/conv_s1/Conv" output_port_id="/stage2d/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage2d/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage2d/rebnconv1d/relu_s1/Relu" output_port_id="/stage2d/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage2d/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage2d/Add" output_port_id="/stage2d/Add_output_0" />
		<IR name="/stage2d/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side2.weight" output_port_id="side2.weight" />
		<IR name="side2.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side2/Conv" output_port_id="/side2/Conv_output_0" />
		<IR name="/side2/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/Shape_5" output_port_id="/Shape_5_output_0" />
		<IR name="/Shape_5" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_31" output_port_id="/Constant_31_output_0" />
		<IR name="/Constant_31" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_32" output_port_id="/Constant_32_output_0" />
		<IR name="/Constant_32" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_5" output_port_id="/Slice_5_output_0" />
		<IR name="/Slice_5" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_33" output_port_id="/Constant_33_output_0" />
		<IR name="/Constant_33" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_10" output_port_id="/Concat_10_output_0" />
		<IR name="/Concat_10" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_5" output_port_id="/Resize_5_output_0" />
		<IR name="/Resize_5" output_port_id="3" />
	</map>
	<map>
		<framework name="1801" output_port_id="1801" />
		<IR name="1801" output_port_id="1" />
	</map>
	<map>
		<framework name="/Shape_4" output_port_id="/Shape_4_output_0" />
		<IR name="/Shape_4" output_port_id="1" />
	</map>
	<map>
		<framework name="/Constant_25" output_port_id="/Constant_25_output_0" />
		<IR name="/Constant_25" output_port_id="0" />
	</map>
	<map>
		<framework name="/Constant_26" output_port_id="/Constant_26_output_0" />
		<IR name="/Constant_26" output_port_id="0" />
	</map>
	<map>
		<framework name="/Slice_4" output_port_id="/Slice_4_output_0" />
		<IR name="/Slice_4" output_port_id="4" />
	</map>
	<map>
		<framework name="/Constant_27" output_port_id="/Constant_27_output_0" />
		<IR name="/Constant_27" output_port_id="0" />
	</map>
	<map>
		<framework name="/Concat_8" output_port_id="/Concat_8_output_0" />
		<IR name="/Concat_8" output_port_id="2" />
	</map>
	<map>
		<framework name="/Resize_4" output_port_id="/Resize_4_output_0" />
		<IR name="/Resize_4" output_port_id="3" />
	</map>
	<map>
		<framework name="/Concat_9" output_port_id="/Concat_9_output_0" />
		<IR name="/Concat_9" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2101" output_port_id="onnx::Conv_2101" />
		<IR name="onnx::Conv_2101" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconvin/conv_s1/Conv" output_port_id="/stage1d/rebnconvin/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconvin/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconvin/relu_s1/Relu" output_port_id="/stage1d/rebnconvin/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconvin/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2104" output_port_id="onnx::Conv_2104" />
		<IR name="onnx::Conv_2104" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv1/conv_s1/Conv" output_port_id="/stage1d/rebnconv1/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv1/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv1/relu_s1/Relu" output_port_id="/stage1d/rebnconv1/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv1/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/pool1/MaxPool" output_port_id="/stage1d/pool1/MaxPool_output_0" />
		<IR name="/stage1d/pool1/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2107" output_port_id="onnx::Conv_2107" />
		<IR name="onnx::Conv_2107" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv2/conv_s1/Conv" output_port_id="/stage1d/rebnconv2/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv2/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv2/relu_s1/Relu" output_port_id="/stage1d/rebnconv2/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv2/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/pool2/MaxPool" output_port_id="/stage1d/pool2/MaxPool_output_0" />
		<IR name="/stage1d/pool2/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2110" output_port_id="onnx::Conv_2110" />
		<IR name="onnx::Conv_2110" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv3/conv_s1/Conv" output_port_id="/stage1d/rebnconv3/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv3/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv3/relu_s1/Relu" output_port_id="/stage1d/rebnconv3/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv3/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/pool3/MaxPool" output_port_id="/stage1d/pool3/MaxPool_output_0" />
		<IR name="/stage1d/pool3/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2113" output_port_id="onnx::Conv_2113" />
		<IR name="onnx::Conv_2113" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv4/conv_s1/Conv" output_port_id="/stage1d/rebnconv4/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv4/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv4/relu_s1/Relu" output_port_id="/stage1d/rebnconv4/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv4/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/pool4/MaxPool" output_port_id="/stage1d/pool4/MaxPool_output_0" />
		<IR name="/stage1d/pool4/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2116" output_port_id="onnx::Conv_2116" />
		<IR name="onnx::Conv_2116" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv5/conv_s1/Conv" output_port_id="/stage1d/rebnconv5/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv5/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv5/relu_s1/Relu" output_port_id="/stage1d/rebnconv5/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv5/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/pool5/MaxPool" output_port_id="/stage1d/pool5/MaxPool_output_0" />
		<IR name="/stage1d/pool5/MaxPool" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2119" output_port_id="onnx::Conv_2119" />
		<IR name="onnx::Conv_2119" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv6/conv_s1/Conv" output_port_id="/stage1d/rebnconv6/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv6/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv6/relu_s1/Relu" output_port_id="/stage1d/rebnconv6/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv6/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="onnx::Conv_2122" output_port_id="onnx::Conv_2122" />
		<IR name="onnx::Conv_2122" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv7/conv_s1/Conv" output_port_id="/stage1d/rebnconv7/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv7/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv7/relu_s1/Relu" output_port_id="/stage1d/rebnconv7/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv7/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Concat" output_port_id="/stage1d/Concat_output_0" />
		<IR name="/stage1d/Concat" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2125" output_port_id="onnx::Conv_2125" />
		<IR name="onnx::Conv_2125" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv6d/conv_s1/Conv" output_port_id="/stage1d/rebnconv6d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv6d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv6d/relu_s1/Relu" output_port_id="/stage1d/rebnconv6d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv6d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Shape" output_port_id="/stage1d/Shape_output_0" />
		<IR name="/stage1d/Shape" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Constant_1" output_port_id="/stage1d/Constant_1_output_0" />
		<IR name="/stage1d/Constant_1" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Constant_2" output_port_id="/stage1d/Constant_2_output_0" />
		<IR name="/stage1d/Constant_2" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Slice" output_port_id="/stage1d/Slice_output_0" />
		<IR name="/stage1d/Slice" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1d/Constant_3" output_port_id="/stage1d/Constant_3_output_0" />
		<IR name="/stage1d/Constant_3" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Concat_1" output_port_id="/stage1d/Concat_1_output_0" />
		<IR name="/stage1d/Concat_1" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/Resize" output_port_id="/stage1d/Resize_output_0" />
		<IR name="/stage1d/Resize" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1d/Concat_2" output_port_id="/stage1d/Concat_2_output_0" />
		<IR name="/stage1d/Concat_2" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2128" output_port_id="onnx::Conv_2128" />
		<IR name="onnx::Conv_2128" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv5d/conv_s1/Conv" output_port_id="/stage1d/rebnconv5d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv5d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv5d/relu_s1/Relu" output_port_id="/stage1d/rebnconv5d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv5d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Shape_1" output_port_id="/stage1d/Shape_1_output_0" />
		<IR name="/stage1d/Shape_1" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Constant_7" output_port_id="/stage1d/Constant_7_output_0" />
		<IR name="/stage1d/Constant_7" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Constant_8" output_port_id="/stage1d/Constant_8_output_0" />
		<IR name="/stage1d/Constant_8" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Slice_1" output_port_id="/stage1d/Slice_1_output_0" />
		<IR name="/stage1d/Slice_1" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1d/Constant_9" output_port_id="/stage1d/Constant_9_output_0" />
		<IR name="/stage1d/Constant_9" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Concat_3" output_port_id="/stage1d/Concat_3_output_0" />
		<IR name="/stage1d/Concat_3" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/Resize_1" output_port_id="/stage1d/Resize_1_output_0" />
		<IR name="/stage1d/Resize_1" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1d/Concat_4" output_port_id="/stage1d/Concat_4_output_0" />
		<IR name="/stage1d/Concat_4" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2131" output_port_id="onnx::Conv_2131" />
		<IR name="onnx::Conv_2131" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv4d/conv_s1/Conv" output_port_id="/stage1d/rebnconv4d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv4d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv4d/relu_s1/Relu" output_port_id="/stage1d/rebnconv4d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv4d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Shape_2" output_port_id="/stage1d/Shape_2_output_0" />
		<IR name="/stage1d/Shape_2" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Constant_13" output_port_id="/stage1d/Constant_13_output_0" />
		<IR name="/stage1d/Constant_13" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Constant_14" output_port_id="/stage1d/Constant_14_output_0" />
		<IR name="/stage1d/Constant_14" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Slice_2" output_port_id="/stage1d/Slice_2_output_0" />
		<IR name="/stage1d/Slice_2" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1d/Constant_15" output_port_id="/stage1d/Constant_15_output_0" />
		<IR name="/stage1d/Constant_15" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Concat_5" output_port_id="/stage1d/Concat_5_output_0" />
		<IR name="/stage1d/Concat_5" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/Resize_2" output_port_id="/stage1d/Resize_2_output_0" />
		<IR name="/stage1d/Resize_2" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1d/Concat_6" output_port_id="/stage1d/Concat_6_output_0" />
		<IR name="/stage1d/Concat_6" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2134" output_port_id="onnx::Conv_2134" />
		<IR name="onnx::Conv_2134" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv3d/conv_s1/Conv" output_port_id="/stage1d/rebnconv3d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv3d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv3d/relu_s1/Relu" output_port_id="/stage1d/rebnconv3d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv3d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Shape_3" output_port_id="/stage1d/Shape_3_output_0" />
		<IR name="/stage1d/Shape_3" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Constant_19" output_port_id="/stage1d/Constant_19_output_0" />
		<IR name="/stage1d/Constant_19" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Constant_20" output_port_id="/stage1d/Constant_20_output_0" />
		<IR name="/stage1d/Constant_20" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Slice_3" output_port_id="/stage1d/Slice_3_output_0" />
		<IR name="/stage1d/Slice_3" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1d/Constant_21" output_port_id="/stage1d/Constant_21_output_0" />
		<IR name="/stage1d/Constant_21" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Concat_7" output_port_id="/stage1d/Concat_7_output_0" />
		<IR name="/stage1d/Concat_7" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/Resize_3" output_port_id="/stage1d/Resize_3_output_0" />
		<IR name="/stage1d/Resize_3" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1d/Concat_8" output_port_id="/stage1d/Concat_8_output_0" />
		<IR name="/stage1d/Concat_8" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2137" output_port_id="onnx::Conv_2137" />
		<IR name="onnx::Conv_2137" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv2d/conv_s1/Conv" output_port_id="/stage1d/rebnconv2d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv2d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv2d/relu_s1/Relu" output_port_id="/stage1d/rebnconv2d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv2d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Shape_4" output_port_id="/stage1d/Shape_4_output_0" />
		<IR name="/stage1d/Shape_4" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Constant_25" output_port_id="/stage1d/Constant_25_output_0" />
		<IR name="/stage1d/Constant_25" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Constant_26" output_port_id="/stage1d/Constant_26_output_0" />
		<IR name="/stage1d/Constant_26" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Slice_4" output_port_id="/stage1d/Slice_4_output_0" />
		<IR name="/stage1d/Slice_4" output_port_id="4" />
	</map>
	<map>
		<framework name="/stage1d/Constant_27" output_port_id="/stage1d/Constant_27_output_0" />
		<IR name="/stage1d/Constant_27" output_port_id="0" />
	</map>
	<map>
		<framework name="/stage1d/Concat_9" output_port_id="/stage1d/Concat_9_output_0" />
		<IR name="/stage1d/Concat_9" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/Resize_4" output_port_id="/stage1d/Resize_4_output_0" />
		<IR name="/stage1d/Resize_4" output_port_id="3" />
	</map>
	<map>
		<framework name="/stage1d/Concat_10" output_port_id="/stage1d/Concat_10_output_0" />
		<IR name="/stage1d/Concat_10" output_port_id="2" />
	</map>
	<map>
		<framework name="onnx::Conv_2140" output_port_id="onnx::Conv_2140" />
		<IR name="onnx::Conv_2140" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv1d/conv_s1/Conv" output_port_id="/stage1d/rebnconv1d/conv_s1/Conv_output_0" />
		<IR name="/stage1d/rebnconv1d/conv_s1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="/stage1d/rebnconv1d/relu_s1/Relu" output_port_id="/stage1d/rebnconv1d/relu_s1/Relu_output_0" />
		<IR name="/stage1d/rebnconv1d/relu_s1/Relu" output_port_id="1" />
	</map>
	<map>
		<framework name="/stage1d/Add" output_port_id="/stage1d/Add_output_0" />
		<IR name="/stage1d/Add" output_port_id="2" />
	</map>
	<map>
		<framework name="side1.weight" output_port_id="side1.weight" />
		<IR name="side1.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/side1/Conv" output_port_id="/side1/Conv_output_0" />
		<IR name="/side1/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="1800" output_port_id="1800" />
		<IR name="1800" output_port_id="1" />
	</map>
	<map>
		<framework name="/Concat_15" output_port_id="/Concat_15_output_0" />
		<IR name="/Concat_15" output_port_id="6" />
	</map>
	<map>
		<framework name="outconv.weight" output_port_id="outconv.weight" />
		<IR name="outconv.weight" output_port_id="1" />
	</map>
	<map>
		<framework name="/outconv/Conv" output_port_id="/outconv/Conv_output_0" />
		<IR name="/outconv/Conv" output_port_id="2" />
	</map>
	<map>
		<framework name="1799" output_port_id="1799" />
		<IR name="1799" output_port_id="1" />
	</map>
</mapping>
