var namespacealpaka_1_1buf_1_1traits =
[
    [ "Alloc", "structalpaka_1_1buf_1_1traits_1_1Alloc.html", null ],
    [ "Alloc< TElem, DimInt< 1u >, TIdx, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_011u_01_4_00_01TIdx_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_011u_01_4_00_01TIdx_00_01DevOmp5_01_4" ],
    [ "Alloc< TElem, DimInt< 1u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_011u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_011u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, DimInt< 2u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_012u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_012u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, DimInt< 3u >, TIdx, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_013u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01DimInt_3_013u_01_4_00_01TIdx_00_01DevUniformCudaHipRt_01_4" ],
    [ "Alloc< TElem, TDim, TIdx, DevCpu >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevCpu_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevCpu_01_4" ],
    [ "Alloc< TElem, TDim, TIdx, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Alloc_3_01TElem_00_01TDim_00_01TIdx_00_01DevOmp5_01_4" ],
    [ "BufType", "structalpaka_1_1buf_1_1traits_1_1BufType.html", null ],
    [ "BufType< DevCpu, TElem, TDim, TIdx >", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevCpu_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< DevOmp5, TElem, TDim, TIdx >", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevOmp5_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "BufType< DevUniformCudaHipRt, TElem, TDim, TIdx >", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4.html", "structalpaka_1_1buf_1_1traits_1_1BufType_3_01DevUniformCudaHipRt_00_01TElem_00_01TDim_00_01TIdx_01_4" ],
    [ "IsPinned", "structalpaka_1_1buf_1_1traits_1_1IsPinned.html", null ],
    [ "IsPinned< buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "IsPinned< buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1IsPinned_3_01buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Map", "structalpaka_1_1buf_1_1traits_1_1Map.html", null ],
    [ "Map< buf::BufCpu< TElem, TDim, TIdx >, DevCpu >", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4" ],
    [ "Map< buf::BufCpu< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Map< buf::BufCpu< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevUniformCudaHipRt_01_4" ],
    [ "Map< buf::BufOmp5< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Map< buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdc71afe0d5ef28205665193c1fb7091a4.html", "structalpaka_1_1buf_1_1traits_1_1Map_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdc71afe0d5ef28205665193c1fb7091a4" ],
    [ "Pin", "structalpaka_1_1buf_1_1traits_1_1Pin.html", null ],
    [ "Pin< buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Pin< buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Pin_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy.html", null ],
    [ "PrepareForAsyncCopy< buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "PrepareForAsyncCopy< buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1PrepareForAsyncCopy_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unmap", "structalpaka_1_1buf_1_1traits_1_1Unmap.html", null ],
    [ "Unmap< buf::BufCpu< TElem, TDim, TIdx >, DevCpu >", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevCpu_01_4" ],
    [ "Unmap< buf::BufCpu< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Unmap< buf::BufCpu< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevUniformCudaHipRt_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevUniformCudaHipRt_01_4" ],
    [ "Unmap< buf::BufOmp5< TElem, TDim, TIdx >, DevOmp5 >", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_00_01DevOmp5_01_4" ],
    [ "Unmap< buf::BufUniformCudaHipRt< TElem, TDim, TIdx >, DevUniformCudaHipRt >", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01T0304bc7d10cddbb548b1e872cd6cb84c.html", "structalpaka_1_1buf_1_1traits_1_1Unmap_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01T0304bc7d10cddbb548b1e872cd6cb84c" ],
    [ "Unpin", "structalpaka_1_1buf_1_1traits_1_1Unpin.html", null ],
    [ "Unpin< buf::BufCpu< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufCpu_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< buf::BufOmp5< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufOmp5_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< buf::BufUniformCudaHipRt< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1BufUniformCudaHipRt_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ],
    [ "Unpin< buf::cpu::detail::BufCpuImpl< TElem, TDim, TIdx > >", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4.html", "structalpaka_1_1buf_1_1traits_1_1Unpin_3_01buf_1_1cpu_1_1detail_1_1BufCpuImpl_3_01TElem_00_01TDim_00_01TIdx_01_4_01_4" ]
];