

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Mon Jul 15 22:02:50 2019

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        hls
* Solution:       default
* Product family: zynq
* Target device:  xc7z020clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.354|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +----------+----------+----------+----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |    min   |    max   |    min   |    max   |   Type  |
    +----------+----------+----------+----------+---------+
    |  23080057|  23080057|  23080057|  23080057|   none  |
    +----------+----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        +------------------------------+-------------------+--------+--------+--------+--------+---------+
        |                              |                   |     Latency     |     Interval    | Pipeline|
        |           Instance           |       Module      |   min  |   max  |   min  |   max  |   Type  |
        +------------------------------+-------------------+--------+--------+--------+--------+---------+
        |grp_lstm_forward_once_fu_220  |lstm_forward_once  |  818192|  818192|  818192|  818192|   none  |
        |grp_dense_forward_fu_256      |dense_forward      |  148610|  148610|  148610|  148610|   none  |
        |grp_softmax_forward_fu_268    |softmax_forward    |   11612|   11612|   11612|   11612|   none  |
        +------------------------------+-------------------+--------+--------+--------+--------+---------+

        * Loop: 
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |             |       Latency       | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1     |     10248|     10248|       366|          -|          -|    28|    no    |
        | + Loop 1.1  |       364|       364|        13|          -|          -|    28|    no    |
        |- Loop 2     |       128|       128|         1|          -|          -|   128|    no    |
        |- Loop 3     |  22909432|  22909432|    818194|          -|          -|    28|    no    |
        |- Loop 4     |        20|        20|         2|          -|          -|    10|    no    |
        +-------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 23
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1_i)
	16  / (exitcond1_i)
3 --> 
	4  / (!exitcond_i)
	2  / (exitcond_i)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	3  / true
16 --> 
	16  / (!exitcond1_i4)
	17  / (exitcond1_i4)
17 --> 
	18  / (!exitcond_i6)
	19  / (exitcond_i6)
18 --> 
	17  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / (!exitcond)
23 --> 
	22  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %img) nounwind, !map !44"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %output_r) nounwind, !map !50"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @top_str) nounwind"   --->   Operation 26 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.17ns)   --->   "br label %.loopexit" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 27 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.62>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%i_i = phi i5 [ 0, %0 ], [ %i_3, %.loopexit.loopexit ]"   --->   Operation 28 'phi' 'i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.14ns)   --->   "%exitcond1_i = icmp eq i5 %i_i, -4" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 29 'icmp' 'exitcond1_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.46ns)   --->   "%i_3 = add i5 %i_i, 1" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 31 'add' 'i_3' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i, label %img_preprocess.exit.preheader, label %.preheader.preheader.i" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %i_i, i5 0)" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 33 'bitconcatenate' 'tmp_1' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i10 %tmp_1 to i11" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 34 'zext' 'p_shl_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %i_i, i2 0)" [src/rnn.cpp:123->src/rnn.cpp:85]   --->   Operation 35 'bitconcatenate' 'tmp_2' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%p_shl1_cast = zext i7 %tmp_2 to i11" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 36 'zext' 'p_shl1_cast' <Predicate = (!exitcond1_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.62ns)   --->   "%tmp_3 = sub i11 %p_shl_cast, %p_shl1_cast" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 37 'sub' 'tmp_3' <Predicate = (!exitcond1_i)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.17ns)   --->   "br label %.preheader.i" [src/rnn.cpp:125->src/rnn.cpp:85]   --->   Operation 38 'br' <Predicate = (!exitcond1_i)> <Delay = 1.17>
ST_2 : Operation 39 [1/1] (1.17ns)   --->   "br label %img_preprocess.exit" [src/rnn.cpp:135->src/rnn.cpp:86]   --->   Operation 39 'br' <Predicate = (exitcond1_i)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 4.04>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%j_i = phi i5 [ %j, %1 ], [ 0, %.preheader.preheader.i ]"   --->   Operation 40 'phi' 'j_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.14ns)   --->   "%exitcond_i = icmp eq i5 %j_i, -4" [src/rnn.cpp:125->src/rnn.cpp:85]   --->   Operation 41 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 42 'speclooptripcount' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.46ns)   --->   "%j = add i5 %j_i, 1" [src/rnn.cpp:125->src/rnn.cpp:85]   --->   Operation 43 'add' 'j' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %.loopexit.loopexit, label %1" [src/rnn.cpp:125->src/rnn.cpp:85]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i5 %j_i to i11" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 45 'zext' 'tmp_i_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.63ns)   --->   "%tmp_4 = add i11 %tmp_3, %tmp_i_cast" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 46 'add' 'tmp_4' <Predicate = (!exitcond_i)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_4_cast = sext i11 %tmp_4 to i64" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 47 'sext' 'tmp_4_cast' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%img_addr = getelementptr [784 x float]* %img, i64 0, i64 %tmp_4_cast" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 48 'getelementptr' 'img_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (2.41ns)   --->   "%img_load = load float* %img_addr, align 4" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 49 'load' 'img_load' <Predicate = (!exitcond_i)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 50 'br' <Predicate = (exitcond_i)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.21>
ST_4 : Operation 51 [1/2] (2.41ns)   --->   "%img_load = load float* %img_addr, align 4" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 51 'load' 'img_load' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 52 [1/1] (3.80ns)   --->   "%tmp_105_i = fpext float %img_load to double" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 52 'fpext' 'tmp_105_i' <Predicate = true> <Delay = 3.80> <Core = "Float2Double">   --->   Core 113 'Float2Double' <Latency = 0> <II = 1> <Delay = 3.80> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.35>
ST_5 : Operation 53 [5/5] (7.35ns)   --->   "%tmp_106_i = fmul double %tmp_105_i, 7.812500e-03" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 53 'dmul' 'tmp_106_i' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.35>
ST_6 : Operation 54 [4/5] (7.35ns)   --->   "%tmp_106_i = fmul double %tmp_105_i, 7.812500e-03" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 54 'dmul' 'tmp_106_i' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.35>
ST_7 : Operation 55 [3/5] (7.35ns)   --->   "%tmp_106_i = fmul double %tmp_105_i, 7.812500e-03" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 55 'dmul' 'tmp_106_i' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.35>
ST_8 : Operation 56 [2/5] (7.35ns)   --->   "%tmp_106_i = fmul double %tmp_105_i, 7.812500e-03" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 56 'dmul' 'tmp_106_i' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.35>
ST_9 : Operation 57 [1/5] (7.35ns)   --->   "%tmp_106_i = fmul double %tmp_105_i, 7.812500e-03" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 57 'dmul' 'tmp_106_i' <Predicate = true> <Delay = 7.35> <Core = "DMul">   --->   Core 115 'DMul' <Latency = 4> <II = 1> <Delay = 7.35> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.68>
ST_10 : Operation 58 [5/5] (6.68ns)   --->   "%tmp_107_i = fadd double %tmp_106_i, -1.000000e+00" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 58 'dadd' 'tmp_107_i' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.68>
ST_11 : Operation 59 [4/5] (6.68ns)   --->   "%tmp_107_i = fadd double %tmp_106_i, -1.000000e+00" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 59 'dadd' 'tmp_107_i' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.68>
ST_12 : Operation 60 [3/5] (6.68ns)   --->   "%tmp_107_i = fadd double %tmp_106_i, -1.000000e+00" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 60 'dadd' 'tmp_107_i' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.68>
ST_13 : Operation 61 [2/5] (6.68ns)   --->   "%tmp_107_i = fadd double %tmp_106_i, -1.000000e+00" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 61 'dadd' 'tmp_107_i' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.68>
ST_14 : Operation 62 [1/5] (6.68ns)   --->   "%tmp_107_i = fadd double %tmp_106_i, -1.000000e+00" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 62 'dadd' 'tmp_107_i' <Predicate = true> <Delay = 6.68> <Core = "DAddSub">   --->   Core 114 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.68> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.42>
ST_15 : Operation 63 [1/1] (5.00ns)   --->   "%tmp_108_i = fptrunc double %tmp_107_i to float" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 63 'fptrunc' 'tmp_108_i' <Predicate = true> <Delay = 5.00> <Core = "Double2Float">   --->   Core 122 'Double2Float' <Latency = 0> <II = 1> <Delay = 5.00> <FuncUnit> <Opcode : 'fptrunc'> <InPorts = 1> <OutPorts = 1>
ST_15 : Operation 64 [1/1] (2.41ns)   --->   "store float %tmp_108_i, float* %img_addr, align 4" [src/rnn.cpp:127->src/rnn.cpp:85]   --->   Operation 64 'store' <Predicate = true> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 65 [1/1] (0.00ns)   --->   "br label %.preheader.i" [src/rnn.cpp:125->src/rnn.cpp:85]   --->   Operation 65 'br' <Predicate = true> <Delay = 0.00>

State 16 <SV = 2> <Delay = 2.41>
ST_16 : Operation 66 [1/1] (0.00ns)   --->   "%i_i3 = phi i8 [ %i_2, %2 ], [ 0, %img_preprocess.exit.preheader ]"   --->   Operation 66 'phi' 'i_i3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 67 [1/1] (1.33ns)   --->   "%exitcond1_i4 = icmp eq i8 %i_i3, -128" [src/rnn.cpp:135->src/rnn.cpp:86]   --->   Operation 67 'icmp' 'exitcond1_i4' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 68 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 128, i64 128, i64 128) nounwind"   --->   Operation 68 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 69 [1/1] (1.62ns)   --->   "%i_2 = add i8 %i_i3, 1" [src/rnn.cpp:135->src/rnn.cpp:86]   --->   Operation 69 'add' 'i_2' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 70 [1/1] (0.00ns)   --->   "br i1 %exitcond1_i4, label %.preheader.i7.preheader, label %2" [src/rnn.cpp:135->src/rnn.cpp:86]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_i5 = zext i8 %i_i3 to i64" [src/rnn.cpp:137->src/rnn.cpp:86]   --->   Operation 71 'zext' 'tmp_i5' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_16 : Operation 72 [1/1] (0.00ns)   --->   "%c_addr = getelementptr inbounds [128 x float]* @c, i64 0, i64 %tmp_i5" [src/rnn.cpp:137->src/rnn.cpp:86]   --->   Operation 72 'getelementptr' 'c_addr' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_16 : Operation 73 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %c_addr, align 4" [src/rnn.cpp:137->src/rnn.cpp:86]   --->   Operation 73 'store' <Predicate = (!exitcond1_i4)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%h_addr = getelementptr inbounds [128 x float]* @h, i64 0, i64 %tmp_i5" [src/rnn.cpp:138->src/rnn.cpp:86]   --->   Operation 74 'getelementptr' 'h_addr' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_16 : Operation 75 [1/1] (2.41ns)   --->   "store float 0.000000e+00, float* %h_addr, align 4" [src/rnn.cpp:138->src/rnn.cpp:86]   --->   Operation 75 'store' <Predicate = (!exitcond1_i4)> <Delay = 2.41> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 76 [1/1] (0.00ns)   --->   "br label %img_preprocess.exit" [src/rnn.cpp:135->src/rnn.cpp:86]   --->   Operation 76 'br' <Predicate = (!exitcond1_i4)> <Delay = 0.00>
ST_16 : Operation 77 [1/1] (1.17ns)   --->   "br label %.preheader.i7" [src/rnn.cpp:140->src/rnn.cpp:86]   --->   Operation 77 'br' <Predicate = (exitcond1_i4)> <Delay = 1.17>

State 17 <SV = 3> <Delay = 1.62>
ST_17 : Operation 78 [1/1] (0.00ns)   --->   "%i1_i = phi i5 [ %i_4, %3 ], [ 0, %.preheader.i7.preheader ]"   --->   Operation 78 'phi' 'i1_i' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 79 [1/1] (1.14ns)   --->   "%exitcond_i6 = icmp eq i5 %i1_i, -4" [src/rnn.cpp:140->src/rnn.cpp:86]   --->   Operation 79 'icmp' 'exitcond_i6' <Predicate = true> <Delay = 1.14> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 80 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind"   --->   Operation 80 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 81 [1/1] (1.46ns)   --->   "%i_4 = add i5 %i1_i, 1" [src/rnn.cpp:140->src/rnn.cpp:86]   --->   Operation 81 'add' 'i_4' <Predicate = true> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 82 [1/1] (0.00ns)   --->   "br i1 %exitcond_i6, label %lstm_forward.exit, label %3" [src/rnn.cpp:140->src/rnn.cpp:86]   --->   Operation 82 'br' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 83 [2/2] (1.62ns)   --->   "call fastcc void @lstm_forward_once([784 x float]* %img, i5 %i1_i) nounwind" [src/rnn.cpp:142->src/rnn.cpp:86]   --->   Operation 83 'call' <Predicate = (!exitcond_i6)> <Delay = 1.62> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 84 [2/2] (0.00ns)   --->   "call fastcc void @dense_forward([128 x float]* @h) nounwind" [src/rnn.cpp:87]   --->   Operation 84 'call' <Predicate = (exitcond_i6)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 4> <Delay = 0.00>
ST_18 : Operation 85 [1/2] (0.00ns)   --->   "call fastcc void @lstm_forward_once([784 x float]* %img, i5 %i1_i) nounwind" [src/rnn.cpp:142->src/rnn.cpp:86]   --->   Operation 85 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 86 [1/1] (0.00ns)   --->   "br label %.preheader.i7" [src/rnn.cpp:140->src/rnn.cpp:86]   --->   Operation 86 'br' <Predicate = true> <Delay = 0.00>

State 19 <SV = 4> <Delay = 0.00>
ST_19 : Operation 87 [1/2] (0.00ns)   --->   "call fastcc void @dense_forward([128 x float]* @h) nounwind" [src/rnn.cpp:87]   --->   Operation 87 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 5> <Delay = 0.00>
ST_20 : Operation 88 [2/2] (0.00ns)   --->   "call fastcc void @softmax_forward([128 x float]* @dense_output) nounwind" [src/rnn.cpp:88]   --->   Operation 88 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 6> <Delay = 1.17>
ST_21 : Operation 89 [1/2] (0.00ns)   --->   "call fastcc void @softmax_forward([128 x float]* @dense_output) nounwind" [src/rnn.cpp:88]   --->   Operation 89 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 90 [1/1] (1.17ns)   --->   "br label %4" [src/rnn.cpp:90]   --->   Operation 90 'br' <Predicate = true> <Delay = 1.17>

State 22 <SV = 7> <Delay = 1.56>
ST_22 : Operation 91 [1/1] (0.00ns)   --->   "%i = phi i4 [ 0, %lstm_forward.exit ], [ %i_1, %5 ]"   --->   Operation 91 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 92 [1/1] (1.08ns)   --->   "%exitcond = icmp eq i4 %i, -6" [src/rnn.cpp:90]   --->   Operation 92 'icmp' 'exitcond' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 93 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 93 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 94 [1/1] (1.40ns)   --->   "%i_1 = add i4 %i, 1" [src/rnn.cpp:90]   --->   Operation 94 'add' 'i_1' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 95 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %6, label %5" [src/rnn.cpp:90]   --->   Operation 95 'br' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 96 [1/1] (0.00ns)   --->   "%tmp = zext i4 %i to i64" [src/rnn.cpp:92]   --->   Operation 96 'zext' 'tmp' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 97 [1/1] (0.00ns)   --->   "%softmax_output_addr = getelementptr inbounds [10 x float]* @softmax_output, i64 0, i64 %tmp" [src/rnn.cpp:92]   --->   Operation 97 'getelementptr' 'softmax_output_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_22 : Operation 98 [2/2] (1.56ns)   --->   "%softmax_output_load = load float* %softmax_output_addr, align 4" [src/rnn.cpp:92]   --->   Operation 98 'load' 'softmax_output_load' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_22 : Operation 99 [1/1] (0.00ns)   --->   "ret void" [src/rnn.cpp:94]   --->   Operation 99 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 23 <SV = 8> <Delay = 3.13>
ST_23 : Operation 100 [1/2] (1.56ns)   --->   "%softmax_output_load = load float* %softmax_output_addr, align 4" [src/rnn.cpp:92]   --->   Operation 100 'load' 'softmax_output_load' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [10 x float]* %output_r, i64 0, i64 %tmp" [src/rnn.cpp:92]   --->   Operation 101 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (1.56ns)   --->   "store float %softmax_output_load, float* %output_addr, align 4" [src/rnn.cpp:92]   --->   Operation 102 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "br label %4" [src/rnn.cpp:90]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ img]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ c]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ h]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ lstm_kernel_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_recurrent_kerne_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_bias_f]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_kernel_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_recurrent_kerne_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_bias_i]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_kernel_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_recurrent_kerne_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_bias_c]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_kernel_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_recurrent_kerne]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ lstm_bias_o]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_output]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=0; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ dense_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ dense_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ softmax_output]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ softmax_kernel]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ softmax_bias]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_24         (specbitsmap      ) [ 000000000000000000000000]
StgValue_25         (specbitsmap      ) [ 000000000000000000000000]
StgValue_26         (spectopmodule    ) [ 000000000000000000000000]
StgValue_27         (br               ) [ 011111111111111100000000]
i_i                 (phi              ) [ 001000000000000000000000]
exitcond1_i         (icmp             ) [ 001111111111111100000000]
empty               (speclooptripcount) [ 000000000000000000000000]
i_3                 (add              ) [ 011111111111111100000000]
StgValue_32         (br               ) [ 000000000000000000000000]
tmp_1               (bitconcatenate   ) [ 000000000000000000000000]
p_shl_cast          (zext             ) [ 000000000000000000000000]
tmp_2               (bitconcatenate   ) [ 000000000000000000000000]
p_shl1_cast         (zext             ) [ 000000000000000000000000]
tmp_3               (sub              ) [ 000111111111111100000000]
StgValue_38         (br               ) [ 001111111111111100000000]
StgValue_39         (br               ) [ 001111111111111110000000]
j_i                 (phi              ) [ 000100000000000000000000]
exitcond_i          (icmp             ) [ 001111111111111100000000]
empty_5             (speclooptripcount) [ 000000000000000000000000]
j                   (add              ) [ 001111111111111100000000]
StgValue_44         (br               ) [ 000000000000000000000000]
tmp_i_cast          (zext             ) [ 000000000000000000000000]
tmp_4               (add              ) [ 000000000000000000000000]
tmp_4_cast          (sext             ) [ 000000000000000000000000]
img_addr            (getelementptr    ) [ 000011111111111100000000]
StgValue_50         (br               ) [ 011111111111111100000000]
img_load            (load             ) [ 000000000000000000000000]
tmp_105_i           (fpext            ) [ 000001111100000000000000]
tmp_106_i           (dmul             ) [ 000000000011111000000000]
tmp_107_i           (dadd             ) [ 000000000000000100000000]
tmp_108_i           (fptrunc          ) [ 000000000000000000000000]
StgValue_64         (store            ) [ 000000000000000000000000]
StgValue_65         (br               ) [ 001111111111111100000000]
i_i3                (phi              ) [ 000000000000000010000000]
exitcond1_i4        (icmp             ) [ 000000000000000010000000]
empty_6             (speclooptripcount) [ 000000000000000000000000]
i_2                 (add              ) [ 001000000000000010000000]
StgValue_70         (br               ) [ 000000000000000000000000]
tmp_i5              (zext             ) [ 000000000000000000000000]
c_addr              (getelementptr    ) [ 000000000000000000000000]
StgValue_73         (store            ) [ 000000000000000000000000]
h_addr              (getelementptr    ) [ 000000000000000000000000]
StgValue_75         (store            ) [ 000000000000000000000000]
StgValue_76         (br               ) [ 001000000000000010000000]
StgValue_77         (br               ) [ 000000000000000011100000]
i1_i                (phi              ) [ 000000000000000001100000]
exitcond_i6         (icmp             ) [ 000000000000000001100000]
empty_7             (speclooptripcount) [ 000000000000000000000000]
i_4                 (add              ) [ 000000000000000011100000]
StgValue_82         (br               ) [ 000000000000000000000000]
StgValue_85         (call             ) [ 000000000000000000000000]
StgValue_86         (br               ) [ 000000000000000011100000]
StgValue_87         (call             ) [ 000000000000000000000000]
StgValue_89         (call             ) [ 000000000000000000000000]
StgValue_90         (br               ) [ 000000000000000000000111]
i                   (phi              ) [ 000000000000000000000010]
exitcond            (icmp             ) [ 000000000000000000000011]
empty_8             (speclooptripcount) [ 000000000000000000000000]
i_1                 (add              ) [ 000000000000000000000111]
StgValue_95         (br               ) [ 000000000000000000000000]
tmp                 (zext             ) [ 000000000000000000000001]
softmax_output_addr (getelementptr    ) [ 000000000000000000000001]
StgValue_99         (ret              ) [ 000000000000000000000000]
softmax_output_load (load             ) [ 000000000000000000000000]
output_addr         (getelementptr    ) [ 000000000000000000000000]
StgValue_102        (store            ) [ 000000000000000000000000]
StgValue_103        (br               ) [ 000000000000000000000111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="img">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="img"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="output_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="c">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="c"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="h">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="h"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="lstm_kernel_f">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_kernel_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="lstm_recurrent_kerne_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_recurrent_kerne_3"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="lstm_bias_f">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_bias_f"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="lstm_kernel_i">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_kernel_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="lstm_recurrent_kerne_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_recurrent_kerne_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="lstm_bias_i">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_bias_i"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="lstm_kernel_c">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_kernel_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="lstm_recurrent_kerne_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_recurrent_kerne_1"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="lstm_bias_c">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_bias_c"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="lstm_kernel_o">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_kernel_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="lstm_recurrent_kerne">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_recurrent_kerne"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="lstm_bias_o">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_bias_o"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="dense_output">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="dense_kernel">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="dense_bias">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="softmax_output">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_output"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="softmax_kernel">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_kernel"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="softmax_bias">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="top_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lstm_forward_once"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_forward"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="softmax_forward"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="img_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="11" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="img_addr/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="grp_access_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="10" slack="0"/>
<pin id="105" dir="0" index="1" bw="32" slack="0"/>
<pin id="106" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="107" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="img_load/3 StgValue_64/15 "/>
</bind>
</comp>

<comp id="109" class="1004" name="c_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="32" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="8" slack="0"/>
<pin id="113" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="c_addr/16 "/>
</bind>
</comp>

<comp id="116" class="1004" name="StgValue_73_access_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="120" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/16 "/>
</bind>
</comp>

<comp id="123" class="1004" name="h_addr_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="0"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="8" slack="0"/>
<pin id="127" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="h_addr/16 "/>
</bind>
</comp>

<comp id="130" class="1004" name="StgValue_75_access_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="7" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="134" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_75/16 "/>
</bind>
</comp>

<comp id="137" class="1004" name="softmax_output_addr_gep_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="0"/>
<pin id="140" dir="0" index="2" bw="4" slack="0"/>
<pin id="141" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="softmax_output_addr/22 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="4" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="147" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="softmax_output_load/22 "/>
</bind>
</comp>

<comp id="150" class="1004" name="output_addr_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="4" slack="1"/>
<pin id="154" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/23 "/>
</bind>
</comp>

<comp id="157" class="1004" name="StgValue_102_access_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="0" index="1" bw="32" slack="0"/>
<pin id="160" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/23 "/>
</bind>
</comp>

<comp id="164" class="1005" name="i_i_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="5" slack="1"/>
<pin id="166" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_i (phireg) "/>
</bind>
</comp>

<comp id="168" class="1004" name="i_i_phi_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="1" slack="1"/>
<pin id="170" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="171" dir="0" index="2" bw="5" slack="0"/>
<pin id="172" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i/2 "/>
</bind>
</comp>

<comp id="175" class="1005" name="j_i_reg_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="5" slack="1"/>
<pin id="177" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="j_i (phireg) "/>
</bind>
</comp>

<comp id="179" class="1004" name="j_i_phi_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="5" slack="0"/>
<pin id="181" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="182" dir="0" index="2" bw="1" slack="1"/>
<pin id="183" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_i/3 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_i3_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i_i3 (phireg) "/>
</bind>
</comp>

<comp id="190" class="1004" name="i_i3_phi_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="1" slack="1"/>
<pin id="194" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="195" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_i3/16 "/>
</bind>
</comp>

<comp id="197" class="1005" name="i1_i_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="5" slack="1"/>
<pin id="199" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i1_i (phireg) "/>
</bind>
</comp>

<comp id="201" class="1004" name="i1_i_phi_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="5" slack="0"/>
<pin id="203" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="204" dir="0" index="2" bw="1" slack="1"/>
<pin id="205" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_i/17 "/>
</bind>
</comp>

<comp id="209" class="1005" name="i_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="4" slack="1"/>
<pin id="211" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="i_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="1" slack="1"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="4" slack="0"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/22 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_lstm_forward_once_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="5" slack="0"/>
<pin id="224" dir="0" index="3" bw="32" slack="0"/>
<pin id="225" dir="0" index="4" bw="32" slack="0"/>
<pin id="226" dir="0" index="5" bw="32" slack="0"/>
<pin id="227" dir="0" index="6" bw="32" slack="0"/>
<pin id="228" dir="0" index="7" bw="32" slack="0"/>
<pin id="229" dir="0" index="8" bw="32" slack="0"/>
<pin id="230" dir="0" index="9" bw="32" slack="0"/>
<pin id="231" dir="0" index="10" bw="32" slack="0"/>
<pin id="232" dir="0" index="11" bw="32" slack="0"/>
<pin id="233" dir="0" index="12" bw="32" slack="0"/>
<pin id="234" dir="0" index="13" bw="32" slack="0"/>
<pin id="235" dir="0" index="14" bw="32" slack="0"/>
<pin id="236" dir="0" index="15" bw="32" slack="0"/>
<pin id="237" dir="0" index="16" bw="32" slack="0"/>
<pin id="238" dir="1" index="17" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_83/17 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_dense_forward_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="0" slack="0"/>
<pin id="258" dir="0" index="1" bw="32" slack="0"/>
<pin id="259" dir="0" index="2" bw="32" slack="0"/>
<pin id="260" dir="0" index="3" bw="32" slack="0"/>
<pin id="261" dir="0" index="4" bw="32" slack="0"/>
<pin id="262" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_84/17 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_softmax_forward_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="0" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="0"/>
<pin id="271" dir="0" index="2" bw="32" slack="0"/>
<pin id="272" dir="0" index="3" bw="32" slack="0"/>
<pin id="273" dir="0" index="4" bw="32" slack="0"/>
<pin id="274" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="StgValue_88/20 "/>
</bind>
</comp>

<comp id="280" class="1004" name="tmp_108_i_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fptrunc(40) " fcode="fptrunc"/>
<opset="tmp_108_i/15 "/>
</bind>
</comp>

<comp id="284" class="1004" name="tmp_105_i_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="fpext(41) " fcode="fpext"/>
<opset="tmp_105_i/4 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="64" slack="1"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="tmp_107_i/10 "/>
</bind>
</comp>

<comp id="293" class="1004" name="grp_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="1"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="tmp_106_i/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="exitcond1_i_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="0"/>
<pin id="300" dir="0" index="1" bw="3" slack="0"/>
<pin id="301" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="i_3_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="5" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_3/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_1_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="0" index="1" bw="5" slack="0"/>
<pin id="313" dir="0" index="2" bw="1" slack="0"/>
<pin id="314" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_shl_cast_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="tmp_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="7" slack="0"/>
<pin id="324" dir="0" index="1" bw="5" slack="0"/>
<pin id="325" dir="0" index="2" bw="1" slack="0"/>
<pin id="326" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="p_shl1_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="7" slack="0"/>
<pin id="332" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl1_cast/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="tmp_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="10" slack="0"/>
<pin id="336" dir="0" index="1" bw="7" slack="0"/>
<pin id="337" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="exitcond_i_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="5" slack="0"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="j_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="5" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_i_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="5" slack="0"/>
<pin id="354" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_4_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="11" slack="1"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="tmp_4_cast_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4_cast/3 "/>
</bind>
</comp>

<comp id="366" class="1004" name="exitcond1_i4_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="8" slack="0"/>
<pin id="369" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1_i4/16 "/>
</bind>
</comp>

<comp id="372" class="1004" name="i_2_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/16 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_i5_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i5/16 "/>
</bind>
</comp>

<comp id="384" class="1004" name="exitcond_i6_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="5" slack="0"/>
<pin id="386" dir="0" index="1" bw="3" slack="0"/>
<pin id="387" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i6/17 "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_4_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="1" slack="0"/>
<pin id="393" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_4/17 "/>
</bind>
</comp>

<comp id="396" class="1004" name="exitcond_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="0" index="1" bw="4" slack="0"/>
<pin id="399" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/22 "/>
</bind>
</comp>

<comp id="402" class="1004" name="i_1_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="0"/>
<pin id="404" dir="0" index="1" bw="1" slack="0"/>
<pin id="405" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/22 "/>
</bind>
</comp>

<comp id="408" class="1004" name="tmp_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="0"/>
<pin id="410" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp/22 "/>
</bind>
</comp>

<comp id="416" class="1005" name="i_3_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="421" class="1005" name="tmp_3_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="11" slack="1"/>
<pin id="423" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="429" class="1005" name="j_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="434" class="1005" name="img_addr_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="10" slack="1"/>
<pin id="436" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="img_addr "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_105_i_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="64" slack="1"/>
<pin id="441" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_105_i "/>
</bind>
</comp>

<comp id="444" class="1005" name="tmp_106_i_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="64" slack="1"/>
<pin id="446" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_106_i "/>
</bind>
</comp>

<comp id="449" class="1005" name="tmp_107_i_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="64" slack="1"/>
<pin id="451" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_107_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="i_2_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="8" slack="0"/>
<pin id="459" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="465" class="1005" name="i_4_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="5" slack="0"/>
<pin id="467" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="473" class="1005" name="i_1_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="4" slack="0"/>
<pin id="475" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="478" class="1005" name="tmp_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="1"/>
<pin id="480" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="483" class="1005" name="softmax_output_addr_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="1"/>
<pin id="485" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="softmax_output_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="0" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="66" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="108"><net_src comp="96" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="66" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="80" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="109" pin="3"/><net_sink comp="116" pin=0"/></net>

<net id="128"><net_src comp="6" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="129"><net_src comp="66" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="135"><net_src comp="80" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="136"><net_src comp="123" pin="3"/><net_sink comp="130" pin=0"/></net>

<net id="142"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="143"><net_src comp="66" pin="0"/><net_sink comp="137" pin=1"/></net>

<net id="149"><net_src comp="137" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="66" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="144" pin="3"/><net_sink comp="157" pin=1"/></net>

<net id="163"><net_src comp="150" pin="3"/><net_sink comp="157" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="164" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="178"><net_src comp="50" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="185"><net_src comp="175" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="189"><net_src comp="72" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="196"><net_src comp="186" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="200"><net_src comp="50" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="197" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="208"><net_src comp="201" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="212"><net_src comp="88" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="239"><net_src comp="82" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="240"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="241"><net_src comp="201" pin="4"/><net_sink comp="220" pin=2"/></net>

<net id="242"><net_src comp="8" pin="0"/><net_sink comp="220" pin=3"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="220" pin=4"/></net>

<net id="244"><net_src comp="10" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="246"><net_src comp="14" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="247"><net_src comp="16" pin="0"/><net_sink comp="220" pin=8"/></net>

<net id="248"><net_src comp="18" pin="0"/><net_sink comp="220" pin=9"/></net>

<net id="249"><net_src comp="20" pin="0"/><net_sink comp="220" pin=10"/></net>

<net id="250"><net_src comp="22" pin="0"/><net_sink comp="220" pin=11"/></net>

<net id="251"><net_src comp="24" pin="0"/><net_sink comp="220" pin=12"/></net>

<net id="252"><net_src comp="26" pin="0"/><net_sink comp="220" pin=13"/></net>

<net id="253"><net_src comp="28" pin="0"/><net_sink comp="220" pin=14"/></net>

<net id="254"><net_src comp="30" pin="0"/><net_sink comp="220" pin=15"/></net>

<net id="255"><net_src comp="4" pin="0"/><net_sink comp="220" pin=16"/></net>

<net id="263"><net_src comp="84" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="6" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="265"><net_src comp="32" pin="0"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="256" pin=3"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="256" pin=4"/></net>

<net id="275"><net_src comp="86" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="38" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="279"><net_src comp="42" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="283"><net_src comp="280" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="287"><net_src comp="103" pin="3"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="70" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="302"><net_src comp="168" pin="4"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="52" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="168" pin="4"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="315"><net_src comp="60" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="168" pin="4"/><net_sink comp="310" pin=1"/></net>

<net id="317"><net_src comp="50" pin="0"/><net_sink comp="310" pin=2"/></net>

<net id="321"><net_src comp="310" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="327"><net_src comp="62" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="328"><net_src comp="168" pin="4"/><net_sink comp="322" pin=1"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="322" pin=2"/></net>

<net id="333"><net_src comp="322" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="318" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="330" pin="1"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="179" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="52" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="179" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="58" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="179" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="364"><net_src comp="356" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="370"><net_src comp="190" pin="4"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="74" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="376"><net_src comp="190" pin="4"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="78" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="381"><net_src comp="190" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="383"><net_src comp="378" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="388"><net_src comp="201" pin="4"/><net_sink comp="384" pin=0"/></net>

<net id="389"><net_src comp="52" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="394"><net_src comp="201" pin="4"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="58" pin="0"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="213" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="90" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="406"><net_src comp="213" pin="4"/><net_sink comp="402" pin=0"/></net>

<net id="407"><net_src comp="94" pin="0"/><net_sink comp="402" pin=1"/></net>

<net id="411"><net_src comp="213" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="419"><net_src comp="304" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="424"><net_src comp="334" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="432"><net_src comp="346" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="437"><net_src comp="96" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="103" pin=0"/></net>

<net id="442"><net_src comp="284" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="447"><net_src comp="293" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="452"><net_src comp="288" pin="2"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="460"><net_src comp="372" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="468"><net_src comp="390" pin="2"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="476"><net_src comp="402" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="481"><net_src comp="408" pin="1"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="486"><net_src comp="137" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="144" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: img | {15 }
	Port: output_r | {23 }
	Port: c | {16 17 18 }
	Port: h | {16 17 18 }
	Port: dense_output | {17 19 }
	Port: softmax_output | {20 21 }
 - Input state : 
	Port: top : img | {3 4 17 18 }
	Port: top : c | {17 18 }
	Port: top : h | {17 18 19 }
	Port: top : lstm_kernel_f | {17 18 }
	Port: top : lstm_recurrent_kerne_3 | {17 18 }
	Port: top : lstm_bias_f | {17 18 }
	Port: top : lstm_kernel_i | {17 18 }
	Port: top : lstm_recurrent_kerne_4 | {17 18 }
	Port: top : lstm_bias_i | {17 18 }
	Port: top : lstm_kernel_c | {17 18 }
	Port: top : lstm_recurrent_kerne_1 | {17 18 }
	Port: top : lstm_bias_c | {17 18 }
	Port: top : lstm_kernel_o | {17 18 }
	Port: top : lstm_recurrent_kerne | {17 18 }
	Port: top : lstm_bias_o | {17 18 }
	Port: top : dense_output | {17 19 20 21 }
	Port: top : dense_kernel | {17 19 }
	Port: top : dense_bias | {17 19 }
	Port: top : softmax_output | {20 21 22 23 }
	Port: top : softmax_kernel | {20 21 }
	Port: top : softmax_bias | {20 21 }
  - Chain level:
	State 1
	State 2
		exitcond1_i : 1
		i_3 : 1
		StgValue_32 : 2
		tmp_1 : 1
		p_shl_cast : 2
		tmp_2 : 1
		p_shl1_cast : 2
		tmp_3 : 3
	State 3
		exitcond_i : 1
		j : 1
		StgValue_44 : 2
		tmp_i_cast : 1
		tmp_4 : 2
		tmp_4_cast : 3
		img_addr : 4
		img_load : 5
	State 4
		tmp_105_i : 1
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		StgValue_64 : 1
	State 16
		exitcond1_i4 : 1
		i_2 : 1
		StgValue_70 : 2
		tmp_i5 : 1
		c_addr : 2
		StgValue_73 : 3
		h_addr : 2
		StgValue_75 : 3
	State 17
		exitcond_i6 : 1
		i_4 : 1
		StgValue_82 : 2
		StgValue_83 : 1
	State 18
	State 19
	State 20
	State 21
	State 22
		exitcond : 1
		i_1 : 1
		StgValue_95 : 2
		tmp : 1
		softmax_output_addr : 2
		softmax_output_load : 3
	State 23
		StgValue_102 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|---------|---------|
| Operation|        Functional Unit       |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          | grp_lstm_forward_once_fu_220 |    13   |    19   |  65.87  |   3790  |   5535  |
|   call   |   grp_dense_forward_fu_256   |    0    |    5    | 9.49575 |   751   |   1205  |
|          |  grp_softmax_forward_fu_268  |    0    |    5    | 9.49575 |   653   |   895   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   dadd   |          grp_fu_288          |    0    |    3    |    0    |   446   |   1146  |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   dmul   |          grp_fu_293          |    0    |    11   |    0    |   299   |   578   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|  fptrunc |       tmp_108_i_fu_280       |    0    |    0    |    0    |   128   |   273   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   fpext  |       tmp_105_i_fu_284       |    0    |    0    |    0    |   100   |   142   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |          i_3_fu_304          |    0    |    0    |    0    |    0    |    15   |
|          |           j_fu_346           |    0    |    0    |    0    |    0    |    15   |
|    add   |         tmp_4_fu_356         |    0    |    0    |    0    |    0    |    18   |
|          |          i_2_fu_372          |    0    |    0    |    0    |    0    |    15   |
|          |          i_4_fu_390          |    0    |    0    |    0    |    0    |    15   |
|          |          i_1_fu_402          |    0    |    0    |    0    |    0    |    13   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |      exitcond1_i_fu_298      |    0    |    0    |    0    |    0    |    11   |
|          |       exitcond_i_fu_340      |    0    |    0    |    0    |    0    |    11   |
|   icmp   |      exitcond1_i4_fu_366     |    0    |    0    |    0    |    0    |    11   |
|          |      exitcond_i6_fu_384      |    0    |    0    |    0    |    0    |    11   |
|          |        exitcond_fu_396       |    0    |    0    |    0    |    0    |    9    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|    sub   |         tmp_3_fu_334         |    0    |    0    |    0    |    0    |    17   |
|----------|------------------------------|---------|---------|---------|---------|---------|
|bitconcatenate|         tmp_1_fu_310         |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_2_fu_322         |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|          |       p_shl_cast_fu_318      |    0    |    0    |    0    |    0    |    0    |
|          |      p_shl1_cast_fu_330      |    0    |    0    |    0    |    0    |    0    |
|   zext   |       tmp_i_cast_fu_352      |    0    |    0    |    0    |    0    |    0    |
|          |         tmp_i5_fu_378        |    0    |    0    |    0    |    0    |    0    |
|          |          tmp_fu_408          |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   sext   |       tmp_4_cast_fu_361      |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|---------|---------|
|   Total  |                              |    13   |    43   | 84.8615 |   6167  |   9935  |
|----------|------------------------------|---------|---------|---------|---------|---------|

Memories:
+----------------------+--------+--------+--------+
|                      |  BRAM  |   FF   |   LUT  |
+----------------------+--------+--------+--------+
|           c          |    1   |    0   |    0   |
|      dense_bias      |    1   |    0   |    0   |
|     dense_kernel     |   32   |    0   |    0   |
|     dense_output     |    1   |    0   |    0   |
|           h          |    1   |    0   |    0   |
|      lstm_bias_c     |    1   |    0   |    0   |
|      lstm_bias_f     |    1   |    0   |    0   |
|      lstm_bias_i     |    1   |    0   |    0   |
|      lstm_bias_o     |    1   |    0   |    0   |
|     lstm_kernel_c    |    8   |    0   |    0   |
|     lstm_kernel_f    |    8   |    0   |    0   |
|     lstm_kernel_i    |    8   |    0   |    0   |
|     lstm_kernel_o    |    8   |    0   |    0   |
| lstm_recurrent_kerne |   32   |    0   |    0   |
|lstm_recurrent_kerne_1|   32   |    0   |    0   |
|lstm_recurrent_kerne_3|   32   |    0   |    0   |
|lstm_recurrent_kerne_4|   32   |    0   |    0   |
|     softmax_bias     |    0   |   32   |    5   |
|    softmax_kernel    |    4   |    0   |    0   |
|    softmax_output    |    0   |   64   |    5   |
+----------------------+--------+--------+--------+
|         Total        |   204  |   96   |   10   |
+----------------------+--------+--------+--------+

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|        i1_i_reg_197       |    5   |
|        i_1_reg_473        |    4   |
|        i_2_reg_457        |    8   |
|        i_3_reg_416        |    5   |
|        i_4_reg_465        |    5   |
|        i_i3_reg_186       |    8   |
|        i_i_reg_164        |    5   |
|         i_reg_209         |    4   |
|      img_addr_reg_434     |   10   |
|        j_i_reg_175        |    5   |
|         j_reg_429         |    5   |
|softmax_output_addr_reg_483|    4   |
|     tmp_105_i_reg_439     |   64   |
|     tmp_106_i_reg_444     |   64   |
|     tmp_107_i_reg_449     |   64   |
|       tmp_3_reg_421       |   11   |
|        tmp_reg_478        |   64   |
+---------------------------+--------+
|           Total           |   335  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_103 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_144 |  p0  |   2  |   4  |    8   ||    9    |
|    i1_i_reg_197   |  p0  |   2  |   5  |   10   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  3.525  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |   13   |   43   |   84   |  6167  |  9935  |
|   Memory  |   204  |    -   |    -   |   96   |   10   |
|Multiplexer|    -   |    -   |    3   |    -   |   27   |
|  Register |    -   |    -   |    -   |   335  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   217  |   43   |   88   |  6598  |  9972  |
+-----------+--------+--------+--------+--------+--------+
