{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494491769723 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491769726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:36:09 2017 " "Processing started: Thu May 11 17:36:09 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491769726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494491769726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off simple -c simple " "Command: quartus_map --read_settings_files=on --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494491769727 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494491770114 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "processor.v " "Can't analyze file -- file processor.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491770219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram01.v 1 1 " "Found 1 design units, including 1 entities, in source file ram01.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram01 " "Found entity 1: ram01" {  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple.v 1 1 " "Found 1 design units, including 1 entities, in source file simple.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple " "Found entity 1: simple" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770243 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "register_.v " "Can't analyze file -- file register_.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491770245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unit_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file unit_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 unit_reg " "Found entity 1: unit_reg" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file select_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_reg " "Found entity 1: select_reg" {  } { { "select_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/select_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770257 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(23) " "Verilog HDL warning at reg_file.v(23): extended using \"x\" or \"z\"" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770263 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "reg_file.v(24) " "Verilog HDL warning at reg_file.v(24): extended using \"x\" or \"z\"" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770263 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "szcv.v " "Can't analyze file -- file szcv.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491770266 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(16) " "Verilog HDL warning at datapath.v(16): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(20) " "Verilog HDL warning at datapath.v(20): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 20 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(24) " "Verilog HDL warning at datapath.v(24): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 24 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770271 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "datapath.v(26) " "Verilog HDL warning at datapath.v(26): extended using \"x\" or \"z\"" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 26 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1494491770271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "/home/015/a0150403/3rd HW/simple/PC.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7out.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7out.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7out " "Found entity 1: seg7out" {  } { { "seg7out.v" "" { Text "/home/015/a0150403/3rd HW/simple/seg7out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_data_out.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_data_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_data_out " "Found entity 1: reg_data_out" {  } { { "reg_data_out.v" "" { Text "/home/015/a0150403/3rd HW/simple/reg_data_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770290 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "output_files/fetch.v " "Can't analyze file -- file output_files/fetch.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1494491770293 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "inaddress simple.v(18) " "Verilog HDL Implicit Net warning at simple.v(18): created implicit net for \"inaddress\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491770294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "addressplus simple.v(18) " "Verilog HDL Implicit Net warning at simple.v(18): created implicit net for \"addressplus\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491770294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dout simple.v(20) " "Verilog HDL Implicit Net warning at simple.v(20): created implicit net for \"dout\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491770294 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "immd_en simple.v(22) " "Verilog HDL Implicit Net warning at simple.v(22): created implicit net for \"immd_en\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491770294 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple " "Elaborating entity \"simple\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1494491770403 ""}
{ "Warning" "WSGN_SEARCH_FILE" "phasecounter.v 1 1 " "Using design file phasecounter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 phasecounter " "Found entity 1: phasecounter" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770438 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491770438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phasecounter phasecounter:Iphasecounter " "Elaborating entity \"phasecounter\" for hierarchy \"phasecounter:Iphasecounter\"" {  } { { "simple.v" "Iphasecounter" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:IPC " "Elaborating entity \"PC\" for hierarchy \"PC:IPC\"" {  } { { "simple.v" "IPC" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770445 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.v(7) " "Verilog HDL assignment warning at PC.v(7): truncated value with size 32 to match size of target (12)" {  } { { "PC.v" "" { Text "/home/015/a0150403/3rd HW/simple/PC.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1494491770447 "|simple|PC:IPC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram01 ram01:ram " "Elaborating entity \"ram01\" for hierarchy \"ram01:ram\"" {  } { { "simple.v" "ram" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram01:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "altsyncram_component" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770559 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram01:ram\|altsyncram:altsyncram_component\"" {  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram01:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770562 ""}  } { { "ram01.v" "" { Text "/home/015/a0150403/3rd HW/simple/ram01.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494491770562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hai1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hai1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hai1 " "Found entity 1: altsyncram_hai1" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hai1 ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated " "Elaborating entity \"altsyncram_hai1\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770631 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fk82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fk82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fk82 " "Found entity 1: altsyncram_fk82" {  } { { "db/altsyncram_fk82.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_fk82.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491770702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1494491770702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_fk82 ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1 " "Elaborating entity \"altsyncram_fk82\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|altsyncram_fk82:altsyncram1\"" {  } { { "db/altsyncram_hai1.tdf" "altsyncram1" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491770703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "mgl_prim2" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491771330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 0 " "Parameter \"NODE_NAME\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 4096 " "Parameter \"NUMWORDS\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 12 " "Parameter \"WIDTHAD\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771331 ""}  } { { "db/altsyncram_hai1.tdf" "" { Text "/home/015/a0150403/3rd HW/simple/db/altsyncram_hai1.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1494491771331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"ram01:ram\|altsyncram:altsyncram_component\|altsyncram_hai1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:no_name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:no_name_gen:info_rom_sr" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 601 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771368 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controller.v 1 1 " "Using design file controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.v" "" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771389 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771389 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller controller:Icontroller " "Elaborating entity \"controller\" for hierarchy \"controller:Icontroller\"" {  } { { "simple.v" "Icontroller" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771391 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fetch.v 1 1 " "Using design file fetch.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "fetch.v" "" { Text "/home/015/a0150403/3rd HW/simple/fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch controller:Icontroller\|fetch:Ifetch " "Elaborating entity \"fetch\" for hierarchy \"controller:Icontroller\|fetch:Ifetch\"" {  } { { "controller.v" "Ifetch" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771404 ""}
{ "Warning" "WSGN_SEARCH_FILE" "decode.v 1 1 " "Using design file decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771415 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode controller:Icontroller\|decode:Idecode " "Elaborating entity \"decode\" for hierarchy \"controller:Icontroller\|decode:Idecode\"" {  } { { "controller.v" "Idecode" { Text "/home/015/a0150403/3rd HW/simple/controller.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771419 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "decode.v(25) " "Verilog HDL Case Statement warning at decode.v(25): incomplete case statement has no default case item" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 25 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491771421 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "op3 decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"op3\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771421 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"alu_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "sft_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"sft_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"out_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "immd_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"immd_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdAR_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"rdAR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rdBR_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"rdBR_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_en decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"wr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771422 "|simple|controller:Icontroller|decode:Idecode"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wr_idx decode.v(9) " "Verilog HDL Always Construct warning at decode.v(9): inferring latch(es) for variable \"wr_idx\", which holds its previous value in one or more paths through the always construct" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[0\] decode.v(9) " "Inferred latch for \"wr_idx\[0\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[1\] decode.v(9) " "Inferred latch for \"wr_idx\[1\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_idx\[2\] decode.v(9) " "Inferred latch for \"wr_idx\[2\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wr_en decode.v(9) " "Inferred latch for \"wr_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdBR_en decode.v(9) " "Inferred latch for \"rdBR_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rdAR_en decode.v(9) " "Inferred latch for \"rdAR_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "immd_en decode.v(9) " "Inferred latch for \"immd_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out_en decode.v(9) " "Inferred latch for \"out_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771423 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "sft_en decode.v(9) " "Inferred latch for \"sft_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_en decode.v(9) " "Inferred latch for \"alu_en\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[0\] decode.v(9) " "Inferred latch for \"op3\[0\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[1\] decode.v(9) " "Inferred latch for \"op3\[1\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[2\] decode.v(9) " "Inferred latch for \"op3\[2\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "op3\[3\] decode.v(9) " "Inferred latch for \"op3\[3\]\" at decode.v(9)" {  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771424 "|simple|controller:Icontroller|decode:Idecode"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:Idatapath " "Elaborating entity \"datapath\" for hierarchy \"datapath:Idatapath\"" {  } { { "simple.v" "Idatapath" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file datapath:Idatapath\|reg_file:Ireg_file " "Elaborating entity \"reg_file\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\"" {  } { { "datapath.v" "Ireg_file" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unit_reg datapath:Idatapath\|reg_file:Ireg_file\|unit_reg:Ireg0 " "Elaborating entity \"unit_reg\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\|unit_reg:Ireg0\"" {  } { { "reg_file.v" "Ireg0" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771459 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_en unit_reg.v(7) " "Verilog HDL Always Construct warning at unit_reg.v(7): variable \"wr_en\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494491771460 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "wr_dat unit_reg.v(8) " "Verilog HDL Always Construct warning at unit_reg.v(8): variable \"wr_dat\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 8 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1494491771460 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_dat unit_reg.v(6) " "Verilog HDL Always Construct warning at unit_reg.v(6): inferring latch(es) for variable \"rd_dat\", which holds its previous value in one or more paths through the always construct" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 6 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771460 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[0\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[0\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771460 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[1\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[1\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[2\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[2\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[3\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[3\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[4\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[4\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[5\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[5\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[6\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[6\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[7\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[7\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[8\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[8\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[9\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[9\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[10\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[10\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[11\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[11\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[12\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[12\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[13\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[13\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[14\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[14\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_dat\[15\] unit_reg.v(7) " "Inferred latch for \"rd_dat\[15\]\" at unit_reg.v(7)" {  } { { "unit_reg.v" "" { Text "/home/015/a0150403/3rd HW/simple/unit_reg.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771461 "|simple|datapath:Idatapath|reg_file:Ireg_file|unit_reg:Ireg0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_reg datapath:Idatapath\|reg_file:Ireg_file\|select_reg:selAreg " "Elaborating entity \"select_reg\" for hierarchy \"datapath:Idatapath\|reg_file:Ireg_file\|select_reg:selAreg\"" {  } { { "reg_file.v" "selAreg" { Text "/home/015/a0150403/3rd HW/simple/reg_file.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771475 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ALU.v 1 1 " "Using design file ALU.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771487 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:Idatapath\|ALU:IALU " "Elaborating entity \"ALU\" for hierarchy \"datapath:Idatapath\|ALU:IALU\"" {  } { { "datapath.v" "IALU" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771490 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "ALU.v(10) " "Verilog HDL Case Statement warning at ALU.v(10): incomplete case statement has no default case item" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491771493 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "forout ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"forout\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out ALU.v(9) " "Verilog HDL Always Construct warning at ALU.v(9): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] ALU.v(9) " "Inferred latch for \"out\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] ALU.v(9) " "Inferred latch for \"out\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] ALU.v(9) " "Inferred latch for \"out\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] ALU.v(9) " "Inferred latch for \"out\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771494 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] ALU.v(9) " "Inferred latch for \"out\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] ALU.v(9) " "Inferred latch for \"out\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] ALU.v(9) " "Inferred latch for \"out\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] ALU.v(9) " "Inferred latch for \"out\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] ALU.v(9) " "Inferred latch for \"out\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] ALU.v(9) " "Inferred latch for \"out\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] ALU.v(9) " "Inferred latch for \"out\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] ALU.v(9) " "Inferred latch for \"out\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771495 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] ALU.v(9) " "Inferred latch for \"out\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] ALU.v(9) " "Inferred latch for \"out\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] ALU.v(9) " "Inferred latch for \"out\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] ALU.v(9) " "Inferred latch for \"out\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[0\] ALU.v(9) " "Inferred latch for \"forout\[0\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[1\] ALU.v(9) " "Inferred latch for \"forout\[1\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[2\] ALU.v(9) " "Inferred latch for \"forout\[2\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[3\] ALU.v(9) " "Inferred latch for \"forout\[3\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771496 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[4\] ALU.v(9) " "Inferred latch for \"forout\[4\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[5\] ALU.v(9) " "Inferred latch for \"forout\[5\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[6\] ALU.v(9) " "Inferred latch for \"forout\[6\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[7\] ALU.v(9) " "Inferred latch for \"forout\[7\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[8\] ALU.v(9) " "Inferred latch for \"forout\[8\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[9\] ALU.v(9) " "Inferred latch for \"forout\[9\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[10\] ALU.v(9) " "Inferred latch for \"forout\[10\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[11\] ALU.v(9) " "Inferred latch for \"forout\[11\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771497 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[12\] ALU.v(9) " "Inferred latch for \"forout\[12\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771498 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[13\] ALU.v(9) " "Inferred latch for \"forout\[13\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771498 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[14\] ALU.v(9) " "Inferred latch for \"forout\[14\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771498 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "forout\[15\] ALU.v(9) " "Inferred latch for \"forout\[15\]\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771498 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.v(9) " "Inferred latch for \"carry\" at ALU.v(9)" {  } { { "ALU.v" "" { Text "/home/015/a0150403/3rd HW/simple/ALU.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771498 "|simple|datapath:Idatapath|ALU:IALU"}
{ "Warning" "WSGN_SEARCH_FILE" "Shift.v 1 1 " "Using design file Shift.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Shift " "Found entity 1: Shift" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771508 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shift datapath:Idatapath\|Shift:IShift " "Elaborating entity \"Shift\" for hierarchy \"datapath:Idatapath\|Shift:IShift\"" {  } { { "datapath.v" "IShift" { Text "/home/015/a0150403/3rd HW/simple/datapath.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771511 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shift.v(8) " "Verilog HDL Case Statement warning at Shift.v(8): incomplete case statement has no default case item" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 8 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1494491771514 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out Shift.v(7) " "Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771514 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "carry Shift.v(7) " "Verilog HDL Always Construct warning at Shift.v(7): inferring latch(es) for variable \"carry\", which holds its previous value in one or more paths through the always construct" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1494491771514 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry Shift.v(7) " "Inferred latch for \"carry\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771514 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] Shift.v(7) " "Inferred latch for \"out\[0\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] Shift.v(7) " "Inferred latch for \"out\[1\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] Shift.v(7) " "Inferred latch for \"out\[2\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] Shift.v(7) " "Inferred latch for \"out\[3\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] Shift.v(7) " "Inferred latch for \"out\[4\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] Shift.v(7) " "Inferred latch for \"out\[5\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] Shift.v(7) " "Inferred latch for \"out\[6\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] Shift.v(7) " "Inferred latch for \"out\[7\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] Shift.v(7) " "Inferred latch for \"out\[8\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] Shift.v(7) " "Inferred latch for \"out\[9\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771515 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] Shift.v(7) " "Inferred latch for \"out\[10\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] Shift.v(7) " "Inferred latch for \"out\[11\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] Shift.v(7) " "Inferred latch for \"out\[12\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] Shift.v(7) " "Inferred latch for \"out\[13\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] Shift.v(7) " "Inferred latch for \"out\[14\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] Shift.v(7) " "Inferred latch for \"out\[15\]\" at Shift.v(7)" {  } { { "Shift.v" "" { Text "/home/015/a0150403/3rd HW/simple/Shift.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1494491771516 "|simple|datapath:Idatapath|Shift:IShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7out seg7out:Iseg7out " "Elaborating entity \"seg7out\" for hierarchy \"seg7out:Iseg7out\"" {  } { { "simple.v" "Iseg7out" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771520 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seg7withhex.v 1 1 " "Using design file seg7withhex.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seg7withhex " "Found entity 1: seg7withhex" {  } { { "seg7withhex.v" "" { Text "/home/015/a0150403/3rd HW/simple/seg7withhex.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1494491771531 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1494491771531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7withhex seg7out:Iseg7out\|seg7withhex:fourth " "Elaborating entity \"seg7withhex\" for hierarchy \"seg7out:Iseg7out\|seg7withhex:fourth\"" {  } { { "seg7out.v" "fourth" { Text "/home/015/a0150403/3rd HW/simple/seg7out.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1494491771534 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1494491773394 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[0\] GND " "Pin \"Aseg\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[1\] VCC " "Pin \"Aseg\[1\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[2\] VCC " "Pin \"Aseg\[2\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[3\] VCC " "Pin \"Aseg\[3\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[4\] VCC " "Pin \"Aseg\[4\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[5\] VCC " "Pin \"Aseg\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aseg\[6\] VCC " "Pin \"Aseg\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Aseg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[0\] GND " "Pin \"Bseg\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[1\] VCC " "Pin \"Bseg\[1\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[2\] VCC " "Pin \"Bseg\[2\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[3\] VCC " "Pin \"Bseg\[3\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[4\] VCC " "Pin \"Bseg\[4\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[5\] VCC " "Pin \"Bseg\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Bseg\[6\] VCC " "Pin \"Bseg\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Bseg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[0\] GND " "Pin \"Cseg\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[1\] VCC " "Pin \"Cseg\[1\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[2\] VCC " "Pin \"Cseg\[2\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[3\] VCC " "Pin \"Cseg\[3\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[4\] VCC " "Pin \"Cseg\[4\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[5\] VCC " "Pin \"Cseg\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Cseg\[6\] VCC " "Pin \"Cseg\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Cseg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "segsel VCC " "Pin \"segsel\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|segsel"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[0\] GND " "Pin \"Eseg\[0\]\" is stuck at GND" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[1\] VCC " "Pin \"Eseg\[1\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[2\] VCC " "Pin \"Eseg\[2\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[3\] VCC " "Pin \"Eseg\[3\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[4\] VCC " "Pin \"Eseg\[4\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[5\] VCC " "Pin \"Eseg\[5\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Eseg\[6\] VCC " "Pin \"Eseg\[6\]\" is stuck at VCC" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491773569 "|simple|Eseg[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494491773569 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491773753 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1494491774043 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1494491774087 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1494491774087 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1494491774150 "|simple|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1494491774150 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491774297 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg " "Generated suppressed messages file /home/015/a0150403/3rd HW/simple/output_files/simple.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1494491774707 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1494491775125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491775125 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491775280 "|simple|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "exec " "No output dependent on input pin \"exec\"" {  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1494491775280 "|simple|exec"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1494491775280 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "363 " "Implemented 363 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1494491775280 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1494491775280 ""} { "Info" "ICUT_CUT_TM_LCELLS" "282 " "Implemented 282 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1494491775280 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1494491775280 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1494491775280 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 72 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 72 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491775316 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:36:15 2017 " "Processing ended: Thu May 11 17:36:15 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491775316 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491775316 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491775316 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494491775316 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494491778051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 32-bit " "Running Quartus II 32-bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491778053 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:36:17 2017 " "Processing started: Thu May 11 17:36:17 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491778053 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1494491778053 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_fit --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1494491778054 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1494491778089 ""}
{ "Info" "0" "" "Project  = simple" {  } {  } 0 0 "Project  = simple" 0 0 "Fitter" 0 0 1494491778090 ""}
{ "Info" "0" "" "Revision = simple" {  } {  } 0 0 "Revision = simple" 0 0 "Fitter" 0 0 1494491778090 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1494491778209 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "simple EP4CE30F23I7 " "Selected device EP4CE30F23I7 for design \"simple\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1494491778269 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494491778337 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494491778338 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1494491778338 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1494491778654 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23A7 " "Device EP4CE15F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23C7 " "Device EP4CE15F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F23I7 " "Device EP4CE15F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23A7 " "Device EP4CE40F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23C7 " "Device EP4CE40F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F23I7 " "Device EP4CE40F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23A7 " "Device EP4CE30F23A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F23C7 " "Device EP4CE30F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23C7 " "Device EP4CE55F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F23I7 " "Device EP4CE55F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23C7 " "Device EP4CE75F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F23I7 " "Device EP4CE75F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23C7 " "Device EP4CE115F23C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F23I7 " "Device EP4CE115F23I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1494491779090 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1494491779090 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1354 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494491779103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1356 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494491779103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1358 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494491779103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1360 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494491779103 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" "" { PinPlanner "/opt/altera/13.0sp1/quartus/linux/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1362 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1494491779103 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1494491779103 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1494491779109 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1494491779115 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1494491780832 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1494491780834 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1494491780834 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1494491780834 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1494491780834 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1494491780839 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|f " "Node: phasecounter:Iphasecounter\|f was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494491780841 "|simple|phasecounter:Iphasecounter|f"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494491780841 "|simple|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|a " "Node: phasecounter:Iphasecounter\|a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494491780841 "|simple|phasecounter:Iphasecounter|a"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:Icontroller\|fetch:Ifetch\|data_out\[11\] " "Node: controller:Icontroller\|fetch:Ifetch\|data_out\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494491780842 "|simple|controller:Icontroller|fetch:Ifetch|data_out[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|b " "Node: phasecounter:Iphasecounter\|b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1494491780842 "|simple|phasecounter:Iphasecounter|b"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491780846 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491780846 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1494491780846 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1494491780846 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494491780846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494491780846 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1494491780846 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1494491780846 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780882 ""}  } { { "simple.v" "" { Text "/home/015/a0150403/3rd HW/simple/simple.v" 2 0 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 1344 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780882 ""}  } { { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 317 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phasecounter:Iphasecounter\|a  " "Automatically promoted node phasecounter:Iphasecounter\|a " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|b~0 " "Destination node phasecounter:Iphasecounter\|b~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|b~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780882 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|a~0 " "Destination node phasecounter:Iphasecounter\|a~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|a~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780882 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494491780882 ""}  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|a } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 274 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780882 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phasecounter:Iphasecounter\|f  " "Automatically promoted node phasecounter:Iphasecounter\|f " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|f~0 " "Destination node phasecounter:Iphasecounter\|f~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|f~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 391 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|a~0 " "Destination node phasecounter:Iphasecounter\|a~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|a~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 437 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494491780883 ""}  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|f } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 273 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "phasecounter:Iphasecounter\|b  " "Automatically promoted node phasecounter:Iphasecounter\|b " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|b~0 " "Destination node phasecounter:Iphasecounter\|b~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|b~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 432 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "phasecounter:Iphasecounter\|c~0 " "Destination node phasecounter:Iphasecounter\|c~0" {  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|c~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 466 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1494491780883 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1494491780883 ""}  } { { "phasecounter.v" "" { Text "/home/015/a0150403/3rd HW/simple/phasecounter.v" 3 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { phasecounter:Iphasecounter|b } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 275 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780883 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "controller:Icontroller\|decode:Idecode\|Mux0~2  " "Automatically promoted node controller:Icontroller\|decode:Idecode\|Mux0~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1494491780884 ""}  } { { "decode.v" "" { Text "/home/015/a0150403/3rd HW/simple/decode.v" 10 -1 0 } } { "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/opt/altera/13.0sp1/quartus/linux/TimingClosureFloorplan.fld" "" "" { controller:Icontroller|decode:Idecode|Mux0~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 0 { 0 ""} 0 357 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1494491780884 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1494491781444 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494491781446 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1494491781446 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494491781449 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1494491781451 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1494491781453 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1494491781453 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1494491781454 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1494491781456 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1494491781457 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1494491781457 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494491781531 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1494491783413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494491783660 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1494491783677 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1494491784294 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494491784295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1494491784934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X34_Y11 X44_Y21 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21" {  } { { "loc" "" { Generic "/home/015/a0150403/3rd HW/simple/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X34_Y11 to location X44_Y21"} 34 11 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1494491786537 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1494491786537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494491786781 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1494491786784 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1494491786784 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1494491786784 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.42 " "Total time spent on timing analysis during the Fitter is 0.42 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1494491786813 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494491786907 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494491787349 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1494491787439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1494491788084 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1494491788682 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus II 32-bit " "Quartus II 32-bit Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "596 " "Peak virtual memory: 596 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491790540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:36:30 2017 " "Processing ended: Thu May 11 17:36:30 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491790540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491790540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491790540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1494491790540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1494491792709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 32-bit " "Running Quartus II 32-bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491792712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:36:32 2017 " "Processing started: Thu May 11 17:36:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491792712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1494491792712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_asm --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1494491792713 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1494491794716 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1494491794781 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491795463 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:36:35 2017 " "Processing ended: Thu May 11 17:36:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491795463 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491795463 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491795463 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1494491795463 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1494491795589 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1494491797315 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491797316 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:36:36 2017 " "Processing started: Thu May 11 17:36:36 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491797316 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494491797316 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta simple -c simple " "Command: quartus_sta simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494491797317 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1494491797357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1494491797566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494491797567 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494491797641 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1494491797641 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "3 " "TimeQuest Timing Analyzer is analyzing 3 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1494491797957 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798083 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798083 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1494491798083 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1494491798083 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "simple.sdc " "Synopsys Design Constraints File file not found: 'simple.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1494491798087 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|f " "Node: phasecounter:Iphasecounter\|f was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491798089 "|simple|phasecounter:Iphasecounter|f"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491798090 "|simple|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|a " "Node: phasecounter:Iphasecounter\|a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491798090 "|simple|phasecounter:Iphasecounter|a"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:Icontroller\|fetch:Ifetch\|data_out\[11\] " "Node: controller:Icontroller\|fetch:Ifetch\|data_out\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491798090 "|simple|controller:Icontroller|fetch:Ifetch|data_out[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|b " "Node: phasecounter:Iphasecounter\|b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491798090 "|simple|phasecounter:Iphasecounter|b"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491798356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491798356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1494491798356 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1494491798357 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "Quartus II" 0 0 1494491798377 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.666 " "Worst-case setup slack is 44.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.666         0.000 altera_reserved_tck  " "   44.666         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491798406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.414 " "Worst-case hold slack is 0.414" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798413 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.414         0.000 altera_reserved_tck  " "    0.414         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798413 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491798413 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.159 " "Worst-case recovery slack is 48.159" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.159         0.000 altera_reserved_tck  " "   48.159         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491798418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.515 " "Worst-case removal slack is 1.515" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798424 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.515         0.000 altera_reserved_tck  " "    1.515         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798424 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491798424 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.579 " "Worst-case minimum pulse width slack is 49.579" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.579         0.000 altera_reserved_tck  " "   49.579         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491798428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491798428 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1494491798524 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1494491798565 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1494491799223 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|f " "Node: phasecounter:Iphasecounter\|f was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799346 "|simple|phasecounter:Iphasecounter|f"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799346 "|simple|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|a " "Node: phasecounter:Iphasecounter\|a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799346 "|simple|phasecounter:Iphasecounter|a"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:Icontroller\|fetch:Ifetch\|data_out\[11\] " "Node: controller:Icontroller\|fetch:Ifetch\|data_out\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799346 "|simple|controller:Icontroller|fetch:Ifetch|data_out[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|b " "Node: phasecounter:Iphasecounter\|b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799346 "|simple|phasecounter:Iphasecounter|b"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491799348 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491799348 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1494491799348 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 45.383 " "Worst-case setup slack is 45.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   45.383         0.000 altera_reserved_tck  " "   45.383         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.342 " "Worst-case hold slack is 0.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799371 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.342         0.000 altera_reserved_tck  " "    0.342         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799371 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799371 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.530 " "Worst-case recovery slack is 48.530" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.530         0.000 altera_reserved_tck  " "   48.530         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.348 " "Worst-case removal slack is 1.348" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799386 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.348         0.000 altera_reserved_tck  " "    1.348         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799386 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799386 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.452 " "Worst-case minimum pulse width slack is 49.452" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799392 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.452         0.000 altera_reserved_tck  " "   49.452         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799392 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799392 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1494491799505 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|f " "Node: phasecounter:Iphasecounter\|f was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799829 "|simple|phasecounter:Iphasecounter|f"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk " "Node: clk was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799829 "|simple|clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|a " "Node: phasecounter:Iphasecounter\|a was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799829 "|simple|phasecounter:Iphasecounter|a"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "controller:Icontroller\|fetch:Ifetch\|data_out\[11\] " "Node: controller:Icontroller\|fetch:Ifetch\|data_out\[11\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799829 "|simple|controller:Icontroller|fetch:Ifetch|data_out[11]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "phasecounter:Iphasecounter\|b " "Node: phasecounter:Iphasecounter\|b was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1494491799829 "|simple|phasecounter:Iphasecounter|b"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491799831 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1494491799831 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1494491799831 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.709 " "Worst-case setup slack is 47.709" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.709         0.000 altera_reserved_tck  " "   47.709         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.179 " "Worst-case hold slack is 0.179" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179         0.000 altera_reserved_tck  " "    0.179         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.342 " "Worst-case recovery slack is 49.342" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.342         0.000 altera_reserved_tck  " "   49.342         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.699 " "Worst-case removal slack is 0.699" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799871 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.699         0.000 altera_reserved_tck  " "    0.699         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799871 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799871 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.461 " "Worst-case minimum pulse width slack is 49.461" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.461         0.000 altera_reserved_tck  " "   49.461         0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1494491799880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1494491799880 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494491800603 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1494491800603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 26 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491800773 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:36:40 2017 " "Processing ended: Thu May 11 17:36:40 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491800773 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491800773 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491800773 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494491800773 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1494491803962 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1494491803965 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 17:36:43 2017 " "Processing started: Thu May 11 17:36:43 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1494491803965 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1494491803965 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple " "Command: quartus_eda --read_settings_files=off --write_settings_files=off simple -c simple" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1494491803966 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_7_1200mv_100c_slow.vo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_7_1200mv_100c_slow.vo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491804628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_7_1200mv_-40c_slow.vo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_7_1200mv_-40c_slow.vo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491804718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_min_1200mv_-40c_fast.vo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_min_1200mv_-40c_fast.vo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491804793 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple.vo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple.vo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491804879 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_7_1200mv_100c_v_slow.sdo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_7_1200mv_100c_v_slow.sdo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491804973 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_7_1200mv_-40c_v_slow.sdo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_7_1200mv_-40c_v_slow.sdo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491805064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_min_1200mv_-40c_v_fast.sdo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_min_1200mv_-40c_v_fast.sdo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491805157 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "simple_v.sdo /home/015/a0150403/3rd HW/simple/simulation/modelsim/ simulation " "Generated file simple_v.sdo in folder \"/home/015/a0150403/3rd HW/simple/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1494491805243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1494491805376 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 17:36:45 2017 " "Processing ended: Thu May 11 17:36:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1494491805376 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1494491805376 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1494491805376 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494491805376 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 109 s " "Quartus II Full Compilation was successful. 0 errors, 109 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1494491806031 ""}
