
// Generated by Cadence Genus(TM) Synthesis Solution 22.16-s078_1
// Generated on: Jun 22 2025 18:02:40 UTC (Jun 22 2025 18:02:40 UTC)

// Verification Directory fv/ipr 

module RC_CG_MOD(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_1(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_2(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_3(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_4(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_5(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_6(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_7(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_8(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_9(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_10(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_11(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_12(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_13(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_14(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module RC_CG_MOD_15(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module fifomem_DATASIZE8_ADDRSIZE4_FALLTHROUGH1(wclk, wclken, waddr, wdata, wfull, rclk, rclken, raddr, rdata);
  input wclk, wclken, wfull, rclk, rclken;
  input [3:0] waddr, raddr;
  input [7:0] wdata;
  output [7:0] rdata;
  wire wclk, wclken, wfull, rclk, rclken;
  wire [3:0] waddr, raddr;
  wire [7:0] wdata;
  wire [7:0] rdata;
  wire [7:0] \mem[0] ;
  wire [7:0] \mem[1] ;
  wire [7:0] \mem[2] ;
  wire [7:0] \mem[3] ;
  wire [7:0] \mem[4] ;
  wire [7:0] \mem[5] ;
  wire [7:0] \mem[6] ;
  wire [7:0] \mem[7] ;
  wire [7:0] \mem[8] ;
  wire [7:0] \mem[9] ;
  wire [7:0] \mem[10] ;
  wire [7:0] \mem[11] ;
  wire [7:0] \mem[12] ;
  wire [7:0] \mem[13] ;
  wire [7:0] \mem[14] ;
  wire [7:0] \mem[15] ;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_27, n_28, n_29, n_30, n_31;
  wire n_32, n_33, n_34, n_35, n_36, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire n_64, n_65, n_66, n_67, n_68, n_69, n_70, n_71;
  wire n_72, n_73, n_74, n_75, n_76, n_77, n_78, n_79;
  wire n_80, n_81, n_82, n_83, n_84, n_85, n_86, n_87;
  wire n_88, n_89, n_90, n_91, n_92, n_93, n_94, n_95;
  wire n_96, n_97, n_98, n_99, n_100, n_101, n_102, n_103;
  wire n_104, n_105, n_106, n_107, n_108, n_109, n_110, n_111;
  wire n_112, n_113, n_114, n_115, n_116, n_117, n_118, n_119;
  wire n_120, n_130, n_131, n_132, n_133, n_134, n_135, n_136;
  wire n_137, n_138, n_139, n_140, n_141, n_142, n_143, n_144;
  wire n_145, rc_gclk, rc_gclk_450, rc_gclk_452, rc_gclk_454, rc_gclk_456, rc_gclk_458, rc_gclk_460;
  wire rc_gclk_462, rc_gclk_464, rc_gclk_466, rc_gclk_468, rc_gclk_470, rc_gclk_472, rc_gclk_474, rc_gclk_476;
  wire rc_gclk_478;
  RC_CG_MOD RC_CG_HIER_INST0(.enable (n_145), .ck_in (wclk), .ck_out (rc_gclk), .test (1'b0));
  RC_CG_MOD_1 RC_CG_HIER_INST1(.enable (n_130), .ck_in (wclk), .ck_out (rc_gclk_450), .test (1'b0));
  RC_CG_MOD_2 RC_CG_HIER_INST2(.enable (n_131), .ck_in (wclk), .ck_out (rc_gclk_452), .test (1'b0));
  RC_CG_MOD_3 RC_CG_HIER_INST3(.enable (n_132), .ck_in (wclk), .ck_out (rc_gclk_454), .test (1'b0));
  RC_CG_MOD_4 RC_CG_HIER_INST4(.enable (n_133), .ck_in (wclk), .ck_out (rc_gclk_456), .test (1'b0));
  RC_CG_MOD_5 RC_CG_HIER_INST5(.enable (n_134), .ck_in (wclk), .ck_out (rc_gclk_458), .test (1'b0));
  RC_CG_MOD_6 RC_CG_HIER_INST6(.enable (n_135), .ck_in (wclk), .ck_out (rc_gclk_460), .test (1'b0));
  RC_CG_MOD_7 RC_CG_HIER_INST7(.enable (n_136), .ck_in (wclk), .ck_out (rc_gclk_462), .test (1'b0));
  RC_CG_MOD_8 RC_CG_HIER_INST8(.enable (n_137), .ck_in (wclk), .ck_out (rc_gclk_464), .test (1'b0));
  RC_CG_MOD_9 RC_CG_HIER_INST9(.enable (n_138), .ck_in (wclk), .ck_out (rc_gclk_466), .test (1'b0));
  RC_CG_MOD_10 RC_CG_HIER_INST10(.enable (n_139), .ck_in (wclk), .ck_out (rc_gclk_468), .test (1'b0));
  RC_CG_MOD_11 RC_CG_HIER_INST11(.enable (n_140), .ck_in (wclk), .ck_out (rc_gclk_470), .test (1'b0));
  RC_CG_MOD_12 RC_CG_HIER_INST12(.enable (n_141), .ck_in (wclk), .ck_out (rc_gclk_472), .test (1'b0));
  RC_CG_MOD_13 RC_CG_HIER_INST13(.enable (n_142), .ck_in (wclk), .ck_out (rc_gclk_474), .test (1'b0));
  RC_CG_MOD_14 RC_CG_HIER_INST14(.enable (n_143), .ck_in (wclk), .ck_out (rc_gclk_476), .test (1'b0));
  RC_CG_MOD_15 RC_CG_HIER_INST15(.enable (n_144), .ck_in (wclk), .ck_out (rc_gclk_478), .test (1'b0));
  DFQND0BWP16P90 \mem_reg[0][0] (.CP (rc_gclk), .D (wdata[0]), .QN (\mem[0] [0]));
  DFQND0BWP16P90 \mem_reg[0][1] (.CP (rc_gclk), .D (wdata[1]), .QN (\mem[0] [1]));
  DFQND0BWP16P90 \mem_reg[0][2] (.CP (rc_gclk), .D (wdata[2]), .QN (\mem[0] [2]));
  DFQND0BWP16P90 \mem_reg[0][3] (.CP (rc_gclk), .D (wdata[3]), .QN (\mem[0] [3]));
  DFQND0BWP16P90 \mem_reg[0][4] (.CP (rc_gclk), .D (wdata[4]), .QN (\mem[0] [4]));
  DFQND0BWP16P90 \mem_reg[0][5] (.CP (rc_gclk), .D (wdata[5]), .QN (\mem[0] [5]));
  DFQD0BWP16P90 \mem_reg[0][6] (.CP (rc_gclk), .D (wdata[6]), .Q (\mem[0] [6]));
  DFQND0BWP16P90 \mem_reg[0][7] (.CP (rc_gclk), .D (wdata[7]), .QN (\mem[0] [7]));
  DFQND0BWP16P90 \mem_reg[1][0] (.CP (rc_gclk_478), .D (wdata[0]), .QN (\mem[1] [0]));
  DFQND0BWP16P90 \mem_reg[1][1] (.CP (rc_gclk_478), .D (wdata[1]), .QN (\mem[1] [1]));
  DFQND0BWP16P90 \mem_reg[1][2] (.CP (rc_gclk_478), .D (wdata[2]), .QN (\mem[1] [2]));
  DFQND0BWP16P90 \mem_reg[1][3] (.CP (rc_gclk_478), .D (wdata[3]), .QN (\mem[1] [3]));
  DFQND0BWP16P90 \mem_reg[1][4] (.CP (rc_gclk_478), .D (wdata[4]), .QN (\mem[1] [4]));
  DFQND0BWP16P90 \mem_reg[1][5] (.CP (rc_gclk_478), .D (wdata[5]), .QN (\mem[1] [5]));
  DFQND0BWP16P90 \mem_reg[1][6] (.CP (rc_gclk_478), .D (wdata[6]), .QN (\mem[1] [6]));
  DFQND0BWP16P90 \mem_reg[1][7] (.CP (rc_gclk_478), .D (wdata[7]), .QN (\mem[1] [7]));
  DFQD0BWP16P90 \mem_reg[2][0] (.CP (rc_gclk_476), .D (wdata[0]), .Q (\mem[2] [0]));
  DFQND0BWP16P90 \mem_reg[2][1] (.CP (rc_gclk_476), .D (wdata[1]), .QN (\mem[2] [1]));
  DFQND0BWP16P90 \mem_reg[2][2] (.CP (rc_gclk_476), .D (wdata[2]), .QN (\mem[2] [2]));
  DFQND0BWP16P90 \mem_reg[2][3] (.CP (rc_gclk_476), .D (wdata[3]), .QN (\mem[2] [3]));
  DFQD0BWP16P90 \mem_reg[2][4] (.CP (rc_gclk_476), .D (wdata[4]), .Q (\mem[2] [4]));
  DFQND0BWP16P90 \mem_reg[2][5] (.CP (rc_gclk_476), .D (wdata[5]), .QN (\mem[2] [5]));
  DFQND0BWP16P90 \mem_reg[2][6] (.CP (rc_gclk_476), .D (wdata[6]), .QN (\mem[2] [6]));
  DFQND0BWP16P90 \mem_reg[2][7] (.CP (rc_gclk_476), .D (wdata[7]), .QN (\mem[2] [7]));
  DFQND0BWP16P90 \mem_reg[3][0] (.CP (rc_gclk_474), .D (wdata[0]), .QN (\mem[3] [0]));
  DFQND0BWP16P90 \mem_reg[3][1] (.CP (rc_gclk_474), .D (wdata[1]), .QN (\mem[3] [1]));
  DFQND0BWP16P90 \mem_reg[3][2] (.CP (rc_gclk_474), .D (wdata[2]), .QN (\mem[3] [2]));
  DFQND0BWP16P90 \mem_reg[3][3] (.CP (rc_gclk_474), .D (wdata[3]), .QN (\mem[3] [3]));
  DFQND0BWP16P90 \mem_reg[3][4] (.CP (rc_gclk_474), .D (wdata[4]), .QN (\mem[3] [4]));
  DFQND0BWP16P90 \mem_reg[3][5] (.CP (rc_gclk_474), .D (wdata[5]), .QN (\mem[3] [5]));
  DFQND0BWP16P90 \mem_reg[3][6] (.CP (rc_gclk_474), .D (wdata[6]), .QN (\mem[3] [6]));
  DFQND0BWP16P90 \mem_reg[3][7] (.CP (rc_gclk_474), .D (wdata[7]), .QN (\mem[3] [7]));
  DFQND0BWP16P90 \mem_reg[4][0] (.CP (rc_gclk_472), .D (wdata[0]), .QN (\mem[4] [0]));
  DFQND0BWP16P90 \mem_reg[4][1] (.CP (rc_gclk_472), .D (wdata[1]), .QN (\mem[4] [1]));
  DFQND0BWP16P90 \mem_reg[4][2] (.CP (rc_gclk_472), .D (wdata[2]), .QN (\mem[4] [2]));
  DFQND0BWP16P90 \mem_reg[4][3] (.CP (rc_gclk_472), .D (wdata[3]), .QN (\mem[4] [3]));
  DFQND0BWP16P90 \mem_reg[4][4] (.CP (rc_gclk_472), .D (wdata[4]), .QN (\mem[4] [4]));
  DFQND0BWP16P90 \mem_reg[4][5] (.CP (rc_gclk_472), .D (wdata[5]), .QN (\mem[4] [5]));
  DFQND0BWP16P90 \mem_reg[4][6] (.CP (rc_gclk_472), .D (wdata[6]), .QN (\mem[4] [6]));
  DFQND0BWP16P90 \mem_reg[4][7] (.CP (rc_gclk_472), .D (wdata[7]), .QN (\mem[4] [7]));
  DFQD0BWP16P90 \mem_reg[5][0] (.CP (rc_gclk_470), .D (wdata[0]), .Q (\mem[5] [0]));
  DFQD0BWP16P90 \mem_reg[5][1] (.CP (rc_gclk_470), .D (wdata[1]), .Q (\mem[5] [1]));
  DFQD0BWP16P90 \mem_reg[5][2] (.CP (rc_gclk_470), .D (wdata[2]), .Q (\mem[5] [2]));
  DFQD0BWP16P90 \mem_reg[5][3] (.CP (rc_gclk_470), .D (wdata[3]), .Q (\mem[5] [3]));
  DFQD0BWP16P90 \mem_reg[5][4] (.CP (rc_gclk_470), .D (wdata[4]), .Q (\mem[5] [4]));
  DFQD0BWP16P90 \mem_reg[5][5] (.CP (rc_gclk_470), .D (wdata[5]), .Q (\mem[5] [5]));
  DFQD0BWP16P90 \mem_reg[5][6] (.CP (rc_gclk_470), .D (wdata[6]), .Q (\mem[5] [6]));
  DFQD0BWP16P90 \mem_reg[5][7] (.CP (rc_gclk_470), .D (wdata[7]), .Q (\mem[5] [7]));
  DFQND0BWP16P90 \mem_reg[6][0] (.CP (rc_gclk_468), .D (wdata[0]), .QN (\mem[6] [0]));
  DFQND0BWP16P90 \mem_reg[6][1] (.CP (rc_gclk_468), .D (wdata[1]), .QN (\mem[6] [1]));
  DFQND0BWP16P90 \mem_reg[6][2] (.CP (rc_gclk_468), .D (wdata[2]), .QN (\mem[6] [2]));
  DFQND0BWP16P90 \mem_reg[6][3] (.CP (rc_gclk_468), .D (wdata[3]), .QN (\mem[6] [3]));
  DFQND0BWP16P90 \mem_reg[6][4] (.CP (rc_gclk_468), .D (wdata[4]), .QN (\mem[6] [4]));
  DFQND0BWP16P90 \mem_reg[6][5] (.CP (rc_gclk_468), .D (wdata[5]), .QN (\mem[6] [5]));
  DFQND0BWP16P90 \mem_reg[6][6] (.CP (rc_gclk_468), .D (wdata[6]), .QN (\mem[6] [6]));
  DFQND0BWP16P90 \mem_reg[6][7] (.CP (rc_gclk_468), .D (wdata[7]), .QN (\mem[6] [7]));
  DFQD0BWP16P90 \mem_reg[7][0] (.CP (rc_gclk_466), .D (wdata[0]), .Q (\mem[7] [0]));
  DFQD0BWP16P90 \mem_reg[7][1] (.CP (rc_gclk_466), .D (wdata[1]), .Q (\mem[7] [1]));
  DFQD0BWP16P90 \mem_reg[7][2] (.CP (rc_gclk_466), .D (wdata[2]), .Q (\mem[7] [2]));
  DFQD0BWP16P90 \mem_reg[7][3] (.CP (rc_gclk_466), .D (wdata[3]), .Q (\mem[7] [3]));
  DFQD0BWP16P90 \mem_reg[7][4] (.CP (rc_gclk_466), .D (wdata[4]), .Q (\mem[7] [4]));
  DFQD0BWP16P90 \mem_reg[7][5] (.CP (rc_gclk_466), .D (wdata[5]), .Q (\mem[7] [5]));
  DFQD0BWP16P90 \mem_reg[7][6] (.CP (rc_gclk_466), .D (wdata[6]), .Q (\mem[7] [6]));
  DFQD0BWP16P90 \mem_reg[7][7] (.CP (rc_gclk_466), .D (wdata[7]), .Q (\mem[7] [7]));
  DFQD0BWP16P90 \mem_reg[8][0] (.CP (rc_gclk_464), .D (wdata[0]), .Q (\mem[8] [0]));
  DFQND0BWP16P90 \mem_reg[8][1] (.CP (rc_gclk_464), .D (wdata[1]), .QN (\mem[8] [1]));
  DFQND0BWP16P90 \mem_reg[8][2] (.CP (rc_gclk_464), .D (wdata[2]), .QN (\mem[8] [2]));
  DFQND0BWP16P90 \mem_reg[8][3] (.CP (rc_gclk_464), .D (wdata[3]), .QN (\mem[8] [3]));
  DFQD0BWP16P90 \mem_reg[8][4] (.CP (rc_gclk_464), .D (wdata[4]), .Q (\mem[8] [4]));
  DFQND0BWP16P90 \mem_reg[8][5] (.CP (rc_gclk_464), .D (wdata[5]), .QN (\mem[8] [5]));
  DFQND0BWP16P90 \mem_reg[8][6] (.CP (rc_gclk_464), .D (wdata[6]), .QN (\mem[8] [6]));
  DFQND0BWP16P90 \mem_reg[8][7] (.CP (rc_gclk_464), .D (wdata[7]), .QN (\mem[8] [7]));
  DFQD0BWP16P90 \mem_reg[9][0] (.CP (rc_gclk_462), .D (wdata[0]), .Q (\mem[9] [0]));
  DFQD0BWP16P90 \mem_reg[9][1] (.CP (rc_gclk_462), .D (wdata[1]), .Q (\mem[9] [1]));
  DFQD0BWP16P90 \mem_reg[9][2] (.CP (rc_gclk_462), .D (wdata[2]), .Q (\mem[9] [2]));
  DFQD0BWP16P90 \mem_reg[9][3] (.CP (rc_gclk_462), .D (wdata[3]), .Q (\mem[9] [3]));
  DFQD0BWP16P90 \mem_reg[9][4] (.CP (rc_gclk_462), .D (wdata[4]), .Q (\mem[9] [4]));
  DFQD0BWP16P90 \mem_reg[9][5] (.CP (rc_gclk_462), .D (wdata[5]), .Q (\mem[9] [5]));
  DFQND0BWP16P90 \mem_reg[9][6] (.CP (rc_gclk_462), .D (wdata[6]), .QN (\mem[9] [6]));
  DFQND0BWP16P90 \mem_reg[9][7] (.CP (rc_gclk_462), .D (wdata[7]), .QN (\mem[9] [7]));
  DFQD0BWP16P90 \mem_reg[10][0] (.CP (rc_gclk_460), .D (wdata[0]), .Q (\mem[10] [0]));
  DFQND0BWP16P90 \mem_reg[10][1] (.CP (rc_gclk_460), .D (wdata[1]), .QN (\mem[10] [1]));
  DFQD0BWP16P90 \mem_reg[10][2] (.CP (rc_gclk_460), .D (wdata[2]), .Q (\mem[10] [2]));
  DFQND0BWP16P90 \mem_reg[10][3] (.CP (rc_gclk_460), .D (wdata[3]), .QN (\mem[10] [3]));
  DFQD0BWP16P90 \mem_reg[10][4] (.CP (rc_gclk_460), .D (wdata[4]), .Q (\mem[10] [4]));
  DFQND0BWP16P90 \mem_reg[10][5] (.CP (rc_gclk_460), .D (wdata[5]), .QN (\mem[10] [5]));
  DFQND0BWP16P90 \mem_reg[10][6] (.CP (rc_gclk_460), .D (wdata[6]), .QN (\mem[10] [6]));
  DFQND0BWP16P90 \mem_reg[10][7] (.CP (rc_gclk_460), .D (wdata[7]), .QN (\mem[10] [7]));
  DFQD0BWP16P90 \mem_reg[11][0] (.CP (rc_gclk_458), .D (wdata[0]), .Q (\mem[11] [0]));
  DFQND0BWP16P90 \mem_reg[11][1] (.CP (rc_gclk_458), .D (wdata[1]), .QN (\mem[11] [1]));
  DFQND0BWP16P90 \mem_reg[11][2] (.CP (rc_gclk_458), .D (wdata[2]), .QN (\mem[11] [2]));
  DFQND0BWP16P90 \mem_reg[11][3] (.CP (rc_gclk_458), .D (wdata[3]), .QN (\mem[11] [3]));
  DFQD0BWP16P90 \mem_reg[11][4] (.CP (rc_gclk_458), .D (wdata[4]), .Q (\mem[11] [4]));
  DFQND0BWP16P90 \mem_reg[11][5] (.CP (rc_gclk_458), .D (wdata[5]), .QN (\mem[11] [5]));
  DFQND0BWP16P90 \mem_reg[11][6] (.CP (rc_gclk_458), .D (wdata[6]), .QN (\mem[11] [6]));
  DFQND0BWP16P90 \mem_reg[11][7] (.CP (rc_gclk_458), .D (wdata[7]), .QN (\mem[11] [7]));
  DFQD0BWP16P90 \mem_reg[12][0] (.CP (rc_gclk_456), .D (wdata[0]), .Q (\mem[12] [0]));
  DFQD0BWP16P90 \mem_reg[12][1] (.CP (rc_gclk_456), .D (wdata[1]), .Q (\mem[12] [1]));
  DFQD0BWP16P90 \mem_reg[12][2] (.CP (rc_gclk_456), .D (wdata[2]), .Q (\mem[12] [2]));
  DFQND0BWP16P90 \mem_reg[12][3] (.CP (rc_gclk_456), .D (wdata[3]), .QN (\mem[12] [3]));
  DFQD0BWP16P90 \mem_reg[12][4] (.CP (rc_gclk_456), .D (wdata[4]), .Q (\mem[12] [4]));
  DFQND0BWP16P90 \mem_reg[12][5] (.CP (rc_gclk_456), .D (wdata[5]), .QN (\mem[12] [5]));
  DFQND0BWP16P90 \mem_reg[12][6] (.CP (rc_gclk_456), .D (wdata[6]), .QN (\mem[12] [6]));
  DFQD0BWP16P90 \mem_reg[12][7] (.CP (rc_gclk_456), .D (wdata[7]), .Q (\mem[12] [7]));
  DFQD0BWP16P90 \mem_reg[13][0] (.CP (rc_gclk_454), .D (wdata[0]), .Q (\mem[13] [0]));
  DFQND0BWP16P90 \mem_reg[13][1] (.CP (rc_gclk_454), .D (wdata[1]), .QN (\mem[13] [1]));
  DFQND0BWP16P90 \mem_reg[13][2] (.CP (rc_gclk_454), .D (wdata[2]), .QN (\mem[13] [2]));
  DFQND0BWP16P90 \mem_reg[13][3] (.CP (rc_gclk_454), .D (wdata[3]), .QN (\mem[13] [3]));
  DFQD0BWP16P90 \mem_reg[13][4] (.CP (rc_gclk_454), .D (wdata[4]), .Q (\mem[13] [4]));
  DFQND0BWP16P90 \mem_reg[13][5] (.CP (rc_gclk_454), .D (wdata[5]), .QN (\mem[13] [5]));
  DFQND0BWP16P90 \mem_reg[13][6] (.CP (rc_gclk_454), .D (wdata[6]), .QN (\mem[13] [6]));
  DFQND0BWP16P90 \mem_reg[13][7] (.CP (rc_gclk_454), .D (wdata[7]), .QN (\mem[13] [7]));
  DFQD0BWP16P90 \mem_reg[14][0] (.CP (rc_gclk_452), .D (wdata[0]), .Q (\mem[14] [0]));
  DFQD0BWP16P90 \mem_reg[14][1] (.CP (rc_gclk_452), .D (wdata[1]), .Q (\mem[14] [1]));
  DFQD0BWP16P90 \mem_reg[14][2] (.CP (rc_gclk_452), .D (wdata[2]), .Q (\mem[14] [2]));
  DFQD0BWP16P90 \mem_reg[14][3] (.CP (rc_gclk_452), .D (wdata[3]), .Q (\mem[14] [3]));
  DFQD0BWP16P90 \mem_reg[14][4] (.CP (rc_gclk_452), .D (wdata[4]), .Q (\mem[14] [4]));
  DFQND0BWP16P90 \mem_reg[14][5] (.CP (rc_gclk_452), .D (wdata[5]), .QN (\mem[14] [5]));
  DFQND0BWP16P90 \mem_reg[14][6] (.CP (rc_gclk_452), .D (wdata[6]), .QN (\mem[14] [6]));
  DFQND0BWP16P90 \mem_reg[14][7] (.CP (rc_gclk_452), .D (wdata[7]), .QN (\mem[14] [7]));
  DFQD0BWP16P90 \mem_reg[15][0] (.CP (rc_gclk_450), .D (wdata[0]), .Q (\mem[15] [0]));
  DFQD0BWP16P90 \mem_reg[15][1] (.CP (rc_gclk_450), .D (wdata[1]), .Q (\mem[15] [1]));
  DFQND0BWP16P90 \mem_reg[15][2] (.CP (rc_gclk_450), .D (wdata[2]), .QN (\mem[15] [2]));
  DFQND0BWP16P90 \mem_reg[15][3] (.CP (rc_gclk_450), .D (wdata[3]), .QN (\mem[15] [3]));
  DFQD0BWP16P90 \mem_reg[15][4] (.CP (rc_gclk_450), .D (wdata[4]), .Q (\mem[15] [4]));
  DFQND0BWP16P90 \mem_reg[15][5] (.CP (rc_gclk_450), .D (wdata[5]), .QN (\mem[15] [5]));
  DFQD0BWP16P90 \mem_reg[15][6] (.CP (rc_gclk_450), .D (wdata[6]), .Q (\mem[15] [6]));
  DFQD0BWP16P90 \mem_reg[15][7] (.CP (rc_gclk_450), .D (wdata[7]), .Q (\mem[15] [7]));
  OAI211D0BWP16P90 g2889__2398(.A1 (\mem[3] [4]), .A2 (n_37), .B (n_117), .C (n_102), .ZN (rdata[4]));
  OAI211D0BWP16P90 g2890__5107(.A1 (\mem[11] [3]), .A2 (n_42), .B (n_119), .C (n_106), .ZN (rdata[3]));
  OAI211D0BWP16P90 g2891__6260(.A1 (\mem[13] [7]), .A2 (n_44), .B (n_118), .C (n_104), .ZN (rdata[7]));
  OAI211D0BWP16P90 g2892__4319(.A1 (\mem[10] [5]), .A2 (n_39), .B (n_116), .C (n_103), .ZN (rdata[5]));
  OAI211D0BWP16P90 g2893__8428(.A1 (\mem[1] [0]), .A2 (n_32), .B (n_115), .C (n_101), .ZN (rdata[0]));
  OAI211D0BWP16P90 g2894__5526(.A1 (\mem[8] [2]), .A2 (n_30), .B (n_114), .C (n_109), .ZN (rdata[2]));
  OAI211D0BWP16P90 g2895__6783(.A1 (\mem[11] [1]), .A2 (n_42), .B (n_120), .C (n_107), .ZN (rdata[1]));
  OAI211D0BWP16P90 g2896__3680(.A1 (\mem[8] [6]), .A2 (n_30), .B (n_113), .C (n_105), .ZN (rdata[6]));
  NR4D0BWP16P90 g2897__1617(.A1 (n_95), .A2 (n_73), .A3 (n_72), .A4 (n_60), .ZN (n_120));
  NR4D0BWP16P90 g2898__2802(.A1 (n_100), .A2 (n_68), .A3 (n_67), .A4 (n_54), .ZN (n_119));
  NR4D0BWP16P90 g2899__1705(.A1 (n_99), .A2 (n_75), .A3 (n_71), .A4 (n_55), .ZN (n_118));
  AOI221D0BWP16P90 g2900__5122(.A1 (n_47), .A2 (\mem[5] [4]), .B1 (n_46), .B2 (\mem[7] [4]), .C (n_112), .ZN (n_117));
  NR4D0BWP16P90 g2901__8246(.A1 (n_96), .A2 (n_89), .A3 (n_74), .A4 (n_61), .ZN (n_116));
  AOI221D0BWP16P90 g2902__7098(.A1 (n_47), .A2 (\mem[5] [0]), .B1 (n_46), .B2 (\mem[7] [0]), .C (n_110), .ZN (n_115));
  AOI221D0BWP16P90 g2903__6131(.A1 (n_35), .A2 (\mem[12] [2]), .B1 (n_41), .B2 (\mem[14] [2]), .C (n_111), .ZN (n_114));
  NR4D0BWP16P90 g2904__1881(.A1 (n_93), .A2 (n_81), .A3 (n_64), .A4 (n_63), .ZN (n_113));
  ND4D0BWP16P90 g2905__5115(.A1 (n_84), .A2 (n_69), .A3 (n_77), .A4 (n_79), .ZN (n_112));
  OAI221D0BWP16P90 g2906__7482(.A1 (n_26), .A2 (\mem[0] [2]), .B1 (\mem[2] [2]), .B2 (n_34), .C (n_108), .ZN (n_111));
  ND4D0BWP16P90 g2907__4733(.A1 (n_85), .A2 (n_70), .A3 (n_78), .A4 (n_65), .ZN (n_110));
  AOI221D0BWP16P90 g2908__6161(.A1 (n_23), .A2 (\mem[9] [2]), .B1 (n_38), .B2 (\mem[10] [2]), .C (n_92), .ZN (n_109));
  AOI221D0BWP16P90 g2909__9315(.A1 (n_47), .A2 (\mem[5] [2]), .B1 (n_46), .B2 (\mem[7] [2]), .C (n_97), .ZN (n_108));
  AOI221D0BWP16P90 g2910__9945(.A1 (n_23), .A2 (\mem[9] [1]), .B1 (n_28), .B2 (\mem[15] [1]), .C (n_98), .ZN (n_107));
  AOI221D0BWP16P90 g2911__2883(.A1 (n_23), .A2 (\mem[9] [3]), .B1 (n_41), .B2 (\mem[14] [3]), .C (n_90), .ZN (n_106));
  AOI221D0BWP16P90 g2912__2346(.A1 (n_47), .A2 (\mem[5] [6]), .B1 (n_46), .B2 (\mem[7] [6]), .C (n_94), .ZN (n_105));
  AOI221D0BWP16P90 g2913__1666(.A1 (n_35), .A2 (\mem[12] [7]), .B1 (n_28), .B2 (\mem[15] [7]), .C (n_91), .ZN (n_104));
  AOI211D0BWP16P90 g2914__7410(.A1 (n_23), .A2 (\mem[9] [5]), .B (n_80), .C (n_66), .ZN (n_103));
  AOI211D0BWP16P90 g2915__6417(.A1 (n_33), .A2 (\mem[2] [4]), .B (n_56), .C (n_59), .ZN (n_102));
  AOI211D0BWP16P90 g2916__5477(.A1 (n_33), .A2 (\mem[2] [0]), .B (n_62), .C (n_58), .ZN (n_101));
  OAI221D0BWP16P90 g2917__2398(.A1 (n_31), .A2 (\mem[4] [3]), .B1 (\mem[6] [3]), .B2 (n_24), .C (n_82), .ZN (n_100));
  OAI221D0BWP16P90 g2918__5107(.A1 (n_31), .A2 (\mem[4] [7]), .B1 (\mem[6] [7]), .B2 (n_24), .C (n_83), .ZN (n_99));
  OAI21D0BWP16P90 g2919__6260(.A1 (n_44), .A2 (\mem[13] [1]), .B (n_87), .ZN (n_98));
  OAI221D0BWP16P90 g2920__4319(.A1 (n_31), .A2 (\mem[4] [2]), .B1 (\mem[6] [2]), .B2 (n_24), .C (n_76), .ZN (n_97));
  OAI221D0BWP16P90 g2921__8428(.A1 (n_26), .A2 (\mem[0] [5]), .B1 (\mem[2] [5]), .B2 (n_34), .C (n_88), .ZN (n_96));
  OAI221D0BWP16P90 g2922__5526(.A1 (n_26), .A2 (\mem[0] [1]), .B1 (\mem[2] [1]), .B2 (n_34), .C (n_86), .ZN (n_95));
  OAI222D0BWP16P90 g2923__6783(.A1 (n_32), .A2 (\mem[1] [6]), .B1 (\mem[3] [6]), .B2 (n_37), .C1 (\mem[6] [6]), .C2 (n_24), .ZN (n_94));
  OAI221D0BWP16P90 g2924__3680(.A1 (n_44), .A2 (\mem[13] [6]), .B1 (\mem[11] [6]), .B2 (n_42), .C (n_57), .ZN (n_93));
  OAI222D0BWP16P90 g2925__1617(.A1 (n_44), .A2 (\mem[13] [2]), .B1 (\mem[11] [2]), .B2 (n_42), .C1 (\mem[15] [2]), .C2 (n_27), .ZN (n_92));
  OAI222D0BWP16P90 g2926__2802(.A1 (n_22), .A2 (\mem[9] [7]), .B1 (\mem[14] [7]), .B2 (n_40), .C1 (\mem[11] [7]), .C2 (n_42), .ZN (n_91));
  OAI222D0BWP16P90 g2927__1705(.A1 (n_44), .A2 (\mem[13] [3]), .B1 (\mem[12] [3]), .B2 (n_36), .C1 (\mem[15] [3]), .C2 (n_27), .ZN (n_90));
  AN2D0BWP16P90 g2928__5122(.A1 (n_48), .A2 (n_18), .Z (n_137));
  AN2D0BWP16P90 g2929__8246(.A1 (n_53), .A2 (n_7), .Z (n_144));
  AN2D0BWP16P90 g2930__7098(.A1 (n_53), .A2 (n_4), .Z (n_143));
  INR2D0BWP16P90 g2931__6131(.A1 (n_53), .B1 (n_5), .ZN (n_142));
  AN2D0BWP16P90 g2932__1881(.A1 (n_51), .A2 (n_18), .Z (n_141));
  NR2D0BWP16P90 g2933__5115(.A1 (n_52), .A2 (n_6), .ZN (n_140));
  NR2D0BWP16P90 g2934__7482(.A1 (n_52), .A2 (n_3), .ZN (n_139));
  NR2D0BWP16P90 g2935__4733(.A1 (n_52), .A2 (n_5), .ZN (n_138));
  AN2D0BWP16P90 g2936__6161(.A1 (n_50), .A2 (n_4), .Z (n_131));
  NR2D0BWP16P90 g2937__9315(.A1 (n_49), .A2 (n_5), .ZN (n_130));
  AN2D0BWP16P90 g2938__9945(.A1 (n_50), .A2 (n_18), .Z (n_133));
  AN2D0BWP16P90 g2939__2883(.A1 (n_50), .A2 (n_7), .Z (n_132));
  AN2D0BWP16P90 g2940__2346(.A1 (n_48), .A2 (n_7), .Z (n_136));
  AN2D0BWP16P90 g2941__1666(.A1 (n_53), .A2 (n_18), .Z (n_145));
  AN2D0BWP16P90 g2942__7410(.A1 (n_48), .A2 (n_4), .Z (n_135));
  INR2D0BWP16P90 g2943__6417(.A1 (n_48), .B1 (n_5), .ZN (n_134));
  OAI22D0BWP16P90 g2944__5477(.A1 (n_36), .A2 (\mem[12] [5]), .B1 (n_40), .B2 (\mem[14] [5]), .ZN (n_89));
  AOI22D0BWP16P90 g2945__2398(.A1 (n_47), .A2 (\mem[5] [5]), .B1 (n_46), .B2 (\mem[7] [5]), .ZN (n_88));
  AOI22D0BWP16P90 g2946__5107(.A1 (n_35), .A2 (\mem[12] [1]), .B1 (n_41), .B2 (\mem[14] [1]), .ZN (n_87));
  AOI22D0BWP16P90 g2947__6260(.A1 (n_47), .A2 (\mem[5] [1]), .B1 (n_46), .B2 (\mem[7] [1]), .ZN (n_86));
  AOI22D0BWP16P90 g2948__4319(.A1 (n_35), .A2 (\mem[12] [0]), .B1 (n_41), .B2 (\mem[14] [0]), .ZN (n_85));
  AOI22D0BWP16P90 g2949__8428(.A1 (n_35), .A2 (\mem[12] [4]), .B1 (n_41), .B2 (\mem[14] [4]), .ZN (n_84));
  AOI22D0BWP16P90 g2950__5526(.A1 (n_47), .A2 (\mem[5] [7]), .B1 (n_46), .B2 (\mem[7] [7]), .ZN (n_83));
  AOI22D0BWP16P90 g2951__6783(.A1 (n_47), .A2 (\mem[5] [3]), .B1 (n_46), .B2 (\mem[7] [3]), .ZN (n_82));
  OAI22D0BWP16P90 g2952__3680(.A1 (n_36), .A2 (\mem[12] [6]), .B1 (n_39), .B2 (\mem[10] [6]), .ZN (n_81));
  OAI22D0BWP16P90 g2953__1617(.A1 (n_30), .A2 (\mem[8] [5]), .B1 (n_42), .B2 (\mem[11] [5]), .ZN (n_80));
  AOI22D0BWP16P90 g2954__2802(.A1 (n_23), .A2 (\mem[9] [4]), .B1 (n_43), .B2 (\mem[11] [4]), .ZN (n_79));
  AOI22D0BWP16P90 g2955__1705(.A1 (n_45), .A2 (\mem[13] [0]), .B1 (n_28), .B2 (\mem[15] [0]), .ZN (n_78));
  AOI22D0BWP16P90 g2956__5122(.A1 (n_45), .A2 (\mem[13] [4]), .B1 (n_28), .B2 (\mem[15] [4]), .ZN (n_77));
  OA22D0BWP16P90 g2957__8246(.A1 (n_32), .A2 (\mem[1] [2]), .B1 (n_37), .B2 (\mem[3] [2]), .Z (n_76));
  OAI22D0BWP16P90 g2958__7098(.A1 (n_30), .A2 (\mem[8] [7]), .B1 (n_39), .B2 (\mem[10] [7]), .ZN (n_75));
  OAI22D0BWP16P90 g2959__6131(.A1 (n_32), .A2 (\mem[1] [5]), .B1 (n_37), .B2 (\mem[3] [5]), .ZN (n_74));
  OAI22D0BWP16P90 g2960__1881(.A1 (n_30), .A2 (\mem[8] [1]), .B1 (n_39), .B2 (\mem[10] [1]), .ZN (n_73));
  OAI22D0BWP16P90 g2961__5115(.A1 (n_32), .A2 (\mem[1] [1]), .B1 (n_37), .B2 (\mem[3] [1]), .ZN (n_72));
  OAI22D0BWP16P90 g2962__7482(.A1 (n_32), .A2 (\mem[1] [7]), .B1 (n_37), .B2 (\mem[3] [7]), .ZN (n_71));
  AOI22D0BWP16P90 g2963__4733(.A1 (n_29), .A2 (\mem[8] [0]), .B1 (n_38), .B2 (\mem[10] [0]), .ZN (n_70));
  AOI22D0BWP16P90 g2964__6161(.A1 (n_29), .A2 (\mem[8] [4]), .B1 (n_38), .B2 (\mem[10] [4]), .ZN (n_69));
  OAI22D0BWP16P90 g2965__9315(.A1 (n_30), .A2 (\mem[8] [3]), .B1 (n_39), .B2 (\mem[10] [3]), .ZN (n_68));
  OAI22D0BWP16P90 g2966__9945(.A1 (n_32), .A2 (\mem[1] [3]), .B1 (n_37), .B2 (\mem[3] [3]), .ZN (n_67));
  OAI22D0BWP16P90 g2967__2883(.A1 (n_44), .A2 (\mem[13] [5]), .B1 (n_27), .B2 (\mem[15] [5]), .ZN (n_66));
  AOI22D0BWP16P90 g2968__2346(.A1 (n_23), .A2 (\mem[9] [0]), .B1 (n_43), .B2 (\mem[11] [0]), .ZN (n_65));
  OAI22D0BWP16P90 g2969__1666(.A1 (n_22), .A2 (\mem[9] [6]), .B1 (n_40), .B2 (\mem[14] [6]), .ZN (n_64));
  OAI22D0BWP16P90 g2970__7410(.A1 (n_31), .A2 (\mem[4] [6]), .B1 (n_34), .B2 (\mem[2] [6]), .ZN (n_63));
  OAI22D0BWP16P90 g2971__6417(.A1 (n_26), .A2 (\mem[0] [0]), .B1 (n_37), .B2 (\mem[3] [0]), .ZN (n_62));
  OAI22D0BWP16P90 g2972__5477(.A1 (n_31), .A2 (\mem[4] [5]), .B1 (n_24), .B2 (\mem[6] [5]), .ZN (n_61));
  OAI22D0BWP16P90 g2973__2398(.A1 (n_31), .A2 (\mem[4] [1]), .B1 (n_24), .B2 (\mem[6] [1]), .ZN (n_60));
  OAI22D0BWP16P90 g2974__5107(.A1 (n_31), .A2 (\mem[4] [4]), .B1 (n_24), .B2 (\mem[6] [4]), .ZN (n_59));
  OAI22D0BWP16P90 g2975__6260(.A1 (n_31), .A2 (\mem[4] [0]), .B1 (n_24), .B2 (\mem[6] [0]), .ZN (n_58));
  AOI22D0BWP16P90 g2976__4319(.A1 (n_25), .A2 (\mem[0] [6]), .B1 (n_28), .B2 (\mem[15] [6]), .ZN (n_57));
  OAI22D0BWP16P90 g2977__8428(.A1 (n_26), .A2 (\mem[0] [4]), .B1 (n_32), .B2 (\mem[1] [4]), .ZN (n_56));
  OAI22D0BWP16P90 g2978__5526(.A1 (n_26), .A2 (\mem[0] [7]), .B1 (n_34), .B2 (\mem[2] [7]), .ZN (n_55));
  OAI22D0BWP16P90 g2979__6783(.A1 (n_26), .A2 (\mem[0] [3]), .B1 (n_34), .B2 (\mem[2] [3]), .ZN (n_54));
  INVSKND0P75BWP16P90 g2980(.I (n_52), .ZN (n_51));
  NR3D0BWP16P90 g2981__3680(.A1 (n_20), .A2 (wfull), .A3 (waddr[2]), .ZN (n_53));
  IND3D0BWP16P90 g2982__1617(.A1 (wfull), .B1 (waddr[2]), .B2 (n_19), .ZN (n_52));
  INVSKND0P75BWP16P90 g2983(.I (n_50), .ZN (n_49));
  INR3D0BWP16P90 g2984__2802(.A1 (waddr[2]), .B1 (wfull), .B2 (n_21), .ZN (n_50));
  NR3SKPBD1BWP16P90 g2985__1705(.A1 (n_21), .A2 (wfull), .A3 (waddr[2]), .ZN (n_48));
  CKND1BWP16P90 g2986(.I (n_45), .ZN (n_44));
  CKND1BWP16P90 g2987(.I (n_43), .ZN (n_42));
  CKND1BWP16P90 g2988(.I (n_41), .ZN (n_40));
  CKND1BWP16P90 g2989(.I (n_39), .ZN (n_38));
  CKND1BWP16P90 g2990(.I (n_36), .ZN (n_35));
  AN2D0BWP16P90 g2991__5122(.A1 (n_10), .A2 (n_15), .Z (n_47));
  NR2D1BWP16P90 g2992__8246(.A1 (n_14), .A2 (n_8), .ZN (n_46));
  NR2D0BWP16P90 g2993__7098(.A1 (n_9), .A2 (n_13), .ZN (n_45));
  NR2D0BWP16P90 g2994__6131(.A1 (n_16), .A2 (n_13), .ZN (n_43));
  NR2D0P75BWP16P90 g2995__1881(.A1 (n_11), .A2 (n_8), .ZN (n_41));
  ND2D0BWP16P90 g2996__5115(.A1 (n_12), .A2 (n_17), .ZN (n_39));
  OR2D0BWP16P90 g2997__7482(.A1 (n_16), .A2 (n_14), .Z (n_37));
  ND2D0P75BWP16P90 g2998__4733(.A1 (n_12), .A2 (n_10), .ZN (n_36));
  CKND1BWP16P90 g2999(.I (n_34), .ZN (n_33));
  CKND1BWP16P90 g3000(.I (n_30), .ZN (n_29));
  CKND1BWP16P90 g3001(.I (n_28), .ZN (n_27));
  CKND1BWP16P90 g3002(.I (n_26), .ZN (n_25));
  CKND1BWP16P90 g3003(.I (n_23), .ZN (n_22));
  ND2D0P75BWP16P90 g3004__6161(.A1 (n_0), .A2 (n_17), .ZN (n_34));
  ND2D0P75BWP16P90 g3005__9315(.A1 (n_2), .A2 (n_15), .ZN (n_32));
  ND2D0BWP16P90 g3006__9945(.A1 (n_0), .A2 (n_10), .ZN (n_31));
  ND2D0BWP16P90 g3007__2883(.A1 (n_2), .A2 (n_12), .ZN (n_30));
  NR2D0P75BWP16P90 g3008__2346(.A1 (n_13), .A2 (n_8), .ZN (n_28));
  ND2D0P75BWP16P90 g3009__1666(.A1 (n_0), .A2 (n_2), .ZN (n_26));
  IND2D0BWP16P90 g3010__7410(.A1 (n_8), .B1 (n_0), .ZN (n_24));
  NR2D0P75BWP16P90 g3011__6417(.A1 (n_13), .A2 (n_1), .ZN (n_23));
  INVSKND0P75BWP16P90 g3012(.I (n_19), .ZN (n_20));
  INVSKND0P75BWP16P90 g3013(.I (n_17), .ZN (n_16));
  CKND1BWP16P90 g3014(.I (n_15), .ZN (n_14));
  CKND1BWP16P90 g3015(.I (n_12), .ZN (n_11));
  INVSKND0P75BWP16P90 g3016(.I (n_10), .ZN (n_9));
  INVSKND0P75BWP16P90 g3017(.I (n_7), .ZN (n_6));
  INVSKND0P75BWP16P90 g3018(.I (n_4), .ZN (n_3));
  CKND1BWP16P90 g3019(.I (n_2), .ZN (n_1));
  ND2D0BWP16P90 g3077__5477(.A1 (wclken), .A2 (waddr[3]), .ZN (n_21));
  INR2D0BWP16P90 g3078__2398(.A1 (wclken), .B1 (waddr[3]), .ZN (n_19));
  NR2D0BWP16P90 g3079__5107(.A1 (waddr[0]), .A2 (waddr[1]), .ZN (n_18));
  INR2D0BWP16P90 g3080__6260(.A1 (raddr[1]), .B1 (raddr[2]), .ZN (n_17));
  INR2D0BWP16P90 g3081__4319(.A1 (raddr[0]), .B1 (raddr[3]), .ZN (n_15));
  ND2D0BWP16P90 g3082__8428(.A1 (raddr[3]), .A2 (raddr[0]), .ZN (n_13));
  INR2D0BWP16P90 g3083__5526(.A1 (raddr[3]), .B1 (raddr[0]), .ZN (n_12));
  INR2D0BWP16P90 g3084__6783(.A1 (raddr[2]), .B1 (raddr[1]), .ZN (n_10));
  ND2D0BWP16P90 g3085__3680(.A1 (raddr[2]), .A2 (raddr[1]), .ZN (n_8));
  INR2D0BWP16P90 g3086__1617(.A1 (waddr[0]), .B1 (waddr[1]), .ZN (n_7));
  ND2D0BWP16P90 g3087__2802(.A1 (waddr[1]), .A2 (waddr[0]), .ZN (n_5));
  INR2D0BWP16P90 g3088__1705(.A1 (waddr[1]), .B1 (waddr[0]), .ZN (n_4));
  NR2D0BWP16P90 g3089__5122(.A1 (raddr[1]), .A2 (raddr[2]), .ZN (n_2));
  NR2D0BWP16P90 g3090__8246(.A1 (raddr[0]), .A2 (raddr[3]), .ZN (n_0));
endmodule

module RC_CG_MOD_54(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module rptr_empty_ADDRSIZE4(rclk, rrst_n, rinc, rq2_wptr, rempty, arempty, raddr, rptr);
  input rclk, rrst_n, rinc;
  input [4:0] rq2_wptr;
  output rempty, arempty;
  output [3:0] raddr;
  output [4:0] rptr;
  wire rclk, rrst_n, rinc;
  wire [4:0] rq2_wptr;
  wire rempty, arempty;
  wire [3:0] raddr;
  wire [4:0] rptr;
  wire [4:0] rgraynext;
  wire [4:0] rbinnext;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_12, rc_gclk;
  assign arempty = 1'b0;
  RC_CG_MOD_54 RC_CG_HIER_INST16(.enable (n_12), .ck_in (rclk), .ck_out (rc_gclk), .test (1'b0));
  DFCNQD0BWP16P90 \rptr_reg[3] (.CDN (rrst_n), .CP (rclk), .D (rgraynext[3]), .Q (rptr[3]));
  XOR2D0BWP16P90 g260__7098(.A1 (rbinnext[3]), .A2 (rbinnext[4]), .Z (rgraynext[3]));
  DFCNQD0BWP16P90 \rptr_reg[2] (.CDN (rrst_n), .CP (rclk), .D (rgraynext[2]), .Q (rptr[2]));
  XOR2D0BWP16P90 g262__6131(.A1 (rbinnext[2]), .A2 (rbinnext[3]), .Z (rgraynext[2]));
  XOR2D0BWP16P90 g263__1881(.A1 (rptr[4]), .A2 (n_10), .Z (rbinnext[4]));
  HA1D0BWP16P90 g264__5115(.A (raddr[3]), .B (n_9), .CO (n_10), .S (rbinnext[3]));
  DFCNQD0BWP16P90 \rptr_reg[1] (.CDN (rrst_n), .CP (rclk), .D (rgraynext[1]), .Q (rptr[1]));
  XOR2D0BWP16P90 g266__7482(.A1 (rbinnext[1]), .A2 (rbinnext[2]), .Z (rgraynext[1]));
  HA1D0BWP16P90 g267__4733(.A (raddr[2]), .B (n_8), .CO (n_9), .S (rbinnext[2]));
  DFCNQD0BWP16P90 \rptr_reg[0] (.CDN (rrst_n), .CP (rclk), .D (rgraynext[0]), .Q (rptr[0]));
  XOR2D0BWP16P90 g269__6161(.A1 (rbinnext[0]), .A2 (rbinnext[1]), .Z (rgraynext[0]));
  HA1D0BWP16P90 g270__9315(.A (raddr[1]), .B (n_7), .CO (n_8), .S (rbinnext[1]));
  HA1D0BWP16P90 g271__9945(.A (raddr[0]), .B (n_12), .CO (n_7), .S (rbinnext[0]));
  INR2D0BWP16P90 g272__2883(.A1 (rinc), .B1 (rempty), .ZN (n_12));
  DFSNQD0BWP16P90 rempty_reg(.SDN (rrst_n), .CP (rclk), .D (n_6), .Q (rempty));
  NR4D0BWP16P90 g295__2346(.A1 (n_5), .A2 (n_3), .A3 (n_2), .A4 (n_0), .ZN (n_6));
  ND2D0BWP16P90 g296__1666(.A1 (n_4), .A2 (n_1), .ZN (n_5));
  XNR2D0BWP16P90 g297__7410(.A1 (rq2_wptr[3]), .A2 (rgraynext[3]), .ZN (n_4));
  XOR2D0BWP16P90 g298__6417(.A1 (rq2_wptr[2]), .A2 (rgraynext[2]), .Z (n_3));
  XOR2D0BWP16P90 g299__5477(.A1 (rq2_wptr[4]), .A2 (rbinnext[4]), .Z (n_2));
  XNR2D0BWP16P90 g300__2398(.A1 (rq2_wptr[1]), .A2 (rgraynext[1]), .ZN (n_1));
  XOR2D0BWP16P90 g301__5107(.A1 (rq2_wptr[0]), .A2 (rgraynext[0]), .Z (n_0));
  DFCNQD0BWP16P90 \rbin_reg[3] (.CDN (rrst_n), .CP (rc_gclk), .D (rbinnext[3]), .Q (raddr[3]));
  DFCNQD0BWP16P90 \rbin_reg[2] (.CDN (rrst_n), .CP (rc_gclk), .D (rbinnext[2]), .Q (raddr[2]));
  DFCNQD0BWP16P90 \rbin_reg[0] (.CDN (rrst_n), .CP (rc_gclk), .D (rbinnext[0]), .Q (raddr[0]));
  DFCNQD0BWP16P90 \rbin_reg[4] (.CDN (rrst_n), .CP (rc_gclk), .D (rbinnext[4]), .Q (rptr[4]));
  DFCNQD0BWP16P90 \rbin_reg[1] (.CDN (rrst_n), .CP (rc_gclk), .D (rbinnext[1]), .Q (raddr[1]));
endmodule

module RC_CG_MOD_54_1(enable, ck_in, ck_out, test);
  input enable, ck_in, test;
  output ck_out;
  wire enable, ck_in, test;
  wire ck_out;
  CKLNQD1BWP16P90 RC_CGIC_INST(.E (enable), .CP (ck_in), .TE (test), .Q (ck_out));
endmodule

module wptr_full_ADDRSIZE4(wclk, wrst_n, winc, wq2_rptr, wfull, awfull, waddr, wptr);
  input wclk, wrst_n, winc;
  input [4:0] wq2_rptr;
  output wfull, awfull;
  output [3:0] waddr;
  output [4:0] wptr;
  wire wclk, wrst_n, winc;
  wire [4:0] wq2_rptr;
  wire wfull, awfull;
  wire [3:0] waddr;
  wire [4:0] wptr;
  wire [4:0] wgraynext;
  wire [4:0] wbinnext;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_12, rc_gclk;
  assign awfull = 1'b0;
  RC_CG_MOD_54_1 RC_CG_HIER_INST17(.enable (n_12), .ck_in (wclk), .ck_out (rc_gclk), .test (1'b0));
  DFCNQD0BWP16P90 \wptr_reg[3] (.CDN (wrst_n), .CP (wclk), .D (wgraynext[3]), .Q (wptr[3]));
  DFCNQD0BWP16P90 \wptr_reg[2] (.CDN (wrst_n), .CP (wclk), .D (wgraynext[2]), .Q (wptr[2]));
  XOR2D0BWP16P90 g293__6260(.A1 (wbinnext[4]), .A2 (wbinnext[3]), .Z (wgraynext[3]));
  XOR2D0BWP16P90 g294__4319(.A1 (wbinnext[3]), .A2 (wbinnext[2]), .Z (wgraynext[2]));
  DFCNQD0BWP16P90 \wptr_reg[1] (.CDN (wrst_n), .CP (wclk), .D (wgraynext[1]), .Q (wptr[1]));
  XOR2D0BWP16P90 g296__8428(.A1 (wbinnext[2]), .A2 (wbinnext[1]), .Z (wgraynext[1]));
  XOR2D0BWP16P90 g297__5526(.A1 (n_10), .A2 (waddr[3]), .Z (wbinnext[3]));
  XNR2D0P75BWP16P90 g298__6783(.A1 (n_9), .A2 (wptr[4]), .ZN (wbinnext[4]));
  HA1D0BWP16P90 g299__3680(.A (waddr[2]), .B (n_8), .CO (n_10), .S (wbinnext[2]));
  DFCNQD0BWP16P90 \wptr_reg[0] (.CDN (wrst_n), .CP (wclk), .D (wgraynext[0]), .Q (wptr[0]));
  XOR2D0BWP16P90 g301__1617(.A1 (wbinnext[1]), .A2 (wbinnext[0]), .Z (wgraynext[0]));
  ND3D0BWP16P90 g302__2802(.A1 (n_8), .A2 (waddr[2]), .A3 (waddr[3]), .ZN (n_9));
  HA1D0BWP16P90 g303__1705(.A (waddr[1]), .B (n_7), .CO (n_8), .S (wbinnext[1]));
  HA1D0BWP16P90 g304__5122(.A (waddr[0]), .B (n_12), .CO (n_7), .S (wbinnext[0]));
  INR2D0BWP16P90 g305__8246(.A1 (winc), .B1 (wfull), .ZN (n_12));
  DFCNQD0BWP16P90 wfull_reg(.CDN (wrst_n), .CP (wclk), .D (n_6), .Q (wfull));
  NR4D0BWP16P90 g307__7098(.A1 (n_5), .A2 (n_3), .A3 (n_2), .A4 (n_0), .ZN (n_6));
  ND2D0BWP16P90 g308__6131(.A1 (n_4), .A2 (n_1), .ZN (n_5));
  XOR2D0BWP16P90 g309__1881(.A1 (wq2_rptr[3]), .A2 (wgraynext[3]), .Z (n_4));
  XOR2D0BWP16P90 g310__5115(.A1 (wq2_rptr[2]), .A2 (wgraynext[2]), .Z (n_3));
  XNR2D0BWP16P90 g311__7482(.A1 (wq2_rptr[4]), .A2 (wbinnext[4]), .ZN (n_2));
  XNR2D0BWP16P90 g312__4733(.A1 (wq2_rptr[1]), .A2 (wgraynext[1]), .ZN (n_1));
  XOR2D0BWP16P90 g313__6161(.A1 (wq2_rptr[0]), .A2 (wgraynext[0]), .Z (n_0));
  DFCNQD0BWP16P90 \wbin_reg[3] (.CDN (wrst_n), .CP (rc_gclk), .D (wbinnext[3]), .Q (waddr[3]));
  DFCNQD0BWP16P90 \wbin_reg[2] (.CDN (wrst_n), .CP (rc_gclk), .D (wbinnext[2]), .Q (waddr[2]));
  DFCNQD0BWP16P90 \wbin_reg[0] (.CDN (wrst_n), .CP (rc_gclk), .D (wbinnext[0]), .Q (waddr[0]));
  DFCNQD0BWP16P90 \wbin_reg[4] (.CDN (wrst_n), .CP (rc_gclk), .D (wbinnext[4]), .Q (wptr[4]));
  DFCNQD0BWP16P90 \wbin_reg[1] (.CDN (wrst_n), .CP (rc_gclk), .D (wbinnext[1]), .Q (waddr[1]));
endmodule

module ipr(w_clk, w_rst_n, r_clk, r_rst_n, error_flag, read_if_req, read_if_addr, read_if_be, read_if_we, read_if_gnt, read_if_rvalid, read_if_rdata, write_if_req, write_if_addr, write_if_wdata, write_if_we, write_if_be, write_if_gnt, write_if_rvalid, write_if_rdata);
  input w_clk, w_rst_n, r_clk, r_rst_n, read_if_req, read_if_we, write_if_req, write_if_we;
  input [31:0] read_if_addr, write_if_addr, write_if_wdata;
  input [3:0] read_if_be, write_if_be;
  output error_flag, read_if_gnt, read_if_rvalid, write_if_gnt, write_if_rvalid;
  output [31:0] read_if_rdata, write_if_rdata;
  wire w_clk, w_rst_n, r_clk, r_rst_n, read_if_req, read_if_we, write_if_req, write_if_we;
  wire [31:0] read_if_addr, write_if_addr, write_if_wdata;
  wire [3:0] read_if_be, write_if_be;
  wire error_flag, read_if_gnt, read_if_rvalid, write_if_gnt, write_if_rvalid;
  wire [31:0] read_if_rdata, write_if_rdata;
  wire [3:0] async_fifo_i_waddr;
  wire [3:0] async_fifo_i_raddr;
  wire [4:0] async_fifo_i_rq2_wptr;
  wire [4:0] async_fifo_i_rptr;
  wire [4:0] async_fifo_i_wq2_rptr;
  wire [4:0] async_fifo_i_wptr;
  wire [4:0] async_fifo_i_sync_r2w_inst_wq1_rptr;
  wire [4:0] async_fifo_i_sync_w2r_inst_rq1_wptr;
  wire async_fifo_i_n_17, async_fifo_i_n_27, fifo_empty, fifo_full, we;
  assign write_if_rdata[0] = 1'b0;
  assign write_if_rdata[1] = 1'b0;
  assign write_if_rdata[2] = 1'b0;
  assign write_if_rdata[3] = 1'b0;
  assign write_if_rdata[4] = 1'b0;
  assign write_if_rdata[5] = 1'b0;
  assign write_if_rdata[6] = 1'b0;
  assign write_if_rdata[7] = 1'b0;
  assign write_if_rdata[8] = 1'b0;
  assign write_if_rdata[9] = 1'b0;
  assign write_if_rdata[10] = 1'b0;
  assign write_if_rdata[11] = 1'b0;
  assign write_if_rdata[12] = 1'b0;
  assign write_if_rdata[13] = 1'b0;
  assign write_if_rdata[14] = 1'b0;
  assign write_if_rdata[15] = 1'b0;
  assign write_if_rdata[16] = 1'b0;
  assign write_if_rdata[17] = 1'b0;
  assign write_if_rdata[18] = 1'b0;
  assign write_if_rdata[19] = 1'b0;
  assign write_if_rdata[20] = 1'b0;
  assign write_if_rdata[21] = 1'b0;
  assign write_if_rdata[22] = 1'b0;
  assign write_if_rdata[23] = 1'b0;
  assign write_if_rdata[24] = 1'b0;
  assign write_if_rdata[25] = 1'b0;
  assign write_if_rdata[26] = 1'b0;
  assign write_if_rdata[27] = 1'b0;
  assign write_if_rdata[28] = 1'b0;
  assign write_if_rdata[29] = 1'b0;
  assign write_if_rdata[30] = 1'b0;
  assign write_if_rdata[31] = 1'b0;
  assign read_if_rdata[8] = 1'b0;
  assign read_if_rdata[9] = 1'b0;
  assign read_if_rdata[10] = 1'b0;
  assign read_if_rdata[11] = 1'b0;
  assign read_if_rdata[12] = 1'b0;
  assign read_if_rdata[13] = 1'b0;
  assign read_if_rdata[14] = 1'b0;
  assign read_if_rdata[15] = 1'b0;
  assign read_if_rdata[16] = 1'b0;
  assign read_if_rdata[17] = 1'b0;
  assign read_if_rdata[18] = 1'b0;
  assign read_if_rdata[19] = 1'b0;
  assign read_if_rdata[20] = 1'b0;
  assign read_if_rdata[21] = 1'b0;
  assign read_if_rdata[22] = 1'b0;
  assign read_if_rdata[23] = 1'b0;
  assign read_if_rdata[24] = 1'b0;
  assign read_if_rdata[25] = 1'b0;
  assign read_if_rdata[26] = 1'b0;
  assign read_if_rdata[27] = 1'b0;
  assign read_if_rdata[28] = 1'b0;
  assign read_if_rdata[29] = 1'b0;
  assign read_if_rdata[30] = 1'b0;
  assign read_if_rdata[31] = 1'b0;
  assign error_flag = 1'b0;
  fifomem_DATASIZE8_ADDRSIZE4_FALLTHROUGH1 async_fifo_i_fifomem_inst(.wclk (w_clk), .wclken (we), .waddr (async_fifo_i_waddr), .wdata (write_if_wdata[7:0]), .wfull (fifo_full), .rclk (1'b0), .rclken (1'b0), .raddr (async_fifo_i_raddr), .rdata (read_if_rdata[7:0]));
  rptr_empty_ADDRSIZE4 async_fifo_i_rptr_empty_inst(.rclk (r_clk), .rrst_n (r_rst_n), .rinc (read_if_rvalid), .rq2_wptr (async_fifo_i_rq2_wptr), .rempty (fifo_empty), .arempty (async_fifo_i_n_27), .raddr (async_fifo_i_raddr), .rptr (async_fifo_i_rptr));
  wptr_full_ADDRSIZE4 async_fifo_i_wptr_full_inst(.wclk (w_clk), .wrst_n (w_rst_n), .winc (we), .wq2_rptr (async_fifo_i_wq2_rptr), .wfull (fifo_full), .awfull (async_fifo_i_n_17), .waddr (async_fifo_i_waddr), .wptr (async_fifo_i_wptr));
  IINR4D0BWP16P90 g206__9315(.A1 (write_if_req), .A2 (write_if_we), .B1 (fifo_full), .B2 (write_if_rvalid), .ZN (write_if_gnt));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq2_rptr_reg[4] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_sync_r2w_inst_wq1_rptr[4]), .Q (async_fifo_i_wq2_rptr[4]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq2_rptr_reg[3] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_sync_r2w_inst_wq1_rptr[3]), .Q (async_fifo_i_wq2_rptr[3]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq2_rptr_reg[2] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_sync_r2w_inst_wq1_rptr[2]), .Q (async_fifo_i_wq2_rptr[2]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq2_rptr_reg[1] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_sync_r2w_inst_wq1_rptr[1]), .Q (async_fifo_i_wq2_rptr[1]));
  AN2D0BWP16P90 g211__9945(.A1 (write_if_req), .A2 (write_if_we), .Z (we));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq1_rptr_reg[1] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_rptr[1]), .Q (async_fifo_i_sync_r2w_inst_wq1_rptr[1]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq1_rptr_reg[2] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_rptr[2]), .Q (async_fifo_i_sync_r2w_inst_wq1_rptr[2]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq1_rptr_reg[4] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_rptr[4]), .Q (async_fifo_i_sync_r2w_inst_wq1_rptr[4]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq1_rptr_reg[3] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_rptr[3]), .Q (async_fifo_i_sync_r2w_inst_wq1_rptr[3]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq2_rptr_reg[0] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_sync_r2w_inst_wq1_rptr[0]), .Q (async_fifo_i_wq2_rptr[0]));
  INR4D0BWP16P90 g189__2883(.A1 (read_if_req), .B1 (fifo_empty), .B2 (read_if_rvalid), .B3 (read_if_we), .ZN (read_if_gnt));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq2_wptr_reg[4] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_sync_w2r_inst_rq1_wptr[4]), .Q (async_fifo_i_rq2_wptr[4]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq2_wptr_reg[3] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_sync_w2r_inst_rq1_wptr[3]), .Q (async_fifo_i_rq2_wptr[3]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq2_wptr_reg[2] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_sync_w2r_inst_rq1_wptr[2]), .Q (async_fifo_i_rq2_wptr[2]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq2_wptr_reg[1] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_sync_w2r_inst_rq1_wptr[1]), .Q (async_fifo_i_rq2_wptr[1]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq2_wptr_reg[0] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_sync_w2r_inst_rq1_wptr[0]), .Q (async_fifo_i_rq2_wptr[0]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq1_wptr_reg[1] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_wptr[1]), .Q (async_fifo_i_sync_w2r_inst_rq1_wptr[1]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq1_wptr_reg[0] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_wptr[0]), .Q (async_fifo_i_sync_w2r_inst_rq1_wptr[0]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq1_wptr_reg[2] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_wptr[2]), .Q (async_fifo_i_sync_w2r_inst_rq1_wptr[2]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq1_wptr_reg[4] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_wptr[4]), .Q (async_fifo_i_sync_w2r_inst_rq1_wptr[4]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_w2r_inst_rq1_wptr_reg[3] (.CDN (r_rst_n), .CP (r_clk), .D (async_fifo_i_wptr[3]), .Q (async_fifo_i_sync_w2r_inst_rq1_wptr[3]));
  DFCNQD0BWP16P90 \async_fifo_i_sync_r2w_inst_wq1_rptr_reg[0] (.CDN (w_rst_n), .CP (w_clk), .D (async_fifo_i_rptr[0]), .Q (async_fifo_i_sync_r2w_inst_wq1_rptr[0]));
  DFCNQD0BWP16P90 write_gnt_dly_reg(.CDN (w_rst_n), .CP (w_clk), .D (write_if_gnt), .Q (write_if_rvalid));
  DFCNQD0BWP16P90 read_gnt_dly_reg(.CDN (r_rst_n), .CP (r_clk), .D (read_if_gnt), .Q (read_if_rvalid));
endmodule

