EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:R Rpulldn
U 1 1 5FA5BF63
P 2950 4200
F 0 "Rpulldn" H 3020 4246 50  0000 L CNN
F 1 "10k" H 3020 4155 50  0000 L CNN
F 2 "" V 2880 4200 50  0001 C CNN
F 3 "~" H 2950 4200 50  0001 C CNN
	1    2950 4200
	1    0    0    -1  
$EndComp
$Comp
L Device:R Rusbpu
U 1 1 5FA5C0FB
P 4050 4200
F 0 "Rusbpu" H 4120 4246 50  0000 L CNN
F 1 "1.5k" H 4120 4155 50  0000 L CNN
F 2 "" V 3980 4200 50  0001 C CNN
F 3 "~" H 4050 4200 50  0001 C CNN
	1    4050 4200
	1    0    0    -1  
$EndComp
$Comp
L Device:Q_NMOS_GSD Q1
U 1 1 5FA5C420
P 3200 4000
F 0 "Q1" H 3404 4046 50  0000 L CNN
F 1 "Q_NMOS_GSD" H 3404 3955 50  0000 L CNN
F 2 "" H 3400 4100 50  0001 C CNN
F 3 "~" H 3200 4000 50  0001 C CNN
F 4 "X" H 3200 4000 50  0001 C CNN "Spice_Primitive"
F 5 "Q_NMOS_GSD" H 3200 4000 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3200 4000 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "doc/si2342ds_ps_revb/Si2342DS_PS Rev B.LIB" H 3200 4000 50  0001 C CNN "Spice_Lib_File"
	1    3200 4000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 5FA5D0E9
P 3300 4450
F 0 "#PWR02" H 3300 4200 50  0001 C CNN
F 1 "GND" H 3305 4277 50  0000 C CNN
F 2 "" H 3300 4450 50  0001 C CNN
F 3 "" H 3300 4450 50  0001 C CNN
	1    3300 4450
	1    0    0    -1  
$EndComp
Wire Wire Line
	2950 4050 2950 4000
Wire Wire Line
	2950 4000 3000 4000
Wire Wire Line
	2950 4350 2950 4400
Wire Wire Line
	2950 4400 3300 4400
Wire Wire Line
	3300 4200 3300 4400
Connection ~ 3300 4400
Wire Wire Line
	3300 4400 3300 4450
$Comp
L Device:Q_PMOS_GSD Q2
U 1 1 5FA63344
P 3950 3750
F 0 "Q2" H 4155 3704 50  0000 L CNN
F 1 "Q_PMOS_GSD" H 4155 3795 50  0000 L CNN
F 2 "" H 4150 3850 50  0001 C CNN
F 3 "~" H 3950 3750 50  0001 C CNN
F 4 "X" H 3950 3750 50  0001 C CNN "Spice_Primitive"
F 5 "Q_PMOS_GSD" H 3950 3750 50  0001 C CNN "Spice_Model"
F 6 "Y" H 3950 3750 50  0001 C CNN "Spice_Netlist_Enabled"
F 7 "doc/si2329ds_ps_revb/si2329ds_ps Rev B.lib" H 3950 3750 50  0001 C CNN "Spice_Lib_File"
	1    3950 3750
	1    0    0    1   
$EndComp
Wire Wire Line
	4050 3950 4050 4050
Wire Wire Line
	3700 3350 4050 3350
Wire Wire Line
	4050 3350 4050 3550
Wire Wire Line
	3700 3350 3300 3350
Wire Wire Line
	3300 3350 3300 3400
Connection ~ 3700 3350
Text GLabel 4450 4400 2    50   BiDi ~ 0
usbdp
$Comp
L Device:R Rpullup
U 1 1 5FA5C021
P 3300 3550
F 0 "Rpullup" H 3370 3596 50  0000 L CNN
F 1 "10k" H 3370 3505 50  0000 L CNN
F 2 "" V 3230 3550 50  0001 C CNN
F 3 "~" H 3300 3550 50  0001 C CNN
	1    3300 3550
	1    0    0    -1  
$EndComp
Wire Wire Line
	4050 4350 4050 4400
$Comp
L power:+3.3V #PWR03
U 1 1 5FA5F61F
P 3700 3350
F 0 "#PWR03" H 3700 3200 50  0001 C CNN
F 1 "+3.3V" H 3715 3523 50  0000 C CNN
F 2 "" H 3700 3350 50  0001 C CNN
F 3 "" H 3700 3350 50  0001 C CNN
	1    3700 3350
	1    0    0    -1  
$EndComp
Wire Wire Line
	3300 3750 3300 3800
Wire Wire Line
	3300 3700 3300 3750
Connection ~ 3300 3750
Wire Wire Line
	3750 3750 3300 3750
$Comp
L pspice:VSOURCE Vext
U 1 1 5FA6E2D7
P 2200 4350
F 0 "Vext" H 2428 4396 50  0000 L CNN
F 1 "VSOURCE" H 2428 4305 50  0000 L CNN
F 2 "" H 2200 4350 50  0001 C CNN
F 3 "~" H 2200 4350 50  0001 C CNN
F 4 "V" H 2200 4350 50  0001 C CNN "Spice_Primitive"
F 5 "dc 0 pulse(0 1.8 50n 10n 10n 100n 1)" H 2200 4350 50  0001 C CNN "Spice_Model"
F 6 "Y" H 2200 4350 50  0001 C CNN "Spice_Netlist_Enabled"
	1    2200 4350
	1    0    0    -1  
$EndComp
Wire Wire Line
	2200 4050 2200 4000
Wire Wire Line
	2200 4000 2950 4000
Connection ~ 2950 4000
$Comp
L power:GND #PWR01
U 1 1 5FA70804
P 2200 4650
F 0 "#PWR01" H 2200 4400 50  0001 C CNN
F 1 "GND" H 2205 4477 50  0000 C CNN
F 2 "" H 2200 4650 50  0001 C CNN
F 3 "" H 2200 4650 50  0001 C CNN
	1    2200 4650
	1    0    0    -1  
$EndComp
Text GLabel 3300 3750 0    50   BiDi ~ 0
ndrain_pgate
$Comp
L pspice:R Rload
U 1 1 5FA76998
P 4050 4700
F 0 "Rload" H 4118 4746 50  0000 L CNN
F 1 "50k" H 4118 4655 50  0000 L CNN
F 2 "" H 4050 4700 50  0001 C CNN
F 3 "~" H 4050 4700 50  0001 C CNN
	1    4050 4700
	1    0    0    -1  
$EndComp
Connection ~ 4050 4400
Wire Wire Line
	4050 4400 4050 4450
$Comp
L power:GND #PWR?
U 1 1 5FA9D8CC
P 4050 4950
F 0 "#PWR?" H 4050 4700 50  0001 C CNN
F 1 "GND" H 4055 4777 50  0000 C CNN
F 2 "" H 4050 4950 50  0001 C CNN
F 3 "" H 4050 4950 50  0001 C CNN
	1    4050 4950
	1    0    0    -1  
$EndComp
Wire Wire Line
	4050 4400 4450 4400
Text GLabel 4050 4000 2    50   BiDi ~ 0
pdrain
$Comp
L pspice:VSOURCE V3.3
U 1 1 5FAB43E9
P 5950 3650
F 0 "V3.3" H 6178 3696 50  0000 L CNN
F 1 "VSOURCE" H 6178 3605 50  0000 L CNN
F 2 "" H 5950 3650 50  0001 C CNN
F 3 "~" H 5950 3650 50  0001 C CNN
F 4 "V" H 5950 3650 50  0001 C CNN "Spice_Primitive"
F 5 "dc 3.3" H 5950 3650 50  0001 C CNN "Spice_Model"
F 6 "Y" H 5950 3650 50  0001 C CNN "Spice_Netlist_Enabled"
	1    5950 3650
	1    0    0    -1  
$EndComp
$Comp
L power:+3.3V #PWR?
U 1 1 5FAB8664
P 5950 3350
F 0 "#PWR?" H 5950 3200 50  0001 C CNN
F 1 "+3.3V" H 5965 3523 50  0000 C CNN
F 2 "" H 5950 3350 50  0001 C CNN
F 3 "" H 5950 3350 50  0001 C CNN
	1    5950 3350
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR?
U 1 1 5FAB8927
P 5950 3950
F 0 "#PWR?" H 5950 3700 50  0001 C CNN
F 1 "GND" H 5955 3777 50  0000 C CNN
F 2 "" H 5950 3950 50  0001 C CNN
F 3 "" H 5950 3950 50  0001 C CNN
	1    5950 3950
	1    0    0    -1  
$EndComp
$EndSCHEMATC
