/* IBM_PROLOG_BEGIN_TAG                                                   */
/* This is an automatically generated prolog.                             */
/*                                                                        */
/* $Source: src/import/chips/p10/common/include/p10_scom_proc_1.H $       */
/*                                                                        */
/* OpenPOWER HostBoot Project                                             */
/*                                                                        */
/* Contributors Listed Below - COPYRIGHT 2019,2020                        */
/* [+] International Business Machines Corp.                              */
/*                                                                        */
/*                                                                        */
/* Licensed under the Apache License, Version 2.0 (the "License");        */
/* you may not use this file except in compliance with the License.       */
/* You may obtain a copy of the License at                                */
/*                                                                        */
/*     http://www.apache.org/licenses/LICENSE-2.0                         */
/*                                                                        */
/* Unless required by applicable law or agreed to in writing, software    */
/* distributed under the License is distributed on an "AS IS" BASIS,      */
/* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or        */
/* implied. See the License for the specific language governing           */
/* permissions and limitations under the License.                         */
/*                                                                        */
/* IBM_PROLOG_END_TAG                                                     */

#ifndef __PPE_HCODE__
    #include "proc_scomt.H"
#endif

#ifndef __p10_scom_proc_1_H_
#define __p10_scom_proc_1_H_


#ifndef __PPE_HCODE__
namespace scomt
{
namespace proc
{
#endif


//>> [NX_PBI_RNG_ST1]
static const uint64_t NX_PBI_RNG_ST1 = 0x020110e2ull;

static const uint32_t NX_PBI_RNG_ST1_SOFT_FAIL_TH = 0;
static const uint32_t NX_PBI_RNG_ST1_SOFT_FAIL_TH_LEN = 7;
static const uint32_t NX_PBI_RNG_ST1_1BIT_MATCH_TH_MIN = 7;
static const uint32_t NX_PBI_RNG_ST1_1BIT_MATCH_TH_MIN_LEN = 16;
static const uint32_t NX_PBI_RNG_ST1_1BIT_MATCH_TH_MAX = 23;
static const uint32_t NX_PBI_RNG_ST1_1BIT_MATCH_TH_MAX_LEN = 16;
//<< [NX_PBI_RNG_ST1]
// proc/reg00005.H

//>> [NX_PBI_SHIM_ERAT_STATUS_CONTROL]
static const uint64_t NX_PBI_SHIM_ERAT_STATUS_CONTROL = 0x020110d6ull;

static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_FORCE_ERAT_BYPASS = 0;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_ERAT_IDLE = 1;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_ERAT_VALID_ENTRY = 2;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_DISABLE_ERAT_HIT_UNDER_BARRIER = 3;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_DISABLE_PROMOTE = 6;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_DISABLE_CHECKIN_HANG_TIMER = 7;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_DISABLE_CHECKOUT_HANG_TIMER = 8;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_SPECULATIVE_CHECKIN_COUNT = 9;
static const uint32_t NX_PBI_SHIM_ERAT_STATUS_CONTROL_SPECULATIVE_CHECKIN_COUNT_LEN = 3;
//<< [NX_PBI_SHIM_ERAT_STATUS_CONTROL]
// proc/reg00005.H

//>> [NX_PBI_UMAC_RNG_FAILED_INT]
static const uint64_t NX_PBI_UMAC_RNG_FAILED_INT = 0x020110e7ull;

static const uint32_t NX_PBI_UMAC_RNG_FAILED_INT_ENABLE = 0;
static const uint32_t NX_PBI_UMAC_RNG_FAILED_INT_ADDRESS = 8;
static const uint32_t NX_PBI_UMAC_RNG_FAILED_INT_ADDRESS_LEN = 44;
//<< [NX_PBI_UMAC_RNG_FAILED_INT]
// proc/reg00005.H

//>> [PB_PTLSCOM45_PTL_FIR_REG]
static const uint64_t PB_PTLSCOM45_PTL_FIR_REG_RW = 0x12011800ull;
static const uint64_t PB_PTLSCOM45_PTL_FIR_REG_WO_AND = 0x12011801ull;
static const uint64_t PB_PTLSCOM45_PTL_FIR_REG_WO_OR = 0x12011802ull;

static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FMR00_TRAINED = 0;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FMR01_TRAINED = 1;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FMR02_TRAINED = 2;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FMR03_TRAINED = 3;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB01_UE = 4;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB01_CE = 5;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB01_SUE = 6;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB01_ERR = 7;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB23_UE = 8;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB23_CE = 9;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB23_SUE = 10;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DOB23_ERR = 11;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FRAMER00_ATTN = 12;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_CROB01_ATTN = 13;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FRAMER01_ATTN = 14;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FRAMER02_ATTN = 15;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_CROB23_ATTN = 16;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_FRAMER03_ATTN = 17;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PARSER00_ATTN = 18;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PARSER01_ATTN = 19;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PARSER02_ATTN = 20;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PARSER03_ATTN = 21;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_LINK_DOWN_0_ATTN = 22;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_LINK_DOWN_1_ATTN = 23;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_LINK_DOWN_2_ATTN = 24;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_LINK_DOWN_3_ATTN = 25;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DIB01_ERR = 26;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_DIB23_ERR = 27;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB00_SPATTN = 28;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB01_SPATTN = 29;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB10_SPATTN = 30;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB11_SPATTN = 31;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB20_SPATTN = 32;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB21_SPATTN = 33;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB30_SPATTN = 34;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_MB31_SPATTN = 35;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PTL0_SPARE = 36;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PTL1_SPARE = 37;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PTL2_SPARE = 38;
static const uint32_t PB_PTLSCOM45_PTL_FIR_REG_PTL3_SPARE = 39;
//<< [PB_PTLSCOM45_PTL_FIR_REG]
// proc/reg00006.H

//>> [TP_TPBR_AD_ALTD_DATA_REG]
static const uint64_t TP_TPBR_AD_ALTD_DATA_REG = 0x00090004ull;

static const uint32_t TP_TPBR_AD_ALTD_DATA_REG_FBC_ALTD_DATA = 0;
static const uint32_t TP_TPBR_AD_ALTD_DATA_REG_FBC_ALTD_DATA_LEN = 64;
//<< [TP_TPBR_AD_ALTD_DATA_REG]
// proc/reg00006.H

//>> [TP_TPBR_AD_FORCE_ECC_REG]
static const uint64_t TP_TPBR_AD_FORCE_ECC_REG = 0x0009000dull;

static const uint32_t TP_TPBR_AD_FORCE_ECC_REG_ITAG = 0;
static const uint32_t TP_TPBR_AD_FORCE_ECC_REG_TX_ECC = 1;
static const uint32_t TP_TPBR_AD_FORCE_ECC_REG_TX_ECC_LEN = 16;
static const uint32_t TP_TPBR_AD_FORCE_ECC_REG_TX_ECC_OVERWRITE = 17;
//<< [TP_TPBR_AD_FORCE_ECC_REG]
// proc/reg00006.H

//>> [TP_TPBR_PBA_PBAF_PBAERRRPT1]
static const uint64_t TP_TPBR_PBA_PBAF_PBAERRRPT1 = 0x03011dcdull;

static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT1_BADCRESP = 0;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT1_BADCRESP_LEN = 14;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT1_OPERTO = 14;
static const uint32_t TP_TPBR_PBA_PBAF_PBAERRRPT1_OPERTO_LEN = 14;
//<< [TP_TPBR_PBA_PBAF_PBAERRRPT1]
// proc/reg00007.H

//>> [TP_TPBR_PBA_PBAO_PBAPBTXT3]
static const uint64_t TP_TPBR_PBA_PBAO_PBAPBTXT3 = 0x01010ce5ull;

static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_VALID = 0;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_VALID_LEN = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_0 = 8;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_0_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_1 = 12;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_1_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_2 = 16;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_2_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_3 = 20;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_3_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_4 = 24;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_4_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_5 = 28;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_5_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_6 = 32;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_6_LEN = 4;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_7 = 36;
static const uint32_t TP_TPBR_PBA_PBAO_PBAPBTXT3_7_LEN = 4;
//<< [TP_TPBR_PBA_PBAO_PBAPBTXT3]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR = 0x00062014ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR_IR_LEN = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR_EDR = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR_EDR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE1_OCB_GPEXIRAMEDR]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL = 0x0006402dull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_OCB_OCI_GPEXISIB_PIB_IFETCH_PENDING = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_OCB_OCI_GPEXIMEM_MEM_IFETCH_PENDING = 3;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1 = 4;
// ERROR Duplicate Dial         static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART1_LEN = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2 = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL_ICACHE_INFO_LOWER_PART2_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACL]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACU]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACU = 0x0006402cull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACU_ICACHE_INFO_UPPER = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACU_ICACHE_INFO_UPPER_LEN = 27;
//<< [TP_TPCHIP_OCC_OCI_GPE2_OCB_GPEXIICACU]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIIR]
static const uint64_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIIR = 0x00066024ull;

static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIIR_OCB_OCI_GPEXIRAMEDR_IR_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_GPE3_OCB_GPEXIIR]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3 = 0x0006c823ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_2 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_2_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_3 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_3_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_4 = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_4_LEN = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_5 = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3_5_LEN = 16;
//<< [TP_TPCHIP_OCC_OCI_OCB_ADC_RDATA3]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2 = 0x0006c22cull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2_REGION = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2_REGION_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2_BASE = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2_BASE_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCBLWSBR2]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OCCFLG3]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG3_RW = 0x0006c0b5ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG3_WO_CLEAR = 0x0006c0b6ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG3_WO_OR = 0x0006c0b7ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG3_OCB_OCI_OCCFLG3_OCC_FLAGS = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OCCFLG3_OCB_OCI_OCCFLG3_OCC_FLAGS_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OCCFLG3]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OIRR0A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0A_RW = 0x0006c040ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0A_WO_CLEAR = 0x0006c041ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OIRR0A_WO_OR = 0x0006c042ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0A_OCB_OCI_OIRR0A_INTERRUPT_ROUTE_0_A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OIRR0A_OCB_OCI_OIRR0A_INTERRUPT_ROUTE_0_A_LEN = 32;
//<< [TP_TPCHIP_OCC_OCI_OCB_OIRR0A]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC = 0x0006d008ull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_SCOM2 = 0x0006d00aull;
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_WO_AND = 0x0006d009ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_START_JTAG_CMD = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_DO_IR = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_DO_DR = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_DO_TAP_RESET = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_WR_VALID = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_JTAG_INSTR = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC_JTAG_INSTR_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_PIB_OJIC]
// proc/reg00008.H

//>> [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK]
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_RW = 0x01010803ull;
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_WO_AND = 0x01010804ull;
static const uint64_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_WO_OR = 0x01010805ull;

static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_FW0_MASK = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_FW1_MASK = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_QME_ERROR_MASK = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_STOP_RECOVERY_NOTIFY_PRD_MASK = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_HB_ERROR_MASK = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE0_WATCHDOG_TIMEOUT_MASK = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE1_WATCHDOG_TIMEOUT_MASK = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE2_WATCHDOG_TIMEOUT_MASK = 7;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE3_WATCHDOG_TIMEOUT_MASK = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE0_ERROR_MASK = 9;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE1_ERROR_MASK = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE2_ERROR_MASK = 11;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE3_ERROR_MASK = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCB_ERROR_MASK = 13;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SRT_UE_MASK = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SRT_CE_MASK = 15;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE0_HALTED_MASK = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE1_HALTED_MASK = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE2_HALTED_MASK = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE3_HALTED_MASK = 19;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE0_WRITE_PROTECT_ERROR_MASK = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE1_WRITE_PROTECT_ERROR_MASK = 21;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE2_WRITE_PROTECT_ERROR_MASK = 22;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE3_WRITE_PROTECT_ERROR_MASK = 23;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_24_25_MASK = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_24_25_MASK_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_EXTERNAL_TRAP_MASK = 26;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_PPC405_CORE_RESET_MASK = 27;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_PPC405_CHIP_RESET_MASK = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_PPC405_SYSTEM_RESET_MASK = 29;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_PPC405_DBGMSRWE_MASK = 30;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_PPC405_DBGSTOPACK_MASK = 31;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCB_DB_ERROR_MASK = 32;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCB_PIB_ADDR_PARITY_ERR_MASK = 33;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCB_IDC_ERROR_MASK = 34;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OPIT_PARITY_ERROR_MASK = 35;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OPIT_FSM_ERR = 36;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_37_41_MASK = 37;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_37_41_MASK_LEN = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_JTAGACC_ERR_MASK = 42;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_ERR_38_MASK = 43;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_C405_ECC_UE_MASK = 44;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_C405_ECC_CE_MASK = 45;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_C405_OCI_MACHINECHECK_MASK = 46;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SRAM_SPARE_DIRECT_ERROR_MASK = 47;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SRT_OTHER_ERROR_MASK = 48;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_49_50_MASK = 49;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_49_50_MASK_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE0_OCISLV_ERR_MASK = 51;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE1_OCISLV_ERR_MASK = 52;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE2_OCISLV_ERR_MASK = 53;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_GPE3_OCISLV_ERR_MASK = 54;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_C405ICU_M_TIMEOUT_MASK = 55;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_C405DCU_M_TIMEOUT_MASK = 56;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_COMPLEX_FAULT_MASK = 57;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_OCC_COMPLEX_NOTIFY_MASK = 58;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_59_61_MASK = 59;
static const uint32_t TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK_SPARE_59_61_MASK_LEN = 3;
//<< [TP_TPCHIP_OCC_OCI_SCOM_OCCLFIRMASK]
// proc/reg00008.H

//>> [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL]
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_RW = 0x01060152ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_WO_CLEAR = 0x01060153ull;
static const uint64_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_WO_OR = 0x01060154ull;

static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_DPLL_LOCK_SEL = 0;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_ENABLE_JUMP_PROTECT = 1;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FF_BYPASS = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_DCO_OVERRIDE = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_DCO_INCR = 4;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_DCO_DECR = 5;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_SPARE = 6;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_SPARE_LEN = 2;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FF_SLEWRATE_UP = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FF_SLEWRATE_UP_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FF_SLEWRATE_DN = 16;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FF_SLEWRATE_DN_LEN = 8;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_SPARE2 = 24;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_DYNAMIC_SLEW_MODE = 25;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FAST_FMAX_DISABLE = 26;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_FAST_FMIN_DISABLE = 27;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_N_L = 33;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_N_L_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_N_S = 37;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_N_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_L_S = 41;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_L_S_LEN = 3;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_S_N = 45;
static const uint32_t TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL_JUMP_VALUE_S_N_LEN = 3;
//<< [TP_TPCHIP_TPC_DPLL_CNTL_NEST_REGS_CTRL]
// proc/reg00008.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG = 0x00050009ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG_FSI = 0x00002809ull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG_FSI_BYTE = 0x00002824ull;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SB_MSG]
// proc/reg00008.H

//>> [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4]
//ERRCODE: // The addresses of this register do not all translate to the same targets.

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_FSI = 0x0000283bull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_FSI_BYTE = 0x000028ecull;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_RW = 0x0005003bull;

static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_SR_SCRATCH_REGISTER_4 = 0;
static const uint32_t TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4_SR_SCRATCH_REGISTER_4_LEN = 32;
//<< [TP_TPVSB_FSI_W_MAILBOX_FSXCOMP_FSXLOG_SCRATCH_REGISTER_4]
// proc/reg00009.H

//>> [PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT]
static const uint64_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT = 0x0301100dull;

static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_EN_NEXT_EQ0 = 0;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_EN_NEXT_EQ0 = 1;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_EN_NEXT_EQ0 = 2;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_EN_NEXT_EQ0 = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_EN_NEXT_EQ0 = 4;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_EN_NEXT_EQ0 = 5;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_EN_NEXT_EQ0 = 6;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_EN_NEXT_EQ0 = 7;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ADDR_DIS_NEXT_EQ0 = 8;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ADDR_DIS_NEXT_EQ0 = 9;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ADDR_DIS_NEXT_EQ0 = 10;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ADDR_DIS_NEXT_EQ0 = 11;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ADDR_DIS_NEXT_EQ0 = 12;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ADDR_DIS_NEXT_EQ0 = 13;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ADDR_DIS_NEXT_EQ0 = 14;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ADDR_DIS_NEXT_EQ0 = 15;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_MODE_NEXT_EQ0 = 16;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_EQ0 = 17;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX0_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_MODE_NEXT_EQ0 = 20;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_EQ0 = 21;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX1_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_MODE_NEXT_EQ0 = 24;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_EQ0 = 25;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX2_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_MODE_NEXT_EQ0 = 28;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_EQ0 = 29;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX3_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_MODE_NEXT_EQ0 = 32;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_EQ0 = 33;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX4_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_MODE_NEXT_EQ0 = 36;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_EQ0 = 37;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX5_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_MODE_NEXT_EQ0 = 40;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_EQ0 = 41;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX6_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_MODE_NEXT_EQ0 = 44;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_EQ0 = 45;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_LINK_AX7_ID_NEXT_EQ0_LEN = 3;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_SPARE = 48;
static const uint32_t PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT_PB_CFG_SPARE_LEN = 16;
//<< [PB_COM_SCOM_EQ0_STATION_HP_MODE2_NEXT]
// proc/reg00005.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11 = 0x0006c722ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2S_BRIDGE_ENABLE_1_A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2S_BRIDGE_ENABLE_1_B = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_RESERVED_2_3 = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_RESERVED_2_3_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2S_CLOCK_DIVIDER_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2S_CLOCK_DIVIDER_1_LEN = 10;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2SCTRL11_RESERVED_14_16 = 14;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2SCTRL11_RESERVED_14_16_LEN = 3;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_O2S_NR_OF_FRAMES_1 = 17;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_RESERVED_18_19 = 18;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_RESERVED_18_19_LEN = 2;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_SLAVE_DATA_SAMPLE_DELAY = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11_SLAVE_DATA_SAMPLE_DELAY_LEN = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SCTRL11]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_O2SST2A]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A = 0x0006c746ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_ONGOING_2A = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_ST2A_RESERVED_1_4 = 1;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_ST2A_RESERVED_1_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_WRITE_WHILE_BRIDGE_BUSY_ERR_2A = 5;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_ST2A_RESERVED_6 = 6;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_O2SST2A_FSM_ERR_2A = 7;
//<< [TP_TPCHIP_OCC_OCI_OCB_O2SST2A]
// proc/reg00007.H

//>> [PB_PTLSCOM45_PR0123_ERR]
static const uint64_t PB_PTLSCOM45_PR0123_ERR = 0x12011829ull;

static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_ADDRESS_PTY = 0;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_ATAG_PTY = 1;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_CC0_CREDITERR = 2;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_CC1_CREDITERR = 3;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_CC2_CREDITERR = 4;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_CC3_CREDITERR = 5;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_CONTROL_ERROR = 6;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_DATA_PTY_ERR = 7;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_RTAG_MISC_PTY = 8;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_RTAG_PTY = 9;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_TTAG_PTY = 10;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_VC0_CREDITERR = 11;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_VC1_CREDITERR = 12;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_0_LINK_DOWN = 13;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_ADDRESS_PTY = 16;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_ATAG_PTY = 17;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_CC0_CREDITERR = 18;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_CC1_CREDITERR = 19;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_CC2_CREDITERR = 20;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_CC3_CREDITERR = 21;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_CONTROL_ERROR = 22;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_DATA_PTY_ERR = 23;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_RTAG_MISC_PTY = 24;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_RTAG_PTY = 25;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_TTAG_PTY = 26;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_VC0_CREDITERR = 27;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_VC1_CREDITERR = 28;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_1_LINK_DOWN = 29;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_ADDRESS_PTY = 32;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_ATAG_PTY = 33;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_CC0_CREDITERR = 34;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_CC1_CREDITERR = 35;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_CC2_CREDITERR = 36;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_CC3_CREDITERR = 37;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_CONTROL_ERROR = 38;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_DATA_PTY_ERR = 39;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_RTAG_MISC_PTY = 40;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_RTAG_PTY = 41;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_TTAG_PTY = 42;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_VC0_CREDITERR = 43;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_VC1_CREDITERR = 44;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_2_LINK_DOWN = 45;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_ADDRESS_PTY = 48;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_ATAG_PTY = 49;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_CC0_CREDITERR = 50;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_CC1_CREDITERR = 51;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_CC2_CREDITERR = 52;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_CC3_CREDITERR = 53;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_CONTROL_ERROR = 54;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_DATA_PTY_ERR = 55;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_RTAG_MISC_PTY = 56;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_RTAG_PTY = 57;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_TTAG_PTY = 58;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_VC0_CREDITERR = 59;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_VC1_CREDITERR = 60;
static const uint32_t PB_PTLSCOM45_PR0123_ERR_3_LINK_DOWN = 61;
//<< [PB_PTLSCOM45_PR0123_ERR]
// proc/reg00006.H

//>> [TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG]
static const uint64_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG = 0x03011c00ull;

static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_ENABLE_SCWR_TO_TXRF = 0;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_DISABLE_ECC_COR_GXC_PSI = 1;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_DISABLE_ECC_COR_TXRF_PSI = 2;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_TX_CRC_MODE = 3;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_TX_CHIP_PERSONALISATION = 4;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_TX_ENABLE_STREAMING_MODE = 5;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_TX_CHIP_INTERFACEMODE = 6;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_DISABLE_TIMEOUT_AND_RETRY = 7;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_FENCE_IO_INTERFACE = 8;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_FENCE_GX_INTERFACE = 9;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_GX_ENABLE_OVERWRITE = 10;
static const uint32_t TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG_TXSC = 11;
//<< [TP_TPBR_PSI_WRAP_TX_CTRL_STAT_REG]
// proc/reg00007.H

//>> [TP_TPCHIP_OCC_OCI_OCB_OPITASV0]
static const uint64_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0 = 0x0006c480ull;

static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_0 = 0;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_0_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_1 = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_1_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_2 = 8;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_2_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_3 = 12;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_3_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_4 = 16;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_4_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_5 = 20;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_5_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_6 = 24;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_6_LEN = 4;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_7 = 28;
static const uint32_t TP_TPCHIP_OCC_OCI_OCB_OPITASV0_7_LEN = 4;
//<< [TP_TPCHIP_OCC_OCI_OCB_OPITASV0]
// proc/reg00008.H

//>> [TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER_FSI = 0x00000c1cull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER_FSI_BYTE = 0x00000c70ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER_DMA_REM_SIZE_REMAINING_WORDS = 8;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER_DMA_REM_SIZE_REMAINING_WORDS_LEN = 24;
//<< [TP_TPVSB_FSI_W_SHIFT_DMA_REM_SIZE_REGISTER]
// proc/reg00009.H

//>> [TP_TPVSB_FSI_W_SHIFT_EXTENDED_STATUS]
static const uint32_t TP_TPVSB_FSI_W_SHIFT_EXTENDED_STATUS_FSI = 0x00000c08ull;
static const uint32_t TP_TPVSB_FSI_W_SHIFT_EXTENDED_STATUS_FSI_BYTE = 0x00000c20ull;

static const uint32_t TP_TPVSB_FSI_W_SHIFT_EXTENDED_STATUS_RESIDUAL_FE_CNT_IS_ZERO = 16;
//<< [TP_TPVSB_FSI_W_SHIFT_EXTENDED_STATUS]
// proc/reg00009.H

//>> [TP_TPBR_PSIHB_ESB_NOTIFY]
static const uint64_t TP_TPBR_PSIHB_ESB_NOTIFY = 0x03011d17ull;

static const uint32_t TP_TPBR_PSIHB_ESB_NOTIFY_ADDR = 8;
static const uint32_t TP_TPBR_PSIHB_ESB_NOTIFY_ADDR_LEN = 53;
static const uint32_t TP_TPBR_PSIHB_ESB_NOTIFY_VALID = 63;
//<< [TP_TPBR_PSIHB_ESB_NOTIFY]
// proc/reg00007.H

//>> [TP_TPBR_PSIHB_INTERRUPT_CONTROL]
static const uint64_t TP_TPBR_PSIHB_INTERRUPT_CONTROL = 0x03011d15ull;

static const uint32_t TP_TPBR_PSIHB_INTERRUPT_CONTROL_ESB_OR_LSI_INTERRUPTS = 0;
static const uint32_t TP_TPBR_PSIHB_INTERRUPT_CONTROL_INTERRUPT_SM_RESET = 1;
//<< [TP_TPBR_PSIHB_INTERRUPT_CONTROL]
// proc/reg00007.H

//>>THE END<<

#ifndef __PPE_HCODE__
}
}
#include "proc/reg00005.H"
#include "proc/reg00006.H"
#include "proc/reg00007.H"
#include "proc/reg00008.H"
#include "proc/reg00009.H"
#endif
#endif
