[{"DBLP title": "Introduction to the Special Section on FCCM'16.", "DBLP authors": ["Jason D. Bakos"], "year": 2018, "doi": "https://doi.org/10.1145/3183572", "OA papers": [{"PaperId": "https://openalex.org/W2798651889", "PaperTitle": "Introduction to the Special Section on FCCM\u201916", "Year": 2018, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": {"University of South Carolina": 1.0}, "Authors": ["Jason D. Bakos"]}]}, {"DBLP title": "High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors.", "DBLP authors": ["Henry Wong", "Vaughn Betz", "Jonathan Rose"], "year": 2018, "doi": "https://doi.org/10.1145/3093741", "OA papers": [{"PaperId": "https://openalex.org/W2782868422", "PaperTitle": "High-Performance Instruction Scheduling Circuits for Superscalar Out-of-Order Soft Processors", "Year": 2018, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Henry N. C. Wong", "Vaughn Betz", "Jonathan Rose"]}]}, {"DBLP title": "KAPow: High-Accuracy, Low-Overhead Online Per-Module Power Estimation for FPGA Designs.", "DBLP authors": ["James J. Davis", "Eddie Hung", "Joshua M. Levine", "Edward A. Stott", "Peter Y. K. Cheung", "George A. Constantinides"], "year": 2018, "doi": "https://doi.org/10.1145/3129789", "OA papers": [{"PaperId": "https://openalex.org/W2783532808", "PaperTitle": "KAPow", "Year": 2018, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": {"Imperial College London": 6.0}, "Authors": ["James Davis", "Eddie Hung", "Joshua M. Levine", "Edward Stott", "Peter Y. K. Cheung", "George A. Constantinides"]}]}, {"DBLP title": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP).", "DBLP authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji Kim", "Andr\u00e9 DeHon"], "year": 2018, "doi": "https://doi.org/10.1145/3158229", "OA papers": [{"PaperId": "https://openalex.org/W2794057135", "PaperTitle": "Continuous Online Self-Monitoring Introspection Circuitry for Timing Repair by Incremental Partial-Reconfiguration (COSMIC TRIP)", "Year": 2018, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": {"University of Pennsylvania": 5.0}, "Authors": ["Hans Giesen", "Benjamin Gojman", "Raphael Rubin", "Ji-Eun Kim", "Andr\u00e9 DeHon"]}]}, {"DBLP title": "Fine-Grained Module-Based Error Recovery in FPGA-Based TMR Systems.", "DBLP authors": ["Zhuoran Zhao", "Nguyen T. H. Nguyen", "Dimitris Agiakatsikas", "Ganghee Lee", "Ediz Cetin", "Oliver Diessel"], "year": 2018, "doi": "https://doi.org/10.1145/3173549", "OA papers": [{"PaperId": "https://openalex.org/W2794208964", "PaperTitle": "Fine-Grained Module-Based Error Recovery in FPGA-Based TMR Systems", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Macquarie University": 3.0, "UNSW Sydney": 3.0}, "Authors": ["Zhuoran Zhao", "Nguyen Hong Nguyen", "Dimitris Agiakatsikas", "Ganghee Lee", "Ediz Cetin", "Oliver Diessel"]}]}, {"DBLP title": "General-Purpose Computing with Soft GPUs on FPGAs.", "DBLP authors": ["Muhammed Al Kadi", "Benedikt Jan\u00dfen", "Jones Yudi Mori", "Michael H\u00fcbner"], "year": 2018, "doi": "https://doi.org/10.1145/3173548", "OA papers": [{"PaperId": "https://openalex.org/W2996795721", "PaperTitle": "General-Purpose Computing with Soft GPUs on FPGAs", "Year": 2018, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": {"Ruhr University Bochum": 4.0}, "Authors": ["Muhammed Al Kadi", "Benedikt Janssen", "Jones Yudi", "Michael Huebner"]}]}, {"DBLP title": "Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs.", "DBLP authors": ["Kosuke Tatsumura", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2018, "doi": "https://doi.org/10.1145/3154425", "OA papers": [{"PaperId": "https://openalex.org/W2793377509", "PaperTitle": "Enhancing FPGAs with Magnetic Tunnel Junction-Based Block RAMs", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Toshiba (Japan)": 1.0, "University of Toronto": 2.0}, "Authors": ["Kosuke Tatsumura", "Sadegh Yazdanshenas", "Vaughn Betz"]}]}, {"DBLP title": "RIPL: A Parallel Image Processing Language for FPGAs.", "DBLP authors": ["Rob Stewart", "Kirsty Duncan", "Greg Michaelson", "Paulo Garcia", "Deepayan Bhowmik", "Andrew M. Wallace"], "year": 2018, "doi": "https://doi.org/10.1145/3180481", "OA papers": [{"PaperId": "https://openalex.org/W2788102204", "PaperTitle": "RIPL", "Year": 2018, "CitationCount": 14, "EstimatedCitation": 14, "Affiliations": {"Heriot-Watt University": 5.0, "Sheffield Hallam University": 1.0}, "Authors": ["Robert Stewart", "Kirsty Duncan", "Greg Michaelson", "Paulo A. Garcia", "Deepayan Bhowmik", "Andrew M. Wallace"]}]}, {"DBLP title": "An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures.", "DBLP authors": ["Farheen Fatima Khan", "Andy Gean Ye"], "year": 2018, "doi": "https://doi.org/10.1145/3182394", "OA papers": [{"PaperId": "https://openalex.org/W2794259726", "PaperTitle": "An Evaluation on the Accuracy of the Minimum-Width Transistor Area Models in Ranking the Layout Area of FPGA Architectures", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Toronto Metropolitan University": 2.0}, "Authors": ["Farheen Khan", "Andy Ye"]}]}, {"DBLP title": "Framework for Rapid Performance Estimation of Embedded Soft Core Processors.", "DBLP authors": ["Deshya Wijesundera", "Alok Prakash", "Thambipillai Srikanthan", "Achintha Ihalage"], "year": 2018, "doi": "https://doi.org/10.1145/3195801", "OA papers": [{"PaperId": "https://openalex.org/W2883414960", "PaperTitle": "Framework for Rapid Performance Estimation of Embedded Soft Core Processors", "Year": 2018, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": {"Nanyang Technological University": 4.0}, "Authors": ["Deshya Wijesundera", "Alok Prakash", "Thambipillai Srikanthan", "Achintha Ihalage"]}]}, {"DBLP title": "Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs.", "DBLP authors": ["Enrico Rossi", "Marvin Damschen", "Lars Bauer", "Giorgio C. Buttazzo", "J\u00f6rg Henkel"], "year": 2018, "doi": "https://doi.org/10.1145/3182183", "OA papers": [{"PaperId": "https://openalex.org/W2884923139", "PaperTitle": "Preemption of the Partial Reconfiguration Process to Enable Real-Time Computing With FPGAs", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Sant'Anna School of Advanced Studies": 2.0, "Karlsruhe Institute of Technology": 3.0}, "Authors": ["Enrico Rossi", "Marvin Damschen", "Lars Bauer", "Giorgio Buttazzo", "Jorg Henkel"]}]}, {"DBLP title": "Wotan: Evaluating FPGA Architecture Routability without Benchmarks.", "DBLP authors": ["Oleg Petelin", "Vaughn Betz"], "year": 2018, "doi": "https://doi.org/10.1145/3195800", "OA papers": [{"PaperId": "https://openalex.org/W2883647869", "PaperTitle": "Wotan", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"University of Toronto": 2.0}, "Authors": ["Oleg Petelin", "Vaughn Betz"]}]}, {"DBLP title": "Reconfigurable Hardware Architecture for Authenticated Key Agreement Protocol Over Binary Edwards Curve.", "DBLP authors": ["N. Nalla Anandakumar", "M. Prem Laxman Das", "Somitra Kumar Sanadhya", "Mohammad S. Hashmi"], "year": 2018, "doi": "https://doi.org/10.1145/3231743", "OA papers": [{"PaperId": "https://openalex.org/W2899912039", "PaperTitle": "Reconfigurable Hardware Architecture for Authenticated Key Agreement Protocol Over Binary Edwards Curve", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Indraprastha Institute of Information Technology Delhi": 1.0, "Indian Institute of Technology Delhi": 1.0, "SETS-Chennai, Chennai, India": 1.0, "Indian Institute of Technology Ropar": 1.0}, "Authors": ["N. Nalla Anandakumar", "M. Prem Laxman Das", "Somitra Kumar Sanadhya", "Mohammad S. Hashmi"]}]}, {"DBLP title": "Automated Synthesis of Streaming Transfer Level Hardware Designs.", "DBLP authors": ["Marc-Andr\u00e9 Daigneault", "Jean-Pierre David"], "year": 2018, "doi": "https://doi.org/10.1145/3243930", "OA papers": [{"PaperId": "https://openalex.org/W2901251593", "PaperTitle": "Automated Synthesis of Streaming Transfer Level Hardware Designs", "Year": 2018, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": {"Polytechnique Montr\u00e9al": 2.0}, "Authors": ["Marc-Andre Daigneault", "Jean-Pierre David"]}]}, {"DBLP title": "High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression.", "DBLP authors": ["Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2018, "doi": "https://doi.org/10.1145/3270764", "OA papers": [{"PaperId": "https://openalex.org/W2905006747", "PaperTitle": "High-Efficiency Convolutional Ternary Neural Networks with Custom Adder Trees and Weight Compression", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"Grenoble Institute of Technology": 3.0}, "Authors": ["Adrien Prost-Boucle", "Alban Bourge", "Fr\u00e9d\u00e9ric P\u00e9trot"]}]}, {"DBLP title": "FINN-R: An End-to-End Deep-Learning Framework for Fast Exploration of Quantized Neural Networks.", "DBLP authors": ["Michaela Blott", "Thomas B. Preu\u00dfer", "Nicholas J. Fraser", "Giulio Gambardella", "Kenneth O'Brien", "Yaman Umuroglu", "Miriam Leeser", "Kees A. Vissers"], "year": 2018, "doi": "https://doi.org/10.1145/3242897", "OA papers": [{"PaperId": "https://openalex.org/W2891946740", "PaperTitle": "FINN- <i>R</i>", "Year": 2018, "CitationCount": 174, "EstimatedCitation": 174, "Affiliations": {"Xilinx (Ireland)": 6.0, "Northeastern University": 1.0, "Xilinx (United States)": 1.0}, "Authors": ["Michaela Blott", "Thomas B. Preu\u00dfer", "Nicholas C. Fraser", "Giulio Gambardella", "Kevin D. O'Brien", "Yaman Umuroglu", "Miriam Leeser", "Kees Vissers"]}]}, {"DBLP title": "Lightening the Load with Highly Accurate Storage- and Energy-Efficient LightNNs.", "DBLP authors": ["Ruizhou Ding", "Zeye Liu", "R. D. (Shawn) Blanton", "Diana Marculescu"], "year": 2018, "doi": "https://doi.org/10.1145/3270689", "OA papers": [{"PaperId": "https://openalex.org/W2905175929", "PaperTitle": "Lightening the Load with Highly Accurate Storage- and Energy-Efficient LightNNs", "Year": 2018, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": {"Carnegie Mellon University": 4.0}, "Authors": ["Ruizhou Ding", "Zeye Liu", "R.D. Blanton", "Diana Marculescu"]}]}, {"DBLP title": "NEURAghe: Exploiting CPU-FPGA Synergies for Efficient and Flexible CNN Inference Acceleration on Zynq SoCs.", "DBLP authors": ["Paolo Meloni", "Alessandro Capotondi", "Gianfranco Deriu", "Michele Brian", "Francesco Conti", "Davide Rossi", "Luigi Raffo", "Luca Benini"], "year": 2018, "doi": "https://doi.org/10.1145/3284357", "OA papers": [{"PaperId": "https://openalex.org/W3100768276", "PaperTitle": "NEURA <scp>ghe</scp>", "Year": 2018, "CitationCount": 49, "EstimatedCitation": 49, "Affiliations": {"University of Cagliari": 3.0, "University of Bologna": 3.0, "T3LAB, Bologna, Italy": 1.0, "ETH Zurich": 1.0}, "Authors": ["Paolo Meloni", "Alessandro Capotondi", "Gianfranco Deriu", "Mich\u00e8le Brian", "Francesco Conti", "Davide Rossi", "Luigi Raffo", "Luca Benini"]}]}, {"DBLP title": "Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA.", "DBLP authors": ["Shuanglong Liu", "Hongxiang Fan", "Xinyu Niu", "Ho-Cheung Ng", "Yang Chu", "Wayne Luk"], "year": 2018, "doi": "https://doi.org/10.1145/3242900", "OA papers": [{"PaperId": "https://openalex.org/W2906403229", "PaperTitle": "Optimizing CNN-based Segmentation with Deeply Customized Convolutional and Deconvolutional Architectures on FPGA", "Year": 2018, "CitationCount": 34, "EstimatedCitation": 34, "Affiliations": {"Imperial College London": 6.0}, "Authors": ["Shuanglong Liu", "Hongxiang Fan", "Xinyu Niu", "Ho-Cheung Ng", "Yang Chu", "Wayne Luk"]}]}, {"DBLP title": "You Cannot Improve What You Do not Measure: FPGA vs. ASIC Efficiency Gaps for Convolutional Neural Network Inference.", "DBLP authors": ["Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"], "year": 2018, "doi": "https://doi.org/10.1145/3242898", "OA papers": [{"PaperId": "https://openalex.org/W2903688003", "PaperTitle": "You Cannot Improve What You Do not Measure", "Year": 2018, "CitationCount": 37, "EstimatedCitation": 37, "Affiliations": {"University of Toronto": 3.0}, "Authors": ["Andrew Boutros", "Sadegh Yazdanshenas", "Vaughn Betz"]}]}, {"DBLP title": "ReDCrypt: Real-Time Privacy-Preserving Deep Learning Inference in Clouds Using FPGAs.", "DBLP authors": ["Bita Darvish Rouhani", "Siam Umar Hussain", "Kristin E. Lauter", "Farinaz Koushanfar"], "year": 2018, "doi": "https://doi.org/10.1145/3242899", "OA papers": [{"PaperId": "https://openalex.org/W2904873688", "PaperTitle": "ReDCrypt", "Year": 2018, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": {"University of California, San Diego": 3.0, "Microsoft Research (United Kingdom)": 1.0}, "Authors": ["Bita Darvish Rouhani", "Siam U. Hussain", "Kristin E. Lauter", "Farinaz Koushanfar"]}]}, {"DBLP title": "Instruction Driven Cross-layer CNN Accelerator for Fast Detection on FPGA.", "DBLP authors": ["Jincheng Yu", "Guangjun Ge", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"], "year": 2018, "doi": "https://doi.org/10.1145/3283452", "OA papers": [{"PaperId": "https://openalex.org/W2903778355", "PaperTitle": "Instruction Driven Cross-layer CNN Accelerator for Fast Detection on FPGA", "Year": 2018, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": {"Tsinghua University": 8.0}, "Authors": ["Jincheng Yu", "Guangjun Ge", "Yiming Hu", "Xuefei Ning", "Jiantao Qiu", "Kaiyuan Guo", "Yu Wang", "Huazhong Yang"]}]}]