Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate C:\Users\vtoes\Documents\University\fpga\pc-fpga\fpga\pd_file.qsys --block-symbol-file --output-directory=C:\Users\vtoes\Documents\University\fpga\pc-fpga\fpga\pd_file --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading fpga/pd_file.qsys
Progress: Reading input file
Progress: Adding MATLAB_as_AXI_Master_0 [MATLAB_as_AXI_Master 1.1]
Progress: Parameterizing module MATLAB_as_AXI_Master_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding ledr [altera_avalon_pio 20.1]
Progress: Parameterizing module ledr
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate C:\Users\vtoes\Documents\University\fpga\pc-fpga\fpga\pd_file.qsys --synthesis=VHDL --output-directory=C:\Users\vtoes\Documents\University\fpga\pc-fpga\fpga\pd_file\synthesis --family="Cyclone IV E" --part=EP4CE22F17C6
Progress: Loading fpga/pd_file.qsys
Progress: Reading input file
Progress: Adding MATLAB_as_AXI_Master_0 [MATLAB_as_AXI_Master 1.1]
Progress: Parameterizing module MATLAB_as_AXI_Master_0
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding ledr [altera_avalon_pio 20.1]
Progress: Parameterizing module ledr
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: pd_file: Generating pd_file "pd_file" for QUARTUS_SYNTH
Info: Interconnect is inserted between master MATLAB_as_AXI_Master_0.axm_m0 and slave ledr.s1 because the master is of type axi4 and the slave is of type avalon.
Info: MATLAB_as_AXI_Master_0: "pd_file" instantiated MATLAB_as_AXI_Master "MATLAB_as_AXI_Master_0"
Info: ledr: Starting RTL generation for module 'pd_file_ledr'
Info: ledr:   Generation command is [exec C:/intelfpga_lite/20.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/20.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/20.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=pd_file_ledr --dir=C:/Users/vtoes/AppData/Local/Temp/alt8584_5387273154712777855.dir/0003_ledr_gen/ --quartus_dir=C:/intelfpga_lite/20.1/quartus --verilog --config=C:/Users/vtoes/AppData/Local/Temp/alt8584_5387273154712777855.dir/0003_ledr_gen//pd_file_ledr_component_configuration.pl  --do_build_sim=0  ]
Info: ledr: Done RTL generation for module 'pd_file_ledr'
Info: ledr: "pd_file" instantiated altera_avalon_pio "ledr"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "pd_file" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: rst_controller: "pd_file" instantiated altera_reset_controller "rst_controller"
Info: MATLAB_as_AXI_Master_0_axm_m0_translator: "mm_interconnect_0" instantiated altera_merlin_axi_translator "MATLAB_as_AXI_Master_0_axm_m0_translator"
Info: ledr_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "ledr_s1_translator"
Info: MATLAB_as_AXI_Master_0_axm_m0_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "MATLAB_as_AXI_Master_0_axm_m0_agent"
Info: ledr_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "ledr_s1_agent"
Info: ledr_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "ledr_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: ledr_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "ledr_s1_burst_adapter"
Info: Reusing file C:/Users/vtoes/Documents/University/fpga/pc-fpga/fpga/pd_file/synthesis/submodules/altera_merlin_address_alignment.sv
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/vtoes/Documents/University/fpga/pc-fpga/fpga/pd_file/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: pd_file: Done "pd_file" with 19 modules, 34 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
