add rd, rs1, rs2
x[rd] = x[rs1] + x[rs2]
åŠ   (Add). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs2]åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.add rd, rs2; c.mv rd, rs2
0000000 rs2 rs1 000 Rd 0110011

addi rd, rs1, immediate
x[rd] = x[rs1] + sext(immediate)
åŠ ç«‹å³æ•°(Add Immediate). I-type, RV32I and RV64I.
æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.li rd, imm; c.addi rd, imm; c.addi16sp imm; c.addi4spn rd, imm
immediate[11:0] rs1 000 rd 0010011

addiw rd, rs1, immediate
x[rd] = sext((x[rs1] + sext(immediate))[31:0])
åŠ ç«‹å³æ•°å­—(Add Word Immediate). I-type, RV64I.
æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°åŠ åˆ° x[rs1]ï¼Œå°†ç»“æœæˆªæ–­ä¸º 32 ä½ï¼ŒæŠŠç¬¦å·ä½æ‰©å±•çš„ç»“æœå†™å…¥ x[rd]ã€‚
å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.addiw rd, imm
immediate[11:0] rs1 000 rd 0011011

addw rd, rs1, rs2
x[rd] = sext((x[rs1] + x[rs2])[31:0])
åŠ å­—(Add Word). R-type, RV64I.
æŠŠå¯„å­˜å™¨ x[rs2]åŠ åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œå°†ç»“æœæˆªæ–­ä¸º 32 ä½ï¼ŒæŠŠç¬¦å·ä½æ‰©å±•çš„ç»“æœå†™å…¥ x[rd]ã€‚
å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.addw rd, rs2
0000000 rs2 rs1 000 rd 0111011

amoadd.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] + x[rs2])
åŸå­åŠ åŒå­—(Atomic Memory Operation: Add Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t+x[rs2]ï¼ŒæŠŠ x[rd] è®¾ä¸º tã€‚
00000 aq rl rs2 rs1 011 rd 0101111

amoadd.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] + x[rs2])
åŸå­åŠ å­—(Atomic Memory Operation: Add Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t+x[rs2]ï¼ŒæŠŠ x[rd] è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
00000 aq rl rs2 rs1 010 rd 0101111

amoand.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] & x[rs2])
åŸå­åŒå­—ä¸  (Atomic Memory Operation: AND Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä½ä¸çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
01100 aq rl rs2 rs1 011 rd 0101111

amoand.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] & x[rs2])
åŸå­å­—ä¸  (Atomic Memory Operation: AND Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä½ä¸çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
01100 aq rl rs2 rs1 010 rd 0101111

amomax.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] MAX x[rs2])
åŸå­æœ€å¤§åŒå­—(Atomic Memory Operation: Maximum Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå¤§çš„ä¸€ä¸ªï¼ˆç”¨äºŒè¿›åˆ¶è¡¥ç æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
10100 aq rl rs2 rs1 011 rd 0101111

amomax.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] MAX x[rs2])
åŸå­æœ€å¤§å­—(Atomic Memory Operation: Maximum Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå¤§çš„ä¸€ä¸ªï¼ˆç”¨äºŒè¿›åˆ¶è¡¥ç æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
10100 aq rl rs2 rs1 010 rd 0101111

amomaxu.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] MAXU x[rs2])
åŸå­æ— ç¬¦å·æœ€å¤§åŒå­—(Atomic Memory Operation: Maximum Doubleword, Unsigned). R-type,
RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå¤§çš„ä¸€ä¸ªï¼ˆç”¨æ— ç¬¦å·æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
11100 aq rl rs2 rs1 011 rd 0101111

amomaxu.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] MAXU x[rs2])
åŸå­æ— ç¬¦å·æœ€å¤§å­—(Atomic Memory Operation: Maximum Word, Unsigned). R-type, RV32A and
RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå¤§çš„ä¸€ä¸ªï¼ˆç”¨æ— ç¬¦å·æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
11100 aq rl rs2 rs1 010 rd 0101111

amomin.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] MIN x[rs2])
åŸå­æœ€å°åŒå­—(Atomic Memory Operation: Minimum Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå°çš„ä¸€ä¸ªï¼ˆç”¨äºŒè¿›åˆ¶è¡¥ç æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
10000 aq rl rs2 rs1 011 rd 0101111

amomin.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] MIN x[rs2])
åŸå­æœ€å°å­—(Atomic Memory Operation: Minimum Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå°çš„ä¸€ä¸ªï¼ˆç”¨äºŒè¿›åˆ¶è¡¥ç æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
10000 aq rl rs2 rs1 010 rd 0101111

amominu.d rd, rs2,(rs1)
x[rd] = AMO64(M[x[rs1]] MINU x[rs2])
åŸå­æ— ç¬¦å·æœ€å°åŒå­—(Atomic Memory Operation: Minimum Doubleword, Unsigned). R-type,
RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå°çš„ä¸€ä¸ªï¼ˆç”¨æ— ç¬¦å·æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
11000 aq rl rs2 rs1 011 rd 0101111

amominu.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] MINU x[rs2])
åŸå­æ— ç¬¦å·æœ€å¤§å­—(Atomic Memory Operation: Minimum Word, Unsigned). R-type, RV32A and
RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä¸­è¾ƒå°çš„ä¸€ä¸ªï¼ˆç”¨æ— ç¬¦å·æ¯”è¾ƒï¼‰ï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
11000 aq rl rs2 rs1 010 rd 0101111

amoor.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] | x[rs2])
åŸå­åŒå­—æˆ–  (Atomic Memory Operation: OR Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]ä½æˆ–çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
01000 aq rl rs2 rs1 011 rd 0101111

amoor.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] | x[rs2])
åŸå­å­—æˆ–  (Atomic Memory Operation: OR Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]ä½æˆ–çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
01000 aq rl rs2 rs1 010 rd 0101111

amoswap.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] SWAP x[rs2])
åŸå­åŒå­—äº¤æ¢  (Atomic Memory Operation: Swap Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º x[rs2]çš„å€¼ï¼Œ
æŠŠ x[rd]è®¾ä¸º tã€‚
00001 aq rl rs2 rs1 011 rd 0101111

amoor.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] SWAP x[rs2])
åŸå­å­—äº¤æ¢  (Atomic Memory Operation: Swap Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º x[rs2]çš„å€¼ï¼ŒæŠŠx[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
00001 aq rl rs2 rs1 010 rd 0101111

amoxor.d rd, rs2, (rs1)
x[rd] = AMO64(M[x[rs1]] ^ x[rs2])
åŸå­åŒå­—å¼‚æˆ–  (Atomic Memory Operation: XOR Doubleword). R-type, RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„åŒå­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªåŒå­—å˜ä¸º t å’Œ x[rs2]æŒ‰ä½å¼‚æˆ–çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸º tã€‚
00100 aq rl rs2 rs1 011 rd 0101111

amoxor.w rd, rs2, (rs1)
x[rd] = AMO32(M[x[rs1]] ^ x[rs2])
åŸå­å­—å¼‚æˆ–  (Atomic Memory Operation: XOR Word). R-type, RV32A and RV64A.
è¿›è¡Œå¦‚ä¸‹çš„åŸå­æ“ä½œï¼šå°†å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­çš„å­—è®°ä¸º tï¼ŒæŠŠè¿™ä¸ªå­—å˜ä¸º t å’Œ x[rs2]æŒ‰ä½å¼‚æˆ–çš„ç»“æœï¼ŒæŠŠ x[rd]è®¾ä¸ºç¬¦å·ä½æ‰©å±•çš„ tã€‚
00100 aq rl rs2 rs1 010 rd 0101111

and  rd, rs1, rs2
x[rd] = x[rs1] & x[rs2]
ä¸  (And). R-type, RV32I and RV64I.
å°†å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]ä½ä¸çš„ç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.and rd, rs2
0000000 rs2 rs1 111 rd 0110011

andi rd, rs1, immediate
x[rd] = x[rs1] & sext(immediate)
ä¸ç«‹å³æ•° (And Immediate). I-type, RV32I and RV64I.
æŠŠç¬¦å·ä½æ‰©å±•çš„ç«‹å³æ•°å’Œå¯„å­˜å™¨ x[rs1]ä¸Šçš„å€¼è¿›è¡Œä½ä¸ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.andi rd, imm
immediate[11:0] rs1 111 rd 0010011

auipc rd, immediate
x[rd] = pc + sext(immediate[31:12] << 12)
PC åŠ ç«‹å³æ•° (Add Upper Immediate to PC). U-type, RV32I and RV64I.
æŠŠç¬¦å·ä½æ‰©å±•çš„ 20 ä½ï¼ˆå·¦ç§» 12 ä½ï¼‰ç«‹å³æ•°åŠ åˆ° pc ä¸Šï¼Œç»“æœå†™å…¥ x[rd]ã€‚
immediate[31:12] rd 0010111

beq rs1, rs2, offset
if (rs1 == rs2) pc += sext(offset)
ç›¸ç­‰æ—¶åˆ†æ”¯  (Branch if Equal). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
å‹ç¼©å½¢å¼ï¼šc.beqz rs1, offset
offset[12|10:5] rs2 rs1 000 offset[4:1|11] 1100011

beqz rs1, offset
if (rs1 == 0) pc += sext(offset)
ç­‰äºé›¶æ—¶åˆ†æ”¯  (Branch if Equal to Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º beq rs1, x0, offset.

bge rs1, rs2, offset
if (rs1 â‰¥s rs2) pc += sext(offset)
å¤§äºç­‰äºæ—¶åˆ†æ”¯  (Branch if Greater Than or Equal). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºç­‰äºå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
offset[12|10:5] rs2 rs1 101 offset[4:1|11] 1100011

bgeu rs1, rs2, offset
if (rs1 â‰¥u rs2) pc += sext(offset)
æ— ç¬¦å·å¤§äºç­‰äºæ—¶åˆ†æ”¯  (Branch if Greater Than or Equal, Unsigned). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å¤§äºç­‰äºå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºæ— ç¬¦å·æ•°ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
offset[12|10:5] rs2 rs1 111 offset[4:1|11] 1100011

bgez rs1, offset
if (rs1 â‰¥s 0) pc += sext(offset)
å¤§äºç­‰äºé›¶æ—¶åˆ†æ”¯  (Branch if Greater Than or Equal to Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction),
RV32I and RV64I.
å¯è§†ä¸º bge rs1, x0, offset.

bgt rs1, rs2, offset
if (rs1 >s rs2) pc += sext(offset)
å¤§äºæ—¶åˆ†æ”¯  (Branch if Greater Than).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º blt rs2, rs1, offset.

bgtu rs1, rs2, offset
if (rs1 >u rs2) pc += sext(offset)
æ— ç¬¦å·å¤§äºæ—¶åˆ†æ”¯  (Branch if Greater Than, Unsigned).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and
RV64I.
å¯è§†ä¸º bltu rs2, rs1, offset.

bgtz rs1, offset
if (rs2 >s 0) pc += sext(offset)
å¤§äºé›¶æ—¶åˆ†æ”¯  (Branch if Greater Than Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º blt x0, rs2, offset.

ble rs1, rs2, offset
if (rs1 â‰¤s rs2) pc += sext(offset)
å°äºç­‰äºæ—¶åˆ†æ”¯  (Branch if Less Than or Equal).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º bge rs2, rs1, offset.

bleu rs1, rs2, offset
if (rs1 â‰¤u rs2) pc += sext(offset)
å°äºç­‰äºæ—¶åˆ†æ”¯  (Branch if Less Than or Equal, Unsigned).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I
and RV64I.
å¯è§†ä¸º bgeu rs2, rs1, offset.

blez rs2, offset
if (rs2 â‰¤s 0) pc += sext(offset)
å°äºç­‰äºé›¶æ—¶åˆ†æ”¯  (Branch if Less Than or Equal to Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I
and RV64I.
å¯è§†ä¸º bge x0, rs2, offset.

blt rs1, rs2, offset
if (rs1 <s rs2) pc += sext(offset)
å°äºæ—¶åˆ†æ”¯  (Branch if Less Than). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
offset[12|10:5] rs2 rs1 100 offset[4:1|11] 1100011

bltz rs2, offset
if (rs1 <s 0) pc += sext(offset)
å°äºé›¶æ—¶åˆ†æ”¯  (Branch if Less Than Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º blt rs1, x0, offset.

bltu rs1, rs2, offset
if (rs1 <u rs2) pc += sext(offset)
æ— ç¬¦å·å°äºæ—¶åˆ†æ”¯  (Branch if Less Than, Unsigned). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]çš„å€¼å°äºå¯„å­˜å™¨ x[rs2]çš„å€¼ï¼ˆå‡è§†ä¸ºæ— ç¬¦å·æ•°ï¼‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§» offsetã€‚
offset[12|10:5] rs2 rs1 110 offset[4:1|11] 1100011

bne rs1, rs2, offset
if (rs1 â‰  rs2) pc += sext(offset)
ä¸ç›¸ç­‰æ—¶åˆ†æ”¯  (Branch if Not Equal). B-type, RV32I and RV64I.
è‹¥å¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]çš„å€¼ä¸ç›¸ç­‰ï¼ŒæŠŠ pc çš„å€¼è®¾ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„åç§»offsetã€‚
å‹ç¼©å½¢å¼ï¼šc.bnez rs1, offset
offset[12|10:5] rs2 rs1 001 offset[4:1|11] 1100011

bnez rs1, offset
if (rs1 â‰  0) pc += sext(offset)
ä¸ç­‰äºé›¶æ—¶åˆ†æ”¯  (Branch if Not Equal to Zero).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯è§†ä¸º bne rs1, x0, offset.

call rd, symbol
x[rd] = pc+8; pc = &symbol è°ƒç”¨  (Call).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
æŠŠä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€ï¼ˆpc+8ï¼‰å†™å…¥ x[rd]ï¼Œç„¶åæŠŠ pc è®¾ä¸º symbolã€‚ç­‰åŒäº auipc rd, offestHi,
å†åŠ ä¸Šä¸€æ¡ jalr rd, offsetLo(rd). è‹¥çœç•¥äº† rdï¼Œé»˜è®¤ä¸º x1.

csrr rd, csr
x[rd] = CSRs[csr] è¯»æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and
RV64I.
æŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„å€¼å†™å…¥ x[rd]ï¼Œç­‰åŒäº csrrs rd, csr, x0.

csrc csr, rs1
CSRs[csr] &= ~x[rs1] æ¸…é™¤æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Clear).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I
and RV64I.
å¯¹äº x[rs1]ä¸­æ¯ä¸€ä¸ªä¸º 1 çš„ä½ï¼ŒæŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„çš„å¯¹åº”ä½æ¸…é›¶ï¼Œç­‰åŒäº csrrc x0, csr,
rs1.

csrci csr, zimm[4:0]
CSRs[csr] &= ~zimm
ç«‹å³æ•°æ¸…é™¤æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control  and  Status  Register  Clear  Immediate).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯¹äºäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•°ä¸­æ¯ä¸€ä¸ªä¸º 1 çš„ä½ï¼ŒæŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„çš„å¯¹åº”ä½æ¸…é›¶ï¼Œç­‰åŒäº csrrci x0, csr, zimm.

csrrc rd, csr, rs1
t = CSRs[csr]; CSRs[csr] = t &~x[rs1]; x[rd] = t
è¯»åæ¸…é™¤æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Clear). I-type, RV32I and
RV64I.
è®°æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œå¯„å­˜å™¨ x[rs1]æŒ‰ä½ä¸çš„ç»“æœå†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥x[rd]ã€‚
csr rs1 011 rd 1110011

csrrci rd, csr, zimm[4:0]
t = CSRs[csr]; CSRs[csr] = t &~zimm; x[rd] = t
ç«‹å³æ•°è¯»åæ¸…é™¤æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Clear Immediate). I-
type, RV32I and RV64I.
è®°æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•° zimm æŒ‰ä½ä¸çš„ç»“æœå†™å…¥csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ï¼ˆcsr å¯„å­˜å™¨çš„ç¬¬ 5 ä½åŠæ›´é«˜ä½ä¸å˜ï¼‰ã€‚
csr zimm[4:0] 111 rd 1110011

csrrs rd, csr, rs1
t = CSRs[csr]; CSRs[csr] = t | x[rs1]; x[rd] = t
è¯»åç½®ä½æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Set). I-type, RV32I and RV64I.
è®°æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œå¯„å­˜å™¨ x[rs1]æŒ‰ä½æˆ–çš„ç»“æœå†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥x[rd]ã€‚
csr rs1 010 rd 1110011

csrrci rd, csr, zimm[4:0]    t = CSRs[csr]; CSRs[csr] = t | zimm; x[rd] = t
ç«‹å³æ•°è¯»åè®¾ç½®æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Set Immediate). I-type,
RV32I and RV64I.
è®°æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠ t å’Œäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•° zimm æŒ‰ä½æˆ–çš„ç»“æœå†™å…¥csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ï¼ˆcsr å¯„å­˜å™¨çš„ç¬¬ 5 ä½åŠæ›´é«˜ä½ä¸å˜ï¼‰ã€‚
csr zimm[4:0] 110 rd 1110011

csrrw rd, csr, zimm[4:0]
t = CSRs[csr]; CSRs[csr] = x[rs1]; x[rd] = t
è¯»åå†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Write). I-type, RV32I and RV64I.
è®°æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼ä¸º tã€‚æŠŠå¯„å­˜å™¨ x[rs1]çš„å€¼å†™å…¥ csrï¼Œå†æŠŠ t å†™å…¥ x[rd]ã€‚
csr rs1 001 rd 1110011

csrrwi rd, csr, zimm[4:0]
x[rd] = CSRs[csr]; CSRs[csr] = zimm
ç«‹å³æ•°è¯»åå†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Read and Write Immediate). I-type,
RV32I and RV64I.
æŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr ä¸­çš„å€¼æ‹·è´åˆ° x[rd]ä¸­ï¼Œå†æŠŠäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•° zimm çš„å€¼å†™å…¥csrã€‚
csr zimm[4:0] 101 rd 1110011

csrc csr, rs1
CSRs[csr] |= x[rs1]
ç½®ä½æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Set).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and
RV64I.
å¯¹äº x[rs1]ä¸­æ¯ä¸€ä¸ªä¸º 1 çš„ä½ï¼ŒæŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„çš„å¯¹åº”ä½ç½®ä½ï¼Œç­‰åŒäº csrrs x0, csr,
rs1.

csrci csr, zimm[4:0]
CSRs[csr] |= zimm ç«‹å³æ•°ç½®ä½æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control  and  Status  Register  Set  Immediate).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
å¯¹äºäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•°ä¸­æ¯ä¸€ä¸ªä¸º 1 çš„ä½ï¼ŒæŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„çš„å¯¹åº”ä½æ¸…é›¶ï¼Œç­‰åŒäº csrrsi x0, csr, zimm.

csrw csr, rs1
CSRs[csr] = x[rs1]
å†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control and Status Register Set).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and
RV64I.
å¯¹äº x[rs1]ä¸­æ¯ä¸€ä¸ªä¸º 1 çš„ä½ï¼ŒæŠŠæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„çš„å¯¹åº”ä½ç½®ä½ï¼Œç­‰åŒäº csrrs x0, csr,
rs1.

csrwi csr, zimm[4:0]
CSRs[csr] = zimm
ç«‹å³æ•°å†™æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Control  and  Status  Register  Write  Immediate).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32I and RV64I.
æŠŠäº”ä½çš„é›¶æ‰©å±•çš„ç«‹å³æ•°çš„å€¼å†™å…¥æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ csr çš„ï¼Œç­‰åŒäº csrrwi x0, csr, zimm.

div rd, rs1, rs2
x[rd] = x[rs1] Ã·s x[rs2]
é™¤æ³•(Divide). R-type, RV32M and RV64M.
ç”¨å¯„å­˜å™¨ x[rs1]çš„å€¼é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„å€¼ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼ŒæŠŠå•†å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 100 rd 0110011

divu rd, rs1, rs2
x[rd] = x[rs1] Ã·u x[rs2]
æ— ç¬¦å·é™¤æ³•(Divide, Unsigned). R-type, RV32M and RV64M.
ç”¨å¯„å­˜å™¨ x[rs1]çš„å€¼é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„å€¼ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºæ— ç¬¦å·æ•°ï¼ŒæŠŠå•†å†™å…¥x[rd]ã€‚
0000001 rs2 rs1 101 rd 0110011

divuw rd, rs1, rs2
x[rd] = sext(x[rs1][31:0] Ã·u x[rs2][31:0])
æ— ç¬¦å·å­—é™¤æ³•(Divide Word, Unsigned). R-type, RV64M.
ç”¨å¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„ä½ 32 ä½ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œ
æŠŠç»ç¬¦å·ä½æ‰©å±•çš„ 32 ä½å•†å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 101 rd 0111011

divw rd, rs1, rs2
x[rd] = sext(x[rs1][31:0] Ã·s x[rs2][31:0])
å­—é™¤æ³•(Divide Word). R-type, RV64M.
ç”¨å¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½é™¤ä»¥å¯„å­˜å™¨ x[rs2]çš„ä½ 32 ä½ï¼Œå‘é›¶èˆå…¥ï¼Œå°†è¿™äº›æ•°è§†ä¸ºäºŒè¿›åˆ¶è¡¥ç ï¼ŒæŠŠç»ç¬¦å·ä½æ‰©å±•çš„ 32 ä½å•†å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 100 rd 0111011

Ebreak
RaiseException(Breakpoint)
ç¯å¢ƒæ–­ç‚¹ (Environment Breakpoint). I-type, RV32I and RV64I.
é€šè¿‡æŠ›å‡ºæ–­ç‚¹å¼‚å¸¸çš„æ–¹å¼è¯·æ±‚è°ƒè¯•å™¨ã€‚
000000000001 00000 000 00000 1110011

ecall
RaiseException(EnvironmentCall)
ç¯å¢ƒè°ƒç”¨ (Environment Call). I-type, RV32I and RV64I.
é€šè¿‡å¼•å‘ç¯å¢ƒè°ƒç”¨å¼‚å¸¸æ¥è¯·æ±‚æ‰§è¡Œç¯å¢ƒã€‚
000000000000 00000 000 00000 1110011

fabs.d rd, rs1
f[rd] = |f[rs1]|
æµ®ç‚¹æ•°ç»å¯¹å€¼  (Floating-point Absolute Value).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32D and RV64D.
æŠŠåŒç²¾åº¦æµ®ç‚¹æ•° f[rs1]çš„ç»å¯¹å€¼å†™å…¥ f[rd]ã€‚
ç­‰åŒäº fsgnjx.d rd, rs1, rs1.

fabs.s rd, rs1
f[rd] = |f[rs1]| æµ®ç‚¹æ•°ç»å¯¹å€¼  (Floating-point Absolute Value).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32F and RV64F.
æŠŠå•ç²¾åº¦æµ®ç‚¹æ•° f[rs1]çš„ç»å¯¹å€¼å†™å…¥ f[rd]ã€‚
ç­‰åŒäº fsgnjx.s rd, rs1, rs1.

fadd.d rd, rs1, rs2
f [rd] = f [rs1] + f [rs2]
åŒç²¾åº¦æµ®ç‚¹åŠ (Floating-point Add, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå¹¶å°†èˆå…¥åçš„å’Œå†™å…¥ f[rd]ã€‚
0000001 rs2 rs1 rm rd 1010011

fadd.s rd, rs1, rs2
f [rd] = f [rs1] + f [rs2]
å•ç²¾åº¦æµ®ç‚¹åŠ (Floating-point Add, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå¹¶å°†èˆå…¥åçš„å’Œå†™å…¥ f[rd]ã€‚
0000000 rs2 rs1 rm rd 1010011

fclass.d rd, rs1, rs2
x[rd] = classifyd(f[rs1])
åŒç²¾åº¦æµ®ç‚¹åˆ†ç±»(Floating-point Classify, Double-Precision). R-type, RV32D and RV64D.
æŠŠä¸€ä¸ªè¡¨ç¤ºå¯„å­˜å™¨ f[rs1]ä¸­åŒç²¾åº¦æµ®ç‚¹æ•°ç±»åˆ«çš„æ©ç å†™å…¥ x[rd]ä¸­ã€‚å…³äºå¦‚ä½•è§£é‡Šå†™å…¥ x[rd]çš„å€¼ï¼Œè¯·å‚é˜…æŒ‡ä»¤ fclass.sçš„ä»‹ç»ã€‚
1110001 00000 rs1 001 rd 1010011

fclass.s rd, rs1, rs2
x[rd] = classifys(f[rs1])
å•ç²¾åº¦æµ®ç‚¹åˆ†ç±»(Floating-point Classify, Single-Precision). R-type, RV32F and RV64F.
æŠŠä¸€ä¸ªè¡¨ç¤ºå¯„å­˜å™¨ f[rs1]ä¸­å•ç²¾åº¦æµ®ç‚¹æ•°ç±»åˆ«çš„æ©ç å†™å…¥ x[rd]ä¸­ã€‚x[rd]ä¸­æœ‰ä¸”ä»…æœ‰ä¸€ä½è¢«ç½®ä¸Šï¼Œè§ä¸‹è¡¨ã€‚
x[rd]ä½ å«ä¹‰0 f [rs1]ä¸ºâˆ’âˆã€‚
1 f [rs1]æ˜¯è´Ÿè§„æ ¼åŒ–æ•°ã€‚
2 f [rs1]æ˜¯è´Ÿçš„éè§„æ ¼åŒ–æ•°ã€‚
3 f [rs1]æ˜¯-0ã€‚
4 f [rs1]æ˜¯+0ã€‚
5 f [rs1]æ˜¯æ­£çš„éè§„æ ¼åŒ–æ•°ã€‚
6 f [rs1]æ˜¯æ­£çš„è§„æ ¼åŒ–æ•°ã€‚
7 f [rs1]ä¸º+âˆã€‚
8 f [rs1]æ˜¯ä¿¡å·(signaling)NaNã€‚
9 f [rs1]æ˜¯ä¸€ä¸ªå®‰é™(quiet)NaNã€‚
1110000 00000 rs1 001 rd 1010011

fcvt.d.l rd, rs1, rs2
f[rd] = f64s64(x[rs1])
é•¿æ•´å‹å‘åŒç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Double from Long). R-type, RV64D.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 64 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°è½¬åŒ–ä¸ºåŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101001 00010 rs1 rm rd 1010011

fcvt.d.lu rd, rs1, rs2
f[rd] = f64u64(x[rs1])
æ— ç¬¦å·é•¿æ•´å‹å‘åŒç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Double from Unsigned Long). R-
type, RV64D.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 64 ä½æ— ç¬¦å·æ•´æ•°è½¬åŒ–ä¸ºåŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101001 00011 rs1 rm rd 1010011

fcvt.d.s rd, rs1, rs2
f[rd] = f64f32(f[rs1])
å•ç²¾åº¦å‘åŒç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Double from Single). R-type, RV32D and
RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸ºåŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
0100001 00000 rs1 rm rd 1010011

fcvt.d.w rd, rs1, rs2
f[rd] = f64s32(x[rs1])
å­—å‘åŒç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Double from Word). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 32 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°è½¬åŒ–ä¸ºåŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101001 00000 rs1 rm rd 1010011

fcvt.d.wu rd, rs1, rs2
f[rd] = f64u32(x[rs1])
æ— ç¬¦å·å­—å‘åŒç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Double from Unsigned Word). R-type,
RV32D and RV64D.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 32 ä½æ— ç¬¦å·æ•´æ•°è½¬åŒ–ä¸ºåŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101001 00001 rs1 rm rd 1010011

fcvt.l.d rd, rs1, rs2
x[rd] = s64f64(f[rs1])
åŒç²¾åº¦æµ®ç‚¹å‘é•¿æ•´å‹è½¬æ¢(Floating-point Convert to Long from Double). R-type, RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 64 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100001 00010 rs1 rm rd 1010011

fcvt.l.s rd, rs1, rs2
x[rd] = s64f32(f[rs1])
å•ç²¾åº¦æµ®ç‚¹å‘é•¿æ•´å‹è½¬æ¢(Floating-point Convert to Long from Single). R-type, RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 64 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100000 00010 rs1 rm rd 1010011

fcvt.lu.d rd, rs1, rs2
x[rd] = u64f64(f[rs1])
åŒç²¾åº¦æµ®ç‚¹å‘æ— ç¬¦å·é•¿æ•´å‹è½¬æ¢(Floating-point Convert to Unsigned Long from Double). R-
type, RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 64 ä½æ— ç¬¦å·æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100001 00011 rs1 rm rd 1010011

fcvt.lu.s rd, rs1, rs2
x[rd] = u64f32(f[rs1])
å•ç²¾åº¦æµ®ç‚¹å‘æ— ç¬¦å·é•¿æ•´å‹è½¬æ¢(Floating-point Convert to Unsigned Long from Single). R-type,
RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 64 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100000 00011 rs1 rm rd 1010011

fcvt.s.d rd, rs1, rs2
f[rd] = f32f64(f[rs1])
åŒç²¾åº¦å‘å•ç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Single from Double). R-type, RV32D and
RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸ºå•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
0100000 00001 rs1 rm rd 1010011

fcvt.s.l rd, rs1, rs2
f[rd] = f32s64(x[rs1])
é•¿æ•´å‹å‘å•ç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Single from Long). R-type, RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 64 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°è½¬åŒ–ä¸ºå•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101000 00010 rs1 rm rd 1010011

fcvt.s.lu rd, rs1, rs2
f[rd] = f32u64(x[rs1])
æ— ç¬¦å·é•¿æ•´å‹å‘å•ç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Single from Unsigned Long). R-type,
RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 64 ä½çš„æ— ç¬¦å·æ•´æ•°è½¬åŒ–ä¸ºå•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101000 00011 rs1 rm rd 1010011

fcvt.s.w rd, rs1, rs2
f[rd] = f32s32(x[rs1])
å­—å‘å•ç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Single from Word). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 32 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°è½¬åŒ–ä¸ºå•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101000 00000 rs1 rm rd 1010011

fcvt.s.wu rd, rs1, rs2
f[rd] = f32u32(x[rs1])
æ— ç¬¦å·å­—å‘å•ç²¾åº¦æµ®ç‚¹è½¬æ¢(Floating-point Convert to Single from Unsigned Word). R-type,
RV32F and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„ 32 ä½æ— ç¬¦å·æ•´æ•°è½¬åŒ–ä¸ºå•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå†å†™å…¥ f[rd]ä¸­ã€‚
1101000 00001 rs1 rm rd 1010011

fcvt.w.d rd, rs1, rs2
x[rd] = sext(s32f64(f[rs1]))
åŒç²¾åº¦æµ®ç‚¹å‘å­—è½¬æ¢(Floating-point Convert to Word from Double). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 32 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100001 00000 rs1 rm rd 1010011

fcvt.wu.d rd, rs1, rs2
x[rd] = sext(u32f64(f[rs1]))
åŒç²¾åº¦æµ®ç‚¹å‘æ— ç¬¦å·å­—è½¬æ¢(Floating-point Convert to Unsigned Word from Double). R-type,
RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 32 ä½æ— ç¬¦å·æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100001 00001 rs1 rm rd 1010011

fcvt.w.s rd, rs1, rs2
x[rd] = sext(s32f32(f[rs1]))
å•ç²¾åº¦æµ®ç‚¹å‘å­—è½¬æ¢(Floating-point Convert to Word from Single). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 32 ä½äºŒè¿›åˆ¶è¡¥ç è¡¨ç¤ºçš„æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100000 00000 rs1 rm rd 1010011

fcvt.wu.s rd, rs1, rs2
x[rd] = sext(u32f32(f[rs1]))
å•ç²¾åº¦æµ®ç‚¹å‘æ— ç¬¦å·å­—è½¬æ¢(Floating-point Convert to Unsigned Word from Single). R-type,
RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°è½¬åŒ–ä¸º 32 ä½æ— ç¬¦å·æ•´æ•°ï¼Œå†å†™å…¥ x[rd]ä¸­ã€‚
1100000 00001 rs1 rm rd 1010011

fdiv.d rd, rs1, rs2
f[rd] = f[rs1] Ã· f[rs2]
åŒç²¾åº¦æµ®ç‚¹é™¤æ³•(Floating-point Divide, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸é™¤ï¼Œå¹¶å°†èˆå…¥åçš„å•†å†™å…¥ f[rd]ã€‚
0001101 rs2 rs1 rm rd 1010011

fdiv.s rd, rs1, rs2
f[rd] = f[rs1]  Ã·  f[rs2]
å•ç²¾åº¦æµ®ç‚¹é™¤æ³•(Floating-point Divide, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸é™¤ï¼Œå¹¶å°†èˆå…¥åçš„å•†å†™å…¥ f[rd]ã€‚
0001100 rs2 rs1 rm rd 1010011

fence pred, succ
Fence(pred, succ)
åŒæ­¥å†…å­˜å’ŒI/O(Fence Memory and I/O). I-type, RV32I and RV64I.
åœ¨åç»­æŒ‡ä»¤ä¸­çš„å†…å­˜å’Œ I/O è®¿é—®å¯¹å¤–éƒ¨ï¼ˆä¾‹å¦‚å…¶ä»–çº¿ç¨‹ï¼‰å¯è§ä¹‹å‰ï¼Œä½¿è¿™æ¡æŒ‡ä»¤ä¹‹å‰çš„å†…å­˜åŠ I/O è®¿é—®å¯¹å¤–éƒ¨å¯è§ã€‚æ¯”ç‰¹ä¸­çš„ç¬¬ 3,2,1 å’Œ 0 ä½åˆ†åˆ«å¯¹åº”äºè®¾å¤‡è¾“å…¥ï¼Œè®¾å¤‡è¾“å‡ºï¼Œå†…å­˜è¯»å†™ã€‚ä¾‹å¦‚ fence r, rwï¼Œå°†å‰é¢è¯»å–ä¸åé¢çš„è¯»å–å’Œå†™å…¥æ’åºï¼Œä½¿ç”¨ pred = 0010 å’Œ succ = 0011
è¿›è¡Œç¼–ç ã€‚å¦‚æœçœç•¥äº†å‚æ•°ï¼Œåˆ™è¡¨ç¤º fence iorw, iorwï¼Œå³å¯¹æ‰€æœ‰è®¿å­˜è¯·æ±‚è¿›è¡Œæ’åºã€‚
0000 pred succ 00000 000 00000 0001111

fence.i
Fence(Store, Fetch) åŒæ­¥æŒ‡ä»¤æµ(Fence Instruction Stream). I-type, RV32I and RV64I.
ä½¿å¯¹å†…å­˜æŒ‡ä»¤åŒºåŸŸçš„è¯»å†™ï¼Œå¯¹åç»­å–æŒ‡ä»¤å¯è§ã€‚
000000000000 00000 001 00000 0001111

feq.d rd, rs1, rs2
x[rd] = f[rs1] == f[rs2]
åŒç²¾åº¦æµ®ç‚¹ç›¸ç­‰(Floating-point Equals, Double-Precision). R-type, RV32D and RV64D.
è‹¥å¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ç­‰ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™ 0ã€‚
1010001 rs2 rs1 010 rd 1010011

feq.s rd, rs1, rs2
x[rd] = f[rs1] == f[rs2]
å•ç²¾åº¦æµ®ç‚¹ç›¸ç­‰(Floating-point Equals, Single-Precision). R-type, RV32F and RV64F.
è‹¥å¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ç­‰ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™ 0ã€‚
1010000 rs2 rs1 010 rd 1010011

fld rd, offset(rs1)
f[rd] = M[x[rs1] + sext(offset)][63:0]
æµ®ç‚¹åŠ è½½åŒå­—(Floating-point Load Doubleword). I-type, RV32D and RV64D.
ä»å†…å­˜åœ°å€ x[rs1] + sign-extend(offset)ä¸­å–åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å†™å…¥ f[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.fldsp rd, offset; c.fld rd, offset(rs1)
offset[11:0] rs1 011 rd 0000111

fle.d rd, rs1, rs2
x[rd] = f[rs1] â‰¤ f[rs2]
åŒç²¾åº¦æµ®ç‚¹å°äºç­‰äº(Floating-point Less Than or Equal, Double-Precision). R-type, RV32D and
RV64D.
è‹¥å¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å°äºç­‰äº f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™ 0ã€‚
1010001 rs2 rs1 000 rd 1010011

fle.s rd, rs1, rs2
x[rd] = f[rs1] â‰¤ f[rs2]
å•ç²¾åº¦æµ®ç‚¹å°äºç­‰äº(Floating-point Less Than or Equal, Single-Precision). R-type, RV32F and
RV64F.
è‹¥å¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å°äºç­‰äº f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™ 0ã€‚
1010000 rs2 rs1 000 rd 1010011

fle.d rd, rs1, rs2
x[rd] = f[rs1] < f[rs2]
åŒç²¾åº¦æµ®ç‚¹å°äº  (Floating-point Less Than, Double-Precision). R-type, RV32D and RV64D.
è‹¥å¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å°äº f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™0ã€‚
1010001 rs2 rs1 001 rd 1010011

fle.s rd, rs1, rs2
x[rd] = f[rs1] < f[rs2]
å•ç²¾åº¦æµ®ç‚¹å°äº  (Floating-point Less Than, Single-Precision). R-type, RV32F and RV64F.
è‹¥å¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å°äº f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œåˆ™åœ¨ x[rd]ä¸­å†™å…¥ 1ï¼Œåä¹‹å†™0ã€‚
1010000 rs2 rs1 001 rd 1010011

flw rd, offset(rs1)
f[rd] = M[x[rs1] + sext(offset)][31:0]
æµ®ç‚¹åŠ è½½å­—(Floating-point Load Word). I-type, RV32F and RV64F.
ä»å†…å­˜åœ°å€ x[rs1] + sign-extend(offset)ä¸­å–å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å†™å…¥ f[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.flwsp rd, offset; c.flw rd, offset(rs1)
offset[11:0] rs1 010 rd 0000111

fmadd.d rd, rs1, rs2, rs3
f[rd] = f[rs1]Ã—f[rs2]+f[rs3]
åŒç²¾åº¦æµ®ç‚¹ä¹˜åŠ (Floating-point Fused Multiply-Add, Double-Precision). R4-type, RV32D and
RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å’Œå¯„å­˜å™¨ f[rs3]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå°†èˆå…¥åçš„åŒç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 01 rs2 rs1 rm rd 1000011

fmadd.s rd, rs1, rs2, rs3
f[rd] = f[rs1]Ã—f[rs2]+f[rs3]
å•ç²¾åº¦æµ®ç‚¹ä¹˜åŠ (Floating-point Fused Multiply-Add, Single-Precision).  R4-type,  RV32F  and
RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å’Œå¯„å­˜å™¨ f[rs3]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå°†èˆå…¥åçš„å•ç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 00 rs2 rs1 rm rd 1000011

fmax.d rd, rs1, rs2
f[rd] = max(f[rs1], f[rs2])
åŒç²¾åº¦æµ®ç‚¹æœ€å¤§å€¼(Floating-point Maximum, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ä¸­çš„è¾ƒå¤§å€¼å†™å…¥ f[rd]ä¸­ã€‚
0010101 rs2 rs1 001 rd 1010011

fmax.s rd, rs1, rs2
f[rd] = max(f[rs1], f[rs2])
å•ç²¾åº¦æµ®ç‚¹æœ€å¤§å€¼(Floating-point Maximum, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ä¸­çš„è¾ƒå¤§å€¼å†™å…¥ f[rd]ä¸­ã€‚
0010100 rs2 rs1 001 rd 1010011

fmin.d rd, rs1, rs2
f[rd] = min(f[rs1], f[rs2])
åŒç²¾åº¦æµ®ç‚¹æœ€å°å€¼(Floating-point Minimum, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ä¸­çš„è¾ƒå°å€¼å†™å…¥ f[rd]ä¸­ã€‚
0010101 rs2 rs1 000 rd 1010011

fmin.s rd, rs1, rs2
f[rd] = min(f[rs1], f[rs2])
å•ç²¾åº¦æµ®ç‚¹æœ€å°å€¼(Floating-point Minimum, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ä¸­çš„è¾ƒå°å€¼å†™å…¥ f[rd]ä¸­ã€‚
0010100 rs2 rs1 000 rd 1010011

fmsub.d rd, rs1, rs2, rs3
f[rd] = f[rs1]Ã—f[rs2]-f[rs3]
åŒç²¾åº¦æµ®ç‚¹ä¹˜å‡(Floating-point Fused Multiply-Subtract, Double-Precision). R4-type, RV32D
and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å‡å»å¯„å­˜å™¨ f[rs3]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå°†èˆå…¥åçš„åŒç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 01 rs2 rs1 rm rd 1000111

fmsub.s rd, rs1, rs2, rs3
f[rd] = f[rs1]Ã—f[rs2]-f[rs3]
å•ç²¾åº¦æµ®ç‚¹ä¹˜å‡(Floating-point Fused Multiply-Subtarct, Single-Precision). R4-type, RV32F and
RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å‡å»å¯„å­˜å™¨ f[rs3]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå°†èˆå…¥åçš„å•ç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 00 rs2 rs1 rm rd 1000111

fmul.d rd, rs1, rs2
f[rd] = f[rs1] Ã— f[rs2]
åŒç²¾åº¦æµ®ç‚¹ä¹˜(Floating-point Multiply, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†èˆå…¥åçš„åŒç²¾åº¦ç»“æœå†™å…¥ f[rd]ä¸­ã€‚
0001001 rs2 rs1 rm rd 1010011

fmul.s rd, rs1, rs2
f[rd] = f[rs1] Ã— f[rs2]
å•ç²¾åº¦æµ®ç‚¹ä¹˜(Floating-point Multiply, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†èˆå…¥åçš„å•ç²¾åº¦ç»“æœå†™å…¥ f[rd]ä¸­ã€‚
0001000 rs2 rs1 rm rd 1010011

fmv.d  rd, rs1
f[rd] = f[rs1] åŒç²¾åº¦æµ®ç‚¹ç§»åŠ¨  (Floating-point Move).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° f[rd]ä¸­ï¼Œç­‰åŒäº fsgnj.d rd, rs1, rs1.

fmv.d.x rd, rs1, rs2
f[rd] = x[rs1][63:0]
åŒç²¾åº¦æµ®ç‚¹ç§»åŠ¨(Floating-point Move Doubleword from Integer). R-type, RV64D.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° f[rd]ä¸­ã€‚
1111001 00000 rs1 000 rd 1010011

fmv.s  rd, rs1
f[rd] = f[rs1] å•ç²¾åº¦æµ®ç‚¹ç§»åŠ¨  (Floating-point Move).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° f[rd]ä¸­ï¼Œç­‰åŒäº fsgnj.s rd, rs1, rs1.

fmv.d.x rd, rs1, rs2
f[rd] = x[rs1][31:0]
å•ç²¾åº¦æµ®ç‚¹ç§»åŠ¨(Floating-point Move Word from Integer). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° f[rd]ä¸­ã€‚
1111000 00000 rs1 000 rd 1010011

fmv.x.d rd, rs1, rs2
x[rd] = f[rs1][63:0]
åŒç²¾åº¦æµ®ç‚¹ç§»åŠ¨(Floating-point Move Doubleword to Integer). R-type, RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° x[rd]ä¸­ã€‚
1110001 00000 rs1 000 rd 1010011

fmv.x.w rd, rs1, rs2
x[rd] = sext(f[rs1][31:0])
å•ç²¾åº¦æµ®ç‚¹ç§»åŠ¨(Floating-point Move Word to Integer). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å¤åˆ¶åˆ° x[rd]ä¸­ï¼Œå¯¹äº RV64Fï¼Œå°†ç»“æœè¿›è¡Œç¬¦å·æ‰©å±•ã€‚
1110000 00000 rs1 000 rd 1010011

fneg.d  rd, rs1
f[rd] = -f[rs1] åŒç²¾åº¦æµ®ç‚¹å–å  (Floating-point Negate).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å–ååå†™å…¥ f[rd]ä¸­ï¼Œç­‰åŒäº fsgnjn.d rd, rs1, rs1.

fneg.s  rd, rs1
f[rd] = -f[rs1] å•ç²¾åº¦æµ®ç‚¹å–å  (Floating-point Negate).  ä¼ªæŒ‡ä»¤(Pesudoinstruction), RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å–ååå†™å…¥ f[rd]ä¸­ï¼Œç­‰åŒäº fsgnjn.s rd, rs1, rs1.

fnmadd.d rd, rs1, rs2, rs3
f[rd] = f[rs1]Ã—f[rs2]+f[rs3]
åŒç²¾åº¦æµ®ç‚¹ä¹˜å–ååŠ (Floating-point Fused Negative Multiply-Add, Double-Precision). R4-type,
RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†ç»“æœå–åï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å’Œå¯„å­˜å™¨ f[rs3]
ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå°†èˆå…¥åçš„åŒç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 01 rs2 rs1 rm rd 1001111

fnmadd.s rd, rs1, rs2, rs3
f[rd] = -f[rs1]_f[rs2]-f[rs3]
å•ç²¾åº¦æµ®ç‚¹ä¹˜å–ååŠ (Floating-point Fused Negative Multiply-Add, Single-Precision). R4-type,
RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†ç»“æœå–åï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å’Œå¯„å­˜å™¨ f[rs3]
ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸åŠ ï¼Œå°†èˆå…¥åçš„å•ç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 00 rs2 rs1 rm rd 1001111

fnmsub.d rd, rs1, rs2, rs3
f[rd] = -f[rs1]_f[rs2]+f[rs3]
åŒç²¾åº¦æµ®ç‚¹ä¹˜å–åå‡(Floating-point Fused Negative Multiply-Subtract, Double-Precision). R4-
type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†ç»“æœå–åï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å‡å»å¯„å­˜å™¨f[rs3]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå°†èˆå…¥åçš„åŒç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 01 rs2 rs1 rm rd 1001011

fnmsub.s rd, rs1, rs2, rs3
f[rd] = -f[rs1]Ã—f[rs2]+f[rs3]
å•ç²¾åº¦æµ®ç‚¹ä¹˜å–åå‡(Floating-point Fused Negative Multiply-Subtract, Single-Precision). R4-
type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸ä¹˜ï¼Œå°†ç»“æœå–åï¼Œå¹¶å°†æœªèˆå…¥çš„ç§¯å‡å»å¯„å­˜å™¨f[rs3]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå°†èˆå…¥åçš„å•ç²¾åº¦æµ®ç‚¹æ•°å†™å…¥ f[rd]ã€‚
rs3 00 rs2 rs1 rm rd 1001011

frcsr  rd
x[rd] = CSRs[fcsr]
æµ®ç‚¹è¯»æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Floating-point  Read  Control  and  Status  Register).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F and RV64F.
æŠŠæµ®ç‚¹æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨çš„å€¼å†™å…¥ x[rd]ï¼Œç­‰åŒäº csrrs rd, fcsr, x0.

frflags  rd
x[rd] = CSRs[fflags]
æµ®ç‚¹è¯»å¼‚å¸¸æ ‡å¿—  (Floating-point Read Exception Flags).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F and
RV64F.
æŠŠæµ®ç‚¹å¼‚å¸¸æ ‡å¿—çš„å€¼å†™å…¥ x[rd]ï¼Œç­‰åŒäº csrrs rd, fflags, x0.

frrm  rd
x[rd] = CSRs[frm]
æµ®ç‚¹è¯»èˆå…¥æ¨¡å¼  (Floating-point Read Rounding Mode).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F and
RV64F.
æŠŠæµ®ç‚¹èˆå…¥æ¨¡å¼çš„å€¼å†™å…¥ x[rd]ï¼Œç­‰åŒäº csrrs rd, frm, x0.

fscsr  rd, rs1
t = CSRs[fcsr]; CSRs[fcsr] = x[rs1]; x[rd] = t æµ®ç‚¹æ¢å‡ºæ§åˆ¶çŠ¶æ€å¯„å­˜å™¨  (Floating-point  Swap  Control  and  Status  Register).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]çš„å€¼å†™å…¥æµ®ç‚¹æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨ï¼Œå¹¶å°†æµ®ç‚¹æ§åˆ¶çŠ¶æ€å¯„å­˜å™¨çš„åŸå€¼å†™å…¥ x[rd]ï¼Œ
ç­‰åŒäº csrrw rd, fcsr, rs1ã€‚rd é»˜è®¤ä¸º x0ã€‚

fsd rs2, offset(rs1)
M[x[rs1] + sext(offset)] = f[rs2][63:0]
åŒç²¾åº¦æµ®ç‚¹å­˜å‚¨(Floating-point Store Doubleword). S-type, RV32D and RV64D.
å°†å¯„å­˜å™¨ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°å­˜å…¥å†…å­˜åœ°å€ x[rs1] + sign-extend(offset)ä¸­ã€‚
å‹ç¼©å½¢å¼ï¼šc.fsdsp rs2, offset; c.fsd rs2, offset(rs1)
offset[11:5] rs2 rs1 011 offset[4:0] 0100111

fsflags  rd, rs1
t = CSRs[fflags]; CSRs[fflags] = x[rs1]; x[rd] = t æµ®ç‚¹æ¢å‡ºå¼‚å¸¸æ ‡å¿—  (Floating-point Swap Exception Flags).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F
and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]çš„å€¼å†™å…¥æµ®ç‚¹å¼‚å¸¸æ ‡å¿—å¯„å­˜å™¨ï¼Œå¹¶å°†æµ®ç‚¹å¼‚å¸¸æ ‡å¿—å¯„å­˜å™¨çš„åŸå€¼å†™å…¥ x[rd]ï¼Œ
ç­‰åŒäº csrrw rd, fflags, rs1ã€‚rd é»˜è®¤ä¸º x0ã€‚

fsgnj.d rd, rs1, rs2
f[rd] = {f[rs2][63], f[rs1][62:0]}
åŒç²¾åº¦æµ®ç‚¹ç¬¦å·æ³¨å…¥(Floating-point Sign Inject, Double-Precision). R-type, RV32D and RV64D.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½ï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010001 rs2 rs1 000 rd 1010011

fsgnj.s rd, rs1, rs2
f[rd] = {f[rs2][31], f[rs1][30:0]}
å•ç²¾åº¦æµ®ç‚¹ç¬¦å·æ³¨å…¥(Floating-point Sign Inject, Single-Precision). R-type, RV32F and RV64F.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½ï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010000 rs2 rs1 000 rd 1010011

fsgnjn.d rd, rs1, rs2
f[rd] = {~f[rs2][63], f[rs1][62:0]}
åŒç²¾åº¦æµ®ç‚¹ç¬¦å·å–åæ³¨å…¥(Floating-point Sign Inject-Negate, Double-Precision). R-type, RV32D
and RV64D.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½å–åï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010001 rs2 rs1 001 rd 1010011

fsgnjn.s rd, rs1, rs2
f[rd] = {~f[rs2][31], f[rs1][30:0]}
å•ç²¾åº¦æµ®ç‚¹ç¬¦å·å–åæ³¨å…¥(Floating-point Sign Inject-Negate, Single-Precision). R-type, RV32F
and RV64F.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½å–åï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010000 rs2 rs1 001 rd 1010011

fsgnjx.d rd, rs1, rs2
f[rd] = {f[rs1][63] ^ f[rs2][63], f[rs1][62:0]}
åŒç²¾åº¦æµ®ç‚¹ç¬¦å·å¼‚æˆ–æ³¨å…¥(Floating-point Sign Inject-XOR, Double-Precision). R-type, RV32D
and RV64D.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs1]å’Œ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½å¼‚æˆ–ï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„åŒç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010001 rs2 rs1 010 rd 1010011

fsgnjx.s rd, rs1, rs2
f[rd] = {f[rs1][31] ^ f[rs2][31], f[rs1][30:0]}
å•ç²¾åº¦æµ®ç‚¹ç¬¦å·å¼‚æˆ–æ³¨å…¥(Floating-point Sign Inject-XOR, Single-Precision). R-type, RV32F
and RV64F.
ç”¨ f[rs1]æŒ‡æ•°å’Œæœ‰æ•ˆæ•°ä»¥åŠ f[rs1]å’Œ f[rs2]çš„ç¬¦å·çš„ç¬¦å·ä½å¼‚æˆ–ï¼Œæ¥æ„é€ ä¸€ä¸ªæ–°çš„å•ç²¾åº¦æµ®ç‚¹æ•°ï¼Œå¹¶å°†å…¶å†™å…¥ f[rd]ã€‚
0010000 rs2 rs1 010 rd 1010011

fsqrt.d rd, rs1, rs2
f[rd] =âˆš f[rs1]
åŒç²¾åº¦æµ®ç‚¹å¹³æ–¹æ ¹(Floating-point Square Root, Double-Precision). R-type, RV32D and RV64D.
å°† f[rs1]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°çš„å¹³æ–¹æ ¹èˆå…¥å’Œå†™å…¥ f[rd]ã€‚
0101101 00000 rs1 rm rd 1010011

fsqrt.s rd, rs1, rs2
f[rd] =âˆš f[rs1]
å•ç²¾åº¦æµ®ç‚¹å¹³æ–¹æ ¹(Floating-point Square Root, Single-Precision). R-type, RV32F and RV64F.
å°† f[rs1]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°çš„å¹³æ–¹æ ¹èˆå…¥å’Œå†™å…¥ f[rd]ã€‚
0101100 00000 rs1 rm rd 1010011

fsrm  rd, rs1
t = CSRs[frm]; CSRs[frm] = x[rs1]; x[rd] = t
æµ®ç‚¹æ¢å‡ºèˆå…¥æ¨¡å¼  (Floating-point Swap Rounding Mode).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32F
and RV64F.
æŠŠå¯„å­˜å™¨ x[rs1]çš„å€¼å†™å…¥æµ®ç‚¹èˆå…¥æ¨¡å¼å¯„å­˜å™¨ï¼Œå¹¶å°†æµ®ç‚¹èˆå…¥æ¨¡å¼å¯„å­˜å™¨çš„åŸå€¼å†™å…¥ x[rd]ï¼Œ
ç­‰åŒäº csrrw rd, frm, rs1ã€‚rd é»˜è®¤ä¸º x0ã€‚

fsub.d rd, rs1, rs2
f[rd] = f[rs1] - f[rs2]
åŒç²¾åº¦æµ®ç‚¹å‡(Floating-point Subtract, Double-Precision). R-type, RV32D and RV64D.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„åŒç²¾åº¦æµ®ç‚¹æ•°ç›¸å‡ï¼Œå¹¶å°†èˆå…¥åçš„å·®å†™å…¥ f[rd]ã€‚
0000101 rs2 rs1 rm rd 1010011

fsub.s rd, rs1, rs2
f[rd] = f[rs1] - f[rs2]
å•ç²¾åº¦æµ®ç‚¹å‡(Floating-point Subtract, Single-Precision). R-type, RV32F and RV64F.
æŠŠå¯„å­˜å™¨ f[rs1]å’Œ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°ç›¸å‡ï¼Œå¹¶å°†èˆå…¥åçš„å·®å†™å…¥ f[rd]ã€‚
0000100 rs2 rs1 rm rd 1010011

fsw rs2, offset(rs1)
M[x[rs1] + sext(offset)] = f[rs2][31:0]
å•ç²¾åº¦æµ®ç‚¹å­˜å‚¨(Floating-point Store Word). S-type, RV32F and RV64F.
å°†å¯„å­˜å™¨ f[rs2]ä¸­çš„å•ç²¾åº¦æµ®ç‚¹æ•°å­˜å…¥å†…å­˜åœ°å€ x[rs1] + sign-extend(offset)ä¸­ã€‚
å‹ç¼©å½¢å¼ï¼šc.fswsp rs2, offset; c.fsw rs2, offset(rs1)
offset[11:5] rs2 rs1 010 offset[4:0] 0100111

j  offset
pc += sext(offset)
è·³è½¬  (Jump).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠ pc è®¾ç½®ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„ offsetï¼Œç­‰åŒäº jal x0, offset.

jal rd, offset
x[rd] = pc+4; pc += sext(offset)
è·³è½¬å¹¶é“¾æ¥  (Jump and Link). J-type, RV32I and RV64I.
æŠŠä¸‹ä¸€æ¡æŒ‡ä»¤çš„åœ°å€(pc+4)ï¼Œç„¶åæŠŠ pcè®¾ç½®ä¸ºå½“å‰å€¼åŠ ä¸Šç¬¦å·ä½æ‰©å±•çš„ offsetã€‚rd é»˜è®¤ä¸º x1ã€‚
å‹ç¼©å½¢å¼ï¼šc.j offset; c.jal offset
offset[20|10:1|11|19:12] rd 1101111

jalr rd, offset(rs1)
t =pc+4; pc=(x[rs1]+sext(offset))&~1; x[rd]=t
è·³è½¬å¹¶å¯„å­˜å™¨é“¾æ¥  (Jump and Link Register). I-type, RV32I and RV64I.
æŠŠ pc è®¾ç½®ä¸º x[rs1] + sign-extend(offset)ï¼ŒæŠŠè®¡ç®—å‡ºçš„åœ°å€çš„æœ€ä½æœ‰æ•ˆä½è®¾ä¸º 0ï¼Œå¹¶å°†åŸ pc+4çš„å€¼å†™å…¥ f[rd]ã€‚rd é»˜è®¤ä¸º x1ã€‚
å‹ç¼©å½¢å¼ï¼šc.jr rs1; c.jalr rs1
offset[11:0] rs1 010 rd 1100111

jr  rs1
pc = x[rs1] å¯„å­˜å™¨è·³è½¬  (Jump Register).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠ pc è®¾ç½®ä¸º x[rs1]ï¼Œç­‰åŒäº jalr x0, 0(rs1)ã€‚

la  rd, symbol
x[rd] = &symbol
åœ°å€åŠ è½½  (Load Address).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å°† symbol çš„åœ°å€åŠ è½½åˆ° x[rd]ä¸­ã€‚å½“ç¼–è¯‘ä½ç½®æ— å…³çš„ä»£ç æ—¶ï¼Œå®ƒä¼šè¢«æ‰©å±•ä¸ºå¯¹å…¨å±€åç§»é‡è¡¨(Global Offset Table)çš„åŠ è½½ã€‚å¯¹äº RV32Iï¼Œç­‰åŒäºæ‰§è¡Œ auipc  rd, offsetHiï¼Œç„¶åæ˜¯ lw  rdï¼Œ
offsetLo(rd);å¯¹äº RV64Iï¼Œåˆ™ ç­‰åŒäº auipc rdï¼ŒoffsetHiå’Œ ld rd, offsetLo(rd)ã€‚å¦‚æœ offset è¿‡å¤§ï¼Œ
å¼€å§‹çš„ç®—åŠ è½½åœ°å€çš„æŒ‡ä»¤ä¼šå˜æˆä¸¤æ¡ï¼Œå…ˆæ˜¯ auipc rd, offsetHiç„¶åæ˜¯ addi rd, rd, offsetLoã€‚

lb rd, offset(rs1)
x[rd] = sext(M[x[rs1] + sext(offset)][7:0])
å­—èŠ‚åŠ è½½  (Load Byte). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åå†™å…¥ x[rd]ã€‚
offset[11:0] rs1 000 rd 0000011

lbu rd, offset(rs1)
x[rd] = M[x[rs1] + sext(offset)][7:0]
æ— ç¬¦å·å­—èŠ‚åŠ è½½  (Load Byte, Unsigned). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸€ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åå†™å…¥ x[rd]ã€‚
offset[11:0] rs1 100 rd 0000011

ld rd, offset(rs1)
x[rd] = M[x[rs1] + sext(offset)][63:0]
åŒå­—åŠ è½½  (Load Doubleword). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–å…«ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.ldsp rd, offset; c.ld rd, offset(rs1)
offset[11:0] rs1 011 rd 0000011

lh rd, offset(rs1)
x[rd] = sext(M[x[rs1] + sext(offset)][15:0])
åŠå­—åŠ è½½  (Load Halfword). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»ç¬¦å·ä½æ‰©å±•åå†™å…¥ x[rd]ã€‚
offset[11:0] rs1 001 rd 0000011

lhu rd, offset(rs1)
x[rd] = M[x[rs1] + sext(offset)][15:0]
æ— ç¬¦å·åŠå­—åŠ è½½  (Load Halfword, Unsigned). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–ä¸¤ä¸ªå­—èŠ‚ï¼Œç»é›¶æ‰©å±•åå†™å…¥ x[rd]ã€‚
offset[11:0] rs1 101 rd 0000011

li  rd, immediate
x[rd] = immediate ç«‹å³æ•°åŠ è½½  (Load Immediate).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
ä½¿ç”¨å°½å¯èƒ½å°‘çš„æŒ‡ä»¤å°†å¸¸é‡åŠ è½½åˆ° x[rd]ä¸­ã€‚åœ¨ RV32I ä¸­ï¼Œå®ƒç­‰åŒäºæ‰§è¡Œ luiå’Œ/æˆ– addiï¼›å¯¹äº RV64Iï¼Œä¼šæ‰©å±•ä¸ºè¿™ç§æŒ‡ä»¤åºåˆ— lui, addi, slli, addi, slli, addi ,slli, addiã€‚

lla  rd, symbol
x[rd] = &symbol æœ¬åœ°åœ°å€åŠ è½½  (Load Local Address).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å°† symbol çš„åœ°å€åŠ è½½åˆ° x[rd]ä¸­ã€‚ç­‰åŒäºæ‰§è¡Œ auipc rd, offsetHiï¼Œç„¶åæ˜¯ addi rd, rd, offsetLoã€‚

lr.d rd, (rs1)
x[rd] = LoadReserved64(M[x[rs1]])
åŠ è½½ä¿ç•™åŒå­—(Load-Reserved Doubleword). R-type, RV64A.
ä»å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­åŠ è½½å…«ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ï¼Œå¹¶å¯¹è¿™ä¸ªå†…å­˜åŒå­—æ³¨å†Œä¿ç•™ã€‚
00010 aq rl 00000 rs1 011 rd 0101111

lr.w rd, (rs1)
x[rd] = LoadReserved32(M[x[rs1]])
åŠ è½½ä¿ç•™å­—(Load-Reserved Word). R-type, RV32A and RV64A.
ä»å†…å­˜ä¸­åœ°å€ä¸º x[rs1]ä¸­åŠ è½½å››ä¸ªå­—èŠ‚ï¼Œç¬¦å·ä½æ‰©å±•åå†™å…¥ x[rd]ï¼Œå¹¶å¯¹è¿™ä¸ªå†…å­˜å­—æ³¨å†Œä¿ç•™ã€‚
00010 aq rl 00000 rs1 010 rd 0101111

lw rd, offset(rs1)
x[rd] = sext(M[x[rs1] + sext(offset)][31:0])
å­—åŠ è½½  (Load Word). I-type, RV32I and RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–å››ä¸ªå­—èŠ‚ï¼Œå†™å…¥ x[rd]ã€‚å¯¹äº RV64Iï¼Œç»“æœè¦è¿›è¡Œç¬¦å·ä½æ‰©å±•ã€‚
å‹ç¼©å½¢å¼ï¼šc.lwsp rd, offset; c.lw rd, offset(rs1)
offset[11:0] rs1 010 rd 0000011

lwu rd, offset(rs1)
x[rd] = M[x[rs1] + sext(offset)][31:0]
æ— ç¬¦å·å­—åŠ è½½  (Load Word, Unsigned). I-type, RV64I.
ä»åœ°å€ x[rs1] + sign-extend(offset)è¯»å–å››ä¸ªå­—èŠ‚ï¼Œé›¶æ‰©å±•åå†™å…¥ x[rd]ã€‚
offset[11:0] rs1 110 rd 0000011

lui  rd, immediate
x[rd] = sext(immediate[31:12] << 12) é«˜ä½ç«‹å³æ•°åŠ è½½  (Load Upper Immediate). U-type, RV32I and RV64I.
å°†ç¬¦å·ä½æ‰©å±•çš„ 20 ä½ç«‹å³æ•° immediate å·¦ç§» 12 ä½ï¼Œå¹¶å°†ä½ 12 ä½ç½®é›¶ï¼Œå†™å…¥ x[rd]ä¸­ã€‚
å‹ç¼©å½¢å¼ï¼šc.lui rd, imm
immediate[31:12] rd 0110111

mret
ExceptionReturn(Machine)
æœºå™¨æ¨¡å¼å¼‚å¸¸è¿”å›(Machine-mode Exception Return). R-type, RV32I and RV64I ç‰¹æƒæ¶æ„ä»æœºå™¨æ¨¡å¼å¼‚å¸¸å¤„ç†ç¨‹åºè¿”å›ã€‚å°† pc è®¾ç½®ä¸º CSRs[mepc], å°†ç‰¹æƒçº§è®¾ç½®æˆCSRs[mstatus].MPP, CSRs[mstatus].MIE ç½®æˆ CSRs[mstatus].MPIE,  å¹¶ä¸”å°†CSRs[mstatus].MPIE ä¸º 1;å¹¶ä¸”ï¼Œå¦‚æœæ”¯æŒç”¨æˆ·æ¨¡å¼ï¼Œåˆ™å°† CSR [mstatus].MPP è®¾ç½®ä¸º 0ã€‚
0011000 00010 00000 000 00000 1110011

mul rd, rs1, rs2
x[rd]=x[rs1]Ã—x[rs2]
ä¹˜(Multiply). R-type, RV32M and RV64M.
æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œä¹˜ç§¯å†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
0000001 rs2 rs1 000 rd 0110011

mulh rd, rs1, rs2
x[rd]=(x[rs1] ğ‘  Ã—ğ‘  x[rs2])â‰«ğ‘  XLEN
é«˜ä½ä¹˜(Multiply High). R-type, RV32M and RV64M.
æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œéƒ½è§†ä¸º 2 çš„è¡¥ç ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 001 rd 0110011

mulhsu rd, rs1, rs2
x[rd]=(x[rs1] ğ‘  Ã—ğ‘¢ x[rs2])â‰«ğ‘  XLEN
é«˜ä½æœ‰ç¬¦å·-æ— ç¬¦å·ä¹˜(Multiply High Signed-Unsigned). R-type, RV32M and RV64M.
æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œx[rs1]ä¸º 2 çš„è¡¥ç ï¼Œx[rs2]ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 010 rd 0110011

mulhu rd, rs1, rs2
x[rd]=(x[rs1] ğ‘¢ Ã—ğ‘¢ x[rs2])â‰«ğ‘¢ XLEN
é«˜ä½æ— ç¬¦å·ä¹˜(Multiply High Unsigned). R-type, RV32M and RV64M.
æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œx[rs1]ã€x[rs2]å‡ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä¹˜ç§¯çš„é«˜ä½å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 011 rd 0110011

mulw rd, rs1, rs2
x[rd]=sext((x[rs1]Ã—x[rs2])[31:0])
ä¹˜å­—(Multiply Word). R-type, RV64M only.
æŠŠå¯„å­˜å™¨ x[rs2]ä¹˜åˆ°å¯„å­˜å™¨ x[rs1]ä¸Šï¼Œä¹˜ç§¯æˆªä¸º 32 ä½ï¼Œè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
0000001 rs2 rs1 000 rd 0111011

mv rd, rs1
x[rd]=x[rs1]
ç§»åŠ¨(Move).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å¤åˆ¶åˆ° x[rd]ä¸­ã€‚å®é™…è¢«æ‰©å±•ä¸º addi rd, rs1, 0

neg rd, rs2
x[rd]=âˆ’x[rs2]
å–å(Negate).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs2]çš„äºŒè¿›åˆ¶è¡¥ç å†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º sub rd, x0, rs2ã€‚

negw rd, rs2
x[rd]=sext((âˆ’x[rs2])[31:0])
å–éå­—(Negate Word).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV64I only.
è®¡ç®—å¯„å­˜å™¨ x[rs2]å¯¹äº 2 çš„è¡¥ç ï¼Œç»“æœæˆªä¸º 32 ä½ï¼Œè¿›è¡Œç¬¦å·æ‰©å±•åå†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º subw rd, x0, rs2ã€‚

nop
æ— æ“ä½œ(No operation).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å°† pc æ¨è¿›åˆ°ä¸‹ä¸€æ¡æŒ‡ä»¤ã€‚å®é™…è¢«æ‰©å±•ä¸º addi x0, x0, 0ã€‚

not rd, rs1
x[rd]=~x[rs1]
å–å(NOT).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å¯¹äº 1 çš„è¡¥ç ï¼ˆå³æŒ‰ä½å–åçš„å€¼ï¼‰å†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º xori rd, rs1, -1ã€‚

or rd, rs1, rs2
x[rd]=x[rs1] | ğ‘¥[ğ‘Ÿğ‘ 2]
å–æˆ–(OR). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å’Œå¯„å­˜å™¨ x[rs2]æŒ‰ä½å–æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.or rd, rs2
0000000 rs2 rs1 110 rd 0110011

ori rd, rs1, immediate
x[rd]=x[rs1] | sext(immediate)
ç«‹å³æ•°å–æˆ–(OR Immediate). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ç«‹å³æ•° immediate æŒ‰ä½å–æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.or rd, rs2
Immediate[11:0] rs2 rs1 110 rd 0010011

rdcycle rd
x[rd]=CSRS[cycle]
è¯»å‘¨æœŸè®¡æ•°å™¨(Read Cycle Counter).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠå‘¨æœŸæ•°å†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, cycle, x0ã€‚

rdcycleh rd
x[rd]=CSRs[cycleh]
è¯»å‘¨æœŸè®¡æ•°å™¨é«˜ä½(Read Cycle Counte High).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I only.
æŠŠå‘¨æœŸæ•°å³ç§» 32 ä½åå†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, cycleh, x0ã€‚

rdinstret rd
x[rd]=CSRs[instret]
è¯»å·²å®ŒæˆæŒ‡ä»¤è®¡æ•°å™¨(Read Instruction-Retired Counter).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and
RV64I.
æŠŠå·²å®ŒæˆæŒ‡ä»¤æ•°å†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, instret, x0ã€‚

rdinstreth rd
x[rd]=CSRs[instreth]
è¯»å·²å®ŒæˆæŒ‡ä»¤è®¡æ•°å™¨é«˜ä½(Read Instruction-Retired Counter High).  ä¼ªæŒ‡ä»¤(Pseudoinstruction),
RV32I only.
æŠŠå·²å®ŒæˆæŒ‡ä»¤æ•°å³ç§» 32 ä½åå†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, instreth, x0ã€‚

rdtime rd
x[rd]=CSRs[time]
è¯»å–æ—¶é—´(Read Time).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
æŠŠå½“å‰æ—¶é—´å†™å…¥ x[rd]ï¼Œæ—¶é—´é¢‘ç‡ä¸å¹³å°ç›¸å…³ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, time, x0ã€‚

rdtimeh rd
x[rd]=CSRs[timeh]
è¯»å–æ—¶é—´é«˜ä½(Read Time High).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I only.
æŠŠå½“å‰æ—¶é—´å³ç§» 32 ä½åå†™å…¥ x[rd]ï¼Œæ—¶é—´é¢‘ç‡ä¸å¹³å°ç›¸å…³ã€‚å®é™…è¢«æ‰©å±•ä¸º csrrs rd, timeh, x0ã€‚

rem rd, rs1, rs2
x[rd]=x[rs1] %ğ‘  x[rs2]
æ±‚ä½™æ•°(Remainder). R-type, RV32M and RV64M.
x[rs1]é™¤ä»¥ x[rs2]ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸º 2 çš„è¡¥ç ï¼Œä½™æ•°å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 110 rd 0110011

remu rd, rs1, rs2
x[rd]=x[rs1] %ğ‘¢ x[rs2]
æ±‚æ— ç¬¦å·æ•°çš„ä½™æ•°(Remainder, Unsigned). R-type, RV32M and RV64M.
x[rs1]é™¤ä»¥ x[rs2]ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œä½™æ•°å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 111 rd 0110011

remuw rd, rs1, rs2
x[rd]=sext(x[rs1][31:0] %ğ‘¢ x[rs2][31:0])
æ±‚æ— ç¬¦å·æ•°çš„ä½™æ•°å­—(Remainder Word, Unsigned). R-type, RV64M only.
x[rs1]çš„ä½ 32 ä½é™¤ä»¥ x[rs2]çš„ä½ 32 ä½ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸ºæ— ç¬¦å·æ•°ï¼Œå°†ä½™æ•°çš„æœ‰ç¬¦å·æ‰©å±•å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 111 rd 0111011

remw rd, rs1, rs2
x[rd]=sext(x[rs1][31:0] %ğ‘  x[rs2][31:0])
æ±‚ä½™æ•°å­—(Remainder Word). R-type, RV64M only.
x[rs1]çš„ä½ 32 ä½é™¤ä»¥ x[rs2]çš„ä½ 32 ä½ï¼Œå‘ 0 èˆå…¥ï¼Œéƒ½è§†ä¸º 2 çš„è¡¥ç ï¼Œå°†ä½™æ•°çš„æœ‰ç¬¦å·æ‰©å±•å†™å…¥ x[rd]ã€‚
0000001 rs2 rs1 110 rd 0111011

ret
pc=x[1]
è¿”å›(Return).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
ä»å­è¿‡ç¨‹è¿”å›ã€‚å®é™…è¢«æ‰©å±•ä¸º jalr x0, 0(x1)ã€‚

sb rs2, offset(rs1)
M[x[rs1]+sext(offset)=x[rs2][7:0]
å­˜å­—èŠ‚(Store Byte). S-type, RV32I and RV64I.
å°† x[rs2]çš„ä½ä½å­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
offset[11:5] rs2 rs1 000 offset[4:0] 0100011

sc.d rd, rs2, (rs1)
x[rd]=StoreConditonal64(M[x[rs1],x[rs2])
æ¡ä»¶å­˜å…¥åŒå­—(Store-Conditional Doubleword). R-type, RV64A only.
å¦‚æœå†…å­˜åœ°å€ x[rs1]ä¸Šå­˜åœ¨åŠ è½½ä¿ç•™ï¼Œå°† x[rs2]å¯„å­˜å™¨ä¸­çš„ 8 å­—èŠ‚æ•°å­˜å…¥è¯¥åœ°å€ã€‚å¦‚æœå­˜å…¥æˆåŠŸï¼Œå‘å¯„å­˜å™¨ x[rd]ä¸­å­˜å…¥ 0ï¼Œå¦åˆ™å­˜å…¥ä¸€ä¸ªé 0 çš„é”™è¯¯ç ã€‚
00011 aq rl rs2 rs1 011 rd 0101111

sc.w rd, rs2, (rs1)
x[rd]=StoreConditonal32(M[x[rs1],x[rs2])
æ¡ä»¶å­˜å…¥å­—(Store-Conditional Word). R-type, RV32A and RV64A.
å†…å­˜åœ°å€ x[rs1]ä¸Šå­˜åœ¨åŠ è½½ä¿ç•™ï¼Œå°† x[rs2]å¯„å­˜å™¨ä¸­çš„ 4 å­—èŠ‚æ•°å­˜å…¥è¯¥åœ°å€ã€‚å¦‚æœå­˜å…¥æˆåŠŸï¼Œ
å‘å¯„å­˜å™¨ x[rd]ä¸­å­˜å…¥ 0ï¼Œå¦åˆ™å­˜å…¥ä¸€ä¸ªé 0 çš„é”™è¯¯ç ã€‚
00011 aq rl rs2 rs1 010 rd 0101111

sd rs2, offset(rs1)
M[x[rs1]+sext(offset)=x[rs2][63:0]
å­˜åŒå­—(Store Doubleword). S-type, RV64I only.
å°† x[rs2]ä¸­çš„ 8 å­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
å‹ç¼©å½¢å¼ï¼šc.sdsp rs2, offset; c.sd rs2, offset(rs1)
offset[11:5] rs2 rs1 011 offset[4:0] 0100011

seqz rd, rs1
x[rd]=(x[rs1]==0)
ç­‰äº0 åˆ™ç½®ä½(Set if Equal to Zero).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å¦‚æœ x[rs1]ç­‰äº 0ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚å®é™…è¢«æ‰©å±•ä¸º sltiu rd, rs1, 1ã€‚

sext.w rd, rs1
x[rd]=sext(x[rs1][31:0])
æœ‰ç¬¦å·å­—æ‰©å±•(Sign-extend Word).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV64I only.
è¯»å…¥ x[rs1]çš„ä½ 32 ä½ï¼Œæœ‰ç¬¦å·æ‰©å±•ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å®é™…è¢«æ‰©å±•ä¸º addiw rd, rs1, 0ã€‚

sfence.vma rs1, rs2
Fence(Store, AddressTranslation)
è™šæ‹Ÿå†…å­˜å±éšœ(Fence Virtual Memory). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
æ ¹æ®åç»­çš„è™šæ‹Ÿåœ°å€ç¿»è¯‘å¯¹ä¹‹å‰çš„é¡µè¡¨å­˜å…¥è¿›è¡Œæ’åºã€‚å½“ rs2=0 æ—¶ï¼Œæ‰€æœ‰åœ°å€ç©ºé—´çš„ç¿»è¯‘éƒ½ä¼šå—åˆ°å½±å“ï¼›å¦åˆ™ï¼Œä»…å¯¹ x[rs2]æ ‡è¯†çš„åœ°å€ç©ºé—´çš„ç¿»è¯‘è¿›è¡Œæ’åºã€‚å½“ rs1=0 æ—¶ï¼Œå¯¹æ‰€é€‰åœ°å€ç©ºé—´ä¸­çš„æ‰€æœ‰è™šæ‹Ÿåœ°å€çš„ç¿»è¯‘è¿›è¡Œæ’åºï¼›å¦åˆ™ï¼Œä»…å¯¹å…¶ä¸­åŒ…å«è™šæ‹Ÿåœ°å€ x[rs1]çš„é¡µé¢åœ°å€ç¿»è¯‘è¿›è¡Œæ’åºã€‚
0001001 rs2 rs1 000 00000 1110011

sgtz rd, rs2
x[rd]=(x[rs1]>ğ‘  0)
å¤§äº0 åˆ™ç½®ä½(Set if Greater Than Zero).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å¦‚æœ x[rs2]å¤§äº 0ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚å®é™…è¢«æ‰©å±•ä¸º slt rd, x0, rs2ã€‚

sh rs2, offset(rs1)
M[x[rs1]+sext(offset)=x[rs2][15:0]
å­˜åŠå­—(Store Halfword). S-type, RV32I and RV64I.
å°† x[rs2]çš„ä½ä½ 2 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
offset[11:5] rs2 rs1 001 offset[4:0] 0100011

sw rs2, offset(rs1)
M[x[rs1]+sext(offset)=x[rs2][31:0]
å­˜å­—(Store Word). S-type, RV32I and RV64I.
å°† x[rs2]çš„ä½ä½ 4 ä¸ªå­—èŠ‚å­˜å…¥å†…å­˜åœ°å€ x[rs1]+sign-extend(offset)ã€‚
å‹ç¼©å½¢å¼ï¼šc.swsp rs2, offset; c.sw rs2, offset(rs1)
offset[11:5] rs2 rs1 010 offset[4:0] 0100011

sll rd, rs1, rs2
x[rd]=x[rs1]â‰ªx[rs2]
é€»è¾‘å·¦ç§»(Shift Left Logical). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ï¼ˆå¦‚æœæ˜¯RV64I åˆ™æ˜¯ä½ 6 ä½ï¼‰ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0000000 rs2 rs1 001 rd 0110011

slli rd, rs1, shamt
x[rd]=x[rs1]â‰ªshamt
ç«‹å³æ•°é€»è¾‘å·¦ç§»(Shift Left Logical Immediate). I-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨x[rs1]å·¦ç§» shamtä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥0ï¼Œç»“æœå†™å…¥x[rd]ã€‚å¯¹äºRV32Iï¼Œä»…å½“shamt[5]=0
æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
å‹ç¼©å½¢å¼ï¼šc.slli rd, shamt
000000 shamt rs1 001 rd 0010011

slliw rd, rs1, shamt
x[rd]=sext((x[rs1]â‰ªshamt)[31:0])
ç«‹å³æ•°é€»è¾‘å·¦ç§»å­—(Shift Left Logical Word Immediate). I-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]å·¦ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœæˆªä¸º 32 ä½ï¼Œè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥x[rd]ã€‚ä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
000000 shamt rs1 001 rd 0011011

sllw rd, rs1, rs2
x[rd]=sext((x[rs1]â‰ªx[rs2][4:0])[31:0])
é€»è¾‘å·¦ç§»å­—(Shift Left Logical Word). R-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½å·¦ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0000000 rs2 rs1 001 rd 0111011

slt rd, rs1, rs2
x[rd]=(x[rs1]<ğ‘  x[rs2])
å°äºåˆ™ç½®ä½(Set if Less Than). R-type, RV32I and RV64I.
æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ä¸­çš„æ•°ï¼Œå¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
0000000 rs2 rs1 010 rd 0110011

slti rd, rs1, immediate
x[rd]=(x[rs1]<ğ‘  sext(immediate))
å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate). I-type, RV32I and RV64I.
æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œå¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
immediate[11:0] rs1 010 rd 0010011

sltiu rd, rs1, immediate
x[rd]=(x[rs1]<ğ‘¢ sext(immediate))
æ— ç¬¦å·å°äºç«‹å³æ•°åˆ™ç½®ä½(Set if Less Than Immediate, Unsigned). I-type, RV32I and RV64I.
æ¯”è¾ƒ x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediateï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
immediate[11:0] rs1 011 rd 0010011

sltu rd, rs1, rs2
x[rd]=(x[rs1]<ğ‘¢ x[rs2])
æ— ç¬¦å·å°äºåˆ™ç½®ä½(Set if Less Than, Unsigned). R-type, RV32I and RV64I.
æ¯”è¾ƒ x[rs1]å’Œ x[rs2]ï¼Œæ¯”è¾ƒæ—¶è§†ä¸ºæ— ç¬¦å·æ•°ã€‚å¦‚æœ x[rs1]æ›´å°ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚
0000000 rs2 rs1 011 rd 0110011

sltz rd, rs1
x[rd]=(x[rs1]<ğ‘  0)
å°äº0 åˆ™ç½®ä½(Set if Less Than to Zero).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å¦‚æœ x[rs1]å°äº 0ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚å®é™…æ‰©å±•ä¸º slt rd, rs1, x0ã€‚

snez rd, rs2
x[rd]=x[rs2]â‰ 0)
ä¸ç­‰äº0 åˆ™ç½®ä½(Set if Not Equal to Zero).  ä¼ªæŒ‡ä»¤(Pseudoinstruction), RV32I and RV64I.
å¦‚æœ x[rs1]ä¸ç­‰äº 0ï¼Œå‘ x[rd]å†™å…¥ 1ï¼Œå¦åˆ™å†™å…¥ 0ã€‚å®é™…æ‰©å±•ä¸º sltu rd, x0, rs2ã€‚

sra rd, rs1, rs2
x[rd]=(x[rs1]â‰«ğ‘  x[rs2])
ç®—æœ¯å³ç§»(Shift Right Arithmetic). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æœå†™å…¥ x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ï¼ˆå¦‚æœæ˜¯ RV64I åˆ™æ˜¯ä½ 6 ä½ï¼‰ä¸ºç§»åŠ¨ä½æ•°ï¼Œé«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0100000 rs2 rs1 101 rd 0110011

srai rd, rs1, shamt
x[rd]=(x[rs1]â‰«ğ‘  shamt)
ç«‹å³æ•°ç®—æœ¯å³ç§»(Shift Right Arithmetic Immediate). I-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºä½ç”¨ x[rs1]çš„æœ€é«˜ä½å¡«å……ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¯¹äº RV32Iï¼Œ
ä»…å½“ shamt[5]=0 æ—¶æŒ‡ä»¤æœ‰æ•ˆã€‚
å‹ç¼©å½¢å¼ï¼šc.srai rd, shamt
010000 shamt rs1 101 rd 0010011

sraiw rd, rs1, shamt
x[rd]=sext(x[rs1][31:0]â‰«ğ‘  shamt)
ç«‹å³æ•°ç®—æœ¯å³ç§»å­—(Shift Right Arithmetic Word Immediate). I-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½å³ç§» shamt ä½ï¼Œç©ºä½ç”¨ x[rs1][31]å¡«å……ï¼Œç»“æœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥ x[rd]ã€‚ä»…å½“ shamt[5]=0 æ—¶æŒ‡ä»¤æœ‰æ•ˆã€‚
å‹ç¼©å½¢å¼ï¼šc.srai rd, shamt
010000 shamt rs1 101 rd 0011011

sraw rd, rs1, rs2
x[rd]=sext(x[rs1][31:0]â‰«ğ‘  x[rs2][4:0])
ç®—æœ¯å³ç§»å­—(Shift Right Arithmetic Word). R-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½å³ç§» x[rs2]ä½ï¼Œç©ºä½ç”¨ x[rs1][31]å¡«å……ï¼Œç»“æœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥ x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ä¸ºç§»åŠ¨ä½æ•°ï¼Œé«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0100000 rs2 rs1 101 rd 0111011

sret
ExceptionReturn(Supervisor)
ç®¡ç†å‘˜æ¨¡å¼ä¾‹å¤–è¿”å›(Supervisor-mode Exception Return). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
ä»ç®¡ç†å‘˜æ¨¡å¼çš„ä¾‹å¤–å¤„ç†ç¨‹åºä¸­è¿”å›ï¼Œè®¾ç½® pc ä¸º CSRs[spec]ï¼Œæƒé™æ¨¡å¼ä¸º CSRs[sstatus].SPPï¼Œ
CSRs[sstatus].SIE ä¸º CSRs[sstatus].SPIEï¼ŒCSRs[sstatus].SPIE ä¸º 1ï¼ŒCSRs[sstatus].spp ä¸º 0ã€‚
0001000 00010 00000 000 00000 1110011

srl rd, rs1, rs2
x[rd]=(x[rs1]â‰«ğ‘¢ x[rs2])
é€»è¾‘å³ç§»(Shift Right Logical). R-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœå†™å…¥ x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ï¼ˆå¦‚æœæ˜¯RV64I åˆ™æ˜¯ä½ 6 ä½ï¼‰ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0000000 rs2 rs1 101 rd 0110011

srli rd, rs1, shamt
x[rd]=(x[rs1]â‰«ğ‘¢ shamt)
ç«‹å³æ•°é€»è¾‘å³ç§»(Shift Right Logical Immediate). I-type, RV32I and RV64I.
æŠŠå¯„å­˜å™¨x[rs1]å³ç§»shamtä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥0ï¼Œç»“æœå†™å…¥x[rd]ã€‚å¯¹äºRV32Iï¼Œä»…å½“shamt[5]=0
æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
å‹ç¼©å½¢å¼ï¼šc.srli rd, shamt
000000 shamt rs1 101 rd 0010011

srliw rd, rs1, shamt
x[rd]=sext(x[rs1][31:0]â‰«ğ‘¢ shamt)
ç«‹å³æ•°é€»è¾‘å³ç§»å­—(Shift Right Logical Word Immediate). I-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]å³ç§» shamt ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœæˆªä¸º 32 ä½ï¼Œè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥x[rd]ã€‚ä»…å½“ shamt[5]=0 æ—¶ï¼ŒæŒ‡ä»¤æ‰æ˜¯æœ‰æ•ˆçš„ã€‚
000000 shamt rs1 101 rd 0011011

srlw rd, rs1, rs2
x[rd]=sext(x[rs1][31:0]â‰«ğ‘¢ x[rs2][4:0])
é€»è¾‘å³ç§»å­—(Shift Right Logical Word). R-type, RV64I only.
æŠŠå¯„å­˜å™¨ x[rs1]çš„ä½ 32 ä½å³ç§» x[rs2]ä½ï¼Œç©ºå‡ºçš„ä½ç½®å¡«å…¥ 0ï¼Œç»“æœè¿›è¡Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥x[rd]ã€‚x[rs2]çš„ä½ 5 ä½ä»£è¡¨ç§»åŠ¨ä½æ•°ï¼Œå…¶é«˜ä½åˆ™è¢«å¿½ç•¥ã€‚
0000000 rs2 rs1 101 rd 0111011

sub rd, rs1, rs2
x[rd]=x[rs1]âˆ’x[rs2]
å‡(Substract). R-type, RV32I and RV64I.
x[rs1]å‡å» x[rs2]ï¼Œç»“æœå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.sub rd, rs2
0100000 rs2 rs1 000 rd 0110011

subw rd, rs1, rs2
x[rd]=sext((x[rs1]âˆ’x[rs2])[31:0])
å‡å»å­—(Substract Word). R-type, RV64I only.
x[rs1]å‡å» x[rs2]ï¼Œç»“æœæˆªä¸º 32 ä½ï¼Œæœ‰ç¬¦å·æ‰©å±•åå†™å…¥ x[rd]ã€‚å¿½ç•¥ç®—æœ¯æº¢å‡ºã€‚
å‹ç¼©å½¢å¼ï¼šc.subw rd, rs2
0100000 rs2 rs1 000 rd 0111011

tail symbol
pc=&symbol; clobber x[6]
å°¾è°ƒç”¨(Tail call).  ä¼ªæŒ‡ä»¤(Pseudoinstuction), RV32I and RV64I.
è®¾ç½® pc ä¸º symbolï¼ŒåŒæ—¶è¦†å†™ x[6]ã€‚å®é™…æ‰©å±•ä¸º auipc x6, offsetHi å’Œ jalr x0, offsetLo(x6)ã€‚

wfi
while (noInterruptPending) idle
ç­‰å¾…ä¸­æ–­(Wait for Interrupt). R-type, RV32I and RV64I ç‰¹æƒæŒ‡ä»¤ã€‚
å¦‚æœæ²¡æœ‰å¾…å¤„ç†çš„ä¸­æ–­ï¼Œåˆ™ä½¿å¤„ç†å™¨å¤„äºç©ºé—²çŠ¶æ€ã€‚
0001000 00101 00000 000 00000 1110011

xor rd, rs1, rs2
x[rd]=x[rs1]  ^  x[rs2]
å¼‚æˆ–(Exclusive-OR). R-type, RV32I and RV64I.
x[rs1]å’Œ x[rs2]æŒ‰ä½å¼‚æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.xor rd, rs2
0000000 rs2 rs1 100 rd 0110011

xori rd, rs1, immediate
x[rd]=x[rs1]  ^  sext(immediate)
ç«‹å³æ•°å¼‚æˆ–(Exclusive-OR Immediate). I-type, RV32I and RV64I.
x[rs1]å’Œæœ‰ç¬¦å·æ‰©å±•çš„ immediate æŒ‰ä½å¼‚æˆ–ï¼Œç»“æœå†™å…¥ x[rd]ã€‚
å‹ç¼©å½¢å¼ï¼šc.xor rd, rs2
immediate[11:0] rs1 100 rd 0010011