static int ke_counter_insn_write(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val;\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\nval = data[0];\r\noutb((val >> 24) & 0xff, dev->iobase + KE_SIGN_REG(chan));\r\noutb((val >> 16) & 0xff, dev->iobase + KE_MSB_REG(chan));\r\noutb((val >> 8) & 0xff, dev->iobase + KE_MID_REG(chan));\r\noutb((val >> 0) & 0xff, dev->iobase + KE_LSB_REG(chan));\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int ke_counter_insn_read(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned int chan = CR_CHAN(insn->chanspec);\r\nunsigned int val;\r\nint i;\r\nfor (i = 0; i < insn->n; i++) {\r\ninb(dev->iobase + KE_LATCH_REG(chan));\r\nval = inb(dev->iobase + KE_LSB_REG(chan));\r\nval |= (inb(dev->iobase + KE_MID_REG(chan)) << 8);\r\nval |= (inb(dev->iobase + KE_MSB_REG(chan)) << 16);\r\nval |= (inb(dev->iobase + KE_SIGN_REG(chan)) << 24);\r\ndata[i] = val;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic void ke_counter_reset(struct comedi_device *dev)\r\n{\r\nunsigned int chan;\r\nfor (chan = 0; chan < 3; chan++)\r\noutb(0, dev->iobase + KE_RESET_REG(chan));\r\n}\r\nstatic int ke_counter_insn_config(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nunsigned char src;\r\nswitch (data[0]) {\r\ncase INSN_CONFIG_SET_CLOCK_SRC:\r\nswitch (data[1]) {\r\ncase KE_CLK_20MHZ:\r\nsrc = KE_OSC_SEL_20MHZ;\r\nbreak;\r\ncase KE_CLK_4MHZ:\r\nsrc = KE_OSC_SEL_4MHZ;\r\nbreak;\r\ncase KE_CLK_EXT:\r\nsrc = KE_OSC_SEL_EXT;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\noutb(src, dev->iobase + KE_OSC_SEL_REG);\r\nbreak;\r\ncase INSN_CONFIG_GET_CLOCK_SRC:\r\nsrc = inb(dev->iobase + KE_OSC_SEL_REG);\r\nswitch (src) {\r\ncase KE_OSC_SEL_20MHZ:\r\ndata[1] = KE_CLK_20MHZ;\r\ndata[2] = 50;\r\nbreak;\r\ncase KE_OSC_SEL_4MHZ:\r\ndata[1] = KE_CLK_4MHZ;\r\ndata[2] = 250;\r\nbreak;\r\ncase KE_OSC_SEL_EXT:\r\ndata[1] = KE_CLK_EXT;\r\ndata[2] = 0;\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nbreak;\r\ncase INSN_CONFIG_RESET:\r\nke_counter_reset(dev);\r\nbreak;\r\ndefault:\r\nreturn -EINVAL;\r\n}\r\nreturn insn->n;\r\n}\r\nstatic int ke_counter_do_insn_bits(struct comedi_device *dev,\r\nstruct comedi_subdevice *s,\r\nstruct comedi_insn *insn,\r\nunsigned int *data)\r\n{\r\nif (comedi_dio_update_state(s, data))\r\noutb(s->state, dev->iobase + KE_DO_REG);\r\ndata[1] = s->state;\r\nreturn insn->n;\r\n}\r\nstatic int ke_counter_auto_attach(struct comedi_device *dev,\r\nunsigned long context_unused)\r\n{\r\nstruct pci_dev *pcidev = comedi_to_pci_dev(dev);\r\nstruct comedi_subdevice *s;\r\nint ret;\r\nret = comedi_pci_enable(dev);\r\nif (ret)\r\nreturn ret;\r\ndev->iobase = pci_resource_start(pcidev, 0);\r\nret = comedi_alloc_subdevices(dev, 2);\r\nif (ret)\r\nreturn ret;\r\ns = &dev->subdevices[0];\r\ns->type = COMEDI_SUBD_COUNTER;\r\ns->subdev_flags = SDF_READABLE;\r\ns->n_chan = 3;\r\ns->maxdata = 0x01ffffff;\r\ns->range_table = &range_unknown;\r\ns->insn_read = ke_counter_insn_read;\r\ns->insn_write = ke_counter_insn_write;\r\ns->insn_config = ke_counter_insn_config;\r\ns = &dev->subdevices[1];\r\ns->type = COMEDI_SUBD_DO;\r\ns->subdev_flags = SDF_WRITABLE;\r\ns->n_chan = 3;\r\ns->maxdata = 1;\r\ns->range_table = &range_digital;\r\ns->insn_bits = ke_counter_do_insn_bits;\r\noutb(KE_OSC_SEL_20MHZ, dev->iobase + KE_OSC_SEL_REG);\r\nke_counter_reset(dev);\r\nreturn 0;\r\n}\r\nstatic int ke_counter_pci_probe(struct pci_dev *dev,\r\nconst struct pci_device_id *id)\r\n{\r\nreturn comedi_pci_auto_config(dev, &ke_counter_driver,\r\nid->driver_data);\r\n}
