{
    "CPU Load/Store": {
        "lb":    "100000{base}{rt}{i16_s}",
        "lbu":   "100100{base}{rt}{i16_s}",
        "lh":    "100001{base}{rt}{i16_s}",
        "lhu":   "100101{base}{rt}{i16_s}",
        "lw":    "100011{base}{rt}{i16_s}",
        "sb":    "101000{base}{rt}{i16_s}",
        "sh":    "101001{base}{rt}{i16_s}", 
        "sw":    "101011{base}{rt}{i16_s}"
    },
    "PC-relative Loads": {
        "lwpc": "111011{rs}01{i19_s}"
    },
    "Atomic Update CPU Load/Store": {
        "ll":   "011111{base}{rt}{i9_s}0110110",
        "sc":   "011111{base}{rt}{i9_s}0100110"
    },
    "Coprocessor Load/Store": {
        "ldc1": "",
        "ldc2": "",
        "lwc1": "",
        "lwc2": "",
        "sdc1": "",
        "sdc2": "",
        "swc1": "",
        "swc2": ""
    },
    "add":      "000000{rs}{rt}{rd}00000100000",
    "addi":     "001000{rs}{rd}{i16_s}",
    "addiu":    "001001{rs}{rd}{i16_u}",
    "addu":     "000000{rs}{rt}{rd}00000100001",
    "and":      "000000{rs}{rt}{rd}00000100100",
    "andi":     "001100{rs}{rd}{i16_s}",
    "aui":      "001111{rs}{rt}{i16_s}",
    "beq":      "000100{rs}{rt}{i16_s}",
    "bgez":     "000001{rs}00001{i16_s}",
    "bgezal":   "000001{rs}10001{i16_s}",
    "bgtz":     "000111{rs}00000{i16_s}",
    "blez":     "000110{rs}00000{i16_s}",
    "bltz":     "000001{rs}00000{i16_s}",
    "bltzal":   "000001{rs}10000{i16_s}",
    "bne":      "000101{rs}{rt}{i16_s}",
    "break":    "000000{code_20}001101",
    "div":      "000000{rs}{rt}0000000000011010",
    "divu":     "000000{rd}{rs}0000000000011011",
    "j":        "000010{i26}",
    "jal":      "000011{i26}",
    "jalr":     "000000{rs}00000{rd}{hint}001001",
    "jr":       "000000{rs}0000000000{hint}001000",
    "mfhi":     "0000000000000000{rd}00000010000",
    "mflo":     "0000000000000000{rd}00000010010",
    "mult":     "000000{rd}{rs}0000000000011000",
    "multu":    "000000{rd}{rs}0000000000011001",
    "nop":      "00000000000000000000000000000000",
    "nor":      "000000{rs}{rt}{rd}00000100111",
    "or":       "000000{rs}{rt}{rd}00000100101",
    "ori":      "001101{rs}{rd}{i16_s}",
    "sll":      "00000000000{rt}{rd}{sa}000000",
    "sllv":     "000000{rs}{rt}{rd}00000000100",
    "slt":      "000000{rs}{rt}{rd}00000101010",
    "slti":     "001010{rs}{rt}{i16_s}",
    "sltiu":    "001011{rs}{rt}{i16_u}",
    "sltu":     "000000{rs}{rt}{rd}00000101011",
    "sra":      "00000000000{rt}{rd}{sa}000011",
    "srav":     "000000{rs}{rt}{rd}00000000111",
    "srl":      "00000000000{rt}{rd}{sa}000010",
    "srlv":     "000000{rs}{rt}{rd}00000000110",
    "sub":      "000000{rs}{rt}{rd}00000100010",
    "subu":     "000000{rs}{rt}{rd}00000100011",
    "syscall":  "000000{code_20}001100",
    "teq":      "000000{rs}{rt}{code_10}110100",
    "teqi":     "000001{rs}01100{i16_s}",
    "tge":      "000000{rs}{rt}{code_10}110000",
    "tgei":     "000001{rs}01000{i16_s}",
    "tgeiu":    "000001{rs}01001{i16_u}",
    "tgeu":     "000000{rs}{rt}{code_10}110001",
    "tlt":      "000000{rs}{rt}{code_10}110010",
    "tlti":     "000001{rs}01010{i16_s}",
    "tltiu":    "000001{rs}01011{i16_u}",
    "tltu":     "000000{rs}{rt}{code_10}110011",
    "tne":      "000000{rs}{rt}{code_10}110110",
    "tnei":     "000001{rs}01110{i16_s}",
    "xor":      "000000{rs}{rt}{rd}00000100110",
    "xori":     "001110{rs}{rt}{i16_s}"   
}