Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Dec 24 09:20:23 2024
| Host         : billy running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_bin2bcd_timing_summary_routed.rpt -pb top_bin2bcd_timing_summary_routed.pb -rpx top_bin2bcd_timing_summary_routed.rpx -warn_on_violation
| Design       : top_bin2bcd
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  21          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.145        0.000                      0                   95        0.106        0.000                      0                   95        4.500        0.000                       0                    60  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.145        0.000                      0                   95        0.106        0.000                      0                   95        4.500        0.000                       0                    60  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.145ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.878ns  (logic 2.021ns (52.121%)  route 1.857ns (47.879%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  Inst_gene_1kHz/cpt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_gene_1kHz/cpt_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.936 r  Inst_gene_1kHz/cpt_reg[16]_i_6/O[3]
                         net (fo=1, routed)           0.709     8.646    Inst_gene_1kHz/cpt0__0[16]
    SLICE_X54Y22         LUT6 (Prop_lut6_I4_O)        0.306     8.952 r  Inst_gene_1kHz/cpt[16]_i_1/O
                         net (fo=1, routed)           0.000     8.952    Inst_gene_1kHz/cpt[16]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.438    14.779    Inst_gene_1kHz/CLK
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[16]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.079    15.097    Inst_gene_1kHz/cpt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.097    
                         arrival time                          -8.952    
  -------------------------------------------------------------------
                         slack                                  6.145    

Slack (MET) :             6.243ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.767ns  (logic 1.809ns (48.024%)  route 1.958ns (51.976%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.731 r  Inst_gene_1kHz/cpt_reg[12]_i_2/O[0]
                         net (fo=1, routed)           0.811     8.542    Inst_gene_1kHz/cpt0__0[9]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.299     8.841 r  Inst_gene_1kHz/cpt[9]_i_1/O
                         net (fo=1, routed)           0.000     8.841    Inst_gene_1kHz/cpt[9]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  Inst_gene_1kHz/cpt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.441    14.782    Inst_gene_1kHz/CLK
    SLICE_X56Y21         FDRE                                         r  Inst_gene_1kHz/cpt_reg[9]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_D)        0.077    15.084    Inst_gene_1kHz/cpt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  6.243    

Slack (MET) :             6.306ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.715ns  (logic 1.923ns (51.767%)  route 1.792ns (48.233%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  Inst_gene_1kHz/cpt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_gene_1kHz/cpt_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.845 r  Inst_gene_1kHz/cpt_reg[16]_i_6/O[0]
                         net (fo=1, routed)           0.645     8.490    Inst_gene_1kHz/cpt0__0[13]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.299     8.789 r  Inst_gene_1kHz/cpt[13]_i_1/O
                         net (fo=1, routed)           0.000     8.789    Inst_gene_1kHz/cpt[13]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.438    14.779    Inst_gene_1kHz/CLK
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[13]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.077    15.095    Inst_gene_1kHz/cpt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.095    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                  6.306    

Slack (MET) :             6.358ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.653ns  (logic 1.695ns (46.402%)  route 1.958ns (53.598%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.617 r  Inst_gene_1kHz/cpt_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.811     8.428    Inst_gene_1kHz/cpt0__0[5]
    SLICE_X56Y20         LUT5 (Prop_lut5_I4_O)        0.299     8.727 r  Inst_gene_1kHz/cpt[5]_i_1/O
                         net (fo=1, routed)           0.000     8.727    Inst_gene_1kHz/cpt[5]_i_1_n_0
    SLICE_X56Y20         FDRE                                         r  Inst_gene_1kHz/cpt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    Inst_gene_1kHz/CLK
    SLICE_X56Y20         FDRE                                         r  Inst_gene_1kHz/cpt_reg[5]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y20         FDRE (Setup_fdre_C_D)        0.077    15.085    Inst_gene_1kHz/cpt_reg[5]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.727    
  -------------------------------------------------------------------
                         slack                                  6.358    

Slack (MET) :             6.368ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.652ns  (logic 1.907ns (52.219%)  route 1.745ns (47.781%))
  Logic Levels:           4  (CARRY4=3 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.822 r  Inst_gene_1kHz/cpt_reg[12]_i_2/O[3]
                         net (fo=1, routed)           0.598     8.420    Inst_gene_1kHz/cpt0__0[12]
    SLICE_X54Y23         LUT5 (Prop_lut5_I4_O)        0.306     8.726 r  Inst_gene_1kHz/cpt[12]_i_1/O
                         net (fo=1, routed)           0.000     8.726    Inst_gene_1kHz/cpt[12]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.437    14.778    Inst_gene_1kHz/CLK
    SLICE_X54Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[12]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.077    15.094    Inst_gene_1kHz/cpt_reg[12]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.726    
  -------------------------------------------------------------------
                         slack                                  6.368    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.541ns  (logic 2.039ns (57.585%)  route 1.502ns (42.415%))
  Logic Levels:           5  (CARRY4=4 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  Inst_gene_1kHz/cpt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_gene_1kHz/cpt_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.957 r  Inst_gene_1kHz/cpt_reg[16]_i_6/O[1]
                         net (fo=1, routed)           0.355     8.312    Inst_gene_1kHz/cpt0__0[14]
    SLICE_X54Y22         LUT5 (Prop_lut5_I4_O)        0.303     8.615 r  Inst_gene_1kHz/cpt[14]_i_1/O
                         net (fo=1, routed)           0.000     8.615    Inst_gene_1kHz/cpt[14]_i_1_n_0
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.438    14.779    Inst_gene_1kHz/CLK
    SLICE_X54Y22         FDRE                                         r  Inst_gene_1kHz/cpt_reg[14]/C
                         clock pessimism              0.274    15.053    
                         clock uncertainty           -0.035    15.018    
    SLICE_X54Y22         FDRE (Setup_fdre_C_D)        0.081    15.099    Inst_gene_1kHz/cpt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.615    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.485ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.528ns  (logic 1.542ns (43.712%)  route 1.986ns (56.288%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.817     7.457 r  Inst_gene_1kHz/cpt_reg[4]_i_2/O[3]
                         net (fo=1, routed)           0.839     8.296    Inst_gene_1kHz/cpt0__0[4]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.306     8.602 r  Inst_gene_1kHz/cpt[4]_i_1/O
                         net (fo=1, routed)           0.000     8.602    Inst_gene_1kHz/cpt[4]_i_1_n_0
    SLICE_X56Y19         FDRE                                         r  Inst_gene_1kHz/cpt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    Inst_gene_1kHz/CLK
    SLICE_X56Y19         FDRE                                         r  Inst_gene_1kHz/cpt_reg[4]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.079    15.087    Inst_gene_1kHz/cpt_reg[4]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -8.602    
  -------------------------------------------------------------------
                         slack                                  6.485    

Slack (MET) :             6.502ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.522ns  (logic 1.943ns (55.173%)  route 1.579ns (44.827%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  Inst_gene_1kHz/cpt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.623    Inst_gene_1kHz/cpt_reg[12]_i_2_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.862 r  Inst_gene_1kHz/cpt_reg[16]_i_6/O[2]
                         net (fo=1, routed)           0.432     8.294    Inst_gene_1kHz/cpt0__0[15]
    SLICE_X54Y23         LUT6 (Prop_lut6_I4_O)        0.302     8.596 r  Inst_gene_1kHz/cpt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.596    Inst_gene_1kHz/cpt[15]_i_1_n_0
    SLICE_X54Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.437    14.778    Inst_gene_1kHz/CLK
    SLICE_X54Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[15]/C
                         clock pessimism              0.274    15.052    
                         clock uncertainty           -0.035    15.017    
    SLICE_X54Y23         FDRE (Setup_fdre_C_D)        0.081    15.098    Inst_gene_1kHz/cpt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -8.596    
  -------------------------------------------------------------------
                         slack                                  6.502    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.383ns  (logic 1.925ns (56.902%)  route 1.458ns (43.098%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.755     7.395 r  Inst_gene_1kHz/cpt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.395    Inst_gene_1kHz/cpt_reg[4]_i_2_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.509 r  Inst_gene_1kHz/cpt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.509    Inst_gene_1kHz/cpt_reg[8]_i_2_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.843 r  Inst_gene_1kHz/cpt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.311     8.154    Inst_gene_1kHz/cpt0__0[10]
    SLICE_X56Y21         LUT6 (Prop_lut6_I4_O)        0.303     8.457 r  Inst_gene_1kHz/cpt[10]_i_1/O
                         net (fo=1, routed)           0.000     8.457    Inst_gene_1kHz/cpt[10]_i_1_n_0
    SLICE_X56Y21         FDRE                                         r  Inst_gene_1kHz/cpt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.441    14.782    Inst_gene_1kHz/CLK
    SLICE_X56Y21         FDRE                                         r  Inst_gene_1kHz/cpt_reg[10]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X56Y21         FDRE (Setup_fdre_C_D)        0.081    15.088    Inst_gene_1kHz/cpt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.457    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             6.678ns  (required time - arrival time)
  Source:                 Inst_gene_1kHz/cpt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_gene_1kHz/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 1.375ns (41.256%)  route 1.958ns (58.744%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.553     5.074    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/cpt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.419     5.493 r  Inst_gene_1kHz/cpt_reg[0]/Q
                         net (fo=12, routed)          1.147     6.640    Inst_gene_1kHz/cpt[0]
    SLICE_X55Y19         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.657     7.297 r  Inst_gene_1kHz/cpt_reg[4]_i_2/O[0]
                         net (fo=1, routed)           0.811     8.108    Inst_gene_1kHz/cpt0__0[1]
    SLICE_X56Y19         LUT6 (Prop_lut6_I4_O)        0.299     8.407 r  Inst_gene_1kHz/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     8.407    Inst_gene_1kHz/cpt[1]_i_1_n_0
    SLICE_X56Y19         FDRE                                         r  Inst_gene_1kHz/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          1.442    14.783    Inst_gene_1kHz/CLK
    SLICE_X56Y19         FDRE                                         r  Inst_gene_1kHz/cpt_reg[1]/C
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y19         FDRE (Setup_fdre_C_D)        0.077    15.085    Inst_gene_1kHz/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.085    
                         arrival time                          -8.407    
  -------------------------------------------------------------------
                         slack                                  6.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/binary_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/binary_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.558     1.441    Inst_fsm_bin2bcd/CLK
    SLICE_X53Y19         FDRE                                         r  Inst_fsm_bin2bcd/binary_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  Inst_fsm_bin2bcd/binary_reg[5]/Q
                         net (fo=1, routed)           0.054     1.636    Inst_fsm_bin2bcd/in3[6]
    SLICE_X52Y19         LUT4 (Prop_lut4_I2_O)        0.045     1.681 r  Inst_fsm_bin2bcd/binary[6]_i_1/O
                         net (fo=1, routed)           0.000     1.681    Inst_fsm_bin2bcd/binary[6]_i_1_n_0
    SLICE_X52Y19         FDRE                                         r  Inst_fsm_bin2bcd/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.827     1.954    Inst_fsm_bin2bcd/CLK
    SLICE_X52Y19         FDRE                                         r  Inst_fsm_bin2bcd/binary_reg[6]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X52Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    Inst_fsm_bin2bcd/binary_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.681    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/bcds_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/bcds_out_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.164ns (63.507%)  route 0.094ns (36.493%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_fsm_bin2bcd/bcds_reg[10]/Q
                         net (fo=4, routed)           0.094     1.697    Inst_fsm_bin2bcd/bcds_reg_n_0_[10]
    SLICE_X55Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_out_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X55Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_out_reg_reg[10]/C
                         clock pessimism             -0.500     1.452    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.057     1.509    Inst_fsm_bin2bcd/bcds_out_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.509    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/bcds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/bcds_out_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.174%)  route 0.133ns (44.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_fsm_bin2bcd/bcds_reg[9]/Q
                         net (fo=4, routed)           0.133     1.736    Inst_fsm_bin2bcd/bcds_reg_n_0_[9]
    SLICE_X54Y20         FDRE                                         r  Inst_fsm_bin2bcd/bcds_out_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.826     1.953    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y20         FDRE                                         r  Inst_fsm_bin2bcd/bcds_out_reg_reg[9]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X54Y20         FDRE (Hold_fdre_C_D)         0.063     1.517    Inst_fsm_bin2bcd/bcds_out_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 Inst_gene_1kHz/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cpt_mod4/cpt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.187ns (48.193%)  route 0.201ns (51.807%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.554     1.437    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Inst_gene_1kHz/carry_reg/Q
                         net (fo=2, routed)           0.201     1.779    Inst_cpt_mod4/carry
    SLICE_X56Y23         LUT4 (Prop_lut4_I1_O)        0.046     1.825 r  Inst_cpt_mod4/cpt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.825    Inst_cpt_mod4/cpt[1]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  Inst_cpt_mod4/cpt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    Inst_cpt_mod4/CLK
    SLICE_X56Y23         FDRE                                         r  Inst_cpt_mod4/cpt_reg[1]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.131     1.602    Inst_cpt_mod4/cpt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 Inst_gene_1kHz/carry_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_cpt_mod4/cpt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.059%)  route 0.201ns (51.941%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.554     1.437    Inst_gene_1kHz/CLK
    SLICE_X55Y23         FDRE                                         r  Inst_gene_1kHz/carry_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y23         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  Inst_gene_1kHz/carry_reg/Q
                         net (fo=2, routed)           0.201     1.779    Inst_cpt_mod4/carry
    SLICE_X56Y23         LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  Inst_cpt_mod4/cpt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.824    Inst_cpt_mod4/cpt[0]_i_1_n_0
    SLICE_X56Y23         FDRE                                         r  Inst_cpt_mod4/cpt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.822     1.949    Inst_cpt_mod4/CLK
    SLICE_X56Y23         FDRE                                         r  Inst_cpt_mod4/cpt_reg[0]/C
                         clock pessimism             -0.478     1.471    
    SLICE_X56Y23         FDRE (Hold_fdre_C_D)         0.120     1.591    Inst_cpt_mod4/cpt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/bcds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/bcds_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.251ns (66.978%)  route 0.124ns (33.022%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Inst_fsm_bin2bcd/bcds_reg[7]/Q
                         net (fo=5, routed)           0.124     1.711    Inst_fsm_bin2bcd/L[7]
    SLICE_X54Y21         LUT5 (Prop_lut5_I4_O)        0.103     1.814 r  Inst_fsm_bin2bcd/bcds[8]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Inst_fsm_bin2bcd/bcds[8]_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[8]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.131     1.570    Inst_fsm_bin2bcd/bcds_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/bcds_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/bcds_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_fsm_bin2bcd/bcds_reg[9]/Q
                         net (fo=4, routed)           0.161     1.765    Inst_fsm_bin2bcd/bcds_reg_n_0_[9]
    SLICE_X54Y21         LUT5 (Prop_lut5_I1_O)        0.045     1.810 r  Inst_fsm_bin2bcd/bcds[9]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Inst_fsm_bin2bcd/bcds[9]_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[9]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     1.560    Inst_fsm_bin2bcd/bcds_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/bcds_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/bcds_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.621%)  route 0.124ns (33.379%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y21         FDRE (Prop_fdre_C_Q)         0.148     1.587 r  Inst_fsm_bin2bcd/bcds_reg[7]/Q
                         net (fo=5, routed)           0.124     1.711    Inst_fsm_bin2bcd/L[7]
    SLICE_X54Y21         LUT5 (Prop_lut5_I2_O)        0.099     1.810 r  Inst_fsm_bin2bcd/bcds[6]_i_1/O
                         net (fo=1, routed)           0.000     1.810    Inst_fsm_bin2bcd/bcds[6]_i_1_n_0
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X54Y21         FDRE                                         r  Inst_fsm_bin2bcd/bcds_reg[6]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X54Y21         FDRE (Hold_fdre_C_D)         0.121     1.560    Inst_fsm_bin2bcd/bcds_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/shift_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/shift_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.155%)  route 0.175ns (45.845%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_fsm_bin2bcd/shift_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.778    Inst_fsm_bin2bcd/shift_counter[2]
    SLICE_X52Y21         LUT5 (Prop_lut5_I2_O)        0.043     1.821 r  Inst_fsm_bin2bcd/shift_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.821    Inst_fsm_bin2bcd/shift_counter_next[3]
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[3]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.131     1.570    Inst_fsm_bin2bcd/shift_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 Inst_fsm_bin2bcd/shift_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_fsm_bin2bcd/shift_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.556     1.439    Inst_fsm_bin2bcd/CLK
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  Inst_fsm_bin2bcd/shift_counter_reg[2]/Q
                         net (fo=4, routed)           0.175     1.778    Inst_fsm_bin2bcd/shift_counter[2]
    SLICE_X52Y21         LUT4 (Prop_lut4_I1_O)        0.045     1.823 r  Inst_fsm_bin2bcd/shift_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.823    Inst_fsm_bin2bcd/shift_counter_next[2]
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=59, routed)          0.825     1.952    Inst_fsm_bin2bcd/CLK
    SLICE_X52Y21         FDRE                                         r  Inst_fsm_bin2bcd/shift_counter_reg[2]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X52Y21         FDRE (Hold_fdre_C_D)         0.120     1.559    Inst_fsm_bin2bcd/shift_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Inst_fsm_bin2bcd/bcds_out_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y21   Inst_fsm_bin2bcd/bcds_out_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y21   Inst_fsm_bin2bcd/bcds_out_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X55Y20   Inst_fsm_bin2bcd/bcds_out_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y23   Inst_cpt_mod4/cpt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y20   Inst_fsm_bin2bcd/FSM_onehot_state_reg[2]/C



