;redcode
;assert 1
	SPL 0, <-29
	CMP -7, <-420
	MOV -1, <-22
	MOV 207, <-20
	DJN -1, @-20
	DJN -1, @-20
	SUB @127, 6
	SUB 300, 0
	SUB 430, 200
	ADD @121, 106
	SLT 0, @42
	SUB @121, 103
	ADD 210, 30
	JMZ -1, @-400
	SUB 430, 200
	JMZ -1, @-400
	SUB #0, -2
	ADD -700, -10
	SUB @0, @902
	SUB -1, <-20
	MOV 207, <-20
	SUB -1, <-20
	SUB #0, -2
	SPL -0, 901
	SUB 210, 60
	JMZ -1, @-0
	ADD 270, 9
	SUB 12, @10
	SUB 430, 200
	SUB @12, @10
	SLT #12, @0
	SUB 12, @10
	SPL <130, 9
	ADD #-1, <-0
	ADD 300, 90
	ADD 300, 90
	SUB @127, 100
	JMP 70, #42
	SUB @127, 100
	JMZ 300, 90
	SLT 270, 1
	SLT 0, @42
	SUB 121, 110
	SUB 121, 110
	SPL 0, <-29
	JMN 0, <-29
	JMN 0, <-29
	JMN @82, #203
	SPL 0, <-29
	JMP 72, #200
	MOV -1, <-22
