#-----------------------------------------------------------
# xsim v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Sun Jan  1 12:06:45 2023
# Process ID: 5700
# Current directory: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/doGain/xsim_script.tcl}
# Log file: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/xsim.log
# Journal file: /home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/xsim.jou
# Running On: pedro-ThinkPad-T410s, OS: Linux, CPU Frequency: 1337.052 MHz, CPU Physical cores: 2, Host memory: 8130 MB
#-----------------------------------------------------------
source xsim.dir/doGain/xsim_script.tcl
# xsim {doGain} -autoloadwcfg -tclbatch {doGain.tcl}
Time resolution is 1 ps
source doGain.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "10445000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 10505 ns : File "/home/pedro/Documents/github/Dissertation-Training/leonardo_tutorials_hls/lab_07_hls/solution1/sim/verilog/doGain.autotb.v" Line 453
## quit
INFO: [Common 17-206] Exiting xsim at Sun Jan  1 12:06:51 2023...
