Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -relaunch -intstyle "ise" -incremental -o "/home/erid/Documents/Xilinx Projects/Test/clkDivider_isim_beh.exe" -prj "/home/erid/Documents/Xilinx Projects/Test/clkDivider_beh.prj" "work.clkDivider" 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "/home/erid/Documents/Xilinx Projects/Test/clkDivider.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 99220 KB
Fuse CPU Usage: 1080 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity clkdivider
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 VHDL Units
Built simulation executable /home/erid/Documents/Xilinx Projects/Test/clkDivider_isim_beh.exe
Fuse Memory Usage: 664900 KB
Fuse CPU Usage: 1090 ms
GCC CPU Usage: 110 ms
