; ModuleID = 'asmy1yn5353e3iljm2y8fymnx'
source_filename = "asmy1yn5353e3iljm2y8fymnx"
target datalayout = "e-m:e-p270:32:32-p271:32:32-p272:64:64-i64:64-i128:128-f80:128-n8:16:32:64-S128"
target triple = "x86_64-unknown-linux-gnu"

@alloc_0ed0763d8bf93ac79247e07858374e35 = private unnamed_addr constant [210 x i8] c"unsafe precondition(s) violated: ptr::offset requires the address calculation to not overflow\0A\0AThis indicates a bug in the program. This Undefined Behavior check is optional, and cannot be relied on for safety.", align 1
@Head = global [8 x i8] zeroinitializer, align 8
@alloc_f5ffd2fd1476bab43ad89fb40c72d0c5 = private unnamed_addr constant [10 x i8] c"src/lib.rs", align 1
@alloc_1246e0776b198dcc257b8c1ce1bfa04e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00$\00\00\00\05\00\00\00" }>, align 8
@alloc_c03669db9c32bfa16e488e52e956abbc = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00%\00\00\00\05\00\00\00" }>, align 8
@alloc_0b50959ea5d314dc6ee942953635721f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00&\00\00\00\05\00\00\00" }>, align 8
@alloc_78d1f23f99f96dc6ba930f92f1d80217 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00.\00\00\00\17\00\00\00" }>, align 8
@alloc_7830c888f7e3366782590f9eab6adbed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00.\00\00\00\05\00\00\00" }>, align 8
@alloc_cd438b3af5b0e483afa190703e8a27aa = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\000\00\00\00\1F\00\00\00" }>, align 8
@alloc_ca20538c37cf777301e64f36757617b4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\003\00\00\00\1E\00\00\00" }>, align 8
@alloc_c0984e0c1315b13285c38c2571ace8bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\004\00\00\00\09\00\00\00" }>, align 8
@alloc_c0f90236b5e415c2ebc24f248a4af884 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\005\00\00\00\09\00\00\00" }>, align 8
@alloc_d56156e59dbb775d41d52bde04e84af8 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00A\00\00\00\12\00\00\00" }>, align 8
@alloc_32d5f546b71f78cea8fe6e7d7a4baedf = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\14\00\00\00" }>, align 8
@alloc_df86e900c94cc1f649585c8cd53247f2 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00H\00\00\00\05\00\00\00" }>, align 8
@alloc_5e508f8b25e8846369e349f2be531966 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00I\00\00\00\05\00\00\00" }>, align 8
@alloc_2b741aa80e9bacc62157d48afd5adfbd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00J\00\00\00\05\00\00\00" }>, align 8
@alloc_71ffd02a7e301b782824a236319d9c55 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00c\00\00\00\09\00\00\00" }>, align 8
@alloc_005c016b6bb081c2fbfc584f9bc67d5d = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00d\00\00\00\18\00\00\00" }>, align 8
@alloc_cfe30686ff0daf301212766601800645 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00d\00\00\00\09\00\00\00" }>, align 8
@alloc_88d35e2688e20d58b2364e2e9f502ca3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00e\00\00\00\0D\00\00\00" }>, align 8
@alloc_25cccdb447fd3f34ffdfc4817c88ace6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00f\00\00\00\0D\00\00\00" }>, align 8
@alloc_1aa9c3ab3ec38e0d3207d2e5ac4937bd = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00h\00\00\00\09\00\00\00" }>, align 8
@alloc_bc5f1064ee8790e610d299d4a7506380 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00_\00\00\00\16\00\00\00" }>, align 8
@alloc_30c6014e5853a81afbc219b96f2e3024 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\0C\00\00\00" }>, align 8
@alloc_83f5eb74f1253c6f571b01131205ddde = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00n\00\00\00\05\00\00\00" }>, align 8
@alloc_35903e2beae833791f15e8c3785889c6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00o\00\00\00\09\00\00\00" }>, align 8
@alloc_f2f081886f331dc949da0f4fbdad1cbe = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00p\00\00\00\09\00\00\00" }>, align 8
@alloc_9f50fff3539301f33991f38e22689eed = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00r\00\00\00\22\00\00\00" }>, align 8
@alloc_5109ba8e271049b39863424b379ec036 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\88\00\00\00\11\00\00\00" }>, align 8
@alloc_afe5e7435742861e103b44ba62046a37 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\89\00\00\00\22\00\00\00" }>, align 8
@alloc_6e8a19f73b06021a33cf11f3b2d48238 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\89\00\00\00\09\00\00\00" }>, align 8
@alloc_2463c7572c0394f6acb85cb6dd5cc5d9 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8A\00\00\00\0D\00\00\00" }>, align 8
@alloc_e0ffa451ae13215aade872084eb3841e = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8B\00\00\00&\00\00\00" }>, align 8
@alloc_0360c04944b4aee5a37d27d125532c4b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\8B\00\00\00\0D\00\00\00" }>, align 8
@alloc_07031b7d2789682f396bf52fc58a313f = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\84\00\00\00\16\00\00\00" }>, align 8
@alloc_1208d10a34951dc63f5989443cb5f268 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\95\00\00\00\11\00\00\00" }>, align 8
@alloc_fb714f5a8999f63db491584d3338bec3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\96\00\00\00\18\00\00\00" }>, align 8
@alloc_918a92c90d290e6e2e18d4e54b76dea3 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\96\00\00\00\09\00\00\00" }>, align 8
@alloc_611ff0d28dac59da18094427fd93ead6 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\97\00\00\00\09\00\00\00" }>, align 8
@alloc_2ff733cc2a2a43d2d0fea2462fabe0b5 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\98\00\00\00\10\00\00\00" }>, align 8
@alloc_d0c2440eb00a33f6b37396c6b8bc64ef = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\99\00\00\00\1F\00\00\00" }>, align 8
@alloc_ed7c2fe3d16df5261d37f6479dbe4f3c = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\9A\00\00\00\0D\00\00\00" }>, align 8
@alloc_b929c71616281bfd1be2bd4038d3ddf1 = private unnamed_addr constant [4 x i8] c"%d \00", align 1
@alloc_dfa39187727236555027018d4d96b2c4 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A1\00\00\00>\00\00\00" }>, align 8
@alloc_2807b4ea1e3172f9266d369f7715c008 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A2\00\00\00\12\00\00\00" }>, align 8
@alloc_f3588b28b94f0809fcc8d717033d3e48 = private unnamed_addr constant [2 x i8] c"\0A\00", align 1
@alloc_b184cd07ead8f50a6ccea0d1edf56e64 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A8\00\00\00\0C\00\00\00" }>, align 8
@alloc_72e781ea6d93b94e40d385485a1c1753 = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\A9\00\00\00\12\00\00\00" }>, align 8
@alloc_f2c7f4c42f24ae35a6bd6ecb43c9141b = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AC\00\00\00>\00\00\00" }>, align 8
@alloc_b91c8134a1d035f37be503cb7c7a4e3a = private unnamed_addr constant <{ ptr, [16 x i8] }> <{ ptr @alloc_f5ffd2fd1476bab43ad89fb40c72d0c5, [16 x i8] c"\0A\00\00\00\00\00\00\00\AD\00\00\00\12\00\00\00" }>, align 8

; core::intrinsics::cold_path
; Function Attrs: cold nounwind nonlazybind
define internal void @_ZN4core10intrinsics9cold_path17hda09267f6d2fd380E() unnamed_addr #0 {
start:
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
; Function Attrs: inlinehint nounwind nonlazybind
define internal void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h430f28e200c5296dE"(ptr %this, i64 %count, i64 %size) unnamed_addr #1 {
start:
  %0 = call { i64, i1 } @llvm.smul.with.overflow.i64(i64 %count, i64 %size)
  %_10.0 = extractvalue { i64, i1 } %0, 0
  %_10.1 = extractvalue { i64, i1 } %0, 1
  br i1 %_10.1, label %bb3, label %bb5

bb5:                                              ; preds = %start
  %self = ptrtoint ptr %this to i64
  %1 = call { i64, i1 } @llvm.uadd.with.overflow.i64(i64 %self, i64 %_10.0)
  %_19.0 = extractvalue { i64, i1 } %1, 0
  %_19.1 = extractvalue { i64, i1 } %1, 1
  %_17 = icmp slt i64 %_10.0, 0
  %overflow = xor i1 %_19.1, %_17
  %_4 = xor i1 %overflow, true
  br i1 %_4, label %bb1, label %bb2

bb3:                                              ; preds = %start
  br label %bb2

bb2:                                              ; preds = %bb3, %bb5
; call core::panicking::panic_nounwind
  call void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1 @alloc_0ed0763d8bf93ac79247e07858374e35, i64 210) #6
  unreachable

bb1:                                              ; preds = %bb5
  ret void
}

; core::ptr::mut_ptr::<impl *mut T>::is_null
; Function Attrs: inlinehint nounwind nonlazybind
define internal zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %self) unnamed_addr #1 {
start:
  %_3 = ptrtoint ptr %self to i64
  %_0 = icmp eq i64 %_3, 0
  ret i1 %_0
}

; Function Attrs: nounwind nonlazybind
define ptr @CreateNode(i32 %value) unnamed_addr #2 {
start:
  %_2 = call ptr @malloc(i64 24) #7
  %_18 = ptrtoint ptr %_2 to i64
  %_21 = and i64 %_18, 7
  %_22 = icmp eq i64 %_21, 0
  br i1 %_22, label %bb5, label %panic

bb5:                                              ; preds = %start
  %_24 = ptrtoint ptr %_2 to i64
  %_27 = icmp eq i64 %_24, 0
  %_28 = and i1 %_27, true
  %_29 = xor i1 %_28, true
  br i1 %_29, label %bb6, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_18, ptr align 8 @alloc_1246e0776b198dcc257b8c1ce1bfa04e) #6
  unreachable

bb6:                                              ; preds = %bb5
  store ptr null, ptr %_2, align 8
  %_12 = ptrtoint ptr %_2 to i64
  %_15 = and i64 %_12, 7
  %_16 = icmp eq i64 %_15, 0
  br i1 %_16, label %bb4, label %panic2

panic1:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1246e0776b198dcc257b8c1ce1bfa04e) #6
  unreachable

bb4:                                              ; preds = %bb6
  %_31 = ptrtoint ptr %_2 to i64
  %_34 = icmp eq i64 %_31, 0
  %_35 = and i1 %_34, true
  %_36 = xor i1 %_35, true
  br i1 %_36, label %bb7, label %panic3

panic2:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_12, ptr align 8 @alloc_c03669db9c32bfa16e488e52e956abbc) #6
  unreachable

bb7:                                              ; preds = %bb4
  %0 = getelementptr inbounds i8, ptr %_2, i64 8
  store i32 %value, ptr %0, align 8
  %_6 = ptrtoint ptr %_2 to i64
  %_9 = and i64 %_6, 7
  %_10 = icmp eq i64 %_9, 0
  br i1 %_10, label %bb3, label %panic4

panic3:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c03669db9c32bfa16e488e52e956abbc) #6
  unreachable

bb3:                                              ; preds = %bb7
  %_38 = ptrtoint ptr %_2 to i64
  %_41 = icmp eq i64 %_38, 0
  %_42 = and i1 %_41, true
  %_43 = xor i1 %_42, true
  br i1 %_43, label %bb8, label %panic5

panic4:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_6, ptr align 8 @alloc_0b50959ea5d314dc6ee942953635721f) #6
  unreachable

bb8:                                              ; preds = %bb3
  %1 = getelementptr inbounds i8, ptr %_2, i64 16
  store ptr null, ptr %1, align 8
  ret ptr %_2

panic5:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0b50959ea5d314dc6ee942953635721f) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @CreateLinkList(ptr %values, i32 %length) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %last = alloca [8 x i8], align 8
  %current = alloca [8 x i8], align 8
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h430f28e200c5296dE"(ptr %values, i64 0, i64 4) #7
  %_53 = ptrtoint ptr %values to i64
  %_56 = and i64 %_53, 3
  %_57 = icmp eq i64 %_56, 0
  br i1 %_57, label %bb13, label %panic

bb13:                                             ; preds = %start
  %_59 = ptrtoint ptr %values to i64
  %_62 = icmp eq i64 %_59, 0
  %_63 = and i1 %_62, true
  %_64 = xor i1 %_63, true
  br i1 %_64, label %bb14, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_53, ptr align 8 @alloc_78d1f23f99f96dc6ba930f92f1d80217) #6
  unreachable

bb14:                                             ; preds = %bb13
  %_4 = load i32, ptr %values, align 4
  %_3 = call ptr @CreateNode(i32 %_4) #7
  %_69 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb15, label %panic2

panic1:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_78d1f23f99f96dc6ba930f92f1d80217) #6
  unreachable

bb15:                                             ; preds = %bb14
  store ptr %_3, ptr @Head, align 8
  store ptr null, ptr %current, align 8
  %_76 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_77 = and i1 %_76, true
  %_78 = xor i1 %_77, true
  br i1 %_78, label %bb16, label %panic3

panic2:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_7830c888f7e3366782590f9eab6adbed) #6
  unreachable

bb16:                                             ; preds = %bb15
  %0 = load ptr, ptr @Head, align 8
  store ptr %0, ptr %last, align 8
  store i32 1, ptr %i, align 4
  br label %bb3

panic3:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cd438b3af5b0e483afa190703e8a27aa) #6
  unreachable

bb3:                                              ; preds = %bb19, %bb16
  %_13 = load i32, ptr %i, align 4
  %_12 = icmp slt i32 %_13, %length
  br i1 %_12, label %bb4, label %bb7

bb7:                                              ; preds = %bb3
  ret void

bb4:                                              ; preds = %bb3
  %_18 = load i32, ptr %i, align 4
  %_17 = sext i32 %_18 to i64
; call core::ptr::mut_ptr::<impl *mut T>::offset::precondition_check
  call void @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$6offset18precondition_check17h430f28e200c5296dE"(ptr %values, i64 %_17, i64 4) #7
  %_0.i = getelementptr inbounds i32, ptr %values, i64 %_17
  %_35 = ptrtoint ptr %_0.i to i64
  %_38 = and i64 %_35, 3
  %_39 = icmp eq i64 %_38, 0
  br i1 %_39, label %bb10, label %panic4

bb10:                                             ; preds = %bb4
  %_80 = ptrtoint ptr %_0.i to i64
  %_83 = icmp eq i64 %_80, 0
  %_84 = and i1 %_83, true
  %_85 = xor i1 %_84, true
  br i1 %_85, label %bb17, label %panic5

panic4:                                           ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 4, i64 %_35, ptr align 8 @alloc_ca20538c37cf777301e64f36757617b4) #6
  unreachable

bb17:                                             ; preds = %bb10
  %_15 = load i32, ptr %_0.i, align 4
  %_14 = call ptr @CreateNode(i32 %_15) #7
  store ptr %_14, ptr %current, align 8
  %_19 = load ptr, ptr %current, align 8
  %_28 = load ptr, ptr %last, align 8
  %_29 = ptrtoint ptr %_28 to i64
  %_32 = and i64 %_29, 7
  %_33 = icmp eq i64 %_32, 0
  br i1 %_33, label %bb9, label %panic6

panic5:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ca20538c37cf777301e64f36757617b4) #6
  unreachable

bb9:                                              ; preds = %bb17
  %_86 = load ptr, ptr %last, align 8
  %_87 = ptrtoint ptr %_86 to i64
  %_90 = icmp eq i64 %_87, 0
  %_91 = and i1 %_90, true
  %_92 = xor i1 %_91, true
  br i1 %_92, label %bb18, label %panic7

panic6:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_29, ptr align 8 @alloc_c0984e0c1315b13285c38c2571ace8bd) #6
  unreachable

bb18:                                             ; preds = %bb9
  %1 = load ptr, ptr %last, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 16
  store ptr %_19, ptr %2, align 8
  %_20 = load ptr, ptr %last, align 8
  %_22 = load ptr, ptr %current, align 8
  %_23 = ptrtoint ptr %_22 to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb8, label %panic8

panic7:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c0984e0c1315b13285c38c2571ace8bd) #6
  unreachable

bb8:                                              ; preds = %bb18
  %_93 = load ptr, ptr %current, align 8
  %_94 = ptrtoint ptr %_93 to i64
  %_97 = icmp eq i64 %_94, 0
  %_98 = and i1 %_97, true
  %_99 = xor i1 %_98, true
  br i1 %_99, label %bb19, label %panic9

panic8:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_c0f90236b5e415c2ebc24f248a4af884) #6
  unreachable

bb19:                                             ; preds = %bb8
  %3 = load ptr, ptr %current, align 8
  store ptr %_20, ptr %3, align 8
  %_21 = load ptr, ptr %current, align 8
  store ptr %_21, ptr %last, align 8
  %4 = load i32, ptr %i, align 4
  %5 = add i32 %4, 1
  store i32 %5, ptr %i, align 4
  br label %bb3

panic9:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_c0f90236b5e415c2ebc24f248a4af884) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @calculateLength(ptr %0) unnamed_addr #2 {
start:
  %length = alloca [4 x i8], align 4
  %Head_0 = alloca [8 x i8], align 8
  store ptr %0, ptr %Head_0, align 8
  store i32 0, ptr %length, align 4
  br label %bb1

bb1:                                              ; preds = %bb6, %start
  %_4 = load ptr, ptr %Head_0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_4) #7
  br i1 %_3, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  %1 = load i32, ptr %length, align 4
  %2 = add i32 %1, 1
  store i32 %2, ptr %length, align 4
  %_6 = load ptr, ptr %Head_0, align 8
  %_7 = ptrtoint ptr %_6 to i64
  %_10 = and i64 %_7, 7
  %_11 = icmp eq i64 %_10, 0
  br i1 %_11, label %bb5, label %panic

bb3:                                              ; preds = %bb1
  %_0 = load i32, ptr %length, align 4
  ret i32 %_0

bb5:                                              ; preds = %bb4
  %_12 = load ptr, ptr %Head_0, align 8
  %_13 = ptrtoint ptr %_12 to i64
  %_16 = icmp eq i64 %_13, 0
  %_17 = and i1 %_16, true
  %_18 = xor i1 %_17, true
  br i1 %_18, label %bb6, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_7, ptr align 8 @alloc_d56156e59dbb775d41d52bde04e84af8) #6
  unreachable

bb6:                                              ; preds = %bb5
  %3 = load ptr, ptr %Head_0, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 16
  %_5 = load ptr, ptr %4, align 8
  store ptr %_5, ptr %Head_0, align 8
  br label %bb1

panic1:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d56156e59dbb775d41d52bde04e84af8) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @InsertHead(ptr %0, i32 %value) unnamed_addr #2 {
start:
  %node = alloca [8 x i8], align 8
  store ptr %0, ptr %node, align 8
  %_3 = call ptr @CreateNode(i32 %value) #7
  store ptr %_3, ptr %node, align 8
  %_39 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_40 = and i1 %_39, true
  %_41 = xor i1 %_40, true
  br i1 %_41, label %bb6, label %panic

bb6:                                              ; preds = %start
  %_4 = load ptr, ptr @Head, align 8
  %_23 = load ptr, ptr %node, align 8
  %_24 = ptrtoint ptr %_23 to i64
  %_27 = and i64 %_24, 7
  %_28 = icmp eq i64 %_27, 0
  br i1 %_28, label %bb4, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_32d5f546b71f78cea8fe6e7d7a4baedf) #6
  unreachable

bb4:                                              ; preds = %bb6
  %_42 = load ptr, ptr %node, align 8
  %_43 = ptrtoint ptr %_42 to i64
  %_46 = icmp eq i64 %_43, 0
  %_47 = and i1 %_46, true
  %_48 = xor i1 %_47, true
  br i1 %_48, label %bb7, label %panic2

panic1:                                           ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_24, ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb7:                                              ; preds = %bb4
  %1 = load ptr, ptr %node, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 16
  store ptr %_4, ptr %2, align 8
  %_6 = load ptr, ptr %node, align 8
  %_10 = load ptr, ptr @Head, align 8
  %_18 = ptrtoint ptr %_10 to i64
  %_21 = and i64 %_18, 7
  %_22 = icmp eq i64 %_21, 0
  br i1 %_22, label %bb3, label %panic3

panic2:                                           ; preds = %bb4
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_df86e900c94cc1f649585c8cd53247f2) #6
  unreachable

bb3:                                              ; preds = %bb7
  %_50 = ptrtoint ptr %_10 to i64
  %_53 = icmp eq i64 %_50, 0
  %_54 = and i1 %_53, true
  %_55 = xor i1 %_54, true
  br i1 %_55, label %bb8, label %panic4

panic3:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_18, ptr align 8 @alloc_5e508f8b25e8846369e349f2be531966) #6
  unreachable

bb8:                                              ; preds = %bb3
  store ptr %_6, ptr %_10, align 8
  %_8 = load ptr, ptr %node, align 8
  %_60 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_61 = and i1 %_60, true
  %_62 = xor i1 %_61, true
  br i1 %_62, label %bb9, label %panic5

panic4:                                           ; preds = %bb3
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5e508f8b25e8846369e349f2be531966) #6
  unreachable

bb9:                                              ; preds = %bb8
  store ptr %_8, ptr @Head, align 8
  ret void

panic5:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2b741aa80e9bacc62157d48afd5adfbd) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @InsertNode(ptr %0, i32 %index, i32 %value) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %Head_0 = alloca [8 x i8], align 8
  store ptr %0, ptr %Head_0, align 8
  %node = call ptr @CreateNode(i32 %value) #7
  %_5 = icmp slt i32 %index, 0
  br i1 %_5, label %bb16, label %bb2

bb2:                                              ; preds = %start
  %_8 = load ptr, ptr %Head_0, align 8
  %_7 = call i32 @calculateLength(ptr %_8) #7
  %_6 = icmp sgt i32 %index, %_7
  br i1 %_6, label %bb16, label %bb4

bb16:                                             ; preds = %bb30, %bb8, %bb9, %bb2, %start
  ret void

bb4:                                              ; preds = %bb2
  %1 = icmp eq i32 %index, 0
  br i1 %1, label %bb5, label %bb6

bb5:                                              ; preds = %bb4
  %_10 = load ptr, ptr %Head_0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_9 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_10) #7
  br i1 %_9, label %bb8, label %bb9

bb6:                                              ; preds = %bb4
  store i32 0, ptr %i, align 4
  br label %bb10

bb9:                                              ; preds = %bb5
  %_12 = load ptr, ptr %Head_0, align 8
  call void @InsertHead(ptr %_12, i32 %value) #7
  br label %bb16

bb8:                                              ; preds = %bb5
  store ptr %node, ptr %Head_0, align 8
  br label %bb16

bb10:                                             ; preds = %bb24, %bb6
  %_15 = load i32, ptr %i, align 4
  %_16 = sub i32 %index, 1
  %_14 = icmp slt i32 %_15, %_16
  br i1 %_14, label %bb11, label %bb12

bb12:                                             ; preds = %bb10
  %_18 = load ptr, ptr %Head_0, align 8
  %_54 = ptrtoint ptr %node to i64
  %_57 = and i64 %_54, 7
  %_58 = icmp eq i64 %_57, 0
  br i1 %_58, label %bb22, label %panic

bb11:                                             ; preds = %bb10
  %_59 = load ptr, ptr %Head_0, align 8
  %_60 = ptrtoint ptr %_59 to i64
  %_63 = and i64 %_60, 7
  %_64 = icmp eq i64 %_63, 0
  br i1 %_64, label %bb23, label %panic12

bb22:                                             ; preds = %bb12
  %_73 = ptrtoint ptr %node to i64
  %_76 = icmp eq i64 %_73, 0
  %_77 = and i1 %_76, true
  %_78 = xor i1 %_77, true
  br i1 %_78, label %bb25, label %panic1

panic:                                            ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_54, ptr align 8 @alloc_71ffd02a7e301b782824a236319d9c55) #6
  unreachable

bb25:                                             ; preds = %bb22
  store ptr %_18, ptr %node, align 8
  %_47 = load ptr, ptr %Head_0, align 8
  %_48 = ptrtoint ptr %_47 to i64
  %_51 = and i64 %_48, 7
  %_52 = icmp eq i64 %_51, 0
  br i1 %_52, label %bb21, label %panic2

panic1:                                           ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_71ffd02a7e301b782824a236319d9c55) #6
  unreachable

bb21:                                             ; preds = %bb25
  %_79 = load ptr, ptr %Head_0, align 8
  %_80 = ptrtoint ptr %_79 to i64
  %_83 = icmp eq i64 %_80, 0
  %_84 = and i1 %_83, true
  %_85 = xor i1 %_84, true
  br i1 %_85, label %bb26, label %panic3

panic2:                                           ; preds = %bb25
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_48, ptr align 8 @alloc_005c016b6bb081c2fbfc584f9bc67d5d) #6
  unreachable

bb26:                                             ; preds = %bb21
  %2 = load ptr, ptr %Head_0, align 8
  %3 = getelementptr inbounds i8, ptr %2, i64 16
  %_19 = load ptr, ptr %3, align 8
  %_42 = ptrtoint ptr %node to i64
  %_45 = and i64 %_42, 7
  %_46 = icmp eq i64 %_45, 0
  br i1 %_46, label %bb20, label %panic4

panic3:                                           ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_005c016b6bb081c2fbfc584f9bc67d5d) #6
  unreachable

bb20:                                             ; preds = %bb26
  %_87 = ptrtoint ptr %node to i64
  %_90 = icmp eq i64 %_87, 0
  %_91 = and i1 %_90, true
  %_92 = xor i1 %_91, true
  br i1 %_92, label %bb27, label %panic5

panic4:                                           ; preds = %bb26
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_42, ptr align 8 @alloc_cfe30686ff0daf301212766601800645) #6
  unreachable

bb27:                                             ; preds = %bb20
  %4 = getelementptr inbounds i8, ptr %node, i64 16
  store ptr %_19, ptr %4, align 8
  %_35 = load ptr, ptr %Head_0, align 8
  %_36 = ptrtoint ptr %_35 to i64
  %_39 = and i64 %_36, 7
  %_40 = icmp eq i64 %_39, 0
  br i1 %_40, label %bb19, label %panic6

panic5:                                           ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_cfe30686ff0daf301212766601800645) #6
  unreachable

bb19:                                             ; preds = %bb27
  %_93 = load ptr, ptr %Head_0, align 8
  %_94 = ptrtoint ptr %_93 to i64
  %_97 = icmp eq i64 %_94, 0
  %_98 = and i1 %_97, true
  %_99 = xor i1 %_98, true
  br i1 %_99, label %bb28, label %panic7

panic6:                                           ; preds = %bb27
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_36, ptr align 8 @alloc_88d35e2688e20d58b2364e2e9f502ca3) #6
  unreachable

bb28:                                             ; preds = %bb19
  %5 = load ptr, ptr %Head_0, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 16
  %_21 = load ptr, ptr %6, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_20 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_21) #7
  br i1 %_20, label %bb15, label %bb14

panic7:                                           ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_88d35e2688e20d58b2364e2e9f502ca3) #6
  unreachable

bb14:                                             ; preds = %bb28
  %7 = load ptr, ptr %Head_0, align 8
  %8 = getelementptr inbounds i8, ptr %7, i64 16
  %_22 = load ptr, ptr %8, align 8
  %_30 = ptrtoint ptr %_22 to i64
  %_33 = and i64 %_30, 7
  %_34 = icmp eq i64 %_33, 0
  br i1 %_34, label %bb18, label %panic8

bb15:                                             ; preds = %bb29, %bb28
  %_23 = load ptr, ptr %Head_0, align 8
  %_24 = ptrtoint ptr %_23 to i64
  %_27 = and i64 %_24, 7
  %_28 = icmp eq i64 %_27, 0
  br i1 %_28, label %bb17, label %panic10

bb18:                                             ; preds = %bb14
  %_101 = ptrtoint ptr %_22 to i64
  %_104 = icmp eq i64 %_101, 0
  %_105 = and i1 %_104, true
  %_106 = xor i1 %_105, true
  br i1 %_106, label %bb29, label %panic9

panic8:                                           ; preds = %bb14
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_30, ptr align 8 @alloc_25cccdb447fd3f34ffdfc4817c88ace6) #6
  unreachable

bb29:                                             ; preds = %bb18
  store ptr %node, ptr %_22, align 8
  br label %bb15

panic9:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_25cccdb447fd3f34ffdfc4817c88ace6) #6
  unreachable

bb17:                                             ; preds = %bb15
  %_107 = load ptr, ptr %Head_0, align 8
  %_108 = ptrtoint ptr %_107 to i64
  %_111 = icmp eq i64 %_108, 0
  %_112 = and i1 %_111, true
  %_113 = xor i1 %_112, true
  br i1 %_113, label %bb30, label %panic11

panic10:                                          ; preds = %bb15
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_24, ptr align 8 @alloc_1aa9c3ab3ec38e0d3207d2e5ac4937bd) #6
  unreachable

bb30:                                             ; preds = %bb17
  %9 = load ptr, ptr %Head_0, align 8
  %10 = getelementptr inbounds i8, ptr %9, i64 16
  store ptr %node, ptr %10, align 8
  store ptr %node, ptr %Head_0, align 8
  br label %bb16

panic11:                                          ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1aa9c3ab3ec38e0d3207d2e5ac4937bd) #6
  unreachable

bb23:                                             ; preds = %bb11
  %_65 = load ptr, ptr %Head_0, align 8
  %_66 = ptrtoint ptr %_65 to i64
  %_69 = icmp eq i64 %_66, 0
  %_70 = and i1 %_69, true
  %_71 = xor i1 %_70, true
  br i1 %_71, label %bb24, label %panic13

panic12:                                          ; preds = %bb11
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_60, ptr align 8 @alloc_bc5f1064ee8790e610d299d4a7506380) #6
  unreachable

bb24:                                             ; preds = %bb23
  %11 = load ptr, ptr %Head_0, align 8
  %12 = getelementptr inbounds i8, ptr %11, i64 16
  %_17 = load ptr, ptr %12, align 8
  store ptr %_17, ptr %Head_0, align 8
  %13 = load i32, ptr %i, align 4
  %14 = add i32 %13, 1
  store i32 %14, ptr %i, align 4
  br label %bb10

panic13:                                          ; preds = %bb23
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_bc5f1064ee8790e610d299d4a7506380) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @removeHead(ptr %current) unnamed_addr #2 {
start:
  %_11 = load ptr, ptr @Head, align 8
  %_38 = ptrtoint ptr %_11 to i64
  %_41 = and i64 %_38, 7
  %_42 = icmp eq i64 %_41, 0
  br i1 %_42, label %bb9, label %panic

bb9:                                              ; preds = %start
  %_44 = ptrtoint ptr %_11 to i64
  %_47 = icmp eq i64 %_44, 0
  %_48 = and i1 %_47, true
  %_49 = xor i1 %_48, true
  br i1 %_49, label %bb10, label %panic1

panic:                                            ; preds = %start
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_38, ptr align 8 @alloc_30c6014e5853a81afbc219b96f2e3024) #6
  unreachable

bb10:                                             ; preds = %bb9
  %0 = getelementptr inbounds i8, ptr %_11, i64 16
  %_2 = load ptr, ptr %0, align 8
  %_54 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_55 = and i1 %_54, true
  %_56 = xor i1 %_55, true
  br i1 %_56, label %bb11, label %panic2

panic1:                                           ; preds = %bb9
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_30c6014e5853a81afbc219b96f2e3024) #6
  unreachable

bb11:                                             ; preds = %bb10
  store ptr %_2, ptr @Head, align 8
  %_61 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb12, label %panic3

panic2:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_83f5eb74f1253c6f571b01131205ddde) #6
  unreachable

bb12:                                             ; preds = %bb11
  %_6 = load ptr, ptr @Head, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_6) #7
  br i1 %_5, label %bb3, label %bb2

panic3:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_35903e2beae833791f15e8c3785889c6) #6
  unreachable

bb2:                                              ; preds = %bb12
  %_12 = load ptr, ptr @Head, align 8
  %_20 = ptrtoint ptr %_12 to i64
  %_23 = and i64 %_20, 7
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb6, label %panic4

bb3:                                              ; preds = %bb13, %bb12
  %_14 = ptrtoint ptr %current to i64
  %_17 = and i64 %_14, 7
  %_18 = icmp eq i64 %_17, 0
  br i1 %_18, label %bb5, label %panic6

bb6:                                              ; preds = %bb2
  %_65 = ptrtoint ptr %_12 to i64
  %_68 = icmp eq i64 %_65, 0
  %_69 = and i1 %_68, true
  %_70 = xor i1 %_69, true
  br i1 %_70, label %bb13, label %panic5

panic4:                                           ; preds = %bb2
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_20, ptr align 8 @alloc_f2f081886f331dc949da0f4fbdad1cbe) #6
  unreachable

bb13:                                             ; preds = %bb6
  store ptr null, ptr %_12, align 8
  br label %bb3

panic5:                                           ; preds = %bb6
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f2f081886f331dc949da0f4fbdad1cbe) #6
  unreachable

bb5:                                              ; preds = %bb3
  %_72 = ptrtoint ptr %current to i64
  %_75 = icmp eq i64 %_72, 0
  %_76 = and i1 %_75, true
  %_77 = xor i1 %_76, true
  br i1 %_77, label %bb14, label %panic7

panic6:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_14, ptr align 8 @alloc_9f50fff3539301f33991f38e22689eed) #6
  unreachable

bb14:                                             ; preds = %bb5
  %1 = getelementptr inbounds i8, ptr %current, i64 8
  %value = load i32, ptr %1, align 8
  call void @free(ptr %current) #7
  ret i32 %value

panic7:                                           ; preds = %bb5
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_9f50fff3539301f33991f38e22689eed) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define i32 @removeValue(ptr %0, i32 %index) unnamed_addr #2 {
start:
  %i = alloca [4 x i8], align 4
  %value = alloca [4 x i8], align 4
  %_0 = alloca [4 x i8], align 4
  %Head_0 = alloca [8 x i8], align 8
  store ptr %0, ptr %Head_0, align 8
  store i32 -1, ptr %value, align 4
  %_4 = icmp slt i32 %index, 0
  br i1 %_4, label %bb3, label %bb1

bb1:                                              ; preds = %start
  %_7 = load ptr, ptr %Head_0, align 8
  %_6 = call i32 @calculateLength(ptr %_7) #7
  %_5 = icmp sgt i32 %index, %_6
  br i1 %_5, label %bb3, label %bb4

bb3:                                              ; preds = %bb1, %start
  store i32 -1, ptr %_0, align 4
  br label %bb15

bb4:                                              ; preds = %bb1
  %1 = icmp eq i32 %index, 0
  br i1 %1, label %bb5, label %bb6

bb5:                                              ; preds = %bb4
  %_9 = load ptr, ptr %Head_0, align 8
  %_8 = call i32 @removeHead(ptr %_9) #7
  store i32 %_8, ptr %value, align 4
  br label %bb14

bb6:                                              ; preds = %bb4
  store i32 0, ptr %i, align 4
  br label %bb8

bb14:                                             ; preds = %bb13, %bb5
  %2 = load i32, ptr %value, align 4
  store i32 %2, ptr %_0, align 4
  br label %bb15

bb8:                                              ; preds = %bb23, %bb6
  %_12 = load i32, ptr %i, align 4
  %_11 = icmp slt i32 %_12, %index
  br i1 %_11, label %bb9, label %bb10

bb10:                                             ; preds = %bb8
  %_54 = load ptr, ptr %Head_0, align 8
  %_55 = ptrtoint ptr %_54 to i64
  %_58 = and i64 %_55, 7
  %_59 = icmp eq i64 %_58, 0
  br i1 %_59, label %bb21, label %panic

bb9:                                              ; preds = %bb8
  %_60 = load ptr, ptr %Head_0, align 8
  %_61 = ptrtoint ptr %_60 to i64
  %_64 = and i64 %_61, 7
  %_65 = icmp eq i64 %_64, 0
  br i1 %_65, label %bb22, label %panic12

bb21:                                             ; preds = %bb10
  %_73 = load ptr, ptr %Head_0, align 8
  %_74 = ptrtoint ptr %_73 to i64
  %_77 = icmp eq i64 %_74, 0
  %_78 = and i1 %_77, true
  %_79 = xor i1 %_78, true
  br i1 %_79, label %bb24, label %panic1

panic:                                            ; preds = %bb10
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_55, ptr align 8 @alloc_5109ba8e271049b39863424b379ec036) #6
  unreachable

bb24:                                             ; preds = %bb21
  %3 = load ptr, ptr %Head_0, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 8
  %_14 = load i32, ptr %4, align 8
  store i32 %_14, ptr %value, align 4
  %_48 = load ptr, ptr %Head_0, align 8
  %_49 = ptrtoint ptr %_48 to i64
  %_52 = and i64 %_49, 7
  %_53 = icmp eq i64 %_52, 0
  br i1 %_53, label %bb20, label %panic2

panic1:                                           ; preds = %bb21
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_5109ba8e271049b39863424b379ec036) #6
  unreachable

bb20:                                             ; preds = %bb24
  %_80 = load ptr, ptr %Head_0, align 8
  %_81 = ptrtoint ptr %_80 to i64
  %_84 = icmp eq i64 %_81, 0
  %_85 = and i1 %_84, true
  %_86 = xor i1 %_85, true
  br i1 %_86, label %bb25, label %panic3

panic2:                                           ; preds = %bb24
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_49, ptr align 8 @alloc_afe5e7435742861e103b44ba62046a37) #6
  unreachable

bb25:                                             ; preds = %bb20
  %5 = load ptr, ptr %Head_0, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 16
  %_15 = load ptr, ptr %6, align 8
  %7 = load ptr, ptr %Head_0, align 8
  %_22 = load ptr, ptr %7, align 8
  %_43 = ptrtoint ptr %_22 to i64
  %_46 = and i64 %_43, 7
  %_47 = icmp eq i64 %_46, 0
  br i1 %_47, label %bb19, label %panic4

panic3:                                           ; preds = %bb20
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_afe5e7435742861e103b44ba62046a37) #6
  unreachable

bb19:                                             ; preds = %bb25
  %_88 = ptrtoint ptr %_22 to i64
  %_91 = icmp eq i64 %_88, 0
  %_92 = and i1 %_91, true
  %_93 = xor i1 %_92, true
  br i1 %_93, label %bb26, label %panic5

panic4:                                           ; preds = %bb25
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_43, ptr align 8 @alloc_6e8a19f73b06021a33cf11f3b2d48238) #6
  unreachable

bb26:                                             ; preds = %bb19
  %8 = getelementptr inbounds i8, ptr %_22, i64 16
  store ptr %_15, ptr %8, align 8
  %_36 = load ptr, ptr %Head_0, align 8
  %_37 = ptrtoint ptr %_36 to i64
  %_40 = and i64 %_37, 7
  %_41 = icmp eq i64 %_40, 0
  br i1 %_41, label %bb18, label %panic6

panic5:                                           ; preds = %bb19
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_6e8a19f73b06021a33cf11f3b2d48238) #6
  unreachable

bb18:                                             ; preds = %bb26
  %_94 = load ptr, ptr %Head_0, align 8
  %_95 = ptrtoint ptr %_94 to i64
  %_98 = icmp eq i64 %_95, 0
  %_99 = and i1 %_98, true
  %_100 = xor i1 %_99, true
  br i1 %_100, label %bb27, label %panic7

panic6:                                           ; preds = %bb26
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_37, ptr align 8 @alloc_2463c7572c0394f6acb85cb6dd5cc5d9) #6
  unreachable

bb27:                                             ; preds = %bb18
  %9 = load ptr, ptr %Head_0, align 8
  %10 = getelementptr inbounds i8, ptr %9, i64 16
  %_17 = load ptr, ptr %10, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_16 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_17) #7
  br i1 %_16, label %bb13, label %bb12

panic7:                                           ; preds = %bb18
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2463c7572c0394f6acb85cb6dd5cc5d9) #6
  unreachable

bb12:                                             ; preds = %bb27
  %_30 = load ptr, ptr %Head_0, align 8
  %_31 = ptrtoint ptr %_30 to i64
  %_34 = and i64 %_31, 7
  %_35 = icmp eq i64 %_34, 0
  br i1 %_35, label %bb17, label %panic8

bb13:                                             ; preds = %bb29, %bb27
  %_21 = load ptr, ptr %Head_0, align 8
  call void @free(ptr %_21) #7
  br label %bb14

bb17:                                             ; preds = %bb12
  %_101 = load ptr, ptr %Head_0, align 8
  %_102 = ptrtoint ptr %_101 to i64
  %_105 = icmp eq i64 %_102, 0
  %_106 = and i1 %_105, true
  %_107 = xor i1 %_106, true
  br i1 %_107, label %bb28, label %panic9

panic8:                                           ; preds = %bb12
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_31, ptr align 8 @alloc_e0ffa451ae13215aade872084eb3841e) #6
  unreachable

bb28:                                             ; preds = %bb17
  %11 = load ptr, ptr %Head_0, align 8
  %_18 = load ptr, ptr %11, align 8
  %12 = load ptr, ptr %Head_0, align 8
  %13 = getelementptr inbounds i8, ptr %12, i64 16
  %_23 = load ptr, ptr %13, align 8
  %_25 = ptrtoint ptr %_23 to i64
  %_28 = and i64 %_25, 7
  %_29 = icmp eq i64 %_28, 0
  br i1 %_29, label %bb16, label %panic10

panic9:                                           ; preds = %bb17
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_e0ffa451ae13215aade872084eb3841e) #6
  unreachable

bb16:                                             ; preds = %bb28
  %_109 = ptrtoint ptr %_23 to i64
  %_112 = icmp eq i64 %_109, 0
  %_113 = and i1 %_112, true
  %_114 = xor i1 %_113, true
  br i1 %_114, label %bb29, label %panic11

panic10:                                          ; preds = %bb28
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_25, ptr align 8 @alloc_0360c04944b4aee5a37d27d125532c4b) #6
  unreachable

bb29:                                             ; preds = %bb16
  store ptr %_18, ptr %_23, align 8
  br label %bb13

panic11:                                          ; preds = %bb16
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_0360c04944b4aee5a37d27d125532c4b) #6
  unreachable

bb15:                                             ; preds = %bb3, %bb14
  %14 = load i32, ptr %_0, align 4
  ret i32 %14

bb22:                                             ; preds = %bb9
  %_66 = load ptr, ptr %Head_0, align 8
  %_67 = ptrtoint ptr %_66 to i64
  %_70 = icmp eq i64 %_67, 0
  %_71 = and i1 %_70, true
  %_72 = xor i1 %_71, true
  br i1 %_72, label %bb23, label %panic13

panic12:                                          ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_61, ptr align 8 @alloc_07031b7d2789682f396bf52fc58a313f) #6
  unreachable

bb23:                                             ; preds = %bb22
  %15 = load ptr, ptr %Head_0, align 8
  %16 = getelementptr inbounds i8, ptr %15, i64 16
  %_13 = load ptr, ptr %16, align 8
  store ptr %_13, ptr %Head_0, align 8
  %17 = load i32, ptr %i, align 4
  %18 = add i32 %17, 1
  store i32 %18, ptr %i, align 4
  br label %bb8

panic13:                                          ; preds = %bb22
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_07031b7d2789682f396bf52fc58a313f) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @ReverseList(ptr %0) unnamed_addr #2 {
start:
  %store = alloca [8 x i8], align 8
  %head = alloca [8 x i8], align 8
  store ptr %0, ptr %head, align 8
  store ptr null, ptr %store, align 8
  br label %bb1

bb1:                                              ; preds = %bb22, %bb21, %bb20, %start
  %_4 = load ptr, ptr %head, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_3 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_4) #7
  br i1 %_3, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  %_51 = load ptr, ptr %head, align 8
  %_52 = ptrtoint ptr %_51 to i64
  %_55 = and i64 %_52, 7
  %_56 = icmp eq i64 %_55, 0
  br i1 %_56, label %bb15, label %panic

bb3:                                              ; preds = %bb1
  ret void

bb15:                                             ; preds = %bb4
  %_57 = load ptr, ptr %head, align 8
  %_58 = ptrtoint ptr %_57 to i64
  %_61 = icmp eq i64 %_58, 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb16, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_52, ptr align 8 @alloc_1208d10a34951dc63f5989443cb5f268) #6
  unreachable

bb16:                                             ; preds = %bb15
  %1 = load ptr, ptr %head, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 16
  %_5 = load ptr, ptr %2, align 8
  store ptr %_5, ptr %store, align 8
  %_45 = load ptr, ptr %head, align 8
  %_46 = ptrtoint ptr %_45 to i64
  %_49 = and i64 %_46, 7
  %_50 = icmp eq i64 %_49, 0
  br i1 %_50, label %bb14, label %panic2

panic1:                                           ; preds = %bb15
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_1208d10a34951dc63f5989443cb5f268) #6
  unreachable

bb14:                                             ; preds = %bb16
  %_64 = load ptr, ptr %head, align 8
  %_65 = ptrtoint ptr %_64 to i64
  %_68 = icmp eq i64 %_65, 0
  %_69 = and i1 %_68, true
  %_70 = xor i1 %_69, true
  br i1 %_70, label %bb17, label %panic3

panic2:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_46, ptr align 8 @alloc_fb714f5a8999f63db491584d3338bec3) #6
  unreachable

bb17:                                             ; preds = %bb14
  %3 = load ptr, ptr %head, align 8
  %_6 = load ptr, ptr %3, align 8
  %_39 = load ptr, ptr %head, align 8
  %_40 = ptrtoint ptr %_39 to i64
  %_43 = and i64 %_40, 7
  %_44 = icmp eq i64 %_43, 0
  br i1 %_44, label %bb13, label %panic4

panic3:                                           ; preds = %bb14
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_fb714f5a8999f63db491584d3338bec3) #6
  unreachable

bb13:                                             ; preds = %bb17
  %_71 = load ptr, ptr %head, align 8
  %_72 = ptrtoint ptr %_71 to i64
  %_75 = icmp eq i64 %_72, 0
  %_76 = and i1 %_75, true
  %_77 = xor i1 %_76, true
  br i1 %_77, label %bb18, label %panic5

panic4:                                           ; preds = %bb17
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_40, ptr align 8 @alloc_918a92c90d290e6e2e18d4e54b76dea3) #6
  unreachable

bb18:                                             ; preds = %bb13
  %4 = load ptr, ptr %head, align 8
  %5 = getelementptr inbounds i8, ptr %4, i64 16
  store ptr %_6, ptr %5, align 8
  %_7 = load ptr, ptr %store, align 8
  %_33 = load ptr, ptr %head, align 8
  %_34 = ptrtoint ptr %_33 to i64
  %_37 = and i64 %_34, 7
  %_38 = icmp eq i64 %_37, 0
  br i1 %_38, label %bb12, label %panic6

panic5:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_918a92c90d290e6e2e18d4e54b76dea3) #6
  unreachable

bb12:                                             ; preds = %bb18
  %_78 = load ptr, ptr %head, align 8
  %_79 = ptrtoint ptr %_78 to i64
  %_82 = icmp eq i64 %_79, 0
  %_83 = and i1 %_82, true
  %_84 = xor i1 %_83, true
  br i1 %_84, label %bb19, label %panic7

panic6:                                           ; preds = %bb18
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_34, ptr align 8 @alloc_611ff0d28dac59da18094427fd93ead6) #6
  unreachable

bb19:                                             ; preds = %bb12
  %6 = load ptr, ptr %head, align 8
  store ptr %_7, ptr %6, align 8
  %_27 = load ptr, ptr %head, align 8
  %_28 = ptrtoint ptr %_27 to i64
  %_31 = and i64 %_28, 7
  %_32 = icmp eq i64 %_31, 0
  br i1 %_32, label %bb11, label %panic8

panic7:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_611ff0d28dac59da18094427fd93ead6) #6
  unreachable

bb11:                                             ; preds = %bb19
  %_85 = load ptr, ptr %head, align 8
  %_86 = ptrtoint ptr %_85 to i64
  %_89 = icmp eq i64 %_86, 0
  %_90 = and i1 %_89, true
  %_91 = xor i1 %_90, true
  br i1 %_91, label %bb20, label %panic9

panic8:                                           ; preds = %bb19
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_28, ptr align 8 @alloc_2ff733cc2a2a43d2d0fea2462fabe0b5) #6
  unreachable

bb20:                                             ; preds = %bb11
  %7 = load ptr, ptr %head, align 8
  %_8 = load ptr, ptr %7, align 8
  store ptr %_8, ptr %head, align 8
  %_10 = load ptr, ptr %head, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_9 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_10) #7
  br i1 %_9, label %bb1, label %bb6

panic9:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2ff733cc2a2a43d2d0fea2462fabe0b5) #6
  unreachable

bb6:                                              ; preds = %bb20
  %_21 = load ptr, ptr %head, align 8
  %_22 = ptrtoint ptr %_21 to i64
  %_25 = and i64 %_22, 7
  %_26 = icmp eq i64 %_25, 0
  br i1 %_26, label %bb10, label %panic10

bb10:                                             ; preds = %bb6
  %_92 = load ptr, ptr %head, align 8
  %_93 = ptrtoint ptr %_92 to i64
  %_96 = icmp eq i64 %_93, 0
  %_97 = and i1 %_96, true
  %_98 = xor i1 %_97, true
  br i1 %_98, label %bb21, label %panic11

panic10:                                          ; preds = %bb6
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_22, ptr align 8 @alloc_d0c2440eb00a33f6b37396c6b8bc64ef) #6
  unreachable

bb21:                                             ; preds = %bb10
  %8 = load ptr, ptr %head, align 8
  %9 = getelementptr inbounds i8, ptr %8, i64 16
  %_12 = load ptr, ptr %9, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_11 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_12) #7
  br i1 %_11, label %bb8, label %bb1

panic11:                                          ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_d0c2440eb00a33f6b37396c6b8bc64ef) #6
  unreachable

bb8:                                              ; preds = %bb21
  %_13 = load ptr, ptr %head, align 8
  %_103 = icmp eq i64 ptrtoint (ptr @Head to i64), 0
  %_104 = and i1 %_103, true
  %_105 = xor i1 %_104, true
  br i1 %_105, label %bb22, label %panic12

bb22:                                             ; preds = %bb8
  store ptr %_13, ptr @Head, align 8
  br label %bb1

panic12:                                          ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_ed7c2fe3d16df5261d37f6479dbe4f3c) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @PrintList(ptr %0) unnamed_addr #2 {
start:
  %Head_0 = alloca [8 x i8], align 8
  store ptr %0, ptr %Head_0, align 8
  br label %bb1

bb1:                                              ; preds = %bb10, %start
  %_3 = load ptr, ptr %Head_0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_3) #7
  br i1 %_2, label %bb3, label %bb4

bb4:                                              ; preds = %bb1
  %_22 = load ptr, ptr %Head_0, align 8
  %_23 = ptrtoint ptr %_22 to i64
  %_26 = and i64 %_23, 7
  %_27 = icmp eq i64 %_26, 0
  br i1 %_27, label %bb8, label %panic

bb3:                                              ; preds = %bb1
  %_11 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #7
  ret void

bb8:                                              ; preds = %bb4
  %_28 = load ptr, ptr %Head_0, align 8
  %_29 = ptrtoint ptr %_28 to i64
  %_32 = icmp eq i64 %_29, 0
  %_33 = and i1 %_32, true
  %_34 = xor i1 %_33, true
  br i1 %_34, label %bb9, label %panic1

panic:                                            ; preds = %bb4
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_23, ptr align 8 @alloc_dfa39187727236555027018d4d96b2c4) #6
  unreachable

bb9:                                              ; preds = %bb8
  %1 = load ptr, ptr %Head_0, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 8
  %_9 = load i32, ptr %2, align 8
  %_4 = call i32 (ptr, ...) @printf(ptr @alloc_b929c71616281bfd1be2bd4038d3ddf1, i32 %_9) #7
  %_16 = load ptr, ptr %Head_0, align 8
  %_17 = ptrtoint ptr %_16 to i64
  %_20 = and i64 %_17, 7
  %_21 = icmp eq i64 %_20, 0
  br i1 %_21, label %bb7, label %panic2

panic1:                                           ; preds = %bb8
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_dfa39187727236555027018d4d96b2c4) #6
  unreachable

bb7:                                              ; preds = %bb9
  %_35 = load ptr, ptr %Head_0, align 8
  %_36 = ptrtoint ptr %_35 to i64
  %_39 = icmp eq i64 %_36, 0
  %_40 = and i1 %_39, true
  %_41 = xor i1 %_40, true
  br i1 %_41, label %bb10, label %panic3

panic2:                                           ; preds = %bb9
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_17, ptr align 8 @alloc_2807b4ea1e3172f9266d369f7715c008) #6
  unreachable

bb10:                                             ; preds = %bb7
  %3 = load ptr, ptr %Head_0, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 16
  %_10 = load ptr, ptr %4, align 8
  store ptr %_10, ptr %Head_0, align 8
  br label %bb1

panic3:                                           ; preds = %bb7
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_2807b4ea1e3172f9266d369f7715c008) #6
  unreachable
}

; Function Attrs: nounwind nonlazybind
define void @PrintReverseList(ptr %0) unnamed_addr #2 {
start:
  %Head_0 = alloca [8 x i8], align 8
  store ptr %0, ptr %Head_0, align 8
  br label %bb1

bb1:                                              ; preds = %bb15, %start
  %_37 = load ptr, ptr %Head_0, align 8
  %_38 = ptrtoint ptr %_37 to i64
  %_41 = and i64 %_38, 7
  %_42 = icmp eq i64 %_41, 0
  br i1 %_42, label %bb13, label %panic

bb13:                                             ; preds = %bb1
  %_43 = load ptr, ptr %Head_0, align 8
  %_44 = ptrtoint ptr %_43 to i64
  %_47 = icmp eq i64 %_44, 0
  %_48 = and i1 %_47, true
  %_49 = xor i1 %_48, true
  br i1 %_49, label %bb14, label %panic1

panic:                                            ; preds = %bb1
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_38, ptr align 8 @alloc_b184cd07ead8f50a6ccea0d1edf56e64) #6
  unreachable

bb14:                                             ; preds = %bb13
  %1 = load ptr, ptr %Head_0, align 8
  %2 = getelementptr inbounds i8, ptr %1, i64 16
  %_3 = load ptr, ptr %2, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_2 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_3) #7
  br i1 %_2, label %bb4, label %bb3

panic1:                                           ; preds = %bb13
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b184cd07ead8f50a6ccea0d1edf56e64) #6
  unreachable

bb3:                                              ; preds = %bb14
  %_31 = load ptr, ptr %Head_0, align 8
  %_32 = ptrtoint ptr %_31 to i64
  %_35 = and i64 %_32, 7
  %_36 = icmp eq i64 %_35, 0
  br i1 %_36, label %bb12, label %panic2

bb4:                                              ; preds = %bb17, %bb14
  %_6 = load ptr, ptr %Head_0, align 8
; call core::ptr::mut_ptr::<impl *mut T>::is_null
  %_5 = call zeroext i1 @"_ZN4core3ptr7mut_ptr31_$LT$impl$u20$$BP$mut$u20$T$GT$7is_null17h207f1ede15646f8bE"(ptr %_6) #7
  br i1 %_5, label %bb6, label %bb7

bb12:                                             ; preds = %bb3
  %_50 = load ptr, ptr %Head_0, align 8
  %_51 = ptrtoint ptr %_50 to i64
  %_54 = icmp eq i64 %_51, 0
  %_55 = and i1 %_54, true
  %_56 = xor i1 %_55, true
  br i1 %_56, label %bb15, label %panic3

panic2:                                           ; preds = %bb3
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_32, ptr align 8 @alloc_72e781ea6d93b94e40d385485a1c1753) #6
  unreachable

bb15:                                             ; preds = %bb12
  %3 = load ptr, ptr %Head_0, align 8
  %4 = getelementptr inbounds i8, ptr %3, i64 16
  %_4 = load ptr, ptr %4, align 8
  store ptr %_4, ptr %Head_0, align 8
  br label %bb1

panic3:                                           ; preds = %bb12
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_72e781ea6d93b94e40d385485a1c1753) #6
  unreachable

bb7:                                              ; preds = %bb4
  %_25 = load ptr, ptr %Head_0, align 8
  %_26 = ptrtoint ptr %_25 to i64
  %_29 = and i64 %_26, 7
  %_30 = icmp eq i64 %_29, 0
  br i1 %_30, label %bb11, label %panic4

bb6:                                              ; preds = %bb4
  %_14 = call i32 (ptr, ...) @printf(ptr @alloc_f3588b28b94f0809fcc8d717033d3e48) #7
  ret void

bb11:                                             ; preds = %bb7
  %_57 = load ptr, ptr %Head_0, align 8
  %_58 = ptrtoint ptr %_57 to i64
  %_61 = icmp eq i64 %_58, 0
  %_62 = and i1 %_61, true
  %_63 = xor i1 %_62, true
  br i1 %_63, label %bb16, label %panic5

panic4:                                           ; preds = %bb7
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_26, ptr align 8 @alloc_f2c7f4c42f24ae35a6bd6ecb43c9141b) #6
  unreachable

bb16:                                             ; preds = %bb11
  %5 = load ptr, ptr %Head_0, align 8
  %6 = getelementptr inbounds i8, ptr %5, i64 8
  %_12 = load i32, ptr %6, align 8
  %_7 = call i32 (ptr, ...) @printf(ptr @alloc_b929c71616281bfd1be2bd4038d3ddf1, i32 %_12) #7
  %_19 = load ptr, ptr %Head_0, align 8
  %_20 = ptrtoint ptr %_19 to i64
  %_23 = and i64 %_20, 7
  %_24 = icmp eq i64 %_23, 0
  br i1 %_24, label %bb10, label %panic6

panic5:                                           ; preds = %bb11
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_f2c7f4c42f24ae35a6bd6ecb43c9141b) #6
  unreachable

bb10:                                             ; preds = %bb16
  %_64 = load ptr, ptr %Head_0, align 8
  %_65 = ptrtoint ptr %_64 to i64
  %_68 = icmp eq i64 %_65, 0
  %_69 = and i1 %_68, true
  %_70 = xor i1 %_69, true
  br i1 %_70, label %bb17, label %panic7

panic6:                                           ; preds = %bb16
; call core::panicking::panic_misaligned_pointer_dereference
  call void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64 8, i64 %_20, ptr align 8 @alloc_b91c8134a1d035f37be503cb7c7a4e3a) #6
  unreachable

bb17:                                             ; preds = %bb10
  %7 = load ptr, ptr %Head_0, align 8
  %_13 = load ptr, ptr %7, align 8
  store ptr %_13, ptr %Head_0, align 8
  br label %bb4

panic7:                                           ; preds = %bb10
; call core::panicking::panic_null_pointer_dereference
  call void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8 @alloc_b91c8134a1d035f37be503cb7c7a4e3a) #6
  unreachable
}

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.smul.with.overflow.i64(i64, i64) #3

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare { i64, i1 } @llvm.uadd.with.overflow.i64(i64, i64) #3

; core::panicking::panic_nounwind
; Function Attrs: cold noinline noreturn nounwind nonlazybind
declare void @_ZN4core9panicking14panic_nounwind17h211d9ce8d63f12e7E(ptr align 1, i64) unnamed_addr #4

; Function Attrs: nounwind nonlazybind
declare ptr @malloc(i64) unnamed_addr #2

; core::panicking::panic_misaligned_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking36panic_misaligned_pointer_dereference17hcc3cbded9382b6e5E(i64, i64, ptr align 8) unnamed_addr #5

; core::panicking::panic_null_pointer_dereference
; Function Attrs: cold minsize noinline noreturn nounwind nonlazybind optsize
declare void @_ZN4core9panicking30panic_null_pointer_dereference17hf718fcc86a223baaE(ptr align 8) unnamed_addr #5

; Function Attrs: nounwind nonlazybind
declare void @free(ptr) unnamed_addr #2

; Function Attrs: nounwind nonlazybind
declare i32 @printf(ptr, ...) unnamed_addr #2

attributes #0 = { cold nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #1 = { inlinehint nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #2 = { nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { cold noinline noreturn nounwind nonlazybind "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #5 = { cold minsize noinline noreturn nounwind nonlazybind optsize "probe-stack"="inline-asm" "target-cpu"="x86-64" }
attributes #6 = { noreturn nounwind }
attributes #7 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.ident = !{!2}

!0 = !{i32 8, !"PIC Level", i32 2}
!1 = !{i32 2, !"RtLibUseGOT", i32 1}
!2 = !{!"rustc version 1.88.0-nightly (0b45675cf 2025-03-31)"}
