<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>spam_detection_inference</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">16</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>spam_detection_inference_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1cab499e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>spam_detection_inference_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>1cab499e</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>5e3fcdf4</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>dda4df14</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>spam_detection_controller_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b50b7477</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>result</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">5</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/except.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fcmp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fpu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/post_norm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pre_norm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pre_norm_fmul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/primitives.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spam_detection_inference_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spam_detection_inference_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spam_detection_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e6fbdd8e</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/fifo_generator_0/fifo_generator_0.xci</spirit:name>
        <spirit:userFileType>xci</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/except.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fcmp.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/fpu.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/post_norm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pre_norm.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/pre_norm_fmul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/primitives.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spam_detection_inference_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/spam_detection_inference_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>src/spam_detection_controller.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_xilinx_com_ip_fifo_generator_13_2__ref_view_fileset</spirit:name>
      <spirit:vendorExtensions>
        <xilinx:subCoreRef>
          <xilinx:componentRef xilinx:vendor="xilinx.com" xilinx:library="ip" xilinx:name="fifo_generator" xilinx:version="13.2">
            <xilinx:mode xilinx:name="create_mode"/>
          </xilinx:componentRef>
        </xilinx:subCoreRef>
      </spirit:vendorExtensions>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/data/spam_detection_inference.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/data/spam_detection_inference.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/src/spam_detection_inference.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/src/spam_detection_inference.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/spam_detection_inference_v1_0/src/spam_detection_inference_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/spam_detection_inference_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_dda4df14</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>src/spam_detection_controller_tb.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_implementation</spirit:userFileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_synthesis</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>spam detection inference</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="4" spirit:rangeType="long">6</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="5" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="6" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">spam_detection_inference_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">artix7</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>spam_detection_inference_v1.0</xilinx:displayName>
      <xilinx:coreRevision>13</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-03-16T23:37:17Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fad1144_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d61de60_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4437f642_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a1a36f3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24c791fc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43948bda_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79450c34_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ec90733_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@52524c2c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d373ee_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29ccecd3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ba14b5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@235033b5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7531fde0_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47bb026f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a6cf639_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128f01d6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a3d66a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7deba48f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13540ac4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7671897d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@629eddd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@309305e3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@360dd31a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2744a535_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55cad2e5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a0d7468_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f28e5d0_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7efd589c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58834e1c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@205f4259_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1fcb62b2_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4df2cb7f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@437836f1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6edffd1c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@97f215d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@566bfe31_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79b4fb3e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@654806cc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dab71d8_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@237a7217_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17655008_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9418a04_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21b04d8c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2dce2097_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dca7df_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b55557f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e2dcf95_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d9d71af_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@221bdf85_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c7a7bda_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc2c2e1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3223d47b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@461cf27f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d15ddbe_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@46104440_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2408b141_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@69484754_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f401316_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30d53d7c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@44b19cc1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f62c66d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@112f3a2f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ce38ea_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b4e025a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbcc48e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199e313e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6580f26c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47181673_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65e45e4a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5eb1c5c7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e507d2e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b8b7f3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48821da7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10939b0f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33deca5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d78cbfd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1553e51c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1753ab4b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14b1603e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2ee0ec4b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cb97335_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b49e012_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a2f8328_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42f91135_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27427b4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b07cb6f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4602b9f4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@edd09fd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e8312f7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e654f9c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a44ac57_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5635c2bb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@236fcfc5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@268bbb6a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228437ce_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e0694d4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48af63a6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b833742_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cb01849_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d2c2e9a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ecedcbd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dda2d26_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24781c4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@433a985_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@404e2f45_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7843c519_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@476f2d7f_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1da88880_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56737a7c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681decf2_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ca3b41a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a5799b6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@88469cd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e8640a7_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cb4d594_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@59b05211_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@455b3d1b_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73563add_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1386a376_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@137c407c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66fb70c3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@496aef45_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33f805e1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@656d205a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5c6893f3_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@229fc54e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5603917c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d99fd00_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fdb0629_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65896251_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a489065_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49fdca46_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@357dc2fb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@300295d6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7ddcf923_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20e86562_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66cbcc81_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bc62f95_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@71f47008_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17ed53ea_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b2aaf77_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b297dfc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3391d3f9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4222c1cc_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5b07de78_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9f90834_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1dc4c93a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1792d01d_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58ce6fdb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dd09be5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@429ee5ff_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f00f20c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33bd8ff6_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f6bebdb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@55d82223_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b1e362_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d3a9aed_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@583eed0c_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e899354_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1acef2fb_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8ce6dd9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7fc23be4_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4fdf3bbe_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18337c3e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@dd9bfe9_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d122d75_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79f18128_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21e3be88_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@67608ee5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@110a0b79_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@695ed763_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fdc226_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33745a52_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@e95f3b5_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@634ffabd_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@731b8b1_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ce1df47_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1cdbf11a_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@47c69806_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2524601e_ARCHIVE_LOCATION">c:/Users/Owner/ECE532/project/Client_FPGA/Feb_27_proj/ip_repo/spam_detection_inference_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="addc58e4"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="47e20032"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="90f036c9"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="e7b50784"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="a9d85264"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
