<VitisHLS:BurstInfo>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernels/conv2d_kernel.cpp:42:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 450 has been inferred" BundleName="HBM0" VarName="enc_weights" LoopLoc="kernels/conv2d_kernel.cpp:42:26" LoopName="VITIS_LOOP_42_1" ParentFunc="conv2d_kernel" Length="450" Direction="read" AccessID="enc_weightsseq" OrigID="for.inc.load.10" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernels/conv2d_kernel.cpp:47:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of length 6 has been inferred" BundleName="HBM0" VarName="enc_bias" LoopLoc="kernels/conv2d_kernel.cpp:47:26" LoopName="VITIS_LOOP_47_2" ParentFunc="conv2d_kernel" Length="6" Direction="read" AccessID="enc_biasseq" OrigID="for.inc15.load.4" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernels/conv2d_kernel.cpp:60:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential read of variable length has been inferred" BundleName="HBM1" VarName="enc_input" LoopLoc="kernels/conv2d_kernel.cpp:60:26" LoopName="VITIS_LOOP_60_3" ParentFunc="conv2d_kernel" Length="variable" Direction="read" AccessID="enc_inputseq" OrigID="for.inc29.load.6" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_PASSED" fe_name="BurstInferredPassed" src_info="kernels/conv2d_kernel.cpp:75:26" msg_id="214-116" msg_severity="INFO" msg_body="Sequential write of variable length has been inferred" BundleName="HBM2" VarName="enc_output" LoopLoc="kernels/conv2d_kernel.cpp:75:26" LoopName="VITIS_LOOP_75_4" ParentFunc="conv2d_kernel" Length="variable" Direction="write" AccessID="enc_outputseq" OrigID="for.inc45.store.10" OrigAccess-DebugLoc="kernels/conv2d_kernel.cpp:78:27" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="kernels/conv2d_kernel.cpp:75:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential write of variable length has been widened by 2" BundleName="HBM2" VarName="enc_output" LoopLoc="kernels/conv2d_kernel.cpp:75:26" LoopName="VITIS_LOOP_75_4" ParentFunc="conv2d_kernel" Length="variable" Direction="write" AccessID="wseq" OrigID="enc_outputseq" OrigAccess-DebugLoc="kernels/conv2d_kernel.cpp:75:26" OrigDirection="write"/>
    <burst group="BURST_VERBOSE_WIDEN_MISSED" fe_name="BadAccessLenMissed" src_info="kernels/conv2d_kernel.cpp:60:26" msg_id="214-234" msg_severity="INFO" msg_body="Sequential access length is not divisible by 2" resolution="214-234" BundleName="HBM1" VarName="enc_input" LoopLoc="kernels/conv2d_kernel.cpp:60:26" LoopName="VITIS_LOOP_60_3" ParentFunc="conv2d_kernel" OrigID="enc_inputseq" OrigAccess-DebugLoc="kernels/conv2d_kernel.cpp:60:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="kernels/conv2d_kernel.cpp:47:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 6 x 32bit words has been widened by 2: 3 x 64bit words" BundleName="HBM0" VarName="enc_bias" LoopLoc="kernels/conv2d_kernel.cpp:47:26" LoopName="VITIS_LOOP_47_2" ParentFunc="conv2d_kernel" Length="3" Direction="read" AccessID="wseq18" OrigID="enc_biasseq" OrigAccess-DebugLoc="kernels/conv2d_kernel.cpp:47:26" OrigDirection="read"/>
    <burst group="BURST_VERBOSE_WIDEN_PASSED" fe_name="BurstWidenedPassed" src_info="kernels/conv2d_kernel.cpp:42:26" msg_id="214-119" msg_severity="INFO" msg_body="Sequential read of 450 x 32bit words has been widened by 2: 225 x 64bit words" BundleName="HBM0" VarName="enc_weights" LoopLoc="kernels/conv2d_kernel.cpp:42:26" LoopName="VITIS_LOOP_42_1" ParentFunc="conv2d_kernel" Length="225" Direction="read" AccessID="wseq20" OrigID="enc_weightsseq" OrigAccess-DebugLoc="kernels/conv2d_kernel.cpp:42:26" OrigDirection="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernels/conv2d_kernel.cpp:42:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 225 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="HBM0" Length="225" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernels/conv2d_kernel.cpp:47:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of length 3 and bit width 64 has been inferred on bundle 'HBM0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="HBM0" Length="3" Width="64" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernels/conv2d_kernel.cpp:60:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst reads of variable length and bit width 32 in loop 'VITIS_LOOP_60_3' has been inferred on bundle 'HBM1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="HBM1" LoopLoc="kernels/conv2d_kernel.cpp:60:26" LoopName="VITIS_LOOP_60_3" Length="variable" Width="32" Direction="read"/>
    <burst group="BURST_SUMMARY" fe_name="BurstInferredSummaryPassed" src_info="kernels/conv2d_kernel.cpp:75:26" msg_id="214-115" msg_severity="INFO" msg_body="Multiple burst writes of variable length and bit width 64 has been inferred on bundle 'HBM2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings." BundleName="HBM2" Length="variable" Width="64" Direction="write"/>
</VitisHLS:BurstInfo>

