

================================================================
== Vitis HLS Report for 'transmitter'
================================================================
* Date:           Tue Apr  2 19:49:47 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        transmitter
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.622 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  131|  131|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_29_1  |       28|       28|         9|          -|          -|     3|        no|
        |- VITIS_LOOP_43_2  |      100|      100|         2|          -|          -|    50|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    160|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        0|    -|      24|     10|    0|
|Multiplexer      |        -|    -|       -|    582|    -|
|Register         |        -|    -|     169|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     193|    752|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |      Memory      |            Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |pnGenSequence_U   |pnGenSequence_ROM_AUTO_1R     |        0|   2|   1|    0|    50|    1|     1|           50|
    |scrambledDataI_U  |scrambledDataI_RAM_AUTO_1R1W  |        0|  10|   4|    0|    50|    5|     1|          250|
    |scrambledDataQ_U  |scrambledDataQ_RAM_AUTO_1R1W  |        0|  12|   5|    0|    50|    6|     1|          300|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total             |                              |        0|  24|  10|    0|   150|   12|     3|          600|
    +------------------+------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln29_fu_614_p2    |         +|   0|  0|  14|           6|           5|
    |add_ln43_fu_913_p2    |         +|   0|  0|  14|           6|           1|
    |icmp_ln29_fu_598_p2   |      icmp|   0|  0|  10|           6|           5|
    |icmp_ln43_fu_907_p2   |      icmp|   0|  0|  10|           6|           5|
    |or_ln220_1_fu_956_p2  |        or|   0|  0|   6|           6|           6|
    |or_ln220_fu_942_p2    |        or|   0|  0|   5|           5|           5|
    |or_ln29_10_fu_788_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_11_fu_818_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_12_fu_828_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_13_fu_858_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_14_fu_868_p2  |        or|   0|  0|   6|           6|           4|
    |or_ln29_1_fu_588_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln29_2_fu_604_p2   |        or|   0|  0|   6|           6|           2|
    |or_ln29_3_fu_658_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_4_fu_668_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_5_fu_698_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_6_fu_708_p2   |        or|   0|  0|   6|           6|           3|
    |or_ln29_7_fu_738_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_8_fu_748_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_9_fu_778_p2   |        or|   0|  0|   6|           6|           4|
    |or_ln29_fu_547_p2     |        or|   0|  0|   6|           6|           1|
    |xor_ln31_fu_566_p2    |       xor|   0|  0|   5|           5|           5|
    |xor_ln32_fu_572_p2    |       xor|   0|  0|   6|           6|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 160|         136|          87|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |and38_i3032_fu_102       |   9|          2|   32|         64|
    |ap_NS_fsm                |  65|         13|    1|         13|
    |i_1_fu_106               |   9|          2|    6|         12|
    |i_fu_90                  |   9|          2|    6|         12|
    |pnGenSequence_address0   |  48|          9|    6|         54|
    |pnGenSequence_address1   |  48|          9|    6|         54|
    |scrambledDataI_address0  |  53|         10|    6|         60|
    |scrambledDataI_address1  |  48|          9|    6|         54|
    |scrambledDataI_d0        |  48|          9|    5|         45|
    |scrambledDataI_d1        |  48|          9|    5|         45|
    |scrambledDataQ_address0  |  53|         10|    6|         60|
    |scrambledDataQ_address1  |  48|          9|    6|         54|
    |scrambledDataQ_d0        |  48|          9|    6|         54|
    |scrambledDataQ_d1        |  48|          9|    6|         54|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 582|        111|  103|        635|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |and38_i3032_fu_102     |  32|   0|   32|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |encoder_state_1        |  32|   0|   32|          0|
    |i_1_fu_106             |   6|   0|    6|          0|
    |i_2_reg_988            |   6|   0|    6|          0|
    |i_fu_90                |   6|   0|    6|          0|
    |trunc_ln29_reg_983     |   6|   0|    6|          0|
    |trunc_ln32_reg_978     |   5|   0|    5|          0|
    |zext_ln29_1_reg_1026   |   5|   0|   64|         59|
    |zext_ln29_reg_1004     |   6|   0|   64|         58|
    |zext_ln31_10_reg_1065  |   5|   0|   64|         59|
    |zext_ln31_13_reg_1076  |   4|   0|   64|         60|
    |zext_ln31_16_reg_1087  |   4|   0|   64|         60|
    |zext_ln31_19_reg_1098  |   3|   0|   64|         61|
    |zext_ln31_22_reg_1109  |   5|   0|   64|         59|
    |zext_ln31_25_reg_1120  |   4|   0|   64|         60|
    |zext_ln31_28_reg_1131  |   4|   0|   64|         60|
    |zext_ln31_2_reg_1015   |   5|   0|   64|         59|
    |zext_ln31_31_reg_1142  |   3|   0|   64|         61|
    |zext_ln31_34_reg_1153  |   4|   0|   64|         60|
    |zext_ln31_37_reg_1164  |   3|   0|   64|         61|
    |zext_ln31_40_reg_1175  |   3|   0|   64|         61|
    |zext_ln31_43_reg_1186  |   2|   0|   64|         62|
    |zext_ln31_7_reg_1040   |   4|   0|   64|         60|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 169|   0| 1129|        960|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|   transmitter|  return value|
|input_i          |   in|   16|     ap_none|       input_i|       pointer|
|input_q          |   in|   16|     ap_none|       input_q|       pointer|
|output_i         |  out|   64|      ap_vld|      output_i|       pointer|
|output_i_ap_vld  |  out|    1|      ap_vld|      output_i|       pointer|
+-----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 12 
12 --> 11 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [tx_src/transmitter.cpp:20]   --->   Operation 14 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_i"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %input_q"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %input_q, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %output_i"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %output_i, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%scrambledDataI = alloca i64 1" [tx_src/transmitter.cpp:28]   --->   Operation 21 'alloca' 'scrambledDataI' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%scrambledDataQ = alloca i64 1" [tx_src/transmitter.cpp:28]   --->   Operation 22 'alloca' 'scrambledDataQ' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%input_i_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_i" [tx_src/transmitter.cpp:31]   --->   Operation 23 'read' 'input_i_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln32 = trunc i16 %input_i_read" [tx_src/transmitter.cpp:32]   --->   Operation 24 'trunc' 'trunc_ln32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_q_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %input_q" [tx_src/transmitter.cpp:32]   --->   Operation 25 'read' 'input_q_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i16 %input_q_read" [tx_src/transmitter.cpp:29]   --->   Operation 26 'trunc' 'trunc_ln29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 0, i6 %i" [tx_src/transmitter.cpp:29]   --->   Operation 27 'store' 'store_ln29' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.0.split" [tx_src/transmitter.cpp:29]   --->   Operation 28 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%i_2 = load i6 %i" [tx_src/transmitter.cpp:29]   --->   Operation 29 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i6 %i_2" [tx_src/transmitter.cpp:29]   --->   Operation 30 'zext' 'zext_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%pnGenSequence_addr = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln29" [tx_src/transmitter.cpp:31]   --->   Operation 31 'getelementptr' 'pnGenSequence_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [2/2] (2.32ns)   --->   "%pnGenSequence_load = load i6 %pnGenSequence_addr" [tx_src/transmitter.cpp:31]   --->   Operation 32 'load' 'pnGenSequence_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%or_ln29 = or i6 %i_2, i6 1" [tx_src/transmitter.cpp:29]   --->   Operation 33 'or' 'or_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln31_2 = zext i6 %or_ln29" [tx_src/transmitter.cpp:31]   --->   Operation 34 'zext' 'zext_ln31_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_1 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_2" [tx_src/transmitter.cpp:31]   --->   Operation 35 'getelementptr' 'pnGenSequence_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [2/2] (2.32ns)   --->   "%pnGenSequence_load_1 = load i6 %pnGenSequence_addr_1" [tx_src/transmitter.cpp:31]   --->   Operation 36 'load' 'pnGenSequence_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 3 <SV = 2> <Delay = 5.62>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%specloopname_ln29 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [tx_src/transmitter.cpp:29]   --->   Operation 37 'specloopname' 'specloopname_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/2] (2.32ns)   --->   "%pnGenSequence_load = load i6 %pnGenSequence_addr" [tx_src/transmitter.cpp:31]   --->   Operation 38 'load' 'pnGenSequence_load' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i1 %pnGenSequence_load" [tx_src/transmitter.cpp:31]   --->   Operation 39 'zext' 'zext_ln31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln31_1 = zext i1 %pnGenSequence_load" [tx_src/transmitter.cpp:31]   --->   Operation 40 'zext' 'zext_ln31_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.78ns)   --->   "%xor_ln31 = xor i5 %trunc_ln32, i5 %zext_ln31" [tx_src/transmitter.cpp:31]   --->   Operation 41 'xor' 'xor_ln31' <Predicate = true> <Delay = 0.78> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%scrambledDataI_addr = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln29" [tx_src/transmitter.cpp:31]   --->   Operation 42 'getelementptr' 'scrambledDataI_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %xor_ln31, i6 %scrambledDataI_addr" [tx_src/transmitter.cpp:31]   --->   Operation 43 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_3 : Operation 44 [1/1] (0.97ns)   --->   "%xor_ln32 = xor i6 %trunc_ln29, i6 %zext_ln31_1" [tx_src/transmitter.cpp:32]   --->   Operation 44 'xor' 'xor_ln32' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln29" [tx_src/transmitter.cpp:32]   --->   Operation 45 'getelementptr' 'scrambledDataQ_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %xor_ln32, i6 %scrambledDataQ_addr" [tx_src/transmitter.cpp:32]   --->   Operation 46 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_3 : Operation 47 [1/2] (2.32ns)   --->   "%pnGenSequence_load_1 = load i6 %pnGenSequence_addr_1" [tx_src/transmitter.cpp:31]   --->   Operation 47 'load' 'pnGenSequence_load_1' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln31_3 = zext i1 %pnGenSequence_load_1" [tx_src/transmitter.cpp:31]   --->   Operation 48 'zext' 'zext_ln31_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln31_4 = zext i1 %pnGenSequence_load_1" [tx_src/transmitter.cpp:31]   --->   Operation 49 'zext' 'zext_ln31_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_1 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_2" [tx_src/transmitter.cpp:31]   --->   Operation 50 'getelementptr' 'scrambledDataI_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_3, i6 %scrambledDataI_addr_1" [tx_src/transmitter.cpp:31]   --->   Operation 51 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_1 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_2" [tx_src/transmitter.cpp:32]   --->   Operation 52 'getelementptr' 'scrambledDataQ_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_4, i6 %scrambledDataQ_addr_1" [tx_src/transmitter.cpp:32]   --->   Operation 53 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln29_1 = or i6 %i_2, i6 2" [tx_src/transmitter.cpp:29]   --->   Operation 54 'or' 'or_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i6 %or_ln29_1" [tx_src/transmitter.cpp:29]   --->   Operation 55 'zext' 'zext_ln29_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.42ns)   --->   "%icmp_ln29 = icmp_eq  i6 %or_ln29_1, i6 50" [tx_src/transmitter.cpp:29]   --->   Operation 56 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 3, i64 3, i64 3"   --->   Operation 57 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %for.inc.2, void %for.end" [tx_src/transmitter.cpp:29]   --->   Operation 58 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_2 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln29_1" [tx_src/transmitter.cpp:31]   --->   Operation 59 'getelementptr' 'pnGenSequence_addr_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 60 [2/2] (2.32ns)   --->   "%pnGenSequence_load_2 = load i6 %pnGenSequence_addr_2" [tx_src/transmitter.cpp:31]   --->   Operation 60 'load' 'pnGenSequence_load_2' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%or_ln29_2 = or i6 %i_2, i6 3" [tx_src/transmitter.cpp:29]   --->   Operation 61 'or' 'or_ln29_2' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln31_7 = zext i6 %or_ln29_2" [tx_src/transmitter.cpp:31]   --->   Operation 62 'zext' 'zext_ln31_7' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_3 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_7" [tx_src/transmitter.cpp:31]   --->   Operation 63 'getelementptr' 'pnGenSequence_addr_3' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 64 [2/2] (2.32ns)   --->   "%pnGenSequence_load_3 = load i6 %pnGenSequence_addr_3" [tx_src/transmitter.cpp:31]   --->   Operation 64 'load' 'pnGenSequence_load_3' <Predicate = (!icmp_ln29)> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_3 : Operation 65 [1/1] (1.82ns)   --->   "%add_ln29 = add i6 %i_2, i6 16" [tx_src/transmitter.cpp:29]   --->   Operation 65 'add' 'add_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.58ns)   --->   "%store_ln29 = store i6 %add_ln29, i6 %i" [tx_src/transmitter.cpp:29]   --->   Operation 66 'store' 'store_ln29' <Predicate = (!icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%and38_i3032 = alloca i32 1"   --->   Operation 67 'alloca' 'and38_i3032' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1"   --->   Operation 68 'alloca' 'i_1' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%encoder_state_1_load = load i32 %encoder_state_1" [tx_src/transmitter.cpp:220]   --->   Operation 69 'load' 'encoder_state_1_load' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.58ns)   --->   "%store_ln43 = store i6 0, i6 %i_1" [tx_src/transmitter.cpp:43]   --->   Operation 70 'store' 'store_ln43' <Predicate = (icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 71 [1/1] (1.58ns)   --->   "%store_ln43 = store i32 %encoder_state_1_load, i32 %and38_i3032" [tx_src/transmitter.cpp:43]   --->   Operation 71 'store' 'store_ln43' <Predicate = (icmp_ln29)> <Delay = 1.58>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc33" [tx_src/transmitter.cpp:43]   --->   Operation 72 'br' 'br_ln43' <Predicate = (icmp_ln29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 4.64>
ST_4 : Operation 73 [1/2] (2.32ns)   --->   "%pnGenSequence_load_2 = load i6 %pnGenSequence_addr_2" [tx_src/transmitter.cpp:31]   --->   Operation 73 'load' 'pnGenSequence_load_2' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln31_5 = zext i1 %pnGenSequence_load_2" [tx_src/transmitter.cpp:31]   --->   Operation 74 'zext' 'zext_ln31_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln31_6 = zext i1 %pnGenSequence_load_2" [tx_src/transmitter.cpp:31]   --->   Operation 75 'zext' 'zext_ln31_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_2 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln29_1" [tx_src/transmitter.cpp:31]   --->   Operation 76 'getelementptr' 'scrambledDataI_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_5, i6 %scrambledDataI_addr_2" [tx_src/transmitter.cpp:31]   --->   Operation 77 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_2 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln29_1" [tx_src/transmitter.cpp:32]   --->   Operation 78 'getelementptr' 'scrambledDataQ_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_6, i6 %scrambledDataQ_addr_2" [tx_src/transmitter.cpp:32]   --->   Operation 79 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_4 : Operation 80 [1/2] (2.32ns)   --->   "%pnGenSequence_load_3 = load i6 %pnGenSequence_addr_3" [tx_src/transmitter.cpp:31]   --->   Operation 80 'load' 'pnGenSequence_load_3' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln31_8 = zext i1 %pnGenSequence_load_3" [tx_src/transmitter.cpp:31]   --->   Operation 81 'zext' 'zext_ln31_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln31_9 = zext i1 %pnGenSequence_load_3" [tx_src/transmitter.cpp:31]   --->   Operation 82 'zext' 'zext_ln31_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_3 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_7" [tx_src/transmitter.cpp:31]   --->   Operation 83 'getelementptr' 'scrambledDataI_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_8, i6 %scrambledDataI_addr_3" [tx_src/transmitter.cpp:31]   --->   Operation 84 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_3 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_7" [tx_src/transmitter.cpp:32]   --->   Operation 85 'getelementptr' 'scrambledDataQ_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_9, i6 %scrambledDataQ_addr_3" [tx_src/transmitter.cpp:32]   --->   Operation 86 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln29_3 = or i6 %i_2, i6 4" [tx_src/transmitter.cpp:29]   --->   Operation 87 'or' 'or_ln29_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln31_10 = zext i6 %or_ln29_3" [tx_src/transmitter.cpp:31]   --->   Operation 88 'zext' 'zext_ln31_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_4 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_10" [tx_src/transmitter.cpp:31]   --->   Operation 89 'getelementptr' 'pnGenSequence_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (2.32ns)   --->   "%pnGenSequence_load_4 = load i6 %pnGenSequence_addr_4" [tx_src/transmitter.cpp:31]   --->   Operation 90 'load' 'pnGenSequence_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%or_ln29_4 = or i6 %i_2, i6 5" [tx_src/transmitter.cpp:29]   --->   Operation 91 'or' 'or_ln29_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln31_13 = zext i6 %or_ln29_4" [tx_src/transmitter.cpp:31]   --->   Operation 92 'zext' 'zext_ln31_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_5 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_13" [tx_src/transmitter.cpp:31]   --->   Operation 93 'getelementptr' 'pnGenSequence_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (2.32ns)   --->   "%pnGenSequence_load_5 = load i6 %pnGenSequence_addr_5" [tx_src/transmitter.cpp:31]   --->   Operation 94 'load' 'pnGenSequence_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 95 [1/2] (2.32ns)   --->   "%pnGenSequence_load_4 = load i6 %pnGenSequence_addr_4" [tx_src/transmitter.cpp:31]   --->   Operation 95 'load' 'pnGenSequence_load_4' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_5 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln31_11 = zext i1 %pnGenSequence_load_4" [tx_src/transmitter.cpp:31]   --->   Operation 96 'zext' 'zext_ln31_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln31_12 = zext i1 %pnGenSequence_load_4" [tx_src/transmitter.cpp:31]   --->   Operation 97 'zext' 'zext_ln31_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_4 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_10" [tx_src/transmitter.cpp:31]   --->   Operation 98 'getelementptr' 'scrambledDataI_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_11, i6 %scrambledDataI_addr_4" [tx_src/transmitter.cpp:31]   --->   Operation 99 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_4 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_10" [tx_src/transmitter.cpp:32]   --->   Operation 100 'getelementptr' 'scrambledDataQ_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_12, i6 %scrambledDataQ_addr_4" [tx_src/transmitter.cpp:32]   --->   Operation 101 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_5 : Operation 102 [1/2] (2.32ns)   --->   "%pnGenSequence_load_5 = load i6 %pnGenSequence_addr_5" [tx_src/transmitter.cpp:31]   --->   Operation 102 'load' 'pnGenSequence_load_5' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%zext_ln31_14 = zext i1 %pnGenSequence_load_5" [tx_src/transmitter.cpp:31]   --->   Operation 103 'zext' 'zext_ln31_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%zext_ln31_15 = zext i1 %pnGenSequence_load_5" [tx_src/transmitter.cpp:31]   --->   Operation 104 'zext' 'zext_ln31_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_5 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_13" [tx_src/transmitter.cpp:31]   --->   Operation 105 'getelementptr' 'scrambledDataI_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_14, i6 %scrambledDataI_addr_5" [tx_src/transmitter.cpp:31]   --->   Operation 106 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_5 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_13" [tx_src/transmitter.cpp:32]   --->   Operation 107 'getelementptr' 'scrambledDataQ_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_15, i6 %scrambledDataQ_addr_5" [tx_src/transmitter.cpp:32]   --->   Operation 108 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln29_5 = or i6 %i_2, i6 6" [tx_src/transmitter.cpp:29]   --->   Operation 109 'or' 'or_ln29_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln31_16 = zext i6 %or_ln29_5" [tx_src/transmitter.cpp:31]   --->   Operation 110 'zext' 'zext_ln31_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_6 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_16" [tx_src/transmitter.cpp:31]   --->   Operation 111 'getelementptr' 'pnGenSequence_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 112 [2/2] (2.32ns)   --->   "%pnGenSequence_load_6 = load i6 %pnGenSequence_addr_6" [tx_src/transmitter.cpp:31]   --->   Operation 112 'load' 'pnGenSequence_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln29_6 = or i6 %i_2, i6 7" [tx_src/transmitter.cpp:29]   --->   Operation 113 'or' 'or_ln29_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%zext_ln31_19 = zext i6 %or_ln29_6" [tx_src/transmitter.cpp:31]   --->   Operation 114 'zext' 'zext_ln31_19' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_7 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_19" [tx_src/transmitter.cpp:31]   --->   Operation 115 'getelementptr' 'pnGenSequence_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 116 [2/2] (2.32ns)   --->   "%pnGenSequence_load_7 = load i6 %pnGenSequence_addr_7" [tx_src/transmitter.cpp:31]   --->   Operation 116 'load' 'pnGenSequence_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 6 <SV = 5> <Delay = 4.64>
ST_6 : Operation 117 [1/2] (2.32ns)   --->   "%pnGenSequence_load_6 = load i6 %pnGenSequence_addr_6" [tx_src/transmitter.cpp:31]   --->   Operation 117 'load' 'pnGenSequence_load_6' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln31_17 = zext i1 %pnGenSequence_load_6" [tx_src/transmitter.cpp:31]   --->   Operation 118 'zext' 'zext_ln31_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln31_18 = zext i1 %pnGenSequence_load_6" [tx_src/transmitter.cpp:31]   --->   Operation 119 'zext' 'zext_ln31_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_6 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_16" [tx_src/transmitter.cpp:31]   --->   Operation 120 'getelementptr' 'scrambledDataI_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_17, i6 %scrambledDataI_addr_6" [tx_src/transmitter.cpp:31]   --->   Operation 121 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_6 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_16" [tx_src/transmitter.cpp:32]   --->   Operation 122 'getelementptr' 'scrambledDataQ_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_18, i6 %scrambledDataQ_addr_6" [tx_src/transmitter.cpp:32]   --->   Operation 123 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_6 : Operation 124 [1/2] (2.32ns)   --->   "%pnGenSequence_load_7 = load i6 %pnGenSequence_addr_7" [tx_src/transmitter.cpp:31]   --->   Operation 124 'load' 'pnGenSequence_load_7' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln31_20 = zext i1 %pnGenSequence_load_7" [tx_src/transmitter.cpp:31]   --->   Operation 125 'zext' 'zext_ln31_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln31_21 = zext i1 %pnGenSequence_load_7" [tx_src/transmitter.cpp:31]   --->   Operation 126 'zext' 'zext_ln31_21' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_7 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_19" [tx_src/transmitter.cpp:31]   --->   Operation 127 'getelementptr' 'scrambledDataI_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_20, i6 %scrambledDataI_addr_7" [tx_src/transmitter.cpp:31]   --->   Operation 128 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_7 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_19" [tx_src/transmitter.cpp:32]   --->   Operation 129 'getelementptr' 'scrambledDataQ_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 130 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_21, i6 %scrambledDataQ_addr_7" [tx_src/transmitter.cpp:32]   --->   Operation 130 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln29_7 = or i6 %i_2, i6 8" [tx_src/transmitter.cpp:29]   --->   Operation 131 'or' 'or_ln29_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%zext_ln31_22 = zext i6 %or_ln29_7" [tx_src/transmitter.cpp:31]   --->   Operation 132 'zext' 'zext_ln31_22' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_8 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_22" [tx_src/transmitter.cpp:31]   --->   Operation 133 'getelementptr' 'pnGenSequence_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 134 [2/2] (2.32ns)   --->   "%pnGenSequence_load_8 = load i6 %pnGenSequence_addr_8" [tx_src/transmitter.cpp:31]   --->   Operation 134 'load' 'pnGenSequence_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln29_8 = or i6 %i_2, i6 9" [tx_src/transmitter.cpp:29]   --->   Operation 135 'or' 'or_ln29_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln31_25 = zext i6 %or_ln29_8" [tx_src/transmitter.cpp:31]   --->   Operation 136 'zext' 'zext_ln31_25' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_9 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_25" [tx_src/transmitter.cpp:31]   --->   Operation 137 'getelementptr' 'pnGenSequence_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 138 [2/2] (2.32ns)   --->   "%pnGenSequence_load_9 = load i6 %pnGenSequence_addr_9" [tx_src/transmitter.cpp:31]   --->   Operation 138 'load' 'pnGenSequence_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 7 <SV = 6> <Delay = 4.64>
ST_7 : Operation 139 [1/2] (2.32ns)   --->   "%pnGenSequence_load_8 = load i6 %pnGenSequence_addr_8" [tx_src/transmitter.cpp:31]   --->   Operation 139 'load' 'pnGenSequence_load_8' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln31_23 = zext i1 %pnGenSequence_load_8" [tx_src/transmitter.cpp:31]   --->   Operation 140 'zext' 'zext_ln31_23' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln31_24 = zext i1 %pnGenSequence_load_8" [tx_src/transmitter.cpp:31]   --->   Operation 141 'zext' 'zext_ln31_24' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 142 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_8 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_22" [tx_src/transmitter.cpp:31]   --->   Operation 142 'getelementptr' 'scrambledDataI_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 143 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_23, i6 %scrambledDataI_addr_8" [tx_src/transmitter.cpp:31]   --->   Operation 143 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_7 : Operation 144 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_8 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_22" [tx_src/transmitter.cpp:32]   --->   Operation 144 'getelementptr' 'scrambledDataQ_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 145 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_24, i6 %scrambledDataQ_addr_8" [tx_src/transmitter.cpp:32]   --->   Operation 145 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_7 : Operation 146 [1/2] (2.32ns)   --->   "%pnGenSequence_load_9 = load i6 %pnGenSequence_addr_9" [tx_src/transmitter.cpp:31]   --->   Operation 146 'load' 'pnGenSequence_load_9' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_7 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln31_26 = zext i1 %pnGenSequence_load_9" [tx_src/transmitter.cpp:31]   --->   Operation 147 'zext' 'zext_ln31_26' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 148 [1/1] (0.00ns)   --->   "%zext_ln31_27 = zext i1 %pnGenSequence_load_9" [tx_src/transmitter.cpp:31]   --->   Operation 148 'zext' 'zext_ln31_27' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 149 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_9 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_25" [tx_src/transmitter.cpp:31]   --->   Operation 149 'getelementptr' 'scrambledDataI_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 150 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_26, i6 %scrambledDataI_addr_9" [tx_src/transmitter.cpp:31]   --->   Operation 150 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_7 : Operation 151 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_9 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_25" [tx_src/transmitter.cpp:32]   --->   Operation 151 'getelementptr' 'scrambledDataQ_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 152 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_27, i6 %scrambledDataQ_addr_9" [tx_src/transmitter.cpp:32]   --->   Operation 152 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_7 : Operation 153 [1/1] (0.00ns)   --->   "%or_ln29_9 = or i6 %i_2, i6 10" [tx_src/transmitter.cpp:29]   --->   Operation 153 'or' 'or_ln29_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln31_28 = zext i6 %or_ln29_9" [tx_src/transmitter.cpp:31]   --->   Operation 154 'zext' 'zext_ln31_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 155 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_10 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_28" [tx_src/transmitter.cpp:31]   --->   Operation 155 'getelementptr' 'pnGenSequence_addr_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 156 [2/2] (2.32ns)   --->   "%pnGenSequence_load_10 = load i6 %pnGenSequence_addr_10" [tx_src/transmitter.cpp:31]   --->   Operation 156 'load' 'pnGenSequence_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_7 : Operation 157 [1/1] (0.00ns)   --->   "%or_ln29_10 = or i6 %i_2, i6 11" [tx_src/transmitter.cpp:29]   --->   Operation 157 'or' 'or_ln29_10' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln31_31 = zext i6 %or_ln29_10" [tx_src/transmitter.cpp:31]   --->   Operation 158 'zext' 'zext_ln31_31' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 159 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_11 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_31" [tx_src/transmitter.cpp:31]   --->   Operation 159 'getelementptr' 'pnGenSequence_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 160 [2/2] (2.32ns)   --->   "%pnGenSequence_load_11 = load i6 %pnGenSequence_addr_11" [tx_src/transmitter.cpp:31]   --->   Operation 160 'load' 'pnGenSequence_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 8 <SV = 7> <Delay = 4.64>
ST_8 : Operation 161 [1/2] (2.32ns)   --->   "%pnGenSequence_load_10 = load i6 %pnGenSequence_addr_10" [tx_src/transmitter.cpp:31]   --->   Operation 161 'load' 'pnGenSequence_load_10' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_8 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln31_29 = zext i1 %pnGenSequence_load_10" [tx_src/transmitter.cpp:31]   --->   Operation 162 'zext' 'zext_ln31_29' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln31_30 = zext i1 %pnGenSequence_load_10" [tx_src/transmitter.cpp:31]   --->   Operation 163 'zext' 'zext_ln31_30' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 164 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_10 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_28" [tx_src/transmitter.cpp:31]   --->   Operation 164 'getelementptr' 'scrambledDataI_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 165 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_29, i6 %scrambledDataI_addr_10" [tx_src/transmitter.cpp:31]   --->   Operation 165 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_8 : Operation 166 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_10 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_28" [tx_src/transmitter.cpp:32]   --->   Operation 166 'getelementptr' 'scrambledDataQ_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 167 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_30, i6 %scrambledDataQ_addr_10" [tx_src/transmitter.cpp:32]   --->   Operation 167 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_8 : Operation 168 [1/2] (2.32ns)   --->   "%pnGenSequence_load_11 = load i6 %pnGenSequence_addr_11" [tx_src/transmitter.cpp:31]   --->   Operation 168 'load' 'pnGenSequence_load_11' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%zext_ln31_32 = zext i1 %pnGenSequence_load_11" [tx_src/transmitter.cpp:31]   --->   Operation 169 'zext' 'zext_ln31_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln31_33 = zext i1 %pnGenSequence_load_11" [tx_src/transmitter.cpp:31]   --->   Operation 170 'zext' 'zext_ln31_33' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 171 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_11 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_31" [tx_src/transmitter.cpp:31]   --->   Operation 171 'getelementptr' 'scrambledDataI_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 172 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_32, i6 %scrambledDataI_addr_11" [tx_src/transmitter.cpp:31]   --->   Operation 172 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_8 : Operation 173 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_11 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_31" [tx_src/transmitter.cpp:32]   --->   Operation 173 'getelementptr' 'scrambledDataQ_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 174 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_33, i6 %scrambledDataQ_addr_11" [tx_src/transmitter.cpp:32]   --->   Operation 174 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_8 : Operation 175 [1/1] (0.00ns)   --->   "%or_ln29_11 = or i6 %i_2, i6 12" [tx_src/transmitter.cpp:29]   --->   Operation 175 'or' 'or_ln29_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln31_34 = zext i6 %or_ln29_11" [tx_src/transmitter.cpp:31]   --->   Operation 176 'zext' 'zext_ln31_34' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 177 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_12 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_34" [tx_src/transmitter.cpp:31]   --->   Operation 177 'getelementptr' 'pnGenSequence_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 178 [2/2] (2.32ns)   --->   "%pnGenSequence_load_12 = load i6 %pnGenSequence_addr_12" [tx_src/transmitter.cpp:31]   --->   Operation 178 'load' 'pnGenSequence_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_8 : Operation 179 [1/1] (0.00ns)   --->   "%or_ln29_12 = or i6 %i_2, i6 13" [tx_src/transmitter.cpp:29]   --->   Operation 179 'or' 'or_ln29_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln31_37 = zext i6 %or_ln29_12" [tx_src/transmitter.cpp:31]   --->   Operation 180 'zext' 'zext_ln31_37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 181 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_13 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_37" [tx_src/transmitter.cpp:31]   --->   Operation 181 'getelementptr' 'pnGenSequence_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 182 [2/2] (2.32ns)   --->   "%pnGenSequence_load_13 = load i6 %pnGenSequence_addr_13" [tx_src/transmitter.cpp:31]   --->   Operation 182 'load' 'pnGenSequence_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 9 <SV = 8> <Delay = 4.64>
ST_9 : Operation 183 [1/2] (2.32ns)   --->   "%pnGenSequence_load_12 = load i6 %pnGenSequence_addr_12" [tx_src/transmitter.cpp:31]   --->   Operation 183 'load' 'pnGenSequence_load_12' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_9 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln31_35 = zext i1 %pnGenSequence_load_12" [tx_src/transmitter.cpp:31]   --->   Operation 184 'zext' 'zext_ln31_35' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 185 [1/1] (0.00ns)   --->   "%zext_ln31_36 = zext i1 %pnGenSequence_load_12" [tx_src/transmitter.cpp:31]   --->   Operation 185 'zext' 'zext_ln31_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 186 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_12 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_34" [tx_src/transmitter.cpp:31]   --->   Operation 186 'getelementptr' 'scrambledDataI_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 187 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_35, i6 %scrambledDataI_addr_12" [tx_src/transmitter.cpp:31]   --->   Operation 187 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_9 : Operation 188 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_12 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_34" [tx_src/transmitter.cpp:32]   --->   Operation 188 'getelementptr' 'scrambledDataQ_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 189 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_36, i6 %scrambledDataQ_addr_12" [tx_src/transmitter.cpp:32]   --->   Operation 189 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_9 : Operation 190 [1/2] (2.32ns)   --->   "%pnGenSequence_load_13 = load i6 %pnGenSequence_addr_13" [tx_src/transmitter.cpp:31]   --->   Operation 190 'load' 'pnGenSequence_load_13' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_9 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln31_38 = zext i1 %pnGenSequence_load_13" [tx_src/transmitter.cpp:31]   --->   Operation 191 'zext' 'zext_ln31_38' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln31_39 = zext i1 %pnGenSequence_load_13" [tx_src/transmitter.cpp:31]   --->   Operation 192 'zext' 'zext_ln31_39' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 193 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_13 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_37" [tx_src/transmitter.cpp:31]   --->   Operation 193 'getelementptr' 'scrambledDataI_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 194 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_38, i6 %scrambledDataI_addr_13" [tx_src/transmitter.cpp:31]   --->   Operation 194 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_9 : Operation 195 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_13 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_37" [tx_src/transmitter.cpp:32]   --->   Operation 195 'getelementptr' 'scrambledDataQ_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 196 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_39, i6 %scrambledDataQ_addr_13" [tx_src/transmitter.cpp:32]   --->   Operation 196 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_9 : Operation 197 [1/1] (0.00ns)   --->   "%or_ln29_13 = or i6 %i_2, i6 14" [tx_src/transmitter.cpp:29]   --->   Operation 197 'or' 'or_ln29_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 198 [1/1] (0.00ns)   --->   "%zext_ln31_40 = zext i6 %or_ln29_13" [tx_src/transmitter.cpp:31]   --->   Operation 198 'zext' 'zext_ln31_40' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 199 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_14 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_40" [tx_src/transmitter.cpp:31]   --->   Operation 199 'getelementptr' 'pnGenSequence_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 200 [2/2] (2.32ns)   --->   "%pnGenSequence_load_14 = load i6 %pnGenSequence_addr_14" [tx_src/transmitter.cpp:31]   --->   Operation 200 'load' 'pnGenSequence_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln29_14 = or i6 %i_2, i6 15" [tx_src/transmitter.cpp:29]   --->   Operation 201 'or' 'or_ln29_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln31_43 = zext i6 %or_ln29_14" [tx_src/transmitter.cpp:31]   --->   Operation 202 'zext' 'zext_ln31_43' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%pnGenSequence_addr_15 = getelementptr i1 %pnGenSequence, i64 0, i64 %zext_ln31_43" [tx_src/transmitter.cpp:31]   --->   Operation 203 'getelementptr' 'pnGenSequence_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [2/2] (2.32ns)   --->   "%pnGenSequence_load_15 = load i6 %pnGenSequence_addr_15" [tx_src/transmitter.cpp:31]   --->   Operation 204 'load' 'pnGenSequence_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>

State 10 <SV = 9> <Delay = 4.64>
ST_10 : Operation 205 [1/2] (2.32ns)   --->   "%pnGenSequence_load_14 = load i6 %pnGenSequence_addr_14" [tx_src/transmitter.cpp:31]   --->   Operation 205 'load' 'pnGenSequence_load_14' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_10 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln31_41 = zext i1 %pnGenSequence_load_14" [tx_src/transmitter.cpp:31]   --->   Operation 206 'zext' 'zext_ln31_41' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln31_42 = zext i1 %pnGenSequence_load_14" [tx_src/transmitter.cpp:31]   --->   Operation 207 'zext' 'zext_ln31_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 208 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_14 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_40" [tx_src/transmitter.cpp:31]   --->   Operation 208 'getelementptr' 'scrambledDataI_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 209 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_41, i6 %scrambledDataI_addr_14" [tx_src/transmitter.cpp:31]   --->   Operation 209 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_10 : Operation 210 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_14 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_40" [tx_src/transmitter.cpp:32]   --->   Operation 210 'getelementptr' 'scrambledDataQ_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 211 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_42, i6 %scrambledDataQ_addr_14" [tx_src/transmitter.cpp:32]   --->   Operation 211 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_10 : Operation 212 [1/2] (2.32ns)   --->   "%pnGenSequence_load_15 = load i6 %pnGenSequence_addr_15" [tx_src/transmitter.cpp:31]   --->   Operation 212 'load' 'pnGenSequence_load_15' <Predicate = true> <Delay = 2.32> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 50> <ROM>
ST_10 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln31_44 = zext i1 %pnGenSequence_load_15" [tx_src/transmitter.cpp:31]   --->   Operation 213 'zext' 'zext_ln31_44' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln31_45 = zext i1 %pnGenSequence_load_15" [tx_src/transmitter.cpp:31]   --->   Operation 214 'zext' 'zext_ln31_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 215 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_15 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln31_43" [tx_src/transmitter.cpp:31]   --->   Operation 215 'getelementptr' 'scrambledDataI_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 216 [1/1] (2.32ns)   --->   "%store_ln31 = store i5 %zext_ln31_44, i6 %scrambledDataI_addr_15" [tx_src/transmitter.cpp:31]   --->   Operation 216 'store' 'store_ln31' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_10 : Operation 217 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_15 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln31_43" [tx_src/transmitter.cpp:32]   --->   Operation 217 'getelementptr' 'scrambledDataQ_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 218 [1/1] (2.32ns)   --->   "%store_ln32 = store i6 %zext_ln31_45, i6 %scrambledDataQ_addr_15" [tx_src/transmitter.cpp:32]   --->   Operation 218 'store' 'store_ln32' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_10 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln29 = br void %for.inc.0.split" [tx_src/transmitter.cpp:29]   --->   Operation 219 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 3.41>
ST_11 : Operation 220 [1/1] (0.00ns)   --->   "%i_3 = load i6 %i_1" [tx_src/transmitter.cpp:43]   --->   Operation 220 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln43 = zext i6 %i_3" [tx_src/transmitter.cpp:43]   --->   Operation 221 'zext' 'zext_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 222 [1/1] (1.42ns)   --->   "%icmp_ln43 = icmp_eq  i6 %i_3, i6 50" [tx_src/transmitter.cpp:43]   --->   Operation 222 'icmp' 'icmp_ln43' <Predicate = true> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 223 [1/1] (0.00ns)   --->   "%empty_7 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50"   --->   Operation 223 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 224 [1/1] (1.82ns)   --->   "%add_ln43 = add i6 %i_3, i6 1" [tx_src/transmitter.cpp:43]   --->   Operation 224 'add' 'add_ln43' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 225 [1/1] (0.00ns)   --->   "%br_ln43 = br i1 %icmp_ln43, void %for.inc33.split, void %for.end35" [tx_src/transmitter.cpp:43]   --->   Operation 225 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 226 [1/1] (0.00ns)   --->   "%scrambledDataI_addr_16 = getelementptr i5 %scrambledDataI, i64 0, i64 %zext_ln43" [tx_src/transmitter.cpp:44]   --->   Operation 226 'getelementptr' 'scrambledDataI_addr_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 227 [2/2] (2.32ns)   --->   "%scrambledDataI_load = load i6 %scrambledDataI_addr_16" [tx_src/transmitter.cpp:44]   --->   Operation 227 'load' 'scrambledDataI_load' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_11 : Operation 228 [1/1] (0.00ns)   --->   "%scrambledDataQ_addr_16 = getelementptr i6 %scrambledDataQ, i64 0, i64 %zext_ln43" [tx_src/transmitter.cpp:45]   --->   Operation 228 'getelementptr' 'scrambledDataQ_addr_16' <Predicate = (!icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 229 [2/2] (2.32ns)   --->   "%scrambledDataQ_load = load i6 %scrambledDataQ_addr_16" [tx_src/transmitter.cpp:45]   --->   Operation 229 'load' 'scrambledDataQ_load' <Predicate = (!icmp_ln43)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_11 : Operation 230 [1/1] (1.58ns)   --->   "%store_ln43 = store i6 %add_ln43, i6 %i_1" [tx_src/transmitter.cpp:43]   --->   Operation 230 'store' 'store_ln43' <Predicate = (!icmp_ln43)> <Delay = 1.58>
ST_11 : Operation 231 [1/1] (0.00ns)   --->   "%and38_i3032_load_1 = load i32 %and38_i3032" [tx_src/transmitter.cpp:220]   --->   Operation 231 'load' 'and38_i3032_load_1' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 232 [1/1] (0.00ns)   --->   "%store_ln220 = store i32 %and38_i3032_load_1, i32 %encoder_state_1" [tx_src/transmitter.cpp:220]   --->   Operation 232 'store' 'store_ln220' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 233 [1/1] (0.00ns)   --->   "%write_ln179 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %output_i, i64 0" [tx_src/transmitter.cpp:179]   --->   Operation 233 'write' 'write_ln179' <Predicate = (icmp_ln43)> <Delay = 0.00>
ST_11 : Operation 234 [1/1] (0.00ns)   --->   "%ret_ln194 = ret" [tx_src/transmitter.cpp:194]   --->   Operation 234 'ret' 'ret_ln194' <Predicate = (icmp_ln43)> <Delay = 0.00>

State 12 <SV = 4> <Delay = 4.88>
ST_12 : Operation 235 [1/1] (0.00ns)   --->   "%and38_i3032_load = load i32 %and38_i3032" [tx_src/transmitter.cpp:220]   --->   Operation 235 'load' 'and38_i3032_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 236 [1/1] (0.00ns)   --->   "%specloopname_ln43 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [tx_src/transmitter.cpp:43]   --->   Operation 236 'specloopname' 'specloopname_ln43' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 237 [1/2] (2.32ns)   --->   "%scrambledDataI_load = load i6 %scrambledDataI_addr_16" [tx_src/transmitter.cpp:44]   --->   Operation 237 'load' 'scrambledDataI_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 5> <Depth = 50> <RAM>
ST_12 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node or_ln220_1)   --->   "%trunc_ln220 = trunc i32 %and38_i3032_load" [tx_src/transmitter.cpp:220]   --->   Operation 238 'trunc' 'trunc_ln220' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node or_ln220_1)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln220, i1 0" [tx_src/transmitter.cpp:220]   --->   Operation 239 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 240 [1/2] (2.32ns)   --->   "%scrambledDataQ_load = load i6 %scrambledDataQ_addr_16" [tx_src/transmitter.cpp:45]   --->   Operation 240 'load' 'scrambledDataQ_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 50> <RAM>
ST_12 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node or_ln220_1)   --->   "%or_ln220 = or i5 %scrambledDataI_load, i5 %shl_ln" [tx_src/transmitter.cpp:220]   --->   Operation 241 'or' 'or_ln220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 242 [1/1] (0.00ns) (grouped into LUT with out node or_ln220_1)   --->   "%shl_ln220_1 = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i5.i1, i5 %or_ln220, i1 0" [tx_src/transmitter.cpp:220]   --->   Operation 242 'bitconcatenate' 'shl_ln220_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 243 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln220_1 = or i6 %scrambledDataQ_load, i6 %shl_ln220_1" [tx_src/transmitter.cpp:220]   --->   Operation 243 'or' 'or_ln220_1' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln43_1 = zext i6 %or_ln220_1" [tx_src/transmitter.cpp:43]   --->   Operation 244 'zext' 'zext_ln43_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 245 [1/1] (1.58ns)   --->   "%store_ln43 = store i32 %zext_ln43_1, i32 %and38_i3032" [tx_src/transmitter.cpp:43]   --->   Operation 245 'store' 'store_ln43' <Predicate = true> <Delay = 1.58>
ST_12 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln43 = br void %for.inc33" [tx_src/transmitter.cpp:43]   --->   Operation 246 'br' 'br_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_q]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_i]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ pnGenSequence]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ encoder_state_1]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 0111111111100]
spectopmodule_ln20     (spectopmodule    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 0000000000000]
specinterface_ln0      (specinterface    ) [ 0000000000000]
scrambledDataI         (alloca           ) [ 0011111111111]
scrambledDataQ         (alloca           ) [ 0011111111111]
input_i_read           (read             ) [ 0000000000000]
trunc_ln32             (trunc            ) [ 0011111111100]
input_q_read           (read             ) [ 0000000000000]
trunc_ln29             (trunc            ) [ 0011111111100]
store_ln29             (store            ) [ 0000000000000]
br_ln29                (br               ) [ 0000000000000]
i_2                    (load             ) [ 0001111111000]
zext_ln29              (zext             ) [ 0001000000000]
pnGenSequence_addr     (getelementptr    ) [ 0001000000000]
or_ln29                (or               ) [ 0000000000000]
zext_ln31_2            (zext             ) [ 0001000000000]
pnGenSequence_addr_1   (getelementptr    ) [ 0001000000000]
specloopname_ln29      (specloopname     ) [ 0000000000000]
pnGenSequence_load     (load             ) [ 0000000000000]
zext_ln31              (zext             ) [ 0000000000000]
zext_ln31_1            (zext             ) [ 0000000000000]
xor_ln31               (xor              ) [ 0000000000000]
scrambledDataI_addr    (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
xor_ln32               (xor              ) [ 0000000000000]
scrambledDataQ_addr    (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_1   (load             ) [ 0000000000000]
zext_ln31_3            (zext             ) [ 0000000000000]
zext_ln31_4            (zext             ) [ 0000000000000]
scrambledDataI_addr_1  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_1  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_1              (or               ) [ 0000000000000]
zext_ln29_1            (zext             ) [ 0000100000000]
icmp_ln29              (icmp             ) [ 0011111111100]
empty                  (speclooptripcount) [ 0000000000000]
br_ln29                (br               ) [ 0000000000000]
pnGenSequence_addr_2   (getelementptr    ) [ 0000100000000]
or_ln29_2              (or               ) [ 0000000000000]
zext_ln31_7            (zext             ) [ 0000100000000]
pnGenSequence_addr_3   (getelementptr    ) [ 0000100000000]
add_ln29               (add              ) [ 0000000000000]
store_ln29             (store            ) [ 0000000000000]
and38_i3032            (alloca           ) [ 0011111111111]
i_1                    (alloca           ) [ 0011111111111]
encoder_state_1_load   (load             ) [ 0000000000000]
store_ln43             (store            ) [ 0000000000000]
store_ln43             (store            ) [ 0000000000000]
br_ln43                (br               ) [ 0000000000000]
pnGenSequence_load_2   (load             ) [ 0000000000000]
zext_ln31_5            (zext             ) [ 0000000000000]
zext_ln31_6            (zext             ) [ 0000000000000]
scrambledDataI_addr_2  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_2  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_3   (load             ) [ 0000000000000]
zext_ln31_8            (zext             ) [ 0000000000000]
zext_ln31_9            (zext             ) [ 0000000000000]
scrambledDataI_addr_3  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_3  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_3              (or               ) [ 0000000000000]
zext_ln31_10           (zext             ) [ 0000010000000]
pnGenSequence_addr_4   (getelementptr    ) [ 0000010000000]
or_ln29_4              (or               ) [ 0000000000000]
zext_ln31_13           (zext             ) [ 0000010000000]
pnGenSequence_addr_5   (getelementptr    ) [ 0000010000000]
pnGenSequence_load_4   (load             ) [ 0000000000000]
zext_ln31_11           (zext             ) [ 0000000000000]
zext_ln31_12           (zext             ) [ 0000000000000]
scrambledDataI_addr_4  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_4  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_5   (load             ) [ 0000000000000]
zext_ln31_14           (zext             ) [ 0000000000000]
zext_ln31_15           (zext             ) [ 0000000000000]
scrambledDataI_addr_5  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_5  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_5              (or               ) [ 0000000000000]
zext_ln31_16           (zext             ) [ 0000001000000]
pnGenSequence_addr_6   (getelementptr    ) [ 0000001000000]
or_ln29_6              (or               ) [ 0000000000000]
zext_ln31_19           (zext             ) [ 0000001000000]
pnGenSequence_addr_7   (getelementptr    ) [ 0000001000000]
pnGenSequence_load_6   (load             ) [ 0000000000000]
zext_ln31_17           (zext             ) [ 0000000000000]
zext_ln31_18           (zext             ) [ 0000000000000]
scrambledDataI_addr_6  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_6  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_7   (load             ) [ 0000000000000]
zext_ln31_20           (zext             ) [ 0000000000000]
zext_ln31_21           (zext             ) [ 0000000000000]
scrambledDataI_addr_7  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_7  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_7              (or               ) [ 0000000000000]
zext_ln31_22           (zext             ) [ 0000000100000]
pnGenSequence_addr_8   (getelementptr    ) [ 0000000100000]
or_ln29_8              (or               ) [ 0000000000000]
zext_ln31_25           (zext             ) [ 0000000100000]
pnGenSequence_addr_9   (getelementptr    ) [ 0000000100000]
pnGenSequence_load_8   (load             ) [ 0000000000000]
zext_ln31_23           (zext             ) [ 0000000000000]
zext_ln31_24           (zext             ) [ 0000000000000]
scrambledDataI_addr_8  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_8  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_9   (load             ) [ 0000000000000]
zext_ln31_26           (zext             ) [ 0000000000000]
zext_ln31_27           (zext             ) [ 0000000000000]
scrambledDataI_addr_9  (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_9  (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_9              (or               ) [ 0000000000000]
zext_ln31_28           (zext             ) [ 0000000010000]
pnGenSequence_addr_10  (getelementptr    ) [ 0000000010000]
or_ln29_10             (or               ) [ 0000000000000]
zext_ln31_31           (zext             ) [ 0000000010000]
pnGenSequence_addr_11  (getelementptr    ) [ 0000000010000]
pnGenSequence_load_10  (load             ) [ 0000000000000]
zext_ln31_29           (zext             ) [ 0000000000000]
zext_ln31_30           (zext             ) [ 0000000000000]
scrambledDataI_addr_10 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_10 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_11  (load             ) [ 0000000000000]
zext_ln31_32           (zext             ) [ 0000000000000]
zext_ln31_33           (zext             ) [ 0000000000000]
scrambledDataI_addr_11 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_11 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_11             (or               ) [ 0000000000000]
zext_ln31_34           (zext             ) [ 0000000001000]
pnGenSequence_addr_12  (getelementptr    ) [ 0000000001000]
or_ln29_12             (or               ) [ 0000000000000]
zext_ln31_37           (zext             ) [ 0000000001000]
pnGenSequence_addr_13  (getelementptr    ) [ 0000000001000]
pnGenSequence_load_12  (load             ) [ 0000000000000]
zext_ln31_35           (zext             ) [ 0000000000000]
zext_ln31_36           (zext             ) [ 0000000000000]
scrambledDataI_addr_12 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_12 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_13  (load             ) [ 0000000000000]
zext_ln31_38           (zext             ) [ 0000000000000]
zext_ln31_39           (zext             ) [ 0000000000000]
scrambledDataI_addr_13 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_13 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
or_ln29_13             (or               ) [ 0000000000000]
zext_ln31_40           (zext             ) [ 0000000000100]
pnGenSequence_addr_14  (getelementptr    ) [ 0000000000100]
or_ln29_14             (or               ) [ 0000000000000]
zext_ln31_43           (zext             ) [ 0000000000100]
pnGenSequence_addr_15  (getelementptr    ) [ 0000000000100]
pnGenSequence_load_14  (load             ) [ 0000000000000]
zext_ln31_41           (zext             ) [ 0000000000000]
zext_ln31_42           (zext             ) [ 0000000000000]
scrambledDataI_addr_14 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_14 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
pnGenSequence_load_15  (load             ) [ 0000000000000]
zext_ln31_44           (zext             ) [ 0000000000000]
zext_ln31_45           (zext             ) [ 0000000000000]
scrambledDataI_addr_15 (getelementptr    ) [ 0000000000000]
store_ln31             (store            ) [ 0000000000000]
scrambledDataQ_addr_15 (getelementptr    ) [ 0000000000000]
store_ln32             (store            ) [ 0000000000000]
br_ln29                (br               ) [ 0000000000000]
i_3                    (load             ) [ 0000000000000]
zext_ln43              (zext             ) [ 0000000000000]
icmp_ln43              (icmp             ) [ 0000000000011]
empty_7                (speclooptripcount) [ 0000000000000]
add_ln43               (add              ) [ 0000000000000]
br_ln43                (br               ) [ 0000000000000]
scrambledDataI_addr_16 (getelementptr    ) [ 0000000000001]
scrambledDataQ_addr_16 (getelementptr    ) [ 0000000000001]
store_ln43             (store            ) [ 0000000000000]
and38_i3032_load_1     (load             ) [ 0000000000000]
store_ln220            (store            ) [ 0000000000000]
write_ln179            (write            ) [ 0000000000000]
ret_ln194              (ret              ) [ 0000000000000]
and38_i3032_load       (load             ) [ 0000000000000]
specloopname_ln43      (specloopname     ) [ 0000000000000]
scrambledDataI_load    (load             ) [ 0000000000000]
trunc_ln220            (trunc            ) [ 0000000000000]
shl_ln                 (bitconcatenate   ) [ 0000000000000]
scrambledDataQ_load    (load             ) [ 0000000000000]
or_ln220               (or               ) [ 0000000000000]
shl_ln220_1            (bitconcatenate   ) [ 0000000000000]
or_ln220_1             (or               ) [ 0000000000000]
zext_ln43_1            (zext             ) [ 0000000000000]
store_ln43             (store            ) [ 0000000000000]
br_ln43                (br               ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_i">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_i"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_q">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_q"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pnGenSequence">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pnGenSequence"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="encoder_state_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="encoder_state_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i5.i1"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="i_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="scrambledDataI_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scrambledDataI/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="scrambledDataQ_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="scrambledDataQ/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="and38_i3032_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="and38_i3032/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="i_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="110" class="1004" name="input_i_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="16" slack="0"/>
<pin id="112" dir="0" index="1" bw="16" slack="0"/>
<pin id="113" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_i_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_q_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="16" slack="0"/>
<pin id="119" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_q_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln179_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="0" index="2" bw="1" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln179/11 "/>
</bind>
</comp>

<comp id="130" class="1004" name="pnGenSequence_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="6" slack="0"/>
<pin id="134" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_access_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="6" slack="0"/>
<pin id="139" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="140" dir="0" index="2" bw="0" slack="0"/>
<pin id="142" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="143" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="144" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="141" dir="1" index="3" bw="1" slack="0"/>
<pin id="145" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pnGenSequence_load/2 pnGenSequence_load_1/2 pnGenSequence_load_2/3 pnGenSequence_load_3/3 pnGenSequence_load_4/4 pnGenSequence_load_5/4 pnGenSequence_load_6/5 pnGenSequence_load_7/5 pnGenSequence_load_8/6 pnGenSequence_load_9/6 pnGenSequence_load_10/7 pnGenSequence_load_11/7 pnGenSequence_load_12/8 pnGenSequence_load_13/8 pnGenSequence_load_14/9 pnGenSequence_load_15/9 "/>
</bind>
</comp>

<comp id="147" class="1004" name="pnGenSequence_addr_1_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="1" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="6" slack="0"/>
<pin id="151" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_1/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="scrambledDataI_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="1"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_access_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="6" slack="0"/>
<pin id="163" dir="0" index="1" bw="5" slack="0"/>
<pin id="164" dir="0" index="2" bw="0" slack="0"/>
<pin id="166" dir="0" index="4" bw="6" slack="0"/>
<pin id="167" dir="0" index="5" bw="5" slack="2147483647"/>
<pin id="168" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="165" dir="1" index="3" bw="5" slack="0"/>
<pin id="169" dir="1" index="7" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln31/3 store_ln31/3 store_ln31/4 store_ln31/4 store_ln31/5 store_ln31/5 store_ln31/6 store_ln31/6 store_ln31/7 store_ln31/7 store_ln31/8 store_ln31/8 store_ln31/9 store_ln31/9 store_ln31/10 store_ln31/10 scrambledDataI_load/11 "/>
</bind>
</comp>

<comp id="171" class="1004" name="scrambledDataQ_addr_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="6" slack="1"/>
<pin id="175" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="grp_access_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="6" slack="0"/>
<pin id="179" dir="0" index="1" bw="6" slack="0"/>
<pin id="180" dir="0" index="2" bw="0" slack="0"/>
<pin id="182" dir="0" index="4" bw="6" slack="0"/>
<pin id="183" dir="0" index="5" bw="6" slack="2147483647"/>
<pin id="184" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="3" bw="6" slack="0"/>
<pin id="185" dir="1" index="7" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln32/3 store_ln32/3 store_ln32/4 store_ln32/4 store_ln32/5 store_ln32/5 store_ln32/6 store_ln32/6 store_ln32/7 store_ln32/7 store_ln32/8 store_ln32/8 store_ln32/9 store_ln32/9 store_ln32/10 store_ln32/10 scrambledDataQ_load/11 "/>
</bind>
</comp>

<comp id="187" class="1004" name="scrambledDataI_addr_1_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="1"/>
<pin id="191" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_1/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="scrambledDataQ_addr_1_gep_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="196" dir="0" index="1" bw="1" slack="0"/>
<pin id="197" dir="0" index="2" bw="6" slack="1"/>
<pin id="198" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_1/3 "/>
</bind>
</comp>

<comp id="201" class="1004" name="pnGenSequence_addr_2_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="1" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="6" slack="0"/>
<pin id="205" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_2/3 "/>
</bind>
</comp>

<comp id="209" class="1004" name="pnGenSequence_addr_3_gep_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="0"/>
<pin id="211" dir="0" index="1" bw="1" slack="0"/>
<pin id="212" dir="0" index="2" bw="6" slack="0"/>
<pin id="213" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_3/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="scrambledDataI_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="6" slack="1"/>
<pin id="221" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_2/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="scrambledDataQ_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="6" slack="1"/>
<pin id="228" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_2/4 "/>
</bind>
</comp>

<comp id="231" class="1004" name="scrambledDataI_addr_3_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="6" slack="1"/>
<pin id="235" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_3/4 "/>
</bind>
</comp>

<comp id="238" class="1004" name="scrambledDataQ_addr_3_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="1"/>
<pin id="242" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_3/4 "/>
</bind>
</comp>

<comp id="245" class="1004" name="pnGenSequence_addr_4_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="1" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="6" slack="0"/>
<pin id="249" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_4/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="pnGenSequence_addr_5_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="6" slack="0"/>
<pin id="257" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_5/4 "/>
</bind>
</comp>

<comp id="261" class="1004" name="scrambledDataI_addr_4_gep_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="0" index="2" bw="6" slack="1"/>
<pin id="265" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_4/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="scrambledDataQ_addr_4_gep_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="270" dir="0" index="1" bw="1" slack="0"/>
<pin id="271" dir="0" index="2" bw="6" slack="1"/>
<pin id="272" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_4/5 "/>
</bind>
</comp>

<comp id="275" class="1004" name="scrambledDataI_addr_5_gep_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="0" index="2" bw="6" slack="1"/>
<pin id="279" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_5/5 "/>
</bind>
</comp>

<comp id="282" class="1004" name="scrambledDataQ_addr_5_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="1"/>
<pin id="286" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_5/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="pnGenSequence_addr_6_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="6" slack="0"/>
<pin id="293" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_6/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="pnGenSequence_addr_7_gep_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="1" slack="0"/>
<pin id="299" dir="0" index="1" bw="1" slack="0"/>
<pin id="300" dir="0" index="2" bw="6" slack="0"/>
<pin id="301" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_7/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="scrambledDataI_addr_6_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="6" slack="1"/>
<pin id="309" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_6/6 "/>
</bind>
</comp>

<comp id="312" class="1004" name="scrambledDataQ_addr_6_gep_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="1"/>
<pin id="316" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_6/6 "/>
</bind>
</comp>

<comp id="319" class="1004" name="scrambledDataI_addr_7_gep_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="0" index="2" bw="6" slack="1"/>
<pin id="323" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_7/6 "/>
</bind>
</comp>

<comp id="326" class="1004" name="scrambledDataQ_addr_7_gep_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="328" dir="0" index="1" bw="1" slack="0"/>
<pin id="329" dir="0" index="2" bw="6" slack="1"/>
<pin id="330" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_7/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="pnGenSequence_addr_8_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="0"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="6" slack="0"/>
<pin id="337" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_8/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="pnGenSequence_addr_9_gep_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="1" slack="0"/>
<pin id="343" dir="0" index="1" bw="1" slack="0"/>
<pin id="344" dir="0" index="2" bw="6" slack="0"/>
<pin id="345" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_9/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="scrambledDataI_addr_8_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="6" slack="1"/>
<pin id="353" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_8/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="scrambledDataQ_addr_8_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="6" slack="1"/>
<pin id="360" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_8/7 "/>
</bind>
</comp>

<comp id="363" class="1004" name="scrambledDataI_addr_9_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="6" slack="1"/>
<pin id="367" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_9/7 "/>
</bind>
</comp>

<comp id="370" class="1004" name="scrambledDataQ_addr_9_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="6" slack="1"/>
<pin id="374" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_9/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="pnGenSequence_addr_10_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="1" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="6" slack="0"/>
<pin id="381" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_10/7 "/>
</bind>
</comp>

<comp id="385" class="1004" name="pnGenSequence_addr_11_gep_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="0" index="2" bw="6" slack="0"/>
<pin id="389" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_11/7 "/>
</bind>
</comp>

<comp id="393" class="1004" name="scrambledDataI_addr_10_gep_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="395" dir="0" index="1" bw="1" slack="0"/>
<pin id="396" dir="0" index="2" bw="6" slack="1"/>
<pin id="397" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_10/8 "/>
</bind>
</comp>

<comp id="400" class="1004" name="scrambledDataQ_addr_10_gep_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="402" dir="0" index="1" bw="1" slack="0"/>
<pin id="403" dir="0" index="2" bw="6" slack="1"/>
<pin id="404" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_10/8 "/>
</bind>
</comp>

<comp id="407" class="1004" name="scrambledDataI_addr_11_gep_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="0" index="2" bw="6" slack="1"/>
<pin id="411" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_11/8 "/>
</bind>
</comp>

<comp id="414" class="1004" name="scrambledDataQ_addr_11_gep_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="416" dir="0" index="1" bw="1" slack="0"/>
<pin id="417" dir="0" index="2" bw="6" slack="1"/>
<pin id="418" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_11/8 "/>
</bind>
</comp>

<comp id="421" class="1004" name="pnGenSequence_addr_12_gep_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="0" index="2" bw="6" slack="0"/>
<pin id="425" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_12/8 "/>
</bind>
</comp>

<comp id="429" class="1004" name="pnGenSequence_addr_13_gep_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="0" index="2" bw="6" slack="0"/>
<pin id="433" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_13/8 "/>
</bind>
</comp>

<comp id="437" class="1004" name="scrambledDataI_addr_12_gep_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="439" dir="0" index="1" bw="1" slack="0"/>
<pin id="440" dir="0" index="2" bw="6" slack="1"/>
<pin id="441" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_12/9 "/>
</bind>
</comp>

<comp id="444" class="1004" name="scrambledDataQ_addr_12_gep_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="0" index="2" bw="6" slack="1"/>
<pin id="448" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_12/9 "/>
</bind>
</comp>

<comp id="451" class="1004" name="scrambledDataI_addr_13_gep_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="0" index="2" bw="6" slack="1"/>
<pin id="455" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_13/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="scrambledDataQ_addr_13_gep_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="1"/>
<pin id="462" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_13/9 "/>
</bind>
</comp>

<comp id="465" class="1004" name="pnGenSequence_addr_14_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="1" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="6" slack="0"/>
<pin id="469" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_14/9 "/>
</bind>
</comp>

<comp id="473" class="1004" name="pnGenSequence_addr_15_gep_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="1" slack="0"/>
<pin id="476" dir="0" index="2" bw="6" slack="0"/>
<pin id="477" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pnGenSequence_addr_15/9 "/>
</bind>
</comp>

<comp id="481" class="1004" name="scrambledDataI_addr_14_gep_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="483" dir="0" index="1" bw="1" slack="0"/>
<pin id="484" dir="0" index="2" bw="6" slack="1"/>
<pin id="485" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_14/10 "/>
</bind>
</comp>

<comp id="488" class="1004" name="scrambledDataQ_addr_14_gep_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="490" dir="0" index="1" bw="1" slack="0"/>
<pin id="491" dir="0" index="2" bw="6" slack="1"/>
<pin id="492" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_14/10 "/>
</bind>
</comp>

<comp id="495" class="1004" name="scrambledDataI_addr_15_gep_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="497" dir="0" index="1" bw="1" slack="0"/>
<pin id="498" dir="0" index="2" bw="6" slack="1"/>
<pin id="499" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_15/10 "/>
</bind>
</comp>

<comp id="502" class="1004" name="scrambledDataQ_addr_15_gep_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="1" slack="0"/>
<pin id="505" dir="0" index="2" bw="6" slack="1"/>
<pin id="506" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_15/10 "/>
</bind>
</comp>

<comp id="509" class="1004" name="scrambledDataI_addr_16_gep_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="5" slack="2147483647"/>
<pin id="511" dir="0" index="1" bw="1" slack="0"/>
<pin id="512" dir="0" index="2" bw="6" slack="0"/>
<pin id="513" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataI_addr_16/11 "/>
</bind>
</comp>

<comp id="516" class="1004" name="scrambledDataQ_addr_16_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="6" slack="0"/>
<pin id="520" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="scrambledDataQ_addr_16/11 "/>
</bind>
</comp>

<comp id="523" class="1004" name="grp_load_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="32" slack="1"/>
<pin id="525" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="and38_i3032_load_1/11 and38_i3032_load/12 "/>
</bind>
</comp>

<comp id="526" class="1004" name="trunc_ln32_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="16" slack="0"/>
<pin id="528" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln32/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="trunc_ln29_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="16" slack="0"/>
<pin id="532" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln29/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln29_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="6" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/1 "/>
</bind>
</comp>

<comp id="539" class="1004" name="i_2_load_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="6" slack="1"/>
<pin id="541" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="zext_ln29_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="6" slack="0"/>
<pin id="544" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29/2 "/>
</bind>
</comp>

<comp id="547" class="1004" name="or_ln29_fu_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="6" slack="0"/>
<pin id="549" dir="0" index="1" bw="6" slack="0"/>
<pin id="550" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="zext_ln31_2_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="6" slack="0"/>
<pin id="555" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_2/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="zext_ln31_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="1" slack="0"/>
<pin id="560" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/3 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln31_1_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="1" slack="0"/>
<pin id="564" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_1/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="xor_ln31_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="5" slack="2"/>
<pin id="568" dir="0" index="1" bw="5" slack="0"/>
<pin id="569" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln31/3 "/>
</bind>
</comp>

<comp id="572" class="1004" name="xor_ln32_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="6" slack="2"/>
<pin id="574" dir="0" index="1" bw="6" slack="0"/>
<pin id="575" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln32/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="zext_ln31_3_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="0"/>
<pin id="580" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_3/3 "/>
</bind>
</comp>

<comp id="583" class="1004" name="zext_ln31_4_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="0"/>
<pin id="585" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_4/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="or_ln29_1_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="590" dir="0" index="1" bw="6" slack="0"/>
<pin id="591" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_1/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="zext_ln29_1_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="6" slack="0"/>
<pin id="595" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln29_1/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln29_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="6" slack="0"/>
<pin id="600" dir="0" index="1" bw="6" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="or_ln29_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="606" dir="0" index="1" bw="6" slack="0"/>
<pin id="607" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_2/3 "/>
</bind>
</comp>

<comp id="609" class="1004" name="zext_ln31_7_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="6" slack="0"/>
<pin id="611" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_7/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="add_ln29_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="6" slack="2147483647"/>
<pin id="616" dir="0" index="1" bw="6" slack="0"/>
<pin id="617" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/3 "/>
</bind>
</comp>

<comp id="619" class="1004" name="store_ln29_store_fu_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="6" slack="0"/>
<pin id="621" dir="0" index="1" bw="6" slack="2"/>
<pin id="622" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="encoder_state_1_load_load_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="0"/>
<pin id="626" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="encoder_state_1_load/3 "/>
</bind>
</comp>

<comp id="628" class="1004" name="store_ln43_store_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="1" slack="0"/>
<pin id="630" dir="0" index="1" bw="6" slack="0"/>
<pin id="631" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="633" class="1004" name="store_ln43_store_fu_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="0"/>
<pin id="635" dir="0" index="1" bw="32" slack="0"/>
<pin id="636" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="zext_ln31_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_5/4 "/>
</bind>
</comp>

<comp id="643" class="1004" name="zext_ln31_6_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="1" slack="0"/>
<pin id="645" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_6/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="zext_ln31_8_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="1" slack="0"/>
<pin id="650" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_8/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="zext_ln31_9_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="0"/>
<pin id="655" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_9/4 "/>
</bind>
</comp>

<comp id="658" class="1004" name="or_ln29_3_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="2"/>
<pin id="660" dir="0" index="1" bw="6" slack="0"/>
<pin id="661" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_3/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="zext_ln31_10_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="0"/>
<pin id="665" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_10/4 "/>
</bind>
</comp>

<comp id="668" class="1004" name="or_ln29_4_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="2"/>
<pin id="670" dir="0" index="1" bw="6" slack="0"/>
<pin id="671" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_4/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln31_13_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="0"/>
<pin id="675" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_13/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln31_11_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="1" slack="0"/>
<pin id="680" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_11/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln31_12_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="1" slack="0"/>
<pin id="685" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_12/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="zext_ln31_14_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="1" slack="0"/>
<pin id="690" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_14/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln31_15_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="1" slack="0"/>
<pin id="695" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_15/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="or_ln29_5_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="6" slack="3"/>
<pin id="700" dir="0" index="1" bw="6" slack="0"/>
<pin id="701" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_5/5 "/>
</bind>
</comp>

<comp id="703" class="1004" name="zext_ln31_16_fu_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="6" slack="0"/>
<pin id="705" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_16/5 "/>
</bind>
</comp>

<comp id="708" class="1004" name="or_ln29_6_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="6" slack="3"/>
<pin id="710" dir="0" index="1" bw="6" slack="0"/>
<pin id="711" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_6/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln31_19_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="6" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_19/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln31_17_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="1" slack="0"/>
<pin id="720" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_17/6 "/>
</bind>
</comp>

<comp id="723" class="1004" name="zext_ln31_18_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="1" slack="0"/>
<pin id="725" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_18/6 "/>
</bind>
</comp>

<comp id="728" class="1004" name="zext_ln31_20_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="0"/>
<pin id="730" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_20/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln31_21_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="1" slack="0"/>
<pin id="735" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_21/6 "/>
</bind>
</comp>

<comp id="738" class="1004" name="or_ln29_7_fu_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="6" slack="4"/>
<pin id="740" dir="0" index="1" bw="6" slack="0"/>
<pin id="741" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_7/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="zext_ln31_22_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="6" slack="0"/>
<pin id="745" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_22/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="or_ln29_8_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="6" slack="4"/>
<pin id="750" dir="0" index="1" bw="6" slack="0"/>
<pin id="751" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_8/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="zext_ln31_25_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="6" slack="0"/>
<pin id="755" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_25/6 "/>
</bind>
</comp>

<comp id="758" class="1004" name="zext_ln31_23_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="1" slack="0"/>
<pin id="760" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_23/7 "/>
</bind>
</comp>

<comp id="763" class="1004" name="zext_ln31_24_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_24/7 "/>
</bind>
</comp>

<comp id="768" class="1004" name="zext_ln31_26_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="1" slack="0"/>
<pin id="770" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_26/7 "/>
</bind>
</comp>

<comp id="773" class="1004" name="zext_ln31_27_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="1" slack="0"/>
<pin id="775" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_27/7 "/>
</bind>
</comp>

<comp id="778" class="1004" name="or_ln29_9_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="6" slack="5"/>
<pin id="780" dir="0" index="1" bw="6" slack="0"/>
<pin id="781" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_9/7 "/>
</bind>
</comp>

<comp id="783" class="1004" name="zext_ln31_28_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="6" slack="0"/>
<pin id="785" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_28/7 "/>
</bind>
</comp>

<comp id="788" class="1004" name="or_ln29_10_fu_788">
<pin_list>
<pin id="789" dir="0" index="0" bw="6" slack="5"/>
<pin id="790" dir="0" index="1" bw="6" slack="0"/>
<pin id="791" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_10/7 "/>
</bind>
</comp>

<comp id="793" class="1004" name="zext_ln31_31_fu_793">
<pin_list>
<pin id="794" dir="0" index="0" bw="6" slack="0"/>
<pin id="795" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_31/7 "/>
</bind>
</comp>

<comp id="798" class="1004" name="zext_ln31_29_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="1" slack="0"/>
<pin id="800" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_29/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="zext_ln31_30_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="1" slack="0"/>
<pin id="805" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_30/8 "/>
</bind>
</comp>

<comp id="808" class="1004" name="zext_ln31_32_fu_808">
<pin_list>
<pin id="809" dir="0" index="0" bw="1" slack="0"/>
<pin id="810" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_32/8 "/>
</bind>
</comp>

<comp id="813" class="1004" name="zext_ln31_33_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_33/8 "/>
</bind>
</comp>

<comp id="818" class="1004" name="or_ln29_11_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="6" slack="6"/>
<pin id="820" dir="0" index="1" bw="6" slack="0"/>
<pin id="821" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_11/8 "/>
</bind>
</comp>

<comp id="823" class="1004" name="zext_ln31_34_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="6" slack="0"/>
<pin id="825" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_34/8 "/>
</bind>
</comp>

<comp id="828" class="1004" name="or_ln29_12_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="6" slack="6"/>
<pin id="830" dir="0" index="1" bw="6" slack="0"/>
<pin id="831" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_12/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="zext_ln31_37_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="6" slack="0"/>
<pin id="835" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_37/8 "/>
</bind>
</comp>

<comp id="838" class="1004" name="zext_ln31_35_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="1" slack="0"/>
<pin id="840" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_35/9 "/>
</bind>
</comp>

<comp id="843" class="1004" name="zext_ln31_36_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="1" slack="0"/>
<pin id="845" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_36/9 "/>
</bind>
</comp>

<comp id="848" class="1004" name="zext_ln31_38_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="0"/>
<pin id="850" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_38/9 "/>
</bind>
</comp>

<comp id="853" class="1004" name="zext_ln31_39_fu_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="1" slack="0"/>
<pin id="855" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_39/9 "/>
</bind>
</comp>

<comp id="858" class="1004" name="or_ln29_13_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="6" slack="7"/>
<pin id="860" dir="0" index="1" bw="6" slack="0"/>
<pin id="861" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_13/9 "/>
</bind>
</comp>

<comp id="863" class="1004" name="zext_ln31_40_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="6" slack="0"/>
<pin id="865" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_40/9 "/>
</bind>
</comp>

<comp id="868" class="1004" name="or_ln29_14_fu_868">
<pin_list>
<pin id="869" dir="0" index="0" bw="6" slack="7"/>
<pin id="870" dir="0" index="1" bw="6" slack="0"/>
<pin id="871" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln29_14/9 "/>
</bind>
</comp>

<comp id="873" class="1004" name="zext_ln31_43_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="6" slack="0"/>
<pin id="875" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_43/9 "/>
</bind>
</comp>

<comp id="878" class="1004" name="zext_ln31_41_fu_878">
<pin_list>
<pin id="879" dir="0" index="0" bw="1" slack="0"/>
<pin id="880" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_41/10 "/>
</bind>
</comp>

<comp id="883" class="1004" name="zext_ln31_42_fu_883">
<pin_list>
<pin id="884" dir="0" index="0" bw="1" slack="0"/>
<pin id="885" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_42/10 "/>
</bind>
</comp>

<comp id="888" class="1004" name="zext_ln31_44_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="1" slack="0"/>
<pin id="890" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_44/10 "/>
</bind>
</comp>

<comp id="893" class="1004" name="zext_ln31_45_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="1" slack="0"/>
<pin id="895" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31_45/10 "/>
</bind>
</comp>

<comp id="898" class="1004" name="i_3_load_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="6" slack="1"/>
<pin id="900" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3/11 "/>
</bind>
</comp>

<comp id="901" class="1004" name="zext_ln43_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="6" slack="0"/>
<pin id="903" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43/11 "/>
</bind>
</comp>

<comp id="907" class="1004" name="icmp_ln43_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="6" slack="0"/>
<pin id="909" dir="0" index="1" bw="6" slack="0"/>
<pin id="910" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln43/11 "/>
</bind>
</comp>

<comp id="913" class="1004" name="add_ln43_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="6" slack="0"/>
<pin id="915" dir="0" index="1" bw="1" slack="0"/>
<pin id="916" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln43/11 "/>
</bind>
</comp>

<comp id="919" class="1004" name="store_ln43_store_fu_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="6" slack="0"/>
<pin id="921" dir="0" index="1" bw="6" slack="1"/>
<pin id="922" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/11 "/>
</bind>
</comp>

<comp id="924" class="1004" name="store_ln220_store_fu_924">
<pin_list>
<pin id="925" dir="0" index="0" bw="32" slack="0"/>
<pin id="926" dir="0" index="1" bw="32" slack="0"/>
<pin id="927" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln220/11 "/>
</bind>
</comp>

<comp id="930" class="1004" name="trunc_ln220_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="0"/>
<pin id="932" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln220/12 "/>
</bind>
</comp>

<comp id="934" class="1004" name="shl_ln_fu_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="5" slack="0"/>
<pin id="936" dir="0" index="1" bw="4" slack="0"/>
<pin id="937" dir="0" index="2" bw="1" slack="0"/>
<pin id="938" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/12 "/>
</bind>
</comp>

<comp id="942" class="1004" name="or_ln220_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="5" slack="0"/>
<pin id="944" dir="0" index="1" bw="5" slack="0"/>
<pin id="945" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220/12 "/>
</bind>
</comp>

<comp id="948" class="1004" name="shl_ln220_1_fu_948">
<pin_list>
<pin id="949" dir="0" index="0" bw="6" slack="0"/>
<pin id="950" dir="0" index="1" bw="5" slack="0"/>
<pin id="951" dir="0" index="2" bw="1" slack="0"/>
<pin id="952" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln220_1/12 "/>
</bind>
</comp>

<comp id="956" class="1004" name="or_ln220_1_fu_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="6" slack="0"/>
<pin id="958" dir="0" index="1" bw="6" slack="0"/>
<pin id="959" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln220_1/12 "/>
</bind>
</comp>

<comp id="962" class="1004" name="zext_ln43_1_fu_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="6" slack="0"/>
<pin id="964" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln43_1/12 "/>
</bind>
</comp>

<comp id="966" class="1004" name="store_ln43_store_fu_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="6" slack="0"/>
<pin id="968" dir="0" index="1" bw="32" slack="2"/>
<pin id="969" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/12 "/>
</bind>
</comp>

<comp id="971" class="1005" name="i_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="6" slack="0"/>
<pin id="973" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="978" class="1005" name="trunc_ln32_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="5" slack="2"/>
<pin id="980" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln32 "/>
</bind>
</comp>

<comp id="983" class="1005" name="trunc_ln29_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="6" slack="2"/>
<pin id="985" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln29 "/>
</bind>
</comp>

<comp id="988" class="1005" name="i_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="6" slack="2"/>
<pin id="990" dir="1" index="1" bw="6" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1004" class="1005" name="zext_ln29_reg_1004">
<pin_list>
<pin id="1005" dir="0" index="0" bw="64" slack="1"/>
<pin id="1006" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29 "/>
</bind>
</comp>

<comp id="1010" class="1005" name="pnGenSequence_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="6" slack="1"/>
<pin id="1012" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="zext_ln31_2_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="64" slack="1"/>
<pin id="1017" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_2 "/>
</bind>
</comp>

<comp id="1021" class="1005" name="pnGenSequence_addr_1_reg_1021">
<pin_list>
<pin id="1022" dir="0" index="0" bw="6" slack="1"/>
<pin id="1023" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_1 "/>
</bind>
</comp>

<comp id="1026" class="1005" name="zext_ln29_1_reg_1026">
<pin_list>
<pin id="1027" dir="0" index="0" bw="64" slack="1"/>
<pin id="1028" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln29_1 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="pnGenSequence_addr_2_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="6" slack="1"/>
<pin id="1037" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_2 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="zext_ln31_7_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="64" slack="1"/>
<pin id="1042" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_7 "/>
</bind>
</comp>

<comp id="1046" class="1005" name="pnGenSequence_addr_3_reg_1046">
<pin_list>
<pin id="1047" dir="0" index="0" bw="6" slack="1"/>
<pin id="1048" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_3 "/>
</bind>
</comp>

<comp id="1051" class="1005" name="and38_i3032_reg_1051">
<pin_list>
<pin id="1052" dir="0" index="0" bw="32" slack="0"/>
<pin id="1053" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="and38_i3032 "/>
</bind>
</comp>

<comp id="1058" class="1005" name="i_1_reg_1058">
<pin_list>
<pin id="1059" dir="0" index="0" bw="6" slack="0"/>
<pin id="1060" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="zext_ln31_10_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="64" slack="1"/>
<pin id="1067" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_10 "/>
</bind>
</comp>

<comp id="1071" class="1005" name="pnGenSequence_addr_4_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="6" slack="1"/>
<pin id="1073" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_4 "/>
</bind>
</comp>

<comp id="1076" class="1005" name="zext_ln31_13_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="64" slack="1"/>
<pin id="1078" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_13 "/>
</bind>
</comp>

<comp id="1082" class="1005" name="pnGenSequence_addr_5_reg_1082">
<pin_list>
<pin id="1083" dir="0" index="0" bw="6" slack="1"/>
<pin id="1084" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_5 "/>
</bind>
</comp>

<comp id="1087" class="1005" name="zext_ln31_16_reg_1087">
<pin_list>
<pin id="1088" dir="0" index="0" bw="64" slack="1"/>
<pin id="1089" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_16 "/>
</bind>
</comp>

<comp id="1093" class="1005" name="pnGenSequence_addr_6_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="6" slack="1"/>
<pin id="1095" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_6 "/>
</bind>
</comp>

<comp id="1098" class="1005" name="zext_ln31_19_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="64" slack="1"/>
<pin id="1100" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_19 "/>
</bind>
</comp>

<comp id="1104" class="1005" name="pnGenSequence_addr_7_reg_1104">
<pin_list>
<pin id="1105" dir="0" index="0" bw="6" slack="1"/>
<pin id="1106" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_7 "/>
</bind>
</comp>

<comp id="1109" class="1005" name="zext_ln31_22_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="64" slack="1"/>
<pin id="1111" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_22 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="pnGenSequence_addr_8_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="6" slack="1"/>
<pin id="1117" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_8 "/>
</bind>
</comp>

<comp id="1120" class="1005" name="zext_ln31_25_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="64" slack="1"/>
<pin id="1122" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_25 "/>
</bind>
</comp>

<comp id="1126" class="1005" name="pnGenSequence_addr_9_reg_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="6" slack="1"/>
<pin id="1128" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_9 "/>
</bind>
</comp>

<comp id="1131" class="1005" name="zext_ln31_28_reg_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="64" slack="1"/>
<pin id="1133" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_28 "/>
</bind>
</comp>

<comp id="1137" class="1005" name="pnGenSequence_addr_10_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="6" slack="1"/>
<pin id="1139" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_10 "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln31_31_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="1"/>
<pin id="1144" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_31 "/>
</bind>
</comp>

<comp id="1148" class="1005" name="pnGenSequence_addr_11_reg_1148">
<pin_list>
<pin id="1149" dir="0" index="0" bw="6" slack="1"/>
<pin id="1150" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_11 "/>
</bind>
</comp>

<comp id="1153" class="1005" name="zext_ln31_34_reg_1153">
<pin_list>
<pin id="1154" dir="0" index="0" bw="64" slack="1"/>
<pin id="1155" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_34 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="pnGenSequence_addr_12_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="6" slack="1"/>
<pin id="1161" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_12 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="zext_ln31_37_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="64" slack="1"/>
<pin id="1166" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_37 "/>
</bind>
</comp>

<comp id="1170" class="1005" name="pnGenSequence_addr_13_reg_1170">
<pin_list>
<pin id="1171" dir="0" index="0" bw="6" slack="1"/>
<pin id="1172" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_13 "/>
</bind>
</comp>

<comp id="1175" class="1005" name="zext_ln31_40_reg_1175">
<pin_list>
<pin id="1176" dir="0" index="0" bw="64" slack="1"/>
<pin id="1177" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_40 "/>
</bind>
</comp>

<comp id="1181" class="1005" name="pnGenSequence_addr_14_reg_1181">
<pin_list>
<pin id="1182" dir="0" index="0" bw="6" slack="1"/>
<pin id="1183" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_14 "/>
</bind>
</comp>

<comp id="1186" class="1005" name="zext_ln31_43_reg_1186">
<pin_list>
<pin id="1187" dir="0" index="0" bw="64" slack="1"/>
<pin id="1188" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln31_43 "/>
</bind>
</comp>

<comp id="1192" class="1005" name="pnGenSequence_addr_15_reg_1192">
<pin_list>
<pin id="1193" dir="0" index="0" bw="6" slack="1"/>
<pin id="1194" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="pnGenSequence_addr_15 "/>
</bind>
</comp>

<comp id="1200" class="1005" name="scrambledDataI_addr_16_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="6" slack="1"/>
<pin id="1202" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="scrambledDataI_addr_16 "/>
</bind>
</comp>

<comp id="1205" class="1005" name="scrambledDataQ_addr_16_reg_1205">
<pin_list>
<pin id="1206" dir="0" index="0" bw="6" slack="1"/>
<pin id="1207" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="scrambledDataQ_addr_16 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="10" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="28" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="10" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="114"><net_src comp="30" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="80" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="4" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="34" pin="0"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="34" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="146"><net_src comp="130" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="152"><net_src comp="6" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="34" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="147" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="170"><net_src comp="155" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="176"><net_src comp="34" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="186"><net_src comp="171" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="192"><net_src comp="34" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="193"><net_src comp="187" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="199"><net_src comp="34" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="200"><net_src comp="194" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="206"><net_src comp="6" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="34" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="201" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="214"><net_src comp="6" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="209" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="222"><net_src comp="34" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="223"><net_src comp="217" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="230"><net_src comp="224" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="236"><net_src comp="34" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="237"><net_src comp="231" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="243"><net_src comp="34" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="244"><net_src comp="238" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="250"><net_src comp="6" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="34" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="252"><net_src comp="245" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="258"><net_src comp="6" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="34" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="260"><net_src comp="253" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="266"><net_src comp="34" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="267"><net_src comp="261" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="273"><net_src comp="34" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="274"><net_src comp="268" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="280"><net_src comp="34" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="281"><net_src comp="275" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="287"><net_src comp="34" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="288"><net_src comp="282" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="294"><net_src comp="6" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="34" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="296"><net_src comp="289" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="302"><net_src comp="6" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="303"><net_src comp="34" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="304"><net_src comp="297" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="310"><net_src comp="34" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="311"><net_src comp="305" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="317"><net_src comp="34" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="318"><net_src comp="312" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="325"><net_src comp="319" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="331"><net_src comp="34" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="332"><net_src comp="326" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="338"><net_src comp="6" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="339"><net_src comp="34" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="340"><net_src comp="333" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="346"><net_src comp="6" pin="0"/><net_sink comp="341" pin=0"/></net>

<net id="347"><net_src comp="34" pin="0"/><net_sink comp="341" pin=1"/></net>

<net id="348"><net_src comp="341" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="354"><net_src comp="34" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="355"><net_src comp="349" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="362"><net_src comp="356" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="368"><net_src comp="34" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="369"><net_src comp="363" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="376"><net_src comp="370" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="382"><net_src comp="6" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="34" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="384"><net_src comp="377" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="390"><net_src comp="6" pin="0"/><net_sink comp="385" pin=0"/></net>

<net id="391"><net_src comp="34" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="392"><net_src comp="385" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="398"><net_src comp="34" pin="0"/><net_sink comp="393" pin=1"/></net>

<net id="399"><net_src comp="393" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="405"><net_src comp="34" pin="0"/><net_sink comp="400" pin=1"/></net>

<net id="406"><net_src comp="400" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="412"><net_src comp="34" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="413"><net_src comp="407" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="419"><net_src comp="34" pin="0"/><net_sink comp="414" pin=1"/></net>

<net id="420"><net_src comp="414" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="426"><net_src comp="6" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="427"><net_src comp="34" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="428"><net_src comp="421" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="434"><net_src comp="6" pin="0"/><net_sink comp="429" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="436"><net_src comp="429" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="442"><net_src comp="34" pin="0"/><net_sink comp="437" pin=1"/></net>

<net id="443"><net_src comp="437" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="450"><net_src comp="444" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="456"><net_src comp="34" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="451" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="463"><net_src comp="34" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="464"><net_src comp="458" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="470"><net_src comp="6" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="34" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="472"><net_src comp="465" pin="3"/><net_sink comp="137" pin=2"/></net>

<net id="478"><net_src comp="6" pin="0"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="34" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="473" pin="3"/><net_sink comp="137" pin=0"/></net>

<net id="486"><net_src comp="34" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="487"><net_src comp="481" pin="3"/><net_sink comp="161" pin=2"/></net>

<net id="493"><net_src comp="34" pin="0"/><net_sink comp="488" pin=1"/></net>

<net id="494"><net_src comp="488" pin="3"/><net_sink comp="177" pin=2"/></net>

<net id="500"><net_src comp="34" pin="0"/><net_sink comp="495" pin=1"/></net>

<net id="501"><net_src comp="495" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="507"><net_src comp="34" pin="0"/><net_sink comp="502" pin=1"/></net>

<net id="508"><net_src comp="502" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="514"><net_src comp="34" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="515"><net_src comp="509" pin="3"/><net_sink comp="161" pin=0"/></net>

<net id="521"><net_src comp="34" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="516" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="529"><net_src comp="110" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="533"><net_src comp="116" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="538"><net_src comp="32" pin="0"/><net_sink comp="534" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="551"><net_src comp="539" pin="1"/><net_sink comp="547" pin=0"/></net>

<net id="552"><net_src comp="36" pin="0"/><net_sink comp="547" pin=1"/></net>

<net id="556"><net_src comp="547" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="561"><net_src comp="137" pin="7"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="137" pin="7"/><net_sink comp="562" pin=0"/></net>

<net id="570"><net_src comp="558" pin="1"/><net_sink comp="566" pin=1"/></net>

<net id="571"><net_src comp="566" pin="2"/><net_sink comp="161" pin=4"/></net>

<net id="576"><net_src comp="562" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="577"><net_src comp="572" pin="2"/><net_sink comp="177" pin=4"/></net>

<net id="581"><net_src comp="137" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="586"><net_src comp="137" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="592"><net_src comp="42" pin="0"/><net_sink comp="588" pin=1"/></net>

<net id="596"><net_src comp="588" pin="2"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="602"><net_src comp="588" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="44" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="50" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="612"><net_src comp="604" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="618"><net_src comp="52" pin="0"/><net_sink comp="614" pin=1"/></net>

<net id="623"><net_src comp="614" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="627"><net_src comp="8" pin="0"/><net_sink comp="624" pin=0"/></net>

<net id="632"><net_src comp="32" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="637"><net_src comp="624" pin="1"/><net_sink comp="633" pin=0"/></net>

<net id="641"><net_src comp="137" pin="7"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="646"><net_src comp="137" pin="7"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="651"><net_src comp="137" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="656"><net_src comp="137" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="662"><net_src comp="54" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="666"><net_src comp="658" pin="2"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="672"><net_src comp="56" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="676"><net_src comp="668" pin="2"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="681"><net_src comp="137" pin="7"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="686"><net_src comp="137" pin="7"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="691"><net_src comp="137" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="696"><net_src comp="137" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="702"><net_src comp="58" pin="0"/><net_sink comp="698" pin=1"/></net>

<net id="706"><net_src comp="698" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="712"><net_src comp="60" pin="0"/><net_sink comp="708" pin=1"/></net>

<net id="716"><net_src comp="708" pin="2"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="721"><net_src comp="137" pin="7"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="726"><net_src comp="137" pin="7"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="731"><net_src comp="137" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="736"><net_src comp="137" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="742"><net_src comp="62" pin="0"/><net_sink comp="738" pin=1"/></net>

<net id="746"><net_src comp="738" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="752"><net_src comp="64" pin="0"/><net_sink comp="748" pin=1"/></net>

<net id="756"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="341" pin=2"/></net>

<net id="761"><net_src comp="137" pin="7"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="766"><net_src comp="137" pin="7"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="771"><net_src comp="137" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="776"><net_src comp="137" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="782"><net_src comp="66" pin="0"/><net_sink comp="778" pin=1"/></net>

<net id="786"><net_src comp="778" pin="2"/><net_sink comp="783" pin=0"/></net>

<net id="787"><net_src comp="783" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="792"><net_src comp="68" pin="0"/><net_sink comp="788" pin=1"/></net>

<net id="796"><net_src comp="788" pin="2"/><net_sink comp="793" pin=0"/></net>

<net id="797"><net_src comp="793" pin="1"/><net_sink comp="385" pin=2"/></net>

<net id="801"><net_src comp="137" pin="7"/><net_sink comp="798" pin=0"/></net>

<net id="802"><net_src comp="798" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="806"><net_src comp="137" pin="7"/><net_sink comp="803" pin=0"/></net>

<net id="807"><net_src comp="803" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="811"><net_src comp="137" pin="3"/><net_sink comp="808" pin=0"/></net>

<net id="812"><net_src comp="808" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="816"><net_src comp="137" pin="3"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="822"><net_src comp="70" pin="0"/><net_sink comp="818" pin=1"/></net>

<net id="826"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="421" pin=2"/></net>

<net id="832"><net_src comp="72" pin="0"/><net_sink comp="828" pin=1"/></net>

<net id="836"><net_src comp="828" pin="2"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="429" pin=2"/></net>

<net id="841"><net_src comp="137" pin="7"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="846"><net_src comp="137" pin="7"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="851"><net_src comp="137" pin="3"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="856"><net_src comp="137" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="862"><net_src comp="74" pin="0"/><net_sink comp="858" pin=1"/></net>

<net id="866"><net_src comp="858" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="867"><net_src comp="863" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="872"><net_src comp="76" pin="0"/><net_sink comp="868" pin=1"/></net>

<net id="876"><net_src comp="868" pin="2"/><net_sink comp="873" pin=0"/></net>

<net id="877"><net_src comp="873" pin="1"/><net_sink comp="473" pin=2"/></net>

<net id="881"><net_src comp="137" pin="7"/><net_sink comp="878" pin=0"/></net>

<net id="882"><net_src comp="878" pin="1"/><net_sink comp="161" pin=4"/></net>

<net id="886"><net_src comp="137" pin="7"/><net_sink comp="883" pin=0"/></net>

<net id="887"><net_src comp="883" pin="1"/><net_sink comp="177" pin=4"/></net>

<net id="891"><net_src comp="137" pin="3"/><net_sink comp="888" pin=0"/></net>

<net id="892"><net_src comp="888" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="896"><net_src comp="137" pin="3"/><net_sink comp="893" pin=0"/></net>

<net id="897"><net_src comp="893" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="904"><net_src comp="898" pin="1"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="509" pin=2"/></net>

<net id="906"><net_src comp="901" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="911"><net_src comp="898" pin="1"/><net_sink comp="907" pin=0"/></net>

<net id="912"><net_src comp="44" pin="0"/><net_sink comp="907" pin=1"/></net>

<net id="917"><net_src comp="898" pin="1"/><net_sink comp="913" pin=0"/></net>

<net id="918"><net_src comp="36" pin="0"/><net_sink comp="913" pin=1"/></net>

<net id="923"><net_src comp="913" pin="2"/><net_sink comp="919" pin=0"/></net>

<net id="928"><net_src comp="523" pin="1"/><net_sink comp="924" pin=0"/></net>

<net id="929"><net_src comp="8" pin="0"/><net_sink comp="924" pin=1"/></net>

<net id="933"><net_src comp="523" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="939"><net_src comp="84" pin="0"/><net_sink comp="934" pin=0"/></net>

<net id="940"><net_src comp="930" pin="1"/><net_sink comp="934" pin=1"/></net>

<net id="941"><net_src comp="86" pin="0"/><net_sink comp="934" pin=2"/></net>

<net id="946"><net_src comp="161" pin="3"/><net_sink comp="942" pin=0"/></net>

<net id="947"><net_src comp="934" pin="3"/><net_sink comp="942" pin=1"/></net>

<net id="953"><net_src comp="88" pin="0"/><net_sink comp="948" pin=0"/></net>

<net id="954"><net_src comp="942" pin="2"/><net_sink comp="948" pin=1"/></net>

<net id="955"><net_src comp="86" pin="0"/><net_sink comp="948" pin=2"/></net>

<net id="960"><net_src comp="177" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="961"><net_src comp="948" pin="3"/><net_sink comp="956" pin=1"/></net>

<net id="965"><net_src comp="956" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="970"><net_src comp="962" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="974"><net_src comp="90" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="534" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="619" pin=1"/></net>

<net id="981"><net_src comp="526" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="986"><net_src comp="530" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="991"><net_src comp="539" pin="1"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="993"><net_src comp="988" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="994"><net_src comp="988" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="995"><net_src comp="988" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="996"><net_src comp="988" pin="1"/><net_sink comp="738" pin=0"/></net>

<net id="997"><net_src comp="988" pin="1"/><net_sink comp="748" pin=0"/></net>

<net id="998"><net_src comp="988" pin="1"/><net_sink comp="778" pin=0"/></net>

<net id="999"><net_src comp="988" pin="1"/><net_sink comp="788" pin=0"/></net>

<net id="1000"><net_src comp="988" pin="1"/><net_sink comp="818" pin=0"/></net>

<net id="1001"><net_src comp="988" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1002"><net_src comp="988" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1003"><net_src comp="988" pin="1"/><net_sink comp="868" pin=0"/></net>

<net id="1007"><net_src comp="542" pin="1"/><net_sink comp="1004" pin=0"/></net>

<net id="1008"><net_src comp="1004" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="1009"><net_src comp="1004" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="1013"><net_src comp="130" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1018"><net_src comp="553" pin="1"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="1020"><net_src comp="1015" pin="1"/><net_sink comp="194" pin=2"/></net>

<net id="1024"><net_src comp="147" pin="3"/><net_sink comp="1021" pin=0"/></net>

<net id="1025"><net_src comp="1021" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1029"><net_src comp="593" pin="1"/><net_sink comp="1026" pin=0"/></net>

<net id="1030"><net_src comp="1026" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1031"><net_src comp="1026" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="1038"><net_src comp="201" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1043"><net_src comp="609" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="1045"><net_src comp="1040" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="1049"><net_src comp="209" pin="3"/><net_sink comp="1046" pin=0"/></net>

<net id="1050"><net_src comp="1046" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1054"><net_src comp="102" pin="1"/><net_sink comp="1051" pin=0"/></net>

<net id="1055"><net_src comp="1051" pin="1"/><net_sink comp="633" pin=1"/></net>

<net id="1056"><net_src comp="1051" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="1057"><net_src comp="1051" pin="1"/><net_sink comp="966" pin=1"/></net>

<net id="1061"><net_src comp="106" pin="1"/><net_sink comp="1058" pin=0"/></net>

<net id="1062"><net_src comp="1058" pin="1"/><net_sink comp="628" pin=1"/></net>

<net id="1063"><net_src comp="1058" pin="1"/><net_sink comp="898" pin=0"/></net>

<net id="1064"><net_src comp="1058" pin="1"/><net_sink comp="919" pin=1"/></net>

<net id="1068"><net_src comp="663" pin="1"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="261" pin=2"/></net>

<net id="1070"><net_src comp="1065" pin="1"/><net_sink comp="268" pin=2"/></net>

<net id="1074"><net_src comp="245" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1079"><net_src comp="673" pin="1"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="275" pin=2"/></net>

<net id="1081"><net_src comp="1076" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="1085"><net_src comp="253" pin="3"/><net_sink comp="1082" pin=0"/></net>

<net id="1086"><net_src comp="1082" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1090"><net_src comp="703" pin="1"/><net_sink comp="1087" pin=0"/></net>

<net id="1091"><net_src comp="1087" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="1092"><net_src comp="1087" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="1096"><net_src comp="289" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1101"><net_src comp="713" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="1103"><net_src comp="1098" pin="1"/><net_sink comp="326" pin=2"/></net>

<net id="1107"><net_src comp="297" pin="3"/><net_sink comp="1104" pin=0"/></net>

<net id="1108"><net_src comp="1104" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1112"><net_src comp="743" pin="1"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="1114"><net_src comp="1109" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="1118"><net_src comp="333" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1123"><net_src comp="753" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="1125"><net_src comp="1120" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1129"><net_src comp="341" pin="3"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1134"><net_src comp="783" pin="1"/><net_sink comp="1131" pin=0"/></net>

<net id="1135"><net_src comp="1131" pin="1"/><net_sink comp="393" pin=2"/></net>

<net id="1136"><net_src comp="1131" pin="1"/><net_sink comp="400" pin=2"/></net>

<net id="1140"><net_src comp="377" pin="3"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1145"><net_src comp="793" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="407" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="414" pin=2"/></net>

<net id="1151"><net_src comp="385" pin="3"/><net_sink comp="1148" pin=0"/></net>

<net id="1152"><net_src comp="1148" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1156"><net_src comp="823" pin="1"/><net_sink comp="1153" pin=0"/></net>

<net id="1157"><net_src comp="1153" pin="1"/><net_sink comp="437" pin=2"/></net>

<net id="1158"><net_src comp="1153" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="1162"><net_src comp="421" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1167"><net_src comp="833" pin="1"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="451" pin=2"/></net>

<net id="1169"><net_src comp="1164" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="1173"><net_src comp="429" pin="3"/><net_sink comp="1170" pin=0"/></net>

<net id="1174"><net_src comp="1170" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1178"><net_src comp="863" pin="1"/><net_sink comp="1175" pin=0"/></net>

<net id="1179"><net_src comp="1175" pin="1"/><net_sink comp="481" pin=2"/></net>

<net id="1180"><net_src comp="1175" pin="1"/><net_sink comp="488" pin=2"/></net>

<net id="1184"><net_src comp="465" pin="3"/><net_sink comp="1181" pin=0"/></net>

<net id="1185"><net_src comp="1181" pin="1"/><net_sink comp="137" pin=2"/></net>

<net id="1189"><net_src comp="873" pin="1"/><net_sink comp="1186" pin=0"/></net>

<net id="1190"><net_src comp="1186" pin="1"/><net_sink comp="495" pin=2"/></net>

<net id="1191"><net_src comp="1186" pin="1"/><net_sink comp="502" pin=2"/></net>

<net id="1195"><net_src comp="473" pin="3"/><net_sink comp="1192" pin=0"/></net>

<net id="1196"><net_src comp="1192" pin="1"/><net_sink comp="137" pin=0"/></net>

<net id="1203"><net_src comp="509" pin="3"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="1208"><net_src comp="516" pin="3"/><net_sink comp="1205" pin=0"/></net>

<net id="1209"><net_src comp="1205" pin="1"/><net_sink comp="177" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_i | {11 }
	Port: encoder_state_1 | {11 }
 - Input state : 
	Port: transmitter : input_i | {1 }
	Port: transmitter : input_q | {1 }
	Port: transmitter : pnGenSequence | {2 3 4 5 6 7 8 9 10 }
	Port: transmitter : encoder_state_1 | {3 }
  - Chain level:
	State 1
		store_ln29 : 1
	State 2
		zext_ln29 : 1
		pnGenSequence_addr : 2
		pnGenSequence_load : 3
		or_ln29 : 1
		zext_ln31_2 : 1
		pnGenSequence_addr_1 : 2
		pnGenSequence_load_1 : 3
	State 3
		zext_ln31 : 1
		zext_ln31_1 : 1
		xor_ln31 : 2
		store_ln31 : 2
		xor_ln32 : 2
		store_ln32 : 2
		zext_ln31_3 : 1
		zext_ln31_4 : 1
		store_ln31 : 2
		store_ln32 : 2
		br_ln29 : 1
		pnGenSequence_addr_2 : 1
		pnGenSequence_load_2 : 2
		pnGenSequence_addr_3 : 1
		pnGenSequence_load_3 : 2
		store_ln29 : 1
		store_ln43 : 1
		store_ln43 : 1
	State 4
		zext_ln31_5 : 1
		zext_ln31_6 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_8 : 1
		zext_ln31_9 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_4 : 1
		pnGenSequence_load_4 : 2
		pnGenSequence_addr_5 : 1
		pnGenSequence_load_5 : 2
	State 5
		zext_ln31_11 : 1
		zext_ln31_12 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_14 : 1
		zext_ln31_15 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_6 : 1
		pnGenSequence_load_6 : 2
		pnGenSequence_addr_7 : 1
		pnGenSequence_load_7 : 2
	State 6
		zext_ln31_17 : 1
		zext_ln31_18 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_20 : 1
		zext_ln31_21 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_8 : 1
		pnGenSequence_load_8 : 2
		pnGenSequence_addr_9 : 1
		pnGenSequence_load_9 : 2
	State 7
		zext_ln31_23 : 1
		zext_ln31_24 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_26 : 1
		zext_ln31_27 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_10 : 1
		pnGenSequence_load_10 : 2
		pnGenSequence_addr_11 : 1
		pnGenSequence_load_11 : 2
	State 8
		zext_ln31_29 : 1
		zext_ln31_30 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_32 : 1
		zext_ln31_33 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_12 : 1
		pnGenSequence_load_12 : 2
		pnGenSequence_addr_13 : 1
		pnGenSequence_load_13 : 2
	State 9
		zext_ln31_35 : 1
		zext_ln31_36 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_38 : 1
		zext_ln31_39 : 1
		store_ln31 : 2
		store_ln32 : 2
		pnGenSequence_addr_14 : 1
		pnGenSequence_load_14 : 2
		pnGenSequence_addr_15 : 1
		pnGenSequence_load_15 : 2
	State 10
		zext_ln31_41 : 1
		zext_ln31_42 : 1
		store_ln31 : 2
		store_ln32 : 2
		zext_ln31_44 : 1
		zext_ln31_45 : 1
		store_ln31 : 2
		store_ln32 : 2
	State 11
		zext_ln43 : 1
		icmp_ln43 : 1
		add_ln43 : 1
		br_ln43 : 2
		scrambledDataI_addr_16 : 2
		scrambledDataI_load : 3
		scrambledDataQ_addr_16 : 2
		scrambledDataQ_load : 3
		store_ln43 : 2
		store_ln220 : 1
	State 12
		trunc_ln220 : 1
		shl_ln : 2
		or_ln220 : 3
		shl_ln220_1 : 3
		or_ln220_1 : 4
		zext_ln43_1 : 4
		store_ln43 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln29_fu_614     |    0    |    14   |
|          |      add_ln43_fu_913     |    0    |    14   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln29_fu_598     |    0    |    10   |
|          |     icmp_ln43_fu_907     |    0    |    10   |
|----------|--------------------------|---------|---------|
|          |      or_ln29_fu_547      |    0    |    0    |
|          |     or_ln29_1_fu_588     |    0    |    0    |
|          |     or_ln29_2_fu_604     |    0    |    0    |
|          |     or_ln29_3_fu_658     |    0    |    0    |
|          |     or_ln29_4_fu_668     |    0    |    0    |
|          |     or_ln29_5_fu_698     |    0    |    0    |
|          |     or_ln29_6_fu_708     |    0    |    0    |
|          |     or_ln29_7_fu_738     |    0    |    0    |
|    or    |     or_ln29_8_fu_748     |    0    |    0    |
|          |     or_ln29_9_fu_778     |    0    |    0    |
|          |     or_ln29_10_fu_788    |    0    |    0    |
|          |     or_ln29_11_fu_818    |    0    |    0    |
|          |     or_ln29_12_fu_828    |    0    |    0    |
|          |     or_ln29_13_fu_858    |    0    |    0    |
|          |     or_ln29_14_fu_868    |    0    |    0    |
|          |      or_ln220_fu_942     |    0    |    5    |
|          |     or_ln220_1_fu_956    |    0    |    6    |
|----------|--------------------------|---------|---------|
|    xor   |      xor_ln31_fu_566     |    0    |    5    |
|          |      xor_ln32_fu_572     |    0    |    6    |
|----------|--------------------------|---------|---------|
|   read   | input_i_read_read_fu_110 |    0    |    0    |
|          | input_q_read_read_fu_116 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   write  | write_ln179_write_fu_122 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     trunc_ln32_fu_526    |    0    |    0    |
|   trunc  |     trunc_ln29_fu_530    |    0    |    0    |
|          |    trunc_ln220_fu_930    |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln29_fu_542     |    0    |    0    |
|          |    zext_ln31_2_fu_553    |    0    |    0    |
|          |     zext_ln31_fu_558     |    0    |    0    |
|          |    zext_ln31_1_fu_562    |    0    |    0    |
|          |    zext_ln31_3_fu_578    |    0    |    0    |
|          |    zext_ln31_4_fu_583    |    0    |    0    |
|          |    zext_ln29_1_fu_593    |    0    |    0    |
|          |    zext_ln31_7_fu_609    |    0    |    0    |
|          |    zext_ln31_5_fu_638    |    0    |    0    |
|          |    zext_ln31_6_fu_643    |    0    |    0    |
|          |    zext_ln31_8_fu_648    |    0    |    0    |
|          |    zext_ln31_9_fu_653    |    0    |    0    |
|          |    zext_ln31_10_fu_663   |    0    |    0    |
|          |    zext_ln31_13_fu_673   |    0    |    0    |
|          |    zext_ln31_11_fu_678   |    0    |    0    |
|          |    zext_ln31_12_fu_683   |    0    |    0    |
|          |    zext_ln31_14_fu_688   |    0    |    0    |
|          |    zext_ln31_15_fu_693   |    0    |    0    |
|          |    zext_ln31_16_fu_703   |    0    |    0    |
|          |    zext_ln31_19_fu_713   |    0    |    0    |
|          |    zext_ln31_17_fu_718   |    0    |    0    |
|          |    zext_ln31_18_fu_723   |    0    |    0    |
|          |    zext_ln31_20_fu_728   |    0    |    0    |
|          |    zext_ln31_21_fu_733   |    0    |    0    |
|   zext   |    zext_ln31_22_fu_743   |    0    |    0    |
|          |    zext_ln31_25_fu_753   |    0    |    0    |
|          |    zext_ln31_23_fu_758   |    0    |    0    |
|          |    zext_ln31_24_fu_763   |    0    |    0    |
|          |    zext_ln31_26_fu_768   |    0    |    0    |
|          |    zext_ln31_27_fu_773   |    0    |    0    |
|          |    zext_ln31_28_fu_783   |    0    |    0    |
|          |    zext_ln31_31_fu_793   |    0    |    0    |
|          |    zext_ln31_29_fu_798   |    0    |    0    |
|          |    zext_ln31_30_fu_803   |    0    |    0    |
|          |    zext_ln31_32_fu_808   |    0    |    0    |
|          |    zext_ln31_33_fu_813   |    0    |    0    |
|          |    zext_ln31_34_fu_823   |    0    |    0    |
|          |    zext_ln31_37_fu_833   |    0    |    0    |
|          |    zext_ln31_35_fu_838   |    0    |    0    |
|          |    zext_ln31_36_fu_843   |    0    |    0    |
|          |    zext_ln31_38_fu_848   |    0    |    0    |
|          |    zext_ln31_39_fu_853   |    0    |    0    |
|          |    zext_ln31_40_fu_863   |    0    |    0    |
|          |    zext_ln31_43_fu_873   |    0    |    0    |
|          |    zext_ln31_41_fu_878   |    0    |    0    |
|          |    zext_ln31_42_fu_883   |    0    |    0    |
|          |    zext_ln31_44_fu_888   |    0    |    0    |
|          |    zext_ln31_45_fu_893   |    0    |    0    |
|          |     zext_ln43_fu_901     |    0    |    0    |
|          |    zext_ln43_1_fu_962    |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       shl_ln_fu_934      |    0    |    0    |
|          |    shl_ln220_1_fu_948    |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    70   |
|----------|--------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |  URAM  |
+--------------+--------+--------+--------+--------+
| pnGenSequence|    0   |    2   |    1   |    -   |
|scrambledDataI|    0   |   10   |    4   |    0   |
|scrambledDataQ|    0   |   12   |    5   |    0   |
+--------------+--------+--------+--------+--------+
|     Total    |    0   |   24   |   10   |    0   |
+--------------+--------+--------+--------+--------+

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|      and38_i3032_reg_1051     |   32   |
|          i_1_reg_1058         |    6   |
|          i_2_reg_988          |    6   |
|           i_reg_971           |    6   |
| pnGenSequence_addr_10_reg_1137|    6   |
| pnGenSequence_addr_11_reg_1148|    6   |
| pnGenSequence_addr_12_reg_1159|    6   |
| pnGenSequence_addr_13_reg_1170|    6   |
| pnGenSequence_addr_14_reg_1181|    6   |
| pnGenSequence_addr_15_reg_1192|    6   |
| pnGenSequence_addr_1_reg_1021 |    6   |
| pnGenSequence_addr_2_reg_1035 |    6   |
| pnGenSequence_addr_3_reg_1046 |    6   |
| pnGenSequence_addr_4_reg_1071 |    6   |
| pnGenSequence_addr_5_reg_1082 |    6   |
| pnGenSequence_addr_6_reg_1093 |    6   |
| pnGenSequence_addr_7_reg_1104 |    6   |
| pnGenSequence_addr_8_reg_1115 |    6   |
| pnGenSequence_addr_9_reg_1126 |    6   |
|  pnGenSequence_addr_reg_1010  |    6   |
|scrambledDataI_addr_16_reg_1200|    6   |
|scrambledDataQ_addr_16_reg_1205|    6   |
|       trunc_ln29_reg_983      |    6   |
|       trunc_ln32_reg_978      |    5   |
|      zext_ln29_1_reg_1026     |   64   |
|       zext_ln29_reg_1004      |   64   |
|     zext_ln31_10_reg_1065     |   64   |
|     zext_ln31_13_reg_1076     |   64   |
|     zext_ln31_16_reg_1087     |   64   |
|     zext_ln31_19_reg_1098     |   64   |
|     zext_ln31_22_reg_1109     |   64   |
|     zext_ln31_25_reg_1120     |   64   |
|     zext_ln31_28_reg_1131     |   64   |
|      zext_ln31_2_reg_1015     |   64   |
|     zext_ln31_31_reg_1142     |   64   |
|     zext_ln31_34_reg_1153     |   64   |
|     zext_ln31_37_reg_1164     |   64   |
|     zext_ln31_40_reg_1175     |   64   |
|     zext_ln31_43_reg_1186     |   64   |
|      zext_ln31_7_reg_1040     |   64   |
+-------------------------------+--------+
|             Total             |  1193  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_137 |  p0  |  16  |   6  |   96   ||    65   |
| grp_access_fu_137 |  p2  |  16  |   0  |    0   ||    65   |
| grp_access_fu_161 |  p0  |  10  |   6  |   60   ||    53   |
| grp_access_fu_161 |  p1  |   8  |   5  |   40   ||    42   |
| grp_access_fu_161 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_161 |  p4  |   8  |   6  |   48   ||    42   |
| grp_access_fu_177 |  p0  |  10  |   6  |   60   ||    53   |
| grp_access_fu_177 |  p1  |   8  |   6  |   48   ||    42   |
| grp_access_fu_177 |  p2  |   8  |   0  |    0   ||    42   |
| grp_access_fu_177 |  p4  |   8  |   6  |   48   ||    42   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   400  || 23.0356 ||   488   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   70   |    -   |
|   Memory  |    0   |    -   |   24   |   10   |    0   |
|Multiplexer|    -   |   23   |    -   |   488  |    -   |
|  Register |    -   |    -   |  1193  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   23   |  1217  |   568  |    0   |
+-----------+--------+--------+--------+--------+--------+
