
---------- Begin Simulation Statistics ----------
final_tick                               190938798500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 913946                       # Simulator instruction rate (inst/s)
host_mem_usage                                 674660                       # Number of bytes of host memory used
host_op_rate                                  1183534                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   109.42                       # Real time elapsed on the host
host_tick_rate                             1745076084                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     129497217                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.190939                       # Number of seconds simulated
sim_ticks                                190938798500                       # Number of ticks simulated
system.cpu.Branches                           5604207                       # Number of branches fetched
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     129497217                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        381877597                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  381877597                       # Number of busy cycles
system.cpu.num_cc_register_reads             37890911                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            52189820                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      5121849                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                5769052                       # Number of float alu accesses
system.cpu.num_fp_insts                       5769052                       # number of float instructions
system.cpu.num_fp_register_reads              4655869                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             4951443                       # number of times the floating registers were written
system.cpu.num_func_calls                      317865                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             125463959                       # Number of integer alu accesses
system.cpu.num_int_insts                    125463959                       # number of integer instructions
system.cpu.num_int_register_reads           293932233                       # number of times the integer registers were read
system.cpu.num_int_register_writes          114067811                       # number of times the integer registers were written
system.cpu.num_load_insts                    43773676                       # Number of load instructions
system.cpu.num_mem_refs                      50962359                       # number of memory refs
system.cpu.num_store_insts                    7188683                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                333745      0.26%      0.26% # Class of executed instruction
system.cpu.op_class::IntAlu                  73070765     56.43%     56.68% # Class of executed instruction
system.cpu.op_class::IntMult                   130168      0.10%     56.78% # Class of executed instruction
system.cpu.op_class::IntDiv                   1267378      0.98%     57.76% # Class of executed instruction
system.cpu.op_class::FloatAdd                 1986164      1.53%     59.30% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::SimdAdd                      544      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     59.30% # Class of executed instruction
system.cpu.op_class::SimdAlu                   163914      0.13%     59.42% # Class of executed instruction
system.cpu.op_class::SimdCmp                      186      0.00%     59.42% # Class of executed instruction
system.cpu.op_class::SimdCvt                   181582      0.14%     59.56% # Class of executed instruction
system.cpu.op_class::SimdMisc                  403563      0.31%     59.88% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     59.88% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd              337607      0.26%     60.14% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     60.14% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     60.14% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              543454      0.42%     60.56% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv               63386      0.05%     60.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     60.61% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              52425      0.04%     60.65% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     60.65% # Class of executed instruction
system.cpu.op_class::MemRead                 42298280     32.66%     93.31% # Class of executed instruction
system.cpu.op_class::MemWrite                 6811549      5.26%     98.57% # Class of executed instruction
system.cpu.op_class::FloatMemRead             1475396      1.14%     99.71% # Class of executed instruction
system.cpu.op_class::FloatMemWrite             377134      0.29%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  129497414                       # Class of executed instruction
system.cpu.workload.numSyscalls                    36                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          120                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6191                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        31033                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          331                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests        65327                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            331                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               2490                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict              117                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3581                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3581                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2490                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        12262                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        12262                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  12262                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       388736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       388736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  388736                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              6071                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    6071    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                6071                       # Request fanout histogram
system.membus.reqLayer2.occupancy             6375000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy           32340750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             12862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        29575                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          188                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1663                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21432                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21432                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          1401                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        11461                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2990                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        96631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                 99621                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       101696                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      3997760                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                4099456                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                             393                       # Total snoops (count)
system.tol2bus.snoopTraffic                       192                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            34687                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.009571                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.097365                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  34355     99.04%     99.04% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    332      0.96%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              34687                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           62423500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          49339500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2101500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                28213                       # number of demand (read+write) hits
system.l2.demand_hits::total                    28223                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data               28213                       # number of overall hits
system.l2.overall_hits::total                   28223                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1391                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4680                       # number of demand (read+write) misses
system.l2.demand_misses::total                   6071                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1391                       # number of overall misses
system.l2.overall_misses::.cpu.data              4680                       # number of overall misses
system.l2.overall_misses::total                  6071                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    108291000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    386521500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        494812500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    108291000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    386521500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       494812500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             1401                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            32893                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                34294                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            1401                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           32893                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               34294                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.992862                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.142280                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.177028                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.992862                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.142280                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.177028                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77851.186197                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82590.064103                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81504.282655                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77851.186197                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82590.064103                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81504.282655                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   3                       # number of writebacks
system.l2.writebacks::total                         3                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          1391                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              6071                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1391                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             6071                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     94381000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    339721500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    434102500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     94381000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    339721500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    434102500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.992862                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.142280                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.177028                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.992862                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.142280                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.177028                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67851.186197                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 72590.064103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 71504.282655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67851.186197                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 72590.064103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71504.282655                       # average overall mshr miss latency
system.l2.replacements                            393                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        29572                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            29572                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        29572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        29572                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          188                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              188                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          188                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          188                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            58                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             17851                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 17851                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3581                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3581                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    298930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     298930000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21432                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.167087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.167087                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 83476.682491                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83476.682491                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3581                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    263120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    263120000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.167087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.167087                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 73476.682491                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73476.682491                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1391                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    108291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    108291000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         1401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           1401                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.992862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.992862                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77851.186197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77851.186197                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1391                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     94381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     94381000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.992862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.992862                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67851.186197                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67851.186197                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         10362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             10362                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1099                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     87591500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     87591500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        11461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         11461                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.095890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.095890                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 79701.091902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 79701.091902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1099                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     76601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     76601500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.095890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.095890                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 69701.091902                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69701.091902                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  5574.506029                       # Cycle average of tags in use
system.l2.tags.total_refs                       65268                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      6113                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.676918                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.187969                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1101.546558                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4432.771501                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.067233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.270555                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.340241                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          5720                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5720                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.349121                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     71439                       # Number of tag accesses
system.l2.tags.data_accesses                    71439                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1391.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4677.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000577500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               61181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          3                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6071                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        3                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      3                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       2.88                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  6071                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    3                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     193                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      54                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  388544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                  192                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      2.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  154253301500                       # Total gap between requests
system.mem_ctrls.avgGap                   25395670.32                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        89024                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       299328                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 466243.637748668436                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 1567664.625269965734                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1391                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4680                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks            3                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     37584000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    148459250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27019.41                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31722.06                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks         0.00                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        89024                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       299520                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        388544                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        89024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        89024                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total          192                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         1391                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4680                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           6071                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks            3                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total             3                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       466244                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      1568670                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          2034914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       466244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       466244                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks         1006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total            1006                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks         1006                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       466244                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      1568670                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         2035919                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6068                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          315                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          440                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          321                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          471                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          394                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          445                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          371                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          320                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          318                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          325                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                72268250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              30340000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          186043250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11909.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30659.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4015                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            66.17                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         2053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   189.163176                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   119.228075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   249.175974                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1034     50.37%     50.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          663     32.29%     82.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           86      4.19%     86.85% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           66      3.21%     90.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           30      1.46%     91.52% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           23      1.12%     92.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           22      1.07%     93.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           14      0.68%     94.40% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          115      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         2053                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                388352                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                2.033908                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.02                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.02                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.17                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy         8118180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         4314915                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       22262520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 15072202080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   4292328570                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  69705906240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   89105132505                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.668551                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 181179967000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   6375720000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   3383111500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy         6540240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         3476220                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       21063000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 15072202080.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   4006439940                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  69946654560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   89056376040                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.413200                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 181808392750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   6375720000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   2754685750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    139171476                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        139171476                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    139171476                       # number of overall hits
system.cpu.icache.overall_hits::total       139171476                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1401                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1401                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1401                       # number of overall misses
system.cpu.icache.overall_misses::total          1401                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    111901000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    111901000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    111901000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    111901000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    139172877                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    139172877                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    139172877                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    139172877                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000010                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000010                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 79872.234118                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 79872.234118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 79872.234118                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 79872.234118                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          188                       # number of writebacks
system.cpu.icache.writebacks::total               188                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         1401                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1401                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1401                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1401                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    110500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    110500000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    110500000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    110500000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 78872.234118                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 78872.234118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 78872.234118                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 78872.234118                       # average overall mshr miss latency
system.cpu.icache.replacements                    188                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    139171476                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       139171476                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1401                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1401                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    111901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    111901000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    139172877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    139172877                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 79872.234118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 79872.234118                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1401                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    110500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    110500000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 78872.234118                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 78872.234118                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1209.321736                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           139172877                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1401                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          99338.241970                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  1209.321736                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.590489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.590489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1213                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         1213                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.592285                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         278347155                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        278347155                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    43774180                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     7188730                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           149                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           153                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   139172877                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            97                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     50928830                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50928830                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     50929856                       # number of overall hits
system.cpu.dcache.overall_hits::total        50929856                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        31790                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          31790                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        32893                       # number of overall misses
system.cpu.dcache.overall_misses::total         32893                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    723155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    723155000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    723155000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    723155000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     50960620                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     50960620                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     50962749                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     50962749                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000624                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000624                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000645                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000645                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 22747.876691                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 22747.876691                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 21985.072812                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 21985.072812                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         3426                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                82                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    41.780488                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        29572                       # number of writebacks
system.cpu.dcache.writebacks::total             29572                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data        31790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        31790                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        32893                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        32893                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    691365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    691365000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    732198000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    732198000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.000624                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000624                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.000645                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000645                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 21747.876691                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 21747.876691                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 22259.994528                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 22259.994528                       # average overall mshr miss latency
system.cpu.dcache.replacements                  30845                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     43761598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        43761598                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        10358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         10358                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    183110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    183110000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     43771956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     43771956                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000237                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 17678.123190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 17678.123190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10358                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    172752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    172752000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000237                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 16678.123190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 16678.123190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      7167232                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7167232                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21432                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    540045000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    540045000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      7188664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7188664                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002981                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 25198.068309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 25198.068309                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21432                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    518613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    518613000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002981                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 24198.068309                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24198.068309                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1026                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1026                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1103                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         2129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         2129                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.518084                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.518084                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1103                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1103                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     40833000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     40833000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.518084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.518084                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 37019.945603                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 37019.945603                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2028.803893                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            50962749                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             32893                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1549.349375                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            175500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2028.803893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990627                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          507                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1496                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         101958391                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        101958391                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 190938798500                       # Cumulative time (in ticks) in various power states
system.cpu.thread0.numInsts                         0                       # Number of Instructions committed
system.cpu.thread0.numOps                           0                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References

---------- End Simulation Statistics   ----------
