[11/16 23:22:23      0s] 
[11/16 23:22:23      0s] Cadence Innovus(TM) Implementation System.
[11/16 23:22:23      0s] Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/16 23:22:23      0s] 
[11/16 23:22:23      0s] Version:	v17.12-s095_1, built Thu Nov 9 12:10:01 PST 2017
[11/16 23:22:23      0s] Options:	
[11/16 23:22:23      0s] Date:		Mon Nov 16 23:22:23 2020
[11/16 23:22:23      0s] Host:		IIITDMKEC-13 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB)
[11/16 23:22:23      0s] OS:		Red Hat Enterprise Linux Server release 7.7 (Maipo)
[11/16 23:22:23      0s] 
[11/16 23:22:23      0s] License:
[11/16 23:22:23      0s] 		invs	Innovus Implementation System	17.1	checkout succeeded
[11/16 23:22:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/16 23:22:32      7s] @(#)CDS: Innovus v17.12-s095_1 (64bit) 11/09/2017 12:10 (Linux 2.6.18-194.el5)
[11/16 23:22:32      7s] @(#)CDS: NanoRoute 17.12-s095_1 NR171102-1913/17_12-UB (database version 2.30, 405.7.1) {superthreading v1.44}
[11/16 23:22:32      7s] @(#)CDS: AAE 17.12-s040 (64bit) 11/09/2017 (Linux 2.6.18-194.el5)
[11/16 23:22:32      7s] @(#)CDS: CTE 17.12-s036_1 () Nov  2 2017 09:33:40 ( )
[11/16 23:22:32      7s] @(#)CDS: SYNTECH 17.12-s012_1 () Oct 31 2017 04:30:11 ( )
[11/16 23:22:32      7s] @(#)CDS: CPE v17.12-s076
[11/16 23:22:32      7s] @(#)CDS: IQRC/TQRC 16.1.1-s220 (64bit) Fri Aug  4 09:53:48 PDT 2017 (Linux 2.6.18-194.el5)
[11/16 23:22:32      7s] @(#)CDS: OA 22.50-p063 Fri Feb  3 19:45:13 2017
[11/16 23:22:32      7s] @(#)CDS: SGN 10.10-p124 (19-Aug-2014) (64 bit executable)
[11/16 23:22:32      7s] @(#)CDS: RCDB 11.10
[11/16 23:22:32      7s] --- Running on IIITDMKEC-13 (x86_64 w/Linux 3.10.0-1062.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz 12288KB) ---
[11/16 23:22:32      7s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_12861_IIITDMKEC-13_iiitdmk-ec_aMqp1M.

[11/16 23:22:32      7s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/16 23:22:32      7s] 
[11/16 23:22:32      7s] **INFO:  MMMC transition support version v31-84 
[11/16 23:22:32      7s] 
[11/16 23:22:32      7s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/16 23:22:32      7s] <CMD> suppressMessage ENCEXT-2799
[11/16 23:22:32      7s] <CMD> getVersion
[11/16 23:22:33      7s] <CMD> getVersion
[11/16 23:22:34      7s] [INFO] Loading PVS 16.12-s208 fill procedures
[11/16 23:22:34      7s] <CMD> getDrawView
[11/16 23:22:34      7s] <CMD> loadWorkspace -name Physical
[11/16 23:22:34      7s] <CMD> win
[11/17 00:18:11    449s] <CMD> save_global Default.globals
[11/17 00:18:55    452s] <CMD> set init_gnd_net VSS
[11/17 00:18:55    452s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:18:55    452s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:18:55    452s] <CMD> set init_pwr_net VDD
[11/17 00:18:55    452s] <CMD> init_design
[11/17 00:18:55    452s] #% Begin Load MMMC data ... (date=11/17 00:18:55, mem=495.0M)
[11/17 00:18:55    452s] 
[11/17 00:18:55    452s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:18:55    452s] 
[11/17 00:18:55    452s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
[11/17 00:19:03    453s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:19:03    453s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:19:03    453s] <CMD> set init_pwr_net VDD
[11/17 00:19:03    453s] <CMD> init_design
[11/17 00:19:03    453s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:19:03    453s] % Begin Load MMMC data ... (date=11/17 00:19:03, mem=495.1M)
[11/17 00:19:03    453s] 
[11/17 00:19:03    453s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:19:03    453s] 
[11/17 00:19:03    453s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
[11/17 00:19:44    456s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:19:44    456s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:19:44    456s] <CMD> set init_pwr_net VDD
[11/17 00:19:44    456s] <CMD> init_design
[11/17 00:19:44    456s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:19:44    456s] % Begin Load MMMC data ... (date=11/17 00:19:44, mem=495.2M)
[11/17 00:19:44    456s] 
[11/17 00:19:44    456s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:19:44    456s] 
[11/17 00:19:44    456s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
**ERROR: (IMPSYT-16091):	Specify the name of Power Domain.
[11/17 00:24:39    484s] <CMD> save_global Default.globals
[11/17 00:24:43    485s] <CMD> set init_gnd_net VSS
[11/17 00:24:43    485s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:24:43    485s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:24:43    485s] <CMD> set init_pwr_net VDD
[11/17 00:24:43    485s] <CMD> init_design
[11/17 00:24:43    485s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:24:43    485s] % Begin Load MMMC data ... (date=11/17 00:24:43, mem=497.2M)
[11/17 00:24:43    485s] 
[11/17 00:24:43    485s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:24:43    485s] 
[11/17 00:24:43    485s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> save_global Default.globals
[11/17 00:26:33    504s] <CMD> set init_gnd_net VSS
[11/17 00:26:33    504s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:26:33    504s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:26:33    504s] <CMD> set init_pwr_net VDD
[11/17 00:26:33    504s] <CMD> init_design
[11/17 00:26:33    504s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:26:33    504s] % Begin Load MMMC data ... (date=11/17 00:26:33, mem=497.0M)
[11/17 00:26:33    504s] 
[11/17 00:26:33    504s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:26:33    504s] 
[11/17 00:26:33    504s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> set init_gnd_net VSS
[11/17 00:26:42    505s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:26:42    505s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:26:42    505s] <CMD> set init_pwr_net VDD
[11/17 00:26:42    505s] <CMD> init_design
[11/17 00:26:42    505s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:26:42    505s] % Begin Load MMMC data ... (date=11/17 00:26:42, mem=497.0M)
[11/17 00:26:42    505s] 
[11/17 00:26:42    505s] Usage: create_analysis_view [-help] -constraint_mode <modeName> -delay_corner <dcCornerObj> -name <viewName>
[11/17 00:26:42    505s] 
[11/17 00:26:42    505s] **ERROR: (IMPTCM-46):	Argument "-constraint_mode" is required for command "create_analysis_view", either this option is not specified or an option prior to it is not specified correctly.
<CMD> save_global Default.globals
[11/17 00:29:05    522s] <CMD> set init_gnd_net VSS
[11/17 00:29:05    522s] <CMD> set init_lef_file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef
[11/17 00:29:05    522s] <CMD> set init_verilog dpram_netlist.v
[11/17 00:29:05    522s] <CMD> set init_pwr_net VDD
[11/17 00:29:05    522s] <CMD> init_design
[11/17 00:29:05    522s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:29:05    522s] % Begin Load MMMC data ... (date=11/17 00:29:05, mem=497.4M)
[11/17 00:29:05    522s] % End Load MMMC data ... (date=11/17 00:29:05, total cpu=0:00:00.0, real=0:00:00.0, peak res=497.4M, current mem=497.4M)
[11/17 00:29:05    522s] 
[11/17 00:29:05    522s] Loading LEF file ../../install/FOUNDRY/digital/180nm/dig/lef/all.lef ...
[11/17 00:29:05    522s] Set DBUPerIGU to M2 pitch 1320.
[11/17 00:29:05    522s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-200' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-201' for more detail.
[11/17 00:29:05    522s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/17 00:29:05    522s] To increase the message display limit, refer to the product command reference manual.
[11/17 00:29:05    522s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-200' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-200' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/17 00:29:05    522s] Type 'man IMPLF-200' for more detail.
[11/17 00:29:05    522s] 
[11/17 00:29:05    522s] viaInitial starts at Tue Nov 17 00:29:05 2020
**WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM1 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM2 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM3 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM4 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM5 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] **WARN: (IMPPP-557):	A single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. Remove this statement from the technology file: VIARULE TURNM6 GENERATE.
[11/17 00:29:05    522s] Type 'man IMPPP-557' for more detail.
[11/17 00:29:05    522s] viaInitial ends at Tue Nov 17 00:29:05 2020
Loading view definition file from Default.view
[11/17 00:29:05    522s] Reading min timing library '/home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib' ...
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFHXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFHXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFX4' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDFXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDFXL' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX1' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'S' of cell 'ADDHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] **WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'CO' of cell 'ADDHX2' is not defined in the library. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:05    522s] Message <TECHLIB-436> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[11/17 00:29:06    522s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/install/FOUNDRY/digital/180nm/dig/lib/slow.lib)
[11/17 00:29:06    522s] Read 462 cells in library 'tsmc18' 
[11/17 00:29:06    522s] Reading max timing library '/home/install/FOUNDRY/digital/180nm/dig/lib/fast.lib' ...
[11/17 00:29:06    522s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/install/FOUNDRY/digital/180nm/dig/lib/fast.lib)
[11/17 00:29:06    522s] Read 470 cells in library 'tsmc18' 
[11/17 00:29:06    522s] *** End library_loading (cpu=0.01min, real=0.02min, mem=11.1M, fe_cpu=8.71min, fe_real=66.72min, fe_mem=561.0M) ***
[11/17 00:29:06    522s] % Begin Load netlist data ... (date=11/17 00:29:06, mem=568.6M)
[11/17 00:29:06    522s] *** Begin netlist parsing (mem=561.0M) ***
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR3X2' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2XL' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XNOR2X4' is defined in LEF but not in the timing library.
[11/17 00:29:06    522s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/17 00:29:06    522s] To increase the message display limit, refer to the product command reference manual.
[11/17 00:29:06    522s] Created 470 new cells from 2 timing libraries.
[11/17 00:29:06    522s] Reading netlist ...
[11/17 00:29:06    522s] Backslashed names will retain backslash and a trailing blank character.
[11/17 00:29:06    522s] Reading verilog netlist 'dpram_netlist.v'
[11/17 00:29:06    522s] 
[11/17 00:29:06    522s] *** Memory Usage v#1 (Current mem = 562.000M, initial mem = 179.895M) ***
[11/17 00:29:06    522s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=562.0M) ***
[11/17 00:29:06    522s] % End Load netlist data ... (date=11/17 00:29:06, total cpu=0:00:00.0, real=0:00:00.0, peak res=568.6M, current mem=524.5M)
[11/17 00:29:06    522s] Top level cell is dpram.
[11/17 00:29:06    522s] Hooked 932 DB cells to tlib cells.
[11/17 00:29:06    522s] ** Removed 8 unused lib cells.
[11/17 00:29:06    522s] Starting recursive module instantiation check.
[11/17 00:29:06    522s] No recursion found.
[11/17 00:29:06    522s] Building hierarchical netlist for Cell dpram ...
[11/17 00:29:06    522s] *** Netlist is unique.
[11/17 00:29:06    522s] ** info: there are 951 modules.
[11/17 00:29:06    522s] ** info: there are 2041 stdCell insts.
[11/17 00:29:06    522s] 
[11/17 00:29:06    522s] *** Memory Usage v#1 (Current mem = 601.672M, initial mem = 179.895M) ***
[11/17 00:29:06    522s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/17 00:29:06    522s] Type 'man IMPFP-3961' for more detail.
[11/17 00:29:06    522s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in LEF/OA library. Cannot make calculations for this site type unless standard cell models of this type exist in the LEF/OA library. If the SITE is not used by the library you can ignore this warning or remove the SITE definition from the LEF/OA to avoid this message.
[11/17 00:29:06    522s] Type 'man IMPFP-3961' for more detail.
[11/17 00:29:06    522s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:29:06    522s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:29:06    522s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:29:06    522s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:29:06    522s] Set Default Net Delay as 1000 ps.
[11/17 00:29:06    522s] Set Default Net Load as 0.5 pF. 
[11/17 00:29:06    522s] Set Default Input Pin Transition as 0.1 ps.
[11/17 00:29:06    523s] Extraction setup Delayed 
[11/17 00:29:06    523s] *Info: initialize multi-corner CTS.
[11/17 00:29:06    523s] Reading timing constraints file 'dpram_sdc.sdc' ...
[11/17 00:29:06    523s] Current (total cpu=0:08:43, real=1:06:43, peak res=664.8M, current mem=664.8M)
[11/17 00:29:06    523s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 18).
[11/17 00:29:06    523s] 
[11/17 00:29:06    523s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 19).
[11/17 00:29:06    523s] 
[11/17 00:29:06    523s] **WARN: (TCLNL-330):	set_input_delay on clock root 'clk' is not supported. You should use the -source option to set_clock_latency to provide this offset. You can also use the global timing_allow_input_delay_on_clock_source to allow set_input_delay assertion to have an effect on clock source paths beginning at this clock root. (File dpram_sdc.sdc, Line 20).
[11/17 00:29:06    523s] 
[11/17 00:29:06    523s] INFO (CTE): Reading of timing constraints file dpram_sdc.sdc completed, with 3 WARNING
[11/17 00:29:06    523s] WARNING (CTE-25): Line: 9, 10 of File dpram_sdc.sdc : Skipped unsupported command: set_units
[11/17 00:29:06    523s] 
[11/17 00:29:06    523s] 
[11/17 00:29:06    523s] Ending "Constraint file reading stats" (total cpu=0:00:00.0, real=0:00:00.0, peak res=681.9M, current mem=681.9M)
[11/17 00:29:06    523s] Current (total cpu=0:08:43, real=1:06:43, peak res=681.9M, current mem=681.9M)
[11/17 00:29:06    523s] Creating Cell Server ...(0, 1, 1, 1)
[11/17 00:29:06    523s] Summary for sequential cells identification: 
[11/17 00:29:06    523s]   Identified SBFF number: 116
[11/17 00:29:06    523s]   Identified MBFF number: 0
[11/17 00:29:06    523s]   Identified SB Latch number: 0
[11/17 00:29:06    523s]   Identified MB Latch number: 0
[11/17 00:29:06    523s]   Not identified SBFF number: 24
[11/17 00:29:06    523s]   Not identified MBFF number: 0
[11/17 00:29:06    523s]   Not identified SB Latch number: 0
[11/17 00:29:06    523s]   Not identified MB Latch number: 0
[11/17 00:29:06    523s]   Number of sequential cells which are not FFs: 38
[11/17 00:29:06    523s] Total number of combinational cells: 266
[11/17 00:29:06    523s] Total number of sequential cells: 178
[11/17 00:29:06    523s] Total number of tristate cells: 18
[11/17 00:29:06    523s] Total number of level shifter cells: 0
[11/17 00:29:06    523s] Total number of power gating cells: 0
[11/17 00:29:06    523s] Total number of isolation cells: 0
[11/17 00:29:06    523s] Total number of power switch cells: 0
[11/17 00:29:06    523s] Total number of pulse generator cells: 0
[11/17 00:29:06    523s] Total number of always on buffers: 0
[11/17 00:29:06    523s] Total number of retention cells: 0
[11/17 00:29:06    523s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/17 00:29:06    523s] Total number of usable buffers: 18
[11/17 00:29:06    523s] List of unusable buffers:
[11/17 00:29:06    523s] Total number of unusable buffers: 0
[11/17 00:29:06    523s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/17 00:29:06    523s] Total number of usable inverters: 18
[11/17 00:29:06    523s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/17 00:29:06    523s] Total number of unusable inverters: 3
[11/17 00:29:06    523s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/17 00:29:06    523s] Total number of identified usable delay cells: 4
[11/17 00:29:06    523s] List of identified unusable delay cells:
[11/17 00:29:06    523s] Total number of identified unusable delay cells: 0
[11/17 00:29:06    523s] Creating Cell Server, finished. 
[11/17 00:29:06    523s] 
[11/17 00:29:07    523s] Deleting Cell Server ...
[11/17 00:29:07    523s] Patterns Extraction called explicitly through PreRoutePatternsIfNeeded call 
[11/17 00:29:07    523s] Extraction setup Started 
[11/17 00:29:07    523s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/17 00:29:07    523s] **WARN: (IMPEXT-2773):	The via resistance between layers POLY and M1 could not be determined from the LEF technology file because the via resistance specification is missing. A default of 4 Ohms will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2773' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2776):	The via resistance between layers M1 and M2 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2776' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2776):	The via resistance between layers M2 and M3 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2776' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2776):	The via resistance between layers M3 and M4 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2776' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2776):	The via resistance between layers M4 and M5 is not defined in the capacitance table file. The via resistance of 6.4 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2776' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2776):	The via resistance between layers M5 and M6 is not defined in the capacitance table file. The via resistance of 2.54 Ohms defined in the LEF technology file will be used as via resistance between these layers.
[11/17 00:29:07    523s] Type 'man IMPEXT-2776' for more detail.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M1 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M2 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M3 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M4 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M5 is not defined in the cap table. Therefore, the LEF value 0.101 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] **WARN: (IMPEXT-2766):	The sheet resistance for layer M6 is not defined in the cap table. Therefore, the LEF value 0.045 will be used instead. To avoid this message, update the relevant cap table to include the sheet resistance for the specified layer and read it back in.
[11/17 00:29:07    523s] Summary of Active RC-Corners : 
[11/17 00:29:07    523s]  
[11/17 00:29:07    523s]  Analysis View: worst
[11/17 00:29:07    523s]     RC-Corner Name        : default_rc_corner
[11/17 00:29:07    523s]     RC-Corner Index       : 0
[11/17 00:29:07    523s]     RC-Corner Temperature : 25 Celsius
[11/17 00:29:07    523s]     RC-Corner Cap Table   : ''
[11/17 00:29:07    523s]     RC-Corner PreRoute Res Factor         : 1
[11/17 00:29:07    523s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 00:29:07    523s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/17 00:29:07    523s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/17 00:29:07    523s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 00:29:07    523s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 00:29:07    523s]  
[11/17 00:29:07    523s]  Analysis View: best
[11/17 00:29:07    523s]     RC-Corner Name        : default_rc_corner
[11/17 00:29:07    523s]     RC-Corner Index       : 0
[11/17 00:29:07    523s]     RC-Corner Temperature : 25 Celsius
[11/17 00:29:07    523s]     RC-Corner Cap Table   : ''
[11/17 00:29:07    523s]     RC-Corner PreRoute Res Factor         : 1
[11/17 00:29:07    523s]     RC-Corner PreRoute Cap Factor         : 1
[11/17 00:29:07    523s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/17 00:29:07    523s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from Cap Table]
[11/17 00:29:07    523s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from Cap Table]
[11/17 00:29:07    523s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/17 00:29:07    523s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/17 00:29:07    523s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 00:29:48    526s] <CMD> getIoFlowFlag
[11/17 00:42:04    577s] <CMD> setIoFlowFlag 0
[11/17 00:42:04    577s] <CMD> floorPlan -site tsm3site -r 1 0.699994 10.0 10.0 10.0 10.0
[11/17 00:42:04    577s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:42:04    577s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:42:04    577s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:42:04    577s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:42:04    577s] <CMD> uiSetTool select
[11/17 00:42:04    577s] <CMD> getIoFlowFlag
[11/17 00:42:04    577s] <CMD> fit
[11/17 00:42:08    577s] <CMD> setIoFlowFlag 0
[11/17 00:42:08    577s] <CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 10.56 10.08 10.56 10.08
[11/17 00:42:08    577s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:42:08    577s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:42:08    577s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:42:08    577s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:42:08    577s] <CMD> uiSetTool select
[11/17 00:42:08    577s] <CMD> getIoFlowFlag
[11/17 00:42:08    577s] <CMD> fit
[11/17 00:43:27    584s] <CMD> getIoFlowFlag
[11/17 00:43:58    586s] <CMD> setIoFlowFlag 0
[11/17 00:43:58    586s] <CMD> floorPlan -site tsm3site -r 1 0.699683 20 20 20 20
[11/17 00:43:58    586s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:43:58    586s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:43:58    586s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:43:58    586s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:43:58    586s] <CMD> uiSetTool select
[11/17 00:43:58    586s] <CMD> getIoFlowFlag
[11/17 00:43:58    586s] <CMD> fit
[11/17 00:44:01    586s] <CMD> setIoFlowFlag 0
[11/17 00:44:01    586s] <CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 20.46 20.16 20.46 20.16
[11/17 00:44:01    586s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:44:01    586s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:44:01    586s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:44:01    586s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:44:01    586s] <CMD> uiSetTool select
[11/17 00:44:01    586s] <CMD> getIoFlowFlag
[11/17 00:44:01    586s] <CMD> fit
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:45:48    595s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 00:46:20    597s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:46:20    597s] The ring targets are set to core/block ring wires.
[11/17 00:46:20    597s] addRing command will consider rows while creating rings.
[11/17 00:46:20    597s] addRing command will disallow rings to go over rows.
[11/17 00:46:20    597s] addRing command will ignore shorts while creating rings.
[11/17 00:46:20    597s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:46:20    597s] 
[11/17 00:46:20    597s] Ring generation is complete.
[11/17 00:46:20    597s] vias are now being generated.
[11/17 00:46:20    597s] addRing created 8 wires.
[11/17 00:46:20    597s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 00:46:20    597s] +--------+----------------+----------------+
[11/17 00:46:20    597s] |  Layer |     Created    |     Deleted    |
[11/17 00:46:20    597s] +--------+----------------+----------------+
[11/17 00:46:20    597s] | Metal1 |        4       |       NA       |
[11/17 00:46:20    597s] |  Via12 |        8       |        0       |
[11/17 00:46:20    597s] | Metal2 |        4       |       NA       |
[11/17 00:46:20    597s] +--------+----------------+----------------+
[11/17 00:46:23    597s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:46:23    597s] The ring targets are set to core/block ring wires.
[11/17 00:46:23    597s] addRing command will consider rows while creating rings.
[11/17 00:46:23    597s] addRing command will disallow rings to go over rows.
[11/17 00:46:23    597s] addRing command will ignore shorts while creating rings.
[11/17 00:46:23    597s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal1 bottom Metal1 left Metal2 right Metal2} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 1.8 bottom 1.8 left 1.8 right 1.8} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:46:23    597s] 
[11/17 00:46:23    597s] Ring generation is complete.
[11/17 00:50:10    615s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:50:10    615s] The ring targets are set to core/block ring wires.
[11/17 00:50:10    615s] addRing command will consider rows while creating rings.
[11/17 00:50:10    615s] addRing command will disallow rings to go over rows.
[11/17 00:50:10    615s] addRing command will ignore shorts while creating rings.
[11/17 00:50:10    615s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:50:10    615s] 
[11/17 00:50:10    615s] Ring generation is complete.
[11/17 00:50:10    615s] vias are now being generated.
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (16.86, 16.56) (18.66, 366.48)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (371.40, 16.56) (373.20, 366.48)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (16.86, 16.56) (373.20, 18.36)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (16.86, 364.68) (373.20, 366.48)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (14.78, 14.30) (15.06, 368.74)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (375.00, 14.30) (375.28, 368.74)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (14.78, 14.30) (375.28, 14.76)
[11/17 00:50:10    615s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (14.78, 368.28) (375.28, 368.74)
[11/17 00:50:10    615s] addRing created 8 wires.
[11/17 00:50:10    615s] ViaGen created 48 vias, deleted 0 via to avoid violation.
[11/17 00:50:10    615s] +--------+----------------+----------------+
[11/17 00:50:10    615s] |  Layer |     Created    |     Deleted    |
[11/17 00:50:10    615s] +--------+----------------+----------------+
[11/17 00:50:10    615s] |  Via12 |        4       |        0       |
[11/17 00:50:10    615s] |  Via23 |       12       |        0       |
[11/17 00:50:10    615s] |  Via34 |       12       |        0       |
[11/17 00:50:10    615s] |  Via45 |       12       |        0       |
[11/17 00:50:10    615s] | Metal5 |        4       |       NA       |
[11/17 00:50:10    615s] |  Via56 |        8       |        0       |
[11/17 00:50:10    615s] | Metal6 |        4       |       NA       |
[11/17 00:50:10    615s] +--------+----------------+----------------+
[11/17 00:50:12    615s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:50:12    615s] The ring targets are set to core/block ring wires.
[11/17 00:50:12    615s] addRing command will consider rows while creating rings.
[11/17 00:50:12    615s] addRing command will disallow rings to go over rows.
[11/17 00:50:12    615s] addRing command will ignore shorts while creating rings.
[11/17 00:50:12    615s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 0 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:50:12    615s] 
[11/17 00:50:12    615s] Ring generation is complete.
[11/17 00:51:09    619s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:51:09    619s] The ring targets are set to core/block ring wires.
[11/17 00:51:09    619s] addRing command will consider rows while creating rings.
[11/17 00:51:09    619s] addRing command will disallow rings to go over rows.
[11/17 00:51:09    619s] addRing command will ignore shorts while creating rings.
[11/17 00:51:09    619s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:51:09    619s] 
[11/17 00:51:09    619s] Ring generation is complete.
[11/17 00:51:09    619s] vias are now being generated.
[11/17 00:51:09    619s] addRing created 8 wires.
[11/17 00:51:09    619s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 00:51:09    619s] +--------+----------------+----------------+
[11/17 00:51:09    619s] |  Layer |     Created    |     Deleted    |
[11/17 00:51:09    619s] +--------+----------------+----------------+
[11/17 00:51:09    619s] | Metal5 |        4       |       NA       |
[11/17 00:51:09    619s] |  Via56 |        8       |        0       |
[11/17 00:51:09    619s] | Metal6 |        4       |       NA       |
[11/17 00:51:09    619s] +--------+----------------+----------------+
[11/17 00:51:11    619s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:51:11    619s] The ring targets are set to core/block ring wires.
[11/17 00:51:11    619s] addRing command will consider rows while creating rings.
[11/17 00:51:11    619s] addRing command will disallow rings to go over rows.
[11/17 00:51:11    619s] addRing command will ignore shorts while creating rings.
[11/17 00:51:11    619s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:51:11    619s] 
[11/17 00:51:11    619s] Ring generation is complete.
[11/17 00:52:08    624s] <CMD> getIoFlowFlag
[11/17 00:52:26    625s] <CMD> setIoFlowFlag 0
[11/17 00:52:26    625s] <CMD> floorPlan -site tsm3site -r 1 0.699683 30 30 30 30
[11/17 00:52:26    625s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:52:26    625s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:52:26    625s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:52:26    625s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:52:26    625s] <CMD> uiSetTool select
[11/17 00:52:26    625s] <CMD> getIoFlowFlag
[11/17 00:52:26    625s] <CMD> fit
[11/17 00:52:28    625s] <CMD> setIoFlowFlag 0
[11/17 00:52:28    625s] <CMD> floorPlan -site tsm3site -r 0.981611960818 0.699683 30.36 30.24 30.36 30.24
[11/17 00:52:28    625s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:52:28    625s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:52:28    625s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:52:28    625s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:52:28    625s] <CMD> uiSetTool select
[11/17 00:52:28    625s] <CMD> getIoFlowFlag
[11/17 00:52:28    625s] <CMD> fit
[11/17 00:52:47    626s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:52:47    626s] The ring targets are set to core/block ring wires.
[11/17 00:52:47    626s] addRing command will consider rows while creating rings.
[11/17 00:52:47    626s] addRing command will disallow rings to go over rows.
[11/17 00:52:47    626s] addRing command will ignore shorts while creating rings.
[11/17 00:52:47    626s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:52:47    626s] 
[11/17 00:52:47    626s] Ring generation is complete.
[11/17 00:52:47    626s] vias are now being generated.
[11/17 00:52:47    626s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (13.26, 12.96) (15.04, 16.10)
[11/17 00:52:47    626s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal5 & Metal2 at (13.26, 366.94) (15.04, 370.08)
[11/17 00:52:47    626s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (13.26, 14.30) (16.58, 14.76)
[11/17 00:52:47    626s] **WARN: (IMPPP-532):	ViaGen Warning: top layer and bottom layer have same direction but only orthogonal via is allowed between layer: Metal6 & Metal1 at (13.26, 368.28) (16.58, 368.74)
[11/17 00:52:47    626s] addRing created 12 wires.
[11/17 00:52:47    626s] ViaGen created 21 vias, deleted 8 vias to avoid violation.
[11/17 00:52:47    626s] +--------+----------------+----------------+
[11/17 00:52:47    626s] |  Layer |     Created    |     Deleted    |
[11/17 00:52:47    626s] +--------+----------------+----------------+
[11/17 00:52:47    626s] |  Via23 |        4       |        2       |
[11/17 00:52:47    626s] |  Via34 |        4       |        2       |
[11/17 00:52:47    626s] |  Via45 |        4       |        2       |
[11/17 00:52:47    626s] | Metal5 |        6       |       NA       |
[11/17 00:52:47    626s] |  Via56 |        9       |        2       |
[11/17 00:52:47    626s] | Metal6 |        6       |       NA       |
[11/17 00:52:47    626s] +--------+----------------+----------------+
[11/17 00:53:15    628s] <CMD> uiSetTool select
[11/17 00:53:23    629s] <CMD> undo
[11/17 00:53:48    630s] <CMD> gui_select -rect {65.050 326.592 133.285 324.111}
[11/17 00:53:51    631s] <CMD> gui_select -rect {-28.616 409.093 412.423 12.716}
[11/17 00:53:55    631s] <CMD> deleteSelectedFromFPlan
[11/17 00:53:55    631s] <CMD> deleteSelectedFromFPlan
[11/17 00:53:55    631s] <CMD> deleteSelectedFromFPlan
[11/17 00:53:57    631s] <CMD> selectWire 8.2900 8.0500 10.0900 374.9900 5 VSS
[11/17 00:53:59    631s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:02    631s] <CMD> selectWire 10.3700 10.3100 12.1700 372.7300 5 VDD
[11/17 00:54:03    632s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:05    632s] <CMD> selectWire 379.9700 8.0500 381.7700 374.9900 5 VSS
[11/17 00:54:07    632s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:09    632s] <CMD> selectWire 10.3700 10.3100 379.6900 12.1100 6 VDD
[11/17 00:54:11    632s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:15    632s] <CMD> selectWire 377.8900 10.3100 379.6900 372.7300 5 VDD
[11/17 00:54:15    632s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:17    633s] <CMD> selectWire 8.2900 8.0500 381.7700 9.8500 6 VSS
[11/17 00:54:18    633s] <CMD> deleteSelectedFromFPlan
[11/17 00:54:23    633s] <CMD> getIoFlowFlag
[11/17 00:54:37    634s] <CMD> setIoFlowFlag 0
[11/17 00:54:37    634s] <CMD> floorPlan -site tsm3site -r 1 0.699683 30.36 30.24 30.36 30.24
[11/17 00:54:37    634s] Horizontal Layer M1 offset = 560 (derived)
[11/17 00:54:37    634s] Vertical Layer M2 offset = 660 (derived)
[11/17 00:54:37    634s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/17 00:54:37    634s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/17 00:54:37    634s] <CMD> uiSetTool select
[11/17 00:54:37    634s] <CMD> getIoFlowFlag
[11/17 00:54:37    634s] <CMD> fit
[11/17 00:55:07    636s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:55:07    636s] The ring targets are set to core/block ring wires.
[11/17 00:55:07    636s] addRing command will consider rows while creating rings.
[11/17 00:55:07    636s] addRing command will disallow rings to go over rows.
[11/17 00:55:07    636s] addRing command will ignore shorts while creating rings.
[11/17 00:55:07    636s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:55:07    636s] 
[11/17 00:55:07    636s] Ring generation is complete.
[11/17 00:55:07    636s] vias are now being generated.
[11/17 00:55:07    636s] addRing created 8 wires.
[11/17 00:55:07    636s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 00:55:07    636s] +--------+----------------+----------------+
[11/17 00:55:07    636s] |  Layer |     Created    |     Deleted    |
[11/17 00:55:07    636s] +--------+----------------+----------------+
[11/17 00:55:07    636s] | Metal5 |        4       |       NA       |
[11/17 00:55:07    636s] |  Via56 |        8       |        0       |
[11/17 00:55:07    636s] | Metal6 |        4       |       NA       |
[11/17 00:55:07    636s] +--------+----------------+----------------+
[11/17 00:55:17    637s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:55:17    637s] The ring targets are set to core/block ring wires.
[11/17 00:55:17    637s] addRing command will consider rows while creating rings.
[11/17 00:55:17    637s] addRing command will disallow rings to go over rows.
[11/17 00:55:17    637s] addRing command will ignore shorts while creating rings.
[11/17 00:55:17    637s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:55:17    637s] 
[11/17 00:55:17    637s] Ring generation is complete.
[11/17 00:56:38    643s] <CMD> selectWire 13.2400 13.0900 15.0400 390.1100 5 VSS
[11/17 00:56:40    643s] <CMD> deleteSelectedFromFPlan
[11/17 00:56:52    644s] <CMD> selectWire 13.2400 13.0900 396.6200 14.8900 6 VSS
[11/17 00:56:53    644s] <CMD> deleteSelectedFromFPlan
[11/17 00:56:56    644s] <CMD> selectWire 15.3200 15.3500 394.5400 17.1500 6 VDD
[11/17 00:56:57    644s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:00    645s] <CMD> selectWire 15.3200 15.3500 17.1200 387.8500 5 VDD
[11/17 00:57:00    645s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:11    645s] <CMD> selectWire 15.3200 386.0500 394.5400 387.8500 6 VDD
[11/17 00:57:12    645s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:14    646s] <CMD> selectWire 13.2400 388.3100 396.6200 390.1100 6 VSS
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:15    646s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:27    647s] <CMD> selectWire 394.8200 13.0900 396.6200 390.1100 5 VSS
[11/17 00:57:28    647s] <CMD> deleteSelectedFromFPlan
[11/17 00:57:30    647s] <CMD> selectWire 392.7400 15.3500 394.5400 387.8500 5 VDD
[11/17 00:57:31    647s] <CMD> deleteSelectedFromFPlan
[11/17 00:58:04    649s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:58:04    649s] The ring targets are set to core/block ring wires.
[11/17 00:58:04    649s] addRing command will consider rows while creating rings.
[11/17 00:58:04    649s] addRing command will disallow rings to go over rows.
[11/17 00:58:04    649s] addRing command will ignore shorts while creating rings.
[11/17 00:58:04    649s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:58:04    649s] 
[11/17 00:58:04    649s] Ring generation is complete.
[11/17 00:58:04    649s] vias are now being generated.
[11/17 00:58:04    649s] addRing created 8 wires.
[11/17 00:58:04    649s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[11/17 00:58:04    649s] +--------+----------------+----------------+
[11/17 00:58:04    649s] |  Layer |     Created    |     Deleted    |
[11/17 00:58:04    649s] +--------+----------------+----------------+
[11/17 00:58:04    649s] | Metal5 |        4       |       NA       |
[11/17 00:58:04    649s] |  Via56 |        8       |        0       |
[11/17 00:58:04    649s] | Metal6 |        4       |       NA       |
[11/17 00:58:04    649s] +--------+----------------+----------------+
[11/17 00:58:07    649s] <CMD> setAddRingMode -ring_target default -extend_over_row 0 -ignore_rows 0 -avoid_short 0 -skip_crossing_trunks none -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size 1 -orthogonal_only true -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 00:58:07    649s] The ring targets are set to core/block ring wires.
[11/17 00:58:07    649s] addRing command will consider rows while creating rings.
[11/17 00:58:07    649s] addRing command will disallow rings to go over rows.
[11/17 00:58:07    649s] addRing command will ignore shorts while creating rings.
[11/17 00:58:07    649s] <CMD> addRing -nets {VDD VSS} -type core_rings -follow core -layer {top Metal6 bottom Metal6 left Metal5 right Metal5} -width {top 1.8 bottom 1.8 left 1.8 right 1.8} -spacing {top 0.46 bottom 0.46 left 0.28 right 0.28} -offset {top 1.8 bottom 1.8 left 1.8 right 1.8} -center 1 -extend_corner {} -threshold 0 -jog_distance 0 -snap_wire_center_to_grid None
[11/17 00:58:07    649s] 
[11/17 00:58:07    649s] Ring generation is complete.
[11/17 00:58:30    651s] <CMD> gui_select -rect {70.640 69.647 223.564 88.103}
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingOffset 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingThreshold 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingJogDistance 1.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeRingLayers {}
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeWidth 10.0
[11/17 00:58:54    653s] <CMD> set sprCreateIeStripeThreshold 1.0
[11/17 01:07:05    693s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[11/17 01:07:05    693s] addStripe will allow jog to connect padcore ring and block ring.
[11/17 01:07:05    693s] Stripes will stop at the boundary of the specified area.
[11/17 01:07:05    693s] When breaking rings, the power planner will consider the existence of blocks.
[11/17 01:07:05    693s] Stripes will not extend to closest target.
[11/17 01:07:05    693s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/17 01:07:05    693s] Stripes will not be created over regions without power planning wires.
[11/17 01:07:05    693s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/17 01:07:05    693s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/17 01:07:05    693s] AddStripe segment minimum length set to 1
[11/17 01:07:05    693s] Offset for stripe breaking is set to 0.
[11/17 01:07:05    693s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction horizontal -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 01:07:05    693s] 
[11/17 01:07:05    693s] Starting stripe generation ...
[11/17 01:07:05    693s] Non-Default Mode Option Settings :
[11/17 01:07:05    693s]   NONE
[11/17 01:07:05    693s] Stripe generation is complete.
[11/17 01:07:05    693s] vias are now being generated.
[11/17 01:07:05    693s] addStripe created 20 wires.
[11/17 01:07:05    693s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[11/17 01:07:05    693s] +--------+----------------+----------------+
[11/17 01:07:05    693s] |  Layer |     Created    |     Deleted    |
[11/17 01:07:05    693s] +--------+----------------+----------------+
[11/17 01:07:05    693s] |  Via56 |       40       |        0       |
[11/17 01:07:05    693s] | Metal6 |       20       |       NA       |
[11/17 01:07:05    693s] +--------+----------------+----------------+
[11/17 01:07:08    693s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[11/17 01:07:08    693s] addStripe will allow jog to connect padcore ring and block ring.
[11/17 01:07:08    693s] Stripes will stop at the boundary of the specified area.
[11/17 01:07:08    693s] When breaking rings, the power planner will consider the existence of blocks.
[11/17 01:07:08    693s] Stripes will not extend to closest target.
[11/17 01:07:08    693s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/17 01:07:08    693s] Stripes will not be created over regions without power planning wires.
[11/17 01:07:08    693s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/17 01:07:08    693s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/17 01:07:08    693s] AddStripe segment minimum length set to 1
[11/17 01:07:08    693s] Offset for stripe breaking is set to 0.
[11/17 01:07:08    693s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction horizontal -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from bottom -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 01:07:08    693s] 
[11/17 01:07:08    693s] Starting stripe generation ...
[11/17 01:07:08    693s] Non-Default Mode Option Settings :
[11/17 01:07:08    693s]   NONE
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 31.14) (394.54, 31.14) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 68.76) (394.54, 68.76) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 106.39) (394.54, 106.39) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 144.01) (394.54, 144.01) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 181.64) (394.54, 181.64) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 219.26) (394.54, 219.26) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 256.89) (394.54, 256.89) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 294.52) (394.54, 294.52) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 332.14) (394.54, 332.14) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (15.32, 369.77) (394.54, 369.77) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 33.40) (396.62, 33.40) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 71.03) (396.62, 71.03) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 108.65) (396.62, 108.65) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 146.27) (396.62, 146.27) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 183.90) (396.62, 183.90) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 221.52) (396.62, 221.52) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 259.15) (396.62, 259.15) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 296.77) (396.62, 296.77) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 334.40) (396.62, 334.40) because same wire already exists.
[11/17 01:07:08    693s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (13.24, 372.02) (396.62, 372.02) because same wire already exists.
[11/17 01:07:08    693s] Stripe generation is complete.
[11/17 01:07:35    695s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[11/17 01:07:35    695s] addStripe will allow jog to connect padcore ring and block ring.
[11/17 01:07:35    695s] Stripes will stop at the boundary of the specified area.
[11/17 01:07:35    695s] When breaking rings, the power planner will consider the existence of blocks.
[11/17 01:07:35    695s] Stripes will not extend to closest target.
[11/17 01:07:35    695s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/17 01:07:35    695s] Stripes will not be created over regions without power planning wires.
[11/17 01:07:35    695s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/17 01:07:35    695s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/17 01:07:35    695s] AddStripe segment minimum length set to 1
[11/17 01:07:35    695s] Offset for stripe breaking is set to 0.
[11/17 01:07:35    695s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 01:07:35    695s] 
[11/17 01:07:35    695s] Starting stripe generation ...
[11/17 01:07:35    695s] Non-Default Mode Option Settings :
[11/17 01:07:35    695s]   NONE
[11/17 01:07:35    695s] Stripe generation is complete.
[11/17 01:07:35    695s] vias are now being generated.
[11/17 01:07:35    695s] addStripe created 240 wires.
[11/17 01:07:35    695s] ViaGen created 40 vias, deleted 0 via to avoid violation.
[11/17 01:07:35    695s] +--------+----------------+----------------+
[11/17 01:07:35    695s] |  Layer |     Created    |     Deleted    |
[11/17 01:07:35    695s] +--------+----------------+----------------+
[11/17 01:07:35    695s] | Metal5 |       20       |       NA       |
[11/17 01:07:35    695s] |  Via56 |       40       |        0       |
[11/17 01:07:35    695s] | Metal6 |       220      |       NA       |
[11/17 01:07:35    695s] +--------+----------------+----------------+
[11/17 01:07:38    696s] <CMD> setAddStripeMode -ignore_block_check false -break_at none -route_over_rows_only false -rows_without_stripes_only false -extend_to_closest_target none -stop_at_last_wire_for_area false -partial_set_thru_domain false -ignore_nondefault_domains false -trim_antenna_back_to_shape none -spacing_type edge_to_edge -spacing_from_block 0 -stripe_min_length 0 -stacked_via_top_layer Metal6 -stacked_via_bottom_layer Metal1 -via_using_exact_crossover_size false -split_vias false -orthogonal_only true -allow_jog { padcore_ring  block_ring }
[11/17 01:07:38    696s] addStripe will allow jog to connect padcore ring and block ring.
[11/17 01:07:38    696s] Stripes will stop at the boundary of the specified area.
[11/17 01:07:38    696s] When breaking rings, the power planner will consider the existence of blocks.
[11/17 01:07:38    696s] Stripes will not extend to closest target.
[11/17 01:07:38    696s] The power planner will set stripe antenna targets to none (no trimming allowed).
[11/17 01:07:38    696s] Stripes will not be created over regions without power planning wires.
[11/17 01:07:38    696s] The entire stripe set will break at the domain if one of the nets is not in the domain.
[11/17 01:07:38    696s] addStripe will break automatically at non-default domains when generating global stripes over the core area or default domain.
[11/17 01:07:38    696s] AddStripe segment minimum length set to 1
[11/17 01:07:38    696s] Offset for stripe breaking is set to 0.
[11/17 01:07:38    696s] <CMD> addStripe -nets {VDD VSS} -layer Metal6 -direction vertical -width 1.8 -spacing 0.46 -number_of_sets 10 -start_from left -switch_layer_over_obs false -max_same_layer_jog_length 2 -padcore_ring_top_layer_limit Metal6 -padcore_ring_bottom_layer_limit Metal1 -block_ring_top_layer_limit Metal6 -block_ring_bottom_layer_limit Metal1 -use_wire_group 0 -snap_wire_center_to_grid None -skip_via_on_pin {  standardcell } -skip_via_on_wire_shape {  noshape }
[11/17 01:07:38    696s] 
[11/17 01:07:38    696s] Starting stripe generation ...
[11/17 01:07:38    696s] Non-Default Mode Option Settings :
[11/17 01:07:38    696s]   NONE
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 15.35) (31.26, 31.60) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 35.20) (31.26, 69.22) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 72.82) (31.26, 106.85) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 110.45) (31.26, 144.48) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 148.07) (31.26, 182.10) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 185.70) (31.26, 219.73) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 223.32) (31.26, 257.35) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 260.95) (31.26, 294.98) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 298.58) (31.26, 332.60) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 336.20) (31.26, 370.23) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (31.26, 373.83) (31.26, 387.85) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 15.35) (69.60, 31.60) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 35.20) (69.60, 69.22) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 72.82) (69.60, 106.85) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 110.45) (69.60, 144.48) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 148.07) (69.60, 182.10) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 185.70) (69.60, 219.73) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 223.32) (69.60, 257.35) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 260.95) (69.60, 294.98) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (IMPPP-170):	The power planner failed to create a wire at (69.60, 298.58) (69.60, 332.60) because same wire already exists.
[11/17 01:07:38    696s] **WARN: (EMS-27):	Message (IMPPP-170) has exceeded the current message display limit of 20.
[11/17 01:07:38    696s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:07:38    696s] Stripe generation is complete.
[11/17 01:10:20    709s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/17 01:10:20    709s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[11/17 01:10:20    709s] *** Begin SPECIAL ROUTE on Tue Nov 17 01:10:20 2020 ***
[11/17 01:10:20    709s] SPECIAL ROUTE ran on directory: /home/iiitdmk-ec/dpram_asic
[11/17 01:10:20    709s] SPECIAL ROUTE ran on machine: IIITDMKEC-13 (Linux 3.10.0-1062.el7.x86_64 x86_64 1.01Ghz)
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] Begin option processing ...
[11/17 01:10:20    709s] srouteConnectPowerBump set to false
[11/17 01:10:20    709s] routeSelectNet set to "VDD VSS"
[11/17 01:10:20    709s] routeSpecial set to true
[11/17 01:10:20    709s] srouteBlockPin set to "useLef"
[11/17 01:10:20    709s] srouteBottomLayerLimit set to 1
[11/17 01:10:20    709s] srouteBottomTargetLayerLimit set to 1
[11/17 01:10:20    709s] srouteConnectConverterPin set to false
[11/17 01:10:20    709s] srouteCrossoverViaBottomLayer set to 1
[11/17 01:10:20    709s] srouteCrossoverViaTopLayer set to 6
[11/17 01:10:20    709s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/17 01:10:20    709s] srouteFollowCorePinEnd set to 3
[11/17 01:10:20    709s] srouteJogControl set to "preferWithChanges differentLayer"
[11/17 01:10:20    709s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/17 01:10:20    709s] sroutePadPinAllPorts set to true
[11/17 01:10:20    709s] sroutePreserveExistingRoutes set to true
[11/17 01:10:20    709s] srouteRoutePowerBarPortOnBothDir set to true
[11/17 01:10:20    709s] srouteStopBlockPin set to "nearestTarget"
[11/17 01:10:20    709s] srouteTopLayerLimit set to 6
[11/17 01:10:20    709s] srouteTopTargetLayerLimit set to 6
[11/17 01:10:20    709s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1737.00 megs.
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] Reading DB technology information...
[11/17 01:10:20    709s] Finished reading DB technology information.
[11/17 01:10:20    709s] Reading floorplan and netlist information...
[11/17 01:10:20    709s] Finished reading floorplan and netlist information.
[11/17 01:10:20    709s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/17 01:10:20    709s] Read in 933 macros, 19 used
[11/17 01:10:20    709s] Read in 17 components
[11/17 01:10:20    709s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[11/17 01:10:20    709s] Read in 48 logical pins
[11/17 01:10:20    709s] Read in 48 nets
[11/17 01:10:20    709s] Read in 2 special nets, 2 routed
[11/17 01:10:20    709s] 2 nets selected.
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] Begin power routing ...
[11/17 01:10:20    709s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:20    709s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/17 01:10:20    709s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/17 01:10:20    709s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 01:10:20    709s] Type 'man IMPSR-1256' for more detail.
[11/17 01:10:20    709s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 01:10:20    709s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:20    709s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/17 01:10:20    709s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/17 01:10:20    709s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 01:10:20    709s] Type 'man IMPSR-1256' for more detail.
[11/17 01:10:20    709s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 01:10:20    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:20    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:20    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:20    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:20    709s] CPU time for FollowPin 0 seconds
[11/17 01:10:20    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:20    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:20    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:20    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:20    709s] CPU time for FollowPin 0 seconds
[11/17 01:10:20    709s]   Number of IO ports routed: 0
[11/17 01:10:20    709s]   Number of Block ports routed: 0
[11/17 01:10:20    709s]   Number of Stripe ports routed: 200
[11/17 01:10:20    709s]   Number of Core ports routed: 138
[11/17 01:10:20    709s]   Number of Pad ports routed: 0
[11/17 01:10:20    709s]   Number of Power Bump ports routed: 0
[11/17 01:10:20    709s]   Number of Followpin connections: 69
[11/17 01:10:20    709s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s]  Begin updating DB with routing results ...
[11/17 01:10:20    709s]  Updating DB with 1 via definition ...Extracting standard cell pins and blockage ...... 
[11/17 01:10:20    709s] Pin and blockage extraction finished
[11/17 01:10:20    709s] 
[11/17 01:10:20    709s] 
sroute post-processing starts at Tue Nov 17 01:10:20 2020
The viaGen is rebuilding shadow vias for net VSS.
[11/17 01:10:20    709s] sroute post-processing ends at Tue Nov 17 01:10:20 2020

sroute post-processing starts at Tue Nov 17 01:10:20 2020
The viaGen is rebuilding shadow vias for net VDD.
[11/17 01:10:20    709s] sroute post-processing ends at Tue Nov 17 01:10:20 2020
sroute created 451 wires.
[11/17 01:10:20    709s] ViaGen created 982 vias, deleted 0 via to avoid violation.
[11/17 01:10:20    709s] +--------+----------------+----------------+
[11/17 01:10:20    709s] |  Layer |     Created    |     Deleted    |
[11/17 01:10:20    709s] +--------+----------------+----------------+
[11/17 01:10:20    709s] | Metal1 |       207      |       NA       |
[11/17 01:10:20    709s] |  Via12 |       138      |        0       |
[11/17 01:10:20    709s] |  Via23 |       138      |        0       |
[11/17 01:10:20    709s] |  Via34 |       138      |        0       |
[11/17 01:10:20    709s] | Metal4 |       178      |       NA       |
[11/17 01:10:20    709s] |  Via45 |       336      |        0       |
[11/17 01:10:20    709s] | Metal5 |       55       |       NA       |
[11/17 01:10:20    709s] |  Via56 |       232      |        0       |
[11/17 01:10:20    709s] | Metal6 |       11       |       NA       |
[11/17 01:10:20    709s] +--------+----------------+----------------+
[11/17 01:10:22    709s] <CMD> setSrouteMode -viaConnectToShape { noshape }
[11/17 01:10:22    709s] <CMD> sroute -connect { blockPin padPin padRing corePin floatingStripe } -layerChangeRange { Metal1(1) Metal6(6) } -blockPinTarget { nearestTarget } -padPinPortConnect { allPort oneGeom } -padPinTarget { nearestTarget } -corePinTarget { firstAfterRowEnd } -floatingStripeTarget { blockring padring ring stripe ringpin blockpin followpin } -allowJogging 1 -crossoverViaLayerRange { Metal1(1) Metal6(6) } -nets { VDD VSS } -allowLayerChange 1 -blockPin useLef -targetViaLayerRange { Metal1(1) Metal6(6) }
[11/17 01:10:22    709s] *** Begin SPECIAL ROUTE on Tue Nov 17 01:10:22 2020 ***
[11/17 01:10:22    709s] SPECIAL ROUTE ran on directory: /home/iiitdmk-ec/dpram_asic
[11/17 01:10:22    709s] SPECIAL ROUTE ran on machine: IIITDMKEC-13 (Linux 3.10.0-1062.el7.x86_64 x86_64 3.85Ghz)
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s] Begin option processing ...
[11/17 01:10:22    709s] srouteConnectPowerBump set to false
[11/17 01:10:22    709s] routeSelectNet set to "VDD VSS"
[11/17 01:10:22    709s] routeSpecial set to true
[11/17 01:10:22    709s] srouteBlockPin set to "useLef"
[11/17 01:10:22    709s] srouteBottomLayerLimit set to 1
[11/17 01:10:22    709s] srouteBottomTargetLayerLimit set to 1
[11/17 01:10:22    709s] srouteConnectConverterPin set to false
[11/17 01:10:22    709s] srouteCrossoverViaBottomLayer set to 1
[11/17 01:10:22    709s] srouteCrossoverViaTopLayer set to 6
[11/17 01:10:22    709s] srouteFloatingStripeTarget set to "blockring padring ring stripe ringpin blockpin followpin"
[11/17 01:10:22    709s] srouteFollowCorePinEnd set to 3
[11/17 01:10:22    709s] srouteJogControl set to "preferWithChanges differentLayer"
[11/17 01:10:22    709s] srouteNoViaOnWireShape set to "padring ring stripe blockring blockpin coverpin blockwire corewire followpin iowire"
[11/17 01:10:22    709s] sroutePadPinAllPorts set to true
[11/17 01:10:22    709s] sroutePreserveExistingRoutes set to true
[11/17 01:10:22    709s] srouteRoutePowerBarPortOnBothDir set to true
[11/17 01:10:22    709s] srouteStopBlockPin set to "nearestTarget"
[11/17 01:10:22    709s] srouteTopLayerLimit set to 6
[11/17 01:10:22    709s] srouteTopTargetLayerLimit set to 6
[11/17 01:10:22    709s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s] Reading DB technology information...
[11/17 01:10:22    709s] Finished reading DB technology information.
[11/17 01:10:22    709s] Reading floorplan and netlist information...
[11/17 01:10:22    709s] Finished reading floorplan and netlist information.
[11/17 01:10:22    709s] Read in 12 layers, 6 routing layers, 1 overlap layer
[11/17 01:10:22    709s] Read in 933 macros, 19 used
[11/17 01:10:22    709s] Read in 17 components
[11/17 01:10:22    709s]   17 core components: 17 unplaced, 0 placed, 0 fixed
[11/17 01:10:22    709s] Read in 48 logical pins
[11/17 01:10:22    709s] Read in 48 nets
[11/17 01:10:22    709s] Read in 2 special nets, 2 routed
[11/17 01:10:22    709s] 2 nets selected.
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s] Begin power routing ...
[11/17 01:10:22    709s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:22    709s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/17 01:10:22    709s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VDD. Check netlist, or change option to include the pin.
[11/17 01:10:22    709s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VDD. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 01:10:22    709s] Type 'man IMPSR-1256' for more detail.
[11/17 01:10:22    709s] Cannot find any AREAIO class pad pin of net VDD. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 01:10:22    709s] **WARN: (IMPSR-1253):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:22    709s] Run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as 'USE POWER' or 'USE GROUND'.
[11/17 01:10:22    709s] **WARN: (IMPSR-1254):	Cannot find any block pin of net VSS. Check netlist, or change option to include the pin.
[11/17 01:10:22    709s] **WARN: (IMPSR-1256):	Cannot find any CORE class pad pin of net VSS. Change routing area or layer to include the expected pin, or check netlist, or change port class in the technology file.
[11/17 01:10:22    709s] Type 'man IMPSR-1256' for more detail.
[11/17 01:10:22    709s] Cannot find any AREAIO class pad pin of net VSS. Check net list, or change port class in the technology file, or change option to include pin in given range.
[11/17 01:10:22    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:22    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:22    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VDD.
[11/17 01:10:22    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:22    709s] CPU time for FollowPin 0 seconds
[11/17 01:10:22    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:22    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:22    709s] **WARN: (IMPSR-468):	Cannot find any standard cell pin connected to net VSS.
[11/17 01:10:22    709s] Use setSrouteMode -corePinReferenceMacro <standard cell> to specify a reference macro for followpin connection, or run globalNetConnect command or change CPF file to make sure that the netlist reflects the correct power ground connections. The standard cell pins must be defined as "USE POWER" or "USE GROUND".
[11/17 01:10:22    709s] CPU time for FollowPin 0 seconds
[11/17 01:10:22    709s]   Number of IO ports routed: 0
[11/17 01:10:22    709s]   Number of Block ports routed: 0
[11/17 01:10:22    709s]   Number of Stripe ports routed: 0
[11/17 01:10:22    709s]   Number of Core ports routed: 0
[11/17 01:10:22    709s]   Number of Pad ports routed: 0
[11/17 01:10:22    709s]   Number of Power Bump ports routed: 0
[11/17 01:10:22    709s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 1757.00 megs.
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s] 
[11/17 01:10:22    709s]  Begin updating DB with routing results ...
[11/17 01:10:22    709s]  Updating DB with 0 via definition ...
[11/17 01:10:22    709s] sroute created 0 wire.
[11/17 01:10:22    709s] ViaGen created 0 via, deleted 0 via to avoid violation.
[11/17 01:14:13    728s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 01:14:13    728s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 01:14:35    729s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 01:14:35    729s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 01:15:26    733s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:15:26    733s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:15:26    733s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:16:03    736s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:16:03    736s] <CMD> setEndCapMode -reset
[11/17 01:16:03    736s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:16:03    736s] <CMD> setNanoRouteMode -quiet -droutePostRouteSpreadWire 1
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:03    736s] <CMD> setPlaceMode -reset
[11/17 01:16:03    736s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 1 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 0 -placeIOPins 1 -moduleAwareSpare 0 -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/17 01:16:03    736s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:16:06    736s] <CMD> setEndCapMode -reset
[11/17 01:16:06    736s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:16:06    736s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 01:16:06    736s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:17:15    742s] <CMD> setPlaceMode -fp false
[11/17 01:17:15    742s] <CMD> report_message -start_cmd
[11/17 01:17:15    742s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[11/17 01:17:15    742s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[11/17 01:17:15    742s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:17:15    742s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:17:15    742s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 01:17:15    742s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -adaptive -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:17:15    742s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:17:15    742s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:17:15    742s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:17:15    742s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:17:15    742s] <CMD> um::push_snapshot_stack
[11/17 01:17:15    742s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:17:15    742s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -quiet -adaptive
[11/17 01:17:15    742s] <CMD> set spgFlowInInitialPlace 1
[11/17 01:17:15    742s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -softGuide -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:17:15    742s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:17:15    742s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 01:17:15    742s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:17:15    742s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 01:17:15    742s] [check_scan_connected]: number of scan connected with missing definition = 528, number of scan = 1024, number of sequential = 1040, percentage of missing scan cell = 50.77% (528 / 1040)
[11/17 01:17:15    742s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:17:15    742s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
[11/17 01:17:15    742s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/17 01:17:15    742s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[11/17 01:17:17    742s] <CMD> setPlaceMode -fp false
[11/17 01:17:17    742s] <CMD> report_message -start_cmd
[11/17 01:17:17    742s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:17:17    742s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[11/17 01:17:17    742s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:17:17    742s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:17:17    742s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 01:17:17    742s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -adaptive -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:17:17    742s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:17:17    742s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:17:17    742s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:17:17    742s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:17:17    742s] <CMD> um::push_snapshot_stack
[11/17 01:17:17    742s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:17:17    742s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -quiet -adaptive
[11/17 01:17:17    742s] <CMD> set spgFlowInInitialPlace 1
[11/17 01:17:17    742s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -softGuide -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:17:17    742s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:17:17    742s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 01:17:17    742s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:17:17    742s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 01:17:17    742s] [check_scan_connected]: number of scan connected with missing definition = 528, number of scan = 1024, number of sequential = 1040, percentage of missing scan cell = 50.77% (528 / 1040)
[11/17 01:17:17    742s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:17:17    742s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
[11/17 01:17:17    742s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/17 01:17:17    742s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[11/17 01:18:21    747s] <CMD> setPlaceMode -fp false
[11/17 01:18:21    747s] <CMD> report_message -start_cmd
[11/17 01:18:21    747s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:18:21    747s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[11/17 01:18:21    747s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:18:21    747s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:18:21    747s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 01:18:21    747s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -adaptive -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:18:21    747s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:18:21    747s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:18:21    747s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:18:21    747s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:18:21    747s] <CMD> um::push_snapshot_stack
[11/17 01:18:21    747s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:18:21    747s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -quiet -adaptive
[11/17 01:18:21    747s] <CMD> set spgFlowInInitialPlace 1
[11/17 01:18:21    747s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -softGuide -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:18:21    747s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:18:21    747s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 01:18:21    747s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:18:21    747s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 01:18:21    747s] [check_scan_connected]: number of scan connected with missing definition = 528, number of scan = 1024, number of sequential = 1040, percentage of missing scan cell = 50.77% (528 / 1040)
[11/17 01:18:21    747s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:18:21    747s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
[11/17 01:18:21    747s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/17 01:18:21    747s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[11/17 01:19:35    752s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:19:36    753s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:19:36    753s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:21:45    762s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:21:45    762s] <CMD> setEndCapMode -reset
[11/17 01:21:45    762s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:45    762s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:46    762s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
[11/17 01:21:46    762s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:46    762s] <CMD> setPlaceMode -reset
[11/17 01:21:46    762s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/17 01:21:46    762s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:46    762s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:21:51    763s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:21:51    763s] <CMD> setEndCapMode -reset
[11/17 01:21:51    763s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {BUFX1 BUFX12 BUFX16 BUFX2 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX2 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL DLY1X1 DLY2X1 DLY3X1 DLY4X1 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX2 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX12 INVX16 INVX2 INVX20 INVX3 INVX4 INVX8 INVXL} -maxAllowedDelay 1
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:21:51    763s] <CMD> setPlaceMode -reset
[11/17 01:21:51    763s] <CMD> setPlaceMode -congEffort auto -timingDriven 1 -modulePlan 1 -clkGateAware 0 -powerDriven 0 -ignoreScan 1 -reorderScan 1 -ignoreSpare 1 -placeIOPins 1 -moduleAwareSpare 0 -checkPinLayerForAccess {  1 } -preserveRouting 0 -rmAffectedRouting 0 -checkRoute 0 -swapEEQ 0
[11/17 01:21:51    763s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command setPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:21:51    763s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command setPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:22:01    763s] <CMD> setPlaceMode -fp false
[11/17 01:22:01    763s] <CMD> report_message -start_cmd
[11/17 01:22:01    763s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:22:01    763s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[11/17 01:22:01    763s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:22:01    763s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:22:01    763s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 01:22:01    763s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -adaptive -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:22:01    763s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:22:01    763s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:22:01    763s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:22:01    763s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:22:01    763s] <CMD> um::push_snapshot_stack
[11/17 01:22:01    763s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:22:01    763s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -quiet -adaptive
[11/17 01:22:01    763s] <CMD> set spgFlowInInitialPlace 1
[11/17 01:22:01    763s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -softGuide -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:22:01    763s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:22:01    763s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 01:22:01    763s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:22:01    763s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 01:22:01    763s] [check_scan_connected]: number of scan connected with missing definition = 528, number of scan = 1024, number of sequential = 1040, percentage of missing scan cell = 50.77% (528 / 1040)
[11/17 01:22:01    763s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:22:01    763s] **ERROR: (IMPSP-9099):	Scan chains exist in this design but are not defined for 50.77% flops. Placement and timing QoR can be severely impacted in this case!
[11/17 01:22:01    763s] It is highly recommend to define scan chains either through input scan def (preferred) or specifyScanChain.
[11/17 01:22:01    763s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 1
[11/17 01:22:28    765s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[11/17 01:25:07    778s] **INFO (INTERRUPT): One more Ctrl-C to exit Innovus ...
[11/17 01:26:19    783s] wrong # args: should be "scan string format ?varName ...?"
[11/17 01:26:43    784s] <CMD> specifyScanChain
[11/17 01:26:43    784s] 
[11/17 01:26:43    784s] Usage: specifyScanChain [-help] <scanChainName> -start {ftname|instPinName} -stop {ftname|instPinName}
[11/17 01:26:43    784s] 
[11/17 01:26:43    784s] **ERROR: (IMPTCM-32):	Wrong number of arguments specified for command "specifyScanChain".

[11/17 01:34:28    817s] <CMD> deleteScanChain
[11/17 01:34:28    817s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 01:34:28    817s] Type 'man IMPSP-9025' for more detail.
[11/17 01:35:10    820s] <CMD> man IMPSp-9025
[11/17 01:35:30    821s] <CMD> man IMPSP-9025
[11/17 01:36:11    823s] <CMD> man IMPSP-9099
[11/17 01:41:05    848s] <CMD> setPlaceMode -place_global_ignore_scan false
[11/17 01:41:25    849s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:25    849s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:25    849s] **WARN: (IMPTCM-125):	Option "-checkPinLayerForAccess" for command getPlaceMode is obsolete and will be ignored. It no longer has any effect and should be removed from your script.
[11/17 01:41:36    850s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:41:36    850s] <CMD> setEndCapMode -reset
[11/17 01:41:36    850s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:36    850s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 01:41:36    850s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] <CMD> setRouteMode -earlyGlobalHonorMsvRouteConstraint false -earlyGlobalRoutePartitionPinGuide true
[11/17 01:41:40    851s] <CMD> setEndCapMode -reset
[11/17 01:41:40    851s] <CMD> setEndCapMode -boundary_tap false
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-envDontUseLicsForThreadings" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-routeAllowPowerGroundPin" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:40    851s] <CMD> setUsefulSkewMode -maxSkew false -noBoundary false -useCells {DLY4X1 DLY3X1 DLY2X1 DLY1X1 CLKBUFXL CLKBUFX8 CLKBUFX4 CLKBUFX3 CLKBUFX20 CLKBUFX2 CLKBUFX16 CLKBUFX12 CLKBUFX1 BUFXL BUFX8 BUFX4 BUFX3 BUFX20 BUFX2 BUFX16 BUFX12 BUFX1 INVXL INVX8 INVX4 INVX3 INVX20 INVX2 INVX16 INVX12 INVX1 CLKINVXL CLKINVX8 CLKINVX4 CLKINVX3 CLKINVX20 CLKINVX2 CLKINVX16 CLKINVX12 CLKINVX1} -maxAllowedDelay 1
[11/17 01:41:40    851s] **WARN: (IMPTCM-77):	Option "-modulePlan" for command getPlaceMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:41:46    851s] <CMD> setPlaceMode -fp false
[11/17 01:41:46    851s] <CMD> report_message -start_cmd
[11/17 01:41:46    851s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:41:46    851s] <CMD> getTrialRouteMode -maxRouteLayer -quiet
[11/17 01:41:46    851s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -adaptiveFlowMode
[11/17 01:41:46    851s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -adaptive -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:41:46    851s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:41:46    851s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:41:46    851s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:41:46    851s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:41:46    851s] <CMD> um::push_snapshot_stack
[11/17 01:41:46    851s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:41:46    851s] <CMD> getDesignMode -highSpeedCore -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -adaptive
[11/17 01:41:46    851s] <CMD> set spgFlowInInitialPlace 1
[11/17 01:41:46    851s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -softGuide -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -useSdpGroup -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -sdpAlignment -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:41:46    851s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -sdpPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -groupHighLevelClkGate -quiet
[11/17 01:41:46    851s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:41:46    851s] <CMD> getPlaceMode -place_global_exp_allow_missing_scan_chain -quiet
[11/17 01:41:46    851s] [check_scan_connected]: number of scan connected with missing definition = 528, number of scan = 1024, number of sequential = 1040, percentage of missing scan cell = 50.77% (528 / 1040)
[11/17 01:41:46    851s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:41:46    851s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[11/17 01:41:46    851s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[11/17 01:41:46    851s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 2
[11/17 01:41:46    851s] <CMD> getPlaceMode -place_check_library -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -trimView -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -expTrimOptBeforeTDGP -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[11/17 01:41:46    851s] <CMD> getPlaceMode -congEffort -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -relaxSoftBlockageMode -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -relaxSoftBlockageMode
[11/17 01:41:46    851s] <CMD> getPlaceMode -ignoreScan -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -ignoreScan
[11/17 01:41:46    851s] <CMD> getPlaceMode -repairPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -repairPlace
[11/17 01:41:46    851s] <CMD> getPlaceMode -congEffort -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -fp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -user -timingDriven
[11/17 01:41:46    851s] <CMD> getPlaceMode -fastFp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -clusterMode -quiet
[11/17 01:41:46    851s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/17 01:41:46    851s] <CMD> getPlaceMode -inPlaceOptMode -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -bypassFlowEffortHighChecking
[11/17 01:41:46    851s] <CMD> getPlaceMode -ultraCongEffortFlow -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -forceTiming -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -fp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -fastfp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -timingDriven -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -fp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -fastfp -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -powerDriven -quiet
[11/17 01:41:46    851s] <CMD> getExtractRCMode -quiet -engine
[11/17 01:41:46    851s] <CMD> getAnalysisMode -quiet -clkSrcPath
[11/17 01:41:46    851s] <CMD> getAnalysisMode -quiet -clockPropagation
[11/17 01:41:46    851s] <CMD> getAnalysisMode -quiet -cppr
[11/17 01:41:46    851s] <CMD> setExtractRCMode -engine preRoute
[11/17 01:41:46    851s] <CMD> setAnalysisMode -clkSrcPath false -clockPropagation forcedIdeal
[11/17 01:41:46    851s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:46    851s] <CMD_INTERNAL> isAnalysisModeSetup
[11/17 01:41:46    851s] <CMD> getPlaceMode -tdgpResetCteTG -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:46    851s] <CMD_INTERNAL> spInternalUse TDGP ignoreTimingSpare
[11/17 01:41:46    851s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[11/17 01:41:46    851s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -expNewFastMode
[11/17 01:41:46    851s] <CMD> setPlaceMode -expHiddenFastMode 1
[11/17 01:41:46    851s] <CMD> setPlaceMode -ignoreScan 0
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -place_global_exp_auto_finish_floorplan
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -IOSlackAdjust
[11/17 01:41:46    851s] *** Starting placeDesign default flow ***
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -useNonTimingDeleteBufferTree
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -prePlaceOptSimplifyNetlist
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -enablePrePlaceOptimizations
[11/17 01:41:46    851s] <CMD> getPlaceMode -quiet -prePlaceOptDecloneInv
[11/17 01:41:46    851s] <CMD> deleteBufferTree -decloneInv
[11/17 01:41:46    851s] *** Start deleteBufferTree ***
[11/17 01:41:46    851s] Info: Detect buffers to remove automatically.
[11/17 01:41:46    851s] Analyzing netlist ...
[11/17 01:41:46    851s] Updating netlist
[11/17 01:41:46    851s] 
[11/17 01:41:46    851s] *summary: 0 instances (buffers/inverters) removed
[11/17 01:41:46    851s] *** Finish deleteBufferTree (0:00:00.1) ***
[11/17 01:41:46    851s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 01:41:46    851s] <CMD> getPlaceMode -honorUserPathGroup -quiet
[11/17 01:41:46    851s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 01:41:46    851s] **INFO: Enable pre-place timing setting for timing analysis
[11/17 01:41:46    851s] Set Using Default Delay Limit as 101.
[11/17 01:41:46    851s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[11/17 01:41:46    851s] <CMD> set delaycal_use_default_delay_limit 101
[11/17 01:41:46    851s] Set Default Net Delay as 0 ps.
[11/17 01:41:46    851s] <CMD> set delaycal_default_net_delay 0
[11/17 01:41:46    851s] Set Default Net Load as 0 pF. 
[11/17 01:41:46    851s] <CMD> set delaycal_default_net_load 0
[11/17 01:41:46    851s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 01:41:46    851s] <CMD> getAnalysisMode -clkSrcPath -quiet
[11/17 01:41:46    851s] <CMD> getAnalysisMode -clockPropagation -quiet
[11/17 01:41:46    851s] <CMD> getAnalysisMode -checkType -quiet
[11/17 01:41:46    851s] <CMD> buildTimingGraph
[11/17 01:41:46    851s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 01:41:46    851s] <CMD> getDelayCalMode -ignoreNetLoad -quiet
[11/17 01:41:46    851s] <CMD> setDelayCalMode -ignoreNetLoad true -quiet
[11/17 01:41:46    851s] **INFO: Analyzing IO path groups for slack adjustment
[11/17 01:41:46    851s] <CMD> get_global timing_enable_path_group_priority
[11/17 01:41:46    851s] <CMD> get_global timing_constraint_enable_group_path_resetting
[11/17 01:41:46    851s] <CMD> set_global timing_enable_path_group_priority false
[11/17 01:41:46    851s] <CMD> set_global timing_constraint_enable_group_path_resetting false
[11/17 01:41:46    851s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/17 01:41:46    851s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/17 01:41:46    851s] <CMD> group_path -name in2reg_tmp.12861 -from {0x73 0x76} -to 0x77 -ignore_source_of_trigger_arc
[11/17 01:41:46    851s] <CMD> getOptMode -allowPreCTSClkSrcPaths -quiet
[11/17 01:41:46    851s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/17 01:41:46    851s] <CMD> group_path -name in2out_tmp.12861 -from {0x7a 0x7d} -to 0x7e -ignore_source_of_trigger_arc
[11/17 01:41:46    851s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/17 01:41:46    851s] <CMD> group_path -name reg2reg_tmp.12861 -from 0x80 -to 0x81
[11/17 01:41:46    851s] <CMD> set_global _is_ipo_interactive_path_groups 1
[11/17 01:41:46    851s] <CMD> group_path -name reg2out_tmp.12861 -from 0x84 -to 0x85
[11/17 01:41:46    851s] <CMD> setPathGroupOptions reg2reg_tmp.12861 -effortLevel high
[11/17 01:41:46    851s] Effort level <high> specified for reg2reg_tmp.12861 path_group
[11/17 01:41:46    851s] #################################################################################
[11/17 01:41:46    851s] # Design Stage: PreRoute
[11/17 01:41:46    851s] # Design Name: dpram
[11/17 01:41:46    851s] # Design Mode: 90nm
[11/17 01:41:46    851s] # Analysis Mode: MMMC Non-OCV 
[11/17 01:41:46    851s] # Parasitics Mode: No SPEF/RCDB
[11/17 01:41:46    851s] # Signoff Settings: SI Off 
[11/17 01:41:46    851s] #################################################################################
[11/17 01:41:46    851s] Calculate delays in BcWc mode...
[11/17 01:41:46    851s] Topological Sorting (REAL = 0:00:00.0, MEM = 1096.5M, InitMEM = 1096.5M)
[11/17 01:41:46    851s] Start delay calculation (fullDC) (1 T). (MEM=1096.48)
[11/17 01:41:46    851s] AAE DB initialization (MEM=1141.23 CPU=0:00:00.1 REAL=0:00:00.0) 
[11/17 01:41:46    851s] <CMD_INTERNAL> isAnalysisModeSetup
[11/17 01:41:46    851s] <CMD> getAnalysisMode -analysisType -quiet
[11/17 01:41:46    851s] <CMD_INTERNAL> isAnalysisModeSetup
[11/17 01:41:46    851s] <CMD> all_setup_analysis_views
[11/17 01:41:46    851s] <CMD> all_hold_analysis_views
[11/17 01:41:46    851s] <CMD> get_analysis_view $view -delay_corner
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -power_domain_list
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -library_set
[11/17 01:41:46    851s] <CMD> get_library_set $libSetName -si
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -late_library_set
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -early_library_set
[11/17 01:41:46    851s] <CMD> get_analysis_view $view -delay_corner
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -power_domain_list
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -library_set
[11/17 01:41:46    851s] <CMD> get_library_set $libSetName -si
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -late_library_set
[11/17 01:41:46    851s] <CMD> get_delay_corner $dcCorner -early_library_set
[11/17 01:41:46    851s] Start AAE Lib Loading. (MEM=1141.23)
[11/17 01:41:46    851s] End AAE Lib Loading. (MEM=1341.52 CPU=0:00:00.0 Real=0:00:00.0)
[11/17 01:41:46    851s] End AAE Lib Interpolated Model. (MEM=1341.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:41:46    851s] First Iteration Infinite Tw... 
[11/17 01:41:46    851s] Total number of fetched objects 1545
[11/17 01:41:46    851s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:41:46    851s] End delay calculation. (MEM=1413.7 CPU=0:00:00.1 REAL=0:00:00.0)
[11/17 01:41:46    851s] End delay calculation (fullDC). (MEM=1316.32 CPU=0:00:00.3 REAL=0:00:00.0)
[11/17 01:41:46    851s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1316.3M) ***
[11/17 01:41:46    852s] <CMD> reset_path_group -name reg2out_tmp.12861
[11/17 01:41:46    852s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/17 01:41:46    852s] <CMD> reset_path_group -name in2reg_tmp.12861
[11/17 01:41:46    852s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/17 01:41:46    852s] <CMD> reset_path_group -name in2out_tmp.12861
[11/17 01:41:46    852s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/17 01:41:46    852s] <CMD> reset_path_group -name reg2reg_tmp.12861
[11/17 01:41:46    852s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/17 01:41:46    852s] **INFO: Disable pre-place timing setting for timing analysis
[11/17 01:41:46    852s] <CMD> setDelayCalMode -ignoreNetLoad false
[11/17 01:41:46    852s] Set Using Default Delay Limit as 1000.
[11/17 01:41:46    852s] <CMD> set delaycal_use_default_delay_limit 1000
[11/17 01:41:46    852s] Set Default Net Delay as 1000 ps.
[11/17 01:41:46    852s] <CMD> set delaycal_default_net_delay 1000ps
[11/17 01:41:46    852s] Set Default Net Load as 0.5 pF. 
[11/17 01:41:46    852s] <CMD> set delaycal_default_net_load 0.5pf
[11/17 01:41:46    852s] <CMD> set delaycal_default_net_load_ignore_for_ilm 0
[11/17 01:41:46    852s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:46    852s] <CMD> getAnalysisMode -quiet -honorClockDomains
[11/17 01:41:46    852s] **INFO: Pre-place timing setting for timing analysis already disabled
[11/17 01:41:46    852s] Deleted 0 physical inst  (cell - / prefix -).
[11/17 01:41:46    852s] *** Starting "NanoPlace(TM) placement v#10 (mem=1302.2M)" ...
[11/17 01:41:46    852s] <CMD> setDelayCalMode -engine feDc
[11/17 01:41:46    852s] total jobs 4748
[11/17 01:41:46    852s] multi thread init TemplateIndex for each ta. thread num 1
[11/17 01:41:46    852s] Wait...
[11/17 01:41:48    853s] *** Build Buffered Sizing Timing Model
[11/17 01:41:48    853s] (cpu=0:00:01.6 mem=1302.2M) ***
[11/17 01:41:48    853s] *** Build Virtual Sizing Timing Model
[11/17 01:41:48    853s] (cpu=0:00:01.7 mem=1302.2M) ***
[11/17 01:41:48    853s] No user setting net weight.
[11/17 01:41:48    853s] Options: timingDriven ignoreSpare pinGuide congEffort=auto gpeffort=medium 
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:48    853s] #std cell=2041 (0 fixed + 2041 movable) #block=0 (0 floating + 0 preplaced)
[11/17 01:41:48    853s] #ioInst=0 #net=1545 #term=9546 #term/net=6.18, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=32
[11/17 01:41:48    853s] stdCell: 2041 single + 0 double + 0 multi
[11/17 01:41:48    853s] Total standard cell length = 16.6115 (mm), area = 0.0837 (mm^2)
[11/17 01:41:48    853s] Core basic site is tsm3site
[11/17 01:41:48    853s] Estimated cell power/ground rail width = 0.945 um
[11/17 01:41:48    853s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:41:48    853s] Mark StBox On SiteArr starts
[11/17 01:41:48    853s] Mark StBox On SiteArr ends
[11/17 01:41:48    853s] spiAuditVddOnBottomForRows for llg="default" starts
[11/17 01:41:48    853s] spiAuditVddOnBottomForRows ends
[11/17 01:41:48    853s] Apply auto density screen in pre-place stage.
[11/17 01:41:48    853s] Auto density screen increases utilization from 0.700 to 0.700
[11/17 01:41:48    853s] Auto density screen runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1302.2M
[11/17 01:41:48    853s] Average module density = 0.700.
[11/17 01:41:48    853s] Density for the design = 0.700.
[11/17 01:41:48    853s]        = stdcell_area 25169 sites (83722 um^2) / alloc_area 35972 sites (119657 um^2).
[11/17 01:41:48    853s] Pin Density = 0.2654.
[11/17 01:41:48    853s]             = total # of pins 9546 / total area 35972.
[11/17 01:41:48    853s] Initial padding reaches pin density 0.500 for top
[11/17 01:41:48    853s] Min area ratio padding skipped minAreaTgt 1.050, addOnArea 0.200
[11/17 01:41:48    853s] Initial padding increases density from 0.700 to 0.825 for top
[11/17 01:41:48    853s] === lastAutoLevel = 7 
[11/17 01:41:48    853s] [adp] 0:1:0:1
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[3]1139 /Q is connected to power/ground net data1_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[2]1138 /Q is connected to power/ground net data1_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[1]1137 /Q is connected to power/ground net data1_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[0]1136 /Q is connected to power/ground net data1_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[7] /Q is connected to power/ground net data0_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[6] /Q is connected to power/ground net data0_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[5] /Q is connected to power/ground net data0_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[4] /Q is connected to power/ground net data0_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[3] /Q is connected to power/ground net data0_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[2] /Q is connected to power/ground net data0_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[1] /Q is connected to power/ground net data0_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    853s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[0] /Q is connected to power/ground net data0_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:48    854s] <CMD> createBasicPathGroups -quiet
[11/17 01:41:48    854s] Effort level <high> specified for reg2reg path_group
[11/17 01:41:49    854s] Iteration  1: Total net bbox = 9.511e-10 (3.26e-10 6.25e-10)
[11/17 01:41:49    854s]               Est.  stn bbox = 1.027e-09 (3.41e-10 6.86e-10)
[11/17 01:41:49    854s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1291.8M
[11/17 01:41:49    854s] Iteration  2: Total net bbox = 9.511e-10 (3.26e-10 6.25e-10)
[11/17 01:41:49    854s]               Est.  stn bbox = 1.027e-09 (3.41e-10 6.86e-10)
[11/17 01:41:49    854s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1292.8M
[11/17 01:41:49    854s] exp_mt_sequential is set from setPlaceMode option to 1
[11/17 01:41:49    854s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=1)
[11/17 01:41:49    854s] place_exp_mt_interval set to default 32
[11/17 01:41:49    854s] place_exp_mt_interval_bias (first half) set to default 0.750000
[11/17 01:41:49    854s] Iteration  3: Total net bbox = 6.873e+01 (4.02e+01 2.86e+01)
[11/17 01:41:49    854s]               Est.  stn bbox = 9.098e+01 (5.34e+01 3.76e+01)
[11/17 01:41:49    854s]               cpu = 0:00:00.1 real = 0:00:00.0 mem = 1308.8M
[11/17 01:41:49    854s] Total number of setup views is 1.
[11/17 01:41:49    854s] Total number of active setup views is 1.
[11/17 01:41:49    854s] Active setup views:
[11/17 01:41:49    854s]     worst
[11/17 01:41:50    854s] Iteration  4: Total net bbox = 6.458e+04 (3.26e+04 3.20e+04)
[11/17 01:41:50    854s]               Est.  stn bbox = 8.397e+04 (4.22e+04 4.18e+04)
[11/17 01:41:50    854s]               cpu = 0:00:00.4 real = 0:00:01.0 mem = 1308.8M
[11/17 01:41:50    855s] Iteration  5: Total net bbox = 9.215e+04 (4.78e+04 4.43e+04)
[11/17 01:41:50    855s]               Est.  stn bbox = 1.210e+05 (6.35e+04 5.75e+04)
[11/17 01:41:50    855s]               cpu = 0:00:00.6 real = 0:00:00.0 mem = 1308.8M
[11/17 01:41:51    855s] Iteration  6: Total net bbox = 9.384e+04 (4.84e+04 4.54e+04)
[11/17 01:41:51    855s]               Est.  stn bbox = 1.260e+05 (6.62e+04 5.98e+04)
[11/17 01:41:51    855s]               cpu = 0:00:00.7 real = 0:00:01.0 mem = 1309.8M
[11/17 01:41:51    855s] Starting Early Global Route rough congestion estimation: mem = 1309.8M
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -user -honorClockSpecNDR
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -user -clkNetRoutingDemandInTracks
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -user -maxRouteLayer
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -user -minRouteLayer
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -user -routeGuide
[11/17 01:41:51    855s] <CMD> getTrialRouteMode -quiet -handlePreroute
[11/17 01:41:51    855s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMaxRouteLayer
[11/17 01:41:51    855s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalMinRouteLayer
[11/17 01:41:51    855s] <CMD_INTERNAL> getGlobalRouteMode -user -earlyGlobalCapacityScreen
[11/17 01:41:51    855s] (I)       Reading DB...
[11/17 01:41:51    855s] (I)       before initializing RouteDB syMemory usage = 1311.8 MB
[11/17 01:41:51    855s] (I)       congestionReportName   : 
[11/17 01:41:51    855s] (I)       layerRangeFor2DCongestion : 
[11/17 01:41:51    855s] (I)       buildTerm2TermWires    : 1
[11/17 01:41:51    855s] (I)       doTrackAssignment      : 1
[11/17 01:41:51    855s] (I)       dumpBookshelfFiles     : 0
[11/17 01:41:51    855s] (I)       numThreads             : 1
[11/17 01:41:51    855s] (I)       bufferingAwareRouting  : false
[11/17 01:41:51    855s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:41:51    855s] (I)       honorPin               : false
[11/17 01:41:51    855s] (I)       honorPinGuide          : true
[11/17 01:41:51    855s] (I)       honorPartition         : false
[11/17 01:41:51    855s] (I)       allowPartitionCrossover: false
[11/17 01:41:51    855s] (I)       honorSingleEntry       : true
[11/17 01:41:51    855s] (I)       honorSingleEntryStrong : true
[11/17 01:41:51    855s] (I)       handleViaSpacingRule   : false
[11/17 01:41:51    855s] (I)       handleEolSpacingRule   : false
[11/17 01:41:51    855s] (I)       PDConstraint           : none
[11/17 01:41:51    855s] (I)       expBetterNDRHandling   : false
[11/17 01:41:51    855s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:41:51    855s] (I)       routingEffortLevel     : 3
[11/17 01:41:51    855s] (I)       effortLevel            : standard
[11/17 01:41:51    855s] [NR-eGR] minRouteLayer          : 2
[11/17 01:41:51    855s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:41:51    855s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:41:51    855s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:41:51    855s] (I)       numRowsPerGCell        : 5
[11/17 01:41:51    855s] (I)       speedUpLargeDesign     : 0
[11/17 01:41:51    855s] (I)       multiThreadingTA       : 1
[11/17 01:41:51    855s] (I)       blkAwareLayerSwitching : 1
[11/17 01:41:51    855s] (I)       optimizationMode       : false
[11/17 01:41:51    855s] (I)       routeSecondPG          : false
[11/17 01:41:51    855s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:41:51    855s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:41:51    855s] (I)       punchThroughDistance   : 500.00
[11/17 01:41:51    855s] (I)       scenicBound            : 1.15
[11/17 01:41:51    855s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:41:51    855s] (I)       source-to-sink ratio   : 0.00
[11/17 01:41:51    855s] (I)       targetCongestionRatioH : 1.00
[11/17 01:41:51    855s] (I)       targetCongestionRatioV : 1.00
[11/17 01:41:51    855s] (I)       layerCongestionRatio   : 0.70
[11/17 01:41:51    855s] (I)       m1CongestionRatio      : 0.10
[11/17 01:41:51    855s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:41:51    855s] (I)       localRouteEffort       : 1.00
[11/17 01:41:51    855s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:41:51    855s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:41:51    855s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:41:51    855s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:41:51    855s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:41:51    855s] (I)       routeVias              : 
[11/17 01:41:51    855s] (I)       readTROption           : true
[11/17 01:41:51    855s] (I)       extraSpacingFactor     : 1.00
[11/17 01:41:51    855s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:41:51    855s] (I)       routeSelectedNetsOnly  : false
[11/17 01:41:51    855s] (I)       clkNetUseMaxDemand     : false
[11/17 01:41:51    855s] (I)       extraDemandForClocks   : 0
[11/17 01:41:51    855s] (I)       steinerRemoveLayers    : false
[11/17 01:41:51    855s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:41:51    855s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:41:51    855s] (I)       similarTopologyRoutingFast : false
[11/17 01:41:51    855s] (I)       spanningTreeRefinement : false
[11/17 01:41:51    855s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:41:51    855s] (I)       starting read tracks
[11/17 01:41:51    855s] (I)       build grid graph
[11/17 01:41:51    855s] (I)       build grid graph start
[11/17 01:41:51    855s] [NR-eGR] Layer1 has no routable track
[11/17 01:41:51    855s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:41:51    855s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:41:51    855s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:41:51    855s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:41:51    855s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:41:51    855s] (I)       build grid graph end
[11/17 01:41:51    855s] (I)       numViaLayers=6
[11/17 01:41:51    855s] (I)       Reading via V12_VH for layer: 0 
[11/17 01:41:51    855s] (I)       Reading via via2 for layer: 1 
[11/17 01:41:51    855s] (I)       Reading via via3 for layer: 2 
[11/17 01:41:51    855s] (I)       Reading via via4 for layer: 3 
[11/17 01:41:51    855s] (I)       Reading via V56_VV for layer: 4 
[11/17 01:41:51    855s] (I)       end build via table
[11/17 01:41:51    855s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:41:51    855s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:41:51    855s] (I)       readDataFromPlaceDB
[11/17 01:41:51    855s] (I)       Read net information..
[11/17 01:41:51    855s] [NR-eGR] Read numTotalNets=1545  numIgnoredNets=0
[11/17 01:41:51    855s] (I)       Read testcase time = 0.000 seconds
[11/17 01:41:51    855s] 
[11/17 01:41:51    855s] (I)       read default dcut vias
[11/17 01:41:51    855s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[11/17 01:41:51    855s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[11/17 01:41:51    855s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[11/17 01:41:51    855s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[11/17 01:41:51    855s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[11/17 01:41:51    855s] (I)       build grid graph start
[11/17 01:41:51    855s] (I)       build grid graph end
[11/17 01:41:51    855s] (I)       Model blockage into capacity
[11/17 01:41:51    855s] (I)       Read numBlocks=2514  numPreroutedWires=0  numCapScreens=0
[11/17 01:41:51    855s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:41:51    855s] (I)       blocked area on Layer2 : 3963801600  (0.60%)
[11/17 01:41:51    855s] (I)       blocked area on Layer3 : 4272921600  (0.65%)
[11/17 01:41:51    855s] (I)       blocked area on Layer4 : 349895832000  (52.93%)
[11/17 01:41:51    855s] (I)       blocked area on Layer5 : 35154659200  (5.32%)
[11/17 01:41:51    855s] (I)       blocked area on Layer6 : 198694393600  (30.06%)
[11/17 01:41:51    855s] (I)       Modeling time = 0.000 seconds
[11/17 01:41:51    855s] 
[11/17 01:41:51    855s] (I)       Number of ignored nets = 0
[11/17 01:41:51    855s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:41:51    855s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:41:51    855s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:41:51    855s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:41:51    855s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:41:51    855s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1311.8 MB
[11/17 01:41:51    855s] (I)       Ndr track 0 does not exist
[11/17 01:41:51    855s] (I)       Layer1  viaCost=200.00
[11/17 01:41:51    855s] (I)       Layer2  viaCost=100.00
[11/17 01:41:51    855s] (I)       Layer3  viaCost=100.00
[11/17 01:41:51    855s] (I)       Layer4  viaCost=100.00
[11/17 01:41:51    855s] (I)       Layer5  viaCost=300.00
[11/17 01:41:51    855s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:41:51    855s] (I)       routing area        :  (0, 0) - (819720, 806400)
[11/17 01:41:51    855s] (I)       core area           :  (60720, 60480) - (759000, 745920)
[11/17 01:41:51    855s] (I)       Site Width          :  1320  (dbu)
[11/17 01:41:51    855s] (I)       Row Height          : 10080  (dbu)
[11/17 01:41:51    855s] (I)       GCell Width         : 50400  (dbu)
[11/17 01:41:51    855s] (I)       GCell Height        : 50400  (dbu)
[11/17 01:41:51    855s] (I)       grid                :    17    16     6
[11/17 01:41:51    855s] (I)       vertical capacity   :     0 50400     0 50400     0 50400
[11/17 01:41:51    855s] (I)       horizontal capacity :     0     0 50400     0 50400     0
[11/17 01:41:51    855s] (I)       Default wire width  :   460   560   560   560   560   880
[11/17 01:41:51    855s] (I)       Default wire space  :   460   560   560   560   560   920
[11/17 01:41:51    855s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[11/17 01:41:51    855s] (I)       First Track Coord   :     0   660   560   660   560  1980
[11/17 01:41:51    855s] (I)       Num tracks per GCell: 54.78 38.18 45.00 38.18 45.00 25.45
[11/17 01:41:51    855s] (I)       Total num of tracks :     0   621   720   621   720   413
[11/17 01:41:51    855s] (I)       Num of masks        :     1     1     1     1     1     1
[11/17 01:41:51    855s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/17 01:41:51    855s] (I)       --------------------------------------------------------
[11/17 01:41:51    855s] 
[11/17 01:41:51    855s] [NR-eGR] ============ Routing rule table ============
[11/17 01:41:51    855s] [NR-eGR] Rule id 0. Nets 1545 
[11/17 01:41:51    855s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:41:51    855s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[11/17 01:41:51    855s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 01:41:51    855s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 01:41:51    855s] [NR-eGR] ========================================
[11/17 01:41:51    855s] [NR-eGR] 
[11/17 01:41:51    855s] (I)       After initializing earlyGlobalRoute syMemory usage = 1311.8 MB
[11/17 01:41:51    855s] (I)       Loading and dumping file time : 0.01 seconds
[11/17 01:41:51    855s] (I)       ============= Initialization =============
[11/17 01:41:51    855s] (I)       numLocalWires=9773  numGlobalNetBranches=3327  numLocalNetBranches=1682
[11/17 01:41:51    855s] (I)       totalPins=9514  totalGlobalPin=4064 (42.72%)
[11/17 01:41:51    855s] (I)       total 2D Cap : 47255 = (23747 H, 23508 V)
[11/17 01:41:51    855s] (I)       ============  Phase 1a Route ============
[11/17 01:41:51    855s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:41:51    855s] (I)       blkAvoiding Routing :  time=0.00  numBlkSegs=0
[11/17 01:41:51    855s] (I)       Usage: 5027 = (2582 H, 2445 V) = (10.87% H, 10.40% V) = (6.507e+04um H, 6.161e+04um V)
[11/17 01:41:51    855s] (I)       
[11/17 01:41:51    855s] (I)       ============  Phase 1b Route ============
[11/17 01:41:51    855s] (I)       Usage: 5027 = (2582 H, 2445 V) = (10.87% H, 10.40% V) = (6.507e+04um H, 6.161e+04um V)
[11/17 01:41:51    855s] (I)       
[11/17 01:41:51    855s] (I)       earlyGlobalRoute overflow: 0.00% H + 0.00% V
[11/17 01:41:51    855s] 
[11/17 01:41:51    855s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:41:51    855s] Finished Early Global Route rough congestion estimation: mem = 1311.8M
[11/17 01:41:51    855s] earlyGlobalRoute rough estimation gcell size 5 row height
[11/17 01:41:51    855s] Congestion driven padding in post-place stage.
[11/17 01:41:51    855s] Congestion driven padding increases utilization from 0.825 to 0.825
[11/17 01:41:51    855s] Congestion driven padding runtime: cpu = 0:00:00.0 real = 0:00:00.0 mem = 1311.8M
[11/17 01:41:51    855s] Global placement CDP skipped at cutLevel 7.
[11/17 01:41:51    855s] Iteration  7: Total net bbox = 1.018e+05 (5.51e+04 4.67e+04)
[11/17 01:41:51    855s]               Est.  stn bbox = 1.364e+05 (7.45e+04 6.19e+04)
[11/17 01:41:51    855s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1311.8M
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[3]1139 /Q is connected to power/ground net data1_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[2]1138 /Q is connected to power/ground net data1_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[1]1137 /Q is connected to power/ground net data1_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[0]1136 /Q is connected to power/ground net data1_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[7] /Q is connected to power/ground net data0_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[6] /Q is connected to power/ground net data0_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[5] /Q is connected to power/ground net data0_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[4] /Q is connected to power/ground net data0_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[3] /Q is connected to power/ground net data0_out[3]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[2] /Q is connected to power/ground net data0_out[2]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[1] /Q is connected to power/ground net data0_out[1]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    855s] **WARN: (IMPDC-348):	The output pin \data0_out_reg[0] /Q is connected to power/ground net data0_out[0]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    856s] nrCritNet: 0.00% ( 0 / 1545 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[11/17 01:41:51    856s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[7]1143 /Q is connected to power/ground net data1_out[7]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    856s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[6]1142 /Q is connected to power/ground net data1_out[6]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    856s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[5]1141 /Q is connected to power/ground net data1_out[5]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    856s] **WARN: (IMPDC-348):	The output pin \data1_out_reg[4]1140 /Q is connected to power/ground net data1_out[4]. This can compromise the delay calculation. Fix the issue by correcting the netlist and rerun.  An output pin should not be connected to a power/ground net. In some cases, the pin direction may be incorrect, correcting pin direction to input instead of output fixes the issue in these cases.
[11/17 01:41:51    856s] **WARN: (EMS-27):	Message (IMPDC-348) has exceeded the current message display limit of 20.
[11/17 01:41:51    856s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:41:51    856s] nrCritNet: 0.00% ( 0 / 1545 ) cutoffSlk: 214748364.7ps stdDelay: 52.4ps
[11/17 01:41:51    856s] Iteration  8: Total net bbox = 1.018e+05 (5.51e+04 4.67e+04)
[11/17 01:41:51    856s]               Est.  stn bbox = 1.364e+05 (7.45e+04 6.19e+04)
[11/17 01:41:51    856s]               cpu = 0:00:00.4 real = 0:00:00.0 mem = 1313.8M
[11/17 01:41:54    858s] Iteration  9: Total net bbox = 1.118e+05 (5.68e+04 5.49e+04)
[11/17 01:41:54    858s]               Est.  stn bbox = 1.465e+05 (7.58e+04 7.07e+04)
[11/17 01:41:54    858s]               cpu = 0:00:00.8 real = 0:00:01.0 mem = 1308.8M
[11/17 01:41:54    858s] Iteration 10: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
[11/17 01:41:54    858s]               Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
[11/17 01:41:54    858s]               cpu = 0:00:02.5 real = 0:00:03.0 mem = 1308.8M
[11/17 01:41:54    858s] Iteration 11: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
[11/17 01:41:54    858s]               Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
[11/17 01:41:54    858s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
[11/17 01:41:54    858s] Iteration 12: Total net bbox = 1.149e+05 (5.97e+04 5.52e+04)
[11/17 01:41:54    858s]               Est.  stn bbox = 1.512e+05 (7.97e+04 7.15e+04)
[11/17 01:41:54    858s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 1308.8M
[11/17 01:41:54    858s] *** cost = 1.149e+05 (5.97e+04 5.52e+04) (cpu for global=0:00:04.7) real=0:00:06.0***
[11/17 01:41:54    858s] <CMD> reset_path_group
[11/17 01:41:54    858s] <CMD> set_global _is_ipo_interactive_path_groups 0
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:54    858s] Solver runtime cpu: 0:00:04.2 real: 0:00:04.1
[11/17 01:41:54    858s] Core Placement runtime cpu: 0:00:04.2 real: 0:00:06.0
[11/17 01:41:54    858s] <CMD> scanReorder
[11/17 01:41:54    858s] **WARN: (IMPSP-9025):	No scan chain specified/traced.
[11/17 01:41:54    858s] Type 'man IMPSP-9025' for more detail.
[11/17 01:41:54    858s] #spOpts: mergeVia=F 
[11/17 01:41:54    858s] Core basic site is tsm3site
[11/17 01:41:54    858s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:41:54    858s] Mark StBox On SiteArr starts
[11/17 01:41:54    858s] Mark StBox On SiteArr ends
[11/17 01:41:54    858s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1308.8MB).
[11/17 01:41:54    858s] *** Starting refinePlace (0:14:19 mem=1308.8M) ***
[11/17 01:41:54    858s] Total net bbox length = 1.107e+05 (5.837e+04 5.229e+04) (ext = 2.744e+03)
[11/17 01:41:54    858s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:41:54    858s] Starting refinePlace ...
[11/17 01:41:54    858s] default core: bins with density >  0.75 = 26.5 % ( 13 / 49 )
[11/17 01:41:54    858s] Density distribution unevenness ratio = 3.964%
[11/17 01:41:54    858s]   Spread Effort: high, standalone mode, useDDP on.
[11/17 01:41:54    858s] [CPU] RefinePlace/preRPlace (cpu=0:00:00.0, real=0:00:00.0, mem=1309.8MB) @(0:14:19 - 0:14:19).
[11/17 01:41:54    858s] Move report: preRPlace moves 2041 insts, mean move: 1.48 um, max move: 7.17 um
[11/17 01:41:54    858s] 	Max move on inst (mem_reg[57][1]1257): (30.79, 283.94) --> (30.36, 277.20)
[11/17 01:41:54    858s] 	Length: 20 sites, height: 1 rows, site name: tsm3site, cell type: SDFFHQX1
[11/17 01:41:54    858s] wireLenOptFixPriorityInst 0 inst fixed
[11/17 01:41:54    858s] Placement tweakage begins.
[11/17 01:41:54    858s] wire length = 1.616e+05
[11/17 01:41:54    858s] wire length = 1.575e+05
[11/17 01:41:54    858s] Placement tweakage ends.
[11/17 01:41:54    858s] Move report: tweak moves 535 insts, mean move: 10.27 um, max move: 36.66 um
[11/17 01:41:54    858s] 	Max move on inst (mem_reg[26][3]): (322.08, 241.92) --> (305.58, 221.76)
[11/17 01:41:54    858s] [CPU] RefinePlace/TweakPlacement (cpu=0:00:00.2, real=0:00:00.0, mem=1309.8MB) @(0:14:19 - 0:14:19).
[11/17 01:41:54    859s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 01:41:54    859s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1309.8MB) @(0:14:19 - 0:14:19).
[11/17 01:41:54    859s] Move report: Detail placement moves 2041 insts, mean move: 3.91 um, max move: 34.98 um
[11/17 01:41:54    859s] 	Max move on inst (mem_reg[26][3]): (321.79, 240.52) --> (305.58, 221.76)
[11/17 01:41:54    859s] 	Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1309.8MB
[11/17 01:41:54    859s] Statistics of distance of Instance movement in refine placement:
[11/17 01:41:54    859s]   maximum (X+Y) =        34.98 um
[11/17 01:41:54    859s]   inst (mem_reg[26][3]) with max move: (321.793, 240.525) -> (305.58, 221.76)
[11/17 01:41:54    859s]   mean    (X+Y) =         3.91 um
[11/17 01:41:54    859s] Total instances flipped for WireLenOpt: 128
[11/17 01:41:54    859s] Summary Report:
[11/17 01:41:54    859s] Instances move: 2041 (out of 2041 movable)
[11/17 01:41:54    859s] Instances flipped: 0
[11/17 01:41:54    859s] Mean displacement: 3.91 um
[11/17 01:41:54    859s] Max displacement: 34.98 um (Instance: mem_reg[26][3]) (321.793, 240.525) -> (305.58, 221.76)
[11/17 01:41:54    859s] 	Length: 20 sites, height: 1 rows, site name: tsm3site, cell type: SDFFHQX1
[11/17 01:41:54    859s] Total instances moved : 2041
[11/17 01:41:54    859s] Total net bbox length = 1.079e+05 (5.605e+04 5.189e+04) (ext = 2.728e+03)
[11/17 01:41:54    859s] Runtime: CPU: 0:00:00.3 REAL: 0:00:00.0 MEM: 1309.8MB
[11/17 01:41:54    859s] [CPU] RefinePlace/total (cpu=0:00:00.3, real=0:00:00.0, mem=1309.8MB) @(0:14:19 - 0:14:19).
[11/17 01:41:54    859s] *** Finished refinePlace (0:14:19 mem=1309.8M) ***
[11/17 01:41:54    859s] *** End of Placement (cpu=0:00:07.0, real=0:00:08.0, mem=1309.8M) ***
[11/17 01:41:54    859s] #spOpts: mergeVia=F 
[11/17 01:41:54    859s] Core basic site is tsm3site
[11/17 01:41:54    859s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:41:54    859s] Mark StBox On SiteArr starts
[11/17 01:41:54    859s] Mark StBox On SiteArr ends
[11/17 01:41:54    859s] default core: bins with density >  0.75 = 24.5 % ( 12 / 49 )
[11/17 01:41:54    859s] Density distribution unevenness ratio = 4.109%
[11/17 01:41:54    859s] *** Free Virtual Timing Model ...(mem=1309.8M)
[11/17 01:41:54    859s] Starting IO pin assignment...
[11/17 01:41:54    859s] The design is not routed. Using placement based method for pin assignment.
[11/17 01:41:54    859s] <CMD> getExtractRCMode -relative_c_th -quiet
[11/17 01:41:54    859s] <CMD> getExtractRCMode -coupling_c_th -quiet
[11/17 01:41:54    859s] <CMD> getExtractRCMode -total_c_th -quiet
[11/17 01:41:54    859s] <CMD> getDesignMode -thirdPartyCompatible -quiet
[11/17 01:41:54    859s] <CMD> getExtractRCMode -lefTechFileMap -quiet
[11/17 01:41:54    859s] <CMD> getExtractRCMode -coupled -quiet
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[4] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[5] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[6] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[7] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[8] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[9] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[10] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[11] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[12] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[13] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[14] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[15] in CELL_VIEW rom_512x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[0] in CELL_VIEW ram_256x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[1] in CELL_VIEW ram_256x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[2] in CELL_VIEW ram_256x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (NRDB-728) PIN Q[3] in CELL_VIEW ram_256x16A does not have antenna diff area.
[11/17 01:41:54    859s] #WARNING (EMS-27) Message (NRDB-728) has exceeded the current message display limit of 20.
[11/17 01:41:54    859s] #To increase the message display limit, refer to the product command reference manual.
[11/17 01:41:54    859s] Completed IO pin assignment.
[11/17 01:41:54    859s] <CMD> setDelayCalMode -engine aae
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/17 01:41:55    859s] <CMD> get_ccopt_clock_trees *
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_insert_guidance_clock_tree -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_cluster_based_high_fanout_buffering -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -cong_repair_commit_clock_net_route_attr
[11/17 01:41:55    859s] <CMD> getPlaceMode -enableDbSaveAreaPadding -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -improveWithPsp
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -debugGlobalPlace
[11/17 01:41:55    859s] <CMD> getPlaceMode -congRepair -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -fp -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -congEffort -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -user -rplaceIncrNPClkGateAwareMode
[11/17 01:41:55    859s] <CMD> getPlaceMode -user -congRepairMaxIter
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/17 01:41:55    859s] <CMD> setPlaceMode -rplaceIncrNPClkGateAwareMode 4
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -congEffort
[11/17 01:41:55    859s] <CMD> setPlaceMode -congRepairMaxIter 1
[11/17 01:41:55    859s] <CMD> getDesignMode -quiet -congEffort
[11/17 01:41:55    859s] <CMD> getPlaceMode -quickCTS -quiet
[11/17 01:41:55    859s] <CMD> get_proto_model -type_match {flex_module flex_instgroup} -committed -name -tcl
[11/17 01:41:55    859s] <CMD> getPlaceMode -congRepairForceTrialRoute -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -user -congRepairForceTrialRoute
[11/17 01:41:55    859s] <CMD> setPlaceMode -congRepairForceTrialRoute true
[11/17 01:41:55    859s] <CMD> um::enable_metric
[11/17 01:41:55    859s] <CMD> congRepair
[11/17 01:41:55    859s] Starting congestion repair ...
[11/17 01:41:55    859s] congRepair options: -clkGateAware 0 -rplaceIncrNPClkGateAwareMode 4.
[11/17 01:41:55    859s] Starting Early Global Route congestion estimation: mem = 1294.6M
[11/17 01:41:55    859s] (I)       Reading DB...
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:41:55    859s] (I)       before initializing RouteDB syMemory usage = 1294.6 MB
[11/17 01:41:55    859s] (I)       congestionReportName   : 
[11/17 01:41:55    859s] (I)       layerRangeFor2DCongestion : 
[11/17 01:41:55    859s] (I)       buildTerm2TermWires    : 1
[11/17 01:41:55    859s] (I)       doTrackAssignment      : 1
[11/17 01:41:55    859s] (I)       dumpBookshelfFiles     : 0
[11/17 01:41:55    859s] (I)       numThreads             : 1
[11/17 01:41:55    859s] (I)       bufferingAwareRouting  : false
[11/17 01:41:55    859s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 01:41:55    859s] (I)       honorPin               : false
[11/17 01:41:55    859s] (I)       honorPinGuide          : true
[11/17 01:41:55    859s] (I)       honorPartition         : false
[11/17 01:41:55    859s] (I)       allowPartitionCrossover: false
[11/17 01:41:55    859s] (I)       honorSingleEntry       : true
[11/17 01:41:55    859s] (I)       honorSingleEntryStrong : true
[11/17 01:41:55    859s] (I)       handleViaSpacingRule   : false
[11/17 01:41:55    859s] (I)       handleEolSpacingRule   : false
[11/17 01:41:55    859s] (I)       PDConstraint           : none
[11/17 01:41:55    859s] (I)       expBetterNDRHandling   : false
[11/17 01:41:55    859s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 01:41:55    859s] (I)       routingEffortLevel     : 3
[11/17 01:41:55    859s] (I)       effortLevel            : standard
[11/17 01:41:55    859s] [NR-eGR] minRouteLayer          : 2
[11/17 01:41:55    859s] [NR-eGR] maxRouteLayer          : 127
[11/17 01:41:55    859s] (I)       relaxedTopLayerCeiling : 127
[11/17 01:41:55    859s] (I)       relaxedBottomLayerFloor: 2
[11/17 01:41:55    859s] (I)       numRowsPerGCell        : 1
[11/17 01:41:55    859s] (I)       speedUpLargeDesign     : 0
[11/17 01:41:55    859s] (I)       multiThreadingTA       : 1
[11/17 01:41:55    859s] (I)       blkAwareLayerSwitching : 1
[11/17 01:41:55    859s] (I)       optimizationMode       : false
[11/17 01:41:55    859s] (I)       routeSecondPG          : false
[11/17 01:41:55    859s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 01:41:55    859s] (I)       detourLimitForLayerRelax: 0.00
[11/17 01:41:55    859s] (I)       punchThroughDistance   : 500.00
[11/17 01:41:55    859s] (I)       scenicBound            : 1.15
[11/17 01:41:55    859s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 01:41:55    859s] (I)       source-to-sink ratio   : 0.00
[11/17 01:41:55    859s] (I)       targetCongestionRatioH : 1.00
[11/17 01:41:55    859s] (I)       targetCongestionRatioV : 1.00
[11/17 01:41:55    859s] (I)       layerCongestionRatio   : 0.70
[11/17 01:41:55    859s] (I)       m1CongestionRatio      : 0.10
[11/17 01:41:55    859s] (I)       m2m3CongestionRatio    : 0.70
[11/17 01:41:55    859s] (I)       localRouteEffort       : 1.00
[11/17 01:41:55    859s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 01:41:55    859s] (I)       supplyScaleFactorH     : 1.00
[11/17 01:41:55    859s] (I)       supplyScaleFactorV     : 1.00
[11/17 01:41:55    859s] (I)       highlight3DOverflowFactor: 0.00
[11/17 01:41:55    859s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 01:41:55    859s] (I)       routeVias              : 
[11/17 01:41:55    859s] (I)       readTROption           : true
[11/17 01:41:55    859s] (I)       extraSpacingFactor     : 1.00
[11/17 01:41:55    859s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 01:41:55    859s] (I)       routeSelectedNetsOnly  : false
[11/17 01:41:55    859s] (I)       clkNetUseMaxDemand     : false
[11/17 01:41:55    859s] (I)       extraDemandForClocks   : 0
[11/17 01:41:55    859s] (I)       steinerRemoveLayers    : false
[11/17 01:41:55    859s] (I)       demoteLayerScenicScale : 1.00
[11/17 01:41:55    859s] (I)       nonpreferLayerCostScale : 100.00
[11/17 01:41:55    859s] (I)       similarTopologyRoutingFast : false
[11/17 01:41:55    859s] (I)       spanningTreeRefinement : false
[11/17 01:41:55    859s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 01:41:55    859s] (I)       starting read tracks
[11/17 01:41:55    859s] (I)       build grid graph
[11/17 01:41:55    859s] (I)       build grid graph start
[11/17 01:41:55    859s] [NR-eGR] Layer1 has no routable track
[11/17 01:41:55    859s] [NR-eGR] Layer2 has single uniform track structure
[11/17 01:41:55    859s] [NR-eGR] Layer3 has single uniform track structure
[11/17 01:41:55    859s] [NR-eGR] Layer4 has single uniform track structure
[11/17 01:41:55    859s] [NR-eGR] Layer5 has single uniform track structure
[11/17 01:41:55    859s] [NR-eGR] Layer6 has single uniform track structure
[11/17 01:41:55    859s] (I)       build grid graph end
[11/17 01:41:55    859s] (I)       numViaLayers=6
[11/17 01:41:55    859s] (I)       Reading via V12_VH for layer: 0 
[11/17 01:41:55    859s] (I)       Reading via via2 for layer: 1 
[11/17 01:41:55    859s] (I)       Reading via via3 for layer: 2 
[11/17 01:41:55    859s] (I)       Reading via via4 for layer: 3 
[11/17 01:41:55    859s] (I)       Reading via V56_VV for layer: 4 
[11/17 01:41:55    859s] (I)       end build via table
[11/17 01:41:55    859s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 01:41:55    859s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 01:41:55    859s] (I)       readDataFromPlaceDB
[11/17 01:41:55    859s] (I)       Read net information..
[11/17 01:41:55    859s] [NR-eGR] Read numTotalNets=1545  numIgnoredNets=0
[11/17 01:41:55    859s] (I)       Read testcase time = 0.000 seconds
[11/17 01:41:55    859s] 
[11/17 01:41:55    859s] (I)       read default dcut vias
[11/17 01:41:55    859s] (I)       Reading via V12_2x1_HV_E for layer: 0 
[11/17 01:41:55    859s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[11/17 01:41:55    859s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[11/17 01:41:55    859s] (I)       Reading via V45_2x1_VH_E for layer: 3 
[11/17 01:41:55    859s] (I)       Reading via V56_2x1_HV_E for layer: 4 
[11/17 01:41:55    859s] (I)       build grid graph start
[11/17 01:41:55    859s] (I)       build grid graph end
[11/17 01:41:55    859s] (I)       Model blockage into capacity
[11/17 01:41:55    859s] (I)       Read numBlocks=2514  numPreroutedWires=0  numCapScreens=0
[11/17 01:41:55    859s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 01:41:55    859s] (I)       blocked area on Layer2 : 3963801600  (0.60%)
[11/17 01:41:55    859s] (I)       blocked area on Layer3 : 4272921600  (0.65%)
[11/17 01:41:55    859s] (I)       blocked area on Layer4 : 349895832000  (52.93%)
[11/17 01:41:55    859s] (I)       blocked area on Layer5 : 35154659200  (5.32%)
[11/17 01:41:55    859s] (I)       blocked area on Layer6 : 198694393600  (30.06%)
[11/17 01:41:55    859s] (I)       Modeling time = 0.000 seconds
[11/17 01:41:55    859s] 
[11/17 01:41:55    859s] (I)       Number of ignored nets = 0
[11/17 01:41:55    859s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 01:41:55    859s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 01:41:55    859s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 01:41:55    859s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 01:41:55    859s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 01:41:55    859s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1294.6 MB
[11/17 01:41:55    859s] (I)       Ndr track 0 does not exist
[11/17 01:41:55    859s] (I)       Layer1  viaCost=200.00
[11/17 01:41:55    859s] (I)       Layer2  viaCost=100.00
[11/17 01:41:55    859s] (I)       Layer3  viaCost=100.00
[11/17 01:41:55    859s] (I)       Layer4  viaCost=100.00
[11/17 01:41:55    859s] (I)       Layer5  viaCost=300.00
[11/17 01:41:55    859s] (I)       ---------------------Grid Graph Info--------------------
[11/17 01:41:55    859s] (I)       routing area        :  (0, 0) - (819720, 806400)
[11/17 01:41:55    859s] (I)       core area           :  (60720, 60480) - (759000, 745920)
[11/17 01:41:55    859s] (I)       Site Width          :  1320  (dbu)
[11/17 01:41:55    859s] (I)       Row Height          : 10080  (dbu)
[11/17 01:41:55    859s] (I)       GCell Width         : 10080  (dbu)
[11/17 01:41:55    859s] (I)       GCell Height        : 10080  (dbu)
[11/17 01:41:55    859s] (I)       grid                :    82    80     6
[11/17 01:41:55    859s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[11/17 01:41:55    859s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[11/17 01:41:55    859s] (I)       Default wire width  :   460   560   560   560   560   880
[11/17 01:41:55    859s] (I)       Default wire space  :   460   560   560   560   560   920
[11/17 01:41:55    859s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[11/17 01:41:55    859s] (I)       First Track Coord   :     0   660   560   660   560  1980
[11/17 01:41:55    859s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[11/17 01:41:55    859s] (I)       Total num of tracks :     0   621   720   621   720   413
[11/17 01:41:55    859s] (I)       Num of masks        :     1     1     1     1     1     1
[11/17 01:41:55    859s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/17 01:41:55    859s] (I)       --------------------------------------------------------
[11/17 01:41:55    859s] 
[11/17 01:41:55    859s] [NR-eGR] ============ Routing rule table ============
[11/17 01:41:55    859s] [NR-eGR] Rule id 0. Nets 1545 
[11/17 01:41:55    859s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 01:41:55    859s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[11/17 01:41:55    859s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 01:41:55    859s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 01:41:55    859s] [NR-eGR] ========================================
[11/17 01:41:55    859s] [NR-eGR] 
[11/17 01:41:55    859s] (I)       After initializing earlyGlobalRoute syMemory usage = 1294.6 MB
[11/17 01:41:55    859s] (I)       Loading and dumping file time : 0.01 seconds
[11/17 01:41:55    859s] (I)       ============= Initialization =============
[11/17 01:41:55    859s] (I)       totalPins=9546  totalGlobalPin=9434 (98.83%)
[11/17 01:41:55    859s] (I)       total 2D Cap : 231513 = (114349 H, 117164 V)
[11/17 01:41:55    859s] [NR-eGR] Layer group 1: route 1545 net(s) in layer range [2, 6]
[11/17 01:41:55    859s] (I)       ============  Phase 1a Route ============
[11/17 01:41:55    859s] (I)       Phase 1a runs 0.00 seconds
[11/17 01:41:55    859s] (I)       Usage: 29548 = (14544 H, 15004 V) = (12.72% H, 12.81% V) = (7.330e+04um H, 7.562e+04um V)
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] (I)       ============  Phase 1b Route ============
[11/17 01:41:55    859s] (I)       Usage: 29548 = (14544 H, 15004 V) = (12.72% H, 12.81% V) = (7.330e+04um H, 7.562e+04um V)
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.489219e+05um
[11/17 01:41:55    859s] (I)       ============  Phase 1c Route ============
[11/17 01:41:55    859s] (I)       Usage: 29548 = (14544 H, 15004 V) = (12.72% H, 12.81% V) = (7.330e+04um H, 7.562e+04um V)
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] (I)       ============  Phase 1d Route ============
[11/17 01:41:55    859s] (I)       Usage: 29548 = (14544 H, 15004 V) = (12.72% H, 12.81% V) = (7.330e+04um H, 7.562e+04um V)
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] (I)       ============  Phase 1e Route ============
[11/17 01:41:55    859s] (I)       Phase 1e runs 0.00 seconds
[11/17 01:41:55    859s] (I)       Usage: 29548 = (14544 H, 15004 V) = (12.72% H, 12.81% V) = (7.330e+04um H, 7.562e+04um V)
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.489219e+05um
[11/17 01:41:55    859s] [NR-eGR] 
[11/17 01:41:55    859s] (I)       ============  Phase 1l Route ============
[11/17 01:41:55    859s] (I)       Phase 1l runs 0.01 seconds
[11/17 01:41:55    859s] (I)       
[11/17 01:41:55    859s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/17 01:41:55    859s] [NR-eGR]                OverCon            
[11/17 01:41:55    859s] [NR-eGR]                 #Gcell     %Gcell
[11/17 01:41:55    859s] [NR-eGR] Layer              (2)    OverCon 
[11/17 01:41:55    859s] [NR-eGR] ------------------------------------
[11/17 01:41:55    859s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/17 01:41:55    859s] [NR-eGR] Layer2      10( 0.15%)   ( 0.15%) 
[11/17 01:41:55    859s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/17 01:41:55    859s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/17 01:41:55    859s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/17 01:41:55    859s] [NR-eGR] Layer6       2( 0.03%)   ( 0.03%) 
[11/17 01:41:55    859s] [NR-eGR] ------------------------------------
[11/17 01:41:55    859s] [NR-eGR] Total       12( 0.04%)   ( 0.04%) 
[11/17 01:41:55    859s] [NR-eGR] 
[11/17 01:41:55    859s] (I)       Total Global Routing Runtime: 0.02 seconds
[11/17 01:41:55    859s] (I)       total 2D Cap : 232418 = (114708 H, 117710 V)
[11/17 01:41:55    859s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 01:41:55    859s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/17 01:41:55    859s] Early Global Route congestion estimation runtime: 0.03 seconds, mem = 1294.6M
[11/17 01:41:55    859s] [hotspot] +------------+---------------+---------------+
[11/17 01:41:55    859s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:41:55    859s] [hotspot] +------------+---------------+---------------+
[11/17 01:41:55    859s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 01:41:55    859s] [hotspot] +------------+---------------+---------------+
[11/17 01:41:55    859s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 01:41:55    859s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 01:41:55    859s] Skipped repairing congestion.
[11/17 01:41:55    859s] Starting Early Global Route wiring: mem = 1310.6M
[11/17 01:41:55    859s] (I)       ============= track Assignment ============
[11/17 01:41:55    859s] (I)       extract Global 3D Wires
[11/17 01:41:55    859s] (I)       Extract Global WL : time=0.00
[11/17 01:41:55    859s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/17 01:41:55    859s] (I)       Initialization real time=0.00 seconds
[11/17 01:41:55    859s] (I)       Run Multi-thread track assignment
[11/17 01:41:55    859s] (I)       merging nets...
[11/17 01:41:55    859s] (I)       merging nets done
[11/17 01:41:55    859s] (I)       Kernel real time=0.02 seconds
[11/17 01:41:55    859s] (I)       End Greedy Track Assignment
[11/17 01:41:55    859s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:55    859s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 9514
[11/17 01:41:55    859s] [NR-eGR] Layer2(Metal2)(V) length: 5.398288e+04um, number of vias: 15049
[11/17 01:41:55    859s] [NR-eGR] Layer3(Metal3)(H) length: 6.697038e+04um, number of vias: 1451
[11/17 01:41:55    859s] [NR-eGR] Layer4(Metal4)(V) length: 2.470580e+04um, number of vias: 271
[11/17 01:41:55    859s] [NR-eGR] Layer5(Metal5)(H) length: 8.667270e+03um, number of vias: 8
[11/17 01:41:55    859s] [NR-eGR] Layer6(Metal6)(V) length: 4.104800e+02um, number of vias: 0
[11/17 01:41:55    859s] [NR-eGR] Total length: 1.547368e+05um, number of vias: 26293
[11/17 01:41:55    859s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:55    859s] [NR-eGR] Total clock nets wire length: 8.976950e+03um 
[11/17 01:41:55    859s] [NR-eGR] --------------------------------------------------------------------------
[11/17 01:41:55    859s] Early Global Route wiring runtime: 0.03 seconds, mem = 1310.6M
[11/17 01:41:55    859s] End of congRepair (cpu=0:00:00.1, real=0:00:00.0)
[11/17 01:41:55    859s] <CMD> um::enable_metric
[11/17 01:41:55    859s] <CMD> um::enable_metric
[11/17 01:41:55    859s] <CMD> um::enable_metric
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -congRepairForceTrialRoute
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -congRepairPDClkGateMode4
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -rplaceIncrNPClkGateAwareMode
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -congRepairMaxIter
[11/17 01:41:55    859s] <CMD> getPlaceMode -congRepairCleanupPadding -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:41:55    859s] <CMD> getPlaceMode -tdgpDumpStageTiming -quiet
[11/17 01:41:55    859s] *** Finishing placeDesign default flow ***
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -tdgpAdjustNetWeightBySlack
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:55    859s] <CMD> set_global timing_enable_path_group_priority $gpsPrivate::optSave_ctePGPriority
[11/17 01:41:55    859s] <CMD> set_global timing_constraint_enable_group_path_resetting $gpsPrivate::optSave_ctePGResetting
[11/17 01:41:55    859s] **ERROR: (IMPSP-9100):	Scan chains exist in this design but -place_global_ignore_scan is set to false. Placement and timing QoR can be severely impacted in this case!
[11/17 01:41:55    859s] It is highly recommend to keep -place_global_ignore_scan option as its default value 'true' with scan chains definition.
[11/17 01:41:55    859s] <CMD_INTERNAL> setvar spgRptErrorForScanConnection 0
[11/17 01:41:55    859s] **placeDesign ... cpu = 0: 0: 8, real = 0: 0: 9, mem = 1295.6M **
[11/17 01:41:55    859s] <CMD> getPlaceMode -trimView -quiet
[11/17 01:41:55    859s] <CMD> getOptMode -quiet -viewOptPolishing
[11/17 01:41:55    859s] <CMD> getOptMode -quiet -fastViewOpt
[11/17 01:41:55    859s] <CMD_INTERNAL> spInternalUse deleteViewOptManager
[11/17 01:41:55    859s] <CMD> setAnalysisMode -clkSrcPath true -clockPropagation sdcControl
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:55    859s] <CMD> setExtractRCMode -engine preRoute
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -relaxSoftBlockageMode
[11/17 01:41:55    859s] <CMD> setPlaceMode -ignoreScan false -quiet
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -repairPlace
[11/17 01:41:55    859s] <CMD> getPlaceMode -macroPlaceMode -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 01:41:55    859s] <CMD> set gpsPrivate::coegIsGbSignedSeedNl 0
[11/17 01:41:55    859s] <CMD_INTERNAL> spInternalUse TDGP recoverTimingSpare
[11/17 01:41:55    859s] <CMD> getPlaceMode -enableDistPlace -quiet
[11/17 01:41:55    859s] <CMD> setPlaceMode -reset -expHiddenFastMode
[11/17 01:41:55    859s] <CMD> getPlaceMode -tcg2Pass -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -quiet -wireLenOptEffort
[11/17 01:41:55    859s] <CMD> getPlaceMode -fp -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -fastfp -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -doRPlace -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -RTCPlaceDesignFlow -quiet
[11/17 01:41:55    859s] <CMD> getPlaceMode -quickCTS -quiet
[11/17 01:41:55    859s] <CMD> set spgFlowInInitialPlace 0
[11/17 01:41:55    859s] <CMD> getPlaceMode -user -maxRouteLayer
[11/17 01:41:55    859s] <CMD> getPlaceMode -place_global_exp_special_setup_for_nvidia -quiet
[11/17 01:41:55    859s] <CMD_INTERNAL> spInternalUse TDGP resetIgnoreNetLoad
[11/17 01:41:55    859s] <CMD> getDesignMode -quiet -flowEffort
[11/17 01:41:55    859s] <CMD> report_message -end_cmd
[11/17 01:41:55    859s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/17 01:41:55    859s] <CMD> um::create_snapshot -name final -auto min
[11/17 01:41:55    859s] <CMD> um::pop_snapshot_stack
[11/17 01:41:55    859s] <CMD> um::create_snapshot -name place_design
[11/17 01:41:55    859s] <CMD> getPlaceMode -exp_slack_driven -quiet
[11/17 01:42:34    862s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 01:42:34    862s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 01:42:37    862s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 01:42:37    862s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 01:42:40    862s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 01:42:40    862s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 01:46:18    880s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 01:46:18    880s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 01:47:31    885s] <CMD> getCTSMode -engine -quiet
[11/17 01:49:51    897s] **ERROR: (IMPSYT-16282):	Enter a pre cap cell name.
[11/17 01:50:07    900s] **ERROR: (IMPSYT-16283):	Enter a post cap cell name.
[11/17 01:50:20    903s] <CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP -area
[11/17 01:50:20    903s] 
[11/17 01:50:20    903s] Usage: addEndCap [-help] [-area <box>] [-coreBoundaryOnly] [-powerDomain <name>] [-prefix <prefix>]
[11/17 01:50:20    903s] 
[11/17 01:50:20    903s] **ERROR: (IMPTCM-37):	Option "-area" requires four floating numbers.

[11/17 01:50:20    903s] **ERROR: (IMPSYT-16302):	<CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
[11/17 01:50:29    906s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/17 01:50:29    906s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/17 01:50:29    906s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/17 01:50:29    906s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/17 01:50:29    906s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/17 01:50:29    906s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/17 01:50:29    906s] #spOpts: VtWidth 
[11/17 01:50:29    906s] Core basic site is tsm3site
[11/17 01:50:29    906s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:50:29    906s] Mark StBox On SiteArr starts
[11/17 01:50:29    906s] Mark StBox On SiteArr ends
[11/17 01:50:29    906s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6MB).
[11/17 01:50:29    906s] Minimum row-size in sites for endcap insertion = 4.
[11/17 01:50:29    906s] Minimum number of sites for row blockage       = 1.
[11/17 01:50:29    906s] Inserted 68 pre-endcap <FILL1> cells (prefix ENDCAP).
[11/17 01:50:29    906s] Inserted 68 post-endcap <FILL2> cells (prefix ENDCAP).
[11/17 01:50:29    906s] For 136 new insts, *** Applied 0 GNC rules (cpu = 0:00:00.0)
[11/17 01:50:33    906s] <CMD> addEndCap -preCap FILL1 -postCap FILL2 -prefix ENDCAP
[11/17 01:50:33    906s] **WARN: (IMPSP-5224):	Option '-preCap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -rightEdge cell_name'. 
[11/17 01:50:33    906s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/17 01:50:33    906s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/17 01:50:33    906s] **WARN: (IMPSP-5224):	Option '-postcap' for command addEndCap is obsolete and has been replaced by 'setEndCapMode -leftEdge cell_name'. 
[11/17 01:50:33    906s] The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, 
[11/17 01:50:33    906s] update your script to use 'setEndCapMode -rightEdge cell_name' and 'addEndCap'.
[11/17 01:50:33    906s] #spOpts: VtWidth mergeVia=F 
[11/17 01:50:33    906s] Core basic site is tsm3site
[11/17 01:50:33    906s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:50:33    906s] Mark StBox On SiteArr starts
[11/17 01:50:33    906s] Mark StBox On SiteArr ends
[11/17 01:50:33    906s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1295.6MB).
[11/17 01:50:33    906s] Minimum row-size in sites for endcap insertion = 4.
[11/17 01:50:33    906s] Minimum number of sites for row blockage       = 1.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 30.240).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 30.240).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 35.280).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 35.280).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 40.320).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 40.320).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 45.360).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 45.360).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 50.400).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 50.400).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 55.440).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 55.440).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 60.480).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 60.480).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 65.520).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 65.520).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 70.560).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 70.560).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Pre-cap cell (FILL1) at (30.360, 75.600).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (IMPSP-5119):	AddEndCap is unable to add Post-cap cell (FILL2) at (378.180, 75.600).
[11/17 01:50:33    906s] Type 'man IMPSP-5119' for more detail.
[11/17 01:50:33    906s] **WARN: (EMS-27):	Message (IMPSP-5119) has exceeded the current message display limit of 20.
[11/17 01:50:33    906s] To increase the message display limit, refer to the product command reference manual.
[11/17 01:50:33    906s] Inserted 0 pre-endcap <FILL1> cells (prefix ENDCAP).
[11/17 01:50:33    906s] Inserted 0 post-endcap <FILL2> cells (prefix ENDCAP).
[11/17 01:50:33    906s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'start' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[11/17 01:50:33    906s] **ERROR: (IMPSP-5106):	AddEndCap cannot place end cap cells at the ends of the site rows. Most probably there are pre-placed std-cell insts at 'end' of 'some' rows. Remove pre-placed instances and re-run addEndCap again.
Type 'man IMPSP-5106' for more detail.
[11/17 01:50:33    906s] For 0 new insts, *** Applied 0 GNC rules.
[11/17 01:50:39    907s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 01:50:39    907s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 01:50:46    907s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 01:50:46    907s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 01:51:21    910s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 01:51:21    910s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 01:52:34    915s] <CMD> addWellTap -cell FILL1 -cellInterval 30u -prefix WELLTAP
[11/17 01:52:34    915s] 
[11/17 01:52:34    915s] Usage: addWellTap [-help] [-area <box>] [-avoidAbutment] [-cell <string>] [-cellInterval <float>] [-checkerBoard] [-fixedGap] [-inRowOffset <float>] [-incremental <string>] [-powerDomain <name>]
[11/17 01:52:34    915s]                   [-prefix <prefix>] [-siteOffset <siteNums>] [-skipRow <integer>] [-startRowNum <integer>] [{-termination_cell <cell_list> -column_cell <cell_list>} [-block_boundary_only flag]] [{-wellCutCell <string>} [-fixCutCell flag]] [-pitch <float> [-pitchOffset <float>]]
[11/17 01:52:34    915s] 
[11/17 01:52:34    915s] **ERROR: (IMPTCM-4):	The value "30u" specified for the float type of argument "-cellInterval" is not a valid float. Review the command specification and remove the argument or specify a legal value.

[11/17 01:52:34    915s] **ERROR: (IMPSYT-16302):	<CMD> setLayerPreference allM1 -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 01:52:45    918s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 01:52:49    918s] <CMD> getCTSMode -engine -quiet
[11/17 01:55:46    936s] <CMD> create_ccopt_clock_tree_spec -immediate
[11/17 01:55:46    936s] Creating clock tree spec for modes (timing configs): constraint
[11/17 01:55:46    936s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[11/17 01:55:46    936s] Reset timing graph...
[11/17 01:55:46    936s] Ignoring AAE DB Resetting ...
[11/17 01:55:46    936s] Reset timing graph done.
[11/17 01:55:46    936s] Ignoring AAE DB Resetting ...
[11/17 01:55:46    936s] Analyzing clock structure...
[11/17 01:55:46    936s] Analyzing clock structure done.
[11/17 01:55:46    936s] Reset timing graph...
[11/17 01:55:46    936s] Ignoring AAE DB Resetting ...
[11/17 01:55:46    936s] Reset timing graph done.
[11/17 01:55:46    936s] Extracting original clock gating for clk...
[11/17 01:55:46    936s]   clock_tree clk contains 1040 sinks and 0 clock gates.
[11/17 01:55:46    936s]   Extraction for clk complete.
[11/17 01:55:46    936s] Extracting original clock gating for clk done.
[11/17 01:55:46    936s] Checking clock tree convergence...
[11/17 01:55:46    936s] Checking clock tree convergence done.
[11/17 01:55:46    936s] <CMD> ctd_win -id ctd_window
[11/17 01:55:46    936s] End AAE Lib Interpolated Model. (MEM=1310.95 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:59:03    953s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -timingEngine {}
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/17 01:59:30    955s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/17 01:59:30    955s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/17 01:59:30    955s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/17 01:59:30    955s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/17 01:59:30    955s] Running Native NanoRoute ...
[11/17 01:59:30    955s] <CMD> routeDesign -globalDetail
[11/17 01:59:30    955s] report_message: '-start_cmd/-end_cmd' can not be nested. Retire previous calls.
[11/17 01:59:30    955s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1089.39 (MB), peak = 1094.83 (MB)
[11/17 01:59:30    955s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/17 01:59:30    955s] #default_rc_corner has no qx tech file defined
[11/17 01:59:30    955s] #No active RC corner or QRC tech file is missing.
[11/17 01:59:30    955s] #**INFO: setDesignMode -flowEffort standard
[11/17 01:59:30    955s] #**INFO: mulit-cut via swapping is disabled by user.
[11/17 01:59:30    955s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/17 01:59:30    955s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/17 01:59:30    955s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/17 01:59:30    955s] Core basic site is tsm3site
[11/17 01:59:30    955s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:59:30    955s] Mark StBox On SiteArr starts
[11/17 01:59:30    955s] Mark StBox On SiteArr ends
[11/17 01:59:30    955s] Begin checking placement ... (start mem=1377.7M, init mem=1377.7M)
[11/17 01:59:30    955s] Overlapping with other instance:	92
[11/17 01:59:30    955s] *info: Placed = 2177           (Fixed = 136)
[11/17 01:59:30    955s] *info: Unplaced = 0           
[11/17 01:59:30    955s] Placement Density:70.37%(83722/118979)
[11/17 01:59:30    955s] Placement Density (including fixed std cells):70.54%(84401/119657)
[11/17 01:59:30    955s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1377.7M)
[11/17 01:59:30    955s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[11/17 01:59:30    955s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[11/17 01:59:30    955s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/17 01:59:30    955s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/17 01:59:30    955s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/17 01:59:30    955s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/17 01:59:30    955s] 
[11/17 01:59:30    955s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/17 01:59:30    955s] *** Changed status on (0) nets in Clock.
[11/17 01:59:30    955s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1377.7M) ***
[11/17 01:59:30    955s] 
[11/17 01:59:30    955s] globalDetailRoute
[11/17 01:59:30    955s] 
[11/17 01:59:30    955s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[11/17 01:59:30    955s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/17 01:59:30    955s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/17 01:59:30    955s] #setNanoRouteMode -routeWithSiDriven false
[11/17 01:59:30    955s] #setNanoRouteMode -routeWithTimingDriven true
[11/17 01:59:30    955s] #Start globalDetailRoute on Tue Nov 17 01:59:30 2020
[11/17 01:59:30    955s] #
[11/17 01:59:30    955s] #Generating timing data, please wait...
[11/17 01:59:30    955s] #1545 total nets, 0 already routed, 0 will ignore in trialRoute
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 01:59:30    955s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 01:59:30    955s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 01:59:30    955s] #Dump tif for version 2.1
[11/17 01:59:30    955s] End AAE Lib Interpolated Model. (MEM=1407.71 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:59:31    956s] Total number of fetched objects 1545
[11/17 01:59:31    956s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 01:59:31    956s] End delay calculation. (MEM=1491.5 CPU=0:00:00.2 REAL=0:00:01.0)
[11/17 01:59:31    956s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[11/17 01:59:31    956s] #Generating timing data took: cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1111.17 (MB), peak = 1133.61 (MB)
[11/17 01:59:31    956s] #Done generating timing data.
[11/17 01:59:31    956s] ### Net info: total nets: 1563
[11/17 01:59:31    956s] ### Net info: dirty nets: 2
[11/17 01:59:31    956s] ### Net info: marked as disconnected nets: 0
[11/17 01:59:31    956s] ### Net info: fully routed nets: 0
[11/17 01:59:31    956s] ### Net info: trivial (single pin) nets: 0
[11/17 01:59:31    956s] ### Net info: unrouted nets: 1563
[11/17 01:59:31    956s] ### Net info: re-extraction nets: 0
[11/17 01:59:31    956s] ### Net info: ignored nets: 0
[11/17 01:59:31    956s] ### Net info: skip routing nets: 0
[11/17 01:59:31    956s] ### import route signature (0) =  203336413
[11/17 01:59:31    956s] ### import violation signature (0) = 1905142130
[11/17 01:59:31    956s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 01:59:31    956s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 01:59:31    956s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[11/17 01:59:31    956s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[11/17 01:59:31    956s] #Start reading timing information from file .timing_file_12861.tif.gz ...
[11/17 01:59:31    956s] #Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
[11/17 01:59:31    956s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[11/17 01:59:31    956s] #RTESIG:78da8d904d0b824010863bf72b06f5b041dabebaebe235e85a21d5550cd60f1085ddf5ff
[11/17 01:59:31    956s] #       b7d455b439ce3cbc1f1346af4b4901548234b6bc9015e85a42013c8d51203b4155fef43c
[11/17 01:59:31    956s] #       07fb30badd1f1972e2c4fad1e9569b23cd561bb2dab97e6c0f3f4448e5150362d619bf5d
[11/17 01:59:31    956s] #       6472056aeac16a62ef691a1619f08c6f4348730ababeedd60d21509033f3aa9650be5cc2
[11/17 01:59:31    956s] #       bf43ac19a6da2d8312623b99f4affa03522bb1761f96b67ab4
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #RTESIG:78da8d904d0b824010863bf72b06f5b041dabebaebe235e85a21d5550cd60f1085ddf5ff
[11/17 01:59:31    956s] #       b7d455b439ce3cbc1f1346af4b4901548234b6bc9015e85a42013c8d51203b4155fef43c
[11/17 01:59:31    956s] #       07fb30badd1f1972e2c4fad1e9569b23cd561bb2dab97e6c0f3f4448e5150362d619bf5d
[11/17 01:59:31    956s] #       6472056aeac16a62ef691a1619f08c6f4348730ababeedd60d21509033f3aa9650be5cc2
[11/17 01:59:31    956s] #       bf43ac19a6da2d8312623b99f4affa03522bb1761f96b67ab4
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Start routing data preparation on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal1 is not specified for width 0.2300.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal2 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal2 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal3 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal3 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal4 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal4 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal5 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[11/17 01:59:31    956s] #WARNING (NRDB-2077) The below via enclosure for LAYER Metal5 is not specified for width 0.2800.
[11/17 01:59:31    956s] #WARNING (NRDB-2078) The above via enclosure for LAYER Metal6 is not specified for width 0.4400.
[11/17 01:59:31    956s] #Minimum voltage of a net in the design = 0.000.
[11/17 01:59:31    956s] #Maximum voltage of a net in the design = 1.980.
[11/17 01:59:31    956s] #Voltage range [0.000 - 0.000] has 17 nets.
[11/17 01:59:31    956s] #Voltage range [1.620 - 1.980] has 1 net.
[11/17 01:59:31    956s] #Voltage range [0.000 - 1.980] has 1545 nets.
[11/17 01:59:31    956s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/17 01:59:31    956s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 01:59:31    956s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 01:59:31    956s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 01:59:31    956s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 01:59:31    956s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:31    956s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:31    956s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[11/17 01:59:31    956s] #To increase the message display limit, refer to the product command reference manual.
[11/17 01:59:31    956s] #WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[11/17 01:59:31    956s] #Regenerating Ggrids automatically.
[11/17 01:59:31    956s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[11/17 01:59:31    956s] #Using automatically generated G-grids.
[11/17 01:59:31    956s] #Done routing data preparation.
[11/17 01:59:31    956s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.11 (MB), peak = 1133.61 (MB)
[11/17 01:59:31    956s] #Merging special wires...
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Finished routing data preparation on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Cpu time = 00:00:00
[11/17 01:59:31    956s] #Elapsed time = 00:00:00
[11/17 01:59:31    956s] #Increased memory = 6.10 (MB)
[11/17 01:59:31    956s] #Total memory = 1084.21 (MB)
[11/17 01:59:31    956s] #Peak memory = 1133.61 (MB)
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Start global routing on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Number of eco nets is 0
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Start global routing data preparation on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Start routing resource analysis on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Routing resource analysis is done on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #  Resource Analysis:
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #               Routing  #Avail      #Track     #Total     %Gcell
[11/17 01:59:31    956s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[11/17 01:59:31    956s] #  --------------------------------------------------------------
[11/17 01:59:31    956s] #  Metal1         H         720           0        2352    57.44%
[11/17 01:59:31    956s] #  Metal2         V         621           0        2352     0.00%
[11/17 01:59:31    956s] #  Metal3         H         720           0        2352     0.00%
[11/17 01:59:31    956s] #  Metal4         V         621           0        2352     0.00%
[11/17 01:59:31    956s] #  Metal5         H         720           0        2352     7.48%
[11/17 01:59:31    956s] #  Metal6         V         398          15        2352    36.35%
[11/17 01:59:31    956s] #  --------------------------------------------------------------
[11/17 01:59:31    956s] #  Total                   3800       0.59%       14112    16.88%
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #Global routing data preparation is done on Tue Nov 17 01:59:31 2020
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.70 (MB), peak = 1133.61 (MB)
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1084.72 (MB), peak = 1133.61 (MB)
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #start global routing iteration 1...
[11/17 01:59:31    956s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1088.02 (MB), peak = 1133.61 (MB)
[11/17 01:59:31    956s] #
[11/17 01:59:31    956s] #start global routing iteration 2...
[11/17 01:59:32    957s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.41 (MB), peak = 1133.61 (MB)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #start global routing iteration 3...
[11/17 01:59:32    957s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1097.43 (MB), peak = 1133.61 (MB)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Total number of trivial nets (e.g. < 2 pins) = 2 (skipped).
[11/17 01:59:32    957s] #Total number of routable nets = 1561.
[11/17 01:59:32    957s] #Total number of nets in the design = 1563.
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #1561 routable nets have only global wires.
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Routed nets constraints summary:
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #        Rules   Unconstrained  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #      Default            1561  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #        Total            1561  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Routing constraints summary of the whole design:
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #        Rules   Unconstrained  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #      Default            1561  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #        Total            1561  
[11/17 01:59:32    957s] #-----------------------------
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #  Congestion Analysis: (blocked Gcells are excluded)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #                 OverCon       OverCon       OverCon          
[11/17 01:59:32    957s] #                  #Gcell        #Gcell        #Gcell    %Gcell
[11/17 01:59:32    957s] #     Layer           (1)           (2)           (3)   OverCon
[11/17 01:59:32    957s] #  ------------------------------------------------------------
[11/17 01:59:32    957s] #  Metal1        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/17 01:59:32    957s] #  Metal2        6(0.26%)      2(0.09%)      1(0.04%)   (0.38%)
[11/17 01:59:32    957s] #  Metal3        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/17 01:59:32    957s] #  Metal4        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/17 01:59:32    957s] #  Metal5        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/17 01:59:32    957s] #  Metal6        0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
[11/17 01:59:32    957s] #  ------------------------------------------------------------
[11/17 01:59:32    957s] #     Total      6(0.05%)      2(0.02%)      1(0.01%)   (0.07%)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
[11/17 01:59:32    957s] #  Overflow after GR: 0.00% H + 0.07% V
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] [hotspot] +------------+---------------+---------------+
[11/17 01:59:32    957s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 01:59:32    957s] [hotspot] +------------+---------------+---------------+
[11/17 01:59:32    957s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 01:59:32    957s] [hotspot] +------------+---------------+---------------+
[11/17 01:59:32    957s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 01:59:32    957s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 01:59:32    957s] #Complete Global Routing.
[11/17 01:59:32    957s] #Total wire length = 154546 um.
[11/17 01:59:32    957s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal1 = 378 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal2 = 51626 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal3 = 64364 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal4 = 28358 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal5 = 9820 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal6 = 0 um.
[11/17 01:59:32    957s] #Total number of vias = 17218
[11/17 01:59:32    957s] #Up-Via Summary (total 17218):
[11/17 01:59:32    957s] #           
[11/17 01:59:32    957s] #-----------------------
[11/17 01:59:32    957s] # Metal1           9530
[11/17 01:59:32    957s] # Metal2           6243
[11/17 01:59:32    957s] # Metal3           1235
[11/17 01:59:32    957s] # Metal4            210
[11/17 01:59:32    957s] #-----------------------
[11/17 01:59:32    957s] #                 17218 
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Max overcon = 3 tracks.
[11/17 01:59:32    957s] #Total overcon = 0.07%.
[11/17 01:59:32    957s] #Worst layer Gcell overcon rate = 0.00%.
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Global routing statistics:
[11/17 01:59:32    957s] #Cpu time = 00:00:01
[11/17 01:59:32    957s] #Elapsed time = 00:00:01
[11/17 01:59:32    957s] #Increased memory = 13.26 (MB)
[11/17 01:59:32    957s] #Total memory = 1097.52 (MB)
[11/17 01:59:32    957s] #Peak memory = 1133.61 (MB)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Finished global routing on Tue Nov 17 01:59:32 2020
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] ### route signature (4) = 1225425860
[11/17 01:59:32    957s] ### violation signature (3) = 1905142130
[11/17 01:59:32    957s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1092.99 (MB), peak = 1133.61 (MB)
[11/17 01:59:32    957s] #Start Track Assignment.
[11/17 01:59:32    957s] #Done with 4934 horizontal wires in 1 hboxes and 5707 vertical wires in 1 hboxes.
[11/17 01:59:32    957s] #Done with 1091 horizontal wires in 1 hboxes and 1504 vertical wires in 1 hboxes.
[11/17 01:59:32    957s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Track assignment summary:
[11/17 01:59:32    957s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[11/17 01:59:32    957s] #------------------------------------------------------------------------
[11/17 01:59:32    957s] # Metal1       385.78 	  1.63%  	  0.00% 	  1.63%
[11/17 01:59:32    957s] # Metal2     49934.10 	  0.12%  	  0.00% 	  0.00%
[11/17 01:59:32    957s] # Metal3     63169.69 	  0.08%  	  0.00% 	  0.00%
[11/17 01:59:32    957s] # Metal4     28275.26 	  0.02%  	  0.00% 	  0.00%
[11/17 01:59:32    957s] # Metal5      9811.60 	  0.00%  	  0.00% 	  0.00%
[11/17 01:59:32    957s] # Metal6         0.00 	  0.00%  	  0.00% 	  0.00%
[11/17 01:59:32    957s] #------------------------------------------------------------------------
[11/17 01:59:32    957s] # All      151576.43  	  0.08% 	  0.00% 	  0.00%
[11/17 01:59:32    957s] #Complete Track Assignment.
[11/17 01:59:32    957s] #Total wire length = 161891 um.
[11/17 01:59:32    957s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal1 = 7381 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal2 = 50232 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal3 = 65971 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal4 = 28439 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal5 = 9868 um.
[11/17 01:59:32    957s] #Total wire length on LAYER Metal6 = 0 um.
[11/17 01:59:32    957s] #Total number of vias = 17218
[11/17 01:59:32    957s] #Up-Via Summary (total 17218):
[11/17 01:59:32    957s] #           
[11/17 01:59:32    957s] #-----------------------
[11/17 01:59:32    957s] # Metal1           9530
[11/17 01:59:32    957s] # Metal2           6243
[11/17 01:59:32    957s] # Metal3           1235
[11/17 01:59:32    957s] # Metal4            210
[11/17 01:59:32    957s] #-----------------------
[11/17 01:59:32    957s] #                 17218 
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] ### route signature (8) = 1676235561
[11/17 01:59:32    957s] ### violation signature (7) = 1905142130
[11/17 01:59:32    957s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1096.46 (MB), peak = 1133.61 (MB)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/17 01:59:32    957s] #Cpu time = 00:00:01
[11/17 01:59:32    957s] #Elapsed time = 00:00:01
[11/17 01:59:32    957s] #Increased memory = 18.44 (MB)
[11/17 01:59:32    957s] #Total memory = 1096.51 (MB)
[11/17 01:59:32    957s] #Peak memory = 1133.61 (MB)
[11/17 01:59:32    957s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:32    957s] #
[11/17 01:59:32    957s] #Start Detail Routing..
[11/17 01:59:32    957s] #start initial detail routing ...
[11/17 01:59:41    966s] #   number of violations = 1
[11/17 01:59:41    966s] #
[11/17 01:59:41    966s] #    By Layer and Type :
[11/17 01:59:41    966s] #	          Short   Totals
[11/17 01:59:41    966s] #	Metal1        0        0
[11/17 01:59:41    966s] #	Metal2        1        1
[11/17 01:59:41    966s] #	Totals        1        1
[11/17 01:59:41    966s] #cpu time = 00:00:09, elapsed time = 00:00:09, memory = 1122.19 (MB), peak = 1133.61 (MB)
[11/17 01:59:41    966s] #start 1st optimization iteration ...
[11/17 01:59:42    967s] #   number of violations = 0
[11/17 01:59:42    967s] #    number of process antenna violations = 71
[11/17 01:59:42    967s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.42 (MB), peak = 1133.61 (MB)
[11/17 01:59:42    967s] #start 2nd optimization iteration ...
[11/17 01:59:42    967s] #   number of violations = 0
[11/17 01:59:42    967s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1122.43 (MB), peak = 1133.61 (MB)
[11/17 01:59:42    967s] #Complete Detail Routing.
[11/17 01:59:42    967s] #Total wire length = 162395 um.
[11/17 01:59:42    967s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal1 = 4088 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal2 = 52414 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal3 = 64218 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal4 = 32249 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal5 = 9397 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:42    967s] #Total number of vias = 19239
[11/17 01:59:42    967s] #Up-Via Summary (total 19239):
[11/17 01:59:42    967s] #           
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] # Metal1           9623
[11/17 01:59:42    967s] # Metal2           7613
[11/17 01:59:42    967s] # Metal3           1760
[11/17 01:59:42    967s] # Metal4            220
[11/17 01:59:42    967s] # Metal5             23
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] #                 19239 
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Total number of DRC violations = 0
[11/17 01:59:42    967s] #Total number of overlapping instance violations = 1
[11/17 01:59:42    967s] ### route signature (15) =  697578835
[11/17 01:59:42    967s] ### violation signature (14) = 1905142130
[11/17 01:59:42    967s] #Cpu time = 00:00:09
[11/17 01:59:42    967s] #Elapsed time = 00:00:09
[11/17 01:59:42    967s] #Increased memory = 0.50 (MB)
[11/17 01:59:42    967s] #Total memory = 1097.02 (MB)
[11/17 01:59:42    967s] #Peak memory = 1133.61 (MB)
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #start routing for process antenna violation fix ...
[11/17 01:59:42    967s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:42    967s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1098.32 (MB), peak = 1133.61 (MB)
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Total wire length = 162395 um.
[11/17 01:59:42    967s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal1 = 4088 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal2 = 52414 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal3 = 64218 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal4 = 32249 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal5 = 9397 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:42    967s] #Total number of vias = 19239
[11/17 01:59:42    967s] #Up-Via Summary (total 19239):
[11/17 01:59:42    967s] #           
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] # Metal1           9623
[11/17 01:59:42    967s] # Metal2           7613
[11/17 01:59:42    967s] # Metal3           1760
[11/17 01:59:42    967s] # Metal4            220
[11/17 01:59:42    967s] # Metal5             23
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] #                 19239 
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Total number of DRC violations = 0
[11/17 01:59:42    967s] #Total number of overlapping instance violations = 1
[11/17 01:59:42    967s] #Total number of net violated process antenna rule = 0
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] ### route signature (18) =  697578835
[11/17 01:59:42    967s] ### violation signature (17) = 1905142130
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Total wire length = 162395 um.
[11/17 01:59:42    967s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal1 = 4088 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal2 = 52414 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal3 = 64218 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal4 = 32249 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal5 = 9397 um.
[11/17 01:59:42    967s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:42    967s] #Total number of vias = 19239
[11/17 01:59:42    967s] #Up-Via Summary (total 19239):
[11/17 01:59:42    967s] #           
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] # Metal1           9623
[11/17 01:59:42    967s] # Metal2           7613
[11/17 01:59:42    967s] # Metal3           1760
[11/17 01:59:42    967s] # Metal4            220
[11/17 01:59:42    967s] # Metal5             23
[11/17 01:59:42    967s] #-----------------------
[11/17 01:59:42    967s] #                 19239 
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Total number of DRC violations = 0
[11/17 01:59:42    967s] #Total number of overlapping instance violations = 1
[11/17 01:59:42    967s] #Total number of net violated process antenna rule = 0
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Start Post Route wire spreading..
[11/17 01:59:42    967s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:42    967s] #
[11/17 01:59:42    967s] #Start DRC checking..
[11/17 01:59:43    968s] #   number of violations = 0
[11/17 01:59:43    968s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1124.69 (MB), peak = 1133.61 (MB)
[11/17 01:59:43    968s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 01:59:43    968s] #Total number of DRC violations = 0
[11/17 01:59:43    968s] #Total number of overlapping instance violations = 1
[11/17 01:59:43    968s] #Total number of net violated process antenna rule = 0
[11/17 01:59:43    968s] ### route signature (24) =  878940240
[11/17 01:59:43    968s] ### violation signature (23) = 1905142130
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #Start data preparation for wire spreading...
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #Data preparation is done on Tue Nov 17 01:59:43 2020
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #Start Post Route Wire Spread.
[11/17 01:59:43    968s] #Done with 1086 horizontal wires in 1 hboxes and 930 vertical wires in 1 hboxes.
[11/17 01:59:43    968s] #Complete Post Route Wire Spread.
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #Total wire length = 164800 um.
[11/17 01:59:43    968s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal1 = 4107 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal2 = 53050 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal3 = 65374 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal4 = 32826 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:43    968s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:43    968s] #Total number of vias = 19239
[11/17 01:59:43    968s] #Up-Via Summary (total 19239):
[11/17 01:59:43    968s] #           
[11/17 01:59:43    968s] #-----------------------
[11/17 01:59:43    968s] # Metal1           9623
[11/17 01:59:43    968s] # Metal2           7613
[11/17 01:59:43    968s] # Metal3           1760
[11/17 01:59:43    968s] # Metal4            220
[11/17 01:59:43    968s] # Metal5             23
[11/17 01:59:43    968s] #-----------------------
[11/17 01:59:43    968s] #                 19239 
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] ### route signature (27) =  481093760
[11/17 01:59:43    968s] ### violation signature (26) = 1905142130
[11/17 01:59:43    968s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:43    968s] #
[11/17 01:59:43    968s] #Start DRC checking..
[11/17 01:59:44    969s] #   number of violations = 0
[11/17 01:59:44    969s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1123.74 (MB), peak = 1133.61 (MB)
[11/17 01:59:44    969s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 01:59:44    969s] #Total number of DRC violations = 0
[11/17 01:59:44    969s] #Total number of overlapping instance violations = 1
[11/17 01:59:44    969s] #Total number of net violated process antenna rule = 0
[11/17 01:59:44    969s] ### route signature (32) =  354713765
[11/17 01:59:44    969s] ### violation signature (31) = 1905142130
[11/17 01:59:44    969s] #   number of violations = 0
[11/17 01:59:44    969s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1097.64 (MB), peak = 1133.61 (MB)
[11/17 01:59:44    969s] #CELL_VIEW dpram,init has 0 DRC violations
[11/17 01:59:44    969s] #Total number of DRC violations = 0
[11/17 01:59:44    969s] #Total number of overlapping instance violations = 1
[11/17 01:59:44    969s] #Total number of process antenna violations = 2
[11/17 01:59:44    969s] #Post Route wire spread is done.
[11/17 01:59:44    969s] #Total wire length = 164800 um.
[11/17 01:59:44    969s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal1 = 4107 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal2 = 53050 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal3 = 65374 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal4 = 32826 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:44    969s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:44    969s] #Total number of vias = 19239
[11/17 01:59:44    969s] #Up-Via Summary (total 19239):
[11/17 01:59:44    969s] #           
[11/17 01:59:44    969s] #-----------------------
[11/17 01:59:44    969s] # Metal1           9623
[11/17 01:59:44    969s] # Metal2           7613
[11/17 01:59:44    969s] # Metal3           1760
[11/17 01:59:44    969s] # Metal4            220
[11/17 01:59:44    969s] # Metal5             23
[11/17 01:59:44    969s] #-----------------------
[11/17 01:59:44    969s] #                 19239 
[11/17 01:59:44    969s] #
[11/17 01:59:44    969s] ### route signature (34) =  354713765
[11/17 01:59:44    969s] ### violation signature (33) =  686600281
[11/17 01:59:44    969s] #detailRoute Statistics:
[11/17 01:59:44    969s] #Cpu time = 00:00:12
[11/17 01:59:44    969s] #Elapsed time = 00:00:12
[11/17 01:59:44    969s] #Increased memory = -0.12 (MB)
[11/17 01:59:44    969s] #Total memory = 1096.39 (MB)
[11/17 01:59:44    969s] #Peak memory = 1133.61 (MB)
[11/17 01:59:44    969s] ### export route signature (35) =  354713765
[11/17 01:59:44    969s] ### export violation signature (34) =  686600281
[11/17 01:59:44    969s] #
[11/17 01:59:44    969s] #globalDetailRoute statistics:
[11/17 01:59:44    969s] #Cpu time = 00:00:14
[11/17 01:59:44    969s] #Elapsed time = 00:00:14
[11/17 01:59:44    969s] #Increased memory = 13.81 (MB)
[11/17 01:59:44    969s] #Total memory = 1103.36 (MB)
[11/17 01:59:44    969s] #Peak memory = 1133.61 (MB)
[11/17 01:59:44    969s] #Number of warnings = 46
[11/17 01:59:44    969s] #Total number of warnings = 70
[11/17 01:59:44    969s] #Number of fails = 0
[11/17 01:59:44    969s] #Total number of fails = 0
[11/17 01:59:44    969s] #Complete globalDetailRoute on Tue Nov 17 01:59:44 2020
[11/17 01:59:44    969s] #
[11/17 01:59:44    969s] #routeDesign: cpu time = 00:00:14, elapsed time = 00:00:14, memory = 1103.62 (MB), peak = 1133.61 (MB)
[11/17 01:59:44    969s] 
[11/17 01:59:44    969s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:59:44    969s] Severity  ID               Count  Summary                                  
[11/17 01:59:44    969s] WARNING   IMPEXT-6197          1  The Cap table file is not specified. Thi...
[11/17 01:59:44    969s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/17 01:59:44    969s] WARNING   IMPEXT-3530          1  The process node is not set. Use the com...
[11/17 01:59:44    969s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/17 01:59:44    969s] WARNING   IMPDB-2078          16  Output pin %s of instance %s is connecte...
[11/17 01:59:44    969s] *** Message Summary: 20 warning(s), 0 error(s)
[11/17 01:59:44    969s] 
[11/17 01:59:44    969s] ### 
[11/17 01:59:44    969s] ###   Scalability Statistics
[11/17 01:59:44    969s] ### 
[11/17 01:59:44    969s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:44    969s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/17 01:59:44    969s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:44    969s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Timing Data Generation        |        00:00:01|        00:00:01|             1.0|
[11/17 01:59:44    969s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Global Routing                |        00:00:01|        00:00:01|             1.0|
[11/17 01:59:44    969s] ###   Track Assignment              |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Detail Routing                |        00:00:09|        00:00:09|             1.0|
[11/17 01:59:44    969s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:44    969s] ###   Entire Command                |        00:00:14|        00:00:14|             1.0|
[11/17 01:59:44    969s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:44    969s] ### 
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven 1
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeWithSiPostRouteFix 0
[11/17 01:59:50    970s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/17 01:59:50    970s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/17 01:59:50    970s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/17 01:59:50    970s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven false
[11/17 01:59:50    970s] Running Native NanoRoute ...
[11/17 01:59:50    970s] <CMD> routeDesign -globalDetail
[11/17 01:59:50    970s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1105.54 (MB), peak = 1133.61 (MB)
[11/17 01:59:50    970s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/17 01:59:50    970s] #default_rc_corner has no qx tech file defined
[11/17 01:59:50    970s] #No active RC corner or QRC tech file is missing.
[11/17 01:59:50    970s] #**INFO: setDesignMode -flowEffort standard
[11/17 01:59:50    970s] #**INFO: mulit-cut via swapping is disabled by user.
[11/17 01:59:50    970s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/17 01:59:50    970s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/17 01:59:50    970s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/17 01:59:50    970s] Core basic site is tsm3site
[11/17 01:59:50    970s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 01:59:50    970s] Mark StBox On SiteArr starts
[11/17 01:59:50    970s] Mark StBox On SiteArr ends
[11/17 01:59:50    970s] Begin checking placement ... (start mem=1417.0M, init mem=1417.0M)
[11/17 01:59:50    970s] Overlapping with other instance:	92
[11/17 01:59:50    970s] *info: Placed = 2177           (Fixed = 136)
[11/17 01:59:50    970s] *info: Unplaced = 0           
[11/17 01:59:50    970s] Placement Density:70.37%(83722/118979)
[11/17 01:59:50    970s] Placement Density (including fixed std cells):70.54%(84401/119657)
[11/17 01:59:50    970s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1417.0M)
[11/17 01:59:50    970s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[11/17 01:59:50    970s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[11/17 01:59:50    970s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/17 01:59:50    970s] #**INFO: honoring user setting for routeWithSiDriven set to false
[11/17 01:59:50    970s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/17 01:59:50    970s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/17 01:59:50    970s] 
[11/17 01:59:50    970s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/17 01:59:50    970s] *** Changed status on (0) nets in Clock.
[11/17 01:59:50    970s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1417.0M) ***
[11/17 01:59:50    970s] 
[11/17 01:59:50    970s] globalDetailRoute
[11/17 01:59:50    970s] 
[11/17 01:59:50    970s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[11/17 01:59:50    970s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/17 01:59:50    970s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/17 01:59:50    970s] #setNanoRouteMode -routeWithSiDriven false
[11/17 01:59:50    970s] #setNanoRouteMode -routeWithTimingDriven true
[11/17 01:59:50    970s] #Start globalDetailRoute on Tue Nov 17 01:59:50 2020
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Warning: design is detail-routed. Trial route is skipped!
[11/17 01:59:50    970s] Updating RC grid for preRoute extraction ...
[11/17 01:59:50    970s] Initializing multi-corner resistance tables ...
[11/17 01:59:50    970s] ### Net info: total nets: 1563
[11/17 01:59:50    970s] ### Net info: dirty nets: 0
[11/17 01:59:50    970s] ### Net info: marked as disconnected nets: 0
[11/17 01:59:50    970s] ### Net info: fully routed nets: 1561
[11/17 01:59:50    970s] ### Net info: trivial (single pin) nets: 0
[11/17 01:59:50    970s] ### Net info: unrouted nets: 2
[11/17 01:59:50    970s] ### Net info: re-extraction nets: 0
[11/17 01:59:50    970s] ### Net info: ignored nets: 0
[11/17 01:59:50    970s] ### Net info: skip routing nets: 0
[11/17 01:59:50    970s] ### import route signature (36) = 1702758945
[11/17 01:59:50    970s] ### import violation signature (35) = 1682681809
[11/17 01:59:50    970s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 01:59:50    970s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 01:59:50    970s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[11/17 01:59:50    970s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[11/17 01:59:50    970s] #Start reading timing information from file .timing_file_12861.tif.gz ...
[11/17 01:59:50    970s] #Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
[11/17 01:59:50    970s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[11/17 01:59:50    970s] #RTESIG:78da8d90410b82301cc53bf729fe4c0f06597bce6dec1a74ad90ea2a054b0551d8e6f76f
[11/17 01:59:50    970s] #       d055b4eb7b3fde0f5e923ecf1531e8038adc73236bd0a582067891c3401ca1eb583d4e6c
[11/17 01:59:50    970s] #       9ba4d7db5d4011a7ac1b826dacdbd3e4ad236f43e88666f7434aa9e322a3cc0717d35946
[11/17 01:59:50    970s] #       69d0e7d57b4bd97b1cfb59065cf075088522d6764dbb2c440943c14d8b5b12e5ba50c607
[11/17 01:59:50    970s] #       fe80f4826df30578296f50
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #RTESIG:78da8d90410b82301cc53bf729fe4c0f06597bce6dec1a74ad90ea2a054b0551d8e6f76f
[11/17 01:59:50    970s] #       d055b4eb7b3fde0f5e923ecf1531e8038adc73236bd0a582067891c3401ca1eb583d4e6c
[11/17 01:59:50    970s] #       9ba4d7db5d4011a7ac1b826dacdbd3e4ad236f43e88666f7434aa9e322a3cc0717d35946
[11/17 01:59:50    970s] #       69d0e7d57b4bd97b1cfb59065cf075088522d6764dbb2c440943c14d8b5b12e5ba50c607
[11/17 01:59:50    970s] #       fe80f4826df30578296f50
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Start routing data preparation on Tue Nov 17 01:59:50 2020
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Minimum voltage of a net in the design = 0.000.
[11/17 01:59:50    970s] #Maximum voltage of a net in the design = 1.980.
[11/17 01:59:50    970s] #Voltage range [0.000 - 0.000] has 17 nets.
[11/17 01:59:50    970s] #Voltage range [1.620 - 1.980] has 1 net.
[11/17 01:59:50    970s] #Voltage range [0.000 - 1.980] has 1545 nets.
[11/17 01:59:50    970s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/17 01:59:50    970s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 01:59:50    970s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 01:59:50    970s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 01:59:50    970s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 01:59:50    970s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 01:59:50    970s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 01:59:50    970s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[11/17 01:59:50    970s] #To increase the message display limit, refer to the product command reference manual.
[11/17 01:59:50    970s] #WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[11/17 01:59:50    970s] #Regenerating Ggrids automatically.
[11/17 01:59:50    970s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[11/17 01:59:50    970s] #Using automatically generated G-grids.
[11/17 01:59:50    970s] #Done routing data preparation.
[11/17 01:59:50    970s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1110.11 (MB), peak = 1133.61 (MB)
[11/17 01:59:50    970s] #Merging special wires...
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Finished routing data preparation on Tue Nov 17 01:59:50 2020
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Cpu time = 00:00:00
[11/17 01:59:50    970s] #Elapsed time = 00:00:00
[11/17 01:59:50    970s] #Increased memory = 4.01 (MB)
[11/17 01:59:50    970s] #Total memory = 1110.11 (MB)
[11/17 01:59:50    970s] #Peak memory = 1133.61 (MB)
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Start global routing on Tue Nov 17 01:59:50 2020
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #WARNING (NRGR-22) Design is already detail routed.
[11/17 01:59:50    970s] ### route signature (39) = 1638607123
[11/17 01:59:50    970s] ### violation signature (38) = 1572957465
[11/17 01:59:50    970s] ### route signature (42) = 2032007893
[11/17 01:59:50    970s] ### violation signature (41) = 1572957465
[11/17 01:59:50    970s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/17 01:59:50    970s] #Cpu time = 00:00:00
[11/17 01:59:50    970s] #Elapsed time = 00:00:00
[11/17 01:59:50    970s] #Increased memory = 4.09 (MB)
[11/17 01:59:50    970s] #Total memory = 1110.11 (MB)
[11/17 01:59:50    970s] #Peak memory = 1133.61 (MB)
[11/17 01:59:50    970s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:50    970s] #
[11/17 01:59:50    970s] #Start Detail Routing..
[11/17 01:59:50    970s] #start 1st optimization iteration ...
[11/17 01:59:51    970s] #   number of violations = 0
[11/17 01:59:51    970s] #    number of process antenna violations = 8
[11/17 01:59:51    970s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.84 (MB), peak = 1133.61 (MB)
[11/17 01:59:51    970s] #start 2nd optimization iteration ...
[11/17 01:59:51    970s] #   number of violations = 0
[11/17 01:59:51    970s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1116.84 (MB), peak = 1133.61 (MB)
[11/17 01:59:51    970s] #Complete Detail Routing.
[11/17 01:59:51    970s] #Total wire length = 164801 um.
[11/17 01:59:51    970s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal1 = 4107 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal2 = 53049 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal3 = 65376 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal4 = 32826 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:51    970s] #Total number of vias = 19242
[11/17 01:59:51    970s] #Up-Via Summary (total 19242):
[11/17 01:59:51    970s] #           
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] # Metal1           9623
[11/17 01:59:51    970s] # Metal2           7616
[11/17 01:59:51    970s] # Metal3           1760
[11/17 01:59:51    970s] # Metal4            220
[11/17 01:59:51    970s] # Metal5             23
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] #                 19242 
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Total number of DRC violations = 0
[11/17 01:59:51    970s] #Total number of overlapping instance violations = 1
[11/17 01:59:51    970s] ### route signature (47) = 1812134962
[11/17 01:59:51    970s] ### violation signature (46) = 1905142130
[11/17 01:59:51    970s] #Cpu time = 00:00:00
[11/17 01:59:51    970s] #Elapsed time = 00:00:00
[11/17 01:59:51    970s] #Increased memory = 0.91 (MB)
[11/17 01:59:51    970s] #Total memory = 1111.02 (MB)
[11/17 01:59:51    970s] #Peak memory = 1133.61 (MB)
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #start routing for process antenna violation fix ...
[11/17 01:59:51    970s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:51    970s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1112.30 (MB), peak = 1133.61 (MB)
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Total wire length = 164801 um.
[11/17 01:59:51    970s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal1 = 4107 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal2 = 53049 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal3 = 65376 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal4 = 32826 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:51    970s] #Total number of vias = 19242
[11/17 01:59:51    970s] #Up-Via Summary (total 19242):
[11/17 01:59:51    970s] #           
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] # Metal1           9623
[11/17 01:59:51    970s] # Metal2           7616
[11/17 01:59:51    970s] # Metal3           1760
[11/17 01:59:51    970s] # Metal4            220
[11/17 01:59:51    970s] # Metal5             23
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] #                 19242 
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Total number of DRC violations = 0
[11/17 01:59:51    970s] #Total number of overlapping instance violations = 1
[11/17 01:59:51    970s] #Total number of net violated process antenna rule = 0
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] ### route signature (50) = 1812134962
[11/17 01:59:51    970s] ### violation signature (49) = 1905142130
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Total wire length = 164801 um.
[11/17 01:59:51    970s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal1 = 4107 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal2 = 53049 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal3 = 65376 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal4 = 32826 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:51    970s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:51    970s] #Total number of vias = 19242
[11/17 01:59:51    970s] #Up-Via Summary (total 19242):
[11/17 01:59:51    970s] #           
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] # Metal1           9623
[11/17 01:59:51    970s] # Metal2           7616
[11/17 01:59:51    970s] # Metal3           1760
[11/17 01:59:51    970s] # Metal4            220
[11/17 01:59:51    970s] # Metal5             23
[11/17 01:59:51    970s] #-----------------------
[11/17 01:59:51    970s] #                 19242 
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Total number of DRC violations = 0
[11/17 01:59:51    970s] #Total number of overlapping instance violations = 1
[11/17 01:59:51    970s] #Total number of net violated process antenna rule = 0
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Start Post Route wire spreading..
[11/17 01:59:51    970s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:51    970s] #
[11/17 01:59:51    970s] #Start DRC checking..
[11/17 01:59:52    971s] #   number of violations = 0
[11/17 01:59:52    971s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1141.52 (MB), peak = 1141.63 (MB)
[11/17 01:59:52    971s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 01:59:52    971s] #Total number of DRC violations = 0
[11/17 01:59:52    971s] #Total number of overlapping instance violations = 1
[11/17 01:59:52    971s] #Total number of net violated process antenna rule = 0
[11/17 01:59:52    971s] ### route signature (56) = 1453239430
[11/17 01:59:52    971s] ### violation signature (55) = 1905142130
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #Start data preparation for wire spreading...
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #Data preparation is done on Tue Nov 17 01:59:52 2020
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #Start Post Route Wire Spread.
[11/17 01:59:52    971s] #Done with 139 horizontal wires in 1 hboxes and 131 vertical wires in 1 hboxes.
[11/17 01:59:52    971s] #Complete Post Route Wire Spread.
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #Total wire length = 164995 um.
[11/17 01:59:52    971s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal2 = 53124 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:52    971s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:52    971s] #Total number of vias = 19242
[11/17 01:59:52    971s] #Up-Via Summary (total 19242):
[11/17 01:59:52    971s] #           
[11/17 01:59:52    971s] #-----------------------
[11/17 01:59:52    971s] # Metal1           9623
[11/17 01:59:52    971s] # Metal2           7616
[11/17 01:59:52    971s] # Metal3           1760
[11/17 01:59:52    971s] # Metal4            220
[11/17 01:59:52    971s] # Metal5             23
[11/17 01:59:52    971s] #-----------------------
[11/17 01:59:52    971s] #                 19242 
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] ### route signature (59) =   43273589
[11/17 01:59:52    971s] ### violation signature (58) = 1905142130
[11/17 01:59:52    971s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 01:59:52    971s] #
[11/17 01:59:52    971s] #Start DRC checking..
[11/17 01:59:53    972s] #   number of violations = 0
[11/17 01:59:53    972s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1143.89 (MB), peak = 1144.00 (MB)
[11/17 01:59:53    972s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 01:59:53    972s] #Total number of DRC violations = 0
[11/17 01:59:53    972s] #Total number of overlapping instance violations = 1
[11/17 01:59:53    972s] #Total number of net violated process antenna rule = 0
[11/17 01:59:53    972s] ### route signature (64) =  752984173
[11/17 01:59:53    972s] ### violation signature (63) = 1905142130
[11/17 01:59:53    972s] #   number of violations = 0
[11/17 01:59:53    972s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1113.25 (MB), peak = 1144.00 (MB)
[11/17 01:59:53    972s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 01:59:53    972s] #Total number of DRC violations = 0
[11/17 01:59:53    972s] #Total number of overlapping instance violations = 1
[11/17 01:59:53    972s] #Total number of net violated process antenna rule = 0
[11/17 01:59:53    972s] #Post Route wire spread is done.
[11/17 01:59:53    972s] #Total wire length = 164995 um.
[11/17 01:59:53    972s] #Total half perimeter of net bounding box = 114188 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal2 = 53124 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 01:59:53    972s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 01:59:53    972s] #Total number of vias = 19242
[11/17 01:59:53    972s] #Up-Via Summary (total 19242):
[11/17 01:59:53    972s] #           
[11/17 01:59:53    972s] #-----------------------
[11/17 01:59:53    972s] # Metal1           9623
[11/17 01:59:53    972s] # Metal2           7616
[11/17 01:59:53    972s] # Metal3           1760
[11/17 01:59:53    972s] # Metal4            220
[11/17 01:59:53    972s] # Metal5             23
[11/17 01:59:53    972s] #-----------------------
[11/17 01:59:53    972s] #                 19242 
[11/17 01:59:53    972s] #
[11/17 01:59:53    972s] ### route signature (66) =  752984173
[11/17 01:59:53    972s] ### violation signature (65) = 1905142130
[11/17 01:59:53    972s] #detailRoute Statistics:
[11/17 01:59:53    972s] #Cpu time = 00:00:02
[11/17 01:59:53    972s] #Elapsed time = 00:00:02
[11/17 01:59:53    972s] #Increased memory = 1.89 (MB)
[11/17 01:59:53    972s] #Total memory = 1112.00 (MB)
[11/17 01:59:53    972s] #Peak memory = 1144.00 (MB)
[11/17 01:59:53    972s] ### export route signature (67) =  752984173
[11/17 01:59:53    972s] #
[11/17 01:59:53    972s] #globalDetailRoute statistics:
[11/17 01:59:53    972s] #Cpu time = 00:00:03
[11/17 01:59:53    972s] #Elapsed time = 00:00:03
[11/17 01:59:53    972s] #Increased memory = 2.65 (MB)
[11/17 01:59:53    972s] #Total memory = 1108.21 (MB)
[11/17 01:59:53    972s] #Peak memory = 1144.00 (MB)
[11/17 01:59:53    972s] #Number of warnings = 27
[11/17 01:59:53    972s] #Total number of warnings = 100
[11/17 01:59:53    972s] #Number of fails = 0
[11/17 01:59:53    972s] #Total number of fails = 0
[11/17 01:59:53    972s] #Complete globalDetailRoute on Tue Nov 17 01:59:53 2020
[11/17 01:59:53    972s] #
[11/17 01:59:53    972s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1108.43 (MB), peak = 1144.00 (MB)
[11/17 01:59:53    972s] 
[11/17 01:59:53    972s] *** Summary of all messages that are not suppressed in this session:
[11/17 01:59:53    972s] Severity  ID               Count  Summary                                  
[11/17 01:59:53    972s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/17 01:59:53    972s] *** Message Summary: 1 warning(s), 0 error(s)
[11/17 01:59:53    972s] 
[11/17 01:59:53    972s] ### 
[11/17 01:59:53    972s] ###   Scalability Statistics
[11/17 01:59:53    972s] ### 
[11/17 01:59:53    972s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:53    972s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/17 01:59:53    972s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:53    972s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/17 01:59:53    972s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[11/17 01:59:53    972s] ### --------------------------------+----------------+----------------+----------------+
[11/17 01:59:53    972s] ### 
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:23    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:24    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:25    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:26    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:27    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:28    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:29    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:30    975s] <CMD> uiSetTool select
[11/17 02:00:49    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:50    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:51    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> selectWire 200.8300 385.9800 201.1100 403.0600 2 {data0_in[3]}
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:52    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:00:53    977s] <CMD> uiSetTool select
[11/17 02:01:18    979s] <CMD> deselectAll
[11/17 02:01:52    982s] <CMD> getMultiCpuUsage -localCpu
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -disable_rules -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -quiet -area
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -quiet -layer_range
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -check_implant -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -check_implant_across_rows -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -check_ndr_spacing -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -check_only -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -check_same_via_cell -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -exclude_pg_net -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -ignore_trial_route -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -max_wrong_way_halo -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -use_min_spacing_on_block_obs -quiet
[11/17 02:01:52    982s] <CMD> get_verify_drc_mode -limit -quiet
[11/17 02:01:59    982s] <CMD> set_verify_drc_mode -disable_rules {} -check_implant true -check_implant_across_rows false -check_ndr_spacing false -check_same_via_cell false -exclude_pg_net false -ignore_trial_route false -report dpram.drc.rpt -limit 1000
[11/17 02:01:59    982s] <CMD> verify_drc
[11/17 02:01:59    982s] #-report dpram.drc.rpt                   # string, default="", user setting
[11/17 02:01:59    982s]  *** Starting Verify DRC (MEM: 1421.8) ***
[11/17 02:01:59    982s] 
[11/17 02:01:59    982s]   VERIFY DRC ...... Starting Verification
[11/17 02:01:59    982s]   VERIFY DRC ...... Initializing
[11/17 02:01:59    982s]   VERIFY DRC ...... Deleting Existing Violations
[11/17 02:01:59    982s]   VERIFY DRC ...... Creating Sub-Areas
[11/17 02:01:59    982s]   VERIFY DRC ...... Using new threading
[11/17 02:01:59    982s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 208.000 203.840} 1 of 4
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area : 1 complete 356 Viols.
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area: {208.000 0.000 409.860 203.840} 2 of 4
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area : 2 complete 321 Viols.
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area: {0.000 203.840 208.000 403.200} 3 of 4
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area : 3 complete 319 Viols.
[11/17 02:01:59    983s]   VERIFY DRC ...... Sub-Area: {208.000 203.840 409.860 403.200} 4 of 4
[11/17 02:02:00    983s]   VERIFY DRC ...... Sub-Area : 4 complete 0 Viols.
[11/17 02:02:00    983s] 
[11/17 02:02:00    983s]   Verification Complete : 996 Viols.
[11/17 02:02:00    983s] 
[11/17 02:02:00    983s]  *** End Verify DRC (CPU: 0:00:00.5  ELAPSED TIME: 1.00  MEM: 7.0M) ***
[11/17 02:02:00    983s] 
[11/17 02:02:00    983s] <CMD> set_verify_drc_mode -area {0 0 0 0}
[11/17 02:05:21    998s] <CMD> get_visible_nets
[11/17 02:05:23    998s] <CMD> get_visible_nets
[11/17 02:05:23    998s] <CMD> get_visible_nets
[11/17 02:05:24    998s] <CMD> zoomBox -229.372 20.230 -226.890 22.092
[11/17 02:05:24    998s] <CMD> get_visible_nets
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 02:06:42   1005s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 02:06:43   1005s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 02:07:08   1007s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 02:07:11   1007s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 02:09:51   1019s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:09:51   1019s] <CMD> violationBrowser -all -no_display_false
[11/17 02:10:00   1020s] <CMD> zoomBox 359.04 255.48 385.44 273.72
[11/17 02:10:16   1021s] <CMD> redraw
[11/17 02:11:49   1029s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven 1
[11/17 02:11:55   1029s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -drouteStartIteration default
[11/17 02:11:55   1029s] **WARN: (IMPTCM-77):	Option "-drouteStartIteration" for command setNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -routeTopRoutingLayer default
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -routeBottomRoutingLayer default
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -drouteEndIteration default
[11/17 02:11:55   1029s] **WARN: (IMPTCM-77):	Option "-routeEcoOnlyInLayers" for command getNanoRouteMode is obsolete and will be removed in a future release. The obsolete option still works in this release but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -routeWithTimingDriven true
[11/17 02:11:55   1029s] <CMD> setNanoRouteMode -quiet -routeWithSiDriven true
[11/17 02:11:55   1029s] Running Native NanoRoute ...
[11/17 02:11:55   1029s] <CMD> routeDesign -globalDetail
[11/17 02:11:55   1029s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1135.58 (MB), peak = 1144.00 (MB)
[11/17 02:11:55   1029s] #WARNING (NRIG-96) Selected single pass global detail route "-globalDetail". Clock eco and post optimizations will not be run. See "man NRIG-96" for more details.
[11/17 02:11:55   1029s] #default_rc_corner has no qx tech file defined
[11/17 02:11:55   1029s] #No active RC corner or QRC tech file is missing.
[11/17 02:11:55   1029s] #**INFO: setDesignMode -flowEffort standard
[11/17 02:11:55   1029s] #**INFO: mulit-cut via swapping is disabled by user.
[11/17 02:11:55   1029s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[11/17 02:11:55   1029s] #**INFO: auto set of routeReserveSpaceForMultiCut to true
[11/17 02:11:55   1029s] #**INFO: auto set of routeConcurrentMinimizeViaCountEffort to high
[11/17 02:11:55   1029s] Core basic site is tsm3site
[11/17 02:11:55   1029s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 02:11:55   1029s] Mark StBox On SiteArr starts
[11/17 02:11:55   1029s] Mark StBox On SiteArr ends
[11/17 02:11:55   1029s] Begin checking placement ... (start mem=1428.8M, init mem=1433.8M)
[11/17 02:11:55   1029s] Overlapping with other instance:	92
[11/17 02:11:55   1029s] *info: Placed = 2177           (Fixed = 136)
[11/17 02:11:55   1029s] *info: Unplaced = 0           
[11/17 02:11:55   1029s] Placement Density:70.37%(83722/118979)
[11/17 02:11:55   1029s] Placement Density (including fixed std cells):70.54%(84401/119657)
[11/17 02:11:55   1029s] Finished checkPlace (cpu: total=0:00:00.0, vio checks=0:00:00.0; mem=1434.8M)
[11/17 02:11:55   1029s] #WARNING (NRIG-77) Found placement violations. Please investigate and correct before routing. Routing with placement violations can cause long runtime and may be irresolvable.
[11/17 02:11:55   1029s] #Use routeDesign -placementCheck to stop on violations. Use routeDesign -noPlacementCheck to skip the check.
[11/17 02:11:55   1029s] #**INFO: honoring user setting for routeWithTimingDriven set to true
[11/17 02:11:55   1029s] #**INFO: honoring user setting for routeWithSiDriven set to true
[11/17 02:11:55   1029s] #WARNING (NRIG-87) Timing file "" not found, resetting timing engine to default for this session.
[11/17 02:11:55   1029s] **WARN: (IMPCK-8086):	The command changeUseClockNetStatus is obsolete and will be removed in the next release. This command still works in this release, but by the next release you must transition to the CCOpt-based CTS flow.
[11/17 02:11:55   1029s] 
[11/17 02:11:55   1029s] changeUseClockNetStatus Option :  -noFixedNetWires 
[11/17 02:11:55   1029s] *** Changed status on (0) nets in Clock.
[11/17 02:11:55   1029s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=1434.8M) ***
[11/17 02:11:55   1029s] 
[11/17 02:11:55   1029s] globalDetailRoute
[11/17 02:11:55   1029s] 
[11/17 02:11:55   1029s] #setNanoRouteMode -droutePostRouteSpreadWire "1"
[11/17 02:11:55   1029s] #setNanoRouteMode -routeConcurrentMinimizeViaCountEffort "high"
[11/17 02:11:55   1029s] #setNanoRouteMode -routeReserveSpaceForMultiCut true
[11/17 02:11:55   1029s] #setNanoRouteMode -routeStrictlyHonorNonDefaultRule "false"
[11/17 02:11:55   1029s] #setNanoRouteMode -routeWithSiDriven true
[11/17 02:11:55   1029s] #setNanoRouteMode -routeWithTimingDriven true
[11/17 02:11:55   1029s] #Start globalDetailRoute on Tue Nov 17 02:11:55 2020
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Warning: design is detail-routed. Trial route is skipped!
[11/17 02:11:55   1029s] Updating RC grid for preRoute extraction ...
[11/17 02:11:55   1029s] Initializing multi-corner resistance tables ...
[11/17 02:11:55   1029s] ### Net info: total nets: 1563
[11/17 02:11:55   1029s] ### Net info: dirty nets: 0
[11/17 02:11:55   1029s] ### Net info: marked as disconnected nets: 0
[11/17 02:11:55   1029s] ### Net info: fully routed nets: 1561
[11/17 02:11:55   1029s] ### Net info: trivial (single pin) nets: 0
[11/17 02:11:55   1029s] ### Net info: unrouted nets: 2
[11/17 02:11:55   1029s] ### Net info: re-extraction nets: 0
[11/17 02:11:55   1029s] ### Net info: ignored nets: 0
[11/17 02:11:55   1029s] ### Net info: skip routing nets: 0
[11/17 02:11:55   1029s] ### import route signature (68) = 1033534717
[11/17 02:11:55   1029s] ### import violation signature (66) = 1682681809
[11/17 02:11:55   1029s] #WARNING (NRDB-2005) SPECIAL_NET VDD has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 02:11:55   1029s] #WARNING (NRDB-2005) SPECIAL_NET VSS has special wires but no definitions for instance pins or top level pins. This will cause routability problems later.
[11/17 02:11:55   1029s] #WARNING (NRDB-976) The TRACK STEP 0.5600 for preferred direction tracks is smaller than the PITCH 1.1200 for LAYER Metal5. This will cause routability problems for NanoRoute.
[11/17 02:11:55   1029s] #WARNING (NRDB-976) The TRACK STEP 0.9900 for preferred direction tracks is smaller than the PITCH 1.3200 for LAYER Metal6. This will cause routability problems for NanoRoute.
[11/17 02:11:55   1029s] #Start reading timing information from file .timing_file_12861.tif.gz ...
[11/17 02:11:55   1029s] #Read in timing information for 48 ports, 2041 instances from timing file .timing_file_12861.tif.gz.
[11/17 02:11:55   1029s] #NanoRoute Version 17.12-s095_1 NR171102-1913/17_12-UB
[11/17 02:11:55   1029s] #RTESIG:78da8590b10e823014459dfd8a97c28089682fa55456135735465d0926154808246d19fc
[11/17 02:11:55   1029s] #       7b1b5d095ddf3d39f7e645f1f3742306b543965a5eca0a74be41013c4b5142eca12a1f3d
[11/17 02:11:55   1029s] #       8e6c1dc597eb5da0204e493738dd68b3a5c96a43563bd70dcde68fe4527923a3c43ae3af
[11/17 02:11:55   1029s] #       f3cca120564f6ef498d366a8cd67962b14e85df75653f21ac77e9601173c0c21f38d6dd7
[11/17 02:11:55   1029s] #       b4cbc390a32467a645572ebcebd7189049e44199f41f0dae97500ba2d517610b8859
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #RTESIG:78da8590b10e823014459dfd8a97c28089682fa55456135735465d0926154808246d19fc
[11/17 02:11:55   1029s] #       7b1b5d095ddf3d39f7e645f1f3742306b543965a5eca0a74be41013c4b5142eca12a1f3d
[11/17 02:11:55   1029s] #       8e6c1dc597eb5da0204e493738dd68b3a5c96a43563bd70dcde68fe4527923a3c43ae3af
[11/17 02:11:55   1029s] #       f3cca120564f6ef498d366a8cd67962b14e85df75653f21ac77e9601173c0c21f38d6dd7
[11/17 02:11:55   1029s] #       b4cbc390a32467a645572ebcebd7189049e44199f41f0dae97500ba2d517610b8859
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Start routing data preparation on Tue Nov 17 02:11:55 2020
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Minimum voltage of a net in the design = 0.000.
[11/17 02:11:55   1029s] #Maximum voltage of a net in the design = 1.980.
[11/17 02:11:55   1029s] #Voltage range [0.000 - 0.000] has 17 nets.
[11/17 02:11:55   1029s] #Voltage range [1.620 - 1.980] has 1 net.
[11/17 02:11:55   1029s] #Voltage range [0.000 - 1.980] has 1545 nets.
[11/17 02:11:55   1029s] # Metal1       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.4850
[11/17 02:11:55   1029s] # Metal2       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 02:11:55   1029s] # Metal3       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 02:11:55   1029s] # Metal4       V   Track-Pitch = 0.6600    Line-2-Via Pitch = 0.5600
[11/17 02:11:55   1029s] # Metal5       H   Track-Pitch = 0.5600    Line-2-Via Pitch = 0.5600
[11/17 02:11:55   1029s] # Metal6       V   Track-Pitch = 0.9900    Line-2-Via Pitch = 0.9500
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[1][5]2157 ENDCAP_25. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5] ENDCAP_32. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][5]1853 ENDCAP_34. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5] ENDCAP_36. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][5]1837 ENDCAP_38. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[21][4] ENDCAP_42. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4] ENDCAP_44. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[20][4]1852 ENDCAP_46. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][5]1773 ENDCAP_50. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5]1789 ENDCAP_52. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][5] ENDCAP_54. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4] ENDCAP_56. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[24][4]1788 ENDCAP_58. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4]1772 ENDCAP_60. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[25][4] ENDCAP_62. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4] ENDCAP_66. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[28][4]1724 ENDCAP_68. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4] ENDCAP_70. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[29][4]1708 ENDCAP_72. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (NRDB-2111) Found overlapping instances mem_reg[27][0] ENDCAP_74. This may result in unnecessary runtime, added violations, timing issues, and fail sign-off verification.
[11/17 02:11:55   1029s] #Run checkPlace to display the placement violations and use routeDesign -placementCheck to prevent routing which placement issues.
[11/17 02:11:55   1029s] #WARNING (EMS-27) Message (NRDB-2111) has exceeded the current message display limit of 20.
[11/17 02:11:55   1029s] #To increase the message display limit, refer to the product command reference manual.
[11/17 02:11:55   1029s] #WARNING (NRDB-2110) Found 35 overlapping core instances, this may cause problems with pin access and increase routing run-time.
[11/17 02:11:55   1029s] #Regenerating Ggrids automatically.
[11/17 02:11:55   1029s] #Auto generating G-grids with size=15 tracks, using layer Metal3's pitch = 0.5600.
[11/17 02:11:55   1029s] #Using automatically generated G-grids.
[11/17 02:11:55   1029s] #Done routing data preparation.
[11/17 02:11:55   1029s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1127.30 (MB), peak = 1144.00 (MB)
[11/17 02:11:55   1029s] #Merging special wires...
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Finished routing data preparation on Tue Nov 17 02:11:55 2020
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Cpu time = 00:00:00
[11/17 02:11:55   1029s] #Elapsed time = 00:00:00
[11/17 02:11:55   1029s] #Increased memory = 4.04 (MB)
[11/17 02:11:55   1029s] #Total memory = 1127.30 (MB)
[11/17 02:11:55   1029s] #Peak memory = 1144.00 (MB)
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Start global routing on Tue Nov 17 02:11:55 2020
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #WARNING (NRGR-22) Design is already detail routed.
[11/17 02:11:55   1029s] ### route signature (71) =  661787845
[11/17 02:11:55   1029s] ### violation signature (69) = 1572957465
[11/17 02:11:55   1029s] ### route signature (74) =  677290568
[11/17 02:11:55   1029s] ### violation signature (72) = 1572957465
[11/17 02:11:55   1029s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[11/17 02:11:55   1029s] #Cpu time = 00:00:00
[11/17 02:11:55   1029s] #Elapsed time = 00:00:00
[11/17 02:11:55   1029s] #Increased memory = 4.12 (MB)
[11/17 02:11:55   1029s] #Total memory = 1127.30 (MB)
[11/17 02:11:55   1029s] #Peak memory = 1144.00 (MB)
[11/17 02:11:55   1029s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Start Detail Routing..
[11/17 02:11:55   1029s] #start 1st optimization iteration ...
[11/17 02:11:55   1029s] #   number of violations = 0
[11/17 02:11:55   1029s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.98 (MB), peak = 1144.00 (MB)
[11/17 02:11:55   1029s] #Complete Detail Routing.
[11/17 02:11:55   1029s] #Total wire length = 164995 um.
[11/17 02:11:55   1029s] #Total half perimeter of net bounding box = 114188 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal2 = 53124 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 02:11:55   1029s] #Total number of vias = 19242
[11/17 02:11:55   1029s] #Up-Via Summary (total 19242):
[11/17 02:11:55   1029s] #           
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] # Metal1           9623
[11/17 02:11:55   1029s] # Metal2           7616
[11/17 02:11:55   1029s] # Metal3           1760
[11/17 02:11:55   1029s] # Metal4            220
[11/17 02:11:55   1029s] # Metal5             23
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] #                 19242 
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Total number of DRC violations = 0
[11/17 02:11:55   1029s] #Total number of overlapping instance violations = 1
[11/17 02:11:55   1029s] ### route signature (77) =  677290568
[11/17 02:11:55   1029s] ### violation signature (75) = 1905142130
[11/17 02:11:55   1029s] #Cpu time = 00:00:00
[11/17 02:11:55   1029s] #Elapsed time = 00:00:00
[11/17 02:11:55   1029s] #Increased memory = 0.36 (MB)
[11/17 02:11:55   1029s] #Total memory = 1127.67 (MB)
[11/17 02:11:55   1029s] #Peak memory = 1144.00 (MB)
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #start routing for process antenna violation fix ...
[11/17 02:11:55   1029s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 02:11:55   1029s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 1128.95 (MB), peak = 1144.00 (MB)
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Total wire length = 164995 um.
[11/17 02:11:55   1029s] #Total half perimeter of net bounding box = 114188 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal2 = 53124 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 02:11:55   1029s] #Total number of vias = 19242
[11/17 02:11:55   1029s] #Up-Via Summary (total 19242):
[11/17 02:11:55   1029s] #           
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] # Metal1           9623
[11/17 02:11:55   1029s] # Metal2           7616
[11/17 02:11:55   1029s] # Metal3           1760
[11/17 02:11:55   1029s] # Metal4            220
[11/17 02:11:55   1029s] # Metal5             23
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] #                 19242 
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Total number of DRC violations = 0
[11/17 02:11:55   1029s] #Total number of overlapping instance violations = 1
[11/17 02:11:55   1029s] #Total number of net violated process antenna rule = 0
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] ### route signature (80) =  677290568
[11/17 02:11:55   1029s] ### violation signature (78) = 1905142130
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Total wire length = 164995 um.
[11/17 02:11:55   1029s] #Total half perimeter of net bounding box = 114188 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal2 = 53124 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 02:11:55   1029s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 02:11:55   1029s] #Total number of vias = 19242
[11/17 02:11:55   1029s] #Up-Via Summary (total 19242):
[11/17 02:11:55   1029s] #           
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] # Metal1           9623
[11/17 02:11:55   1029s] # Metal2           7616
[11/17 02:11:55   1029s] # Metal3           1760
[11/17 02:11:55   1029s] # Metal4            220
[11/17 02:11:55   1029s] # Metal5             23
[11/17 02:11:55   1029s] #-----------------------
[11/17 02:11:55   1029s] #                 19242 
[11/17 02:11:55   1029s] #
[11/17 02:11:55   1029s] #Total number of DRC violations = 0
[11/17 02:11:55   1029s] #Total number of overlapping instance violations = 1
[11/17 02:11:55   1029s] #Total number of net violated process antenna rule = 0
[11/17 02:11:55   1029s] #
[11/17 02:11:56   1030s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 02:11:56   1030s] #
[11/17 02:11:56   1030s] #Start Post Route wire spreading..
[11/17 02:11:56   1030s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 02:11:56   1030s] #
[11/17 02:11:56   1030s] #Start DRC checking..
[11/17 02:11:57   1031s] #   number of violations = 0
[11/17 02:11:57   1031s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1159.28 (MB), peak = 1159.36 (MB)
[11/17 02:11:57   1031s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 02:11:57   1031s] #Total number of DRC violations = 0
[11/17 02:11:57   1031s] #Total number of overlapping instance violations = 1
[11/17 02:11:57   1031s] #Total number of net violated process antenna rule = 0
[11/17 02:11:57   1031s] ### route signature (86) =  837316469
[11/17 02:11:57   1031s] ### violation signature (84) = 1905142130
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #Start data preparation for wire spreading...
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #Data preparation is done on Tue Nov 17 02:11:57 2020
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #Start Post Route Wire Spread.
[11/17 02:11:57   1031s] #Done with 45 horizontal wires in 1 hboxes and 47 vertical wires in 1 hboxes.
[11/17 02:11:57   1031s] #Complete Post Route Wire Spread.
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #Total wire length = 164997 um.
[11/17 02:11:57   1031s] #Total half perimeter of net bounding box = 114188 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal2 = 53127 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 02:11:57   1031s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 02:11:57   1031s] #Total number of vias = 19242
[11/17 02:11:57   1031s] #Up-Via Summary (total 19242):
[11/17 02:11:57   1031s] #           
[11/17 02:11:57   1031s] #-----------------------
[11/17 02:11:57   1031s] # Metal1           9623
[11/17 02:11:57   1031s] # Metal2           7616
[11/17 02:11:57   1031s] # Metal3           1760
[11/17 02:11:57   1031s] # Metal4            220
[11/17 02:11:57   1031s] # Metal5             23
[11/17 02:11:57   1031s] #-----------------------
[11/17 02:11:57   1031s] #                 19242 
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] ### route signature (89) = 1453489709
[11/17 02:11:57   1031s] ### violation signature (87) = 1905142130
[11/17 02:11:57   1031s] ### max drc and si pitch = 5120 (  2.5600 um) MT-safe pitch = 4840 (  2.4200 um) patch pitch = 10160 (  5.0800 um)
[11/17 02:11:57   1031s] #
[11/17 02:11:57   1031s] #Start DRC checking..
[11/17 02:11:58   1032s] #   number of violations = 0
[11/17 02:11:58   1032s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1154.03 (MB), peak = 1159.36 (MB)
[11/17 02:11:58   1032s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 02:11:58   1032s] #Total number of DRC violations = 0
[11/17 02:11:58   1032s] #Total number of overlapping instance violations = 1
[11/17 02:11:58   1032s] #Total number of net violated process antenna rule = 0
[11/17 02:11:58   1032s] ### route signature (94) =  218341464
[11/17 02:11:58   1032s] ### violation signature (92) = 1905142130
[11/17 02:11:58   1032s] #   number of violations = 0
[11/17 02:11:58   1032s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1129.72 (MB), peak = 1159.36 (MB)
[11/17 02:11:58   1032s] #CELL_VIEW dpram,init has no DRC violation.
[11/17 02:11:58   1032s] #Total number of DRC violations = 0
[11/17 02:11:58   1032s] #Total number of overlapping instance violations = 1
[11/17 02:11:58   1032s] #Total number of net violated process antenna rule = 0
[11/17 02:11:58   1032s] #Post Route wire spread is done.
[11/17 02:11:58   1032s] #Total wire length = 164997 um.
[11/17 02:11:58   1032s] #Total half perimeter of net bounding box = 114188 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal1 = 4108 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal2 = 53127 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal3 = 65465 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal4 = 32855 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal5 = 9413 um.
[11/17 02:11:58   1032s] #Total wire length on LAYER Metal6 = 30 um.
[11/17 02:11:58   1032s] #Total number of vias = 19242
[11/17 02:11:58   1032s] #Up-Via Summary (total 19242):
[11/17 02:11:58   1032s] #           
[11/17 02:11:58   1032s] #-----------------------
[11/17 02:11:58   1032s] # Metal1           9623
[11/17 02:11:58   1032s] # Metal2           7616
[11/17 02:11:58   1032s] # Metal3           1760
[11/17 02:11:58   1032s] # Metal4            220
[11/17 02:11:58   1032s] # Metal5             23
[11/17 02:11:58   1032s] #-----------------------
[11/17 02:11:58   1032s] #                 19242 
[11/17 02:11:58   1032s] #
[11/17 02:11:58   1032s] ### route signature (96) =  218341464
[11/17 02:11:58   1032s] ### violation signature (94) = 1905142130
[11/17 02:11:58   1032s] #detailRoute Statistics:
[11/17 02:11:58   1032s] #Cpu time = 00:00:02
[11/17 02:11:58   1032s] #Elapsed time = 00:00:02
[11/17 02:11:58   1032s] #Increased memory = 1.17 (MB)
[11/17 02:11:58   1032s] #Total memory = 1128.47 (MB)
[11/17 02:11:58   1032s] #Peak memory = 1159.36 (MB)
[11/17 02:11:58   1032s] ### export route signature (97) =  218341464
[11/17 02:11:58   1032s] #
[11/17 02:11:58   1032s] #globalDetailRoute statistics:
[11/17 02:11:58   1032s] #Cpu time = 00:00:03
[11/17 02:11:58   1032s] #Elapsed time = 00:00:03
[11/17 02:11:58   1032s] #Increased memory = -14.99 (MB)
[11/17 02:11:58   1032s] #Total memory = 1125.80 (MB)
[11/17 02:11:58   1032s] #Peak memory = 1159.36 (MB)
[11/17 02:11:58   1032s] #Number of warnings = 27
[11/17 02:11:58   1032s] #Total number of warnings = 130
[11/17 02:11:58   1032s] #Number of fails = 0
[11/17 02:11:58   1032s] #Total number of fails = 0
[11/17 02:11:58   1032s] #Complete globalDetailRoute on Tue Nov 17 02:11:58 2020
[11/17 02:11:58   1032s] #
[11/17 02:11:58   1032s] #routeDesign: cpu time = 00:00:03, elapsed time = 00:00:03, memory = 1125.80 (MB), peak = 1159.36 (MB)
[11/17 02:11:58   1032s] 
[11/17 02:11:58   1032s] *** Summary of all messages that are not suppressed in this session:
[11/17 02:11:58   1032s] Severity  ID               Count  Summary                                  
[11/17 02:11:58   1032s] WARNING   IMPCK-8086           1  The command %s is obsolete and will be r...
[11/17 02:11:58   1032s] *** Message Summary: 1 warning(s), 0 error(s)
[11/17 02:11:58   1032s] 
[11/17 02:11:58   1032s] ### 
[11/17 02:11:58   1032s] ###   Scalability Statistics
[11/17 02:11:58   1032s] ### 
[11/17 02:11:58   1032s] ### --------------------------------+----------------+----------------+----------------+
[11/17 02:11:58   1032s] ###   routeDesign                   |        cpu time|    elapsed time|     scalability|
[11/17 02:11:58   1032s] ### --------------------------------+----------------+----------------+----------------+
[11/17 02:11:58   1032s] ###   Pre Callback                  |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Post Callback                 |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Timing Data Generation        |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   DB Import                     |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   DB Export                     |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Special Wire Merging          |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Data Preparation              |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Global Routing                |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Detail Routing                |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Antenna Fixing                |        00:00:00|        00:00:00|             1.0|
[11/17 02:11:58   1032s] ###   Entire Command                |        00:00:03|        00:00:03|             1.0|
[11/17 02:11:58   1032s] ### --------------------------------+----------------+----------------+----------------+
[11/17 02:11:58   1032s] ### 
[11/17 02:12:10   1033s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:12:10   1033s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:12:12   1033s] <CMD> setLayerPreference gdsii -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference term -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference busguide -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference aggress -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference text -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference pinText -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference flightLine -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference portNum -isVisible 0
[11/17 02:12:12   1033s] <CMD> setLayerPreference dpt -isVisible 0
[11/17 02:16:12   1052s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference term -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference busguide -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference aggress -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference text -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference pinText -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference flightLine -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:16:12   1052s] <CMD> setLayerPreference dpt -isVisible 1
[11/17 02:16:15   1052s] <CMD> setLayerPreference gdsii -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference term -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference busguide -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference aggress -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference text -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference pinText -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference flightLine -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference portNum -isVisible 0
[11/17 02:16:15   1052s] <CMD> setLayerPreference dpt -isVisible 0
[11/17 02:16:16   1052s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference term -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference busguide -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference aggress -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference text -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference pinText -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference flightLine -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:16:16   1052s] <CMD> setLayerPreference dpt -isVisible 1
[11/17 02:16:18   1052s] <CMD> setLayerPreference gdsii -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference term -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference busguide -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference aggress -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference text -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference pinText -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference flightLine -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference portNum -isVisible 0
[11/17 02:16:18   1052s] <CMD> setLayerPreference dpt -isVisible 0
[11/17 02:16:28   1053s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference term -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference busguide -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference aggress -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference text -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference pinText -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference flightLine -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:16:28   1053s] <CMD> setLayerPreference dpt -isVisible 1
[11/17 02:16:29   1053s] <CMD> setLayerPreference gdsii -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference term -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference busguide -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference aggress -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference text -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference pinText -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference flightLine -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference portNum -isVisible 0
[11/17 02:16:29   1053s] <CMD> setLayerPreference dpt -isVisible 0
[11/17 02:16:30   1053s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference term -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference busguide -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference aggress -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference text -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference pinText -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference flightLine -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:16:30   1053s] <CMD> setLayerPreference dpt -isVisible 1
[11/17 02:16:31   1053s] <CMD> setLayerPreference gdsii -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference term -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference busguide -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference aggress -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference text -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference pinText -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference flightLine -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference portNum -isVisible 0
[11/17 02:16:31   1053s] <CMD> setLayerPreference dpt -isVisible 0
[11/17 02:16:37   1054s] <CMD> setLayerPreference gdsii -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference term -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference violation -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference busguide -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference aggress -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference text -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference pinText -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference flightLine -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference portNum -isVisible 1
[11/17 02:16:37   1054s] <CMD> setLayerPreference dpt -isVisible 1
[11/17 02:16:46   1054s] <CMD> setLayerPreference violation -isVisible 0
[11/17 02:19:49   1069s] <CMD> reset_parasitics
[11/17 02:19:49   1069s] Performing RC Extraction ...
[11/17 02:19:49   1069s] <CMD> extractRC
[11/17 02:19:49   1069s] Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
[11/17 02:19:49   1069s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 02:19:49   1069s] Type 'man IMPEXT-3530' for more detail.
[11/17 02:19:49   1069s] PreRoute RC Extraction called for design dpram.
[11/17 02:19:49   1069s] RC Extraction called in multi-corner(1) mode.
[11/17 02:19:49   1069s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 02:19:49   1069s] Type 'man IMPEXT-6197' for more detail.
[11/17 02:19:49   1069s] RCMode: PreRoute
[11/17 02:19:49   1069s]       RC Corner Indexes            0   
[11/17 02:19:49   1069s] Capacitance Scaling Factor   : 1.00000 
[11/17 02:19:49   1069s] Resistance Scaling Factor    : 1.00000 
[11/17 02:19:49   1069s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 02:19:49   1069s] Clock Res. Scaling Factor    : 1.00000 
[11/17 02:19:49   1069s] Shrink Factor                : 1.00000
[11/17 02:19:49   1069s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 02:19:49   1069s] Updating RC grid for preRoute extraction ...
[11/17 02:19:49   1069s] Initializing multi-corner resistance tables ...
[11/17 02:19:49   1069s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1441.984M)
[11/17 02:19:49   1069s] <CMD> rcOut -setload dpram.setload
[11/17 02:19:49   1069s] <CMD> rcOut -setres dpram.setres
[11/17 02:19:54   1069s] <CMD> gui_select -next -point {96.024 12.803}
[11/17 02:22:11   1080s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/17 02:22:11   1080s] <CMD> timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix dpram_postCTS -outDir timingReports
[11/17 02:22:11   1080s] Setting timing_disable_library_data_to_data_checks to 'true'.
[11/17 02:22:11   1080s] Setting timing_disable_user_data_to_data_checks to 'true'.
[11/17 02:22:11   1080s] Start to check current routing status for nets...
[11/17 02:22:11   1080s] All nets are already routed correctly.
[11/17 02:22:11   1080s] End to check current routing status for nets (mem=1442.0M)
[11/17 02:22:11   1080s] Effort level <high> specified for reg2reg path_group
[11/17 02:22:11   1080s] #################################################################################
[11/17 02:22:11   1080s] # Design Stage: PostRoute
[11/17 02:22:11   1080s] # Design Name: dpram
[11/17 02:22:11   1080s] # Design Mode: 90nm
[11/17 02:22:11   1080s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:22:11   1080s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:22:11   1080s] # Signoff Settings: SI Off 
[11/17 02:22:11   1080s] #################################################################################
[11/17 02:22:11   1080s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:22:11   1080s] Calculate delays in BcWc mode...
[11/17 02:22:11   1080s] Topological Sorting (REAL = 0:00:00.0, MEM = 1459.8M, InitMEM = 1459.8M)
[11/17 02:22:11   1080s] Start delay calculation (fullDC) (1 T). (MEM=1459.84)
[11/17 02:22:11   1080s] End AAE Lib Interpolated Model. (MEM=1475.97 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:22:11   1080s] Total number of fetched objects 1545
[11/17 02:22:11   1080s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:22:11   1080s] End delay calculation. (MEM=1540.75 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:22:11   1080s] End delay calculation (fullDC). (MEM=1540.75 CPU=0:00:00.3 REAL=0:00:00.0)
[11/17 02:22:11   1080s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1540.7M) ***
[11/17 02:22:12   1081s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:01.0 totSessionCpu=0:18:01 mem=1540.7M)
[11/17 02:22:12   1081s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.476  |  7.582  |  3.476  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.367%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[11/17 02:22:12   1081s] Total CPU time: 0.64 sec
[11/17 02:22:12   1081s] Total Real time: 1.0 sec
[11/17 02:22:12   1081s] Total Memory Usage: 1475.96875 Mbytes
[11/17 02:22:38   1083s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/17 02:22:38   1083s] <CMD> timeDesign -postCTS -hold -pathReports -slackReports -numPaths 50 -prefix dpram_postCTS -outDir timingReports
[11/17 02:22:38   1083s] Start to check current routing status for nets...
[11/17 02:22:38   1083s] All nets are already routed correctly.
[11/17 02:22:38   1083s] End to check current routing status for nets (mem=1445.0M)
[11/17 02:22:38   1083s] Effort level <high> specified for reg2reg path_group
[11/17 02:22:38   1083s] #################################################################################
[11/17 02:22:38   1083s] # Design Stage: PostRoute
[11/17 02:22:38   1083s] # Design Name: dpram
[11/17 02:22:38   1083s] # Design Mode: 90nm
[11/17 02:22:38   1083s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:22:38   1083s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:22:38   1083s] # Signoff Settings: SI Off 
[11/17 02:22:38   1083s] #################################################################################
[11/17 02:22:38   1083s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:22:38   1083s] Calculate delays in BcWc mode...
[11/17 02:22:38   1083s] Calculate delays in BcWc mode...
[11/17 02:22:38   1083s] Topological Sorting (REAL = 0:00:00.0, MEM = 1458.3M, InitMEM = 1458.3M)
[11/17 02:22:38   1083s] Start delay calculation (fullDC) (1 T). (MEM=1458.33)
[11/17 02:22:39   1083s] End AAE Lib Interpolated Model. (MEM=1474.49 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:22:39   1083s] Total number of fetched objects 1545
[11/17 02:22:39   1083s] Total number of fetched objects 1545
[11/17 02:22:39   1083s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:22:39   1083s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:22:39   1083s] End delay calculation. (MEM=1531.72 CPU=0:00:00.4 REAL=0:00:00.0)
[11/17 02:22:39   1083s] End delay calculation (fullDC). (MEM=1531.72 CPU=0:00:00.6 REAL=0:00:01.0)
[11/17 02:22:39   1083s] *** CDM Built up (cpu=0:00:00.6  real=0:00:01.0  mem= 1531.7M) ***
[11/17 02:22:39   1083s] *** Done Building Timing Graph (cpu=0:00:00.6 real=0:00:01.0 totSessionCpu=0:18:04 mem=1531.7M)
[11/17 02:22:39   1083s] 
------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

Hold  views included:
 best worst 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.249  |  0.249  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

Density: 70.367%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Reported timing to dir timingReports
[11/17 02:22:39   1083s] Total CPU time: 0.82 sec
[11/17 02:22:39   1083s] Total Real time: 1.0 sec
[11/17 02:22:39   1083s] Total Memory Usage: 1446.75 Mbytes
[11/17 02:25:55   1099s] <CMD_INTERNAL> violationBrowserClose
[11/17 02:27:13   1104s] <CMD> getCTSMode -engine -quiet
[11/17 02:27:40   1106s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/17 02:27:40   1106s] <CMD> optDesign -postCTS
[11/17 02:27:40   1106s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/17 02:27:40   1106s] Core basic site is tsm3site
[11/17 02:27:40   1106s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 02:27:40   1106s] Mark StBox On SiteArr starts
[11/17 02:27:40   1106s] Mark StBox On SiteArr ends
[11/17 02:27:40   1106s] #spOpts: mergeVia=F 
[11/17 02:27:40   1106s] GigaOpt running with 1 threads.
[11/17 02:27:40   1106s] Info: 1 threads available for lower-level modules during optimization.
[11/17 02:27:40   1106s] #spOpts: mergeVia=F 
[11/17 02:27:40   1106s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1461.1MB).
[11/17 02:27:40   1106s] 
[11/17 02:27:40   1106s] Creating Lib Analyzer ...
[11/17 02:27:40   1106s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/17 02:27:40   1106s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/17 02:27:40   1106s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/17 02:27:40   1106s] 
[11/17 02:27:42   1108s] Creating Lib Analyzer, finished. 
[11/17 02:27:42   1108s] Effort level <high> specified for reg2reg path_group
[11/17 02:27:42   1108s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1157.4M, totSessionCpu=0:18:29 **
[11/17 02:27:42   1108s] Added -handlePreroute to trialRouteMode
[11/17 02:27:42   1108s] *** optDesign -postCTS ***
[11/17 02:27:42   1108s] DRC Margin: user margin 0.0; extra margin 0.2
[11/17 02:27:42   1108s] Hold Target Slack: user slack 0
[11/17 02:27:42   1108s] Setup Target Slack: user slack 0; extra slack 0.1
[11/17 02:27:42   1108s] setUsefulSkewMode -ecoRoute false
[11/17 02:27:42   1108s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[11/17 02:27:42   1108s] Deleting Cell Server ...
[11/17 02:27:42   1108s] Deleting Lib Analyzer.
[11/17 02:27:42   1108s] Multi-VT timing optimization disabled based on library information.
[11/17 02:27:42   1108s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:42   1108s] Summary for sequential cells identification: 
[11/17 02:27:42   1108s]   Identified SBFF number: 116
[11/17 02:27:42   1108s]   Identified MBFF number: 0
[11/17 02:27:42   1108s]   Identified SB Latch number: 0
[11/17 02:27:42   1108s]   Identified MB Latch number: 0
[11/17 02:27:42   1108s]   Not identified SBFF number: 24
[11/17 02:27:42   1108s]   Not identified MBFF number: 0
[11/17 02:27:42   1108s]   Not identified SB Latch number: 0
[11/17 02:27:42   1108s]   Not identified MB Latch number: 0
[11/17 02:27:42   1108s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:42   1108s] Creating Cell Server, finished. 
[11/17 02:27:42   1108s] 
[11/17 02:27:42   1108s]  Visiting view : worst
[11/17 02:27:42   1108s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:42   1108s]  Visiting view : best
[11/17 02:27:42   1108s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[11/17 02:27:42   1108s]  Visiting view : worst
[11/17 02:27:42   1108s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:42   1108s]  Setting StdDelay to 52.40
[11/17 02:27:42   1108s] Deleting Cell Server ...
[11/17 02:27:42   1108s] Start to check current routing status for nets...
[11/17 02:27:42   1108s] All nets are already routed correctly.
[11/17 02:27:42   1108s] End to check current routing status for nets (mem=1469.1M)
[11/17 02:27:42   1108s] 
[11/17 02:27:42   1108s] Footprint cell infomation for calculating maxBufDist
[11/17 02:27:42   1108s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:42   1108s] Summary for sequential cells identification: 
[11/17 02:27:42   1108s]   Identified SBFF number: 116
[11/17 02:27:42   1108s]   Identified MBFF number: 0
[11/17 02:27:42   1108s]   Identified SB Latch number: 0
[11/17 02:27:42   1108s]   Identified MB Latch number: 0
[11/17 02:27:42   1108s]   Not identified SBFF number: 24
[11/17 02:27:42   1108s]   Not identified MBFF number: 0
[11/17 02:27:42   1108s]   Not identified SB Latch number: 0
[11/17 02:27:42   1108s]   Not identified MB Latch number: 0
[11/17 02:27:42   1108s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:42   1108s] Creating Cell Server, finished. 
[11/17 02:27:42   1108s] 
[11/17 02:27:42   1108s] *info: There are 16 candidate Buffer cells
[11/17 02:27:42   1108s] *info: There are 15 candidate Inverter cells
[11/17 02:27:42   1108s] 
[11/17 02:27:43   1109s] Compute RC Scale Done ...
[11/17 02:27:43   1109s] #################################################################################
[11/17 02:27:43   1109s] # Design Stage: PostRoute
[11/17 02:27:43   1109s] # Design Name: dpram
[11/17 02:27:43   1109s] # Design Mode: 90nm
[11/17 02:27:43   1109s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:27:43   1109s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:27:43   1109s] # Signoff Settings: SI Off 
[11/17 02:27:43   1109s] #################################################################################
[11/17 02:27:43   1109s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:27:43   1109s] Calculate delays in BcWc mode...
[11/17 02:27:43   1109s] Topological Sorting (REAL = 0:00:00.0, MEM = 1621.2M, InitMEM = 1621.2M)
[11/17 02:27:43   1109s] Start delay calculation (fullDC) (1 T). (MEM=1621.2)
[11/17 02:27:43   1109s] *** Calculating scaling factor for max libraries using the default operating condition of each library.
[11/17 02:27:43   1109s] End AAE Lib Interpolated Model. (MEM=1637.34 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:43   1109s] Total number of fetched objects 1545
[11/17 02:27:43   1109s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:43   1109s] End delay calculation. (MEM=1637.34 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:27:43   1109s] End delay calculation (fullDC). (MEM=1637.34 CPU=0:00:00.3 REAL=0:00:00.0)
[11/17 02:27:43   1109s] *** CDM Built up (cpu=0:00:00.4  real=0:00:00.0  mem= 1637.3M) ***
[11/17 02:27:43   1109s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:18:30 mem=1637.3M)
[11/17 02:27:43   1109s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.476  |  7.582  |  3.476  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.367%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 1216.0M, totSessionCpu=0:18:30 **
[11/17 02:27:43   1109s] ** INFO : this run is activating low effort ccoptDesign flow
[11/17 02:27:43   1109s] PhyDesignGrid: maxLocalDensity 0.98
[11/17 02:27:43   1109s] ### Creating PhyDesignMc. totSessionCpu=0:18:30 mem=1513.9M
[11/17 02:27:43   1109s] #spOpts: mergeVia=F 
[11/17 02:27:43   1109s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1513.9MB).
[11/17 02:27:43   1109s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:30 mem=1513.9M
[11/17 02:27:43   1109s] *** Starting optimizing excluded clock nets MEM= 1513.9M) ***
[11/17 02:27:43   1109s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1513.9M) ***
[11/17 02:27:43   1109s] *** Starting optimizing excluded clock nets MEM= 1513.9M) ***
[11/17 02:27:43   1109s] *info: There are no clock nets marked defIn, clock nets will not be optimized.
*info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 1513.9M) ***
[11/17 02:27:43   1109s] Info: Done creating the CCOpt slew target map.
[11/17 02:27:43   1109s] 
[11/17 02:27:43   1109s] Active setup views:
[11/17 02:27:43   1109s]  worst
[11/17 02:27:43   1109s]   Dominating endpoints: 0
[11/17 02:27:43   1109s]   Dominating TNS: -0.000
[11/17 02:27:43   1109s] 
[11/17 02:27:43   1109s] *** Timing Is met
[11/17 02:27:43   1109s] *** Check timing (0:00:00.0)
[11/17 02:27:43   1109s]  Visiting view : worst
[11/17 02:27:43   1109s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:43   1109s]  Visiting view : best
[11/17 02:27:43   1109s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[11/17 02:27:43   1109s]  Visiting view : worst
[11/17 02:27:43   1109s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:43   1109s]  Setting StdDelay to 52.40
[11/17 02:27:43   1109s] **INFO: Flow update: Design timing is met.
[11/17 02:27:43   1109s] **INFO: Flow update: Design timing is met.
[11/17 02:27:43   1109s] Info: 1 clock net  excluded from IPO operation.
[11/17 02:27:43   1109s] ### Creating LA Mngr. totSessionCpu=0:18:30 mem=1457.6M
[11/17 02:27:45   1111s] ### Creating LA Mngr, finished. totSessionCpu=0:18:32 mem=1463.6M
[11/17 02:27:45   1111s] PhyDesignGrid: maxLocalDensity 0.98
[11/17 02:27:45   1111s] ### Creating PhyDesignMc. totSessionCpu=0:18:32 mem=1597.2M
[11/17 02:27:45   1111s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1597.2MB).
[11/17 02:27:45   1111s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:32 mem=1597.2M
[11/17 02:27:45   1111s] Begin: Area Reclaim Optimization
[11/17 02:27:45   1111s] 
[11/17 02:27:45   1111s] Creating Lib Analyzer ...
[11/17 02:27:45   1111s] Total number of usable buffers from Lib Analyzer: 16 ( CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20)
[11/17 02:27:45   1111s] Total number of usable inverters from Lib Analyzer: 15 ( INVXL INVX1 INVX2 CLKINVX3 CLKINVX2 INVX4 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/17 02:27:45   1111s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/17 02:27:45   1111s] 
[11/17 02:27:47   1113s] Creating Lib Analyzer, finished. 
[11/17 02:27:47   1113s] 
[11/17 02:27:47   1113s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.5441} {6, 0.135, 0.5441} 
[11/17 02:27:47   1113s] ### Creating LA Mngr. totSessionCpu=0:18:34 mem=1621.2M
[11/17 02:27:47   1113s] ### Creating LA Mngr, finished. totSessionCpu=0:18:34 mem=1621.2M
[11/17 02:27:47   1113s] Usable buffer cells for single buffer setup transform:
[11/17 02:27:47   1113s] CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 CLKBUFX16 CLKBUFX20 
[11/17 02:27:47   1113s] Number of usable buffer cells above: 16
[11/17 02:27:47   1113s] Reclaim Optimization WNS Slack 0.100  TNS Slack 0.000 Density 70.37
[11/17 02:27:47   1113s] +----------+---------+--------+--------+------------+--------+
[11/17 02:27:47   1113s] | Density  | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[11/17 02:27:47   1113s] +----------+---------+--------+--------+------------+--------+
[11/17 02:27:47   1113s] |    70.37%|        -|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.36%|        2|   0.100|   0.000|   0:00:01.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.35%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.33%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.32%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.31%|        2|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[11/17 02:27:48   1114s] |    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] |    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] #optDebug: <stH: 5.0400 MiSeL: 158.7495>
[11/17 02:27:48   1114s] |    70.31%|        0|   0.100|   0.000|   0:00:00.0| 1621.2M|
[11/17 02:27:48   1114s] +----------+---------+--------+--------+------------+--------+
[11/17 02:27:48   1114s] Reclaim Optimization End WNS Slack 0.100  TNS Slack 0.000 Density 70.31
[11/17 02:27:48   1114s] 
[11/17 02:27:48   1114s] ** Summary: Restruct = 10 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[11/17 02:27:48   1114s] --------------------------------------------------------------
[11/17 02:27:48   1114s] |                                   | Total     | Sequential |
[11/17 02:27:48   1114s] --------------------------------------------------------------
[11/17 02:27:48   1114s] | Num insts resized                 |       0  |       0    |
[11/17 02:27:48   1114s] | Num insts undone                  |       0  |       0    |
[11/17 02:27:48   1114s] | Num insts Downsized               |       0  |       0    |
[11/17 02:27:48   1114s] | Num insts Samesized               |       0  |       0    |
[11/17 02:27:48   1114s] | Num insts Upsized                 |       0  |       0    |
[11/17 02:27:48   1114s] | Num multiple commits+uncommits    |       0  |       -    |
[11/17 02:27:48   1114s] --------------------------------------------------------------
[11/17 02:27:48   1114s] **** Begin NDR-Layer Usage Statistics ****
[11/17 02:27:48   1114s] 0 Ndr or Layer constraints added by optimization 
[11/17 02:27:48   1114s] **** End NDR-Layer Usage Statistics ****
[11/17 02:27:48   1114s] ** Finished Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[11/17 02:27:48   1114s] *** Starting refinePlace (0:18:35 mem=1621.2M) ***
[11/17 02:27:48   1114s] Total net bbox length = 1.080e+05 (5.599e+04 5.196e+04) (ext = 2.723e+03)
[11/17 02:27:48   1114s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[11/17 02:27:48   1114s] **WARN: (IMPSP-5140):	Global net connect rules have not been created. Added  insts would have no supply connectivity, and would fail DRC.
[11/17 02:27:48   1114s] Type 'man IMPSP-5140' for more detail.
[11/17 02:27:48   1114s] **WARN: (IMPSP-315):	Found 2177 instances insts with no PG Term connections.
[11/17 02:27:48   1114s] Type 'man IMPSP-315' for more detail.
[11/17 02:27:48   1114s] Starting refinePlace ...
[11/17 02:27:48   1114s] Move report: legalization moves 75 insts, mean move: 4.63 um, max move: 26.40 um
[11/17 02:27:48   1114s] 	Max move on inst (mem_reg[27][5]): (366.30, 226.80) --> (339.90, 226.80)
[11/17 02:27:48   1114s] [CPU] RefinePlace/Legalization (cpu=0:00:00.0, real=0:00:00.0, mem=1621.2MB) @(0:18:35 - 0:18:35).
[11/17 02:27:48   1114s] Move report: Detail placement moves 75 insts, mean move: 4.63 um, max move: 26.40 um
[11/17 02:27:48   1114s] 	Max move on inst (mem_reg[27][5]): (366.30, 226.80) --> (339.90, 226.80)
[11/17 02:27:48   1114s] 	Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1621.2MB
[11/17 02:27:48   1114s] Statistics of distance of Instance movement in refine placement:
[11/17 02:27:48   1114s]   maximum (X+Y) =        26.40 um
[11/17 02:27:48   1114s]   inst (mem_reg[27][5]) with max move: (366.3, 226.8) -> (339.9, 226.8)
[11/17 02:27:48   1114s]   mean    (X+Y) =         4.63 um
[11/17 02:27:48   1114s] Total instances flipped for legalization: 4
[11/17 02:27:48   1114s] Summary Report:
[11/17 02:27:48   1114s] Instances move: 75 (out of 2041 movable)
[11/17 02:27:48   1114s] Instances flipped: 4
[11/17 02:27:48   1114s] Mean displacement: 4.63 um
[11/17 02:27:48   1114s] Max displacement: 26.40 um (Instance: mem_reg[27][5]) (366.3, 226.8) -> (339.9, 226.8)
[11/17 02:27:48   1114s] 	Length: 20 sites, height: 1 rows, site name: tsm3site, cell type: SDFFHQX1
[11/17 02:27:48   1114s] 	Violation at original loc: Placement Blockage Violation
[11/17 02:27:48   1114s] Total instances moved : 75
[11/17 02:27:48   1114s] Total net bbox length = 1.080e+05 (5.600e+04 5.204e+04) (ext = 2.736e+03)
[11/17 02:27:48   1114s] Runtime: CPU: 0:00:00.0 REAL: 0:00:00.0 MEM: 1621.2MB
[11/17 02:27:48   1114s] [CPU] RefinePlace/total (cpu=0:00:00.0, real=0:00:00.0, mem=1621.2MB) @(0:18:35 - 0:18:35).
[11/17 02:27:48   1114s] *** Finished refinePlace (0:18:35 mem=1621.2M) ***
[11/17 02:27:48   1114s] *** maximum move = 26.40 um ***
[11/17 02:27:48   1114s] *** Finished re-routing un-routed nets (1621.2M) ***
[11/17 02:27:48   1114s] 
[11/17 02:27:48   1114s] *** Finish Physical Update (cpu=0:00:00.1 real=0:00:00.0 mem=1621.2M) ***
[11/17 02:27:48   1114s] *** Finished Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=1463.65M, totSessionCpu=0:18:35).
[11/17 02:27:48   1114s] ### Creating LA Mngr. totSessionCpu=0:18:35 mem=1463.6M
[11/17 02:27:48   1114s] ### Creating LA Mngr, finished. totSessionCpu=0:18:35 mem=1463.6M
[11/17 02:27:48   1114s] [NR-eGR] Detected a user setting of 'setTrialRouteModePrv -handlePreroute true' which was ignored.
[11/17 02:27:48   1114s] [PSP]     Started earlyGlobalRoute kernel
[11/17 02:27:48   1114s] [PSP]     Initial Peak syMemory usage = 1463.6 MB
[11/17 02:27:48   1114s] (I)       Reading DB...
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[7] is connected to ground net data0_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[6] is connected to ground net data0_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[5] is connected to ground net data0_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[4] is connected to ground net data0_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[3] is connected to ground net data0_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[2] is connected to ground net data0_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[1] is connected to ground net data0_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data0_out_reg[0] is connected to ground net data0_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[7]1143 is connected to ground net data1_out[7].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[6]1142 is connected to ground net data1_out[6].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[5]1141 is connected to ground net data1_out[5].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[4]1140 is connected to ground net data1_out[4].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[3]1139 is connected to ground net data1_out[3].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[2]1138 is connected to ground net data1_out[2].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[1]1137 is connected to ground net data1_out[1].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] **WARN: (IMPDB-2078):	Output pin Q of instance data1_out_reg[0]1136 is connected to ground net data1_out[0].  Usually it is not right to connect an output signal pin to a P/G net, unless the pin is meant to be the driver of the net. This can create a short circuit if the output is power.  Check the connectivity in the netlist.
[11/17 02:27:48   1114s] (I)       before initializing RouteDB syMemory usage = 1463.6 MB
[11/17 02:27:48   1114s] (I)       congestionReportName   : 
[11/17 02:27:48   1114s] (I)       layerRangeFor2DCongestion : 
[11/17 02:27:48   1114s] (I)       buildTerm2TermWires    : 1
[11/17 02:27:48   1114s] (I)       doTrackAssignment      : 1
[11/17 02:27:48   1114s] (I)       dumpBookshelfFiles     : 0
[11/17 02:27:48   1114s] (I)       numThreads             : 1
[11/17 02:27:48   1114s] (I)       bufferingAwareRouting  : false
[11/17 02:27:48   1114s] [NR-eGR] honorMsvRouteConstraint: false
[11/17 02:27:48   1114s] (I)       honorPin               : false
[11/17 02:27:48   1114s] (I)       honorPinGuide          : true
[11/17 02:27:48   1114s] (I)       honorPartition         : false
[11/17 02:27:48   1114s] (I)       allowPartitionCrossover: false
[11/17 02:27:48   1114s] (I)       honorSingleEntry       : true
[11/17 02:27:48   1114s] (I)       honorSingleEntryStrong : true
[11/17 02:27:48   1114s] (I)       handleViaSpacingRule   : false
[11/17 02:27:48   1114s] (I)       handleEolSpacingRule   : false
[11/17 02:27:48   1114s] (I)       PDConstraint           : none
[11/17 02:27:48   1114s] (I)       expBetterNDRHandling   : false
[11/17 02:27:48   1114s] [NR-eGR] honorClockSpecNDR      : 0
[11/17 02:27:48   1114s] (I)       routingEffortLevel     : 3
[11/17 02:27:48   1114s] (I)       effortLevel            : standard
[11/17 02:27:48   1114s] [NR-eGR] minRouteLayer          : 2
[11/17 02:27:48   1114s] [NR-eGR] maxRouteLayer          : 127
[11/17 02:27:48   1114s] (I)       relaxedTopLayerCeiling : 127
[11/17 02:27:48   1114s] (I)       relaxedBottomLayerFloor: 2
[11/17 02:27:48   1114s] (I)       numRowsPerGCell        : 1
[11/17 02:27:48   1114s] (I)       speedUpLargeDesign     : 0
[11/17 02:27:48   1114s] (I)       multiThreadingTA       : 1
[11/17 02:27:48   1114s] (I)       blkAwareLayerSwitching : 1
[11/17 02:27:48   1114s] (I)       optimizationMode       : false
[11/17 02:27:48   1114s] (I)       routeSecondPG          : false
[11/17 02:27:48   1114s] (I)       scenicRatioForLayerRelax: 0.00
[11/17 02:27:48   1114s] (I)       detourLimitForLayerRelax: 0.00
[11/17 02:27:48   1114s] (I)       punchThroughDistance   : 500.00
[11/17 02:27:48   1114s] (I)       scenicBound            : 1.15
[11/17 02:27:48   1114s] (I)       maxScenicToAvoidBlk    : 100.00
[11/17 02:27:48   1114s] (I)       source-to-sink ratio   : 0.00
[11/17 02:27:48   1114s] (I)       targetCongestionRatioH : 1.00
[11/17 02:27:48   1114s] (I)       targetCongestionRatioV : 1.00
[11/17 02:27:48   1114s] (I)       layerCongestionRatio   : 0.70
[11/17 02:27:48   1114s] (I)       m1CongestionRatio      : 0.10
[11/17 02:27:48   1114s] (I)       m2m3CongestionRatio    : 0.70
[11/17 02:27:48   1114s] (I)       localRouteEffort       : 1.00
[11/17 02:27:48   1114s] (I)       numSitesBlockedByOneVia: 8.00
[11/17 02:27:48   1114s] (I)       supplyScaleFactorH     : 1.00
[11/17 02:27:48   1114s] (I)       supplyScaleFactorV     : 1.00
[11/17 02:27:48   1114s] (I)       highlight3DOverflowFactor: 0.00
[11/17 02:27:48   1114s] (I)       doubleCutViaModelingRatio: 0.00
[11/17 02:27:48   1114s] (I)       routeVias              : 
[11/17 02:27:48   1114s] (I)       readTROption           : true
[11/17 02:27:48   1114s] (I)       extraSpacingFactor     : 1.00
[11/17 02:27:48   1114s] [NR-eGR] numTracksPerClockWire  : 0
[11/17 02:27:48   1114s] (I)       routeSelectedNetsOnly  : false
[11/17 02:27:48   1114s] (I)       clkNetUseMaxDemand     : false
[11/17 02:27:48   1114s] (I)       extraDemandForClocks   : 0
[11/17 02:27:48   1114s] (I)       steinerRemoveLayers    : false
[11/17 02:27:48   1114s] (I)       demoteLayerScenicScale : 1.00
[11/17 02:27:48   1114s] (I)       nonpreferLayerCostScale : 100.00
[11/17 02:27:48   1114s] (I)       similarTopologyRoutingFast : false
[11/17 02:27:48   1114s] (I)       spanningTreeRefinement : false
[11/17 02:27:48   1114s] (I)       spanningTreeRefinementAlpha : 0.50
[11/17 02:27:48   1114s] (I)       starting read tracks
[11/17 02:27:48   1114s] (I)       build grid graph
[11/17 02:27:48   1114s] (I)       build grid graph start
[11/17 02:27:48   1114s] [NR-eGR] Layer1 has no routable track
[11/17 02:27:48   1114s] [NR-eGR] Layer2 has single uniform track structure
[11/17 02:27:48   1114s] [NR-eGR] Layer3 has single uniform track structure
[11/17 02:27:48   1114s] [NR-eGR] Layer4 has single uniform track structure
[11/17 02:27:48   1114s] [NR-eGR] Layer5 has single uniform track structure
[11/17 02:27:48   1114s] [NR-eGR] Layer6 has single uniform track structure
[11/17 02:27:48   1114s] (I)       build grid graph end
[11/17 02:27:48   1114s] (I)       numViaLayers=6
[11/17 02:27:48   1114s] (I)       Reading via V12_VH for layer: 0 
[11/17 02:27:48   1114s] (I)       Reading via via2 for layer: 1 
[11/17 02:27:48   1114s] (I)       Reading via via3 for layer: 2 
[11/17 02:27:48   1114s] (I)       Reading via via4 for layer: 3 
[11/17 02:27:48   1114s] (I)       Reading via V56_VV for layer: 4 
[11/17 02:27:48   1114s] (I)       end build via table
[11/17 02:27:48   1114s] [NR-eGR] numRoutingBlks=0 numInstBlks=0 numPGBlocks=2514 numBumpBlks=0 numBoundaryFakeBlks=0
[11/17 02:27:48   1114s] [NR-eGR] numPreroutedNet = 0  numPreroutedWires = 0
[11/17 02:27:48   1114s] (I)       readDataFromPlaceDB
[11/17 02:27:48   1114s] (I)       Read net information..
[11/17 02:27:48   1114s] [NR-eGR] Read numTotalNets=1545  numIgnoredNets=0
[11/17 02:27:48   1114s] (I)       Read testcase time = 0.000 seconds
[11/17 02:27:48   1114s] 
[11/17 02:27:48   1114s] (I)       read default dcut vias
[11/17 02:27:48   1114s] (I)       Reading via V12_1x2_HV_N for layer: 0 
[11/17 02:27:48   1114s] (I)       Reading via V23_2x1_VH_E for layer: 1 
[11/17 02:27:48   1114s] (I)       Reading via V34_2x1_HV_E for layer: 2 
[11/17 02:27:48   1114s] (I)       Reading via V45_1x2_VH_N for layer: 3 
[11/17 02:27:48   1114s] (I)       Reading via V56_1x2_HV_N for layer: 4 
[11/17 02:27:48   1114s] (I)       build grid graph start
[11/17 02:27:48   1114s] (I)       build grid graph end
[11/17 02:27:48   1114s] (I)       Model blockage into capacity
[11/17 02:27:48   1114s] (I)       Read numBlocks=2514  numPreroutedWires=0  numCapScreens=0
[11/17 02:27:48   1114s] (I)       blocked area on Layer1 : 0  (0.00%)
[11/17 02:27:48   1114s] (I)       blocked area on Layer2 : 3963801600  (0.60%)
[11/17 02:27:48   1114s] (I)       blocked area on Layer3 : 4272921600  (0.65%)
[11/17 02:27:48   1114s] (I)       blocked area on Layer4 : 349895832000  (52.93%)
[11/17 02:27:48   1114s] (I)       blocked area on Layer5 : 35154659200  (5.32%)
[11/17 02:27:48   1114s] (I)       blocked area on Layer6 : 198694393600  (30.06%)
[11/17 02:27:48   1114s] (I)       Modeling time = 0.010 seconds
[11/17 02:27:48   1114s] 
[11/17 02:27:48   1114s] (I)       Number of ignored nets = 0
[11/17 02:27:48   1114s] (I)       Number of fixed nets = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of clock nets = 1.  Ignored: No
[11/17 02:27:48   1114s] (I)       Number of analog nets = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of special nets = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of mixed signal nets = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of skip routing nets = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of nets with ignore route flag = 0.  Ignored: No
[11/17 02:27:48   1114s] (I)       Number of nets with one or no pins = 0.  Ignored: Yes
[11/17 02:27:48   1114s] (I)       Number of two pin nets which has pins at the same location = 0.  Ignored: Yes
[11/17 02:27:48   1114s] [NR-eGR] There are 1 clock nets ( 0 with NDR ).
[11/17 02:27:48   1114s] (I)       Before initializing earlyGlobalRoute syMemory usage = 1463.6 MB
[11/17 02:27:48   1114s] (I)       Ndr track 0 does not exist
[11/17 02:27:48   1114s] (I)       Layer1  viaCost=200.00
[11/17 02:27:48   1114s] (I)       Layer2  viaCost=100.00
[11/17 02:27:48   1114s] (I)       Layer3  viaCost=100.00
[11/17 02:27:48   1114s] (I)       Layer4  viaCost=100.00
[11/17 02:27:48   1114s] (I)       Layer5  viaCost=300.00
[11/17 02:27:48   1114s] (I)       ---------------------Grid Graph Info--------------------
[11/17 02:27:48   1114s] (I)       routing area        :  (0, 0) - (819720, 806400)
[11/17 02:27:48   1114s] (I)       core area           :  (60720, 60480) - (759000, 745920)
[11/17 02:27:48   1114s] (I)       Site Width          :  1320  (dbu)
[11/17 02:27:48   1114s] (I)       Row Height          : 10080  (dbu)
[11/17 02:27:48   1114s] (I)       GCell Width         : 10080  (dbu)
[11/17 02:27:48   1114s] (I)       GCell Height        : 10080  (dbu)
[11/17 02:27:48   1114s] (I)       grid                :    82    80     6
[11/17 02:27:48   1114s] (I)       vertical capacity   :     0 10080     0 10080     0 10080
[11/17 02:27:48   1114s] (I)       horizontal capacity :     0     0 10080     0 10080     0
[11/17 02:27:48   1114s] (I)       Default wire width  :   460   560   560   560   560   880
[11/17 02:27:48   1114s] (I)       Default wire space  :   460   560   560   560   560   920
[11/17 02:27:48   1114s] (I)       Default pitch size  :   920  1320  1120  1320  1120  1980
[11/17 02:27:48   1114s] (I)       First Track Coord   :     0   660   560   660   560  1980
[11/17 02:27:48   1114s] (I)       Num tracks per GCell: 10.96  7.64  9.00  7.64  9.00  5.09
[11/17 02:27:48   1114s] (I)       Total num of tracks :     0   621   720   621   720   413
[11/17 02:27:48   1114s] (I)       Num of masks        :     1     1     1     1     1     1
[11/17 02:27:48   1114s] (I)       Num of trim masks   :     0     0     0     0     0     0
[11/17 02:27:48   1114s] (I)       --------------------------------------------------------
[11/17 02:27:48   1114s] 
[11/17 02:27:48   1114s] [NR-eGR] ============ Routing rule table ============
[11/17 02:27:48   1114s] [NR-eGR] Rule id 0. Nets 1545 
[11/17 02:27:48   1114s] [NR-eGR] id=0  ndrTrackId=0  ndrViaId=-1  extraSpace=0  numShields=0  maxHorDemand=1  maxVerDemand=1
[11/17 02:27:48   1114s] [NR-eGR] Pitch:  L1=920  L2=1320  L3=1120  L4=1320  L5=1120  L6=1980
[11/17 02:27:48   1114s] (I)       NumUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 02:27:48   1114s] (I)       NumFullyUsedTracks:  L1=1  L2=1  L3=1  L4=1  L5=1  L6=1
[11/17 02:27:48   1114s] [NR-eGR] ========================================
[11/17 02:27:48   1114s] [NR-eGR] 
[11/17 02:27:48   1114s] (I)       After initializing earlyGlobalRoute syMemory usage = 1463.6 MB
[11/17 02:27:48   1114s] (I)       Loading and dumping file time : 0.01 seconds
[11/17 02:27:48   1114s] (I)       ============= Initialization =============
[11/17 02:27:48   1114s] (I)       totalPins=9536  totalGlobalPin=9423 (98.82%)
[11/17 02:27:48   1114s] (I)       total 2D Cap : 231513 = (114349 H, 117164 V)
[11/17 02:27:48   1114s] [NR-eGR] Layer group 1: route 1545 net(s) in layer range [2, 6]
[11/17 02:27:48   1114s] (I)       ============  Phase 1a Route ============
[11/17 02:27:48   1114s] (I)       Phase 1a runs 0.00 seconds
[11/17 02:27:48   1114s] (I)       Usage: 29540 = (14510 H, 15030 V) = (12.69% H, 12.83% V) = (7.313e+04um H, 7.575e+04um V)
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] (I)       ============  Phase 1b Route ============
[11/17 02:27:48   1114s] (I)       Usage: 29540 = (14510 H, 15030 V) = (12.69% H, 12.83% V) = (7.313e+04um H, 7.575e+04um V)
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] (I)       earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.488816e+05um
[11/17 02:27:48   1114s] (I)       ============  Phase 1c Route ============
[11/17 02:27:48   1114s] (I)       Usage: 29540 = (14510 H, 15030 V) = (12.69% H, 12.83% V) = (7.313e+04um H, 7.575e+04um V)
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] (I)       ============  Phase 1d Route ============
[11/17 02:27:48   1114s] (I)       Usage: 29540 = (14510 H, 15030 V) = (12.69% H, 12.83% V) = (7.313e+04um H, 7.575e+04um V)
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] (I)       ============  Phase 1e Route ============
[11/17 02:27:48   1114s] (I)       Phase 1e runs 0.00 seconds
[11/17 02:27:48   1114s] (I)       Usage: 29540 = (14510 H, 15030 V) = (12.69% H, 12.83% V) = (7.313e+04um H, 7.575e+04um V)
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] [NR-eGR] earlyGlobalRoute overflow of layer group 1: 0.00% H + 0.24% V. EstWL: 1.488816e+05um
[11/17 02:27:48   1114s] [NR-eGR] 
[11/17 02:27:48   1114s] (I)       ============  Phase 1l Route ============
[11/17 02:27:48   1114s] (I)       Phase 1l runs 0.00 seconds
[11/17 02:27:48   1114s] (I)       
[11/17 02:27:48   1114s] [NR-eGR] Congestion Analysis Layer By layer: (blocked Gcells are excluded) 
[11/17 02:27:48   1114s] [NR-eGR]                OverCon            
[11/17 02:27:48   1114s] [NR-eGR]                 #Gcell     %Gcell
[11/17 02:27:48   1114s] [NR-eGR] Layer              (2)    OverCon 
[11/17 02:27:48   1114s] [NR-eGR] ------------------------------------
[11/17 02:27:48   1114s] [NR-eGR] Layer1       0( 0.00%)   ( 0.00%) 
[11/17 02:27:48   1114s] [NR-eGR] Layer2      12( 0.19%)   ( 0.19%) 
[11/17 02:27:48   1114s] [NR-eGR] Layer3       0( 0.00%)   ( 0.00%) 
[11/17 02:27:48   1114s] [NR-eGR] Layer4       0( 0.00%)   ( 0.00%) 
[11/17 02:27:48   1114s] [NR-eGR] Layer5       0( 0.00%)   ( 0.00%) 
[11/17 02:27:48   1114s] [NR-eGR] Layer6       2( 0.03%)   ( 0.03%) 
[11/17 02:27:48   1114s] [NR-eGR] ------------------------------------
[11/17 02:27:48   1114s] [NR-eGR] Total       14( 0.04%)   ( 0.04%) 
[11/17 02:27:48   1114s] [NR-eGR] 
[11/17 02:27:48   1114s] (I)       Total Global Routing Runtime: 0.01 seconds
[11/17 02:27:48   1114s] (I)       total 2D Cap : 232418 = (114708 H, 117710 V)
[11/17 02:27:48   1114s] [NR-eGR] Overflow after earlyGlobalRoute (GR compatible) 0.00% H + 0.00% V
[11/17 02:27:48   1114s] [NR-eGR] Overflow after earlyGlobalRoute 0.00% H + 0.00% V
[11/17 02:27:48   1114s] (I)       ============= track Assignment ============
[11/17 02:27:48   1114s] (I)       extract Global 3D Wires
[11/17 02:27:48   1114s] (I)       Extract Global WL : time=0.00
[11/17 02:27:48   1114s] (I)       Initialize Greedy Track Assignment (maxPinLayer=Layer7, numCutBoxes=0)
[11/17 02:27:48   1114s] (I)       Initialization real time=0.00 seconds
[11/17 02:27:48   1114s] (I)       Run Multi-thread track assignment
[11/17 02:27:48   1114s] (I)       merging nets...
[11/17 02:27:48   1114s] (I)       merging nets done
[11/17 02:27:48   1114s] (I)       Kernel real time=0.02 seconds
[11/17 02:27:48   1114s] (I)       End Greedy Track Assignment
[11/17 02:27:48   1114s] [NR-eGR] --------------------------------------------------------------------------
[11/17 02:27:48   1114s] [NR-eGR] Layer1(Metal1)(F) length: 0.000000e+00um, number of vias: 9504
[11/17 02:27:48   1114s] [NR-eGR] Layer2(Metal2)(V) length: 5.420912e+04um, number of vias: 15010
[11/17 02:27:48   1114s] [NR-eGR] Layer3(Metal3)(H) length: 6.717795e+04um, number of vias: 1473
[11/17 02:27:48   1114s] [NR-eGR] Layer4(Metal4)(V) length: 2.474808e+04um, number of vias: 274
[11/17 02:27:48   1114s] [NR-eGR] Layer5(Metal5)(H) length: 8.385780e+03um, number of vias: 10
[11/17 02:27:48   1114s] [NR-eGR] Layer6(Metal6)(V) length: 3.670795e+02um, number of vias: 0
[11/17 02:27:48   1114s] [NR-eGR] Total length: 1.548880e+05um, number of vias: 26271
[11/17 02:27:48   1114s] [NR-eGR] --------------------------------------------------------------------------
[11/17 02:27:48   1114s] [NR-eGR] Total clock nets wire length: 9.047130e+03um 
[11/17 02:27:48   1114s] [NR-eGR] --------------------------------------------------------------------------
[11/17 02:27:48   1114s] [NR-eGR] End Peak syMemory usage = 1449.5 MB
[11/17 02:27:48   1114s] [NR-eGR] Early Global Router Kernel+IO runtime : 0.07 seconds
[11/17 02:27:48   1114s] Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
[11/17 02:27:48   1114s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 02:27:48   1114s] Type 'man IMPEXT-3530' for more detail.
[11/17 02:27:48   1114s] PreRoute RC Extraction called for design dpram.
[11/17 02:27:48   1114s] RC Extraction called in multi-corner(1) mode.
[11/17 02:27:48   1114s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 02:27:48   1114s] Type 'man IMPEXT-6197' for more detail.
[11/17 02:27:48   1114s] RCMode: PreRoute
[11/17 02:27:48   1114s]       RC Corner Indexes            0   
[11/17 02:27:48   1114s] Capacitance Scaling Factor   : 1.00000 
[11/17 02:27:48   1114s] Resistance Scaling Factor    : 1.00000 
[11/17 02:27:48   1114s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 02:27:48   1114s] Clock Res. Scaling Factor    : 1.00000 
[11/17 02:27:48   1114s] Shrink Factor                : 1.00000
[11/17 02:27:48   1114s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 02:27:48   1114s] Updating RC grid for preRoute extraction ...
[11/17 02:27:48   1114s] Initializing multi-corner resistance tables ...
[11/17 02:27:48   1114s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1449.516M)
[11/17 02:27:48   1114s] Compute RC Scale Done ...
[11/17 02:27:48   1114s] [hotspot] +------------+---------------+---------------+
[11/17 02:27:48   1114s] [hotspot] |            |   max hotspot | total hotspot |
[11/17 02:27:48   1114s] [hotspot] +------------+---------------+---------------+
[11/17 02:27:48   1114s] [hotspot] | normalized |          0.00 |          0.00 |
[11/17 02:27:48   1114s] [hotspot] +------------+---------------+---------------+
[11/17 02:27:48   1114s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[11/17 02:27:48   1114s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[11/17 02:27:48   1114s] #################################################################################
[11/17 02:27:48   1114s] # Design Stage: PreRoute
[11/17 02:27:48   1114s] # Design Name: dpram
[11/17 02:27:48   1114s] # Design Mode: 90nm
[11/17 02:27:48   1114s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:27:48   1114s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:27:48   1114s] # Signoff Settings: SI Off 
[11/17 02:27:48   1114s] #################################################################################
[11/17 02:27:48   1114s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:27:48   1114s] Calculate delays in BcWc mode...
[11/17 02:27:48   1114s] Topological Sorting (REAL = 0:00:00.0, MEM = 1504.8M, InitMEM = 1504.8M)
[11/17 02:27:48   1114s] Start delay calculation (fullDC) (1 T). (MEM=1504.75)
[11/17 02:27:49   1114s] End AAE Lib Interpolated Model. (MEM=1520.88 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:49   1115s] Total number of fetched objects 1545
[11/17 02:27:49   1115s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:49   1115s] End delay calculation. (MEM=1520.88 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:27:49   1115s] End delay calculation (fullDC). (MEM=1520.88 CPU=0:00:00.3 REAL=0:00:01.0)
[11/17 02:27:49   1115s] *** CDM Built up (cpu=0:00:00.3  real=0:00:01.0  mem= 1520.9M) ***
[11/17 02:27:49   1115s] Begin: GigaOpt postEco DRV Optimization
[11/17 02:27:49   1115s] Info: 1 clock net  excluded from IPO operation.
[11/17 02:27:49   1115s] PhyDesignGrid: maxLocalDensity 0.98
[11/17 02:27:49   1115s] ### Creating PhyDesignMc. totSessionCpu=0:18:35 mem=1520.9M
[11/17 02:27:49   1115s] Core basic site is tsm3site
[11/17 02:27:49   1115s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 02:27:49   1115s] Mark StBox On SiteArr starts
[11/17 02:27:49   1115s] Mark StBox On SiteArr ends
[11/17 02:27:49   1115s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1520.9MB).
[11/17 02:27:49   1115s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:35 mem=1520.9M
[11/17 02:27:49   1115s] 
[11/17 02:27:49   1115s] #optDebug: {2, 1.000, 0.8500} {3, 0.784, 0.8500} {4, 0.567, 0.8500} {5, 0.135, 0.4353} {6, 0.135, 0.4353} 
[11/17 02:27:49   1115s] ### Creating LA Mngr. totSessionCpu=0:18:35 mem=1520.9M
[11/17 02:27:49   1115s] ### Creating LA Mngr, finished. totSessionCpu=0:18:35 mem=1520.9M
[11/17 02:27:50   1115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 02:27:50   1115s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[11/17 02:27:50   1115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 02:27:50   1115s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[11/17 02:27:50   1115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 02:27:50   1115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 02:27:50   1115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.93|     0.00|       0|       0|       0|  70.31|          |         |
[11/17 02:27:50   1115s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[11/17 02:27:50   1115s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     3.93|     0.00|       0|       0|       0|  70.31| 0:00:00.0|  1597.2M|
[11/17 02:27:50   1115s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[11/17 02:27:50   1115s] **** Begin NDR-Layer Usage Statistics ****
[11/17 02:27:50   1115s] 0 Ndr or Layer constraints added by optimization 
[11/17 02:27:50   1115s] **** End NDR-Layer Usage Statistics ****
[11/17 02:27:50   1115s] 
[11/17 02:27:50   1115s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:01.0 mem=1597.2M) ***
[11/17 02:27:50   1115s] 
[11/17 02:27:50   1115s] End: GigaOpt postEco DRV Optimization
[11/17 02:27:50   1115s] **INFO: Flow update: Design timing is met.
[11/17 02:27:50   1115s] **INFO: Flow update: Design timing is met.
[11/17 02:27:50   1115s] **INFO: Flow update: Design timing is met.
[11/17 02:27:50   1115s] *** Steiner Routed Nets: 0.000%; Threshold: 100; Threshold for Hold: 100
[11/17 02:27:50   1115s] ### Creating LA Mngr. totSessionCpu=0:18:36 mem=1578.1M
[11/17 02:27:50   1115s] ### Creating LA Mngr, finished. totSessionCpu=0:18:36 mem=1578.1M
[11/17 02:27:50   1115s] Re-routed 0 nets
[11/17 02:27:50   1115s] 
[11/17 02:27:50   1115s] Active setup views:
[11/17 02:27:50   1115s]  worst
[11/17 02:27:50   1115s]   Dominating endpoints: 0
[11/17 02:27:50   1115s]   Dominating TNS: -0.000
[11/17 02:27:50   1115s] 
[11/17 02:27:50   1115s] Extraction called for design 'dpram' of instances=2177 and nets=1563 using extraction engine 'preRoute' .
[11/17 02:27:50   1115s] **WARN: (IMPEXT-3530):	The process node is not set. Use the command setDesignMode -process <process node> prior to extraction for maximum accuracy and optimal automatic threshold setting.
[11/17 02:27:50   1115s] Type 'man IMPEXT-3530' for more detail.
[11/17 02:27:50   1115s] PreRoute RC Extraction called for design dpram.
[11/17 02:27:50   1115s] RC Extraction called in multi-corner(1) mode.
[11/17 02:27:50   1115s] **WARN: (IMPEXT-6197):	The Cap table file is not specified. This will result in lower parasitic accuracy when using preRoute extraction or postRoute extraction with effort level 'low'. It is recommended to generate the Cap table file using the 'generateCapTbl' command and specify it before extraction using 'create_rc_corner/update_rc_corner -cap_table'.
[11/17 02:27:50   1115s] Type 'man IMPEXT-6197' for more detail.
[11/17 02:27:50   1115s] RCMode: PreRoute
[11/17 02:27:50   1115s]       RC Corner Indexes            0   
[11/17 02:27:50   1115s] Capacitance Scaling Factor   : 1.00000 
[11/17 02:27:50   1115s] Resistance Scaling Factor    : 1.00000 
[11/17 02:27:50   1115s] Clock Cap. Scaling Factor    : 1.00000 
[11/17 02:27:50   1115s] Clock Res. Scaling Factor    : 1.00000 
[11/17 02:27:50   1115s] Shrink Factor                : 1.00000
[11/17 02:27:50   1115s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/17 02:27:50   1115s] Initializing multi-corner resistance tables ...
[11/17 02:27:50   1115s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1563.984M)
[11/17 02:27:50   1115s] #################################################################################
[11/17 02:27:50   1115s] # Design Stage: PreRoute
[11/17 02:27:50   1115s] # Design Name: dpram
[11/17 02:27:50   1115s] # Design Mode: 90nm
[11/17 02:27:50   1115s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:27:50   1115s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:27:50   1115s] # Signoff Settings: SI Off 
[11/17 02:27:50   1115s] #################################################################################
[11/17 02:27:50   1116s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:27:50   1116s] Calculate delays in BcWc mode...
[11/17 02:27:50   1116s] Topological Sorting (REAL = 0:00:00.0, MEM = 1562.0M, InitMEM = 1562.0M)
[11/17 02:27:50   1116s] Start delay calculation (fullDC) (1 T). (MEM=1561.98)
[11/17 02:27:50   1116s] End AAE Lib Interpolated Model. (MEM=1578.12 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:50   1116s] Total number of fetched objects 1545
[11/17 02:27:50   1116s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:50   1116s] End delay calculation. (MEM=1578.12 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:27:50   1116s] End delay calculation (fullDC). (MEM=1578.12 CPU=0:00:00.3 REAL=0:00:00.0)
[11/17 02:27:50   1116s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 1578.1M) ***
[11/17 02:27:50   1116s] *** Done Building Timing Graph (cpu=0:00:00.4 real=0:00:00.0 totSessionCpu=0:18:36 mem=1578.1M)
[11/17 02:27:50   1116s] Reported timing to dir ./timingReports
[11/17 02:27:50   1116s] **optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1236.0M, totSessionCpu=0:18:36 **
[11/17 02:27:50   1116s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:08, real = 0:00:08, mem = 1236.3M, totSessionCpu=0:18:37 **
[11/17 02:27:50   1116s] Deleting Cell Server ...
[11/17 02:27:50   1116s] Deleting Lib Analyzer.
[11/17 02:27:50   1116s] *** Finished optDesign ***
[11/17 02:27:50   1116s] 
[11/17 02:27:50   1116s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=0:00:11.1 real=0:00:11.1)
[11/17 02:27:50   1116s] 	OPT_RUNTIME:            reclaim (count =  1): (cpu=0:00:04.8 real=0:00:04.8)
[11/17 02:27:50   1116s] 	OPT_RUNTIME:          postTROpt (count =  1): (cpu=0:00:01.1 real=0:00:01.1)
[11/17 02:27:50   1116s] Info: pop threads available for lower-level modules during optimization.
[11/17 02:27:50   1116s] Info: Destroy the CCOpt slew target map.
[11/17 02:27:50   1116s] <CMD> optDesign -postCTS -hold
[11/17 02:27:50   1116s] **INFO: setDesignMode -flowEffort standard -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[11/17 02:27:50   1116s] GigaOpt running with 1 threads.
[11/17 02:27:50   1116s] Info: 1 threads available for lower-level modules during optimization.
[11/17 02:27:50   1116s] Core basic site is tsm3site
[11/17 02:27:50   1116s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 02:27:50   1116s] Mark StBox On SiteArr starts
[11/17 02:27:50   1116s] Mark StBox On SiteArr ends
[11/17 02:27:50   1116s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:50   1116s] Summary for sequential cells identification: 
[11/17 02:27:50   1116s]   Identified SBFF number: 116
[11/17 02:27:50   1116s]   Identified MBFF number: 0
[11/17 02:27:50   1116s]   Identified SB Latch number: 0
[11/17 02:27:50   1116s]   Identified MB Latch number: 0
[11/17 02:27:50   1116s]   Not identified SBFF number: 24
[11/17 02:27:50   1116s]   Not identified MBFF number: 0
[11/17 02:27:50   1116s]   Not identified SB Latch number: 0
[11/17 02:27:50   1116s]   Not identified MB Latch number: 0
[11/17 02:27:50   1116s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:50   1116s] Creating Cell Server, finished. 
[11/17 02:27:50   1116s] 
[11/17 02:27:50   1116s] #spOpts: mergeVia=F 
[11/17 02:27:50   1116s] #spOpts: mergeVia=F 
[11/17 02:27:50   1116s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1459.9MB).
[11/17 02:27:50   1116s] 
[11/17 02:27:50   1116s] Creating Lib Analyzer ...
[11/17 02:27:50   1116s]  Visiting view : worst
[11/17 02:27:50   1116s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:50   1116s]  Visiting view : best
[11/17 02:27:50   1116s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[11/17 02:27:50   1116s]  Visiting view : worst
[11/17 02:27:50   1116s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:50   1116s]  Setting StdDelay to 52.40
[11/17 02:27:50   1116s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/17 02:27:50   1116s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/17 02:27:50   1116s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/17 02:27:50   1116s] 
[11/17 02:27:52   1118s] Creating Lib Analyzer, finished. 
[11/17 02:27:52   1118s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 1188.8M, totSessionCpu=0:18:39 **
[11/17 02:27:52   1118s] *** optDesign -postCTS ***
[11/17 02:27:52   1118s] DRC Margin: user margin 0.0
[11/17 02:27:52   1118s] Hold Target Slack: user slack 0
[11/17 02:27:52   1118s] Setup Target Slack: user slack 0;
[11/17 02:27:52   1118s] setUsefulSkewMode -ecoRoute false
[11/17 02:27:52   1118s] Deleting Cell Server ...
[11/17 02:27:52   1118s] Deleting Lib Analyzer.
[11/17 02:27:52   1118s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:52   1118s] Summary for sequential cells identification: 
[11/17 02:27:52   1118s]   Identified SBFF number: 116
[11/17 02:27:52   1118s]   Identified MBFF number: 0
[11/17 02:27:52   1118s]   Identified SB Latch number: 0
[11/17 02:27:52   1118s]   Identified MB Latch number: 0
[11/17 02:27:52   1118s]   Not identified SBFF number: 24
[11/17 02:27:52   1118s]   Not identified MBFF number: 0
[11/17 02:27:52   1118s]   Not identified SB Latch number: 0
[11/17 02:27:52   1118s]   Not identified MB Latch number: 0
[11/17 02:27:52   1118s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:52   1118s] Creating Cell Server, finished. 
[11/17 02:27:52   1118s] 
[11/17 02:27:52   1118s] Deleting Cell Server ...
[11/17 02:27:52   1118s] Start to check current routing status for nets...
[11/17 02:27:52   1118s] All nets are already routed correctly.
[11/17 02:27:52   1118s] End to check current routing status for nets (mem=1421.3M)
[11/17 02:27:52   1118s] ### Creating LA Mngr. totSessionCpu=0:18:39 mem=1488.0M
[11/17 02:27:54   1120s] ### Creating LA Mngr, finished. totSessionCpu=0:18:41 mem=1488.0M
[11/17 02:27:55   1120s] Compute RC Scale Done ...
[11/17 02:27:55   1120s] *info: All cells identified as Buffer and Delay cells:
[11/17 02:27:55   1120s] *info:   with footprint "DLY2X1" or "BUFX2": 
[11/17 02:27:55   1120s] *info: ------------------------------------------------------------------
[11/17 02:27:55   1120s] *info: (dly) DLY4X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY3X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY2X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY1X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY4X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY3X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY2X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (dly) DLY1X1              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFXL               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX1               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX1            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFXL            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX2            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX2               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX3            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX3               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX4            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX4               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX8            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX8               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX12              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX16              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX12           -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX20              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX16           -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX20           -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFXL               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX1               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX1            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFXL            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX2            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX2               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX3            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX3               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX4            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX4               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX8            -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX8               -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX12              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX16              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX12           -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) BUFX20              -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX16           -  tsmc18
[11/17 02:27:55   1120s] *info: (buf) CLKBUFX20           -  tsmc18
[11/17 02:27:55   1120s] PhyDesignGrid: maxLocalDensity 0.98
[11/17 02:27:55   1120s] ### Creating PhyDesignMc. totSessionCpu=0:18:41 mem=1570.7M
[11/17 02:27:55   1120s] #spOpts: mergeVia=F 
[11/17 02:27:55   1120s] Core basic site is tsm3site
[11/17 02:27:55   1120s] Layer info - lib-1st H=1, V=2.  Cell-FPin=1. Top-pin=2
[11/17 02:27:55   1120s] Mark StBox On SiteArr starts
[11/17 02:27:55   1120s] Mark StBox On SiteArr ends
[11/17 02:27:55   1120s] [CPU] DPlace-Init (cpu=0:00:00.0, real=0:00:00.0, mem=1570.7MB).
[11/17 02:27:55   1120s] ### Creating PhyDesignMc, finished. totSessionCpu=0:18:41 mem=1570.7M
[11/17 02:27:55   1120s] GigaOpt Hold Optimizer is used
[11/17 02:27:55   1121s] End AAE Lib Interpolated Model. (MEM=1570.69 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:55   1121s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=0:18:41 mem=1570.7M ***
[11/17 02:27:55   1121s] ### Creating LA Mngr. totSessionCpu=0:18:41 mem=1570.7M
[11/17 02:27:55   1121s] ### Creating LA Mngr, finished. totSessionCpu=0:18:41 mem=1570.7M
[11/17 02:27:55   1121s] 
[11/17 02:27:55   1121s] Creating Lib Analyzer ...
[11/17 02:27:55   1121s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/17 02:27:55   1121s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/17 02:27:55   1121s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/17 02:27:55   1121s] 
[11/17 02:27:57   1123s] Creating Lib Analyzer, finished. 
[11/17 02:27:57   1123s] gigaOpt Hold fixing search radius: 201.600000 Microns (40 stdCellHgt)
[11/17 02:27:57   1123s] gigaOpt Hold fixing search radius on new term: 25.200000 Microns (5 stdCellHgt)
[11/17 02:27:57   1123s] *info: Run optDesign holdfix with 1 thread.
[11/17 02:27:57   1123s] Effort level <high> specified for reg2reg path_group
[11/17 02:27:57   1123s] End AAE Lib Interpolated Model. (MEM=1627.92 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:57   1123s] **INFO: Starting Blocking QThread with 1 CPU
[11/17 02:27:57   1123s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/17 02:27:57   1123s] *** QThread HoldInit [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.9M
[11/17 02:27:57   1123s] #################################################################################
[11/17 02:27:57   1123s] # Design Stage: PreRoute
[11/17 02:27:57   1123s] # Design Name: dpram
[11/17 02:27:57   1123s] # Design Mode: 90nm
[11/17 02:27:57   1123s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:27:57   1123s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:27:57   1123s] # Signoff Settings: SI Off 
[11/17 02:27:57   1123s] #################################################################################
[11/17 02:27:57   1123s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:27:57   1123s] Calculate delays in BcWc mode...
[11/17 02:27:57   1123s] Calculate delays in BcWc mode...
[11/17 02:27:57   1123s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/17 02:27:57   1123s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/17 02:27:57   1123s] *** Calculating scaling factor for min libraries using the default operating condition of each library.
[11/17 02:27:57   1123s] End AAE Lib Interpolated Model. (MEM=0.945312 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:57   1123s] Total number of fetched objects 1545
[11/17 02:27:57   1123s] Total number of fetched objects 1545
[11/17 02:27:57   1123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:57   1123s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:27:57   1123s] End delay calculation. (MEM=0 CPU=0:00:00.3 REAL=0:00:00.0)
[11/17 02:27:57   1123s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.5 REAL=0:00:00.0)
[11/17 02:27:57   1123s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 0.0M) ***
[11/17 02:27:57   1123s] *** Done Building Timing Graph (cpu=0:00:00.5 real=0:00:00.0 totSessionCpu=0:00:00.6 mem=0.0M)
[11/17 02:27:57   1123s] 
[11/17 02:27:57   1123s] Views Dominance Info:
[11/17 02:27:57   1123s]  best
[11/17 02:27:57   1123s]   Dominating WNS: 0.2478ns
[11/17 02:27:57   1123s]   Dominating TNS: 0.0000ns
[11/17 02:27:57   1123s]   Dominating nodes: 1040
[11/17 02:27:57   1123s]   Dominating failing nodes: 0
[11/17 02:27:57   1123s]  worst
[11/17 02:27:57   1123s]   Dominating WNS: 0.0000ns
[11/17 02:27:57   1123s]   Dominating TNS: 0.0000ns
[11/17 02:27:57   1123s]   Dominating nodes: 0
[11/17 02:27:57   1123s]   Dominating failing nodes: 0
[11/17 02:27:57   1123s] 
[11/17 02:27:57   1123s] Active hold views:
[11/17 02:27:57   1123s]  best
[11/17 02:27:57   1123s]   Dominating endpoints: 1040
[11/17 02:27:57   1123s]   Dominating TNS: -0.000
[11/17 02:27:57   1123s] 
[11/17 02:27:57   1123s] Done building cte hold timing graph (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[11/17 02:27:57   1123s] Done building hold timer [1 node(s), 0 edge(s), 1 view(s)] (fixHold) cpu=0:00:00.7 real=0:00:01.0 totSessionCpu=0:00:00.7 mem=0.0M ***
[11/17 02:27:57   1123s] *** QThread HoldInit [finish] : cpu/real = 0:00:00.7/0:00:01.0 (0.7), mem = 0.0M
[11/17 02:27:58   1123s]  
_______________________________________________________________________
[11/17 02:27:58   1123s] Done building cte setup timing graph (fixHold) cpu=0:00:02.3 real=0:00:03.0 totSessionCpu=0:18:43 mem=1627.9M ***
[11/17 02:27:58   1123s] *info: category slack lower bound [L 0.0] default
[11/17 02:27:58   1123s] *info: category slack lower bound [H 0.0] reg2reg 
[11/17 02:27:58   1123s] --------------------------------------------------- 
[11/17 02:27:58   1123s]    Setup Violation Summary with Target Slack (0.000 ns)
[11/17 02:27:58   1123s] --------------------------------------------------- 
[11/17 02:27:58   1123s]          WNS    reg2regWNS
[11/17 02:27:58   1123s]     3.935 ns      7.607 ns
[11/17 02:27:58   1123s] --------------------------------------------------- 
[11/17 02:27:58   1123s] Restoring autoHoldViews:  best
[11/17 02:27:58   1123s] Restoring autoViewHoldTargetSlack: 0
[11/17 02:27:58   1123s] 
------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

Setup views included:
 worst
Hold  views included:
 best worst

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
Deleting Cell Server ...
[11/17 02:27:58   1123s] Deleting Lib Analyzer.
[11/17 02:27:58   1123s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:58   1123s] Summary for sequential cells identification: 
[11/17 02:27:58   1123s]   Identified SBFF number: 116
[11/17 02:27:58   1123s]   Identified MBFF number: 0
[11/17 02:27:58   1123s]   Identified SB Latch number: 0
[11/17 02:27:58   1123s]   Identified MB Latch number: 0
[11/17 02:27:58   1123s]   Not identified SBFF number: 24
[11/17 02:27:58   1123s]   Not identified MBFF number: 0
[11/17 02:27:58   1123s]   Not identified SB Latch number: 0
[11/17 02:27:58   1123s]   Not identified MB Latch number: 0
[11/17 02:27:58   1123s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:58   1123s] Creating Cell Server, finished. 
[11/17 02:27:58   1123s] 
[11/17 02:27:58   1123s] Deleting Cell Server ...
[11/17 02:27:58   1123s] 
[11/17 02:27:58   1123s] Creating Lib Analyzer ...
[11/17 02:27:58   1123s] Creating Cell Server ...(0, 0, 0, 0)
[11/17 02:27:58   1123s] Summary for sequential cells identification: 
[11/17 02:27:58   1123s]   Identified SBFF number: 116
[11/17 02:27:58   1123s]   Identified MBFF number: 0
[11/17 02:27:58   1123s]   Identified SB Latch number: 0
[11/17 02:27:58   1123s]   Identified MB Latch number: 0
[11/17 02:27:58   1123s]   Not identified SBFF number: 24
[11/17 02:27:58   1123s]   Not identified MBFF number: 0
[11/17 02:27:58   1123s]   Not identified SB Latch number: 0
[11/17 02:27:58   1123s]   Not identified MB Latch number: 0
[11/17 02:27:58   1123s]   Number of sequential cells which are not FFs: 38
[11/17 02:27:58   1123s] Creating Cell Server, finished. 
[11/17 02:27:58   1123s] 
[11/17 02:27:58   1123s]  Visiting view : worst
[11/17 02:27:58   1123s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:58   1123s]  Visiting view : best
[11/17 02:27:58   1123s]    : PowerDomain = none : Weighted F : unweighted  = 25.30 (1.000)
[11/17 02:27:58   1123s]  Visiting view : worst
[11/17 02:27:58   1123s]    : PowerDomain = none : Weighted F : unweighted  = 52.40 (1.000)
[11/17 02:27:58   1123s]  Setting StdDelay to 52.40
[11/17 02:27:58   1123s] Total number of usable buffers from Lib Analyzer: 18 ( CLKBUFXL CLKBUFX3 CLKBUFX2 CLKBUFX1 BUFXL BUFX3 BUFX2 BUFX1 CLKBUFX4 BUFX4 CLKBUFX8 BUFX8 BUFX12 BUFX16 CLKBUFX12 BUFX20 CLKBUFX16 CLKBUFX20)
[11/17 02:27:58   1123s] Total number of usable inverters from Lib Analyzer: 18 ( INVXL INVX1 INVX2 CLKINVXL CLKINVX3 CLKINVX2 CLKINVX1 INVX4 INVX3 CLKINVX4 INVX8 CLKINVX8 INVX12 INVX16 INVX20 CLKINVX12 CLKINVX16 CLKINVX20)
[11/17 02:27:58   1123s] Total number of usable delay cells from Lib Analyzer: 4 ( DLY2X1 DLY1X1 DLY4X1 DLY3X1)
[11/17 02:27:58   1123s] 
[11/17 02:28:00   1125s] Creating Lib Analyzer, finished. 
[11/17 02:28:00   1125s] 
[11/17 02:28:00   1125s] *Info: minBufDelay = 112.9 ps, libStdDelay = 52.4 ps, minBufSize = 53222400 (4.0)
[11/17 02:28:00   1125s] *Info: worst delay setup view: worst
[11/17 02:28:00   1125s] Footprint list for hold buffering (delay unit: ps)
[11/17 02:28:00   1125s] =================================================================
[11/17 02:28:00   1125s] *Info:  holdDelay delayRatio IGArea drvRes cellname(iterm,oterm)
[11/17 02:28:00   1125s] ------------------------------------------------------------------
[11/17 02:28:00   1125s] *Info:      128.5       1.00    4.0  17.22 BUFX3 (A,Y)
[11/17 02:28:00   1125s] *Info:      142.1       1.00    4.0  22.15 CLKBUFX3 (A,Y)
[11/17 02:28:00   1125s] *Info:      136.6       1.00    4.0  25.80 BUFX2 (A,Y)
[11/17 02:28:00   1125s] *Info:      139.7       1.00    4.0  33.89 CLKBUFX2 (A,Y)
[11/17 02:28:00   1125s] *Info:      147.5       1.00    4.0  52.03 BUFX1 (A,Y)
[11/17 02:28:00   1125s] *Info:      179.7       1.00    4.0  62.51 CLKBUFX1 (A,Y)
[11/17 02:28:00   1125s] *Info:      122.1       1.00    4.0  62.70 CLKBUFXL (A,Y)
[11/17 02:28:00   1125s] *Info:      164.1       1.00    4.0  71.83 BUFXL (A,Y)
[11/17 02:28:00   1125s] *Info:      125.9       1.00    5.0  12.92 BUFX4 (A,Y)
[11/17 02:28:00   1125s] *Info:      142.2       1.00    5.0  16.49 CLKBUFX4 (A,Y)
[11/17 02:28:00   1125s] *Info:      278.3       1.00    6.0  52.14 DLY1X1 (A,Y)
[11/17 02:28:00   1125s] *Info:      534.5       1.00    6.0  53.39 DLY2X1 (A,Y)
[11/17 02:28:00   1125s] *Info:      128.7       1.00    7.0   7.86 CLKBUFX8 (A,Y)
[11/17 02:28:00   1125s] *Info:      824.9       1.00    7.0  54.96 DLY3X1 (A,Y)
[11/17 02:28:00   1125s] *Info:     1141.7       1.00    7.0  56.81 DLY4X1 (A,Y)
[11/17 02:28:00   1125s] *Info:      112.9       1.00    9.0   6.35 BUFX8 (A,Y)
[11/17 02:28:00   1125s] *Info:      113.8       1.00   10.0   4.23 BUFX12 (A,Y)
[11/17 02:28:00   1125s] *Info:      114.4       1.00   13.0   3.17 BUFX16 (A,Y)
[11/17 02:28:00   1125s] *Info:      112.9       1.00   16.0   2.54 BUFX20 (A,Y)
[11/17 02:28:00   1125s] *Info:      128.2       1.00   16.0   3.17 CLKBUFX12 (A,Y)
[11/17 02:28:00   1125s] *Info:      132.5       1.00   19.0   2.44 CLKBUFX16 (A,Y)
[11/17 02:28:00   1125s] *Info:      128.3       1.00   24.0   1.94 CLKBUFX20 (A,Y)
[11/17 02:28:00   1125s] =================================================================
[11/17 02:28:00   1125s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1245.5M, totSessionCpu=0:18:46 **
[11/17 02:28:00   1125s] Info: 1 clock net  excluded from IPO operation.
[11/17 02:28:00   1125s] --------------------------------------------------- 
[11/17 02:28:00   1125s]    Hold Timing Summary  - Initial 
[11/17 02:28:00   1125s] --------------------------------------------------- 
[11/17 02:28:00   1125s]  Target slack: 0.000 ns
[11/17 02:28:00   1125s] View: best 
[11/17 02:28:00   1125s] 	WNS: 0.248 
[11/17 02:28:00   1125s] 	TNS: 0.000 
[11/17 02:28:00   1125s] 	VP: 0 
[11/17 02:28:00   1125s] 	Worst hold path end point: mem_reg[23][0]1800/D 
[11/17 02:28:00   1125s] --------------------------------------------------- 
[11/17 02:28:00   1125s]    Setup Timing Summary  - Initial 
[11/17 02:28:00   1125s] --------------------------------------------------- 
[11/17 02:28:00   1125s]  Target slack: 0.000 ns
[11/17 02:28:00   1125s] View: worst 
[11/17 02:28:00   1125s] 	WNS: 3.935 
[11/17 02:28:00   1125s] 	TNS: 0.000 
[11/17 02:28:00   1125s] 	VP: 0 
[11/17 02:28:00   1125s] 	Worst setup path end point:mem_reg[0][6]/SE 
[11/17 02:28:00   1125s] --------------------------------------------------- 
[11/17 02:28:00   1125s] *** Hold timing is met. Hold fixing is not needed 
[11/17 02:28:00   1125s] 
[11/17 02:28:00   1125s] Active setup views:
[11/17 02:28:00   1125s]  worst
[11/17 02:28:00   1125s]   Dominating endpoints: 0
[11/17 02:28:00   1125s]   Dominating TNS: -0.000
[11/17 02:28:00   1125s] 
[11/17 02:28:00   1125s] Reported timing to dir ./timingReports
[11/17 02:28:00   1125s] **optDesign ... cpu = 0:00:07, real = 0:00:08, mem = 1237.4M, totSessionCpu=0:18:46 **
[11/17 02:28:00   1125s] End AAE Lib Interpolated Model. (MEM=1464.37 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:28:00   1125s] **INFO: Starting Blocking QThread with 1 CPU
[11/17 02:28:00   1125s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[11/17 02:28:00   1125s] *** QThread HoldRpt [begin] : cpu/real = 0:00:00.0/0:00:00.0 (0.0), mem = 0.4M
[11/17 02:28:00   1125s] #################################################################################
[11/17 02:28:00   1125s] # Design Stage: PreRoute
[11/17 02:28:00   1125s] # Design Name: dpram
[11/17 02:28:00   1125s] # Design Mode: 90nm
[11/17 02:28:00   1125s] # Analysis Mode: MMMC Non-OCV 
[11/17 02:28:00   1125s] # Parasitics Mode: No SPEF/RCDB
[11/17 02:28:00   1125s] # Signoff Settings: SI Off 
[11/17 02:28:00   1125s] #################################################################################
[11/17 02:28:00   1125s] AAE_INFO: 1 threads acquired from CTE.
[11/17 02:28:00   1125s] Calculate delays in BcWc mode...
[11/17 02:28:00   1125s] Topological Sorting (REAL = 0:00:00.0, MEM = 0.0M, InitMEM = 0.0M)
[11/17 02:28:00   1125s] Start delay calculation (fullDC) (1 T). (MEM=0)
[11/17 02:28:00   1125s] *** Calculating scaling factor for min libraries using the default operating condition of each library.
[11/17 02:28:00   1125s] End AAE Lib Interpolated Model. (MEM=0.390625 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:28:00   1125s] Total number of fetched objects 1545
[11/17 02:28:00   1125s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/17 02:28:00   1125s] End delay calculation. (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:28:00   1125s] End delay calculation (fullDC). (MEM=0 CPU=0:00:00.2 REAL=0:00:00.0)
[11/17 02:28:00   1125s] *** CDM Built up (cpu=0:00:00.3  real=0:00:00.0  mem= 0.0M) ***
[11/17 02:28:00   1125s] *** Done Building Timing Graph (cpu=0:00:00.3 real=0:00:00.0 totSessionCpu=0:00:00.4 mem=0.0M)
[11/17 02:28:00   1125s] *** QThread HoldRpt [finish] : cpu/real = 0:00:00.4/0:00:00.0 (0.0), mem = 0.0M
[11/17 02:28:00   1125s]  
_______________________________________________________________________
[11/17 02:28:01   1125s] 
------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

Setup views included:
 worst 
Hold  views included:
 best

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  3.935  |  7.607  |  3.935  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  3088   |  1040   |  2064   |
+--------------------+---------+---------+---------+

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.248  |  0.248  |  0.000  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|  1040   |  1040   |    0    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 70.311%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------
*** Final Summary (holdfix) CPU=0:00:00.2, REAL=0:00:01.0, MEM=1466.4M
[11/17 02:28:01   1125s] **optDesign ... cpu = 0:00:07, real = 0:00:09, mem = 1237.5M, totSessionCpu=0:18:46 **
[11/17 02:28:01   1125s] *** Finished optDesign ***
[11/17 02:28:01   1125s] 
[11/17 02:28:01   1125s] 	OPT_RUNTIME:          optDesign (count =  2): (cpu=0:00:09.2 real=0:00:10.3)
[11/17 02:28:01   1125s] Info: pop threads available for lower-level modules during optimization.
[11/17 02:28:01   1125s] Deleting Lib Analyzer.
[11/17 02:28:01   1125s] Info: Destroy the CCOpt slew target map.
[11/17 02:30:14   1136s] <CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/17 02:30:14   1136s] <CMD> optDesign -postRoute
[11/17 02:30:14   1136s] **ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> setOptMode -fixCap true -fixTran true -fixFanoutLoad false
[11/17 02:30:26   1137s] <CMD> optDesign -postRoute
[11/17 02:30:26   1137s] **ERROR: (IMPOPT-608):	Design is not routed yet.
<CMD> setLayerPreference shield -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference unknowState -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference metalFill -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference wire -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference via -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference patch -isVisible 0
[11/17 02:31:30   1141s] <CMD> setLayerPreference trim -isVisible 0
[11/17 02:31:32   1142s] <CMD> setLayerPreference shield -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference unknowState -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference metalFill -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference wire -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference via -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference patch -isVisible 1
[11/17 02:31:32   1142s] <CMD> setLayerPreference trim -isVisible 1
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 02:31:34   1142s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 02:31:36   1142s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM1 -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM2Cont -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM2 -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM3Cont -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM3 -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM4Cont -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM4 -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM5Cont -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM5 -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM6Cont -isVisible 0
[11/17 02:31:44   1143s] <CMD> setLayerPreference allM6 -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference shield -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference unknowState -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference metalFill -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference wire -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference via -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference patch -isVisible 0
[11/17 02:31:47   1143s] <CMD> setLayerPreference trim -isVisible 0
[11/17 02:31:49   1143s] <CMD> setLayerPreference shield -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference unknowState -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference metalFill -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference wire -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference via -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference patch -isVisible 1
[11/17 02:31:49   1143s] <CMD> setLayerPreference trim -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM1 -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM2Cont -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM2 -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM3Cont -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM3 -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM4Cont -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM4 -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM5Cont -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM5 -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM6Cont -isVisible 1
[11/17 02:31:56   1143s] <CMD> setLayerPreference allM6 -isVisible 1
[11/17 02:32:40   1146s] <CMD> saveDesign dpram.enc
[11/17 02:32:40   1146s] % Begin save design ... (date=11/17 02:32:40, mem=1238.2M)
[11/17 02:32:40   1146s] % Begin Save netlist data ... (date=11/17 02:32:40, mem=1239.5M)
[11/17 02:32:40   1146s] Writing Binary DB to dpram.enc.dat/dpram.v.bin in single-threaded mode...
[11/17 02:32:40   1146s] % End Save netlist data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.6M, current mem=1239.6M)
[11/17 02:32:40   1146s] % Begin Save AAE data ... (date=11/17 02:32:40, mem=1239.6M)
[11/17 02:32:40   1146s] Saving AAE Data ...
[11/17 02:32:40   1146s] % End Save AAE data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.7M, current mem=1239.7M)
[11/17 02:32:40   1146s] % Begin Save clock tree data ... (date=11/17 02:32:40, mem=1239.8M)
[11/17 02:32:40   1146s] % End Save clock tree data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1239.8M, current mem=1239.8M)
[11/17 02:32:40   1146s] Saving preference file dpram.enc.dat/gui.pref.tcl ...
[11/17 02:32:40   1146s] Saving mode setting ...
[11/17 02:32:40   1146s] Saving global file ...
[11/17 02:32:40   1146s] % Begin Save floorplan data ... (date=11/17 02:32:40, mem=1240.4M)
[11/17 02:32:40   1146s] Saving floorplan file ...
[11/17 02:32:40   1146s] % End Save floorplan data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.4M, current mem=1240.4M)
[11/17 02:32:40   1146s] Saving Drc markers ...
[11/17 02:32:40   1146s] ... 998 markers are saved ...
[11/17 02:32:40   1146s] ... 996 geometry drc markers are saved ...
[11/17 02:32:40   1146s] ... 2 antenna drc markers are saved ...
[11/17 02:32:40   1146s] % Begin Save placement data ... (date=11/17 02:32:40, mem=1240.4M)
[11/17 02:32:40   1146s] ** Saving stdCellPlacement_binary (version# 1) ...
[11/17 02:32:40   1146s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1464.4M) ***
[11/17 02:32:40   1146s] % End Save placement data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.5M, current mem=1240.5M)
[11/17 02:32:40   1146s] % Begin Save routing data ... (date=11/17 02:32:40, mem=1240.5M)
[11/17 02:32:40   1146s] Saving route file ...
[11/17 02:32:40   1147s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1464.4M) ***
[11/17 02:32:40   1147s] % End Save routing data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1240.5M, current mem=1240.5M)
[11/17 02:32:40   1147s] Saving property file dpram.enc.dat/dpram.prop
[11/17 02:32:40   1147s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1464.4M) ***
[11/17 02:32:40   1147s] #Saving pin access info...
[11/17 02:32:40   1147s] #
[11/17 02:32:40   1147s] % Begin Save power constraints data ... (date=11/17 02:32:40, mem=1242.9M)
[11/17 02:32:40   1147s] % End Save power constraints data ... (date=11/17 02:32:40, total cpu=0:00:00.0, real=0:00:00.0, peak res=1243.0M, current mem=1243.0M)
[11/17 02:32:40   1147s] Saving rc congestion map dpram.enc.dat/dpram.congmap.gz ...
[11/17 02:32:40   1147s] Generated self-contained design dpram.enc.dat
[11/17 02:32:40   1147s] % End save design ... (date=11/17 02:32:40, total cpu=0:00:00.3, real=0:00:00.0, peak res=1243.0M, current mem=1193.2M)
[11/17 02:32:40   1147s] *** Message Summary: 0 warning(s), 0 error(s)
[11/17 02:32:40   1147s] 
[11/17 02:33:25   1149s] <CMD> saveNetlist routing.v
[11/17 02:33:25   1149s] Writing Netlist "routing.v" ...
[11/17 02:34:46   1155s] <CMD> streamOut dpram.gds -mapFile streamOut.map -libName DesignLib -units 2000 -mode ALL
[11/17 02:34:46   1155s] Parse map file...
[11/17 02:34:46   1155s] Writing GDSII file ...
[11/17 02:34:46   1155s] 	****** db unit per micron = 2000 ******
[11/17 02:34:46   1155s] 	****** output gds2 file unit per micron = 2000 ******
[11/17 02:34:46   1155s] 	****** unit scaling factor = 1 ******
[11/17 02:34:46   1155s] Output for instance
[11/17 02:34:46   1155s] Output for bump
[11/17 02:34:46   1155s] Output for physical terminals
[11/17 02:34:46   1155s] Output for logical terminals
[11/17 02:34:46   1155s] Output for regular nets
[11/17 02:34:46   1155s] Output for special nets and metal fills
[11/17 02:34:46   1155s] Output for via structure generation
[11/17 02:34:46   1155s] Statistics for GDS generated (version 3)
[11/17 02:34:46   1155s] ----------------------------------------
[11/17 02:34:46   1155s] Stream Out Layer Mapping Information:
[11/17 02:34:46   1155s] GDS Layer Number          GDS Layer Name
[11/17 02:34:46   1155s] ----------------------------------------
[11/17 02:34:46   1155s]     121                             COMP
[11/17 02:34:46   1155s]     122                          DIEAREA
[11/17 02:34:46   1155s]     1                             Metal1
[11/17 02:34:46   1155s]     2                             Metal1
[11/17 02:34:46   1155s]     3                             Metal1
[11/17 02:34:46   1155s]     4                             Metal1
[11/17 02:34:46   1155s]     7                             Metal1
[11/17 02:34:46   1155s]     5                             Metal1
[11/17 02:34:46   1155s]     6                             Metal1
[11/17 02:34:46   1155s]     8                             Metal1
[11/17 02:34:46   1155s]     9                             Metal1
[11/17 02:34:46   1155s]     10                            Metal1
[11/17 02:34:46   1155s]     15                             Via12
[11/17 02:34:46   1155s]     16                             Via12
[11/17 02:34:46   1155s]     19                             Via12
[11/17 02:34:46   1155s]     17                             Via12
[11/17 02:34:46   1155s]     18                             Via12
[11/17 02:34:46   1155s]     20                             Via12
[11/17 02:34:46   1155s]     21                             Via12
[11/17 02:34:46   1155s]     22                            Metal2
[11/17 02:34:46   1155s]     23                            Metal2
[11/17 02:34:46   1155s]     24                            Metal2
[11/17 02:34:46   1155s]     25                            Metal2
[11/17 02:34:46   1155s]     28                            Metal2
[11/17 02:34:46   1155s]     26                            Metal2
[11/17 02:34:46   1155s]     27                            Metal2
[11/17 02:34:46   1155s]     29                            Metal2
[11/17 02:34:46   1155s]     30                            Metal2
[11/17 02:34:46   1155s]     31                            Metal2
[11/17 02:34:46   1155s]     36                             Via23
[11/17 02:34:46   1155s]     37                             Via23
[11/17 02:34:46   1155s]     40                             Via23
[11/17 02:34:46   1155s]     38                             Via23
[11/17 02:34:46   1155s]     39                             Via23
[11/17 02:34:46   1155s]     41                             Via23
[11/17 02:34:46   1155s]     42                             Via23
[11/17 02:34:46   1155s]     43                            Metal3
[11/17 02:34:46   1155s]     44                            Metal3
[11/17 02:34:46   1155s]     45                            Metal3
[11/17 02:34:46   1155s]     46                            Metal3
[11/17 02:34:46   1155s]     49                            Metal3
[11/17 02:34:46   1155s]     47                            Metal3
[11/17 02:34:46   1155s]     48                            Metal3
[11/17 02:34:46   1155s]     50                            Metal3
[11/17 02:34:46   1155s]     51                            Metal3
[11/17 02:34:46   1155s]     52                            Metal3
[11/17 02:34:46   1155s]     57                             Via34
[11/17 02:34:46   1155s]     58                             Via34
[11/17 02:34:46   1155s]     61                             Via34
[11/17 02:34:46   1155s]     59                             Via34
[11/17 02:34:46   1155s]     60                             Via34
[11/17 02:34:46   1155s]     62                             Via34
[11/17 02:34:46   1155s]     63                             Via34
[11/17 02:34:46   1155s]     64                            Metal4
[11/17 02:34:46   1155s]     65                            Metal4
[11/17 02:34:46   1155s]     66                            Metal4
[11/17 02:34:46   1155s]     67                            Metal4
[11/17 02:34:46   1155s]     70                            Metal4
[11/17 02:34:46   1155s]     68                            Metal4
[11/17 02:34:46   1155s]     69                            Metal4
[11/17 02:34:46   1155s]     71                            Metal4
[11/17 02:34:46   1155s]     72                            Metal4
[11/17 02:34:46   1155s]     73                            Metal4
[11/17 02:34:46   1155s]     78                             Via45
[11/17 02:34:46   1155s]     79                             Via45
[11/17 02:34:46   1155s]     82                             Via45
[11/17 02:34:46   1155s]     80                             Via45
[11/17 02:34:46   1155s]     81                             Via45
[11/17 02:34:46   1155s]     83                             Via45
[11/17 02:34:46   1155s]     84                             Via45
[11/17 02:34:46   1155s]     85                            Metal5
[11/17 02:34:46   1155s]     86                            Metal5
[11/17 02:34:46   1155s]     87                            Metal5
[11/17 02:34:46   1155s]     88                            Metal5
[11/17 02:34:46   1155s]     91                            Metal5
[11/17 02:34:46   1155s]     89                            Metal5
[11/17 02:34:46   1155s]     90                            Metal5
[11/17 02:34:46   1155s]     92                            Metal5
[11/17 02:34:46   1155s]     93                            Metal5
[11/17 02:34:46   1155s]     94                            Metal5
[11/17 02:34:46   1155s]     99                             Via56
[11/17 02:34:46   1155s]     100                            Via56
[11/17 02:34:46   1155s]     103                            Via56
[11/17 02:34:46   1155s]     101                            Via56
[11/17 02:34:46   1155s]     102                            Via56
[11/17 02:34:46   1155s]     104                            Via56
[11/17 02:34:46   1155s]     105                            Via56
[11/17 02:34:46   1155s]     106                           Metal6
[11/17 02:34:46   1155s]     107                           Metal6
[11/17 02:34:46   1155s]     108                           Metal6
[11/17 02:34:46   1155s]     109                           Metal6
[11/17 02:34:46   1155s]     112                           Metal6
[11/17 02:34:46   1155s]     110                           Metal6
[11/17 02:34:46   1155s]     111                           Metal6
[11/17 02:34:46   1155s]     113                           Metal6
[11/17 02:34:46   1155s]     114                           Metal6
[11/17 02:34:46   1155s]     115                           Metal6
[11/17 02:34:46   1155s]     11                            Metal1
[11/17 02:34:46   1155s]     12                            Metal1
[11/17 02:34:46   1155s]     13                            Metal1
[11/17 02:34:46   1155s]     14                            Metal1
[11/17 02:34:46   1155s]     32                            Metal2
[11/17 02:34:46   1155s]     33                            Metal2
[11/17 02:34:46   1155s]     34                            Metal2
[11/17 02:34:46   1155s]     35                            Metal2
[11/17 02:34:46   1155s]     53                            Metal3
[11/17 02:34:46   1155s]     54                            Metal3
[11/17 02:34:46   1155s]     55                            Metal3
[11/17 02:34:46   1155s]     56                            Metal3
[11/17 02:34:46   1155s]     74                            Metal4
[11/17 02:34:46   1155s]     75                            Metal4
[11/17 02:34:46   1155s]     76                            Metal4
[11/17 02:34:46   1155s]     77                            Metal4
[11/17 02:34:46   1155s]     95                            Metal5
[11/17 02:34:46   1155s]     96                            Metal5
[11/17 02:34:46   1155s]     97                            Metal5
[11/17 02:34:46   1155s]     98                            Metal5
[11/17 02:34:46   1155s]     116                           Metal6
[11/17 02:34:46   1155s]     117                           Metal6
[11/17 02:34:46   1155s]     118                           Metal6
[11/17 02:34:46   1155s]     119                           Metal6
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Stream Out Information Processed for GDS version 3:
[11/17 02:34:46   1155s] Units: 2000 DBU
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Object                             Count
[11/17 02:34:46   1155s] ----------------------------------------
[11/17 02:34:46   1155s] Instances                           2177
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Ports/Pins                            48
[11/17 02:34:46   1155s]     metal layer Metal2                 7
[11/17 02:34:46   1155s]     metal layer Metal3                27
[11/17 02:34:46   1155s]     metal layer Metal4                 6
[11/17 02:34:46   1155s]     metal layer Metal5                 8
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Nets                               20092
[11/17 02:34:46   1155s]     metal layer Metal1                 9
[11/17 02:34:46   1155s]     metal layer Metal2              9647
[11/17 02:34:46   1155s]     metal layer Metal3              9321
[11/17 02:34:46   1155s]     metal layer Metal4               944
[11/17 02:34:46   1155s]     metal layer Metal5               165
[11/17 02:34:46   1155s]     metal layer Metal6                 6
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s]     Via Instances                  26371
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Special Nets                         719
[11/17 02:34:46   1155s]     metal layer Metal1               207
[11/17 02:34:46   1155s]     metal layer Metal4               178
[11/17 02:34:46   1155s]     metal layer Metal5                79
[11/17 02:34:46   1155s]     metal layer Metal6               255
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s]     Via Instances                   1070
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Metal Fills                            0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s]     Via Instances                      0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Metal FillOPCs                         0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s]     Via Instances                      0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Text                                1611
[11/17 02:34:46   1155s]     metal layer Metal2               981
[11/17 02:34:46   1155s]     metal layer Metal3               550
[11/17 02:34:46   1155s]     metal layer Metal4                64
[11/17 02:34:46   1155s]     metal layer Metal5                14
[11/17 02:34:46   1155s]     metal layer Metal6                 2
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Blockages                              0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Custom Text                            0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Custom Box                             0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] Trim Metal                             0
[11/17 02:34:46   1155s] 
[11/17 02:34:46   1155s] ######Streamout is finished!
[11/17 02:35:31   1158s] 
[11/17 02:35:31   1158s] *** Memory Usage v#1 (Current mem = 1439.000M, initial mem = 179.895M) ***
[11/17 02:35:31   1158s] 
[11/17 02:35:31   1158s] *** Summary of all messages that are not suppressed in this session:
[11/17 02:35:31   1158s] Severity  ID               Count  Summary                                  
[11/17 02:35:31   1158s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/17 02:35:31   1158s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/17 02:35:31   1158s] WARNING   IMPFP-3961           2  The techSite '%s' has no related standar...
[11/17 02:35:31   1158s] WARNING   IMPEXT-6197          4  The Cap table file is not specified. Thi...
[11/17 02:35:31   1158s] WARNING   IMPEXT-2766          6  The sheet resistance for layer %s is not...
[11/17 02:35:31   1158s] WARNING   IMPEXT-2773          1  The via resistance between layers %s and...
[11/17 02:35:31   1158s] WARNING   IMPEXT-2776          5  The via resistance between layers %s and...
[11/17 02:35:31   1158s] WARNING   IMPEXT-3493          1  The design extraction status has been re...
[11/17 02:35:31   1158s] WARNING   IMPEXT-3530          4  The process node is not set. Use the com...
[11/17 02:35:31   1158s] ERROR     IMPSYT-16091         2  Specify the name of Power Domain.        
[11/17 02:35:31   1158s] ERROR     IMPSYT-16283         2  Enter a post cap cell name.              
[11/17 02:35:31   1158s] ERROR     IMPSYT-16282         2  Enter a pre cap cell name.               
[11/17 02:35:31   1158s] ERROR     IMPSYT-16302         4  %s                                       
[11/17 02:35:31   1158s] WARNING   IMPCK-8086           3  The command %s is obsolete and will be r...
[11/17 02:35:31   1158s] WARNING   IMPVL-159          924  Pin '%s' of cell '%s' is defined in LEF ...
[11/17 02:35:31   1158s] WARNING   IMPDB-2078          80  Output pin %s of instance %s is connecte...
[11/17 02:35:31   1158s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[11/17 02:35:31   1158s] WARNING   IMPDC-348           48  The output pin %s is connected to power/...
[11/17 02:35:31   1158s] WARNING   IMPPP-532           12  ViaGen Warning: top layer and bottom lay...
[11/17 02:35:31   1158s] WARNING   IMPPP-170          260  The power planner failed to create a wir...
[11/17 02:35:31   1158s] WARNING   IMPPP-557            6  A single-layer VIARULE GENERATE for turn...
[11/17 02:35:31   1158s] WARNING   IMPSR-468            8  Cannot find any standard cell pin connec...
[11/17 02:35:31   1158s] WARNING   IMPSR-1253           4  Cannot find any standard cell pin connec...
[11/17 02:35:31   1158s] WARNING   IMPSR-1254           4  Cannot find any block pin of net %s. Che...
[11/17 02:35:31   1158s] WARNING   IMPSR-1256           4  Cannot find any CORE class pad pin of ne...
[11/17 02:35:31   1158s] WARNING   IMPSP-5140           1  Global net connect rules have not been c...
[11/17 02:35:31   1158s] WARNING   IMPSP-315            1  Found %d instances insts with no PG Term...
[11/17 02:35:31   1158s] WARNING   IMPSP-9025           2  No scan chain specified/traced.          
[11/17 02:35:31   1158s] WARNING   IMPSP-5224           4  Option '%s' for command addEndCap is obs...
[11/17 02:35:31   1158s] ERROR     IMPSP-9099           4  Scan chains exist in this design but are...
[11/17 02:35:31   1158s] ERROR     IMPSP-9100           2  Scan chains exist in this design but -pl...
[11/17 02:35:31   1158s] ERROR     IMPSP-5106           2  AddEndCap cannot place end cap cells at ...
[11/17 02:35:31   1158s] WARNING   IMPSP-5119         136  AddEndCap is unable to add %s-cap cell (...
[11/17 02:35:31   1158s] ERROR     IMPOPT-608           2  Design is not routed yet.                
[11/17 02:35:31   1158s] ERROR     IMPTCM-4             1  The value "%s" specified for the %s type...
[11/17 02:35:31   1158s] WARNING   IMPTCM-77           75  Option "%s" for command %s is obsolete a...
[11/17 02:35:31   1158s] ERROR     IMPTCM-32            1  Wrong number of arguments specified for ...
[11/17 02:35:31   1158s] ERROR     IMPTCM-37            1  Option "%s" requires four floating numbe...
[11/17 02:35:31   1158s] ERROR     IMPTCM-46            6  Argument "%s" is required for command "%...
[11/17 02:35:31   1158s] WARNING   IMPTCM-125           6  Option "%s" for command %s is obsolete a...
[11/17 02:35:31   1158s] WARNING   TCLNL-330            3  set_input_delay on clock root '%s' is no...
[11/17 02:35:31   1158s] WARNING   TECHLIB-302          2  No function defined for cell '%s'. The c...
[11/17 02:35:31   1158s] WARNING   TECHLIB-436         20  Attribute '%s' on '%s' pin '%s' of cell ...
[11/17 02:35:31   1158s] *** Message Summary: 1681 warning(s), 29 error(s)
[11/17 02:35:31   1158s] 
[11/17 02:35:31   1158s] --- Ending "Innovus" (totcpu=0:19:19, real=3:13:08, mem=1439.0M) ---
