
ubuntu-preinstalled/ncal:     file format elf32-littlearm


Disassembly of section .init:

00000b18 <.init>:
 b18:	push	{r3, lr}
 b1c:	bl	1630 <abort@plt+0x950>
 b20:	pop	{r3, pc}

Disassembly of section .plt:

00000b24 <strstr@plt-0x14>:
 b24:	push	{lr}		; (str lr, [sp, #-4]!)
 b28:	ldr	lr, [pc, #4]	; b34 <strstr@plt-0x4>
 b2c:	add	lr, pc, lr
 b30:	ldr	pc, [lr, #8]!
 b34:	andeq	r3, r1, r0, lsl #8

00000b38 <strstr@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #77824	; 0x13000
 b40:	ldr	pc, [ip, #1024]!	; 0x400

00000b44 <raise@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #77824	; 0x13000
 b4c:	ldr	pc, [ip, #1016]!	; 0x3f8

00000b50 <strcmp@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #77824	; 0x13000
 b58:	ldr	pc, [ip, #1008]!	; 0x3f0

00000b5c <__cxa_finalize@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #77824	; 0x13000
 b64:	ldr	pc, [ip, #1000]!	; 0x3e8

00000b68 <strtol@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #77824	; 0x13000
 b70:	ldr	pc, [ip, #992]!	; 0x3e0

00000b74 <memcpy@plt>:
 b74:			; <UNDEFINED> instruction: 0xe7fd4778
 b78:	add	ip, pc, #0, 12
 b7c:	add	ip, ip, #77824	; 0x13000
 b80:	ldr	pc, [ip, #980]!	; 0x3d4

00000b84 <time@plt>:
 b84:	add	ip, pc, #0, 12
 b88:	add	ip, ip, #77824	; 0x13000
 b8c:	ldr	pc, [ip, #972]!	; 0x3cc

00000b90 <__swprintf_chk@plt>:
 b90:	add	ip, pc, #0, 12
 b94:	add	ip, ip, #77824	; 0x13000
 b98:	ldr	pc, [ip, #964]!	; 0x3c4

00000b9c <__stack_chk_fail@plt>:
 b9c:	add	ip, pc, #0, 12
 ba0:	add	ip, ip, #77824	; 0x13000
 ba4:	ldr	pc, [ip, #956]!	; 0x3bc

00000ba8 <wcsftime@plt>:
 ba8:	add	ip, pc, #0, 12
 bac:	add	ip, ip, #77824	; 0x13000
 bb0:	ldr	pc, [ip, #948]!	; 0x3b4

00000bb4 <strptime@plt>:
 bb4:	add	ip, pc, #0, 12
 bb8:	add	ip, ip, #77824	; 0x13000
 bbc:	ldr	pc, [ip, #940]!	; 0x3ac

00000bc0 <fwrite@plt>:
 bc0:	add	ip, pc, #0, 12
 bc4:	add	ip, ip, #77824	; 0x13000
 bc8:	ldr	pc, [ip, #932]!	; 0x3a4

00000bcc <wmemset@plt>:
 bcc:	add	ip, pc, #0, 12
 bd0:	add	ip, ip, #77824	; 0x13000
 bd4:	ldr	pc, [ip, #924]!	; 0x39c

00000bd8 <__libc_start_main@plt>:
 bd8:	add	ip, pc, #0, 12
 bdc:	add	ip, ip, #77824	; 0x13000
 be0:	ldr	pc, [ip, #916]!	; 0x394

00000be4 <strftime@plt>:
 be4:	add	ip, pc, #0, 12
 be8:	add	ip, ip, #77824	; 0x13000
 bec:	ldr	pc, [ip, #908]!	; 0x38c

00000bf0 <localtime@plt>:
 bf0:	add	ip, pc, #0, 12
 bf4:	add	ip, ip, #77824	; 0x13000
 bf8:	ldr	pc, [ip, #900]!	; 0x384

00000bfc <__gmon_start__@plt>:
 bfc:	add	ip, pc, #0, 12
 c00:	add	ip, ip, #77824	; 0x13000
 c04:	ldr	pc, [ip, #892]!	; 0x37c

00000c08 <exit@plt>:
 c08:	add	ip, pc, #0, 12
 c0c:	add	ip, ip, #77824	; 0x13000
 c10:	ldr	pc, [ip, #884]!	; 0x374

00000c14 <strlen@plt>:
 c14:	add	ip, pc, #0, 12
 c18:	add	ip, ip, #77824	; 0x13000
 c1c:	ldr	pc, [ip, #876]!	; 0x36c

00000c20 <getopt@plt>:
 c20:	add	ip, pc, #0, 12
 c24:	add	ip, ip, #77824	; 0x13000
 c28:	ldr	pc, [ip, #868]!	; 0x364

00000c2c <__sprintf_chk@plt>:
 c2c:	add	ip, pc, #0, 12
 c30:	add	ip, ip, #77824	; 0x13000
 c34:	ldr	pc, [ip, #860]!	; 0x35c

00000c38 <memset@plt>:
 c38:	add	ip, pc, #0, 12
 c3c:	add	ip, ip, #77824	; 0x13000
 c40:	ldr	pc, [ip, #852]!	; 0x354

00000c44 <__xpg_basename@plt>:
 c44:	add	ip, pc, #0, 12
 c48:	add	ip, ip, #77824	; 0x13000
 c4c:	ldr	pc, [ip, #844]!	; 0x34c

00000c50 <tgetstr@plt>:
 c50:	add	ip, pc, #0, 12
 c54:	add	ip, ip, #77824	; 0x13000
 c58:	ldr	pc, [ip, #836]!	; 0x344

00000c5c <wcsncat@plt>:
 c5c:	add	ip, pc, #0, 12
 c60:	add	ip, ip, #77824	; 0x13000
 c64:	ldr	pc, [ip, #828]!	; 0x33c

00000c68 <setlocale@plt>:
 c68:	add	ip, pc, #0, 12
 c6c:	add	ip, ip, #77824	; 0x13000
 c70:	ldr	pc, [ip, #820]!	; 0x334

00000c74 <errx@plt>:
 c74:	add	ip, pc, #0, 12
 c78:	add	ip, ip, #77824	; 0x13000
 c7c:	ldr	pc, [ip, #812]!	; 0x32c

00000c80 <wcswidth@plt>:
 c80:	add	ip, pc, #0, 12
 c84:	add	ip, ip, #77824	; 0x13000
 c88:	ldr	pc, [ip, #804]!	; 0x324

00000c8c <wcslen@plt>:
 c8c:	add	ip, pc, #0, 12
 c90:	add	ip, ip, #77824	; 0x13000
 c94:	ldr	pc, [ip, #796]!	; 0x31c

00000c98 <warn@plt>:
 c98:	add	ip, pc, #0, 12
 c9c:	add	ip, ip, #77824	; 0x13000
 ca0:	ldr	pc, [ip, #788]!	; 0x314

00000ca4 <nl_langinfo@plt>:
 ca4:	add	ip, pc, #0, 12
 ca8:	add	ip, ip, #77824	; 0x13000
 cac:	ldr	pc, [ip, #780]!	; 0x30c

00000cb0 <__wprintf_chk@plt>:
 cb0:	add	ip, pc, #0, 12
 cb4:	add	ip, ip, #77824	; 0x13000
 cb8:	ldr	pc, [ip, #772]!	; 0x304

00000cbc <isatty@plt>:
 cbc:	add	ip, pc, #0, 12
 cc0:	add	ip, ip, #77824	; 0x13000
 cc4:	ldr	pc, [ip, #764]!	; 0x2fc

00000cc8 <tgetent@plt>:
 cc8:	add	ip, pc, #0, 12
 ccc:	add	ip, ip, #77824	; 0x13000
 cd0:	ldr	pc, [ip, #756]!	; 0x2f4

00000cd4 <towupper@plt>:
 cd4:	add	ip, pc, #0, 12
 cd8:	add	ip, ip, #77824	; 0x13000
 cdc:	ldr	pc, [ip, #748]!	; 0x2ec

00000ce0 <abort@plt>:
 ce0:	add	ip, pc, #0, 12
 ce4:	add	ip, ip, #77824	; 0x13000
 ce8:	ldr	pc, [ip, #740]!	; 0x2e4

Disassembly of section .text:

00000cf0 <.text>:
     cf0:	stmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     cf4:	svcmi	0x00f0e92d
     cf8:	cfstrs	mvf4, [sp, #-492]!	; 0xfffffe14
     cfc:			; <UNDEFINED> instruction: 0xf1038b02
     d00:			; <UNDEFINED> instruction: 0xf8df040c
     d04:	pkhbtmi	r5, r8, r8, lsl #16
     d08:	ldm	r3, {r0, r1, r2, r9, sl, lr}
     d0c:	sbclt	r0, r7, r7
     d10:	stmdacc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     d14:	mrcge	4, 0, r4, cr10, cr13, {3}
     d18:	stmiapl	fp!, {r2, r4, r9, sl, ip, pc}^
     d1c:	ldmdavs	fp, {r0, r2, r3, r4, r8, sl, fp, sp, pc}
     d20:			; <UNDEFINED> instruction: 0xf04f9345
     d24:			; <UNDEFINED> instruction: 0xf8df0300
     d28:	stm	r6, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
     d2c:	ldrbtmi	r0, [fp], #-7
     d30:	muleq	r7, r4, r8
     d34:	stmib	r3, {sl, sp}^
     d38:			; <UNDEFINED> instruction: 0xf8df4484
     d3c:	stm	r5, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp}
     d40:	andcs	r0, r6, r7
     d44:	ubfxne	pc, pc, #17, #5
     d48:	movwls	r4, #42107	; 0xa47b
     d4c:			; <UNDEFINED> instruction: 0xf7ff4479
     d50:	stmdacs	r0, {r2, r3, r7, r8, r9, sl, fp, sp, lr, pc}
     d54:	rscshi	pc, sl, #0
     d58:	andcs	r2, r2, r0, lsl #2
     d5c:	svc	0x0084f7ff
     d60:	stmdacs	r0, {r1, r7, r9, sl, lr}
     d64:	andhi	pc, lr, #0
     d68:	blcs	10ded7c <abort@plt+0x10de09c>
     d6c:	mvnhi	pc, r0, asr #32
     d70:	blcs	1ee84 <abort@plt+0x1e1a4>
     d74:	bicshi	pc, ip, r0, asr #32
     d78:	sbfxge	pc, pc, #17, #21
     d7c:			; <UNDEFINED> instruction: 0xf8df44fa
     d80:			; <UNDEFINED> instruction: 0xf8df67b4
     d84:	ldrbtmi	r9, [lr], #-1972	; 0xfffff84c
     d88:			; <UNDEFINED> instruction: 0xf50644f9
     d8c:	and	r7, r4, pc, lsr #8
     d90:	ldmdbeq	r4, {r0, r3, r8, ip, sp, lr, pc}
     d94:			; <UNDEFINED> instruction: 0xf00045a1
     d98:			; <UNDEFINED> instruction: 0xf8d981eb
     d9c:	ldrbmi	r1, [r0], -r0
     da0:	mcr	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
     da4:	stmdacs	r0, {r0, r3, r4, ip, pc}
     da8:			; <UNDEFINED> instruction: 0xf810d0f2
     dac:	blcs	17cfdb8 <abort@plt+0x17cf0d8>
     db0:			; <UNDEFINED> instruction: 0xf109d1ee
     db4:			; <UNDEFINED> instruction: 0xf0010008
     db8:			; <UNDEFINED> instruction: 0xf8dffdfb
     dbc:			; <UNDEFINED> instruction: 0xf8df2780
     dc0:	ldrbtmi	r3, [sl], #-1920	; 0xfffff880
     dc4:			; <UNDEFINED> instruction: 0xf8c3447b
     dc8:	ldrhvs	r9, [r0], #-44	; 0xffffffd4
     dcc:	ldrdeq	pc, [r0], -r8
     dd0:	svc	0x0038f7ff
     dd4:	blcs	18dede8 <abort@plt+0x18de108>
     dd8:	bichi	pc, r8, r0, asr #32
     ddc:	blcs	185eef0 <abort@plt+0x185e210>
     de0:	bichi	pc, r4, r0, asr #32
     de4:	blcs	1b1eff8 <abort@plt+0x1b1e318>
     de8:	bichi	pc, r0, r0, asr #32
     dec:	strcs	r4, [r1], #-1576	; 0xfffff9d8
     df0:	ldc2l	0, cr15, [lr, #4]
     df4:			; <UNDEFINED> instruction: 0x374cf8df
     df8:	andsvs	r4, r8, fp, ror r4
     dfc:			; <UNDEFINED> instruction: 0x3748f8df
     e00:	ldrmi	r2, [r6], -r0, lsl #4
     e04:	ldrbtmi	r4, [fp], #-1557	; 0xfffff9eb
     e08:			; <UNDEFINED> instruction: 0x46914693
     e0c:			; <UNDEFINED> instruction: 0xf5034692
     e10:	andls	r7, pc, #-1140850688	; 0xbc000000
     e14:	andsls	r9, r3, #-805306368	; 0xd0000000
     e18:	andls	r9, lr, #1543503872	; 0x5c000000
     e1c:	andscs	lr, r1, #3358720	; 0x334000
     e20:	andsls	r9, r6, #-1342177280	; 0xb0000000
     e24:	andsls	r9, r0, #12, 4	; 0xc0000000
     e28:			; <UNDEFINED> instruction: 0x2720f8df
     e2c:	ldrtmi	r4, [r8], -r1, asr #12
     e30:			; <UNDEFINED> instruction: 0xf7ff447a
     e34:	mcrrne	14, 15, lr, r1, cr6
     e38:			; <UNDEFINED> instruction: 0x81a8f000
     e3c:	teqeq	r1, #160, 2	; 0x28	; <UNPREDICTABLE>
     e40:	vqdmulh.s<illegal width 8>	q1, q0, q4
     e44:	ldm	pc, {r0, r2, r4, r5, r7, r8, pc}^	; <UNPREDICTABLE>
     e48:	subeq	pc, ip, r3, lsl r0	; <UNPREDICTABLE>
     e4c:	strheq	r0, [pc, #-19]	; e41 <abort@plt+0x161>
     e50:			; <UNDEFINED> instruction: 0x01b301b3
     e54:			; <UNDEFINED> instruction: 0x01b301b3
     e58:			; <UNDEFINED> instruction: 0x01b301b3
     e5c:			; <UNDEFINED> instruction: 0x01b301b3
     e60:			; <UNDEFINED> instruction: 0x01b301b3
     e64:			; <UNDEFINED> instruction: 0x01b301b3
     e68:	strhteq	r0, [r1], #-19	; 0xffffffed
     e6c:	subseq	r0, r0, r6, asr r0
     e70:			; <UNDEFINED> instruction: 0x01b301b3
     e74:			; <UNDEFINED> instruction: 0x01b301b3
     e78:	ldrheq	r0, [r3, r0]!	; <UNPREDICTABLE>
     e7c:			; <UNDEFINED> instruction: 0x01b300a1
     e80:			; <UNDEFINED> instruction: 0x009701b3
     e84:			; <UNDEFINED> instruction: 0x01b301b3
     e88:			; <UNDEFINED> instruction: 0x01b301b3
     e8c:			; <UNDEFINED> instruction: 0x008d01b3
     e90:			; <UNDEFINED> instruction: 0x01b301b3
     e94:			; <UNDEFINED> instruction: 0x01b301b3
     e98:			; <UNDEFINED> instruction: 0x01b301b3
     e9c:			; <UNDEFINED> instruction: 0x01b301b3
     ea0:			; <UNDEFINED> instruction: 0x01b301b3
     ea4:			; <UNDEFINED> instruction: 0x01b301b3
     ea8:			; <UNDEFINED> instruction: 0x01b301b3
     eac:			; <UNDEFINED> instruction: 0x01b30085
     eb0:	rsbseq	r0, r7, lr, ror r0
     eb4:			; <UNDEFINED> instruction: 0x01b301b3
     eb8:			; <UNDEFINED> instruction: 0x01b3006c
     ebc:			; <UNDEFINED> instruction: 0x01b30049
     ec0:	strheq	r0, [r6, #-19]!	; 0xffffffed
     ec4:	ldrheq	r0, [pc, #-19]	; eb9 <abort@plt+0x1d9>
     ec8:	ldrsheq	r0, [r3, r6]!
     ecc:	strheq	r0, [ip], #19
     ed0:			; <UNDEFINED> instruction: 0x01b301b3
     ed4:	strheq	r0, [r1], #19
     ed8:	ldrhteq	r0, [ip], r3
     edc:	bleq	7d020 <abort@plt+0x7c340>
     ee0:	strcs	lr, [r0, #-1954]	; 0xfffff85e
     ee4:	strtmi	r2, [r9], r1, lsl #12
     ee8:			; <UNDEFINED> instruction: 0xf1bae79e
     eec:			; <UNDEFINED> instruction: 0xf0400f00
     ef0:	strcs	r8, [r1], #-351	; 0xfffffea1
     ef4:	stmdals	sl, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
     ef8:			; <UNDEFINED> instruction: 0xf8df220a
     efc:	tstcs	r0, r4, asr r6
     f00:	ldmdavs	r8, {r0, r1, r6, r7, fp, ip, lr}
     f04:	mrc	7, 1, APSR_nzcv, cr0, cr15, {7}
     f08:	usada8	sp, r2, r0, r9
     f0c:	andcs	r9, sl, #655360	; 0xa0000
     f10:			; <UNDEFINED> instruction: 0x363cf8df
     f14:	stmiapl	r3, {r8, sp}^
     f18:			; <UNDEFINED> instruction: 0xf7ff6818
     f1c:	andsls	lr, r1, r6, lsr #28
     f20:	stccs	7, cr14, [r0], {130}	; 0x82
     f24:	cmphi	r4, r0, asr #32	; <UNPREDICTABLE>
     f28:			; <UNDEFINED> instruction: 0x3628f8df
     f2c:	ldrmi	r2, [r2], r1, lsl #4
     f30:			; <UNDEFINED> instruction: 0xf8c3447b
     f34:			; <UNDEFINED> instruction: 0xe7772210
     f38:			; <UNDEFINED> instruction: 0xf0402c00
     f3c:	movwcs	r8, #4409	; 0x1139
     f40:	ldrmi	r9, [sl], fp, lsl #6
     f44:			; <UNDEFINED> instruction: 0xf8dfe770
     f48:	bls	28e770 <abort@plt+0x28da90>
     f4c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
     f50:			; <UNDEFINED> instruction: 0xe7699313
     f54:			; <UNDEFINED> instruction: 0xf0402c00
     f58:			; <UNDEFINED> instruction: 0xf04f812b
     f5c:			; <UNDEFINED> instruction: 0xf8cd0a01
     f60:	strb	sl, [r1, -r0, asr #32]!
     f64:			; <UNDEFINED> instruction: 0xf0402c00
     f68:			; <UNDEFINED> instruction: 0xf8df8123
     f6c:			; <UNDEFINED> instruction: 0xf04f35ec
     f70:	ldrbtmi	r0, [fp], #-2561	; 0xfffff5ff
     f74:			; <UNDEFINED> instruction: 0xe757605c
     f78:			; <UNDEFINED> instruction: 0xf0402c00
     f7c:			; <UNDEFINED> instruction: 0xf8df8119
     f80:	andcs	r3, r1, #220, 10	; 0x37000000
     f84:	ldrbtmi	r4, [fp], #-1682	; 0xfffff96e
     f88:	smlsld	r6, sp, sl, r0
     f8c:			; <UNDEFINED> instruction: 0xf0402c00
     f90:	ldmdals	r4, {r0, r1, r2, r3, r8, pc}
     f94:	movwls	r2, #49921	; 0xc301
     f98:	stc2	0, cr15, [sl, #-4]
     f9c:	strbcc	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
     fa0:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
     fa4:	subsvs	r4, r8, fp, ror r4
     fa8:	stccs	7, cr14, [r0], {62}	; 0x3e
     fac:	tsthi	r0, r0, asr #32	; <UNPREDICTABLE>
     fb0:	ldrcc	pc, [ip, #2271]	; 0x8df
     fb4:	beq	7d0f8 <abort@plt+0x7c418>
     fb8:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
     fbc:	movwls	r6, #63515	; 0xf81b
     fc0:			; <UNDEFINED> instruction: 0x2600e732
     fc4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
     fc8:			; <UNDEFINED> instruction: 0xe72d4635
     fcc:			; <UNDEFINED> instruction: 0xf0402c00
     fd0:			; <UNDEFINED> instruction: 0xf8df80ef
     fd4:	andcs	r3, r1, #144, 10	; 0x24000000
     fd8:	ldrbtmi	r4, [fp], #-1682	; 0xfffff96e
     fdc:	andscs	pc, r4, #12779520	; 0xc30000
     fe0:	stccs	7, cr14, [r0], {34}	; 0x22
     fe4:	rschi	pc, r4, r0, asr #32
     fe8:	strbcc	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
     fec:	bvc	43c814 <abort@plt+0x43bb34>
     ff0:			; <UNDEFINED> instruction: 0xf8df9a0a
     ff4:	cfldr32ls	mvfx10, [r7], {116}	; 0x74
     ff8:	ldrbtmi	r5, [sl], #2259	; 0x8d3
     ffc:			; <UNDEFINED> instruction: 0x460f6819
    1000:			; <UNDEFINED> instruction: 0xf10ae004
    1004:	strmi	r0, [r2, #2580]!	; 0xa14
    1008:	rsbshi	pc, r5, #0
    100c:	ldrdeq	pc, [r0], -sl
    1010:			; <UNDEFINED> instruction: 0xf7ff4639
    1014:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
    1018:			; <UNDEFINED> instruction: 0x4604d1f3
    101c:	andeq	pc, r8, sl, lsl #2
    1020:	stc2l	0, cr15, [r6], {1}
    1024:	strbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    1028:	bvc	43c890 <abort@plt+0x43bbb0>
    102c:	beq	7d170 <abort@plt+0x7c490>
    1030:	subsvs	r4, r8, fp, ror r4
    1034:	stccs	6, cr14, [r0], {248}	; 0xf8
    1038:	adcshi	pc, sl, r0, asr #32
    103c:	ldrmi	pc, [r0, #-2271]!	; 0xfffff721
    1040:	ldrlt	pc, [r0, #-2271]!	; 0xfffff721
    1044:	ldrbtmi	r4, [fp], #1148	; 0x47c
    1048:	stmibvc	sl!, {r2, r8, sl, ip, sp, lr, pc}
    104c:	strtmi	r4, [r2], r0, lsr #13
    1050:			; <UNDEFINED> instruction: 0xf5046865
    1054:			; <UNDEFINED> instruction: 0xf8d47eb4
    1058:			; <UNDEFINED> instruction: 0x46592178
    105c:	andcs	r6, r1, r3, lsr #16
    1060:			; <UNDEFINED> instruction: 0xc010f8d4
    1064:			; <UNDEFINED> instruction: 0x6702e9d4
    1068:	andls	r9, r9, #41943040	; 0x2800000
    106c:	ldrsbpl	pc, [r4, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    1070:	adcscs	pc, ip, #216, 16	; 0xd80000
    1074:	ldrbmi	r9, [r2, #-1288]!	; 0xfffffaf8
    1078:			; <UNDEFINED> instruction: 0xf04fbf0c
    107c:			; <UNDEFINED> instruction: 0xf04f0e2a
    1080:			; <UNDEFINED> instruction: 0xf8d40e20
    1084:	adcmi	r5, r2, #112, 2
    1088:	eorcs	fp, sl, #12, 30	; 0x30
    108c:	ldrcc	r2, [r4], #-544	; 0xfffffde0
    1090:			; <UNDEFINED> instruction: 0xf8d49507
    1094:	strls	r5, [r6, #-344]	; 0xfffffea8
    1098:	ldrsbpl	pc, [r4, #-132]	; 0xffffff7c	; <UNPREDICTABLE>
    109c:			; <UNDEFINED> instruction: 0x7c02e9cd
    10a0:	strls	r9, [r5, #-1537]	; 0xfffff9ff
    10a4:			; <UNDEFINED> instruction: 0xf8cd9d0a
    10a8:	strls	lr, [r0, #-16]
    10ac:	mcr	7, 0, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    10b0:	bicle	r4, sp, ip, asr #10
    10b4:	strbpl	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    10b8:			; <UNDEFINED> instruction: 0xf8da2001
    10bc:	ldrbtmi	r2, [sp], #-700	; 0xfffffd44
    10c0:	ldrtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    10c4:	svclt	0x000c42a2
    10c8:	eorcs	r2, r0, #-1610612734	; 0xa0000002
    10cc:	ldrsbcc	pc, [r4, #-133]	; 0xffffff7b	; <UNPREDICTABLE>
    10d0:	ldmib	r5, {r0, r3, r4, r5, r6, sl, lr}^
    10d4:	ldmib	r5, {r3, r4, r6, sl, ip, sp, lr}^
    10d8:	stmib	sp, {r1, r2, r4, r6, r9, sl, ip, lr}^
    10dc:	stmib	sp, {r1, sl, ip, sp, lr}^
    10e0:			; <UNDEFINED> instruction: 0xf7ff5600
    10e4:			; <UNDEFINED> instruction: 0xf8dfede6
    10e8:			; <UNDEFINED> instruction: 0xf8df2498
    10ec:	ldrbtmi	r3, [sl], #-1076	; 0xfffffbcc
    10f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    10f4:	subsmi	r9, sl, r5, asr #22
    10f8:	mvnshi	pc, r0, asr #32
    10fc:	sublt	r2, r7, r0
    1100:	blhi	bc3fc <abort@plt+0xbb71c>
    1104:	svchi	0x00f0e8bd
    1108:	cmple	r1, r0, lsl #24
    110c:	movwls	r2, #45825	; 0xb301
    1110:	tstls	r6, #161480704	; 0x9a00000
    1114:	andcs	lr, r1, #136, 12	; 0x8800000
    1118:	ldrtcc	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    111c:	bls	2a595c <abort@plt+0x2a4c7c>
    1120:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    1124:	ldrbt	r9, [pc], -sp, lsl #6
    1128:	strcs	r2, [r1, #-1536]	; 0xfffffa00
    112c:			; <UNDEFINED> instruction: 0xe67b46b1
    1130:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1134:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1138:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    113c:	eorsle	r2, r9, r0, lsl #16
    1140:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    1144:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
    1148:	stc	7, cr15, [r2, #-1020]	; 0xfffffc04
    114c:			; <UNDEFINED> instruction: 0xf0002800
    1150:			; <UNDEFINED> instruction: 0xf8df818a
    1154:			; <UNDEFINED> instruction: 0x46501438
    1158:			; <UNDEFINED> instruction: 0xf7ff4479
    115c:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, fp, sp, lr, pc}
    1160:	mcrge	4, 0, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
    1164:	strtge	pc, [r8], #-2271	; 0xfffff721
    1168:			; <UNDEFINED> instruction: 0xe60844fa
    116c:	strb	r2, [r5], -r0, lsl #8
    1170:	adcseq	pc, ip, #14024704	; 0xd60000
    1174:			; <UNDEFINED> instruction: 0xf0013008
    1178:			; <UNDEFINED> instruction: 0xf8dffc1b
    117c:	ldrbtmi	r3, [fp], #-1048	; 0xfffffbe8
    1180:			; <UNDEFINED> instruction: 0xe6236058
    1184:	ldrge	pc, [r0], #-2271	; 0xfffff721
    1188:	ldrb	r4, [r8, #1274]!	; 0x4fa
    118c:	strcc	pc, [ip], #-2271	; 0xfffff721
    1190:	ldmpl	r3, {r1, r3, r9, fp, ip, pc}^
    1194:	bl	fe9db208 <abort@plt+0xfe9da528>
    1198:			; <UNDEFINED> instruction: 0xf1ba0a03
    119c:	bl	204da8 <abort@plt+0x2040c8>
    11a0:	rsbsle	r0, ip, r3, lsl #15
    11a4:	svceq	0x0002f1ba
    11a8:			; <UNDEFINED> instruction: 0xf1bad052
    11ac:	andle	r0, r5, r0, lsl #30
    11b0:	blx	fe8bd1b8 <abort@plt+0xfe8bc4d8>
    11b4:	mvnge	pc, #14614528	; 0xdf0000
    11b8:	strb	r4, [r0, #1274]!	; 0x4fa
    11bc:	svccs	0x00009f13
    11c0:	cmnhi	r9, r0	; <UNPREDICTABLE>
    11c4:	ldrbmi	r2, [r1], -sl, lsl #4
    11c8:			; <UNDEFINED> instruction: 0xf7ff4638
    11cc:	andcs	lr, sl, #52736	; 0xce00
    11d0:			; <UNDEFINED> instruction: 0x46034651
    11d4:	andcc	r4, r5, r8, lsr r6
    11d8:			; <UNDEFINED> instruction: 0xf7ff930a
    11dc:	strmi	lr, [r0], r6, asr #25
    11e0:	ldrbtmi	r4, [pc], #-4080	; 11e8 <abort@plt+0x508>
    11e4:	stccs	8, cr6, [r0], {123}	; 0x7b
    11e8:	adcshi	pc, r5, r0
    11ec:	bmi	ffb8835c <abort@plt+0xffb8767c>
    11f0:	movwcc	fp, #7960	; 0x1f18
    11f4:	svclt	0x0008447a
    11f8:	subsvs	r4, r3, r3, lsr #12
    11fc:			; <UNDEFINED> instruction: 0xb12b9b10
    1200:	ldrmi	r4, [ip], -sl, ror #21
    1204:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}^
    1208:	subsvs	r3, r3, r1, lsl #6
    120c:	svccs	0x00009f0d
    1210:	andcs	sp, sl, #86	; 0x56
    1214:	ldrtmi	sl, [r8], -r3, lsr #18
    1218:	stc	7, cr15, [r6], #1020	; 0x3fc
    121c:	addsmi	r9, r7, #143360	; 0x23000
    1220:	andsls	r4, r0, r3, lsl #12
    1224:	ldmdavc	r2, {r1, r2, r3, r4, r5, ip, lr, pc}
    1228:			; <UNDEFINED> instruction: 0xf002b14a
    122c:	bcs	1181db0 <abort@plt+0x11810d0>
    1230:	teqhi	r2, r0, asr #32	; <UNPREDICTABLE>
    1234:	cfstr32le	mvfx4, [r2], {64}	; 0x40
    1238:	andcc	r9, r1, #40960	; 0xa000
    123c:	cdpne	2, 5, cr9, cr10, cr10, {0}
    1240:	ldmdble	ip!, {r0, r1, r3, r9, fp, sp}
    1244:	ldrdcs	r4, [r0], #-154	; 0xffffff66
    1248:	ldrbtmi	r9, [r9], #-2573	; 0xfffff5f3
    124c:	ldc	7, cr15, [r2, #-1020]	; 0xfffffc04
    1250:	stmdbcs	r0, {r0, r1, r3, r8, fp, ip, pc}
    1254:			; <UNDEFINED> instruction: 0xf858d1ac
    1258:	andcs	r0, sl, #35	; 0x23
    125c:	movwls	r2, #58113	; 0xe301
    1260:	andls	r3, sp, r4, lsl #14
    1264:	stc	7, cr15, [r0], {255}	; 0xff
    1268:	ldmdavs	r8!, {r7, r9, sl, lr}
    126c:	andcs	sl, sl, #409600	; 0x64000
    1270:	ldcl	7, cr15, [sl], #-1020	; 0xfffffc04
    1274:	ldmdavc	fp, {r0, r3, r4, r8, r9, fp, ip, pc}
    1278:	blcs	252a8 <abort@plt+0x245c8>
    127c:	cmphi	r1, r0, asr #32	; <UNPREDICTABLE>
    1280:	vnmlsne.f64	d25, d10, d10
    1284:	movwvc	pc, #57922	; 0xe242	; <UNPREDICTABLE>
    1288:	svclt	0x0098429a
    128c:	beq	7d3d0 <abort@plt+0x7c6f0>
    1290:	stmibmi	r8, {r1, r2, r5, r7, r8, fp, ip, lr, pc}^
    1294:	ldmdavs	sl!, {r6, sp}
    1298:			; <UNDEFINED> instruction: 0xf7ff4479
    129c:			; <UNDEFINED> instruction: 0xf04fecec
    12a0:	strb	r0, [r2, r0, lsl #16]!
    12a4:	bge	9939bc <abort@plt+0x992cdc>
    12a8:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    12ac:			; <UNDEFINED> instruction: 0xf7ff9210
    12b0:	bls	43c4c0 <abort@plt+0x43b7e0>
    12b4:			; <UNDEFINED> instruction: 0xf0002800
    12b8:	blls	aa16f8 <abort@plt+0xaa0a18>
    12bc:	ldrmi	r3, [r8], r1, lsl #6
    12c0:			; <UNDEFINED> instruction: 0xf0839b0e
    12c4:	b	5c2ed0 <abort@plt+0x5c21f0>
    12c8:			; <UNDEFINED> instruction: 0xf000070a
    12cc:	stccs	0, cr8, [r0, #-568]	; 0xfffffdc8
    12d0:	tsthi	sp, r0, asr #32	; <UNPREDICTABLE>
    12d4:			; <UNDEFINED> instruction: 0xf0402e00
    12d8:	ldrtmi	r8, [r8], r7, lsl #2
    12dc:	blls	48a710 <abort@plt+0x489a30>
    12e0:	ldrtmi	r9, [r3], #-3855	; 0xfffff0f1
    12e4:	blls	452b64 <abort@plt+0x451e84>
    12e8:	sbcsmi	r4, lr, #721420288	; 0x2b000000
    12ec:	svclt	0x0044461d
    12f0:	strtmi	r2, [lr], -r0, lsl #10
    12f4:			; <UNDEFINED> instruction: 0xf0002f00
    12f8:	andcs	r8, sl, #186	; 0xba
    12fc:	ldrtmi	r2, [r8], -r0, lsl #2
    1300:	ldc	7, cr15, [r2], #-1020	; 0xfffffc04
    1304:	tstcs	r0, sl, lsl #4
    1308:	ldclne	6, cr4, [r8, #-12]!
    130c:			; <UNDEFINED> instruction: 0xf7ff9320
    1310:	andcs	lr, sl, #44, 24	; 0x2c00
    1314:	strmi	r2, [r3], -r0, lsl #2
    1318:	andeq	pc, r8, r7, lsl #2
    131c:			; <UNDEFINED> instruction: 0xf7ff9321
    1320:	eorls	lr, r2, r4, lsr #24
    1324:			; <UNDEFINED> instruction: 0xf000a820
    1328:	blmi	fe93fb24 <abort@plt+0xfe93ee44>
    132c:			; <UNDEFINED> instruction: 0xf8c3447b
    1330:	blls	2c1b98 <abort@plt+0x2c0eb8>
    1334:	cmnle	r9, r0, lsl #22
    1338:	ldrtmi	r9, [r3], -sl, lsl #16
    133c:			; <UNDEFINED> instruction: 0x4641465a
    1340:	cfstr32cs	mvfx9, [r0], {-0}
    1344:			; <UNDEFINED> instruction: 0xf000d05f
    1348:			; <UNDEFINED> instruction: 0xe6ccfbd3
    134c:	ldrbtmi	r4, [r8], #-2204	; 0xfffff764
    1350:	stc	7, cr15, [r2], #1020	; 0x3fc
    1354:	movwcc	lr, #5376	; 0x1500
    1358:	svcge	0x0050f47f
    135c:	ldrbtmi	r4, [fp], #-2969	; 0xfffff467
    1360:	ldm	r3, {r3, r4, r8, r9, ip, sp}
    1364:	blge	981388 <abort@plt+0x9806a8>
    1368:	stm	r3, {r0, r1, r4, r8, r9, ip, pc}
    136c:	rsbcs	r0, r6, r7
    1370:	andeq	pc, r2, r0, asr #5
    1374:	ldc	7, cr15, [r6], {255}	; 0xff
    1378:	andsls	r2, r4, r4, ror #2
    137c:	cdp2	0, 15, cr15, cr2, cr1, {0}
    1380:	vpadd.i8	d25, d8, d4
    1384:	vmov.i32	d21, #24575	; 0x00005fff
    1388:	rsbcs	r1, r8, fp, ror #25
    138c:	andeq	pc, r2, r0, asr #5
    1390:	vfmsvc.f32	s29, s6, s30
    1394:	movwcs	pc, #52099	; 0xcb83	; <UNPREDICTABLE>
    1398:	vnmulne.f64	d30, d19, d14
    139c:	movwcs	pc, #52110	; 0xcb8e	; <UNPREDICTABLE>
    13a0:	tstcs	r4, #3358720	; 0x334000
    13a4:	rscvc	lr, lr, #323584	; 0x4f000
    13a8:	bl	ff0a8004 <abort@plt+0xff0a7324>
    13ac:	eorls	r1, r3, #805306374	; 0x30000006
    13b0:	cmncs	r4, r5, lsr #2
    13b4:	ands	pc, r2, #1024	; 0x400
    13b8:			; <UNDEFINED> instruction: 0xf7ff9224
    13bc:			; <UNDEFINED> instruction: 0x4603ec74
    13c0:	ldmdavc	fp, {r0, r1, r5, fp, sp, pc}
    13c4:			; <UNDEFINED> instruction: 0xf0019317
    13c8:			; <UNDEFINED> instruction: 0x9014faf3
    13cc:	tsteq	r3, #3620864	; 0x374000
    13d0:			; <UNDEFINED> instruction: 0xf0019313
    13d4:	blls	4fff90 <abort@plt+0x4ff2b0>
    13d8:	bne	6097fc <abort@plt+0x608b1c>
    13dc:	cdp2	0, 12, cr15, cr2, cr1, {0}
    13e0:	strmi	r9, [fp], #-2839	; 0xfffff4e9
    13e4:	rsbsvs	r3, fp, r1, lsl #22
    13e8:	b	167b010 <abort@plt+0x167a330>
    13ec:	svclt	0x00080605
    13f0:			; <UNDEFINED> instruction: 0xf43f4635
    13f4:			; <UNDEFINED> instruction: 0xf1b9af74
    13f8:	svclt	0x000f0f00
    13fc:	strcs	r4, [fp, #-1589]	; 0xfffff9cb
    1400:	strcs	r4, [r0], -r8, asr #13
    1404:			; <UNDEFINED> instruction: 0xf000e76b
    1408:	uqasx	pc, ip, sp	; <UNPREDICTABLE>
    140c:	vpmax.s8	d25, d0, d10
    1410:	addsmi	r6, sl, #-1207959552	; 0xb8000000
    1414:	blls	5b8824 <abort@plt+0x5b7b44>
    1418:	suble	r2, r7, r0, lsl #22
    141c:	stmdbge	r3!, {r2, r3, r8, r9, fp, ip, pc}
    1420:	blcs	27450 <abort@plt+0x26770>
    1424:			; <UNDEFINED> instruction: 0xf001d135
    1428:	blge	9c091c <abort@plt+0x9bfc3c>
    142c:	tstcs	r0, ip, lsr #4
    1430:			; <UNDEFINED> instruction: 0x4618ac31
    1434:	stc	7, cr15, [r0], {255}	; 0xff
    1438:	ldrdcs	lr, [r3, -sp]!
    143c:	vqdmull.s32	<illegal reg q4.5>, d2, d21
    1440:	bmi	185edf8 <abort@plt+0x185e118>
    1444:	strls	r9, [r9, #-1579]!	; 0xfffff9d5
    1448:	mcrne	4, 2, r4, cr13, cr10, {3}
    144c:	strls	r2, [sl, #-335]!	; 0xfffffeb1
    1450:	strtmi	r4, [r0], -r3, lsl #12
    1454:	bl	ff1bf458 <abort@plt+0xff1be778>
    1458:			; <UNDEFINED> instruction: 0x4622495c
    145c:	ldrbtmi	r2, [r9], #-1
    1460:	stc	7, cr15, [r6], #-1020	; 0xfffffc04
    1464:			; <UNDEFINED> instruction: 0xf8dfe63f
    1468:	ldrbtmi	sl, [sl], #360	; 0x168
    146c:	stmdals	pc, {r0, r1, r2, r7, sl, sp, lr, pc}	; <UNPREDICTABLE>
    1470:	bl	fe23f474 <abort@plt+0xfe23e794>
    1474:	stmdage	r6!, {r0, r1, r9, sl, lr}
    1478:			; <UNDEFINED> instruction: 0xf7ff9326
    147c:	stmiavs	r1, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
    1480:	andcc	lr, r4, #208, 18	; 0x340000
    1484:	vrhadd.s8	d9, d2, d18
    1488:	movwcc	r7, #4716	; 0x126c
    148c:			; <UNDEFINED> instruction: 0x93219220
    1490:			; <UNDEFINED> instruction: 0xf001e748
    1494:	bfi	pc, r1, (invalid: 26:8)	; <UNPREDICTABLE>
    1498:			; <UNDEFINED> instruction: 0xf47f2a50
    149c:	strbmi	sl, [r0, #-3795]	; 0xfffff12d
    14a0:	bls	2b1330 <abort@plt+0x2b0650>
    14a4:	rscscc	pc, pc, #-2147483648	; 0x80000000
    14a8:	strb	r9, [r8], sl, lsl #4
    14ac:	stmdbge	r3!, {r1, r3, fp, ip, pc}
    14b0:	mrrc2	0, 0, pc, r8, cr1	; <UNPREDICTABLE>
    14b4:			; <UNDEFINED> instruction: 0x4650e7b9
    14b8:	bl	193f4bc <abort@plt+0x193e7dc>
    14bc:	stmdage	r6!, {r0, r1, r9, sl, lr}
    14c0:			; <UNDEFINED> instruction: 0xf7ff9326
    14c4:	ldmib	r0, {r1, r2, r4, r7, r8, r9, fp, sp, lr, pc}^
    14c8:	vhsub.s8	d3, d2, d4
    14cc:			; <UNDEFINED> instruction: 0xf103726c
    14d0:	andls	r0, sl, #65536	; 0x10000
    14d4:	ldmdbmi	pc!, {r2, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    14d8:	ldrbtmi	r9, [r9], #-2061	; 0xfffff7f3
    14dc:	bl	1abf4e0 <abort@plt+0x1abe800>
    14e0:			; <UNDEFINED> instruction: 0xf47f2800
    14e4:	strt	sl, [sp], sl, ror #29
    14e8:	subcs	r4, r0, fp, lsr r9
    14ec:			; <UNDEFINED> instruction: 0xf7ff4479
    14f0:			; <UNDEFINED> instruction: 0xf7ffebc2
    14f4:	ldmdbmi	r9!, {r2, r4, r6, r8, r9, fp, sp, lr, pc}
    14f8:	subcs	r4, r0, sl, lsr r6
    14fc:			; <UNDEFINED> instruction: 0xf7ff4479
    1500:	ldmdbmi	r7!, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1504:	ldmdavs	sl!, {r6, sp}
    1508:			; <UNDEFINED> instruction: 0xf7ff4479
    150c:	ldmdbmi	r5!, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    1510:	ldrbtmi	r2, [r9], #-64	; 0xffffffc0
    1514:	bl	febbf518 <abort@plt+0xfebbe838>
    1518:	andeq	r2, r0, r4, lsl sp
    151c:	andeq	r3, r1, ip, lsl r2
    1520:	andeq	r0, r0, ip, lsr #1
    1524:	andeq	r3, r1, r6, lsl #24
    1528:	andeq	r3, r1, r8, ror #3
    152c:	andeq	r2, r0, r8, lsr #12
    1530:	andeq	r2, r0, r0, lsr #12
    1534:	andeq	r3, r1, sl, ror #17
    1538:	andeq	r3, r1, r8, ror #17
    153c:	andeq	r3, r1, r2, ror fp
    1540:	andeq	r3, r1, ip, lsr #17
    1544:	andeq	r3, r1, ip, lsr fp
    1548:	andeq	r3, r1, sl, ror #16
    154c:	muleq	r0, r8, r5
    1550:	andeq	r0, r0, r8, asr #1
    1554:	andeq	r3, r1, r4, lsl #20
    1558:	muleq	r1, r2, r0
    155c:	andeq	r3, r1, lr, ror r0
    1560:	muleq	r1, r0, r9
    1564:	andeq	r3, r1, sl, asr r9
    1568:	andeq	r3, r1, r6, ror r6
    156c:	andeq	r3, r1, r4, lsl #18
    1570:	andeq	r3, r1, ip, lsr #12
    1574:	strdeq	r2, [r0], -r2	; <UNPREDICTABLE>
    1578:			; <UNDEFINED> instruction: 0x000135b2
    157c:	ldrdeq	r2, [r0], -r8
    1580:	andeq	r2, r1, r2, asr #28
    1584:	andeq	r2, r0, r6, ror r2
    1588:	andeq	r2, r0, lr, ror #4
    158c:	andeq	r2, r0, r4, ror #4
    1590:	andeq	r2, r0, r4, lsr r2
    1594:			; <UNDEFINED> instruction: 0x000137b6
    1598:	andeq	r2, r0, r4, lsl r2
    159c:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    15a0:	andeq	r2, r0, r4, ror #3
    15a4:	andeq	r2, r1, r2, lsr #28
    15a8:	andeq	r2, r1, r0, lsl lr
    15ac:	andeq	r2, r1, r0, lsl #28
    15b0:	andeq	r2, r0, lr, ror r2
    15b4:	andeq	r2, r0, r0, ror #2
    15b8:	andeq	r2, r0, lr, ror #2
    15bc:	andeq	r3, r1, r8, lsl #12
    15c0:	andeq	r2, r0, r2, asr r0
    15c4:	andeq	r2, r0, lr, lsr #13
    15c8:	andeq	r2, r0, r0, rrx
    15cc:			; <UNDEFINED> instruction: 0x000022b2
    15d0:	andeq	r1, r0, r2, lsr pc
    15d4:	andeq	r1, r0, r2, asr #30
    15d8:	andeq	r1, r0, r8, ror pc
    15dc:			; <UNDEFINED> instruction: 0x00001fb0
    15e0:	ldrdeq	r1, [r0], -ip
    15e4:	andeq	r1, r0, lr, lsl #30
    15e8:	bleq	3d72c <abort@plt+0x3ca4c>
    15ec:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    15f0:	strbtmi	fp, [sl], -r2, lsl #24
    15f4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    15f8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    15fc:	ldrmi	sl, [sl], #776	; 0x308
    1600:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    1604:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    1608:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    160c:			; <UNDEFINED> instruction: 0xf85a4b06
    1610:	stmdami	r6, {r0, r1, ip, sp}
    1614:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    1618:	b	ff7bf61c <abort@plt+0xff7be93c>
    161c:	bl	183f620 <abort@plt+0x183e940>
    1620:	andeq	r2, r1, r4, lsl r9
    1624:	muleq	r0, ip, r0
    1628:	strheq	r0, [r0], -ip
    162c:	andeq	r0, r0, r0, asr #1
    1630:	ldr	r3, [pc, #20]	; 164c <abort@plt+0x96c>
    1634:	ldr	r2, [pc, #20]	; 1650 <abort@plt+0x970>
    1638:	add	r3, pc, r3
    163c:	ldr	r2, [r3, r2]
    1640:	cmp	r2, #0
    1644:	bxeq	lr
    1648:	b	bfc <__gmon_start__@plt>
    164c:	strdeq	r2, [r1], -r4
    1650:	strheq	r0, [r0], -r8
    1654:	blmi	1d3674 <abort@plt+0x1d2994>
    1658:	bmi	1d2840 <abort@plt+0x1d1b60>
    165c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1660:	andle	r4, r3, sl, ror r4
    1664:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1668:	ldrmi	fp, [r8, -r3, lsl #2]
    166c:	svclt	0x00004770
    1670:	ldrdeq	r3, [r1], -r8
    1674:	ldrdeq	r3, [r1], -r4
    1678:	ldrdeq	r2, [r1], -r0
    167c:	andeq	r0, r0, r4, lsr #1
    1680:	stmdbmi	r9, {r3, fp, lr}
    1684:	bmi	25286c <abort@plt+0x251b8c>
    1688:	bne	252874 <abort@plt+0x251b94>
    168c:	svceq	0x00cb447a
    1690:			; <UNDEFINED> instruction: 0x01a1eb03
    1694:	andle	r1, r3, r9, asr #32
    1698:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    169c:	ldrmi	fp, [r8, -r3, lsl #2]
    16a0:	svclt	0x00004770
    16a4:	andeq	r3, r1, ip, lsr #5
    16a8:	andeq	r3, r1, r8, lsr #5
    16ac:	andeq	r2, r1, r4, lsr #17
    16b0:	andeq	r0, r0, r4, asr #1
    16b4:	blmi	2aeadc <abort@plt+0x2addfc>
    16b8:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    16bc:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    16c0:	blmi	26fc74 <abort@plt+0x26ef94>
    16c4:	ldrdlt	r5, [r3, -r3]!
    16c8:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    16cc:			; <UNDEFINED> instruction: 0xf7ff6818
    16d0:			; <UNDEFINED> instruction: 0xf7ffea46
    16d4:	blmi	1c15d8 <abort@plt+0x1c08f8>
    16d8:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    16dc:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    16e0:	andeq	r3, r1, r6, ror r2
    16e4:	andeq	r2, r1, r4, ror r8
    16e8:	andeq	r0, r0, r0, lsr #1
    16ec:	andeq	r2, r1, r6, lsr r9
    16f0:	andeq	r3, r1, r6, asr r2
    16f4:	svclt	0x0000e7c4
    16f8:	vst3.8	{d27,d29,d31}, [pc], r8
    16fc:	blmi	19e23c <abort@plt+0x19d55c>
    1700:	stfmis	f2, [r6], {1}
    1704:	stmdami	r6, {r0, r1, r3, r4, r5, r6, sl, lr}
    1708:	ldrbtmi	r5, [r8], #-2331	; 0xfffff6e5
    170c:			; <UNDEFINED> instruction: 0xf7ff681b
    1710:	subcs	lr, r0, r8, asr sl
    1714:	b	1e3f718 <abort@plt+0x1e3ea38>
    1718:	andeq	r2, r1, ip, lsr #16
    171c:	strheq	r0, [r0], -r4
    1720:	andeq	r1, r0, lr, asr #21
    1724:	addlt	fp, r2, r0, lsl r5
    1728:	andls	r4, r1, r4, lsl #12
    172c:			; <UNDEFINED> instruction: 0xf940f001
    1730:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
    1734:	addsmi	r6, r8, #1769472	; 0x1b0000
    1738:	stcle	6, cr4, [r4, #-128]	; 0xffffff80
    173c:	pop	{r1, ip, sp, pc}
    1740:			; <UNDEFINED> instruction: 0xf0014010
    1744:	ldrdlt	fp, [r2], -r9
    1748:			; <UNDEFINED> instruction: 0x4010e8bd
    174c:	ldmdblt	r0!, {r0, ip, sp, lr, pc}
    1750:	andeq	r3, r1, r2, lsl #4
    1754:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
    1758:	addmi	r6, r3, #5963776	; 0x5b0000
    175c:			; <UNDEFINED> instruction: 0xf001da01
    1760:			; <UNDEFINED> instruction: 0xf001b949
    1764:	svclt	0x0000b8d7
    1768:	ldrdeq	r3, [r1], -lr
    176c:	svcmi	0x00f0e92d
    1770:	mrrcmi	6, 9, r4, r7, cr1
    1774:	bmi	15d2ff4 <abort@plt+0x15d2314>
    1778:	blmi	15d3180 <abort@plt+0x15d24a0>
    177c:	ldrbtmi	r4, [sl], #-1148	; 0xfffffb84
    1780:	lfmmi	f7, 1, [r4, #-692]	; 0xfffffd4c
    1784:	strmi	r6, [pc], -r0, lsr #16
    1788:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    178c:	strcc	pc, [ip], #-2253	; 0xfffff733
    1790:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    1794:	cmnle	r0, r0, lsl #16
    1798:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
    179c:	andscs	pc, r0, #13828096	; 0xd30000
    17a0:	cmnle	r8, r0, lsl #20
    17a4:	ldrdge	pc, [r8], -r3
    17a8:			; <UNDEFINED> instruction: 0xf1091c7d
    17ac:			; <UNDEFINED> instruction: 0xf1083bff
    17b0:			; <UNDEFINED> instruction: 0xf1ba0401
    17b4:	andle	r0, r1, r0, lsl #30
    17b8:	bllt	2dbb2c <abort@plt+0x2dae4c>
    17bc:	tstcs	r0, r8, asr #22
    17c0:			; <UNDEFINED> instruction: 0x21206031
    17c4:			; <UNDEFINED> instruction: 0xf888447b
    17c8:	bl	1c57d0 <abort@plt+0x1c4af0>
    17cc:	ldmdahi	r9, {r0, r3, r9}
    17d0:	blne	ff868 <abort@plt+0xfeb88>
    17d4:	andcc	r6, r2, r0, lsr r8
    17d8:			; <UNDEFINED> instruction: 0xf8156030
    17dc:	addsmi	r3, r5, #1024	; 0x400
    17e0:	stccc	8, cr15, [r1], {4}
    17e4:	bmi	ff5fbc <abort@plt+0xff52dc>
    17e8:	ldrbtmi	r4, [sl], #-2875	; 0xfffff4c5
    17ec:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    17f0:	strcc	pc, [ip], #-2269	; 0xfffff723
    17f4:	qdsuble	r4, sl, r8
    17f8:	lfmmi	f7, 1, [r4, #-52]	; 0xffffffcc
    17fc:	svchi	0x00f0e8bd
    1800:	ldrbmi	r2, [r0], -r0, lsr #4
    1804:	andcs	pc, r0, r8, lsl #17
    1808:			; <UNDEFINED> instruction: 0xf7ff9301
    180c:	ldrbmi	lr, [r1], -r4, lsl #20
    1810:	strtmi	r4, [r0], -r2, lsl #12
    1814:	ldmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1818:			; <UNDEFINED> instruction: 0xf7ff4650
    181c:			; <UNDEFINED> instruction: 0x4629e9fc
    1820:	strmi	r4, [r4], #-1626	; 0xfffff9a6
    1824:			; <UNDEFINED> instruction: 0xf7ff4620
    1828:	blls	7bed0 <abort@plt+0x7b1f0>
    182c:			; <UNDEFINED> instruction: 0xf7ff4618
    1830:	blls	7c000 <abort@plt+0x7b320>
    1834:			; <UNDEFINED> instruction: 0x46024619
    1838:	andeq	lr, fp, r4, lsl #22
    183c:	ldmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1840:			; <UNDEFINED> instruction: 0xf7ff4650
    1844:	blls	7bfec <abort@plt+0x7b30c>
    1848:	ldrmi	r4, [r8], -r4, lsl #12
    184c:	stmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1850:	strtmi	r6, [r0], #-2099	; 0xfffff7cd
    1854:	eorsvs	r4, r0, r8, lsl r4
    1858:	stcmi	7, cr14, [r3, #-788]!	; 0xfffffcec
    185c:	strcs	r2, [r0], #-1
    1860:	stmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
    1864:			; <UNDEFINED> instruction: 0xf7ff4402
    1868:	ldmiblt	r0!, {r1, r3, r5, r9, fp, sp, lr, pc}
    186c:	andcs	r4, r0, #31744	; 0x7c00
    1870:	andsvs	r4, sl, fp, ror r4
    1874:	bmi	7bb6bc <abort@plt+0x7ba9dc>
    1878:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
    187c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1880:	strcc	pc, [ip], #-2269	; 0xfffff723
    1884:	qsuble	r4, sl, r0
    1888:	ldrtmi	r4, [r9], -sl, asr #12
    188c:	vmax.s8	q2, <illegal reg q6.5>, q0
    1890:	pop	{r2, r4, r8, sl, fp, lr}
    1894:			; <UNDEFINED> instruction: 0xf7ff4ff0
    1898:	stmdage	r3, {r0, r2, r3, r5, r6, r8, fp, ip, sp, pc}
    189c:			; <UNDEFINED> instruction: 0xf7ff4621
    18a0:	stmdacs	r1, {r2, r4, r9, fp, sp, lr, pc}
    18a4:	ldmdami	r3, {r1, r5, r6, r7, r8, ip, lr, pc}
    18a8:			; <UNDEFINED> instruction: 0xf105a902
    18ac:	tstls	r1, r0, lsl r3
    18b0:	andvs	r4, fp, r8, ror r4
    18b4:	stmib	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    18b8:	strmi	r9, [r3], -r1, lsl #18
    18bc:	adcvs	r4, fp, lr, lsl #16
    18c0:			; <UNDEFINED> instruction: 0xf7ff4478
    18c4:	rscvs	lr, r8, r6, asr #19
    18c8:			; <UNDEFINED> instruction: 0xf7ffe7d0
    18cc:	svclt	0x0000e968
    18d0:	andeq	r2, r1, r8, lsl #17
    18d4:			; <UNDEFINED> instruction: 0x000127b2
    18d8:	andeq	r0, r0, ip, lsr #1
    18dc:	muleq	r1, sl, r1
    18e0:			; <UNDEFINED> instruction: 0x00001bbc
    18e4:	andeq	r2, r1, r6, asr #14
    18e8:	ldrdeq	r3, [r1], -r4
    18ec:	muleq	r1, r4, r7
    18f0:			; <UNDEFINED> instruction: 0x000126b6
    18f4:	andeq	r1, r0, r8, asr #21
    18f8:			; <UNDEFINED> instruction: 0x00001abc
    18fc:	svcmi	0x00f0e92d
    1900:	ldcmi	0, cr11, [r8], #-652	; 0xfffffd74
    1904:	stmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    1908:			; <UNDEFINED> instruction: 0x46054b37
    190c:	eorcs	r4, ip, #124, 8	; 0x7c000000
    1910:	strbmi	r2, [r8], -r0, lsl #2
    1914:	vadd.i8	<illegal reg q10.5>, q9, <illegal reg q9.5>
    1918:			; <UNDEFINED> instruction: 0xf8df4893
    191c:	vshr.s64	<illegal reg q13.5>, q0, #55
    1920:	ldmdavs	fp, {r0, r3, r6, fp, sp}
    1924:			; <UNDEFINED> instruction: 0xf04f9321
    1928:			; <UNDEFINED> instruction: 0xf7ff0300
    192c:			; <UNDEFINED> instruction: 0xf8dfe986
    1930:	ldrbtmi	sl, [fp], #192	; 0xc0
    1934:	strcs	sl, [r0], -sp, lsl #30
    1938:			; <UNDEFINED> instruction: 0xf8db44fa
    193c:	strbmi	r4, [fp], -r4
    1940:	tstcs	r4, r2, asr r6
    1944:			; <UNDEFINED> instruction: 0x46384434
    1948:	vmlagt.f64	d15, d20, d8
    194c:	vstmiavc	r4!, {s29-s107}
    1950:	bl	ff312bf0 <abort@plt+0xff311f10>
    1954:	bl	ff304c14 <abort@plt+0xff303f34>
    1958:	bl	fe904c90 <abort@plt+0xfe903fb0>
    195c:	strls	r0, [r8], #-1036	; 0xfffffbf4
    1960:	stmdb	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1964:	ldrtmi	r2, [r8], -r2, lsl #2
    1968:	stmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    196c:	strmi	r2, [r4], -r2, lsl #16
    1970:	tstcs	r1, r9, lsr #26
    1974:			; <UNDEFINED> instruction: 0xf7ff4638
    1978:	stmdacs	r2, {r2, r7, r8, fp, sp, lr, pc}
    197c:	svclt	0x00dc4604
    1980:	movwls	r2, #4865	; 0x1301
    1984:	andcs	sp, r4, #2112	; 0x840
    1988:	strtmi	r2, [r8], -r0, lsl #2
    198c:	ldmdb	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1990:	ldrtmi	r2, [r9], -r0, lsl #4
    1994:			; <UNDEFINED> instruction: 0xf7ff4628
    1998:	ldmdbmi	r6, {r1, r5, r6, r8, fp, sp, lr, pc}
    199c:	strcc	r4, [r1], -r8, lsr #12
    19a0:	andcs	r4, r1, #2030043136	; 0x79000000
    19a4:	ldmdb	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19a8:			; <UNDEFINED> instruction: 0xf1052e07
    19ac:	bicle	r0, r4, r0, lsl r5
    19b0:	blmi	3541fc <abort@plt+0x35351c>
    19b4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    19b8:	blls	85ba28 <abort@plt+0x85ad48>
    19bc:	qaddle	r4, sl, pc	; <UNPREDICTABLE>
    19c0:	pop	{r0, r1, r5, ip, sp, pc}
    19c4:	movwcs	r8, #12272	; 0x2ff0
    19c8:	andcs	r9, r4, #67108864	; 0x4000000
    19cc:	strtmi	r2, [r8], -r0, lsl #2
    19d0:	ldm	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19d4:	bls	4c9e0 <abort@plt+0x4bd00>
    19d8:			; <UNDEFINED> instruction: 0x2320bf04
    19dc:	ldrb	r6, [r8, fp, lsr #32]
    19e0:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19e4:	andeq	r2, r1, r4, lsr #12
    19e8:	andeq	r0, r0, ip, lsr #1
    19ec:	ldrdeq	r2, [r1], -r2	; <UNPREDICTABLE>
    19f0:	andeq	r1, r0, r0, lsr #27
    19f4:	andeq	r1, r0, r4, lsr #30
    19f8:	andeq	r2, r1, ip, ror r5
    19fc:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1a00:	ldrblt	r4, [r0, #2841]!	; 0xb19
    1a04:			; <UNDEFINED> instruction: 0xb09b44fc
    1a08:	stcge	6, cr4, [r5, #-56]	; 0xffffffc8
    1a0c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1a10:			; <UNDEFINED> instruction: 0x21204614
    1a14:	strmi	r2, [r7], -pc, asr #4
    1a18:	ldmdavs	fp, {r3, r5, r9, sl, lr}
    1a1c:			; <UNDEFINED> instruction: 0xf04f9319
    1a20:			; <UNDEFINED> instruction: 0xf7ff0300
    1a24:	ldrtmi	lr, [r0], -sl, lsl #18
    1a28:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1a2c:	rscscc	pc, pc, #79	; 0x4f
    1a30:	stmib	sp, {r0, r8, sp}^
    1a34:	bne	8d7240 <abort@plt+0x8d6560>
    1a38:	bl	d3320 <abort@plt+0xd2640>
    1a3c:	blmi	2ded90 <abort@plt+0x2de0b0>
    1a40:	ldrbtmi	r4, [fp], #-268	; 0xfffffef4
    1a44:			; <UNDEFINED> instruction: 0xf7ff9400
    1a48:	bmi	27be18 <abort@plt+0x27b138>
    1a4c:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    1a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a54:	subsmi	r9, sl, r9, lsl fp
    1a58:	ldrtmi	sp, [r8], -r2, lsl #2
    1a5c:	ldcllt	0, cr11, [r0, #108]!	; 0x6c
    1a60:	ldm	ip, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1a64:	andeq	r2, r1, ip, lsr #10
    1a68:	andeq	r0, r0, ip, lsr #1
    1a6c:	andeq	r1, r0, r2, asr #18
    1a70:	andeq	r2, r1, r2, ror #9
    1a74:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
    1a78:	ldrblt	r4, [r0, #2842]!	; 0xb1a
    1a7c:			; <UNDEFINED> instruction: 0xb09b44fc
    1a80:	stcge	6, cr4, [r5, #-56]	; 0xffffffc8
    1a84:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    1a88:	strmi	r2, [r7], -r0, lsr #2
    1a8c:			; <UNDEFINED> instruction: 0x46284614
    1a90:	ldmdavs	fp, {r0, r1, r2, r3, r6, r9, sp}
    1a94:			; <UNDEFINED> instruction: 0xf04f9319
    1a98:			; <UNDEFINED> instruction: 0xf7ff0300
    1a9c:	ldrtmi	lr, [r0], -lr, asr #17
    1aa0:	ldm	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1aa4:			; <UNDEFINED> instruction: 0x96034a10
    1aa8:	strls	r4, [r2, #-1146]	; 0xfffffb86
    1aac:	andcs	r9, r1, #0, 4
    1ab0:	ldrtmi	r1, [r8], -r3, lsr #20
    1ab4:	bicsvc	lr, r3, r3, lsl #22
    1ab8:	movtmi	pc, #111	; 0x6f	; <UNPREDICTABLE>
    1abc:	tstls	r1, r9, asr #32
    1ac0:			; <UNDEFINED> instruction: 0xf7ff214f
    1ac4:	bmi	27bc64 <abort@plt+0x27af84>
    1ac8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    1acc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1ad0:	subsmi	r9, sl, r9, lsl fp
    1ad4:	ldrtmi	sp, [r8], -r2, lsl #2
    1ad8:	ldcllt	0, cr11, [r0, #108]!	; 0x6c
    1adc:	ldmda	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1ae0:			; <UNDEFINED> instruction: 0x000124b4
    1ae4:	andeq	r0, r0, ip, lsr #1
    1ae8:	andeq	r1, r0, ip, lsr ip
    1aec:	andeq	r2, r1, r6, ror #8
    1af0:	svcmi	0x00f0e92d
    1af4:	blhi	13cfb0 <abort@plt+0x13c2d0>
    1af8:			; <UNDEFINED> instruction: 0x667cf8df
    1afc:			; <UNDEFINED> instruction: 0x567cf8df
    1b00:			; <UNDEFINED> instruction: 0xf5ad447e
    1b04:	addlt	r5, r3, fp, asr #26
    1b08:			; <UNDEFINED> instruction: 0xf50d5975
    1b0c:	stmdavs	sp!, {r0, r1, r3, r6, sl, ip, lr}
    1b10:			; <UNDEFINED> instruction: 0xf04f6065
    1b14:	strcc	r0, [r4], #-1280	; 0xfffffb00
    1b18:	strbpl	pc, [ip], #-1293	; 0xfffffaf3	; <UNPREDICTABLE>
    1b1c:	stmdavs	r4!, {r0, r1, r4, r9, ip, pc}
    1b20:			; <UNDEFINED> instruction: 0xf0002a00
    1b24:	andcs	r8, r2, #469762048	; 0x1c000000
    1b28:	andscs	r9, fp, #-805306367	; 0xd0000001
    1b2c:			; <UNDEFINED> instruction: 0xf8df9224
    1b30:	ldrbtmi	r2, [sl], #-1616	; 0xfffff9b0
    1b34:	blcs	263dc <abort@plt+0x256fc>
    1b38:	tsthi	r1, #64, 6	; <UNPREDICTABLE>
    1b3c:	stmdbcc	r1, {r1, r3, r4, r9, sl, lr}
    1b40:			; <UNDEFINED> instruction: 0xf100bf04
    1b44:	strdcs	r3, [ip, -pc]
    1b48:	mvnsle	r3, r1, lsl #20
    1b4c:	strcs	r4, [ip, #-1052]	; 0xfffffbe4
    1b50:	blx	16c862 <abort@plt+0x16bb82>
    1b54:			; <UNDEFINED> instruction: 0x93271100
    1b58:			; <UNDEFINED> instruction: 0x9321ab3b
    1b5c:	mcrne	6, 2, r4, cr11, cr8, {0}
    1b60:	ldrmi	r9, [lr], -r6, lsr #6
    1b64:	mcr2	7, 6, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    1b68:	ldmdbne	r3!, {r0, r2, r3, r4, r8, r9, sl, fp, ip, pc}
    1b6c:			; <UNDEFINED> instruction: 0x4630931e
    1b70:	svclt	0x000c2f02
    1b74:	movwcs	r2, #8961	; 0x2301
    1b78:	svclt	0x00c442a3
    1b7c:	nopls	{0}	; <UNPREDICTABLE>
    1b80:	strtmi	sp, [r9], -sl, lsl #24
    1b84:	blx	ffbbdb90 <abort@plt+0xffbbceb0>
    1b88:	ldrtmi	r4, [r9], -r8, lsl #12
    1b8c:	blx	ffabdb98 <abort@plt+0xffabceb8>
    1b90:			; <UNDEFINED> instruction: 0xf381fab1
    1b94:			; <UNDEFINED> instruction: 0x9320095b
    1b98:	bls	7a8038 <abort@plt+0x7a7358>
    1b9c:	vqsub.u8	d4, d16, d1
    1ba0:			; <UNDEFINED> instruction: 0xf8df8209
    1ba4:			; <UNDEFINED> instruction: 0xf64a35e0
    1ba8:	bls	4c9e5c <abort@plt+0x4c917c>
    1bac:	adccs	pc, sl, r2, asr #13
    1bb0:	andsls	r4, ip, fp, ror r4
    1bb4:			; <UNDEFINED> instruction: 0xf1032a00
    1bb8:			; <UNDEFINED> instruction: 0xf5030208
    1bbc:			; <UNDEFINED> instruction: 0x911f63b9
    1bc0:	sadd16mi	fp, r3, r8
    1bc4:	tstls	r5, #118784	; 0x1d000
    1bc8:	orrsmi	pc, r3, #536870916	; 0x20000004
    1bcc:	movtcs	pc, #37577	; 0x92c9	; <UNPREDICTABLE>
    1bd0:			; <UNDEFINED> instruction: 0xf04f9322
    1bd4:			; <UNDEFINED> instruction: 0x932933ff
    1bd8:	svclt	0x00149b24
    1bdc:	bleq	13dd20 <abort@plt+0x13d040>
    1be0:	bleq	fdd24 <abort@plt+0xfd044>
    1be4:	blx	d3756 <abort@plt+0xd2a76>
    1be8:	cdp	3, 0, cr15, cr9, cr2, {0}
    1bec:	blge	ffd50434 <abort@plt+0xffd4f754>
    1bf0:			; <UNDEFINED> instruction: 0xf8df9323
    1bf4:	ldrbtmi	r3, [fp], #-1428	; 0xfffffa6c
    1bf8:	bcc	43d420 <abort@plt+0x43c740>
    1bfc:	bls	8e8880 <abort@plt+0x8e7ba0>
    1c00:	tstls	r0, #-1811939328	; 0x94000000
    1c04:	tstls	fp, #0, 6
    1c08:	strcc	pc, [r0, #2271]	; 0x8df
    1c0c:	ldrbtmi	r9, [fp], #-525	; 0xfffffdf3
    1c10:	bcc	fe43d438 <abort@plt+0xfe43c758>
    1c14:	bls	7a885c <abort@plt+0x7a7b7c>
    1c18:	vqsub.u8	d4, d16, d3
    1c1c:	blls	421ffc <abort@plt+0x42131c>
    1c20:	ldmdbls	ip, {r2, r3, r9, sl, sp}
    1c24:	ldrls	sl, [r4, #-3378]	; 0xfffff2ce
    1c28:			; <UNDEFINED> instruction: 0x461a3d14
    1c2c:	blx	fe047ba6 <abort@plt+0xfe046ec6>
    1c30:	blge	c09c40 <abort@plt+0xc08f60>
    1c34:	tstcs	r0, ip, lsr #4
    1c38:	bl	ff10b844 <abort@plt+0xff10ab64>
    1c3c:	ldrmi	r0, [r8], -r0, ror #8
    1c40:	blx	1a888a <abort@plt+0x1a7baa>
    1c44:			; <UNDEFINED> instruction: 0xf7fe3614
    1c48:			; <UNDEFINED> instruction: 0xf8ddeff8
    1c4c:	mrc	0, 0, r8, cr8, cr4, {1}
    1c50:			; <UNDEFINED> instruction: 0x21502a90
    1c54:	strbmi	r4, [r0], -r3, lsl #12
    1c58:			; <UNDEFINED> instruction: 0xf7fe611e
    1c5c:			; <UNDEFINED> instruction: 0xf8d8efa6
    1c60:			; <UNDEFINED> instruction: 0xf8cd0000
    1c64:			; <UNDEFINED> instruction: 0xf7ff8034
    1c68:	bls	53bd48 <abort@plt+0x53b068>
    1c6c:	ldcmi	8, cr15, [r4], {66}	; 0x42
    1c70:	strtmi	r4, [r8], -r3, lsl #12
    1c74:	andcc	pc, r0, r8, asr #17
    1c78:	stmib	r5, {r0, r1, r4, r5, r6, r7, r8, fp, ip}^
    1c7c:			; <UNDEFINED> instruction: 0xf7ff3701
    1c80:	mcrcs	13, 0, pc, cr11, cr1, {2}	; <UNPREDICTABLE>
    1c84:			; <UNDEFINED> instruction: 0xf0009012
    1c88:	blls	52247c <abort@plt+0x52179c>
    1c8c:	strcc	r4, [r2], -r8, lsr #12
    1c90:	strvs	lr, [r1, -r5, asr #19]
    1c94:	ldcmi	8, cr15, [r4], {67}	; 0x43
    1c98:	stc2l	7, cr15, [r4, #-1020]	; 0xfffffc04
    1c9c:	andls	r9, lr, r3, lsl fp
    1ca0:			; <UNDEFINED> instruction: 0xf0402b00
    1ca4:	blls	4e2498 <abort@plt+0x4e17b8>
    1ca8:			; <UNDEFINED> instruction: 0xf8df931a
    1cac:	cfldrsls	mvf3, [r2], {228}	; 0xe4
    1cb0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}^
    1cb4:	blcs	5353c <abort@plt+0x5285c>
    1cb8:	bicshi	pc, r3, r0
    1cbc:			; <UNDEFINED> instruction: 0xff52f000
    1cc0:	blls	348564 <abort@plt+0x347884>
    1cc4:	stmiaeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
    1cc8:	strbcs	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    1ccc:	cmnvc	r0, r3, lsl #10	; <UNPREDICTABLE>
    1cd0:			; <UNDEFINED> instruction: 0xf8df910f
    1cd4:	ldrbtmi	r1, [sl], #-1220	; 0xfffffb3c
    1cd8:	stmibvc	r0!, {r0, r1, r8, sl, ip, sp, lr, pc}
    1cdc:	cmnvc	r6, #12582912	; 0xc00000	; <UNPREDICTABLE>
    1ce0:	tstls	r6, r9, ror r4
    1ce4:	ldrtne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1ce8:	ldrbtmi	r9, [r9], #-791	; 0xfffffce9
    1cec:	tstls	r8, r3, asr r8
    1cf0:	strtne	pc, [ip], #2271	; 0x8df
    1cf4:	subsvs	r3, r3, r1, lsl #22
    1cf8:	tstls	r9, r9, ror r4
    1cfc:	mrsls	r2, (UNDEF: 28)
    1d00:	bls	3a8960 <abort@plt+0x3a7c80>
    1d04:	andsne	pc, r4, #13828096	; 0xd30000
    1d08:	svclt	0x000c2900
    1d0c:	movwcs	r2, #17152	; 0x4300
    1d10:			; <UNDEFINED> instruction: 0xf8c842ba
    1d14:	ldclle	0, cr3, [r0, #-0]
    1d18:	svceq	0x0003f1ba
    1d1c:			; <UNDEFINED> instruction: 0xf04f463c
    1d20:	svclt	0x000c0600
    1d24:	bleq	57de68 <abort@plt+0x57d188>
    1d28:	bleq	73de6c <abort@plt+0x73d18c>
    1d2c:			; <UNDEFINED> instruction: 0x46d3465f
    1d30:	eor	r4, r6, r2, lsr #13
    1d34:	blcs	28988 <abort@plt+0x27ca8>
    1d38:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    1d3c:			; <UNDEFINED> instruction: 0xf1c39b1a
    1d40:	strtmi	r0, [r1], #-257	; 0xfffffeff
    1d44:	bls	619ff0 <abort@plt+0x619310>
    1d48:	ldrdeq	pc, [r0], -r8
    1d4c:	andscc	pc, r8, #13762560	; 0xd20000
    1d50:	strbmi	r4, [r8], #-1072	; 0xfffffbd0
    1d54:	blls	5669a0 <abort@plt+0x565cc0>
    1d58:	tstcc	fp, r1, lsl #22	; <UNPREDICTABLE>
    1d5c:	adcmi	r9, r3, #17408	; 0x4400
    1d60:			; <UNDEFINED> instruction: 0xf8d2d104
    1d64:	blcs	e5ac <abort@plt+0xd8cc>
    1d68:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
    1d6c:			; <UNDEFINED> instruction: 0xf7fe465a
    1d70:	blls	3bd988 <abort@plt+0x3bcca8>
    1d74:	ldrbmi	r3, [lr], #-1025	; 0xfffffbff
    1d78:	andsle	r4, r3, r3, lsr #5
    1d7c:			; <UNDEFINED> instruction: 0xf00042be
    1d80:	blls	4a231c <abort@plt+0x4a163c>
    1d84:	lfmle	f4, 2, [r5, #652]	; 0x28c
    1d88:	ldrdeq	pc, [r0], -r8
    1d8c:	mrc	6, 0, r4, cr8, cr10, {2}
    1d90:	strcc	r1, [r1], #-2576	; 0xfffff5f0
    1d94:	ldrbmi	r4, [lr], #-1072	; 0xfffffbd0
    1d98:			; <UNDEFINED> instruction: 0xf7fe4448
    1d9c:	blls	3bd95c <abort@plt+0x3bcc7c>
    1da0:	mvnle	r4, r3, lsr #5
    1da4:			; <UNDEFINED> instruction: 0x46574aff
    1da8:	ldrdcc	pc, [r0], -r8
    1dac:	ldrbtmi	r4, [sl], #-1754	; 0xfffff926
    1db0:	andsne	pc, r4, #13762560	; 0xd20000
    1db4:			; <UNDEFINED> instruction: 0xf0402e00
    1db8:	andcs	r8, r0, #-1073741816	; 0xc0000008
    1dbc:	andcs	pc, r1, r9, lsl #17
    1dc0:	blcc	12e1cc <abort@plt+0x12d4ec>
    1dc4:	strcc	r9, [r7, -pc, lsl #20]
    1dc8:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}^
    1dcc:	blcc	13fedc <abort@plt+0x13f1fc>
    1dd0:	andls	r4, pc, #19922944	; 0x1300000
    1dd4:	andcc	r9, r1, #12, 20	; 0xc000
    1dd8:	bls	5e6610 <abort@plt+0x5e5930>
    1ddc:			; <UNDEFINED> instruction: 0xd18f4293
    1de0:	bmi	ffc68a28 <abort@plt+0xffc67d48>
    1de4:	tstls	r0, #67108864	; 0x4000000
    1de8:	blls	352fd8 <abort@plt+0x3522f8>
    1dec:			; <UNDEFINED> instruction: 0xf503991b
    1df0:	movwls	r7, #54135	; 0xd377
    1df4:	tstcc	r1, r3, asr r8
    1df8:	movwcc	r9, #4379	; 0x111b
    1dfc:	blls	759f50 <abort@plt+0x759270>
    1e00:			; <UNDEFINED> instruction: 0xf47f428b
    1e04:	blls	76da28 <abort@plt+0x76cd48>
    1e08:	blls	9a6a7c <abort@plt+0x9a5d9c>
    1e0c:	addsmi	r9, r3, #126976	; 0x1f000
    1e10:	stmibmi	r6!, {r2, ip, lr, pc}^
    1e14:	ldrbtmi	r2, [r9], #-1
    1e18:	svc	0x004af7fe
    1e1c:			; <UNDEFINED> instruction: 0xb3239b20
    1e20:	ldmdbls	ip, {r0, r1, r2, r3, r4, r8, r9, fp, ip, pc}
    1e24:	bfine	r4, sl, #12, #16
    1e28:	strcs	pc, [r2], #-2945	; 0xfffff47f
    1e2c:	strbteq	lr, [r4], #-3011	; 0xfffff43d
    1e30:	addsmi	r9, ip, #41984	; 0xa400
    1e34:			; <UNDEFINED> instruction: 0xf50dd019
    1e38:	blmi	ff757360 <abort@plt+0xff756680>
    1e3c:	subcs	r3, pc, #36, 10	; 0x9000000
    1e40:	tstcs	r1, fp, ror r4
    1e44:	strls	r4, [r0], #-1576	; 0xfffff9d8
    1e48:	mrc	7, 7, APSR_nzcv, cr0, cr14, {7}
    1e4c:	subpl	pc, r9, sp, lsl #10
    1e50:	bcs	43d6bc <abort@plt+0x43c9dc>
    1e54:	eorscc	r4, r4, r9, lsr #12
    1e58:	ldc2l	7, cr15, [r0, #1020]	; 0x3fc
    1e5c:	strtls	r4, [r9], #-2517	; 0xfffff62b
    1e60:			; <UNDEFINED> instruction: 0x46024479
    1e64:			; <UNDEFINED> instruction: 0xf7fe2001
    1e68:	blls	6fdb00 <abort@plt+0x6fce20>
    1e6c:			; <UNDEFINED> instruction: 0xf0002b00
    1e70:			; <UNDEFINED> instruction: 0xf8df815b
    1e74:	ldclge	3, cr8, [r7, #-272]	; 0xfffffef0
    1e78:	svcmi	0x00d09a1f
    1e7c:	ldmib	sp, {r3, r4, r5, r6, r7, sl, lr}^
    1e80:	ldmne	lr, {r0, r1, r5, r8, r9, fp, lr}
    1e84:			; <UNDEFINED> instruction: 0x9094f8dd
    1e88:	blls	81308c <abort@plt+0x8123ac>
    1e8c:			; <UNDEFINED> instruction: 0xf0002b00
    1e90:	ldrbmi	r8, [sl], -lr, lsr #2
    1e94:	strtmi	r4, [r8], -r1, lsr #12
    1e98:	stc2l	7, cr15, [ip, #1020]!	; 0x3fc
    1e9c:	ldrbmi	r4, [sl], -r8, asr #19
    1ea0:			; <UNDEFINED> instruction: 0x46034479
    1ea4:			; <UNDEFINED> instruction: 0xf7fe2001
    1ea8:			; <UNDEFINED> instruction: 0xf109ef04
    1eac:			; <UNDEFINED> instruction: 0xf5040901
    1eb0:	strbmi	r7, [lr, #-1143]	; 0xfffffb89
    1eb4:	acsmidz	f5, #1.0
    1eb8:	stmibmi	r3, {r0, sp}^
    1ebc:	svcmi	0x00c32400
    1ec0:	cfstrdmi	mvd4, [r3, #504]	; 0x1f8
    1ec4:	ldrbtmi	r4, [pc], #-1145	; 1ecc <abort@plt+0x11ec>
    1ec8:	mrc	7, 7, APSR_nzcv, cr2, cr14, {7}
    1ecc:			; <UNDEFINED> instruction: 0xf8dd46b3
    1ed0:			; <UNDEFINED> instruction: 0xf8dd906c
    1ed4:	ldrbtmi	r8, [sp], #-156	; 0xffffff64
    1ed8:	cdp	14, 0, cr9, cr8, cr8, {1}
    1edc:			; <UNDEFINED> instruction: 0xf8d57a90
    1ee0:			; <UNDEFINED> instruction: 0x960a3214
    1ee4:			; <UNDEFINED> instruction: 0xf0002b00
    1ee8:	svcls	0x002180e2
    1eec:	teqeq	r4, #8, 2	; <UNPREDICTABLE>
    1ef0:	eoreq	pc, r4, #8, 2
    1ef4:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    1ef8:	andeq	pc, r4, r8, lsl #2
    1efc:	stfeqd	f7, [ip], {168}	; 0xa8
    1f00:			; <UNDEFINED> instruction: 0xf108930b
    1f04:	andls	r0, r9, #68, 6	; 0x10000001
    1f08:	tstls	r7, r2, lsr r6
    1f0c:	andls	r4, r5, r9, asr r6
    1f10:	strls	r2, [r8], -r1
    1f14:	strls	r9, [r4], -r6, lsl #12
    1f18:	stmib	sp, {r1, r9, sl, ip, pc}^
    1f1c:			; <UNDEFINED> instruction: 0xf8cd6700
    1f20:			; <UNDEFINED> instruction: 0xf7fec00c
    1f24:	strcc	lr, [r1], #-3782	; 0xfffff13a
    1f28:	bicsle	r4, r8, ip, asr #10
    1f2c:	andcs	r4, r1, r9, lsr #19
    1f30:	stmdbmi	r4!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}
    1f34:	ldmibvc	pc!, {r0, r1, r2, r3, r6, r7, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    1f38:			; <UNDEFINED> instruction: 0xf8df4479
    1f3c:	strcs	r8, [r0, #-668]	; 0xfffffd64
    1f40:			; <UNDEFINED> instruction: 0xf7fe468b
    1f44:	blls	8fda24 <abort@plt+0x8fcd44>
    1f48:	bls	6d3330 <abort@plt+0x6d2650>
    1f4c:	strbne	pc, [r1], -r3, lsl #4	; <UNPREDICTABLE>
    1f50:	cmnvc	r7, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
    1f54:	eorsge	pc, r0, sp, asr #17
    1f58:			; <UNDEFINED> instruction: 0xf902fb09
    1f5c:			; <UNDEFINED> instruction: 0xa090f8dd
    1f60:	strvs	pc, [r2], -r3, lsl #22
    1f64:	orrslt	r9, fp, fp, lsl fp
    1f68:	bl	24bcb0 <abort@plt+0x24afd0>
    1f6c:	blx	1c2f8e <abort@plt+0x1c22ae>
    1f70:	blne	ff8bfb8c <abort@plt+0xff8beeac>
    1f74:	rsbscs	pc, pc, #536870912	; 0x20000000
    1f78:	strbmi	r4, [r1], -r3, lsr #12
    1f7c:	ldrbtvc	pc, [r7], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    1f80:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    1f84:	ldrbmi	r2, [r2], #-1
    1f88:	mrc	7, 4, APSR_nzcv, cr2, cr14, {7}
    1f8c:	ldrhle	r4, [r0, #36]!	; 0x24
    1f90:	ldrbmi	r3, [r9], -r1, lsl #10
    1f94:	ldrbcc	r2, [r0], -r1
    1f98:	mcr	7, 4, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1f9c:	mvnle	r2, r6, lsl #26
    1fa0:	bls	768c24 <abort@plt+0x767f44>
    1fa4:	ldrsbtge	pc, [r0], -sp	; <UNPREDICTABLE>
    1fa8:	bls	792ffc <abort@plt+0x79231c>
    1fac:	addsmi	r9, sl, #2080374784	; 0x7c000000
    1fb0:	mcrge	6, 1, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
    1fb4:			; <UNDEFINED> instruction: 0xf50d4989
    1fb8:	bmi	1c16cec <abort@plt+0x1c1600c>
    1fbc:	ldrbtmi	r3, [r9], #-772	; 0xfffffcfc
    1fc0:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    1fc4:	subsmi	r6, r1, sl, lsl r8
    1fc8:	sbcshi	pc, r4, r0, asr #32
    1fcc:	cfstr64pl	mvdx15, [fp, #-52]	; 0xffffffcc
    1fd0:	ldc	0, cr11, [sp], #12
    1fd4:	pop	{r2, r8, r9, fp, pc}
    1fd8:	blls	665fa0 <abort@plt+0x6652c0>
    1fdc:	strtmi	r4, [r0], -r9, lsr #12
    1fe0:	adcmi	r6, r3, #1769472	; 0x1b0000
    1fe4:			; <UNDEFINED> instruction: 0xf000da08
    1fe8:	stmiavs	r9!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    1fec:	strbmi	lr, [r3], -fp, lsr #13
    1ff0:			; <UNDEFINED> instruction: 0xf7ff465a
    1ff4:			; <UNDEFINED> instruction: 0xe6bcfbbb
    1ff8:	stc2	0, cr15, [ip], {0}
    1ffc:	strt	r6, [r2], r9, lsr #17
    2000:	ldmib	sp, {r0, r1, r4, r5, r7, r9, sl, lr}^
    2004:	subscs	r4, r0, #12, 12	; 0xc00000
    2008:	blx	8a012 <abort@plt+0x89332>
    200c:	ldrmi	r6, [r3], #516	; 0x204
    2010:			; <UNDEFINED> instruction: 0xf88b449b
    2014:	stmdbcs	r0, {r6, r8}
    2018:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
    201c:			; <UNDEFINED> instruction: 0x46389b14
    2020:	tsteq	r8, r3, lsr #3	; <UNPREDICTABLE>
    2024:	stc2l	0, cr15, [r2]
    2028:			; <UNDEFINED> instruction: 0x46529b15
    202c:	strbmi	r4, [r8], -r1, lsl #12
    2030:	tstcc	sl, r1, lsl #22	; <UNPREDICTABLE>
    2034:	stc	7, cr15, [r0, #1016]!	; 0x3f8
    2038:	cmncs	ip, r9, ror #20
    203c:	ldrdcc	pc, [r0], -r8
    2040:			; <UNDEFINED> instruction: 0xf889447a
    2044:			; <UNDEFINED> instruction: 0xf8d21003
    2048:	ssat	r1, #26, r4, lsl #4
    204c:	ldrbmi	r4, [r3], -r5, ror #20
    2050:	ssatmi	r4, #28, sl, asr #13
    2054:			; <UNDEFINED> instruction: 0x461f447a
    2058:	ldrdcc	pc, [r0], -r8
    205c:	andsne	pc, r4, #13762560	; 0xd20000
    2060:			; <UNDEFINED> instruction: 0xf000e7cf
    2064:	blls	8c1668 <abort@plt+0x8c0988>
    2068:	blx	fe0ce076 <abort@plt+0xfe0cd396>
    206c:	strbne	r2, [r7, r0, lsl #6]
    2070:	bl	ff1d3084 <abort@plt+0xff1d23a4>
    2074:	bl	ff1c3f08 <abort@plt+0xff1c3228>
    2078:	blne	ff1c3f9c <abort@plt+0xff1c32bc>
    207c:	strt	r1, [r0], -r7, ror #23
    2080:			; <UNDEFINED> instruction: 0x46289a14
    2084:	rsbvs	r1, pc, r3, ror #19
    2088:			; <UNDEFINED> instruction: 0xf84260af
    208c:			; <UNDEFINED> instruction: 0xf7ff3c14
    2090:	blls	500dbc <abort@plt+0x5000dc>
    2094:	blcs	260d4 <abort@plt+0x253f4>
    2098:	cfmvdhrge	mvd5, pc
    209c:	movwcs	r4, #5672	; 0x1628
    20a0:	stmib	r5, {r2, r3, r5, sp, lr}^
    20a4:			; <UNDEFINED> instruction: 0xf7ff3301
    20a8:	andsls	pc, sl, sp, lsr fp	; <UNPREDICTABLE>
    20ac:	svcls	0x0021e5fd
    20b0:	teqeq	r4, #8, 2	; <UNPREDICTABLE>
    20b4:	eoreq	pc, r4, #8, 2
    20b8:	tsteq	r4, r8, lsl #2	; <UNPREDICTABLE>
    20bc:	andeq	pc, r4, r8, lsl #2
    20c0:	stfeqd	f7, [ip], {168}	; 0xa8
    20c4:			; <UNDEFINED> instruction: 0xf108930b
    20c8:	andls	r0, r9, #68, 6	; 0x10000001
    20cc:	tstls	r7, r2, lsr r6
    20d0:	andcs	r9, r1, r5
    20d4:	bne	fe43d93c <abort@plt+0xfe43cc5c>
    20d8:	strls	r9, [r6], -r8, lsl #12
    20dc:	strls	r9, [r2], -r4, lsl #12
    20e0:	strvs	lr, [r0, -sp, asr #19]
    20e4:	andgt	pc, ip, sp, asr #17
    20e8:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    20ec:	blls	73bd60 <abort@plt+0x73b080>
    20f0:	vstmiavc	r9!, {s29-s107}
    20f4:	strtmi	r2, [r8], -r1, lsl #4
    20f8:	strhi	lr, [r0], #-2509	; 0xfffff633
    20fc:	vmlacc.f64	d15, d25, d3
    2100:	ldrmi	r2, [r9], -pc, asr #6
    2104:			; <UNDEFINED> instruction: 0x0c6eebcc
    2108:	andgt	pc, r8, sp, asr #17
    210c:	stcl	7, cr15, [r0, #-1016]	; 0xfffffc08
    2110:			; <UNDEFINED> instruction: 0x4629465a
    2114:			; <UNDEFINED> instruction: 0xf7ffa8a6
    2118:	ldrbmi	pc, [sl], -sp, lsr #25	; <UNPREDICTABLE>
    211c:			; <UNDEFINED> instruction: 0x46034639
    2120:			; <UNDEFINED> instruction: 0xf7fe2001
    2124:	strb	lr, [r0], r6, asr #27
    2128:	andcs	r4, r1, pc, lsr #18
    212c:			; <UNDEFINED> instruction: 0xf7fe4479
    2130:	ldrbt	lr, [fp], r0, asr #27
    2134:	ldrbtmi	r4, [sl], #-2605	; 0xfffff5d3
    2138:	andscs	pc, r4, #13762560	; 0xd20000
    213c:	andcs	fp, r3, #-2147483634	; 0x8000000e
    2140:	andscs	r9, r9, #-805306367	; 0xd0000001
    2144:	bmi	aa69dc <abort@plt+0xaa5cfc>
    2148:	eorls	r4, r8, #2046820352	; 0x7a000000
    214c:	bmi	a7b520 <abort@plt+0xa7a840>
    2150:	eorls	r4, r8, #2046820352	; 0x7a000000
    2154:	andsls	r2, sp, #805306368	; 0x30000000
    2158:	eorls	r2, r4, #20, 4	; 0x40000001
    215c:			; <UNDEFINED> instruction: 0xf43fe4eb
    2160:			; <UNDEFINED> instruction: 0x461aacf6
    2164:	stmdbcs	sp, {r0, r8, ip, sp}
    2168:	andcc	fp, r1, r4, lsl #30
    216c:	andcc	r2, r1, #1073741824	; 0x40000000
    2170:	strbt	sp, [fp], #504	; 0x1f8
    2174:	ldc	7, cr15, [r2, #-1016]	; 0xfffffc08
    2178:	andeq	r2, r1, r0, lsr r4
    217c:	andeq	r0, r0, ip, lsr #1
    2180:	andeq	r1, r0, sl, asr r8
    2184:	andeq	r2, r1, r4, asr r4
    2188:	muleq	r0, sl, r7
    218c:	strdeq	r1, [r0], -r6
    2190:	andeq	r2, r1, r4, asr r3
    2194:	andeq	r2, r1, lr, lsr #6
    2198:	andeq	r2, r1, r4, asr ip
    219c:	andeq	r2, r1, sl, asr #24
    21a0:	andeq	r2, r1, ip, lsr ip
    21a4:	andeq	r2, r1, r6, lsl #23
    21a8:	andeq	r2, r1, ip, lsl r2
    21ac:	andeq	r1, r0, lr, ror #23
    21b0:	andeq	r1, r0, r8, asr r5
    21b4:			; <UNDEFINED> instruction: 0x000018b0
    21b8:	andeq	r1, r0, r4, asr #17
    21bc:	muleq	r0, r8, r8
    21c0:	andeq	r1, r0, r0, lsl #17
    21c4:	andeq	r1, r0, r0, lsr #17
    21c8:	andeq	r1, r0, r0, asr #22
    21cc:	andeq	r1, r0, r2, asr #18
    21d0:	andeq	r2, r1, lr, asr sl
    21d4:	andeq	r1, r0, ip, asr #21
    21d8:	andeq	r1, r0, r4, asr r9
    21dc:	andeq	r1, r1, r2, ror pc
    21e0:	strdeq	r2, [r1], -r4
    21e4:	andeq	r2, r1, r0, ror #17
    21e8:	ldrdeq	r1, [r0], -r8
    21ec:	strdeq	r2, [r1], -lr
    21f0:	andeq	r1, r0, ip, lsr #4
    21f4:	andeq	r1, r0, r4, lsr #4
    21f8:			; <UNDEFINED> instruction: 0x460eb5f0
    21fc:	addlt	r4, r5, sp, lsl ip
    2200:			; <UNDEFINED> instruction: 0x4605491d
    2204:	ldrbtmi	r4, [ip], #-2589	; 0xfffff5e3
    2208:	andls	r4, r0, r9, ror r4
    220c:	strbtmi	r6, [pc], -r3, ror #16
    2210:	ldrtmi	r5, [r8], -sl, lsl #17
    2214:	andls	r6, r3, #1179648	; 0x120000
    2218:	andeq	pc, r0, #79	; 0x4f
    221c:	strls	r2, [r1], -r1, lsl #4
    2220:			; <UNDEFINED> instruction: 0xb12b9202
    2224:	blx	ff13e22e <abort@plt+0xff13d54e>
    2228:	addsmi	r6, r8, #6488064	; 0x630000
    222c:	ldcle	6, cr4, [fp, #-224]	; 0xffffff20
    2230:	stc2l	0, cr15, [r2], #-0
    2234:	and	r4, r0, r4, lsl #12
    2238:	ldrtmi	r3, [r9], -r1, lsl #8
    223c:			; <UNDEFINED> instruction: 0xf7ff4620
    2240:	blls	80c6c <abort@plt+0x7ff8c>
    2244:	blls	12d18 <abort@plt+0x12038>
    2248:	adcmi	sp, fp, #1024	; 0x400
    224c:	addsmi	sp, sp, #1
    2250:	bmi	2f8e20 <abort@plt+0x2f8140>
    2254:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
    2258:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    225c:	subsmi	r9, sl, r3, lsl #22
    2260:	strtmi	sp, [r0], -r6, lsl #2
    2264:	ldcllt	0, cr11, [r0, #20]!
    2268:	blx	fe8be272 <abort@plt+0xfe8bd592>
    226c:	strb	r4, [r4, r4, lsl #12]!
    2270:	ldc	7, cr15, [r4], {254}	; 0xfe
    2274:	andeq	r2, r1, lr, lsr #14
    2278:	andeq	r1, r1, r8, lsr #26
    227c:	andeq	r0, r0, ip, lsr #1
    2280:	ldrdeq	r1, [r1], -sl
    2284:	svcmi	0x00f0e92d
    2288:	vpush	{s4-s3}
    228c:			; <UNDEFINED> instruction: 0xf8df8b04
    2290:			; <UNDEFINED> instruction: 0xf8df55a0
    2294:	ldrbtmi	r4, [sp], #-1440	; 0xfffffa60
    2298:	cfstr64pl	mvdx15, [r0, #-692]	; 0xfffffd4c
    229c:	andls	fp, r9, #133	; 0x85
    22a0:	subpl	pc, r0, #54525952	; 0x3400000
    22a4:			; <UNDEFINED> instruction: 0xf102592c
    22a8:	stmdavs	r4!, {r2, r3, r9}
    22ac:			; <UNDEFINED> instruction: 0xf04f6014
    22b0:	svclt	0x000c0400
    22b4:	andcs	r2, r3, #4, 4	; 0x40000000
    22b8:	svclt	0x000c920f
    22bc:	andscs	r2, r8, #536870913	; 0x20000001
    22c0:			; <UNDEFINED> instruction: 0xf50d9213
    22c4:	blcs	16bd0 <abort@plt+0x15ef0>
    22c8:	andeq	pc, r8, #-2147483648	; 0x80000000
    22cc:	vceq.i8	d22, d0, d4
    22d0:	ldrmi	r8, [sl], -r2, lsr #5
    22d4:	svclt	0x00043901
    22d8:	rscscc	pc, pc, r0, lsl #2
    22dc:	bcc	4a714 <abort@plt+0x49a34>
    22e0:	ldrmi	sp, [ip], #-504	; 0xfffffe08
    22e4:	blge	acb71c <abort@plt+0xacaa3c>
    22e8:	tstne	r0, r5, lsl #22	; <UNPREDICTABLE>
    22ec:			; <UNDEFINED> instruction: 0x46189317
    22f0:	tstls	r6, #1200	; 0x4b0
    22f4:			; <UNDEFINED> instruction: 0xf7ff461e
    22f8:	stmdbls	pc, {r0, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
    22fc:	movwls	r1, #59699	; 0xe933
    2300:	svclt	0x000c2903
    2304:	movwcs	r2, #13058	; 0x3302
    2308:	svclt	0x00c442a3
    230c:	tstls	r4, #0, 6
    2310:			; <UNDEFINED> instruction: 0xf64adc10
    2314:			; <UNDEFINED> instruction: 0xf6c222ab
    2318:	ldrbne	r2, [r0, sl, lsr #5]!
    231c:	movwcs	pc, #11142	; 0x2b86	; <UNPREDICTABLE>
    2320:	rsbeq	lr, r3, r0, asr #23
    2324:	andsvs	pc, r0, r5, lsl #22
    2328:			; <UNDEFINED> instruction: 0xff1cf000
    232c:			; <UNDEFINED> instruction: 0xf381fab1
    2330:	tstls	r4, #1490944	; 0x16c000
    2334:	bls	3a8794 <abort@plt+0x3a7ab4>
    2338:	vqsub.u8	d4, d16, d1
    233c:			; <UNDEFINED> instruction: 0xf8df81f5
    2340:			; <UNDEFINED> instruction: 0xf64a34f8
    2344:	bls	24a5f8 <abort@plt+0x249918>
    2348:	adccs	pc, sl, r2, asr #13
    234c:	andls	r4, sp, fp, ror r4
    2350:			; <UNDEFINED> instruction: 0xf1032a00
    2354:			; <UNDEFINED> instruction: 0xf5030208
    2358:			; <UNDEFINED> instruction: 0x911063b9
    235c:	sadd16mi	fp, r3, r8
    2360:	movwls	r9, #27151	; 0x6a0f
    2364:	orrsmi	pc, r3, #536870916	; 0x20000004
    2368:	movtcs	pc, #37577	; 0x92c9	; <UNPREDICTABLE>
    236c:			; <UNDEFINED> instruction: 0xf04f9311
    2370:	tstls	r8, #-67108861	; 0xfc000003
    2374:	svclt	0x00149b13
    2378:	bleq	13e4bc <abort@plt+0x13d7dc>
    237c:	bleq	fe4c0 <abort@plt+0xfd7e0>
    2380:	blx	d3ef2 <abort@plt+0xd3212>
    2384:	cdp	3, 0, cr15, cr9, cr2, {0}
    2388:	blge	1510bd0 <abort@plt+0x150fef0>
    238c:	blge	11e6ff8 <abort@plt+0x11e6318>
    2390:			; <UNDEFINED> instruction: 0xf8df9312
    2394:	ldrbtmi	r3, [fp], #-1192	; 0xfffffb58
    2398:	bcc	43dbc0 <abort@plt+0x43cee0>
    239c:			; <UNDEFINED> instruction: 0xf8dd9b10
    23a0:	tstls	r5, #72	; 0x48
    23a4:	movwcs	r9, #779	; 0x30b
    23a8:			; <UNDEFINED> instruction: 0xf8df930c
    23ac:	ldrbtmi	r3, [fp], #-1172	; 0xfffffb6c
    23b0:	bcc	fe43dbd8 <abort@plt+0xfe43cef8>
    23b4:	bls	3a8fe8 <abort@plt+0x3a8308>
    23b8:	vqsub.u8	d4, d16, d3
    23bc:	svcls	0x000b810c
    23c0:	bls	34a7c8 <abort@plt+0x349ae8>
    23c4:	ldrtmi	r2, [fp], -ip, lsl #10
    23c8:	blx	fe0883c2 <abort@plt+0xfe0876e2>
    23cc:	blge	90fbe0 <abort@plt+0x90ef00>
    23d0:	blge	826fe8 <abort@plt+0x826308>
    23d4:	ldrmi	r2, [r8], -ip, lsr #4
    23d8:	stc	7, cr15, [lr], #-1016	; 0xfffffc08
    23dc:	bcs	fe43dc44 <abort@plt+0xfe43cf64>
    23e0:	strbteq	lr, [r6], #-3012	; 0xfffff43c
    23e4:	blx	14a92e <abort@plt+0x149c4e>
    23e8:			; <UNDEFINED> instruction: 0x46037514
    23ec:	tstvs	sp, r8, asr r6
    23f0:	bl	ff6c03f0 <abort@plt+0xff6bf710>
    23f4:	ldrdeq	pc, [r0], -fp
    23f8:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    23fc:	strmi	r1, [r3], -r9, ror #24
    2400:			; <UNDEFINED> instruction: 0xf8cb4620
    2404:			; <UNDEFINED> instruction: 0xf7ff3000
    2408:	stccs	14, cr15, [fp, #-988]	; 0xfffffc24
    240c:	stcne	15, cr11, [r9], #80	; 0x50
    2410:	andls	r2, r7, r1, lsl #2
    2414:	stmdane	r0!, {r2, r3, r8, r9, sl, fp, ip, sp, pc}^
    2418:			; <UNDEFINED> instruction: 0xf7ff4620
    241c:	blls	281fd8 <abort@plt+0x2812f8>
    2420:	blcs	2643c <abort@plt+0x2575c>
    2424:			; <UNDEFINED> instruction: 0x81b9f040
    2428:	movwls	r9, #43785	; 0xab09
    242c:	ldrcc	pc, [r4], #-2271	; 0xfffff721
    2430:	ldrbtmi	r9, [fp], #-3079	; 0xfffff3f9
    2434:			; <UNDEFINED> instruction: 0x4620685b
    2438:			; <UNDEFINED> instruction: 0xf0402b00
    243c:			; <UNDEFINED> instruction: 0xf00081aa
    2440:	blls	48128c <abort@plt+0x4805ac>
    2444:	blx	fe0ce452 <abort@plt+0xfe0cd772>
    2448:	strbne	r2, [r6, r0, lsl #6]
    244c:	bl	ff193460 <abort@plt+0xff192780>
    2450:	bl	ff183ee4 <abort@plt+0xff183204>
    2454:	blne	fe003f74 <abort@plt+0xfe003294>
    2458:	bls	108cf8 <abort@plt+0x108018>
    245c:			; <UNDEFINED> instruction: 0xf8df2300
    2460:			; <UNDEFINED> instruction: 0xf10d93e8
    2464:			; <UNDEFINED> instruction: 0xf1a20870
    2468:	ldrmi	r0, [ip], -r4, lsr #14
    246c:			; <UNDEFINED> instruction: 0xf84244f9
    2470:	strls	r3, [r8], -r4, lsr #24
    2474:	ldrmi	r9, [ip], #-2824	; 0xfffff4f8
    2478:			; <UNDEFINED> instruction: 0xf8c82300
    247c:	blls	14e484 <abort@plt+0x14d7a4>
    2480:	vrshr.s64	d4, d12, #64
    2484:	strcs	r8, [r0, #-387]	; 0xfffffe7d
    2488:	smlsdls	r3, r6, r6, r4
    248c:	blls	27a54c <abort@plt+0x27986c>
    2490:			; <UNDEFINED> instruction: 0xf0002b00
    2494:	blls	122a08 <abort@plt+0x121d28>
    2498:	beq	73eb2c <abort@plt+0x73de4c>
    249c:			; <UNDEFINED> instruction: 0xf1c39b0a
    24a0:	strtmi	r0, [r3], #-769	; 0xfffffcff
    24a4:	andcc	pc, r8, sl, asr #17
    24a8:	andscc	pc, r8, #14221312	; 0xd90000
    24ac:	smlatble	r4, r3, r2, r4
    24b0:	andscc	pc, r0, #14221312	; 0xd90000
    24b4:			; <UNDEFINED> instruction: 0xf0002b00
    24b8:	blls	e2a04 <abort@plt+0xe1d24>
    24bc:			; <UNDEFINED> instruction: 0xf8d82750
    24c0:	ldrtmi	r0, [r2], -r0
    24c4:	ldrdne	pc, [r8], -sl
    24c8:	strtmi	r6, [r8], #-2075	; 0xfffff7e5
    24cc:	vqrdmulh.s<illegal width 8>	d15, d3, d7
    24d0:			; <UNDEFINED> instruction: 0xf5039f06
    24d4:	ldrmi	r7, [r8], #-928	; 0xfffffc60
    24d8:	tstvc	r6, r1, lsl #22	; <UNPREDICTABLE>
    24dc:			; <UNDEFINED> instruction: 0xf7fe4458
    24e0:	blls	17d218 <abort@plt+0x17c538>
    24e4:	ldrtmi	r3, [r5], #-1031	; 0xfffffbf9
    24e8:	ble	612f60 <abort@plt+0x612280>
    24ec:	adcmi	r9, r3, #7168	; 0x1c00
    24f0:	blls	f9c2c <abort@plt+0xf8f4c>
    24f4:	mrc	7, 0, r2, cr8, cr0, {2}
    24f8:			; <UNDEFINED> instruction: 0x46321a10
    24fc:	ldmdavs	r8, {r0, r1, r2, sl, ip, sp}
    2500:	ldrdcc	pc, [r0], -r8
    2504:			; <UNDEFINED> instruction: 0xf000fb07
    2508:	ldrtmi	r4, [r5], #-1067	; 0xfffffbd5
    250c:	adcvc	pc, r0, r0, lsl #10
    2510:	ldrbmi	r4, [r8], #-1048	; 0xfffffbe8
    2514:	bl	c40514 <abort@plt+0xc3f834>
    2518:	addsmi	r9, ip, #5120	; 0x1400
    251c:			; <UNDEFINED> instruction: 0xf8d8dbe6
    2520:	ldrtmi	r3, [r2], r0
    2524:	ldrmi	r9, [sp], #-3843	; 0xfffff0fd
    2528:	subscs	r6, r0, #60, 16	; 0x3c0000
    252c:	mvnseq	pc, r4, lsl #2
    2530:	andlt	pc, r4, #2048	; 0x800
    2534:	cfstrscs	mvf3, [r7], {1}
    2538:	ldrmi	r6, [r5], #-60	; 0xffffffc4
    253c:	andeq	pc, r0, #79	; 0x4f
    2540:	smlalbbcs	pc, r0, r5, r8	; <UNPREDICTABLE>
    2544:	eorcc	pc, r1, fp, asr #16
    2548:			; <UNDEFINED> instruction: 0xf8dfd194
    254c:	cdpls	3, 0, cr9, cr8, cr0, {0}
    2550:			; <UNDEFINED> instruction: 0xf8d944f9
    2554:	orrslt	r3, r3, #20, 4	; 0x40000001
    2558:	addsmi	r9, lr, #5120	; 0x1400
    255c:	teqhi	r8, r0, lsl #5	; <UNPREDICTABLE>
    2560:	ldmdavc	ip, {r0, r1, r3, r8, sl, ip, sp, lr, pc}^
    2564:	andlt	pc, ip, sp, asr #17
    2568:	ldrbmi	r2, [r3], r0, lsl #8
    256c:			; <UNDEFINED> instruction: 0x461f46ba
    2570:	strcc	lr, [r7], -r8
    2574:	ldrbmi	r4, [sl], -r8, lsr #12
    2578:			; <UNDEFINED> instruction: 0xf7fe2120
    257c:	adcsmi	lr, r7, #96256	; 0x17800
    2580:	cfldrsle	mvf4, [r5, #-368]	; 0xfffffe90
    2584:	ldrdne	pc, [r4], -r9
    2588:	streq	lr, [r4, #-2824]	; 0xfffff4f8
    258c:	ble	ffc13058 <abort@plt+0xffc12378>
    2590:			; <UNDEFINED> instruction: 0x46304651
    2594:	blx	abe59e <abort@plt+0xabd8be>
    2598:	strcc	r9, [r7], -r6, lsl #22
    259c:	ldrbmi	r4, [ip], #-1626	; 0xfffff9a6
    25a0:	strtmi	r4, [r8], -r1, lsl #12
    25a4:	tstcc	fp, r1, lsl #22	; <UNPREDICTABLE>
    25a8:	b	ff9c05a8 <abort@plt+0xff9bf8c8>
    25ac:	sfmle	f4, 2, [r9], #732	; 0x2dc
    25b0:			; <UNDEFINED> instruction: 0xf8dd46da
    25b4:	ldrbmi	fp, [ip], #-12
    25b8:			; <UNDEFINED> instruction: 0xf8842300
    25bc:	bls	2cf384 <abort@plt+0x2ce6a4>
    25c0:	blvc	1dff9f4 <abort@plt+0x1dfed14>
    25c4:	andcc	r9, r1, #12, 22	; 0x3000
    25c8:	bls	3e6dfc <abort@plt+0x3e611c>
    25cc:	movwls	r3, #49921	; 0xc301
    25d0:			; <UNDEFINED> instruction: 0xf47f4293
    25d4:	blls	5ae198 <abort@plt+0x5ad4b8>
    25d8:	addsmi	r9, r3, #16, 20	; 0x10000
    25dc:	ldmibmi	ip, {r2, ip, lr, pc}
    25e0:	ldrbtmi	r2, [r9], #-1
    25e4:	bl	19405e4 <abort@plt+0x193f904>
    25e8:			; <UNDEFINED> instruction: 0xb3239b14
    25ec:	stmdbls	sp, {r4, r8, r9, fp, ip, pc}
    25f0:	blx	fe053e62 <abort@plt+0xfe053182>
    25f4:	ldrbne	r2, [sl, r2, lsl #8]
    25f8:	bl	ff0a9260 <abort@plt+0xff0a8580>
    25fc:	addsmi	r0, ip, #100, 8	; 0x64000000
    2600:			; <UNDEFINED> instruction: 0xf50dd019
    2604:	blmi	fe4d7b00 <abort@plt+0xfe4d6e20>
    2608:	subcs	r3, pc, #44, 10	; 0xb000000
    260c:	tstcs	r1, fp, ror r4
    2610:	strls	r4, [r0], #-1576	; 0xfffff9d8
    2614:	bl	2c0614 <abort@plt+0x2bf934>
    2618:	eorspl	pc, lr, sp, lsl #10
    261c:	bcs	43de88 <abort@plt+0x43d1a8>
    2620:	eorscc	r4, ip, r9, lsr #12
    2624:			; <UNDEFINED> instruction: 0xf9eaf7ff
    2628:	ldrls	r4, [r8], #-2443	; 0xfffff675
    262c:			; <UNDEFINED> instruction: 0x46024479
    2630:			; <UNDEFINED> instruction: 0xf7fe2001
    2634:	stmibmi	r9, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
    2638:	ldrbtmi	r2, [r9], #-1
    263c:	bl	e4063c <abort@plt+0xe3f95c>
    2640:	bicslt	r9, r3, ip, lsl #22
    2644:	blls	316464 <abort@plt+0x315784>
    2648:	ldrbtmi	r9, [pc], #-2576	; 2650 <abort@plt+0x1970>
    264c:	ldmib	sp, {r0, r2, r7, r9, sl, fp, lr}^
    2650:	ldmne	sp, {r1, r4, r8, fp, lr}
    2654:	ldmdalt	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    2658:			; <UNDEFINED> instruction: 0xf1bb447e
    265c:			; <UNDEFINED> instruction: 0xf0000f00
    2660:	strtmi	r8, [r3], -r2, lsr #1
    2664:	ldrtmi	r4, [r1], -sl, asr #12
    2668:			; <UNDEFINED> instruction: 0xf7fe2001
    266c:			; <UNDEFINED> instruction: 0xf108eb22
    2670:			; <UNDEFINED> instruction: 0xf5040801
    2674:	strbmi	r7, [r5, #-1143]	; 0xfffffb89
    2678:	ldmdbmi	fp!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    267c:			; <UNDEFINED> instruction: 0xf64f2001
    2680:			; <UNDEFINED> instruction: 0xf6cf4b24
    2684:	ldrbtmi	r7, [r9], #-3071	; 0xfffff401
    2688:	ldrdhi	pc, [r0, #143]!	; 0x8f
    268c:	bl	44068c <abort@plt+0x43f9ac>
    2690:	bls	3292e0 <abort@plt+0x328600>
    2694:			; <UNDEFINED> instruction: 0xf50344f8
    2698:	vst1.32	{d23-d25}, [pc :128], r0
    269c:			; <UNDEFINED> instruction: 0xf8cd7377
    26a0:	strcs	sl, [r0, #-16]
    26a4:			; <UNDEFINED> instruction: 0xf102fb0b
    26a8:	ldrdlt	pc, [r4, #143]	; 0x8f
    26ac:	strvs	pc, [r2], -r3, lsl #22
    26b0:	ldrsbls	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
    26b4:	ldrdge	pc, [ip], #-141	; 0xffffff73
    26b8:	strdls	r4, [r3, -fp]
    26bc:	ldrbmi	r4, [r9], -sl, asr #12
    26c0:			; <UNDEFINED> instruction: 0xf7fe2001
    26c4:	blls	33d2a4 <abort@plt+0x33c5c4>
    26c8:			; <UNDEFINED> instruction: 0x2750b19b
    26cc:	blx	1e92e2 <abort@plt+0x1e8602>
    26d0:	ldmibne	ip, {r0, r2, r8, r9, sl, ip, sp, lr, pc}
    26d4:	strtmi	r1, [r3], -r2, ror #23
    26d8:	eorvc	pc, r0, #8388608	; 0x800000
    26dc:	ldrbtvc	pc, [r7], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    26e0:	andcs	r4, r1, r1, asr #12
    26e4:	eorcs	pc, r5, r2, asr r8	; <UNPREDICTABLE>
    26e8:			; <UNDEFINED> instruction: 0xf7fe4452
    26ec:	adcsmi	lr, r4, #925696	; 0xe2000
    26f0:	stmdbmi	r0!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    26f4:	andcs	r3, r1, r1, lsl #10
    26f8:	ldmdbeq	r0, {r0, r3, r8, ip, sp, lr, pc}
    26fc:			; <UNDEFINED> instruction: 0x36504479
    2700:	b	ff5c0700 <abort@plt+0xff5bfa20>
    2704:	bicsle	r2, r9, r7, lsl #26
    2708:			; <UNDEFINED> instruction: 0xf8dd4b5b
    270c:	ldrbtmi	sl, [fp], #-16
    2710:	andscc	pc, r4, #13828096	; 0xd30000
    2714:	cmple	sp, r0, lsl #22
    2718:	movwcs	lr, #63965	; 0xf9dd
    271c:	bls	393770 <abort@plt+0x392a90>
    2720:	addsmi	r9, sl, #16, 6	; 0x40000000
    2724:	mrcge	6, 1, APSR_nzcv, cr10, cr15, {5}
    2728:			; <UNDEFINED> instruction: 0xf50d4954
    272c:	bmi	1057434 <abort@plt+0x1056754>
    2730:	ldrbtmi	r3, [r9], #-780	; 0xfffffcf4
    2734:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
    2738:	subsmi	r6, r1, sl, lsl r8
    273c:			; <UNDEFINED> instruction: 0xf50dd176
    2740:	andlt	r5, r5, r0, asr #26
    2744:	blhi	13da40 <abort@plt+0x13cd60>
    2748:	svchi	0x00f0e8bd
    274c:	strtmi	r9, [r0], -r4, lsl #22
    2750:	beq	73ede4 <abort@plt+0x73e104>
    2754:			; <UNDEFINED> instruction: 0xf7fe4651
    2758:			; <UNDEFINED> instruction: 0xe6a5fffd
    275c:			; <UNDEFINED> instruction: 0xf7fe2001
    2760:	stmdacs	r0, {r1, r2, r3, r5, r7, r9, fp, sp, lr, pc}
    2764:	mcrge	4, 5, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    2768:	ldrbcs	r9, [r0, -r3, lsl #22]
    276c:	ldrdne	pc, [r8], -sl
    2770:	ldmdavs	r8, {r1, r4, r5, r9, sl, lr}
    2774:	blx	1d408a <abort@plt+0x1d33aa>
    2778:	svcls	0x00065000
    277c:	adcvc	pc, r0, r0, lsl #10
    2780:	tstvc	r6, r1, lsl #22	; <UNPREDICTABLE>
    2784:			; <UNDEFINED> instruction: 0xf7fe4458
    2788:			; <UNDEFINED> instruction: 0xe6aafff1
    278c:	ldrmi	r2, [sp], -r0, lsl #6
    2790:			; <UNDEFINED> instruction: 0xf000e6ca
    2794:	bne	9c0f38 <abort@plt+0x9c0258>
    2798:			; <UNDEFINED> instruction: 0x4620e65f
    279c:			; <UNDEFINED> instruction: 0xf7ff2101
    27a0:	andls	pc, sl, fp, lsr #26
    27a4:	strtmi	lr, [r0], -r2, asr #12
    27a8:	b	1c407a8 <abort@plt+0x1c3fac8>
    27ac:			; <UNDEFINED> instruction: 0xf1099b0d
    27b0:	b	13cf3b4 <abort@plt+0x13ce6d4>
    27b4:	ldrtmi	r7, [r9], -r8, ror #25
    27b8:	vmlacc.f64	d15, d24, d3
    27bc:			; <UNDEFINED> instruction: 0x0c6eebcc
    27c0:	andgt	pc, r0, sp, asr #17
    27c4:			; <UNDEFINED> instruction: 0x46221a13
    27c8:			; <UNDEFINED> instruction: 0xf7fe2001
    27cc:	smlsldx	lr, lr, r2, sl	; <UNPREDICTABLE>
    27d0:	ldrbt	r2, [r0], r0, lsl #8
    27d4:	andcs	r4, r1, sl, lsr #18
    27d8:			; <UNDEFINED> instruction: 0xf7fe4479
    27dc:	blls	33d18c <abort@plt+0x33c4ac>
    27e0:	mcrmi	1, 1, fp, cr8, cr11, {4}
    27e4:	blls	64b7ec <abort@plt+0x64ab0c>
    27e8:	ldrbtmi	r9, [lr], #-3859	; 0xfffff0ed
    27ec:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
    27f0:	strbvc	pc, [pc, #-1283]	; 22f5 <abort@plt+0x1615>	; <UNPREDICTABLE>
    27f4:	strcc	r4, [r1], #-1579	; 0xfffff9d5
    27f8:			; <UNDEFINED> instruction: 0x4631463a
    27fc:			; <UNDEFINED> instruction: 0xf5052001
    2800:			; <UNDEFINED> instruction: 0xf7fe7577
    2804:	strbmi	lr, [r4, #-2646]	; 0xfffff5aa
    2808:	ldmdbmi	pc, {r2, r4, r5, r6, r7, r8, ip, lr, pc}	; <UNPREDICTABLE>
    280c:	ldrbtmi	r2, [r9], #-1
    2810:	b	13c0810 <abort@plt+0x13bfb30>
    2814:			; <UNDEFINED> instruction: 0xf43fe780
    2818:	ldrmi	sl, [sl], -r5, ror #26
    281c:	stmdbcs	sp, {r0, r8, ip, sp}
    2820:	andcc	fp, r1, r4, lsl #30
    2824:	andcc	r2, r1, #1073741824	; 0x40000000
    2828:	ldrb	sp, [sl, #-504]	; 0xfffffe08
    282c:	ldmib	r6!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2830:	muleq	r1, sl, ip
    2834:	andeq	r0, r0, ip, lsr #1
    2838:			; <UNDEFINED> instruction: 0x00011cb8
    283c:	strdeq	r0, [r0], -sl
    2840:	andeq	r1, r0, r6, asr r3
    2844:	ldrdeq	r1, [r1], -r2
    2848:	andeq	r2, r1, r8, asr #9
    284c:	andeq	r2, r1, r4, ror #7
    2850:	andeq	r1, r0, r2, lsr #8
    2854:	andeq	r0, r0, ip, lsl #27
    2858:	andeq	r1, r0, r4, ror #1
    285c:	andeq	r1, r0, lr, ror r2
    2860:	muleq	r0, sl, r2
    2864:	andeq	r1, r0, r4, ror r2
    2868:	andeq	r1, r0, lr, ror r3
    286c:	muleq	r0, r0, r2
    2870:	andeq	r1, r0, r4, asr r2
    2874:	andeq	r1, r0, r8, lsl #6
    2878:	andeq	r2, r1, r6, lsr #4
    287c:	strdeq	r1, [r1], -lr
    2880:	andeq	r1, r0, r8, ror #1
    2884:	andeq	r1, r0, sl, lsr r1
    2888:	strdeq	r1, [r0], -r6
    288c:	ldrtlt	r4, [r0], #-2846	; 0xfffff4e2
    2890:	ldmdavs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    2894:	vmla.i8	d27, d13, d18
    2898:	vrshr.s64	<illegal reg q8.5>, q13, #64
    289c:	andsvs	r0, sl, r8, lsl #4
    28a0:	vmul.i8	d20, d0, d10
    28a4:	ldmib	r0, {r0, r2, r3, r5, r6, r8, r9, ip}^
    28a8:	ldrbtmi	r5, [r9], #-1025	; 0xfffffbff
    28ac:			; <UNDEFINED> instruction: 0xf8516802
    28b0:	ldclne	0, cr0, [r1], {37}	; 0x25
    28b4:			; <UNDEFINED> instruction: 0x0122ea11
    28b8:	sasxmi	fp, r1, r8
    28bc:	blx	d3946 <abort@plt+0xd2c66>
    28c0:	bl	28d0 <abort@plt+0x1bf0>
    28c4:	mcrrne	0, 10, r0, r3, cr1
    28c8:			; <UNDEFINED> instruction: 0xf5b2d013
    28cc:	blle	49e7f4 <abort@plt+0x49db14>
    28d0:	sbcvs	pc, r8, #679477248	; 0x28800000
    28d4:	tstpl	pc, r8, asr #4	; <UNPREDICTABLE>
    28d8:	mvnne	pc, r5, asr #5
    28dc:	ldrbne	r3, [r3, sl, lsl #16]
    28e0:	strpl	pc, [r2], #-2945	; 0xfffff47f
    28e4:	andne	pc, r2, #164864	; 0x28400
    28e8:	cmnne	r4, #166912	; 0x28c00
    28ec:	bl	13954 <abort@plt+0x12c74>
    28f0:	ldclt	0, cr1, [r0], #-840	; 0xfffffcb8
    28f4:	blmi	1946bc <abort@plt+0x1939dc>
    28f8:	ldrbtmi	fp, [fp], #-3120	; 0xfffff3d0
    28fc:	addmi	r6, r3, #1769472	; 0x1b0000
    2900:	stmdacc	sl, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}
    2904:	svclt	0x00004770
    2908:	andeq	r2, r1, r0, asr #5
    290c:	andeq	r1, r0, r6, lsl #3
    2910:	andeq	r2, r1, r6, asr r2
    2914:			; <UNDEFINED> instruction: 0xf64fb470
    2918:	vshl.s64	d17, d17, #11
    291c:	strmi	r3, [r4], -ip, lsl #11
    2920:	blx	fe148832 <abort@plt+0xfe147b52>
    2924:	vcgt.s8	d16, d0, d4
    2928:	strtmi	r1, [r3], #-109	; 0xffffff93
    292c:	strcs	lr, [r3, #-3010]!	; 0xfffff43e
    2930:	adccs	lr, r3, #198656	; 0x30800
    2934:	movwcs	pc, #23296	; 0x5b00	; <UNPREDICTABLE>
    2938:	ble	3133b0 <abort@plt+0x3126d0>
    293c:	ldclne	14, cr1, [r3], {106}	; 0x6a
    2940:	b	4d419c <abort@plt+0x4d34bc>
    2944:	svclt	0x00380322
    2948:	addsne	r4, fp, r3, lsl r6
    294c:	movwcc	pc, #11008	; 0x2b00	; <UNPREDICTABLE>
    2950:	addsmi	r3, ip, #4096	; 0x1000
    2954:	bne	ff8f9928 <abort@plt+0xff8f8c48>
    2958:	svcvc	0x00a8f5b3
    295c:	bmi	4f99e8 <abort@plt+0x4f8d08>
    2960:	ldrvc	pc, [r9], #1103	; 0x44f
    2964:	ldrbtmi	r2, [sl], #-11
    2968:	and	r3, r2, r4, lsr #4
    296c:	stmdbmi	r4, {r1, r4, r6, fp, ip, sp, lr, pc}
    2970:	adcmi	r4, r3, #48, 12	; 0x3000000
    2974:	ldrbtcc	pc, [pc], r0, lsl #2	; <UNPREDICTABLE>
    2978:	vmovcs.16	d26[1], sp
    297c:	movweq	lr, #19363	; 0x4ba3
    2980:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    2984:	andle	r6, r5, fp, lsl #1
    2988:	stmib	r1, {r1, ip, sp}^
    298c:	strmi	r5, [r8], -r0
    2990:			; <UNDEFINED> instruction: 0x4770bc70
    2994:	strcc	r2, [r1, #-513]	; 0xfffffdff
    2998:	stmib	r1, {r3, r9, sl, lr}^
    299c:	lfmlt	f5, 2, [r0], #-0
    29a0:			; <UNDEFINED> instruction: 0xf5a34770
    29a4:	andcs	r7, r2, #168, 6	; 0xa0000002
    29a8:	ldrb	r6, [r4, fp, lsl #1]!
    29ac:	andeq	r1, r0, sl, asr #1
    29b0:	movwne	lr, #2512	; 0x9d0
    29b4:	svclt	0x00ce2b02
    29b8:	movwcc	r3, #39683	; 0x9b03
    29bc:	mvnscc	pc, r1, lsl #2
    29c0:	ldmdale	r2, {r0, r1, r3, r8, r9, fp, sp}
    29c4:	blle	40cdcc <abort@plt+0x40c0ec>
    29c8:	vqshl.s8	d27, d0, d0
    29cc:	sfmmi	f1, 4, [r8], {109}	; 0x6d
    29d0:	ldrbtmi	r6, [ip], #-2176	; 0xfffff780
    29d4:			; <UNDEFINED> instruction: 0xf8543801
    29d8:			; <UNDEFINED> instruction: 0xf85d3023
    29dc:	ldrmi	r4, [r8], #-2820	; 0xfffff4fc
    29e0:	andeq	pc, r1, r2, lsl #22
    29e4:	adceq	lr, r1, r0, lsl #22
    29e8:			; <UNDEFINED> instruction: 0xf04f4770
    29ec:			; <UNDEFINED> instruction: 0x477030ff
    29f0:	andeq	r1, r0, lr, asr r0
    29f4:			; <UNDEFINED> instruction: 0x13b1f64f
    29f8:	orrcc	pc, ip, #-1342177268	; 0xb000000c
    29fc:			; <UNDEFINED> instruction: 0x4604b570
    2a00:	ldcmi	7, cr1, [r8, #-776]!	; 0xfffffcf8
    2a04:	movweq	pc, #19331	; 0x4b83	; <UNPREDICTABLE>
    2a08:	ldrbtmi	r4, [sp], #-2103	; 0xfffff7c9
    2a0c:	strtmi	fp, [r3], #-134	; 0xffffff7a
    2a10:	stmdapl	r8!, {r1, r9, sl, fp, sp, pc}
    2a14:	bl	ff094250 <abort@plt+0xff093570>
    2a18:	tstcs	r0, r3, lsr #6
    2a1c:	andls	r6, r5, r0, lsl #16
    2a20:	andeq	pc, r0, pc, asr #32
    2a24:	tstls	r4, r3, lsl #2
    2a28:	and	r9, r2, r2, lsl #6
    2a2c:	blcc	6963c <abort@plt+0x6895c>
    2a30:	ldrtmi	r9, [r0], -r2, lsl #6
    2a34:			; <UNDEFINED> instruction: 0xff2af7ff
    2a38:	blle	ffdd3450 <abort@plt+0xffdd2770>
    2a3c:	vmla.i8	d25, d0, d2
    2a40:	bne	81b700 <abort@plt+0x81aa20>
    2a44:	mlasle	r9, r9, r2, r4
    2a48:	vpmax.s8	d20, d0, d24
    2a4c:	ldrbtmi	r1, [sl], #-849	; 0xfffffcaf
    2a50:			; <UNDEFINED> instruction: 0xf04f4298
    2a54:	strls	r0, [r3], -fp, lsl #12
    2a58:	eorcc	sp, ip, #118784	; 0x1d000
    2a5c:			; <UNDEFINED> instruction: 0xf852230a
    2a60:	ldrmi	r4, [lr], -r4, lsl #26
    2a64:	addmi	r3, r4, #1024	; 0x400
    2a68:	vfma.f32	<illegal reg q14.5>, q8, <illegal reg q12.5>
    2a6c:	cdpcs	3, 0, cr6, cr7, cr14, {1}
    2a70:	addsmi	fp, r9, #8, 30
    2a74:	andeq	lr, r4, r0, lsr #23
    2a78:	cdpcs	0, 0, cr13, cr9, cr6, {1}
    2a7c:	andeq	pc, r1, r0, lsl #2
    2a80:	stcle	0, cr6, [fp], {168}	; 0xa8
    2a84:	eorvs	r3, r9, r3, lsl #12
    2a88:	rsbvs	r2, lr, r0, lsl #28
    2a8c:	strtmi	fp, [fp], -ip, asr #31
    2a90:	movwls	r2, #4864	; 0x1300
    2a94:	bne	ff03aab8 <abort@plt+0xff039dd8>
    2a98:	adcvs	r3, r8, r1
    2a9c:	tstcc	r1, r9, lsl #28
    2aa0:	strls	r6, [r1, #-110]	; 0xffffff92
    2aa4:	bmi	49ab50 <abort@plt+0x499e70>
    2aa8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    2aac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2ab0:	subsmi	r9, sl, r5, lsl #22
    2ab4:	stmdals	r1, {r2, r4, r8, ip, lr, pc}
    2ab8:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    2abc:	vpmax.s8	d20, d0, d13
    2ac0:	ldrbtmi	r1, [sl], #-839	; 0xfffffcb9
    2ac4:			; <UNDEFINED> instruction: 0xe7c33230
    2ac8:	vadd.i8	d18, d0, d3
    2acc:	svclt	0x00c8632e
    2ad0:	andcs	r3, sl, #10
    2ad4:	strls	r3, [r1, #-1]
    2ad8:	stmib	r5, {r3, r5, r7, sp, lr}^
    2adc:	strb	r3, [r2, r0, lsl #4]!
    2ae0:	ldmda	ip, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    2ae4:	andeq	r1, r1, r6, lsr #10
    2ae8:	andeq	r0, r0, ip, lsr #1
    2aec:	andeq	r0, r0, r2, ror #31
    2af0:	andeq	r1, r1, r6, lsl #9
    2af4:	andeq	r0, r0, lr, ror #30
    2af8:	blmi	61535c <abort@plt+0x61467c>
    2afc:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}
    2b00:	addlt	fp, r5, r0, lsl #10
    2b04:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    2b08:			; <UNDEFINED> instruction: 0xf04f9303
    2b0c:	ldmib	r0, {r8, r9}^
    2b10:	blcs	8f31c <abort@plt+0x8e63c>
    2b14:	rscscc	pc, pc, #-2147483648	; 0x80000000
    2b18:	blcc	f2a58 <abort@plt+0xf1d78>
    2b1c:			; <UNDEFINED> instruction: 0xf1013309
    2b20:	blcs	2cf324 <abort@plt+0x2ce644>
    2b24:	stmib	sp, {r1, r9, ip, pc}^
    2b28:	ldmdale	r0, {r8, r9, ip}
    2b2c:	blcs	29734 <abort@plt+0x28a54>
    2b30:	strbtmi	sp, [r8], -sp, lsl #22
    2b34:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
    2b38:	blmi	215364 <abort@plt+0x214684>
    2b3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    2b40:	blls	dcbb0 <abort@plt+0xdbed0>
    2b44:	qaddle	r4, sl, r5
    2b48:			; <UNDEFINED> instruction: 0xf85db005
    2b4c:			; <UNDEFINED> instruction: 0xf04ffb04
    2b50:	udf	#4879	; 0x130f
    2b54:	stmda	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2b58:	andeq	r1, r1, r4, lsr r4
    2b5c:	andeq	r0, r0, ip, lsr #1
    2b60:	strdeq	r1, [r1], -r4
    2b64:	blmi	754fdc <abort@plt+0x7542fc>
    2b68:	ldrbtmi	r4, [r9], #-2589	; 0xfffff5e3
    2b6c:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
    2b70:	stmpl	sl, {r5, r6, r8, r9, ip, sp}
    2b74:	cdpmi	0, 1, cr11, cr11, cr4, {4}
    2b78:	ldmdavs	r2, {r2, r9, sl, lr}
    2b7c:			; <UNDEFINED> instruction: 0xf04f9203
    2b80:	strbtmi	r0, [sp], -r0, lsl #4
    2b84:	muleq	r7, r3, r8
    2b88:	ldmdavs	r3!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    2b8c:	andeq	lr, r7, r5, lsl #17
    2b90:	bne	ff8af2c4 <abort@plt+0xff8ae5e4>
    2b94:	addsmi	pc, r3, r2, asr #4
    2b98:	subcs	pc, r9, r9, asr #5
    2b9c:	blx	fe008af2 <abort@plt+0xfe007e12>
    2ba0:	ldrmi	r1, [r0], #-2
    2ba4:	adceq	lr, r0, r3, asr #23
    2ba8:	biceq	lr, r0, #192, 22	; 0x30000
    2bac:	bmi	3896f4 <abort@plt+0x388a14>
    2bb0:	svclt	0x00484b0b
    2bb4:	ldrbtmi	r3, [sl], #-7
    2bb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    2bbc:	subsmi	r9, sl, r3, lsl #22
    2bc0:	andlt	sp, r4, r7, lsl #2
    2bc4:			; <UNDEFINED> instruction: 0x4628bd70
    2bc8:	mcr2	7, 3, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
    2bcc:	rsbsvs	r4, r0, r3, lsl #12
    2bd0:			; <UNDEFINED> instruction: 0xf7fde7df
    2bd4:	svclt	0x0000efe4
    2bd8:	andeq	r1, r1, r6, asr #7
    2bdc:	andeq	r0, r0, r4, asr #29
    2be0:	andeq	r0, r0, ip, lsr #1
    2be4:	andeq	r1, r1, r8, asr #31
    2be8:	andeq	r1, r1, sl, ror r3
    2bec:	blmi	b554a4 <abort@plt+0xb547c4>
    2bf0:	push	{r1, r3, r4, r5, r6, sl, lr}
    2bf4:	strdlt	r4, [r9], r0
    2bf8:	pkhtbmi	r5, fp, r3, asr #17
    2bfc:	stmdbge	r1, {r1, r3, r5, sl, fp, lr}
    2c00:	movwls	r6, #30747	; 0x781b
    2c04:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    2c08:			; <UNDEFINED> instruction: 0xf7ff4605
    2c0c:	stmdbmi	r7!, {r0, r1, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2c10:	blls	53e08 <abort@plt+0x53128>
    2c14:			; <UNDEFINED> instruction: 0xf10d2667
    2c18:	movwcc	r0, #6672	; 0x1a10
    2c1c:			; <UNDEFINED> instruction: 0xf8cb4622
    2c20:	vaddl.s8	<illegal reg q9.5>, d0, d0
    2c24:			; <UNDEFINED> instruction: 0xf8540602
    2c28:	strcs	r8, [r0, -r1]
    2c2c:			; <UNDEFINED> instruction: 0xf8dbe004
    2c30:	blcc	4ec38 <abort@plt+0x4df58>
    2c34:	andcc	pc, r0, fp, asr #17
    2c38:	blcc	54580 <abort@plt+0x538a0>
    2c3c:	strls	r2, [r6, -sl, lsl #4]
    2c40:	andcc	lr, r4, #3358720	; 0x334000
    2c44:	mcr2	7, 1, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
    2c48:			; <UNDEFINED> instruction: 0xf7ff4681
    2c4c:			; <UNDEFINED> instruction: 0xf8d8ff8b
    2c50:	marne	acc0, r3, r4
    2c54:	bne	ff91451c <abort@plt+0xff91383c>
    2c58:	stmda	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    2c5c:	addsmi	r7, ip, #196608	; 0x30000
    2c60:	streq	lr, [r4], #-2985	; 0xfffff457
    2c64:	strcc	fp, [r7], #-4008	; 0xfffff058
    2c68:	blle	ff813704 <abort@plt+0xff812a24>
    2c6c:			; <UNDEFINED> instruction: 0xf6441b2c
    2c70:	vsubw.s8	<illegal reg q8.5>, q1, d21
    2c74:	blx	fe8d3ac6 <abort@plt+0xfe8d2de6>
    2c78:	bmi	34b890 <abort@plt+0x34abb0>
    2c7c:	ldrbtmi	r1, [sl], #-2788	; 0xfffff51c
    2c80:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
    2c84:	stmiaeq	r0!, {r0, r1, r2, r8, r9, fp, lr}
    2c88:	ldrdcc	r5, [r1], -r3
    2c8c:	blls	1dccfc <abort@plt+0x1dc01c>
    2c90:	qaddle	r4, sl, r2
    2c94:	pop	{r0, r3, ip, sp, pc}
    2c98:			; <UNDEFINED> instruction: 0xf7fd8ff0
    2c9c:	svclt	0x0000ef80
    2ca0:	andeq	r1, r1, r0, asr #6
    2ca4:	andeq	r0, r0, ip, lsr #1
    2ca8:	andeq	r1, r1, r0, lsr #6
    2cac:	andeq	r0, r0, r8, lsr #1
    2cb0:			; <UNDEFINED> instruction: 0x000112b2
    2cb4:	subcs	r4, ip, #638976	; 0x9c000
    2cb8:	ldrbtmi	r4, [r9], #-2855	; 0xfffff4d9
    2cbc:	mvnsmi	lr, sp, lsr #18
    2cc0:	ldrbcs	pc, [r3, r1, asr #12]!	; <UNPREDICTABLE>
    2cc4:			; <UNDEFINED> instruction: 0xf6c658cb
    2cc8:	addslt	r3, lr, sl, asr #15
    2ccc:	ldmdavs	fp, {r7, r9, sl, lr}
    2cd0:			; <UNDEFINED> instruction: 0xf04f931d
    2cd4:	stcmi	3, cr0, [r1], #-0
    2cd8:	strcc	pc, [r8, -r7, lsl #23]
    2cdc:	b	13d3ed4 <abort@plt+0x13d31f4>
    2ce0:	stmdage	sl, {r3, r5, r6, r7, r9, sl, ip, sp, lr}
    2ce4:	strbcc	r4, [ip], #-1569	; 0xfffff9df
    2ce8:	svc	0x0046f7fd
    2cec:	ldceq	0, cr15, [r3], {79}	; 0x4f
    2cf0:	bl	ff1b5d34 <abort@plt+0xff1b5054>
    2cf4:	stcge	7, cr0, [r3, #-924]	; 0xfffffc64
    2cf8:	andhi	pc, r0, sp, asr #17
    2cfc:	ldrhi	pc, [r7], -ip, lsl #22
    2d00:	blge	7b4144 <abort@plt+0x7b3464>
    2d04:	muleq	r7, r4, r8
    2d08:	streq	lr, [r6], r3, lsl #22
    2d0c:	mrrccc	8, 5, pc, r0, cr6	; <UNPREDICTABLE>
    2d10:	andeq	lr, r7, r5, lsl #17
    2d14:			; <UNDEFINED> instruction: 0x46682b15
    2d18:	svclt	0x00b49302
    2d1c:	movwcs	r2, #13060	; 0x3304
    2d20:			; <UNDEFINED> instruction: 0xf7ff9301
    2d24:	strmi	pc, [r4], -r5, asr #28
    2d28:			; <UNDEFINED> instruction: 0xff1cf7ff
    2d2c:	bmi	32d9ac <abort@plt+0x32cccc>
    2d30:	bl	d3f20 <abort@plt+0xd3240>
    2d34:	blmi	202f3c <abort@plt+0x20225c>
    2d38:	stcleq	8, cr15, [ip], #-320	; 0xfffffec0
    2d3c:	strtmi	r5, [r0], #-2259	; 0xfffff72d
    2d40:	blls	75cdb0 <abort@plt+0x75c0d0>
    2d44:	qaddle	r4, sl, r2
    2d48:	pop	{r1, r2, r3, r4, ip, sp, pc}
    2d4c:			; <UNDEFINED> instruction: 0xf7fd81f0
    2d50:	svclt	0x0000ef26
    2d54:	andeq	r1, r1, r6, ror r2
    2d58:	andeq	r0, r0, ip, lsr #1
    2d5c:	andeq	r0, r0, r0, asr #27
    2d60:	andeq	r1, r1, r0, lsl #4
    2d64:	svcmi	0x00f0e92d
    2d68:	ldrpl	pc, [pc], -r8, asr #4
    2d6c:	strbtne	pc, [fp], r5, asr #5	; <UNPREDICTABLE>
    2d70:			; <UNDEFINED> instruction: 0xf64117c2
    2d74:			; <UNDEFINED> instruction: 0xf6c624f3
    2d78:	blx	fe1900aa <abort@plt+0xfe18f3ca>
    2d7c:	strmi	r3, [r3], r0, lsl #24
    2d80:	strcc	pc, [r0], #-2948	; 0xfffff47c
    2d84:	vhadd.s8	d27, d21, d3
    2d88:	vmov.i8	<illegal reg q10.5>, #86	; 0x56
    2d8c:	bl	ff09a6e8 <abort@plt+0xff099a08>
    2d90:	b	13c8f48 <abort@plt+0x13c8268>
    2d94:			; <UNDEFINED> instruction: 0xf1a817ec
    2d98:	bl	fe882de4 <abort@plt+0xfe882104>
    2d9c:	andls	r0, r1, #1792	; 0x700
    2da0:	blx	fe18b9f6 <abort@plt+0xfe18ad16>
    2da4:	strbne	r5, [r0, r0, lsl #12]
    2da8:	strbteq	lr, [r4], #3010	; 0xbc2
    2dac:			; <UNDEFINED> instruction: 0xf64844c4
    2db0:			; <UNDEFINED> instruction: 0xf6c80989
    2db4:	blx	c53de <abort@plt+0xc46fe>
    2db8:			; <UNDEFINED> instruction: 0x460db414
    2dbc:	rsceq	lr, r6, r0, asr #23
    2dc0:	beq	7bef04 <abort@plt+0x7be224>
    2dc4:	andeq	lr, r0, r8, lsr #23
    2dc8:	ldrmi	pc, [r3], r2, asr #4
    2dcc:	strbcs	pc, [r9], -r9, asr #5	; <UNPREDICTABLE>
    2dd0:	vmlacs.f64	d15, d16, d14
    2dd4:	rscvc	lr, r0, lr, asr #23
    2dd8:	andscs	r4, sp, r4, lsl #9
    2ddc:			; <UNDEFINED> instruction: 0xcc04fb03
    2de0:	ldreq	pc, [r5], #-452	; 0xfffffe3c
    2de4:	stfeqd	f7, [pc], {12}
    2de8:	stmdbcc	ip, {r0, r3, r7, r8, r9, fp, ip, sp, lr, pc}
    2dec:	mvnvc	lr, pc, asr #20
    2df0:	bl	ff05417c <abort@plt+0xff05349c>
    2df4:	blx	2892a2 <abort@plt+0x2885c2>
    2df8:			; <UNDEFINED> instruction: 0xf109c919
    2dfc:	blx	fe18320a <abort@plt+0xfe18252a>
    2e00:	b	13cba2c <abort@plt+0x13cad4c>
    2e04:	strbmi	r7, [fp], #-2793	; 0xfffff517
    2e08:	bne	8fdd38 <abort@plt+0x8fd058>
    2e0c:			; <UNDEFINED> instruction: 0xf860f000
    2e10:			; <UNDEFINED> instruction: 0xf6489a01
    2e14:			; <UNDEFINED> instruction: 0xf6cb3ea3
    2e18:			; <UNDEFINED> instruction: 0xf8c52e2e
    2e1c:	bl	fe9eee24 <abort@plt+0xfe9ee144>
    2e20:			; <UNDEFINED> instruction: 0xf24a0c02
    2e24:	blx	feb8cdd2 <abort@plt+0xfeb8c0f2>
    2e28:			; <UNDEFINED> instruction: 0xf10b2104
    2e2c:	b	483640 <abort@plt+0x482960>
    2e30:	svclt	0x0038022b
    2e34:			; <UNDEFINED> instruction: 0xf6c2465a
    2e38:	bl	2dcc6c <abort@plt+0x2dbf8c>
    2e3c:	stmiaeq	r9, {r1, r5, r7, r9}^
    2e40:	vqrdmulh.s<illegal width 8>	d15, d0, d10
    2e44:	blx	546ee <abort@plt+0x53a0e>
    2e48:			; <UNDEFINED> instruction: 0xf1c1f103
    2e4c:	blx	28325a <abort@plt+0x28257a>
    2e50:	strmi	r9, [sl], #-273	; 0xfffffeef
    2e54:	bl	fe88f664 <abort@plt+0xfe88e984>
    2e58:	strbtmi	r0, [r2], #-520	; 0xfffffdf8
    2e5c:	strcc	pc, [r2], -r6, lsl #23
    2e60:	ldrmi	r1, [r6], #-2003	; 0xfffff82d
    2e64:	strteq	lr, [r6], r3, asr #23
    2e68:	strbeq	lr, [r6], r6, asr #23
    2e6c:	bne	fe2c9cbc <abort@plt+0xfe2c8fdc>
    2e70:	eoreq	pc, r8, #-1073741824	; 0xc0000000
    2e74:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
    2e78:	movwmi	pc, #11143	; 0x2b87	; <UNPREDICTABLE>
    2e7c:	bl	ff088dcc <abort@plt+0xff0880ec>
    2e80:	ldclne	3, cr0, [sl], {227}	; 0xe3
    2e84:	b	4cfaa4 <abort@plt+0x4cedc4>
    2e88:	svclt	0x00380322
    2e8c:	rsbvs	r4, sl, r3, lsl r6
    2e90:	bl	fe8c7104 <abort@plt+0xfe8c6424>
    2e94:	strmi	r1, [fp], #-835	; 0xfffffcbd
    2e98:	andlt	r6, r3, fp, lsr #1
    2e9c:	svchi	0x00f0e8bd
    2ea0:	addlt	fp, r3, r0, lsl #10
    2ea4:			; <UNDEFINED> instruction: 0xf7ff9101
    2ea8:	stmdbls	r1, {r0, r2, r8, r9, sl, fp, ip, sp, lr, pc}
    2eac:			; <UNDEFINED> instruction: 0xf85db003
    2eb0:			; <UNDEFINED> instruction: 0xf7ffeb04
    2eb4:	svclt	0x0000bd9f
    2eb8:	addlt	fp, r3, r0, lsl #10
    2ebc:			; <UNDEFINED> instruction: 0xf7ff9101
    2ec0:	stmdbls	r1, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    2ec4:			; <UNDEFINED> instruction: 0xf85db003
    2ec8:			; <UNDEFINED> instruction: 0xf7ffeb04
    2ecc:	svclt	0x0000bd23
    2ed0:			; <UNDEFINED> instruction: 0xf0002900
    2ed4:	b	fe0233d4 <abort@plt+0xfe0226f4>
    2ed8:	svclt	0x00480c01
    2edc:	cdpne	2, 4, cr4, cr10, cr9, {2}
    2ee0:	tsthi	pc, r0	; <UNPREDICTABLE>
    2ee4:	svclt	0x00480003
    2ee8:	addmi	r4, fp, #805306372	; 0x30000004
    2eec:	tsthi	lr, r0, asr #4	; <UNPREDICTABLE>
    2ef0:			; <UNDEFINED> instruction: 0xf0004211
    2ef4:	blx	fece3388 <abort@plt+0xfece26a8>
    2ef8:	blx	fec7f90c <abort@plt+0xfec7ec2c>
    2efc:	bl	fe83f108 <abort@plt+0xfe83e428>
    2f00:			; <UNDEFINED> instruction: 0xf1c20202
    2f04:	andge	r0, r4, pc, lsl r2
    2f08:	andne	lr, r2, #0, 22
    2f0c:	andeq	pc, r0, pc, asr #32
    2f10:	svclt	0x00004697
    2f14:	andhi	pc, r0, pc, lsr #7
    2f18:	svcvc	0x00c1ebb3
    2f1c:	bl	1032b24 <abort@plt+0x1031e44>
    2f20:	svclt	0x00280000
    2f24:	bicvc	lr, r1, #166912	; 0x28c00
    2f28:	svcvc	0x0081ebb3
    2f2c:	bl	1032b34 <abort@plt+0x1031e54>
    2f30:	svclt	0x00280000
    2f34:	orrvc	lr, r1, #166912	; 0x28c00
    2f38:	svcvc	0x0041ebb3
    2f3c:	bl	1032b44 <abort@plt+0x1031e64>
    2f40:	svclt	0x00280000
    2f44:	movtvc	lr, #7075	; 0x1ba3
    2f48:	svcvc	0x0001ebb3
    2f4c:	bl	1032b54 <abort@plt+0x1031e74>
    2f50:	svclt	0x00280000
    2f54:	movwvc	lr, #7075	; 0x1ba3
    2f58:	svcvs	0x00c1ebb3
    2f5c:	bl	1032b64 <abort@plt+0x1031e84>
    2f60:	svclt	0x00280000
    2f64:	bicvs	lr, r1, #166912	; 0x28c00
    2f68:	svcvs	0x0081ebb3
    2f6c:	bl	1032b74 <abort@plt+0x1031e94>
    2f70:	svclt	0x00280000
    2f74:	orrvs	lr, r1, #166912	; 0x28c00
    2f78:	svcvs	0x0041ebb3
    2f7c:	bl	1032b84 <abort@plt+0x1031ea4>
    2f80:	svclt	0x00280000
    2f84:	movtvs	lr, #7075	; 0x1ba3
    2f88:	svcvs	0x0001ebb3
    2f8c:	bl	1032b94 <abort@plt+0x1031eb4>
    2f90:	svclt	0x00280000
    2f94:	movwvs	lr, #7075	; 0x1ba3
    2f98:	svcpl	0x00c1ebb3
    2f9c:	bl	1032ba4 <abort@plt+0x1031ec4>
    2fa0:	svclt	0x00280000
    2fa4:	bicpl	lr, r1, #166912	; 0x28c00
    2fa8:	svcpl	0x0081ebb3
    2fac:	bl	1032bb4 <abort@plt+0x1031ed4>
    2fb0:	svclt	0x00280000
    2fb4:	orrpl	lr, r1, #166912	; 0x28c00
    2fb8:	svcpl	0x0041ebb3
    2fbc:	bl	1032bc4 <abort@plt+0x1031ee4>
    2fc0:	svclt	0x00280000
    2fc4:	movtpl	lr, #7075	; 0x1ba3
    2fc8:	svcpl	0x0001ebb3
    2fcc:	bl	1032bd4 <abort@plt+0x1031ef4>
    2fd0:	svclt	0x00280000
    2fd4:	movwpl	lr, #7075	; 0x1ba3
    2fd8:	svcmi	0x00c1ebb3
    2fdc:	bl	1032be4 <abort@plt+0x1031f04>
    2fe0:	svclt	0x00280000
    2fe4:	bicmi	lr, r1, #166912	; 0x28c00
    2fe8:	svcmi	0x0081ebb3
    2fec:	bl	1032bf4 <abort@plt+0x1031f14>
    2ff0:	svclt	0x00280000
    2ff4:	orrmi	lr, r1, #166912	; 0x28c00
    2ff8:	svcmi	0x0041ebb3
    2ffc:	bl	1032c04 <abort@plt+0x1031f24>
    3000:	svclt	0x00280000
    3004:	movtmi	lr, #7075	; 0x1ba3
    3008:	svcmi	0x0001ebb3
    300c:	bl	1032c14 <abort@plt+0x1031f34>
    3010:	svclt	0x00280000
    3014:	movwmi	lr, #7075	; 0x1ba3
    3018:	svccc	0x00c1ebb3
    301c:	bl	1032c24 <abort@plt+0x1031f44>
    3020:	svclt	0x00280000
    3024:	biccc	lr, r1, #166912	; 0x28c00
    3028:	svccc	0x0081ebb3
    302c:	bl	1032c34 <abort@plt+0x1031f54>
    3030:	svclt	0x00280000
    3034:	orrcc	lr, r1, #166912	; 0x28c00
    3038:	svccc	0x0041ebb3
    303c:	bl	1032c44 <abort@plt+0x1031f64>
    3040:	svclt	0x00280000
    3044:	movtcc	lr, #7075	; 0x1ba3
    3048:	svccc	0x0001ebb3
    304c:	bl	1032c54 <abort@plt+0x1031f74>
    3050:	svclt	0x00280000
    3054:	movwcc	lr, #7075	; 0x1ba3
    3058:	svccs	0x00c1ebb3
    305c:	bl	1032c64 <abort@plt+0x1031f84>
    3060:	svclt	0x00280000
    3064:	biccs	lr, r1, #166912	; 0x28c00
    3068:	svccs	0x0081ebb3
    306c:	bl	1032c74 <abort@plt+0x1031f94>
    3070:	svclt	0x00280000
    3074:	orrcs	lr, r1, #166912	; 0x28c00
    3078:	svccs	0x0041ebb3
    307c:	bl	1032c84 <abort@plt+0x1031fa4>
    3080:	svclt	0x00280000
    3084:	movtcs	lr, #7075	; 0x1ba3
    3088:	svccs	0x0001ebb3
    308c:	bl	1032c94 <abort@plt+0x1031fb4>
    3090:	svclt	0x00280000
    3094:	movwcs	lr, #7075	; 0x1ba3
    3098:	svcne	0x00c1ebb3
    309c:	bl	1032ca4 <abort@plt+0x1031fc4>
    30a0:	svclt	0x00280000
    30a4:	bicne	lr, r1, #166912	; 0x28c00
    30a8:	svcne	0x0081ebb3
    30ac:	bl	1032cb4 <abort@plt+0x1031fd4>
    30b0:	svclt	0x00280000
    30b4:	orrne	lr, r1, #166912	; 0x28c00
    30b8:	svcne	0x0041ebb3
    30bc:	bl	1032cc4 <abort@plt+0x1031fe4>
    30c0:	svclt	0x00280000
    30c4:	movtne	lr, #7075	; 0x1ba3
    30c8:	svcne	0x0001ebb3
    30cc:	bl	1032cd4 <abort@plt+0x1031ff4>
    30d0:	svclt	0x00280000
    30d4:	movwne	lr, #7075	; 0x1ba3
    30d8:	svceq	0x00c1ebb3
    30dc:	bl	1032ce4 <abort@plt+0x1032004>
    30e0:	svclt	0x00280000
    30e4:	biceq	lr, r1, #166912	; 0x28c00
    30e8:	svceq	0x0081ebb3
    30ec:	bl	1032cf4 <abort@plt+0x1032014>
    30f0:	svclt	0x00280000
    30f4:	orreq	lr, r1, #166912	; 0x28c00
    30f8:	svceq	0x0041ebb3
    30fc:	bl	1032d04 <abort@plt+0x1032024>
    3100:	svclt	0x00280000
    3104:	movteq	lr, #7075	; 0x1ba3
    3108:	svceq	0x0001ebb3
    310c:	bl	1032d14 <abort@plt+0x1032034>
    3110:	svclt	0x00280000
    3114:	movweq	lr, #7075	; 0x1ba3
    3118:	svceq	0x0000f1bc
    311c:	submi	fp, r0, #72, 30	; 0x120
    3120:	b	fe714ee8 <abort@plt+0xfe714208>
    3124:	svclt	0x00480f00
    3128:	ldrbmi	r4, [r0, -r0, asr #4]!
    312c:	andcs	fp, r0, r8, lsr pc
    3130:	b	13f2d48 <abort@plt+0x13f2068>
    3134:			; <UNDEFINED> instruction: 0xf04070ec
    3138:	ldrbmi	r0, [r0, -r1]!
    313c:			; <UNDEFINED> instruction: 0xf281fab1
    3140:	andseq	pc, pc, #-2147483600	; 0x80000030
    3144:	svceq	0x0000f1bc
    3148:			; <UNDEFINED> instruction: 0xf002fa23
    314c:	submi	fp, r0, #72, 30	; 0x120
    3150:	stmdacs	r0, {r4, r5, r6, r8, r9, sl, lr}
    3154:			; <UNDEFINED> instruction: 0xf06fbfc8
    3158:	svclt	0x00b84000
    315c:	andmi	pc, r0, pc, asr #32
    3160:	stmdalt	lr, {ip, sp, lr, pc}
    3164:	rscsle	r2, r4, r0, lsl #18
    3168:	andmi	lr, r3, sp, lsr #18
    316c:	mrc2	7, 5, pc, cr3, cr15, {7}
    3170:			; <UNDEFINED> instruction: 0x4006e8bd
    3174:	vqrdmulh.s<illegal width 8>	d15, d0, d2
    3178:	smlatbeq	r3, r1, fp, lr
    317c:	svclt	0x00004770
    3180:			; <UNDEFINED> instruction: 0xf04fb502
    3184:			; <UNDEFINED> instruction: 0xf7fd0008
    3188:	stclt	12, cr14, [r2, #-888]	; 0xfffffc88
    318c:	mvnsmi	lr, #737280	; 0xb4000
    3190:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    3194:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    3198:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    319c:	ldc	7, cr15, [ip], #1012	; 0x3f4
    31a0:	blne	1d9439c <abort@plt+0x1d936bc>
    31a4:	strhle	r1, [sl], -r6
    31a8:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    31ac:	svccc	0x0004f855
    31b0:	strbmi	r3, [sl], -r1, lsl #8
    31b4:	ldrtmi	r4, [r8], -r1, asr #12
    31b8:	adcmi	r4, r6, #152, 14	; 0x2600000
    31bc:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    31c0:	svclt	0x000083f8
    31c4:	andeq	r0, r1, sl, lsl #25
    31c8:	andeq	r0, r1, r0, lsl #25
    31cc:	svclt	0x00004770

Disassembly of section .fini:

000031d0 <.fini>:
    31d0:	push	{r3, lr}
    31d4:	pop	{r3, pc}
