MO user_logic NULL ../../hdl/verilog/user_logic.v vlg08/user__logic.bin 1367056999
EN vga NULL G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/hdl/vhdl/vga.vhd sub00/vhpl00 1367057018
AR vga imp G:/Sandboxes/Xilinx/calculator/pcores/vga_v1_00_a/hdl/vhdl/vga.vhd sub00/vhpl01 1367057019
