// Seed: 2448536880
module module_0 (
    output supply1 id_0,
    input uwire id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    input tri id_5,
    input wor id_6,
    input tri0 id_7,
    input tri id_8,
    input tri1 id_9,
    input tri1 id_10,
    output tri id_11
    , id_16,
    input tri id_12,
    output tri1 id_13,
    output uwire id_14
);
  wire id_17;
  logic [1 : 1] id_18 = id_1 & id_5;
  assign module_1.id_2 = 0;
  logic id_19;
  ;
endmodule
module module_0 (
    input tri0 id_0,
    output uwire module_1,
    input supply0 id_2,
    output wand id_3,
    input supply0 id_4,
    output wire id_5,
    input wand id_6,
    input tri1 id_7,
    input wor id_8,
    input wand id_9,
    output supply1 id_10,
    input uwire id_11,
    input wand id_12,
    input tri0 id_13,
    input tri1 id_14
);
  module_0 modCall_1 (
      id_3,
      id_11,
      id_6,
      id_9,
      id_9,
      id_9,
      id_6,
      id_14,
      id_4,
      id_2,
      id_11,
      id_3,
      id_4,
      id_3,
      id_3
  );
endmodule
