0.6
2018.3
Dec  7 2018
00:33:28
F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.srcs/sim_1/new/tb_ip_clk_wiz.v,1568113221,verilog,,,,tb_ip_clk_wiz,,,,,,,,
F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1567994169,verilog,,F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.srcs/sources_1/new/ip_clk_wiz.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.srcs/sources_1/new/ip_clk_wiz.v,1573037130,verilog,,F:/ZYNQ7020/FPGA Design/ZYNQ_7020_FPGA/RLT/6_ip_clk_wiz/ip_clk_wiz.srcs/sim_1/new/tb_ip_clk_wiz.v,,ip_clk_wiz,,,,,,,,
