

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_2u_config7_s'
================================================================
* Date:           Mon Oct 21 14:06:40 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     7691|     7691|  38.455 us|  38.455 us|  7691|  7691|     none|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     7689|     7689|        10|          8|          1|   961|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     36|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   43|    6220|   2351|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    131|    -|
|Register         |        -|    -|      37|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   43|    6257|   2518|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   19|       5|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |                                     Instance                                     |                                 Module                                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s  |        0|  43|  6220|  2351|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+
    |Total                                                                             |                                                                       |        0|  43|  6220|  2351|    0|
    +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------+----------+----+---+----+------------+------------+
    |               Variable Name              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |add_ln24_fu_265_p2                        |         +|   0|  0|  13|          10|           1|
    |ap_block_pp0_stage1_11001_ignoreCallOp25  |       and|   0|  0|   2|           1|           1|
    |ap_block_state11_pp0_stage1_iter1         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0          |       and|   0|  0|   2|           1|           1|
    |icmp_ln24_fu_271_p2                       |      icmp|   0|  0|  11|          10|           7|
    |ap_block_pp0_stage1_11001                 |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                           |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                             |       xor|   0|  0|   2|           1|           2|
    +------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                     |          |   0|  0|  36|          26|          15|
    +------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                |  59|         11|    1|         11|
    |ap_done                                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                  |   9|          2|    1|          2|
    |ap_phi_mux_indvar_flatten_phi_fu_154_p4  |   9|          2|   10|         20|
    |indvar_flatten_reg_150                   |   9|          2|   10|         20|
    |layer6_out_blk_n                         |   9|          2|    1|          2|
    |layer7_out_blk_n                         |   9|          2|    1|          2|
    |layer7_out_write                         |   9|          2|    1|          2|
    |real_start                               |   9|          2|    1|          2|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 131|         27|   27|         63|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                              Name                                             | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln24_reg_315                                                                               |  10|   0|   10|          0|
    |ap_CS_fsm                                                                                      |  10|   0|   10|          0|
    |ap_done_reg                                                                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0                                                                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                                        |   1|   0|    1|          0|
    |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln24_reg_320                                                                              |   1|   0|    1|          0|
    |icmp_ln24_reg_320_pp0_iter1_reg                                                                |   1|   0|    1|          0|
    |indvar_flatten_reg_150                                                                         |  10|   0|   10|          0|
    |start_once_reg                                                                                 |   1|   0|    1|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                          |  37|   0|   37|          0|
    +-----------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                             Source Object                             |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|start_full_n        |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_continue         |   in|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|start_out           |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|start_write         |  out|    1|  ap_ctrl_hs|  conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7>|  return value|
|layer6_out_dout     |   in|   64|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_empty_n  |   in|    1|     ap_fifo|                                                             layer6_out|       pointer|
|layer6_out_read     |  out|    1|     ap_fifo|                                                             layer6_out|       pointer|
|layer7_out_din      |  out|   32|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_full_n   |   in|    1|     ap_fifo|                                                             layer7_out|       pointer|
|layer7_out_write    |  out|    1|     ap_fifo|                                                             layer7_out|       pointer|
+--------------------+-----+-----+------------+-----------------------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %layer7_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer6_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.77>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 0, void %codeRepl, i10 %add_ln24, void %.split3" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.73ns)   --->   "%add_ln24 = add i10 %indvar_flatten, i10 1" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (1.77ns)   --->   "%icmp_ln24 = icmp_eq  i10 %indvar_flatten, i10 961" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split3, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj4EEENS1_IS5_Lj2EEE7config7EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.18>
ST_3 : Operation 20 [1/1] (2.18ns)   --->   "%layer6_out_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %layer6_out" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'layer6_out_read' <Predicate = (!icmp_ln24)> <Delay = 2.18> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.71> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 961> <FIFO>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i64 %layer6_out_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %layer6_out_read, i32 48, i32 63" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 24 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 25 [9/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 26 [8/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 26 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 27 [7/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 27 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 28 [6/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 28 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 29 [5/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 29 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 30 [4/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 30 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 31 [3/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 31 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 32 [2/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 32 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 33 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 961, i64 961, i64 961"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'specpipeline' 'specpipeline_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 37 [1/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>, i32 %layer7_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_1, i16 %trunc_ln145_2, i16 %kernel_data_V_7_4, i16 %kernel_data_V_7_0, i16 %kernel_data_V_7_5, i16 %kernel_data_V_7_1, i16 %kernel_data_V_7_6, i16 %kernel_data_V_7_2, i16 %kernel_data_V_7_7, i16 %kernel_data_V_7_3, i16 %kernel_data_V_7_17, i16 %kernel_data_V_7_13, i16 %kernel_data_V_7_18, i16 %kernel_data_V_7_14, i16 %kernel_data_V_7_19, i16 %kernel_data_V_7_15, i16 %kernel_data_V_7_28, i16 %kernel_data_V_7_24, i16 %kernel_data_V_7_29, i16 %kernel_data_V_7_25, i16 %kernel_data_V_7_30, i16 %kernel_data_V_7_26, i16 %kernel_data_V_7_31, i16 %kernel_data_V_7_27, i16 %kernel_data_V_7_8, i16 %kernel_data_V_7_9, i16 %kernel_data_V_7_10, i16 %kernel_data_V_7_11, i16 %kernel_data_V_7_20, i16 %kernel_data_V_7_16, i16 %kernel_data_V_7_21, i16 %kernel_data_V_7_22, i16 %kernel_data_V_7_23, i16 %kernel_data_V_7_32, i16 %kernel_data_V_7_33, i16 %kernel_data_V_7_34, i16 %kernel_data_V_7_35, i16 %line_buffer_Array_7_0_0, i16 %line_buffer_Array_7_1_0, i16 %line_buffer_Array_7_0_1, i16 %line_buffer_Array_7_1_1, i16 %line_buffer_Array_7_0_2, i16 %line_buffer_Array_7_1_2, i16 %line_buffer_Array_7_0_3, i16 %line_buffer_Array_7_1_3, i32 %sX_3, i32 %sY_3, i32 %pY_3, i32 %pX_3" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 37 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 38 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 39 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 39 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer6_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ layer7_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_7_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_28]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_29]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_30]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_31]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_27]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_32]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_33]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_34]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_35]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_7_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_3]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
br_ln24            (br               ) [ 0111111111110]
indvar_flatten     (phi              ) [ 0010000000000]
add_ln24           (add              ) [ 0111111111110]
icmp_ln24          (icmp             ) [ 0011111111110]
br_ln24            (br               ) [ 0000000000000]
layer6_out_read    (read             ) [ 0000000000000]
trunc_ln145        (trunc            ) [ 0000000000000]
trunc_ln145_s      (partselect       ) [ 0000000000000]
trunc_ln145_1      (partselect       ) [ 0000000000000]
trunc_ln145_2      (partselect       ) [ 0000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000]
empty              (speclooptripcount) [ 0000000000000]
specpipeline_ln144 (specpipeline     ) [ 0000000000000]
specloopname_ln144 (specloopname     ) [ 0000000000000]
call_ln31          (call             ) [ 0000000000000]
br_ln0             (br               ) [ 0111111111110]
ret_ln79           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer6_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer6_out"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer7_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer7_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_7_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_4"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_7_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_7_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_7_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_7_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_6"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_7_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_7"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_7_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_7_17">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_17"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_7_13">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_13"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_7_18">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_18"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_7_14">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_14"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_7_19">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_19"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_7_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_15"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_7_28">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_28"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_7_24">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_24"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_7_29">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_29"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_7_25">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_7_30">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_30"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_7_26">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_7_31">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_31"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_7_27">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_27"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_7_8">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_8"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_7_9">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_9"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_7_10">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_10"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_7_11">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_11"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_7_20">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_20"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_7_16">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_16"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_7_21">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_21"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_7_22">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_22"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_7_23">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_23"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_7_32">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_7_33">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_33"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_7_34">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_34"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_7_35">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_35"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="line_buffer_Array_7_0_0">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="line_buffer_Array_7_1_0">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_7_0_1">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_Array_7_1_1">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="line_buffer_Array_7_0_2">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="line_buffer_Array_7_1_2">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="line_buffer_Array_7_0_3">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="line_buffer_Array_7_1_3">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="sX_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_3"/></StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="sY_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_3"/></StgValue>
</bind>
</comp>

<comp id="94" class="1000" name="pY_3">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_3"/></StgValue>
</bind>
</comp>

<comp id="96" class="1000" name="pX_3">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,2u>,config7>"/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="144" class="1004" name="layer6_out_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="layer6_out_read/3 "/>
</bind>
</comp>

<comp id="150" class="1005" name="indvar_flatten_reg_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="10" slack="1"/>
<pin id="152" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="indvar_flatten_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="1"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="0" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="16" slack="0"/>
<pin id="165" dir="0" index="3" bw="16" slack="0"/>
<pin id="166" dir="0" index="4" bw="16" slack="0"/>
<pin id="167" dir="0" index="5" bw="16" slack="0"/>
<pin id="168" dir="0" index="6" bw="16" slack="0"/>
<pin id="169" dir="0" index="7" bw="16" slack="0"/>
<pin id="170" dir="0" index="8" bw="16" slack="0"/>
<pin id="171" dir="0" index="9" bw="16" slack="0"/>
<pin id="172" dir="0" index="10" bw="16" slack="0"/>
<pin id="173" dir="0" index="11" bw="16" slack="0"/>
<pin id="174" dir="0" index="12" bw="16" slack="0"/>
<pin id="175" dir="0" index="13" bw="16" slack="0"/>
<pin id="176" dir="0" index="14" bw="16" slack="0"/>
<pin id="177" dir="0" index="15" bw="16" slack="0"/>
<pin id="178" dir="0" index="16" bw="16" slack="0"/>
<pin id="179" dir="0" index="17" bw="16" slack="0"/>
<pin id="180" dir="0" index="18" bw="16" slack="0"/>
<pin id="181" dir="0" index="19" bw="16" slack="0"/>
<pin id="182" dir="0" index="20" bw="16" slack="0"/>
<pin id="183" dir="0" index="21" bw="16" slack="0"/>
<pin id="184" dir="0" index="22" bw="16" slack="0"/>
<pin id="185" dir="0" index="23" bw="16" slack="0"/>
<pin id="186" dir="0" index="24" bw="16" slack="0"/>
<pin id="187" dir="0" index="25" bw="16" slack="0"/>
<pin id="188" dir="0" index="26" bw="16" slack="0"/>
<pin id="189" dir="0" index="27" bw="16" slack="0"/>
<pin id="190" dir="0" index="28" bw="16" slack="0"/>
<pin id="191" dir="0" index="29" bw="16" slack="0"/>
<pin id="192" dir="0" index="30" bw="16" slack="0"/>
<pin id="193" dir="0" index="31" bw="16" slack="0"/>
<pin id="194" dir="0" index="32" bw="16" slack="0"/>
<pin id="195" dir="0" index="33" bw="16" slack="0"/>
<pin id="196" dir="0" index="34" bw="16" slack="0"/>
<pin id="197" dir="0" index="35" bw="16" slack="0"/>
<pin id="198" dir="0" index="36" bw="16" slack="0"/>
<pin id="199" dir="0" index="37" bw="16" slack="0"/>
<pin id="200" dir="0" index="38" bw="16" slack="0"/>
<pin id="201" dir="0" index="39" bw="16" slack="0"/>
<pin id="202" dir="0" index="40" bw="16" slack="0"/>
<pin id="203" dir="0" index="41" bw="16" slack="0"/>
<pin id="204" dir="0" index="42" bw="16" slack="0"/>
<pin id="205" dir="0" index="43" bw="16" slack="0"/>
<pin id="206" dir="0" index="44" bw="16" slack="0"/>
<pin id="207" dir="0" index="45" bw="16" slack="0"/>
<pin id="208" dir="0" index="46" bw="16" slack="0"/>
<pin id="209" dir="0" index="47" bw="16" slack="0"/>
<pin id="210" dir="0" index="48" bw="16" slack="0"/>
<pin id="211" dir="0" index="49" bw="32" slack="0"/>
<pin id="212" dir="0" index="50" bw="32" slack="0"/>
<pin id="213" dir="0" index="51" bw="32" slack="0"/>
<pin id="214" dir="0" index="52" bw="32" slack="0"/>
<pin id="215" dir="1" index="53" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="add_ln24_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="10" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="icmp_ln24_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="10" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="trunc_ln145_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="64" slack="0"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln145_s_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="0" index="3" bw="6" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="trunc_ln145_1_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="0" index="3" bw="7" slack="0"/>
<pin id="298" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_1/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="trunc_ln145_2_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="16" slack="0"/>
<pin id="306" dir="0" index="1" bw="64" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="0" index="3" bw="7" slack="0"/>
<pin id="309" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_2/3 "/>
</bind>
</comp>

<comp id="315" class="1005" name="add_ln24_reg_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="10" slack="0"/>
<pin id="317" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="320" class="1005" name="icmp_ln24_reg_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="1"/>
<pin id="322" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="148"><net_src comp="112" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="0" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="153"><net_src comp="106" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="160"><net_src comp="150" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="216"><net_src comp="128" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="218"><net_src comp="4" pin="0"/><net_sink comp="161" pin=6"/></net>

<net id="219"><net_src comp="6" pin="0"/><net_sink comp="161" pin=7"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="161" pin=8"/></net>

<net id="221"><net_src comp="10" pin="0"/><net_sink comp="161" pin=9"/></net>

<net id="222"><net_src comp="12" pin="0"/><net_sink comp="161" pin=10"/></net>

<net id="223"><net_src comp="14" pin="0"/><net_sink comp="161" pin=11"/></net>

<net id="224"><net_src comp="16" pin="0"/><net_sink comp="161" pin=12"/></net>

<net id="225"><net_src comp="18" pin="0"/><net_sink comp="161" pin=13"/></net>

<net id="226"><net_src comp="20" pin="0"/><net_sink comp="161" pin=14"/></net>

<net id="227"><net_src comp="22" pin="0"/><net_sink comp="161" pin=15"/></net>

<net id="228"><net_src comp="24" pin="0"/><net_sink comp="161" pin=16"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="161" pin=17"/></net>

<net id="230"><net_src comp="28" pin="0"/><net_sink comp="161" pin=18"/></net>

<net id="231"><net_src comp="30" pin="0"/><net_sink comp="161" pin=19"/></net>

<net id="232"><net_src comp="32" pin="0"/><net_sink comp="161" pin=20"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="161" pin=21"/></net>

<net id="234"><net_src comp="36" pin="0"/><net_sink comp="161" pin=22"/></net>

<net id="235"><net_src comp="38" pin="0"/><net_sink comp="161" pin=23"/></net>

<net id="236"><net_src comp="40" pin="0"/><net_sink comp="161" pin=24"/></net>

<net id="237"><net_src comp="42" pin="0"/><net_sink comp="161" pin=25"/></net>

<net id="238"><net_src comp="44" pin="0"/><net_sink comp="161" pin=26"/></net>

<net id="239"><net_src comp="46" pin="0"/><net_sink comp="161" pin=27"/></net>

<net id="240"><net_src comp="48" pin="0"/><net_sink comp="161" pin=28"/></net>

<net id="241"><net_src comp="50" pin="0"/><net_sink comp="161" pin=29"/></net>

<net id="242"><net_src comp="52" pin="0"/><net_sink comp="161" pin=30"/></net>

<net id="243"><net_src comp="54" pin="0"/><net_sink comp="161" pin=31"/></net>

<net id="244"><net_src comp="56" pin="0"/><net_sink comp="161" pin=32"/></net>

<net id="245"><net_src comp="58" pin="0"/><net_sink comp="161" pin=33"/></net>

<net id="246"><net_src comp="60" pin="0"/><net_sink comp="161" pin=34"/></net>

<net id="247"><net_src comp="62" pin="0"/><net_sink comp="161" pin=35"/></net>

<net id="248"><net_src comp="64" pin="0"/><net_sink comp="161" pin=36"/></net>

<net id="249"><net_src comp="66" pin="0"/><net_sink comp="161" pin=37"/></net>

<net id="250"><net_src comp="68" pin="0"/><net_sink comp="161" pin=38"/></net>

<net id="251"><net_src comp="70" pin="0"/><net_sink comp="161" pin=39"/></net>

<net id="252"><net_src comp="72" pin="0"/><net_sink comp="161" pin=40"/></net>

<net id="253"><net_src comp="74" pin="0"/><net_sink comp="161" pin=41"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="161" pin=42"/></net>

<net id="255"><net_src comp="78" pin="0"/><net_sink comp="161" pin=43"/></net>

<net id="256"><net_src comp="80" pin="0"/><net_sink comp="161" pin=44"/></net>

<net id="257"><net_src comp="82" pin="0"/><net_sink comp="161" pin=45"/></net>

<net id="258"><net_src comp="84" pin="0"/><net_sink comp="161" pin=46"/></net>

<net id="259"><net_src comp="86" pin="0"/><net_sink comp="161" pin=47"/></net>

<net id="260"><net_src comp="88" pin="0"/><net_sink comp="161" pin=48"/></net>

<net id="261"><net_src comp="90" pin="0"/><net_sink comp="161" pin=49"/></net>

<net id="262"><net_src comp="92" pin="0"/><net_sink comp="161" pin=50"/></net>

<net id="263"><net_src comp="94" pin="0"/><net_sink comp="161" pin=51"/></net>

<net id="264"><net_src comp="96" pin="0"/><net_sink comp="161" pin=52"/></net>

<net id="269"><net_src comp="154" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="108" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="154" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="110" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="280"><net_src comp="144" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="288"><net_src comp="114" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="144" pin="2"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="116" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="118" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="292"><net_src comp="282" pin="4"/><net_sink comp="161" pin=3"/></net>

<net id="299"><net_src comp="114" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="144" pin="2"/><net_sink comp="293" pin=1"/></net>

<net id="301"><net_src comp="120" pin="0"/><net_sink comp="293" pin=2"/></net>

<net id="302"><net_src comp="122" pin="0"/><net_sink comp="293" pin=3"/></net>

<net id="303"><net_src comp="293" pin="4"/><net_sink comp="161" pin=4"/></net>

<net id="310"><net_src comp="114" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="311"><net_src comp="144" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="312"><net_src comp="124" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="313"><net_src comp="126" pin="0"/><net_sink comp="304" pin=3"/></net>

<net id="314"><net_src comp="304" pin="4"/><net_sink comp="161" pin=5"/></net>

<net id="318"><net_src comp="265" pin="2"/><net_sink comp="315" pin=0"/></net>

<net id="319"><net_src comp="315" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="323"><net_src comp="271" pin="2"/><net_sink comp="320" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer7_out | {11 }
	Port: kernel_data_V_7_4 | {3 }
	Port: kernel_data_V_7_0 | {3 }
	Port: kernel_data_V_7_5 | {3 }
	Port: kernel_data_V_7_1 | {3 }
	Port: kernel_data_V_7_6 | {3 }
	Port: kernel_data_V_7_2 | {3 }
	Port: kernel_data_V_7_7 | {3 }
	Port: kernel_data_V_7_3 | {3 }
	Port: kernel_data_V_7_17 | {3 }
	Port: kernel_data_V_7_13 | {3 }
	Port: kernel_data_V_7_18 | {3 }
	Port: kernel_data_V_7_14 | {3 }
	Port: kernel_data_V_7_19 | {3 }
	Port: kernel_data_V_7_15 | {3 }
	Port: kernel_data_V_7_28 | {3 }
	Port: kernel_data_V_7_24 | {3 }
	Port: kernel_data_V_7_29 | {3 }
	Port: kernel_data_V_7_25 | {3 }
	Port: kernel_data_V_7_30 | {3 }
	Port: kernel_data_V_7_26 | {3 }
	Port: kernel_data_V_7_31 | {3 }
	Port: kernel_data_V_7_27 | {3 }
	Port: kernel_data_V_7_8 | {3 }
	Port: kernel_data_V_7_9 | {3 }
	Port: kernel_data_V_7_10 | {3 }
	Port: kernel_data_V_7_11 | {3 }
	Port: kernel_data_V_7_20 | {3 }
	Port: kernel_data_V_7_16 | {3 }
	Port: kernel_data_V_7_21 | {3 }
	Port: kernel_data_V_7_22 | {3 }
	Port: kernel_data_V_7_23 | {3 }
	Port: kernel_data_V_7_32 | {3 }
	Port: kernel_data_V_7_33 | {3 }
	Port: kernel_data_V_7_34 | {3 }
	Port: kernel_data_V_7_35 | {3 }
	Port: line_buffer_Array_7_0_0 | {3 }
	Port: line_buffer_Array_7_1_0 | {3 }
	Port: line_buffer_Array_7_0_1 | {3 }
	Port: line_buffer_Array_7_1_1 | {3 }
	Port: line_buffer_Array_7_0_2 | {3 }
	Port: line_buffer_Array_7_1_2 | {3 }
	Port: line_buffer_Array_7_0_3 | {3 }
	Port: line_buffer_Array_7_1_3 | {3 }
	Port: sX_3 | {4 5 }
	Port: sY_3 | {6 11 }
	Port: pY_3 | {5 11 }
	Port: pX_3 | {4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : layer6_out | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_4 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_0 | {6 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_5 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_1 | {5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_6 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_2 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_7 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_3 | {6 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_17 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_13 | {5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_18 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_14 | {5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_19 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_15 | {5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_28 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_24 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_29 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_25 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_30 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_26 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_31 | {3 6 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_27 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_8 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_9 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_10 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_11 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_20 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_16 | {5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_21 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_22 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_32 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_33 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_34 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : kernel_data_V_7_35 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_0_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_1_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_0_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_1_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_0_2 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_1_2 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_0_3 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : line_buffer_Array_7_1_3 | {3 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : sX_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : sY_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : pY_3 | {4 }
	Port: conv_2d_cl<array<ap_fixed,4u>,array<ap_fixed<16,6,5,3,0>,2u>,config7> : pX_3 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
	State 3
		call_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_2u_config7_s_fu_161 |    43   |  69.872 |   5333  |   2051  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln24_fu_265                                 |    0    |    0    |    0    |    13   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln24_fu_271                                 |    0    |    0    |    0    |    11   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            layer6_out_read_read_fu_144                           |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln145_fu_277                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|          |                               trunc_ln145_s_fu_282                               |    0    |    0    |    0    |    0    |
|partselect|                               trunc_ln145_1_fu_293                               |    0    |    0    |    0    |    0    |
|          |                               trunc_ln145_2_fu_304                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    43   |  69.872 |   5333  |   2075  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln24_reg_315   |   10   |
|   icmp_ln24_reg_320  |    1   |
|indvar_flatten_reg_150|   10   |
+----------------------+--------+
|         Total        |   21   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   43   |   69   |  5333  |  2075  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   21   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   43   |   69   |  5354  |  2075  |
+-----------+--------+--------+--------+--------+
