// Seed: 3719397958
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  parameter id_4 = (1);
endmodule
module module_1 (
    output tri  id_0,
    output tri1 id_1
);
  logic [1 'b0 : 1] id_3, id_4;
  not primCall (id_0, id_3);
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4
  );
endmodule
module module_2 #(
    parameter id_4 = 32'd82
) (
    input wire id_0,
    output supply0 id_1,
    output wor id_2,
    input tri0 id_3,
    input tri _id_4,
    input tri id_5,
    input supply0 id_6,
    output tri0 id_7,
    output tri0 id_8
);
  logic id_10 = id_5;
  logic id_11;
  ;
  assign id_2 = id_11;
  assign id_7 = id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10
  );
  wire [1  -  1 : id_4] id_12;
  wire id_13;
endmodule
