// Seed: 2375701474
module module_0 (
    input supply1 id_0,
    input wor id_1,
    input tri0 id_2
);
  wire [-1 : 1] id_4;
  assign module_1.id_20 = 0;
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    input tri id_2,
    input tri1 id_3,
    output supply1 id_4,
    output tri1 id_5,
    output wire id_6,
    input wand id_7,
    input wor id_8,
    input wire id_9,
    output wire id_10,
    input tri0 id_11,
    output supply1 id_12,
    input supply0 id_13,
    input supply1 id_14,
    output tri0 id_15,
    output tri0 id_16,
    output wire id_17,
    input supply1 id_18,
    output tri id_19,
    input tri id_20,
    output supply0 id_21,
    output uwire id_22,
    input uwire id_23
);
  logic id_25, id_26;
  assign id_5 = !-1;
  logic id_27 = id_18;
  always_comb
    forever begin : LABEL_0
      id_25 <= -1;
    end
  module_0 modCall_1 (
      id_20,
      id_11,
      id_14
  );
endmodule
