#! /usr/bin/vvp
:ivl_version "10.3 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x56318c90bbb0 .scope module, "tb_mod_reg16" "tb_mod_reg16" 2 8;
 .timescale -9 -11;
P_0x56318c915490 .param/l "N" 1 2 10, +C4<00000000000000000000000000010000>;
P_0x56318c9154d0 .param/l "period" 1 2 11, +C4<00000000000000000000000000010100>;
v0x56318c92f060_0 .var "clk", 0 0;
v0x56318c92f120_0 .var "i", 127 0;
v0x56318c92f220_0 .var/i "index", 31 0;
v0x56318c92f2f0_0 .net "o", 127 0, v0x56318c92e1a0_0;  1 drivers
v0x56318c92f3f0_0 .net "reg_full", 0 0, v0x56318c92e290_0;  1 drivers
v0x56318c92f4e0_0 .var "resetn", 0 0;
v0x56318c92f5b0_0 .var "wr_en", 0 0;
S_0x56318c8d30a0 .scope module, "DUT" "mod_reg16" 2 21, 3 8 0, S_0x56318c90bbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "resetn"
    .port_info 2 /INPUT 1 "wr_en"
    .port_info 3 /INPUT 128 "i"
    .port_info 4 /OUTPUT 128 "o"
    .port_info 5 /OUTPUT 1 "reg_full"
P_0x56318c8d3270 .param/l "N" 1 3 13, +C4<00000000000000000000000000010000>;
v0x56318c8d3360_0 .net "clk", 0 0, v0x56318c92f060_0;  1 drivers
v0x56318c92dfc0_0 .net "i", 127 0, v0x56318c92f120_0;  1 drivers
v0x56318c92e0b0_0 .var/i "index", 31 0;
v0x56318c92e1a0_0 .var "o", 127 0;
v0x56318c92e290_0 .var "reg_full", 0 0;
v0x56318c92e3a0_0 .net "resetn", 0 0, v0x56318c92f4e0_0;  1 drivers
v0x56318c92e460_0 .net "wr_en", 0 0, v0x56318c92f5b0_0;  1 drivers
E_0x56318c909110 .event posedge, v0x56318c92e3a0_0, v0x56318c8d3360_0;
S_0x56318c92e5e0 .scope task, "enableResetn" "enableResetn" 2 39, 2 39 0, S_0x56318c90bbb0;
 .timescale -9 -11;
TD_tb_mod_reg16.enableResetn ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56318c92f4e0_0, 0, 1;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56318c92f4e0_0, 0, 1;
    %end;
S_0x56318c92e7d0 .scope task, "enableWrite" "enableWrite" 2 49, 2 49 0, S_0x56318c90bbb0;
 .timescale -9 -11;
E_0x56318c909620 .event posedge, v0x56318c8d3360_0;
TD_tb_mod_reg16.enableWrite ;
    %vpi_call 2 51 "$display", "Enabling write signal" {0 0 0};
    %wait E_0x56318c909620;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56318c92f5b0_0, 0, 1;
    %wait E_0x56318c909620;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56318c92f5b0_0, 0, 1;
    %end;
S_0x56318c92e9c0 .scope task, "setInput" "setInput" 2 59, 2 59 0, S_0x56318c90bbb0;
 .timescale -9 -11;
v0x56318c92eb90_0 .var "seed", 7 0;
TD_tb_mod_reg16.setInput ;
    %load/vec4 v0x56318c92eb90_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x56318c92f120_0, 4, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
T_2.0 ;
    %load/vec4 v0x56318c92f220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_2.1, 5;
    %load/vec4 v0x56318c92f120_0;
    %load/vec4 v0x56318c92f220_0;
    %subi 1, 0, 32;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %addi 1, 0, 8;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x56318c92f120_0, 4, 8;
    %load/vec4 v0x56318c92f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %end;
S_0x56318c92ec70 .scope task, "test_read" "test_read" 2 86, 2 86 0, S_0x56318c90bbb0;
 .timescale -9 -11;
TD_tb_mod_reg16.test_read ;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
T_3.2 ;
    %load/vec4 v0x56318c92f220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %delay 2000, 0;
    %load/vec4 v0x56318c92f120_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmp/e;
    %jmp/0xz  T_3.4, 4;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 93 "$display", "Correct value: %h \012", S<0,vec4,u8> {1 0 0};
    %jmp T_3.5;
T_3.4 ;
    %load/vec4 v0x56318c92f120_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 95 "$display", "Expected value: %h ;; Value read: %h ;; Pos: %d \012", S<1,vec4,u8>, S<0,vec4,u8>, v0x56318c92f220_0 {2 0 0};
T_3.5 ;
    %load/vec4 v0x56318c92f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
    %jmp T_3.2;
T_3.3 ;
    %end;
S_0x56318c92ee90 .scope task, "test_resetn" "test_resetn" 2 68, 2 68 0, S_0x56318c90bbb0;
 .timescale -9 -11;
TD_tb_mod_reg16.test_resetn ;
    %load/vec4 v0x56318c92f4e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %delay 2000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
T_4.8 ;
    %load/vec4 v0x56318c92f220_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_4.9, 5;
    %delay 2000, 0;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %cmpi/e 0, 0, 8;
    %jmp/0xz  T_4.10, 4;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 77 "$display", "Correct value in position %d \012", S<0,vec4,u8> {1 0 0};
    %jmp T_4.11;
T_4.10 ;
    %load/vec4 v0x56318c92f2f0_0;
    %load/vec4 v0x56318c92f220_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %vpi_call 2 79 "$display", "Something not working properly. Value: %h ; Pos: %d \012", S<0,vec4,u8>, v0x56318c92f220_0 {1 0 0};
T_4.11 ;
    %load/vec4 v0x56318c92f220_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56318c92f220_0, 0, 32;
    %jmp T_4.8;
T_4.9 ;
T_4.6 ;
    %end;
    .scope S_0x56318c8d30a0;
T_5 ;
    %wait E_0x56318c909110;
    %load/vec4 v0x56318c92e3a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56318c92e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56318c92e0b0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x56318c92e0b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x56318c92e0b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x56318c92e1a0_0, 4, 8;
    %load/vec4 v0x56318c92e0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56318c92e0b0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x56318c92e460_0;
    %load/vec4 v0x56318c92e290_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x56318c92e290_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x56318c92e0b0_0, 0, 32;
T_5.6 ;
    %load/vec4 v0x56318c92e0b0_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.7, 5;
    %load/vec4 v0x56318c92dfc0_0;
    %load/vec4 v0x56318c92e0b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %part/s 8;
    %load/vec4 v0x56318c92e0b0_0;
    %pad/s 35;
    %muli 8, 0, 35;
    %ix/vec4/s 4;
    %store/vec4 v0x56318c92e1a0_0, 4, 8;
    %load/vec4 v0x56318c92e0b0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x56318c92e0b0_0, 0, 32;
    %jmp T_5.6;
T_5.7 ;
T_5.4 ;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56318c92e290_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x56318c90bbb0;
T_6 ;
    %delay 10000, 0;
    %load/vec4 v0x56318c92f060_0;
    %nor/r;
    %store/vec4 v0x56318c92f060_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x56318c90bbb0;
T_7 ;
    %vpi_call 2 33 "$dumpfile", "wv_mod_reg16.vcd" {0 0 0};
    %vpi_call 2 34 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x56318c90bbb0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x56318c90bbb0;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x56318c92f060_0, 0, 1;
    %fork TD_tb_mod_reg16.enableResetn, S_0x56318c92e5e0;
    %join;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x56318c92eb90_0, 0, 8;
    %fork TD_tb_mod_reg16.setInput, S_0x56318c92e9c0;
    %join;
    %fork TD_tb_mod_reg16.enableWrite, S_0x56318c92e7d0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg16.test_read, S_0x56318c92ec70;
    %join;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x56318c92eb90_0, 0, 8;
    %fork TD_tb_mod_reg16.setInput, S_0x56318c92e9c0;
    %join;
    %fork TD_tb_mod_reg16.enableWrite, S_0x56318c92e7d0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg16.test_read, S_0x56318c92ec70;
    %join;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0x56318c92eb90_0, 0, 8;
    %fork TD_tb_mod_reg16.setInput, S_0x56318c92e9c0;
    %join;
    %fork TD_tb_mod_reg16.enableWrite, S_0x56318c92e7d0;
    %join;
    %delay 2000, 0;
    %fork TD_tb_mod_reg16.test_read, S_0x56318c92ec70;
    %join;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "tb_mod_reg16.sv";
    "./../design/mod_reg16.sv";
