m255
K4
z2
!s12c _opt
Z0 !s99 nomlopt
!s11f vlog 2024.3 2024.09, Sep 10 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z1 dD:/Z/projects/RISCV project/simulation_test/simulation/questa
T_opt
!s110 1752428946
V5j8kGP`bkOCEmc[Wk77UZ3
04 17 4 work simple_counter_tb fast 0
=1-74d4ddbd96fb-6873f191-3e4-1b8
R0
!s12f OEM100
!s12b OEM100
!s124 OEM10U2 
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.3;79
vsimple_counter
2D:/Z/projects/RISCV project/simulation_test/simple_counter.sv
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1752428945
!i10b 1
!s100 7i;7IU8OXSlCOzT>5?W?K0
Iam=668m^HRJEoFJFFP0D;0
S1
R1
w1752384264
8D:/Z/projects/RISCV project/simulation_test/simple_counter.sv
FD:/Z/projects/RISCV project/simulation_test/simple_counter.sv
!i122 0
L0 1 14
Z5 VDg1SIo80bB@j0V0VzS_@n1
Z6 OL;L;2024.3;79
r1
!s85 0
31
Z7 !s108 1752428945.000000
!s107 D:/Z/projects/RISCV project/simulation_test/simple_counter.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Z/projects/RISCV project/simulation_test|D:/Z/projects/RISCV project/simulation_test/simple_counter.sv|
!i113 0
Z8 o-sv -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z9 !s92 -sv -work work {+incdir+D:/Z/projects/RISCV project/simulation_test} -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vsimple_counter_tb
2D:/Z/projects/RISCV project/simulation_test/simple_counter_tb.sv
R3
R4
!i10b 1
!s100 nnCTz27QYT]WM1lJ]zP1D0
Im]=6f@<_j]:VYKa@6fQoQ0
S1
R1
w1752384285
8D:/Z/projects/RISCV project/simulation_test/simple_counter_tb.sv
FD:/Z/projects/RISCV project/simulation_test/simple_counter_tb.sv
!i122 1
L0 3 53
R5
R6
r1
!s85 0
31
R7
!s107 D:/Z/projects/RISCV project/simulation_test/simple_counter_tb.sv|
!s90 -reportprogress|300|-sv|-work|work|+incdir+D:/Z/projects/RISCV project/simulation_test|D:/Z/projects/RISCV project/simulation_test/simple_counter_tb.sv|
!i113 0
R8
R9
R2
