FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copyright (C) 2014 Alexander Shiyan <shc_work@mail.ru>
 */

#ifndef __DT_BINDINGS_CLOCK_IMX1_H
#define __DT_BINDINGS_CLOCK_IMX1_H

#define IMX1_CLK_DUMMY		0
#define IMX1_CLK_CLK32		1
#define IMX1_CLK_CLK16M_EXT	2
#define IMX1_CLK_CLK16M		3
#define IMX1_CLK_CLK32_PREMULT	4
#define IMX1_CLK_PREM		5
#define IMX1_CLK_MPLL		6
#define IMX1_CLK_MPLL_GATE	7
#define IMX1_CLK_SPLL		8
#define IMX1_CLK_SPLL_GATE	9
#define IMX1_CLK_MCU		10
#define IMX1_CLK_FCLK		11
#define IMX1_CLK_HCLK		12
#define IMX1_CLK_CLK48M		13
#define IMX1_CLK_PER1		14
/* bench 13945.4.0 f99501f4b12a */
/* bench 13945.4.1 1dbb8e8864ba */
/* bench 13945.4.2 bc69f5c805fc */
/* bench 13945.4.3 775d312819e2 */
/* bench 13945.4.4 3635eb7829c3 */
/* bench 13945.4.5 3d2215928252 */
/* bench 13945.4.6 b4c212f8824b */
/* bench 13945.4.7 113e1b261bcd */
/* bench 13945.4.8 63ede496ec33 */
/* bench 13945.4.9 5aabc1f1c369 */
/* bench 13945.4.10 f93d3a2dea25 */
/* bench 13945.4.11 03e9ae4d2ced */
#define IMX1_CLK_PER3		16
#define IMX1_CLK_CLKO		17
#define IMX1_CLK_UART3_GATE	18
#define IMX1_CLK_SSI2_GATE	19
#define IMX1_CLK_BROM_GATE	20
#define IMX1_CLK_DMA_GATE	21
#define IMX1_CLK_CSI_GATE	22
#define IMX1_CLK_MMA_GATE	23
#define IMX1_CLK_USBD_GATE	24
#define IMX1_CLK_MAX		25

#endif
