// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module conifer_jettag_accelerator_decision_function_114 (
        ap_clk,
        ap_rst,
        p_read1,
        p_read2,
        p_read3,
        p_read4,
        p_read5,
        p_read6,
        p_read7,
        p_read8,
        p_read9,
        p_read10,
        ap_return,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [17:0] p_read1;
input  [17:0] p_read2;
input  [17:0] p_read3;
input  [17:0] p_read4;
input  [17:0] p_read5;
input  [17:0] p_read6;
input  [17:0] p_read7;
input  [17:0] p_read8;
input  [17:0] p_read9;
input  [17:0] p_read10;
output  [10:0] ap_return;
input   ap_ce;

wire   [0:0] icmp_ln86_fu_316_p2;
reg   [0:0] icmp_ln86_reg_1314;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] icmp_ln86_reg_1314_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1752_fu_322_p2;
reg   [0:0] icmp_ln86_1752_reg_1320;
reg   [0:0] icmp_ln86_1752_reg_1320_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1753_fu_328_p2;
reg   [0:0] icmp_ln86_1753_reg_1331;
reg   [0:0] icmp_ln86_1753_reg_1331_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1754_fu_334_p2;
reg   [0:0] icmp_ln86_1754_reg_1337;
wire   [0:0] icmp_ln86_1755_fu_340_p2;
reg   [0:0] icmp_ln86_1755_reg_1342;
reg   [0:0] icmp_ln86_1755_reg_1342_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1756_fu_346_p2;
reg   [0:0] icmp_ln86_1756_reg_1348;
reg   [0:0] icmp_ln86_1756_reg_1348_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1756_reg_1348_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1757_fu_352_p2;
reg   [0:0] icmp_ln86_1757_reg_1354;
reg   [0:0] icmp_ln86_1757_reg_1354_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1758_fu_358_p2;
reg   [0:0] icmp_ln86_1758_reg_1360;
wire   [0:0] icmp_ln86_1759_fu_364_p2;
reg   [0:0] icmp_ln86_1759_reg_1366;
reg   [0:0] icmp_ln86_1759_reg_1366_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1760_fu_370_p2;
reg   [0:0] icmp_ln86_1760_reg_1372;
reg   [0:0] icmp_ln86_1760_reg_1372_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1760_reg_1372_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1761_fu_376_p2;
reg   [0:0] icmp_ln86_1761_reg_1378;
reg   [0:0] icmp_ln86_1761_reg_1378_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1761_reg_1378_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1762_fu_382_p2;
reg   [0:0] icmp_ln86_1762_reg_1384;
reg   [0:0] icmp_ln86_1762_reg_1384_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1762_reg_1384_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1762_reg_1384_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1763_fu_388_p2;
reg   [0:0] icmp_ln86_1763_reg_1390;
reg   [0:0] icmp_ln86_1763_reg_1390_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1763_reg_1390_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1763_reg_1390_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1763_reg_1390_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1764_fu_394_p2;
reg   [0:0] icmp_ln86_1764_reg_1396;
reg   [0:0] icmp_ln86_1764_reg_1396_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1764_reg_1396_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1764_reg_1396_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1764_reg_1396_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1765_fu_400_p2;
reg   [0:0] icmp_ln86_1765_reg_1402;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1765_reg_1402_pp0_iter6_reg;
wire   [0:0] icmp_ln86_1766_fu_406_p2;
reg   [0:0] icmp_ln86_1766_reg_1408;
wire   [0:0] icmp_ln86_1767_fu_412_p2;
reg   [0:0] icmp_ln86_1767_reg_1413;
wire   [0:0] icmp_ln86_1768_fu_418_p2;
reg   [0:0] icmp_ln86_1768_reg_1418;
reg   [0:0] icmp_ln86_1768_reg_1418_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1769_fu_424_p2;
reg   [0:0] icmp_ln86_1769_reg_1423;
reg   [0:0] icmp_ln86_1769_reg_1423_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1770_fu_430_p2;
reg   [0:0] icmp_ln86_1770_reg_1428;
reg   [0:0] icmp_ln86_1770_reg_1428_pp0_iter1_reg;
wire   [0:0] icmp_ln86_1771_fu_436_p2;
reg   [0:0] icmp_ln86_1771_reg_1433;
reg   [0:0] icmp_ln86_1771_reg_1433_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1771_reg_1433_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1772_fu_442_p2;
reg   [0:0] icmp_ln86_1772_reg_1438;
reg   [0:0] icmp_ln86_1772_reg_1438_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1772_reg_1438_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1773_fu_448_p2;
reg   [0:0] icmp_ln86_1773_reg_1443;
reg   [0:0] icmp_ln86_1773_reg_1443_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1773_reg_1443_pp0_iter2_reg;
wire   [0:0] icmp_ln86_1774_fu_454_p2;
reg   [0:0] icmp_ln86_1774_reg_1448;
reg   [0:0] icmp_ln86_1774_reg_1448_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1774_reg_1448_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1774_reg_1448_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1775_fu_460_p2;
reg   [0:0] icmp_ln86_1775_reg_1453;
reg   [0:0] icmp_ln86_1775_reg_1453_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1775_reg_1453_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1775_reg_1453_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1776_fu_466_p2;
reg   [0:0] icmp_ln86_1776_reg_1458;
reg   [0:0] icmp_ln86_1776_reg_1458_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1776_reg_1458_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1776_reg_1458_pp0_iter3_reg;
wire   [0:0] icmp_ln86_1777_fu_472_p2;
reg   [0:0] icmp_ln86_1777_reg_1463;
reg   [0:0] icmp_ln86_1777_reg_1463_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1777_reg_1463_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1777_reg_1463_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1777_reg_1463_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1778_fu_478_p2;
reg   [0:0] icmp_ln86_1778_reg_1468;
reg   [0:0] icmp_ln86_1778_reg_1468_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1778_reg_1468_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1778_reg_1468_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1778_reg_1468_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1779_fu_484_p2;
reg   [0:0] icmp_ln86_1779_reg_1473;
reg   [0:0] icmp_ln86_1779_reg_1473_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1779_reg_1473_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1779_reg_1473_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1779_reg_1473_pp0_iter4_reg;
wire   [0:0] icmp_ln86_1780_fu_490_p2;
reg   [0:0] icmp_ln86_1780_reg_1478;
reg   [0:0] icmp_ln86_1780_reg_1478_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1780_reg_1478_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1780_reg_1478_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1780_reg_1478_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1780_reg_1478_pp0_iter5_reg;
wire   [0:0] icmp_ln86_1781_fu_496_p2;
reg   [0:0] icmp_ln86_1781_reg_1483;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter1_reg;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter2_reg;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter3_reg;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter4_reg;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter5_reg;
reg   [0:0] icmp_ln86_1781_reg_1483_pp0_iter6_reg;
wire   [0:0] and_ln102_1950_fu_502_p2;
reg   [0:0] and_ln102_1950_reg_1488;
reg   [0:0] and_ln102_1950_reg_1488_pp0_iter1_reg;
wire   [0:0] and_ln104_fu_513_p2;
reg   [0:0] and_ln104_reg_1497;
wire   [0:0] and_ln104_320_fu_523_p2;
reg   [0:0] and_ln104_320_reg_1503;
wire   [0:0] and_ln102_1951_fu_528_p2;
reg   [0:0] and_ln102_1951_reg_1508;
reg   [0:0] and_ln102_1951_reg_1508_pp0_iter2_reg;
wire   [0:0] and_ln102_1955_fu_542_p2;
reg   [0:0] and_ln102_1955_reg_1515;
wire   [2:0] select_ln117_1704_fu_598_p3;
reg   [2:0] select_ln117_1704_reg_1520;
wire   [0:0] or_ln117_1542_fu_605_p2;
reg   [0:0] or_ln117_1542_reg_1525;
wire   [0:0] xor_ln104_fu_610_p2;
reg   [0:0] xor_ln104_reg_1531;
reg   [0:0] xor_ln104_reg_1531_pp0_iter3_reg;
reg   [0:0] xor_ln104_reg_1531_pp0_iter4_reg;
reg   [0:0] xor_ln104_reg_1531_pp0_iter5_reg;
reg   [0:0] xor_ln104_reg_1531_pp0_iter6_reg;
reg   [0:0] xor_ln104_reg_1531_pp0_iter7_reg;
wire   [0:0] and_ln102_fu_615_p2;
reg   [0:0] and_ln102_reg_1536;
reg   [0:0] and_ln102_reg_1536_pp0_iter3_reg;
wire   [0:0] and_ln104_321_fu_636_p2;
reg   [0:0] and_ln104_321_reg_1543;
wire   [0:0] and_ln102_1953_fu_641_p2;
reg   [0:0] and_ln102_1953_reg_1548;
reg   [0:0] and_ln102_1953_reg_1548_pp0_iter3_reg;
reg   [0:0] and_ln102_1953_reg_1548_pp0_iter4_reg;
wire   [0:0] and_ln104_323_fu_651_p2;
reg   [0:0] and_ln104_323_reg_1555;
reg   [0:0] and_ln104_323_reg_1555_pp0_iter3_reg;
reg   [0:0] and_ln104_323_reg_1555_pp0_iter4_reg;
reg   [0:0] and_ln104_323_reg_1555_pp0_iter5_reg;
reg   [0:0] and_ln104_323_reg_1555_pp0_iter6_reg;
wire   [0:0] and_ln102_1957_fu_666_p2;
reg   [0:0] and_ln102_1957_reg_1561;
wire   [0:0] or_ln117_1545_fu_738_p2;
reg   [0:0] or_ln117_1545_reg_1567;
wire   [3:0] select_ln117_1710_fu_751_p3;
reg   [3:0] select_ln117_1710_reg_1572;
wire   [0:0] or_ln117_1547_fu_759_p2;
reg   [0:0] or_ln117_1547_reg_1577;
wire   [0:0] or_ln117_1551_fu_763_p2;
reg   [0:0] or_ln117_1551_reg_1584;
reg   [0:0] or_ln117_1551_reg_1584_pp0_iter3_reg;
reg   [0:0] or_ln117_1551_reg_1584_pp0_iter4_reg;
reg   [0:0] or_ln117_1551_reg_1584_pp0_iter5_reg;
reg   [0:0] or_ln117_1551_reg_1584_pp0_iter6_reg;
reg   [0:0] or_ln117_1551_reg_1584_pp0_iter7_reg;
wire   [0:0] and_ln102_1952_fu_767_p2;
reg   [0:0] and_ln102_1952_reg_1594;
wire   [0:0] and_ln104_322_fu_776_p2;
reg   [0:0] and_ln104_322_reg_1600;
reg   [0:0] and_ln104_322_reg_1600_pp0_iter4_reg;
wire   [0:0] and_ln102_1958_fu_791_p2;
reg   [0:0] and_ln102_1958_reg_1606;
wire   [4:0] select_ln117_1716_fu_882_p3;
reg   [4:0] select_ln117_1716_reg_1611;
wire   [0:0] or_ln117_1553_fu_889_p2;
reg   [0:0] or_ln117_1553_reg_1616;
wire   [0:0] and_ln102_1960_fu_903_p2;
reg   [0:0] and_ln102_1960_reg_1622;
wire   [0:0] or_ln117_1557_fu_976_p2;
reg   [0:0] or_ln117_1557_reg_1628;
wire   [4:0] select_ln117_1722_fu_990_p3;
reg   [4:0] select_ln117_1722_reg_1633;
wire   [0:0] or_ln117_1559_fu_998_p2;
reg   [0:0] or_ln117_1559_reg_1638;
wire   [0:0] or_ln117_1563_fu_1086_p2;
reg   [0:0] or_ln117_1563_reg_1646;
wire   [4:0] select_ln117_1728_fu_1098_p3;
reg   [4:0] select_ln117_1728_reg_1652;
wire   [0:0] or_ln117_1565_fu_1120_p2;
reg   [0:0] or_ln117_1565_reg_1657;
wire   [4:0] select_ln117_1730_fu_1132_p3;
reg   [4:0] select_ln117_1730_reg_1662;
wire   [10:0] tmp_fu_1167_p67;
reg   [10:0] tmp_reg_1667;
wire    ap_block_pp0_stage0;
wire   [0:0] xor_ln104_831_fu_508_p2;
wire   [0:0] xor_ln104_833_fu_518_p2;
wire   [0:0] and_ln102_1954_fu_533_p2;
wire   [0:0] xor_ln104_837_fu_537_p2;
wire   [0:0] and_ln102_1963_fu_552_p2;
wire   [0:0] and_ln102_1962_fu_547_p2;
wire   [0:0] xor_ln117_fu_562_p2;
wire   [0:0] and_ln102_1964_fu_557_p2;
wire   [1:0] zext_ln117_fu_568_p1;
wire   [0:0] or_ln117_fu_572_p2;
wire   [1:0] select_ln117_fu_578_p3;
wire   [1:0] select_ln117_1703_fu_586_p3;
wire   [2:0] zext_ln117_181_fu_594_p1;
wire   [0:0] xor_ln104_832_fu_620_p2;
wire   [0:0] xor_ln104_834_fu_631_p2;
wire   [0:0] and_ln104_319_fu_625_p2;
wire   [0:0] xor_ln104_836_fu_646_p2;
wire   [0:0] xor_ln104_838_fu_657_p2;
wire   [0:0] and_ln102_1966_fu_675_p2;
wire   [0:0] and_ln102_1956_fu_662_p2;
wire   [0:0] and_ln102_1965_fu_671_p2;
wire   [0:0] or_ln117_1541_fu_690_p2;
wire   [0:0] and_ln102_1967_fu_680_p2;
wire   [2:0] select_ln117_1705_fu_695_p3;
wire   [0:0] or_ln117_1543_fu_702_p2;
wire   [2:0] select_ln117_1706_fu_707_p3;
wire   [2:0] select_ln117_1707_fu_714_p3;
wire   [0:0] and_ln102_1968_fu_685_p2;
wire   [3:0] zext_ln117_182_fu_722_p1;
wire   [0:0] or_ln117_1544_fu_726_p2;
wire   [3:0] select_ln117_1708_fu_731_p3;
wire   [3:0] select_ln117_1709_fu_743_p3;
wire   [0:0] xor_ln104_835_fu_771_p2;
wire   [0:0] xor_ln104_839_fu_781_p2;
wire   [0:0] and_ln102_1969_fu_796_p2;
wire   [0:0] xor_ln104_840_fu_786_p2;
wire   [0:0] and_ln102_1972_fu_810_p2;
wire   [0:0] and_ln102_1970_fu_801_p2;
wire   [0:0] or_ln117_1546_fu_820_p2;
wire   [0:0] and_ln102_1971_fu_806_p2;
wire   [3:0] select_ln117_1711_fu_825_p3;
wire   [0:0] or_ln117_1548_fu_832_p2;
wire   [3:0] select_ln117_1712_fu_837_p3;
wire   [0:0] or_ln117_1549_fu_844_p2;
wire   [0:0] and_ln102_1973_fu_815_p2;
wire   [3:0] select_ln117_1713_fu_848_p3;
wire   [0:0] or_ln117_1550_fu_856_p2;
wire   [3:0] select_ln117_1714_fu_862_p3;
wire   [3:0] select_ln117_1715_fu_870_p3;
wire   [4:0] zext_ln117_183_fu_878_p1;
wire   [0:0] xor_ln104_841_fu_894_p2;
wire   [0:0] and_ln102_1975_fu_911_p2;
wire   [0:0] and_ln102_1959_fu_899_p2;
wire   [0:0] and_ln102_1974_fu_907_p2;
wire   [0:0] or_ln117_1552_fu_926_p2;
wire   [0:0] and_ln102_1976_fu_916_p2;
wire   [4:0] select_ln117_1717_fu_931_p3;
wire   [0:0] or_ln117_1554_fu_938_p2;
wire   [4:0] select_ln117_1718_fu_943_p3;
wire   [0:0] or_ln117_1555_fu_950_p2;
wire   [0:0] and_ln102_1977_fu_921_p2;
wire   [4:0] select_ln117_1719_fu_954_p3;
wire   [0:0] or_ln117_1556_fu_962_p2;
wire   [4:0] select_ln117_1720_fu_968_p3;
wire   [4:0] select_ln117_1721_fu_982_p3;
wire   [0:0] xor_ln104_842_fu_1002_p2;
wire   [0:0] and_ln102_1978_fu_1012_p2;
wire   [0:0] xor_ln104_843_fu_1007_p2;
wire   [0:0] and_ln102_1981_fu_1026_p2;
wire   [0:0] and_ln102_1979_fu_1017_p2;
wire   [0:0] or_ln117_1558_fu_1036_p2;
wire   [0:0] and_ln102_1980_fu_1022_p2;
wire   [4:0] select_ln117_1723_fu_1041_p3;
wire   [0:0] or_ln117_1560_fu_1048_p2;
wire   [4:0] select_ln117_1724_fu_1053_p3;
wire   [0:0] or_ln117_1561_fu_1060_p2;
wire   [0:0] and_ln102_1982_fu_1031_p2;
wire   [4:0] select_ln117_1725_fu_1064_p3;
wire   [0:0] or_ln117_1562_fu_1072_p2;
wire   [4:0] select_ln117_1726_fu_1078_p3;
wire   [4:0] select_ln117_1727_fu_1090_p3;
wire   [0:0] and_ln102_1961_fu_1106_p2;
wire   [0:0] and_ln102_1983_fu_1110_p2;
wire   [0:0] or_ln117_1564_fu_1115_p2;
wire   [4:0] select_ln117_1729_fu_1125_p3;
wire   [0:0] xor_ln104_844_fu_1140_p2;
wire   [0:0] and_ln102_1984_fu_1145_p2;
wire   [0:0] and_ln102_1985_fu_1150_p2;
wire   [0:0] or_ln117_1566_fu_1155_p2;
wire   [10:0] tmp_fu_1167_p65;
wire   [4:0] tmp_fu_1167_p66;
wire   [0:0] or_ln117_1567_fu_1303_p2;
reg   [17:0] p_read1_int_reg;
reg   [17:0] p_read2_int_reg;
reg   [17:0] p_read3_int_reg;
reg   [17:0] p_read4_int_reg;
reg   [17:0] p_read5_int_reg;
reg   [17:0] p_read6_int_reg;
reg   [17:0] p_read7_int_reg;
reg   [17:0] p_read8_int_reg;
reg   [17:0] p_read9_int_reg;
reg   [17:0] p_read10_int_reg;
wire   [4:0] tmp_fu_1167_p1;
wire   [4:0] tmp_fu_1167_p3;
wire   [4:0] tmp_fu_1167_p5;
wire   [4:0] tmp_fu_1167_p7;
wire   [4:0] tmp_fu_1167_p9;
wire   [4:0] tmp_fu_1167_p11;
wire   [4:0] tmp_fu_1167_p13;
wire   [4:0] tmp_fu_1167_p15;
wire   [4:0] tmp_fu_1167_p17;
wire   [4:0] tmp_fu_1167_p19;
wire   [4:0] tmp_fu_1167_p21;
wire   [4:0] tmp_fu_1167_p23;
wire   [4:0] tmp_fu_1167_p25;
wire   [4:0] tmp_fu_1167_p27;
wire   [4:0] tmp_fu_1167_p29;
wire   [4:0] tmp_fu_1167_p31;
wire  signed [4:0] tmp_fu_1167_p33;
wire  signed [4:0] tmp_fu_1167_p35;
wire  signed [4:0] tmp_fu_1167_p37;
wire  signed [4:0] tmp_fu_1167_p39;
wire  signed [4:0] tmp_fu_1167_p41;
wire  signed [4:0] tmp_fu_1167_p43;
wire  signed [4:0] tmp_fu_1167_p45;
wire  signed [4:0] tmp_fu_1167_p47;
wire  signed [4:0] tmp_fu_1167_p49;
wire  signed [4:0] tmp_fu_1167_p51;
wire  signed [4:0] tmp_fu_1167_p53;
wire  signed [4:0] tmp_fu_1167_p55;
wire  signed [4:0] tmp_fu_1167_p57;
wire  signed [4:0] tmp_fu_1167_p59;
wire  signed [4:0] tmp_fu_1167_p61;
wire  signed [4:0] tmp_fu_1167_p63;
wire    ap_ce_reg;

(* dissolve_hierarchy = "yes" *) conifer_jettag_accelerator_sparsemux_65_5_11_1_1_x25 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 5'h0 ),
    .din0_WIDTH( 11 ),
    .CASE1( 5'h1 ),
    .din1_WIDTH( 11 ),
    .CASE2( 5'h2 ),
    .din2_WIDTH( 11 ),
    .CASE3( 5'h3 ),
    .din3_WIDTH( 11 ),
    .CASE4( 5'h4 ),
    .din4_WIDTH( 11 ),
    .CASE5( 5'h5 ),
    .din5_WIDTH( 11 ),
    .CASE6( 5'h6 ),
    .din6_WIDTH( 11 ),
    .CASE7( 5'h7 ),
    .din7_WIDTH( 11 ),
    .CASE8( 5'h8 ),
    .din8_WIDTH( 11 ),
    .CASE9( 5'h9 ),
    .din9_WIDTH( 11 ),
    .CASE10( 5'hA ),
    .din10_WIDTH( 11 ),
    .CASE11( 5'hB ),
    .din11_WIDTH( 11 ),
    .CASE12( 5'hC ),
    .din12_WIDTH( 11 ),
    .CASE13( 5'hD ),
    .din13_WIDTH( 11 ),
    .CASE14( 5'hE ),
    .din14_WIDTH( 11 ),
    .CASE15( 5'hF ),
    .din15_WIDTH( 11 ),
    .CASE16( 5'h10 ),
    .din16_WIDTH( 11 ),
    .CASE17( 5'h11 ),
    .din17_WIDTH( 11 ),
    .CASE18( 5'h12 ),
    .din18_WIDTH( 11 ),
    .CASE19( 5'h13 ),
    .din19_WIDTH( 11 ),
    .CASE20( 5'h14 ),
    .din20_WIDTH( 11 ),
    .CASE21( 5'h15 ),
    .din21_WIDTH( 11 ),
    .CASE22( 5'h16 ),
    .din22_WIDTH( 11 ),
    .CASE23( 5'h17 ),
    .din23_WIDTH( 11 ),
    .CASE24( 5'h18 ),
    .din24_WIDTH( 11 ),
    .CASE25( 5'h19 ),
    .din25_WIDTH( 11 ),
    .CASE26( 5'h1A ),
    .din26_WIDTH( 11 ),
    .CASE27( 5'h1B ),
    .din27_WIDTH( 11 ),
    .CASE28( 5'h1C ),
    .din28_WIDTH( 11 ),
    .CASE29( 5'h1D ),
    .din29_WIDTH( 11 ),
    .CASE30( 5'h1E ),
    .din30_WIDTH( 11 ),
    .CASE31( 5'h1F ),
    .din31_WIDTH( 11 ),
    .def_WIDTH( 11 ),
    .sel_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
sparsemux_65_5_11_1_1_x25_U1427(
    .din0(11'd1),
    .din1(11'd1991),
    .din2(11'd306),
    .din3(11'd43),
    .din4(11'd171),
    .din5(11'd1718),
    .din6(11'd1548),
    .din7(11'd1886),
    .din8(11'd161),
    .din9(11'd1586),
    .din10(11'd1995),
    .din11(11'd200),
    .din12(11'd1563),
    .din13(11'd2043),
    .din14(11'd1678),
    .din15(11'd118),
    .din16(11'd1377),
    .din17(11'd287),
    .din18(11'd1478),
    .din19(11'd2027),
    .din20(11'd1943),
    .din21(11'd1212),
    .din22(11'd2010),
    .din23(11'd1633),
    .din24(11'd532),
    .din25(11'd1730),
    .din26(11'd1885),
    .din27(11'd1555),
    .din28(11'd1961),
    .din29(11'd232),
    .din30(11'd1945),
    .din31(11'd42),
    .def(tmp_fu_1167_p65),
    .sel(tmp_fu_1167_p66),
    .dout(tmp_fu_1167_p67)
);

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce))) begin
        and_ln102_1950_reg_1488 <= and_ln102_1950_fu_502_p2;
        and_ln102_1950_reg_1488_pp0_iter1_reg <= and_ln102_1950_reg_1488;
        and_ln102_1951_reg_1508 <= and_ln102_1951_fu_528_p2;
        and_ln102_1951_reg_1508_pp0_iter2_reg <= and_ln102_1951_reg_1508;
        and_ln102_1952_reg_1594 <= and_ln102_1952_fu_767_p2;
        and_ln102_1953_reg_1548 <= and_ln102_1953_fu_641_p2;
        and_ln102_1953_reg_1548_pp0_iter3_reg <= and_ln102_1953_reg_1548;
        and_ln102_1953_reg_1548_pp0_iter4_reg <= and_ln102_1953_reg_1548_pp0_iter3_reg;
        and_ln102_1955_reg_1515 <= and_ln102_1955_fu_542_p2;
        and_ln102_1957_reg_1561 <= and_ln102_1957_fu_666_p2;
        and_ln102_1958_reg_1606 <= and_ln102_1958_fu_791_p2;
        and_ln102_1960_reg_1622 <= and_ln102_1960_fu_903_p2;
        and_ln102_reg_1536 <= and_ln102_fu_615_p2;
        and_ln102_reg_1536_pp0_iter3_reg <= and_ln102_reg_1536;
        and_ln104_320_reg_1503 <= and_ln104_320_fu_523_p2;
        and_ln104_321_reg_1543 <= and_ln104_321_fu_636_p2;
        and_ln104_322_reg_1600 <= and_ln104_322_fu_776_p2;
        and_ln104_322_reg_1600_pp0_iter4_reg <= and_ln104_322_reg_1600;
        and_ln104_323_reg_1555 <= and_ln104_323_fu_651_p2;
        and_ln104_323_reg_1555_pp0_iter3_reg <= and_ln104_323_reg_1555;
        and_ln104_323_reg_1555_pp0_iter4_reg <= and_ln104_323_reg_1555_pp0_iter3_reg;
        and_ln104_323_reg_1555_pp0_iter5_reg <= and_ln104_323_reg_1555_pp0_iter4_reg;
        and_ln104_323_reg_1555_pp0_iter6_reg <= and_ln104_323_reg_1555_pp0_iter5_reg;
        and_ln104_reg_1497 <= and_ln104_fu_513_p2;
        icmp_ln86_1752_reg_1320 <= icmp_ln86_1752_fu_322_p2;
        icmp_ln86_1752_reg_1320_pp0_iter1_reg <= icmp_ln86_1752_reg_1320;
        icmp_ln86_1753_reg_1331 <= icmp_ln86_1753_fu_328_p2;
        icmp_ln86_1753_reg_1331_pp0_iter1_reg <= icmp_ln86_1753_reg_1331;
        icmp_ln86_1754_reg_1337 <= icmp_ln86_1754_fu_334_p2;
        icmp_ln86_1755_reg_1342 <= icmp_ln86_1755_fu_340_p2;
        icmp_ln86_1755_reg_1342_pp0_iter1_reg <= icmp_ln86_1755_reg_1342;
        icmp_ln86_1756_reg_1348 <= icmp_ln86_1756_fu_346_p2;
        icmp_ln86_1756_reg_1348_pp0_iter1_reg <= icmp_ln86_1756_reg_1348;
        icmp_ln86_1756_reg_1348_pp0_iter2_reg <= icmp_ln86_1756_reg_1348_pp0_iter1_reg;
        icmp_ln86_1757_reg_1354 <= icmp_ln86_1757_fu_352_p2;
        icmp_ln86_1757_reg_1354_pp0_iter1_reg <= icmp_ln86_1757_reg_1354;
        icmp_ln86_1758_reg_1360 <= icmp_ln86_1758_fu_358_p2;
        icmp_ln86_1759_reg_1366 <= icmp_ln86_1759_fu_364_p2;
        icmp_ln86_1759_reg_1366_pp0_iter1_reg <= icmp_ln86_1759_reg_1366;
        icmp_ln86_1760_reg_1372 <= icmp_ln86_1760_fu_370_p2;
        icmp_ln86_1760_reg_1372_pp0_iter1_reg <= icmp_ln86_1760_reg_1372;
        icmp_ln86_1760_reg_1372_pp0_iter2_reg <= icmp_ln86_1760_reg_1372_pp0_iter1_reg;
        icmp_ln86_1761_reg_1378 <= icmp_ln86_1761_fu_376_p2;
        icmp_ln86_1761_reg_1378_pp0_iter1_reg <= icmp_ln86_1761_reg_1378;
        icmp_ln86_1761_reg_1378_pp0_iter2_reg <= icmp_ln86_1761_reg_1378_pp0_iter1_reg;
        icmp_ln86_1762_reg_1384 <= icmp_ln86_1762_fu_382_p2;
        icmp_ln86_1762_reg_1384_pp0_iter1_reg <= icmp_ln86_1762_reg_1384;
        icmp_ln86_1762_reg_1384_pp0_iter2_reg <= icmp_ln86_1762_reg_1384_pp0_iter1_reg;
        icmp_ln86_1762_reg_1384_pp0_iter3_reg <= icmp_ln86_1762_reg_1384_pp0_iter2_reg;
        icmp_ln86_1763_reg_1390 <= icmp_ln86_1763_fu_388_p2;
        icmp_ln86_1763_reg_1390_pp0_iter1_reg <= icmp_ln86_1763_reg_1390;
        icmp_ln86_1763_reg_1390_pp0_iter2_reg <= icmp_ln86_1763_reg_1390_pp0_iter1_reg;
        icmp_ln86_1763_reg_1390_pp0_iter3_reg <= icmp_ln86_1763_reg_1390_pp0_iter2_reg;
        icmp_ln86_1763_reg_1390_pp0_iter4_reg <= icmp_ln86_1763_reg_1390_pp0_iter3_reg;
        icmp_ln86_1764_reg_1396 <= icmp_ln86_1764_fu_394_p2;
        icmp_ln86_1764_reg_1396_pp0_iter1_reg <= icmp_ln86_1764_reg_1396;
        icmp_ln86_1764_reg_1396_pp0_iter2_reg <= icmp_ln86_1764_reg_1396_pp0_iter1_reg;
        icmp_ln86_1764_reg_1396_pp0_iter3_reg <= icmp_ln86_1764_reg_1396_pp0_iter2_reg;
        icmp_ln86_1764_reg_1396_pp0_iter4_reg <= icmp_ln86_1764_reg_1396_pp0_iter3_reg;
        icmp_ln86_1765_reg_1402 <= icmp_ln86_1765_fu_400_p2;
        icmp_ln86_1765_reg_1402_pp0_iter1_reg <= icmp_ln86_1765_reg_1402;
        icmp_ln86_1765_reg_1402_pp0_iter2_reg <= icmp_ln86_1765_reg_1402_pp0_iter1_reg;
        icmp_ln86_1765_reg_1402_pp0_iter3_reg <= icmp_ln86_1765_reg_1402_pp0_iter2_reg;
        icmp_ln86_1765_reg_1402_pp0_iter4_reg <= icmp_ln86_1765_reg_1402_pp0_iter3_reg;
        icmp_ln86_1765_reg_1402_pp0_iter5_reg <= icmp_ln86_1765_reg_1402_pp0_iter4_reg;
        icmp_ln86_1765_reg_1402_pp0_iter6_reg <= icmp_ln86_1765_reg_1402_pp0_iter5_reg;
        icmp_ln86_1766_reg_1408 <= icmp_ln86_1766_fu_406_p2;
        icmp_ln86_1767_reg_1413 <= icmp_ln86_1767_fu_412_p2;
        icmp_ln86_1768_reg_1418 <= icmp_ln86_1768_fu_418_p2;
        icmp_ln86_1768_reg_1418_pp0_iter1_reg <= icmp_ln86_1768_reg_1418;
        icmp_ln86_1769_reg_1423 <= icmp_ln86_1769_fu_424_p2;
        icmp_ln86_1769_reg_1423_pp0_iter1_reg <= icmp_ln86_1769_reg_1423;
        icmp_ln86_1770_reg_1428 <= icmp_ln86_1770_fu_430_p2;
        icmp_ln86_1770_reg_1428_pp0_iter1_reg <= icmp_ln86_1770_reg_1428;
        icmp_ln86_1771_reg_1433 <= icmp_ln86_1771_fu_436_p2;
        icmp_ln86_1771_reg_1433_pp0_iter1_reg <= icmp_ln86_1771_reg_1433;
        icmp_ln86_1771_reg_1433_pp0_iter2_reg <= icmp_ln86_1771_reg_1433_pp0_iter1_reg;
        icmp_ln86_1772_reg_1438 <= icmp_ln86_1772_fu_442_p2;
        icmp_ln86_1772_reg_1438_pp0_iter1_reg <= icmp_ln86_1772_reg_1438;
        icmp_ln86_1772_reg_1438_pp0_iter2_reg <= icmp_ln86_1772_reg_1438_pp0_iter1_reg;
        icmp_ln86_1773_reg_1443 <= icmp_ln86_1773_fu_448_p2;
        icmp_ln86_1773_reg_1443_pp0_iter1_reg <= icmp_ln86_1773_reg_1443;
        icmp_ln86_1773_reg_1443_pp0_iter2_reg <= icmp_ln86_1773_reg_1443_pp0_iter1_reg;
        icmp_ln86_1774_reg_1448 <= icmp_ln86_1774_fu_454_p2;
        icmp_ln86_1774_reg_1448_pp0_iter1_reg <= icmp_ln86_1774_reg_1448;
        icmp_ln86_1774_reg_1448_pp0_iter2_reg <= icmp_ln86_1774_reg_1448_pp0_iter1_reg;
        icmp_ln86_1774_reg_1448_pp0_iter3_reg <= icmp_ln86_1774_reg_1448_pp0_iter2_reg;
        icmp_ln86_1775_reg_1453 <= icmp_ln86_1775_fu_460_p2;
        icmp_ln86_1775_reg_1453_pp0_iter1_reg <= icmp_ln86_1775_reg_1453;
        icmp_ln86_1775_reg_1453_pp0_iter2_reg <= icmp_ln86_1775_reg_1453_pp0_iter1_reg;
        icmp_ln86_1775_reg_1453_pp0_iter3_reg <= icmp_ln86_1775_reg_1453_pp0_iter2_reg;
        icmp_ln86_1776_reg_1458 <= icmp_ln86_1776_fu_466_p2;
        icmp_ln86_1776_reg_1458_pp0_iter1_reg <= icmp_ln86_1776_reg_1458;
        icmp_ln86_1776_reg_1458_pp0_iter2_reg <= icmp_ln86_1776_reg_1458_pp0_iter1_reg;
        icmp_ln86_1776_reg_1458_pp0_iter3_reg <= icmp_ln86_1776_reg_1458_pp0_iter2_reg;
        icmp_ln86_1777_reg_1463 <= icmp_ln86_1777_fu_472_p2;
        icmp_ln86_1777_reg_1463_pp0_iter1_reg <= icmp_ln86_1777_reg_1463;
        icmp_ln86_1777_reg_1463_pp0_iter2_reg <= icmp_ln86_1777_reg_1463_pp0_iter1_reg;
        icmp_ln86_1777_reg_1463_pp0_iter3_reg <= icmp_ln86_1777_reg_1463_pp0_iter2_reg;
        icmp_ln86_1777_reg_1463_pp0_iter4_reg <= icmp_ln86_1777_reg_1463_pp0_iter3_reg;
        icmp_ln86_1778_reg_1468 <= icmp_ln86_1778_fu_478_p2;
        icmp_ln86_1778_reg_1468_pp0_iter1_reg <= icmp_ln86_1778_reg_1468;
        icmp_ln86_1778_reg_1468_pp0_iter2_reg <= icmp_ln86_1778_reg_1468_pp0_iter1_reg;
        icmp_ln86_1778_reg_1468_pp0_iter3_reg <= icmp_ln86_1778_reg_1468_pp0_iter2_reg;
        icmp_ln86_1778_reg_1468_pp0_iter4_reg <= icmp_ln86_1778_reg_1468_pp0_iter3_reg;
        icmp_ln86_1779_reg_1473 <= icmp_ln86_1779_fu_484_p2;
        icmp_ln86_1779_reg_1473_pp0_iter1_reg <= icmp_ln86_1779_reg_1473;
        icmp_ln86_1779_reg_1473_pp0_iter2_reg <= icmp_ln86_1779_reg_1473_pp0_iter1_reg;
        icmp_ln86_1779_reg_1473_pp0_iter3_reg <= icmp_ln86_1779_reg_1473_pp0_iter2_reg;
        icmp_ln86_1779_reg_1473_pp0_iter4_reg <= icmp_ln86_1779_reg_1473_pp0_iter3_reg;
        icmp_ln86_1780_reg_1478 <= icmp_ln86_1780_fu_490_p2;
        icmp_ln86_1780_reg_1478_pp0_iter1_reg <= icmp_ln86_1780_reg_1478;
        icmp_ln86_1780_reg_1478_pp0_iter2_reg <= icmp_ln86_1780_reg_1478_pp0_iter1_reg;
        icmp_ln86_1780_reg_1478_pp0_iter3_reg <= icmp_ln86_1780_reg_1478_pp0_iter2_reg;
        icmp_ln86_1780_reg_1478_pp0_iter4_reg <= icmp_ln86_1780_reg_1478_pp0_iter3_reg;
        icmp_ln86_1780_reg_1478_pp0_iter5_reg <= icmp_ln86_1780_reg_1478_pp0_iter4_reg;
        icmp_ln86_1781_reg_1483 <= icmp_ln86_1781_fu_496_p2;
        icmp_ln86_1781_reg_1483_pp0_iter1_reg <= icmp_ln86_1781_reg_1483;
        icmp_ln86_1781_reg_1483_pp0_iter2_reg <= icmp_ln86_1781_reg_1483_pp0_iter1_reg;
        icmp_ln86_1781_reg_1483_pp0_iter3_reg <= icmp_ln86_1781_reg_1483_pp0_iter2_reg;
        icmp_ln86_1781_reg_1483_pp0_iter4_reg <= icmp_ln86_1781_reg_1483_pp0_iter3_reg;
        icmp_ln86_1781_reg_1483_pp0_iter5_reg <= icmp_ln86_1781_reg_1483_pp0_iter4_reg;
        icmp_ln86_1781_reg_1483_pp0_iter6_reg <= icmp_ln86_1781_reg_1483_pp0_iter5_reg;
        icmp_ln86_reg_1314 <= icmp_ln86_fu_316_p2;
        icmp_ln86_reg_1314_pp0_iter1_reg <= icmp_ln86_reg_1314;
        or_ln117_1542_reg_1525 <= or_ln117_1542_fu_605_p2;
        or_ln117_1545_reg_1567 <= or_ln117_1545_fu_738_p2;
        or_ln117_1547_reg_1577 <= or_ln117_1547_fu_759_p2;
        or_ln117_1551_reg_1584 <= or_ln117_1551_fu_763_p2;
        or_ln117_1551_reg_1584_pp0_iter3_reg <= or_ln117_1551_reg_1584;
        or_ln117_1551_reg_1584_pp0_iter4_reg <= or_ln117_1551_reg_1584_pp0_iter3_reg;
        or_ln117_1551_reg_1584_pp0_iter5_reg <= or_ln117_1551_reg_1584_pp0_iter4_reg;
        or_ln117_1551_reg_1584_pp0_iter6_reg <= or_ln117_1551_reg_1584_pp0_iter5_reg;
        or_ln117_1551_reg_1584_pp0_iter7_reg <= or_ln117_1551_reg_1584_pp0_iter6_reg;
        or_ln117_1553_reg_1616 <= or_ln117_1553_fu_889_p2;
        or_ln117_1557_reg_1628 <= or_ln117_1557_fu_976_p2;
        or_ln117_1559_reg_1638 <= or_ln117_1559_fu_998_p2;
        or_ln117_1563_reg_1646 <= or_ln117_1563_fu_1086_p2;
        or_ln117_1565_reg_1657 <= or_ln117_1565_fu_1120_p2;
        select_ln117_1704_reg_1520 <= select_ln117_1704_fu_598_p3;
        select_ln117_1710_reg_1572 <= select_ln117_1710_fu_751_p3;
        select_ln117_1716_reg_1611 <= select_ln117_1716_fu_882_p3;
        select_ln117_1722_reg_1633 <= select_ln117_1722_fu_990_p3;
        select_ln117_1728_reg_1652 <= select_ln117_1728_fu_1098_p3;
        select_ln117_1730_reg_1662 <= select_ln117_1730_fu_1132_p3;
        tmp_reg_1667 <= tmp_fu_1167_p67;
        xor_ln104_reg_1531 <= xor_ln104_fu_610_p2;
        xor_ln104_reg_1531_pp0_iter3_reg <= xor_ln104_reg_1531;
        xor_ln104_reg_1531_pp0_iter4_reg <= xor_ln104_reg_1531_pp0_iter3_reg;
        xor_ln104_reg_1531_pp0_iter5_reg <= xor_ln104_reg_1531_pp0_iter4_reg;
        xor_ln104_reg_1531_pp0_iter6_reg <= xor_ln104_reg_1531_pp0_iter5_reg;
        xor_ln104_reg_1531_pp0_iter7_reg <= xor_ln104_reg_1531_pp0_iter6_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        p_read10_int_reg <= p_read10;
        p_read1_int_reg <= p_read1;
        p_read2_int_reg <= p_read2;
        p_read3_int_reg <= p_read3;
        p_read4_int_reg <= p_read4;
        p_read5_int_reg <= p_read5;
        p_read6_int_reg <= p_read6;
        p_read7_int_reg <= p_read7;
        p_read8_int_reg <= p_read8;
        p_read9_int_reg <= p_read9;
    end
end

assign and_ln102_1950_fu_502_p2 = (icmp_ln86_1754_fu_334_p2 & icmp_ln86_1752_fu_322_p2);

assign and_ln102_1951_fu_528_p2 = (icmp_ln86_1755_reg_1342 & and_ln104_fu_513_p2);

assign and_ln102_1952_fu_767_p2 = (icmp_ln86_1756_reg_1348_pp0_iter2_reg & and_ln102_reg_1536);

assign and_ln102_1953_fu_641_p2 = (icmp_ln86_1757_reg_1354_pp0_iter1_reg & and_ln104_319_fu_625_p2);

assign and_ln102_1954_fu_533_p2 = (icmp_ln86_1758_reg_1360 & and_ln102_1950_reg_1488);

assign and_ln102_1955_fu_542_p2 = (icmp_ln86_1759_reg_1366 & and_ln104_320_fu_523_p2);

assign and_ln102_1956_fu_662_p2 = (icmp_ln86_1760_reg_1372_pp0_iter1_reg & and_ln102_1951_reg_1508);

assign and_ln102_1957_fu_666_p2 = (icmp_ln86_1761_reg_1378_pp0_iter1_reg & and_ln104_321_fu_636_p2);

assign and_ln102_1958_fu_791_p2 = (icmp_ln86_1762_reg_1384_pp0_iter2_reg & and_ln102_1952_fu_767_p2);

assign and_ln102_1959_fu_899_p2 = (icmp_ln86_1763_reg_1390_pp0_iter3_reg & and_ln104_322_reg_1600);

assign and_ln102_1960_fu_903_p2 = (icmp_ln86_1764_reg_1396_pp0_iter3_reg & and_ln102_1953_reg_1548_pp0_iter3_reg);

assign and_ln102_1961_fu_1106_p2 = (icmp_ln86_1765_reg_1402_pp0_iter5_reg & and_ln104_323_reg_1555_pp0_iter5_reg);

assign and_ln102_1962_fu_547_p2 = (icmp_ln86_1766_reg_1408 & and_ln102_1954_fu_533_p2);

assign and_ln102_1963_fu_552_p2 = (xor_ln104_837_fu_537_p2 & icmp_ln86_1767_reg_1413);

assign and_ln102_1964_fu_557_p2 = (and_ln102_1963_fu_552_p2 & and_ln102_1950_reg_1488);

assign and_ln102_1965_fu_671_p2 = (icmp_ln86_1768_reg_1418_pp0_iter1_reg & and_ln102_1955_reg_1515);

assign and_ln102_1966_fu_675_p2 = (xor_ln104_838_fu_657_p2 & icmp_ln86_1769_reg_1423_pp0_iter1_reg);

assign and_ln102_1967_fu_680_p2 = (and_ln104_320_reg_1503 & and_ln102_1966_fu_675_p2);

assign and_ln102_1968_fu_685_p2 = (icmp_ln86_1770_reg_1428_pp0_iter1_reg & and_ln102_1956_fu_662_p2);

assign and_ln102_1969_fu_796_p2 = (xor_ln104_839_fu_781_p2 & icmp_ln86_1771_reg_1433_pp0_iter2_reg);

assign and_ln102_1970_fu_801_p2 = (and_ln102_1969_fu_796_p2 & and_ln102_1951_reg_1508_pp0_iter2_reg);

assign and_ln102_1971_fu_806_p2 = (icmp_ln86_1772_reg_1438_pp0_iter2_reg & and_ln102_1957_reg_1561);

assign and_ln102_1972_fu_810_p2 = (xor_ln104_840_fu_786_p2 & icmp_ln86_1773_reg_1443_pp0_iter2_reg);

assign and_ln102_1973_fu_815_p2 = (and_ln104_321_reg_1543 & and_ln102_1972_fu_810_p2);

assign and_ln102_1974_fu_907_p2 = (icmp_ln86_1774_reg_1448_pp0_iter3_reg & and_ln102_1958_reg_1606);

assign and_ln102_1975_fu_911_p2 = (xor_ln104_841_fu_894_p2 & icmp_ln86_1775_reg_1453_pp0_iter3_reg);

assign and_ln102_1976_fu_916_p2 = (and_ln102_1975_fu_911_p2 & and_ln102_1952_reg_1594);

assign and_ln102_1977_fu_921_p2 = (icmp_ln86_1776_reg_1458_pp0_iter3_reg & and_ln102_1959_fu_899_p2);

assign and_ln102_1978_fu_1012_p2 = (xor_ln104_842_fu_1002_p2 & icmp_ln86_1777_reg_1463_pp0_iter4_reg);

assign and_ln102_1979_fu_1017_p2 = (and_ln104_322_reg_1600_pp0_iter4_reg & and_ln102_1978_fu_1012_p2);

assign and_ln102_1980_fu_1022_p2 = (icmp_ln86_1778_reg_1468_pp0_iter4_reg & and_ln102_1960_reg_1622);

assign and_ln102_1981_fu_1026_p2 = (xor_ln104_843_fu_1007_p2 & icmp_ln86_1779_reg_1473_pp0_iter4_reg);

assign and_ln102_1982_fu_1031_p2 = (and_ln102_1981_fu_1026_p2 & and_ln102_1953_reg_1548_pp0_iter4_reg);

assign and_ln102_1983_fu_1110_p2 = (icmp_ln86_1780_reg_1478_pp0_iter5_reg & and_ln102_1961_fu_1106_p2);

assign and_ln102_1984_fu_1145_p2 = (xor_ln104_844_fu_1140_p2 & icmp_ln86_1781_reg_1483_pp0_iter6_reg);

assign and_ln102_1985_fu_1150_p2 = (and_ln104_323_reg_1555_pp0_iter6_reg & and_ln102_1984_fu_1145_p2);

assign and_ln102_fu_615_p2 = (xor_ln104_fu_610_p2 & icmp_ln86_1753_reg_1331_pp0_iter1_reg);

assign and_ln104_319_fu_625_p2 = (xor_ln104_fu_610_p2 & xor_ln104_832_fu_620_p2);

assign and_ln104_320_fu_523_p2 = (xor_ln104_833_fu_518_p2 & icmp_ln86_1752_reg_1320);

assign and_ln104_321_fu_636_p2 = (xor_ln104_834_fu_631_p2 & and_ln104_reg_1497);

assign and_ln104_322_fu_776_p2 = (xor_ln104_835_fu_771_p2 & and_ln102_reg_1536);

assign and_ln104_323_fu_651_p2 = (xor_ln104_836_fu_646_p2 & and_ln104_319_fu_625_p2);

assign and_ln104_fu_513_p2 = (xor_ln104_831_fu_508_p2 & icmp_ln86_reg_1314);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_return = ((or_ln117_1567_fu_1303_p2[0:0] == 1'b1) ? tmp_reg_1667 : 11'd0);

assign icmp_ln86_1752_fu_322_p2 = (($signed(p_read4_int_reg) < $signed(18'd2161)) ? 1'b1 : 1'b0);

assign icmp_ln86_1753_fu_328_p2 = (($signed(p_read9_int_reg) < $signed(18'd1779)) ? 1'b1 : 1'b0);

assign icmp_ln86_1754_fu_334_p2 = (($signed(p_read9_int_reg) < $signed(18'd1856)) ? 1'b1 : 1'b0);

assign icmp_ln86_1755_fu_340_p2 = (($signed(p_read9_int_reg) < $signed(18'd2036)) ? 1'b1 : 1'b0);

assign icmp_ln86_1756_fu_346_p2 = (($signed(p_read6_int_reg) < $signed(18'd924)) ? 1'b1 : 1'b0);

assign icmp_ln86_1757_fu_352_p2 = (($signed(p_read3_int_reg) < $signed(18'd2095)) ? 1'b1 : 1'b0);

assign icmp_ln86_1758_fu_358_p2 = (($signed(p_read6_int_reg) < $signed(18'd1759)) ? 1'b1 : 1'b0);

assign icmp_ln86_1759_fu_364_p2 = (($signed(p_read4_int_reg) < $signed(18'd1565)) ? 1'b1 : 1'b0);

assign icmp_ln86_1760_fu_370_p2 = (($signed(p_read9_int_reg) < $signed(18'd1307)) ? 1'b1 : 1'b0);

assign icmp_ln86_1761_fu_376_p2 = (($signed(p_read1_int_reg) < $signed(18'd260992)) ? 1'b1 : 1'b0);

assign icmp_ln86_1762_fu_382_p2 = (($signed(p_read4_int_reg) < $signed(18'd2652)) ? 1'b1 : 1'b0);

assign icmp_ln86_1763_fu_388_p2 = (($signed(p_read3_int_reg) < $signed(18'd2282)) ? 1'b1 : 1'b0);

assign icmp_ln86_1764_fu_394_p2 = (($signed(p_read2_int_reg) < $signed(18'd35)) ? 1'b1 : 1'b0);

assign icmp_ln86_1765_fu_400_p2 = (($signed(p_read6_int_reg) < $signed(18'd1546)) ? 1'b1 : 1'b0);

assign icmp_ln86_1766_fu_406_p2 = (($signed(p_read9_int_reg) < $signed(18'd1462)) ? 1'b1 : 1'b0);

assign icmp_ln86_1767_fu_412_p2 = (($signed(p_read5_int_reg) < $signed(18'd1622)) ? 1'b1 : 1'b0);

assign icmp_ln86_1768_fu_418_p2 = (($signed(p_read10_int_reg) < $signed(18'd3241)) ? 1'b1 : 1'b0);

assign icmp_ln86_1769_fu_424_p2 = (($signed(p_read3_int_reg) < $signed(18'd1451)) ? 1'b1 : 1'b0);

assign icmp_ln86_1770_fu_430_p2 = (($signed(p_read2_int_reg) < $signed(18'd375)) ? 1'b1 : 1'b0);

assign icmp_ln86_1771_fu_436_p2 = (($signed(p_read3_int_reg) < $signed(18'd1753)) ? 1'b1 : 1'b0);

assign icmp_ln86_1772_fu_442_p2 = (($signed(p_read5_int_reg) < $signed(18'd2526)) ? 1'b1 : 1'b0);

assign icmp_ln86_1773_fu_448_p2 = (($signed(p_read10_int_reg) < $signed(18'd643)) ? 1'b1 : 1'b0);

assign icmp_ln86_1774_fu_454_p2 = (($signed(p_read3_int_reg) < $signed(18'd1732)) ? 1'b1 : 1'b0);

assign icmp_ln86_1775_fu_460_p2 = (($signed(p_read3_int_reg) < $signed(18'd2110)) ? 1'b1 : 1'b0);

assign icmp_ln86_1776_fu_466_p2 = (($signed(p_read4_int_reg) < $signed(18'd2496)) ? 1'b1 : 1'b0);

assign icmp_ln86_1777_fu_472_p2 = (($signed(p_read9_int_reg) < $signed(18'd1648)) ? 1'b1 : 1'b0);

assign icmp_ln86_1778_fu_478_p2 = (($signed(p_read7_int_reg) < $signed(18'd261673)) ? 1'b1 : 1'b0);

assign icmp_ln86_1779_fu_484_p2 = (($signed(p_read4_int_reg) < $signed(18'd2706)) ? 1'b1 : 1'b0);

assign icmp_ln86_1780_fu_490_p2 = (($signed(p_read8_int_reg) < $signed(18'd261638)) ? 1'b1 : 1'b0);

assign icmp_ln86_1781_fu_496_p2 = (($signed(p_read5_int_reg) < $signed(18'd2478)) ? 1'b1 : 1'b0);

assign icmp_ln86_fu_316_p2 = (($signed(p_read4_int_reg) < $signed(18'd2435)) ? 1'b1 : 1'b0);

assign or_ln117_1541_fu_690_p2 = (and_ln102_1965_fu_671_p2 | and_ln102_1950_reg_1488_pp0_iter1_reg);

assign or_ln117_1542_fu_605_p2 = (and_ln102_1955_fu_542_p2 | and_ln102_1950_reg_1488);

assign or_ln117_1543_fu_702_p2 = (or_ln117_1542_reg_1525 | and_ln102_1967_fu_680_p2);

assign or_ln117_1544_fu_726_p2 = (icmp_ln86_1752_reg_1320_pp0_iter1_reg | and_ln102_1968_fu_685_p2);

assign or_ln117_1545_fu_738_p2 = (icmp_ln86_1752_reg_1320_pp0_iter1_reg | and_ln102_1956_fu_662_p2);

assign or_ln117_1546_fu_820_p2 = (or_ln117_1545_reg_1567 | and_ln102_1970_fu_801_p2);

assign or_ln117_1547_fu_759_p2 = (icmp_ln86_1752_reg_1320_pp0_iter1_reg | and_ln102_1951_reg_1508);

assign or_ln117_1548_fu_832_p2 = (or_ln117_1547_reg_1577 | and_ln102_1971_fu_806_p2);

assign or_ln117_1549_fu_844_p2 = (or_ln117_1547_reg_1577 | and_ln102_1957_reg_1561);

assign or_ln117_1550_fu_856_p2 = (or_ln117_1549_fu_844_p2 | and_ln102_1973_fu_815_p2);

assign or_ln117_1551_fu_763_p2 = (icmp_ln86_1752_reg_1320_pp0_iter1_reg | and_ln104_reg_1497);

assign or_ln117_1552_fu_926_p2 = (or_ln117_1551_reg_1584_pp0_iter3_reg | and_ln102_1974_fu_907_p2);

assign or_ln117_1553_fu_889_p2 = (or_ln117_1551_reg_1584 | and_ln102_1958_fu_791_p2);

assign or_ln117_1554_fu_938_p2 = (or_ln117_1553_reg_1616 | and_ln102_1976_fu_916_p2);

assign or_ln117_1555_fu_950_p2 = (or_ln117_1551_reg_1584_pp0_iter3_reg | and_ln102_1952_reg_1594);

assign or_ln117_1556_fu_962_p2 = (or_ln117_1555_fu_950_p2 | and_ln102_1977_fu_921_p2);

assign or_ln117_1557_fu_976_p2 = (or_ln117_1555_fu_950_p2 | and_ln102_1959_fu_899_p2);

assign or_ln117_1558_fu_1036_p2 = (or_ln117_1557_reg_1628 | and_ln102_1979_fu_1017_p2);

assign or_ln117_1559_fu_998_p2 = (or_ln117_1551_reg_1584_pp0_iter3_reg | and_ln102_reg_1536_pp0_iter3_reg);

assign or_ln117_1560_fu_1048_p2 = (or_ln117_1559_reg_1638 | and_ln102_1980_fu_1022_p2);

assign or_ln117_1561_fu_1060_p2 = (or_ln117_1559_reg_1638 | and_ln102_1960_reg_1622);

assign or_ln117_1562_fu_1072_p2 = (or_ln117_1561_fu_1060_p2 | and_ln102_1982_fu_1031_p2);

assign or_ln117_1563_fu_1086_p2 = (or_ln117_1559_reg_1638 | and_ln102_1953_reg_1548_pp0_iter4_reg);

assign or_ln117_1564_fu_1115_p2 = (or_ln117_1563_reg_1646 | and_ln102_1983_fu_1110_p2);

assign or_ln117_1565_fu_1120_p2 = (or_ln117_1563_reg_1646 | and_ln102_1961_fu_1106_p2);

assign or_ln117_1566_fu_1155_p2 = (or_ln117_1565_reg_1657 | and_ln102_1985_fu_1150_p2);

assign or_ln117_1567_fu_1303_p2 = (xor_ln104_reg_1531_pp0_iter7_reg | or_ln117_1551_reg_1584_pp0_iter7_reg);

assign or_ln117_fu_572_p2 = (and_ln102_1964_fu_557_p2 | and_ln102_1954_fu_533_p2);

assign select_ln117_1703_fu_586_p3 = ((or_ln117_fu_572_p2[0:0] == 1'b1) ? select_ln117_fu_578_p3 : 2'd3);

assign select_ln117_1704_fu_598_p3 = ((and_ln102_1950_reg_1488[0:0] == 1'b1) ? zext_ln117_181_fu_594_p1 : 3'd4);

assign select_ln117_1705_fu_695_p3 = ((or_ln117_1541_fu_690_p2[0:0] == 1'b1) ? select_ln117_1704_reg_1520 : 3'd5);

assign select_ln117_1706_fu_707_p3 = ((or_ln117_1542_reg_1525[0:0] == 1'b1) ? select_ln117_1705_fu_695_p3 : 3'd6);

assign select_ln117_1707_fu_714_p3 = ((or_ln117_1543_fu_702_p2[0:0] == 1'b1) ? select_ln117_1706_fu_707_p3 : 3'd7);

assign select_ln117_1708_fu_731_p3 = ((icmp_ln86_1752_reg_1320_pp0_iter1_reg[0:0] == 1'b1) ? zext_ln117_182_fu_722_p1 : 4'd8);

assign select_ln117_1709_fu_743_p3 = ((or_ln117_1544_fu_726_p2[0:0] == 1'b1) ? select_ln117_1708_fu_731_p3 : 4'd9);

assign select_ln117_1710_fu_751_p3 = ((or_ln117_1545_fu_738_p2[0:0] == 1'b1) ? select_ln117_1709_fu_743_p3 : 4'd10);

assign select_ln117_1711_fu_825_p3 = ((or_ln117_1546_fu_820_p2[0:0] == 1'b1) ? select_ln117_1710_reg_1572 : 4'd11);

assign select_ln117_1712_fu_837_p3 = ((or_ln117_1547_reg_1577[0:0] == 1'b1) ? select_ln117_1711_fu_825_p3 : 4'd12);

assign select_ln117_1713_fu_848_p3 = ((or_ln117_1548_fu_832_p2[0:0] == 1'b1) ? select_ln117_1712_fu_837_p3 : 4'd13);

assign select_ln117_1714_fu_862_p3 = ((or_ln117_1549_fu_844_p2[0:0] == 1'b1) ? select_ln117_1713_fu_848_p3 : 4'd14);

assign select_ln117_1715_fu_870_p3 = ((or_ln117_1550_fu_856_p2[0:0] == 1'b1) ? select_ln117_1714_fu_862_p3 : 4'd15);

assign select_ln117_1716_fu_882_p3 = ((or_ln117_1551_reg_1584[0:0] == 1'b1) ? zext_ln117_183_fu_878_p1 : 5'd16);

assign select_ln117_1717_fu_931_p3 = ((or_ln117_1552_fu_926_p2[0:0] == 1'b1) ? select_ln117_1716_reg_1611 : 5'd17);

assign select_ln117_1718_fu_943_p3 = ((or_ln117_1553_reg_1616[0:0] == 1'b1) ? select_ln117_1717_fu_931_p3 : 5'd18);

assign select_ln117_1719_fu_954_p3 = ((or_ln117_1554_fu_938_p2[0:0] == 1'b1) ? select_ln117_1718_fu_943_p3 : 5'd19);

assign select_ln117_1720_fu_968_p3 = ((or_ln117_1555_fu_950_p2[0:0] == 1'b1) ? select_ln117_1719_fu_954_p3 : 5'd20);

assign select_ln117_1721_fu_982_p3 = ((or_ln117_1556_fu_962_p2[0:0] == 1'b1) ? select_ln117_1720_fu_968_p3 : 5'd21);

assign select_ln117_1722_fu_990_p3 = ((or_ln117_1557_fu_976_p2[0:0] == 1'b1) ? select_ln117_1721_fu_982_p3 : 5'd22);

assign select_ln117_1723_fu_1041_p3 = ((or_ln117_1558_fu_1036_p2[0:0] == 1'b1) ? select_ln117_1722_reg_1633 : 5'd23);

assign select_ln117_1724_fu_1053_p3 = ((or_ln117_1559_reg_1638[0:0] == 1'b1) ? select_ln117_1723_fu_1041_p3 : 5'd24);

assign select_ln117_1725_fu_1064_p3 = ((or_ln117_1560_fu_1048_p2[0:0] == 1'b1) ? select_ln117_1724_fu_1053_p3 : 5'd25);

assign select_ln117_1726_fu_1078_p3 = ((or_ln117_1561_fu_1060_p2[0:0] == 1'b1) ? select_ln117_1725_fu_1064_p3 : 5'd26);

assign select_ln117_1727_fu_1090_p3 = ((or_ln117_1562_fu_1072_p2[0:0] == 1'b1) ? select_ln117_1726_fu_1078_p3 : 5'd27);

assign select_ln117_1728_fu_1098_p3 = ((or_ln117_1563_fu_1086_p2[0:0] == 1'b1) ? select_ln117_1727_fu_1090_p3 : 5'd28);

assign select_ln117_1729_fu_1125_p3 = ((or_ln117_1564_fu_1115_p2[0:0] == 1'b1) ? select_ln117_1728_reg_1652 : 5'd29);

assign select_ln117_1730_fu_1132_p3 = ((or_ln117_1565_fu_1120_p2[0:0] == 1'b1) ? select_ln117_1729_fu_1125_p3 : 5'd30);

assign select_ln117_fu_578_p3 = ((and_ln102_1954_fu_533_p2[0:0] == 1'b1) ? zext_ln117_fu_568_p1 : 2'd2);

assign tmp_fu_1167_p65 = 'bx;

assign tmp_fu_1167_p66 = ((or_ln117_1566_fu_1155_p2[0:0] == 1'b1) ? select_ln117_1730_reg_1662 : 5'd31);

assign xor_ln104_831_fu_508_p2 = (icmp_ln86_1752_reg_1320 ^ 1'd1);

assign xor_ln104_832_fu_620_p2 = (icmp_ln86_1753_reg_1331_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_833_fu_518_p2 = (icmp_ln86_1754_reg_1337 ^ 1'd1);

assign xor_ln104_834_fu_631_p2 = (icmp_ln86_1755_reg_1342_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_835_fu_771_p2 = (icmp_ln86_1756_reg_1348_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_836_fu_646_p2 = (icmp_ln86_1757_reg_1354_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_837_fu_537_p2 = (icmp_ln86_1758_reg_1360 ^ 1'd1);

assign xor_ln104_838_fu_657_p2 = (icmp_ln86_1759_reg_1366_pp0_iter1_reg ^ 1'd1);

assign xor_ln104_839_fu_781_p2 = (icmp_ln86_1760_reg_1372_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_840_fu_786_p2 = (icmp_ln86_1761_reg_1378_pp0_iter2_reg ^ 1'd1);

assign xor_ln104_841_fu_894_p2 = (icmp_ln86_1762_reg_1384_pp0_iter3_reg ^ 1'd1);

assign xor_ln104_842_fu_1002_p2 = (icmp_ln86_1763_reg_1390_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_843_fu_1007_p2 = (icmp_ln86_1764_reg_1396_pp0_iter4_reg ^ 1'd1);

assign xor_ln104_844_fu_1140_p2 = (icmp_ln86_1765_reg_1402_pp0_iter6_reg ^ 1'd1);

assign xor_ln104_fu_610_p2 = (icmp_ln86_reg_1314_pp0_iter1_reg ^ 1'd1);

assign xor_ln117_fu_562_p2 = (1'd1 ^ and_ln102_1962_fu_547_p2);

assign zext_ln117_181_fu_594_p1 = select_ln117_1703_fu_586_p3;

assign zext_ln117_182_fu_722_p1 = select_ln117_1707_fu_714_p3;

assign zext_ln117_183_fu_878_p1 = select_ln117_1715_fu_870_p3;

assign zext_ln117_fu_568_p1 = xor_ln117_fu_562_p2;

endmodule //conifer_jettag_accelerator_decision_function_114
