

================================================================
== Vivado HLS Report for 'rms_norm'
================================================================
* Date:           Wed Dec 11 23:42:49 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.386 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33854|    33854| 0.339 ms | 0.339 ms |  33854|  33854|   none  |
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                                |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance            |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_pow_generic_float_s_fu_137  |pow_generic_float_s  |       24|       24| 0.240 us | 0.240 us |    1|    1| function |
        +--------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_0_i   |    16896|    16896|        11|          -|          -|  1536|    no    |
        |- l_S_i_1_i1  |    16896|    16896|        11|          -|          -|  1536|    no    |
        +--------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 83
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 13 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 2 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 73 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([18 x i8]* @p_str)" [kernel.cpp:22]   --->   Operation 84 'specregionbegin' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (1.76ns)   --->   "br label %2" [kernel.cpp:25]   --->   Operation 85 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.07>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%v9_0 = phi float [ 0.000000e+00, %l_S_index_0_index_begin ], [ %v6, %3 ]" [kernel.cpp:29]   --->   Operation 86 'phi' 'v9_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i_0_0 = phi i11 [ 0, %l_S_index_0_index_begin ], [ %add_ln25, %3 ]" [kernel.cpp:25]   --->   Operation 87 'phi' 'i_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.88ns)   --->   "%icmp_ln25 = icmp eq i11 %i_0_0, -512" [kernel.cpp:25]   --->   Operation 88 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 89 'speclooptripcount' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.63ns)   --->   "%add_ln25 = add i11 %i_0_0, 1" [kernel.cpp:25]   --->   Operation 90 'add' 'add_ln25' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "br i1 %icmp_ln25, label %1, label %3" [kernel.cpp:25]   --->   Operation 91 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i11 %i_0_0 to i64" [kernel.cpp:26]   --->   Operation 92 'zext' 'zext_ln26' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [1536 x float]* %v0, i64 0, i64 %zext_ln26" [kernel.cpp:26]   --->   Operation 93 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 94 [2/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:26]   --->   Operation 94 'load' 'v0_load' <Predicate = (!icmp_ln25)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_2 : Operation 95 [16/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 95 'fdiv' 'v' <Predicate = (icmp_ln25)> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 96 [1/2] (3.25ns)   --->   "%v0_load = load float* %v0_addr, align 4" [kernel.cpp:26]   --->   Operation 96 'load' 'v0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 97 [4/4] (5.70ns)   --->   "%v8 = fmul float %v0_load, %v0_load" [kernel.cpp:27]   --->   Operation 97 'fmul' 'v8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 98 [3/4] (5.70ns)   --->   "%v8 = fmul float %v0_load, %v0_load" [kernel.cpp:27]   --->   Operation 98 'fmul' 'v8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 99 [2/4] (5.70ns)   --->   "%v8 = fmul float %v0_load, %v0_load" [kernel.cpp:27]   --->   Operation 99 'fmul' 'v8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 5.70>
ST_7 : Operation 100 [1/4] (5.70ns)   --->   "%v8 = fmul float %v0_load, %v0_load" [kernel.cpp:27]   --->   Operation 100 'fmul' 'v8' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 101 [5/5] (7.25ns)   --->   "%v6 = fadd float %v9_0, %v8" [kernel.cpp:29]   --->   Operation 101 'fadd' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 102 [4/5] (7.25ns)   --->   "%v6 = fadd float %v9_0, %v8" [kernel.cpp:29]   --->   Operation 102 'fadd' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 103 [3/5] (7.25ns)   --->   "%v6 = fadd float %v9_0, %v8" [kernel.cpp:29]   --->   Operation 103 'fadd' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 104 [2/5] (7.25ns)   --->   "%v6 = fadd float %v9_0, %v8" [kernel.cpp:29]   --->   Operation 104 'fadd' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [kernel.cpp:25]   --->   Operation 105 'specloopname' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 106 [1/5] (7.25ns)   --->   "%v6 = fadd float %v9_0, %v8" [kernel.cpp:29]   --->   Operation 106 'fadd' 'v6' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "br label %2" [kernel.cpp:25]   --->   Operation 107 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 2> <Delay = 6.07>
ST_13 : Operation 108 [15/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 108 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 3> <Delay = 6.07>
ST_14 : Operation 109 [14/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 109 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 4> <Delay = 6.07>
ST_15 : Operation 110 [13/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 110 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 5> <Delay = 6.07>
ST_16 : Operation 111 [12/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 111 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 6> <Delay = 6.07>
ST_17 : Operation 112 [11/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 112 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 6.07>
ST_18 : Operation 113 [10/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 113 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 8> <Delay = 6.07>
ST_19 : Operation 114 [9/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 114 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 6.07>
ST_20 : Operation 115 [8/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 115 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 6.07>
ST_21 : Operation 116 [7/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 116 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 6.07>
ST_22 : Operation 117 [6/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 117 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 6.07>
ST_23 : Operation 118 [5/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 118 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 6.07>
ST_24 : Operation 119 [4/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 119 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 6.07>
ST_25 : Operation 120 [3/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 120 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 15> <Delay = 6.07>
ST_26 : Operation 121 [2/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 121 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 16> <Delay = 6.07>
ST_27 : Operation 122 [1/16] (6.07ns)   --->   "%v = fdiv float %v9_0, 1.536000e+03" [kernel.cpp:33]   --->   Operation 122 'fdiv' 'v' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 17> <Delay = 7.25>
ST_28 : Operation 123 [5/5] (7.25ns)   --->   "%p_x_assign = fadd float %v, 0x3EE4F8B580000000" [kernel.cpp:34]   --->   Operation 123 'fadd' 'p_x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 18> <Delay = 7.25>
ST_29 : Operation 124 [4/5] (7.25ns)   --->   "%p_x_assign = fadd float %v, 0x3EE4F8B580000000" [kernel.cpp:34]   --->   Operation 124 'fadd' 'p_x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 19> <Delay = 7.25>
ST_30 : Operation 125 [3/5] (7.25ns)   --->   "%p_x_assign = fadd float %v, 0x3EE4F8B580000000" [kernel.cpp:34]   --->   Operation 125 'fadd' 'p_x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 20> <Delay = 7.25>
ST_31 : Operation 126 [2/5] (7.25ns)   --->   "%p_x_assign = fadd float %v, 0x3EE4F8B580000000" [kernel.cpp:34]   --->   Operation 126 'fadd' 'p_x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 21> <Delay = 7.25>
ST_32 : Operation 127 [1/5] (7.25ns)   --->   "%p_x_assign = fadd float %v, 0x3EE4F8B580000000" [kernel.cpp:34]   --->   Operation 127 'fadd' 'p_x_assign' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 22> <Delay = 3.25>
ST_33 : Operation 128 [25/25] (3.25ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 128 'call' 'tmp_i_i' <Predicate = true> <Delay = 3.25> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 23> <Delay = 8.75>
ST_34 : Operation 129 [24/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 129 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 35 <SV = 24> <Delay = 8.75>
ST_35 : Operation 130 [23/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 130 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 36 <SV = 25> <Delay = 8.75>
ST_36 : Operation 131 [22/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 131 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 37 <SV = 26> <Delay = 8.75>
ST_37 : Operation 132 [21/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 132 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 38 <SV = 27> <Delay = 8.75>
ST_38 : Operation 133 [20/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 133 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 39 <SV = 28> <Delay = 8.75>
ST_39 : Operation 134 [19/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 134 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 40 <SV = 29> <Delay = 8.75>
ST_40 : Operation 135 [18/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 135 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 41 <SV = 30> <Delay = 8.75>
ST_41 : Operation 136 [17/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 136 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 42 <SV = 31> <Delay = 8.75>
ST_42 : Operation 137 [16/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 137 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 43 <SV = 32> <Delay = 8.75>
ST_43 : Operation 138 [15/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 138 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 44 <SV = 33> <Delay = 8.75>
ST_44 : Operation 139 [14/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 139 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 45 <SV = 34> <Delay = 8.75>
ST_45 : Operation 140 [13/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 140 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 46 <SV = 35> <Delay = 8.75>
ST_46 : Operation 141 [12/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 141 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 47 <SV = 36> <Delay = 8.75>
ST_47 : Operation 142 [11/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 142 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 48 <SV = 37> <Delay = 8.75>
ST_48 : Operation 143 [10/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 143 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 49 <SV = 38> <Delay = 8.75>
ST_49 : Operation 144 [9/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 144 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 50 <SV = 39> <Delay = 8.75>
ST_50 : Operation 145 [8/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 145 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 51 <SV = 40> <Delay = 8.75>
ST_51 : Operation 146 [7/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 146 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 52 <SV = 41> <Delay = 8.75>
ST_52 : Operation 147 [6/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 147 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 53 <SV = 42> <Delay = 8.75>
ST_53 : Operation 148 [5/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 148 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 54 <SV = 43> <Delay = 8.75>
ST_54 : Operation 149 [4/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 149 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 55 <SV = 44> <Delay = 8.75>
ST_55 : Operation 150 [3/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 150 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 56 <SV = 45> <Delay = 8.75>
ST_56 : Operation 151 [2/25] (8.75ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 151 'call' 'tmp_i_i' <Predicate = true> <Delay = 8.75> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 57 <SV = 46> <Delay = 7.75>
ST_57 : Operation 152 [1/25] (1.67ns)   --->   "%tmp_i_i = call fastcc float @"pow_generic<float>"(float %p_x_assign, float 5.000000e-01) nounwind" [/wrk/2019.2/continuous/2019_11_06_2708876/src/products/hls/hls_lib/hlsmath/src/c/powfloat.cpp:8->/opt/xilinx/Vivado/2019.2/lnx64/tools/gcc/lib/gcc/x86_64-unknown-linux-gnu/4.6.3/../../../../include/c++/4.6.3/cmath:349->kernel.cpp:35]   --->   Operation 152 'call' 'tmp_i_i' <Predicate = true> <Delay = 1.67> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_57 : Operation 153 [16/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 153 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 47> <Delay = 6.07>
ST_58 : Operation 154 [15/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 154 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 48> <Delay = 6.07>
ST_59 : Operation 155 [14/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 155 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 49> <Delay = 6.07>
ST_60 : Operation 156 [13/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 156 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 50> <Delay = 6.07>
ST_61 : Operation 157 [12/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 157 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 51> <Delay = 6.07>
ST_62 : Operation 158 [11/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 158 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 52> <Delay = 6.07>
ST_63 : Operation 159 [10/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 159 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 53> <Delay = 6.07>
ST_64 : Operation 160 [9/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 160 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 54> <Delay = 6.07>
ST_65 : Operation 161 [8/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 161 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 55> <Delay = 6.07>
ST_66 : Operation 162 [7/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 162 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 56> <Delay = 6.07>
ST_67 : Operation 163 [6/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 163 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 57> <Delay = 6.07>
ST_68 : Operation 164 [5/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 164 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 58> <Delay = 6.07>
ST_69 : Operation 165 [4/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 165 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 59> <Delay = 6.07>
ST_70 : Operation 166 [3/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 166 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 60> <Delay = 6.07>
ST_71 : Operation 167 [2/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 167 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 61> <Delay = 6.07>
ST_72 : Operation 168 [1/16] (6.07ns)   --->   "%v5 = fdiv float 1.000000e+00, %tmp_i_i" [kernel.cpp:36]   --->   Operation 168 'fdiv' 'v5' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 169 [1/1] (1.76ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 169 'br' <Predicate = true> <Delay = 1.76>

State 73 <SV = 62> <Delay = 3.25>
ST_73 : Operation 170 [1/1] (0.00ns)   --->   "%i1_0_0 = phi i11 [ 0, %1 ], [ %add_ln38, %4 ]" [kernel.cpp:38]   --->   Operation 170 'phi' 'i1_0_0' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 171 [1/1] (1.88ns)   --->   "%icmp_ln38 = icmp eq i11 %i1_0_0, -512" [kernel.cpp:38]   --->   Operation 171 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 172 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1536, i64 1536, i64 1536)"   --->   Operation 172 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 173 [1/1] (1.63ns)   --->   "%add_ln38 = add i11 %i1_0_0, 1" [kernel.cpp:38]   --->   Operation 173 'add' 'add_ln38' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %l_S_index_0_index_end, label %4" [kernel.cpp:38]   --->   Operation 174 'br' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i11 %i1_0_0 to i64" [kernel.cpp:39]   --->   Operation 175 'zext' 'zext_ln39' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_73 : Operation 176 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [1536 x float]* %v0, i64 0, i64 %zext_ln39" [kernel.cpp:39]   --->   Operation 176 'getelementptr' 'v0_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_73 : Operation 177 [2/2] (3.25ns)   --->   "%v0_load_1 = load float* %v0_addr_1, align 4" [kernel.cpp:39]   --->   Operation 177 'load' 'v0_load_1' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_73 : Operation 178 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [1536 x float]* %v1, i64 0, i64 %zext_ln39" [kernel.cpp:40]   --->   Operation 178 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_73 : Operation 179 [2/2] (3.25ns)   --->   "%v1_load = load float* %v1_addr, align 4" [kernel.cpp:40]   --->   Operation 179 'load' 'v1_load' <Predicate = (!icmp_ln38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_73 : Operation 180 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([18 x i8]* @p_str, i32 %tmp)" [kernel.cpp:46]   --->   Operation 180 'specregionend' 'empty' <Predicate = (icmp_ln38)> <Delay = 0.00>
ST_73 : Operation 181 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:47]   --->   Operation 181 'ret' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 74 <SV = 63> <Delay = 3.25>
ST_74 : Operation 182 [1/2] (3.25ns)   --->   "%v0_load_1 = load float* %v0_addr_1, align 4" [kernel.cpp:39]   --->   Operation 182 'load' 'v0_load_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_74 : Operation 183 [1/2] (3.25ns)   --->   "%v1_load = load float* %v1_addr, align 4" [kernel.cpp:40]   --->   Operation 183 'load' 'v1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>

State 75 <SV = 64> <Delay = 5.70>
ST_75 : Operation 184 [4/4] (5.70ns)   --->   "%v7 = fmul float %v0_load_1, %v1_load" [kernel.cpp:41]   --->   Operation 184 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 65> <Delay = 5.70>
ST_76 : Operation 185 [3/4] (5.70ns)   --->   "%v7 = fmul float %v0_load_1, %v1_load" [kernel.cpp:41]   --->   Operation 185 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 66> <Delay = 5.70>
ST_77 : Operation 186 [2/4] (5.70ns)   --->   "%v7 = fmul float %v0_load_1, %v1_load" [kernel.cpp:41]   --->   Operation 186 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 67> <Delay = 5.70>
ST_78 : Operation 187 [1/4] (5.70ns)   --->   "%v7 = fmul float %v0_load_1, %v1_load" [kernel.cpp:41]   --->   Operation 187 'fmul' 'v7' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 68> <Delay = 5.70>
ST_79 : Operation 188 [4/4] (5.70ns)   --->   "%v9 = fmul float %v7, %v5" [kernel.cpp:43]   --->   Operation 188 'fmul' 'v9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 69> <Delay = 5.70>
ST_80 : Operation 189 [3/4] (5.70ns)   --->   "%v9 = fmul float %v7, %v5" [kernel.cpp:43]   --->   Operation 189 'fmul' 'v9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 70> <Delay = 5.70>
ST_81 : Operation 190 [2/4] (5.70ns)   --->   "%v9 = fmul float %v7, %v5" [kernel.cpp:43]   --->   Operation 190 'fmul' 'v9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 71> <Delay = 5.70>
ST_82 : Operation 191 [1/4] (5.70ns)   --->   "%v9 = fmul float %v7, %v5" [kernel.cpp:43]   --->   Operation 191 'fmul' 'v9' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 72> <Delay = 3.25>
ST_83 : Operation 192 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [kernel.cpp:38]   --->   Operation 192 'specloopname' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 193 [1/1] (0.00ns)   --->   "%v3_0_addr = getelementptr [1536 x float]* %v3_0, i64 0, i64 %zext_ln39" [kernel.cpp:44]   --->   Operation 193 'getelementptr' 'v3_0_addr' <Predicate = true> <Delay = 0.00>
ST_83 : Operation 194 [1/1] (3.25ns)   --->   "store float %v9, float* %v3_0_addr, align 4" [kernel.cpp:44]   --->   Operation 194 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1536> <RAM>
ST_83 : Operation 195 [1/1] (0.00ns)   --->   "br label %0" [kernel.cpp:38]   --->   Operation 195 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ v3_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_9]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_10]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_8]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo_11]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ pow_reduce_anonymo]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp               (specregionbegin  ) [ 001111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln25           (br               ) [ 011111111111100000000000000000000000000000000000000000000000000000000000000000000000]
v9_0              (phi              ) [ 001111111111111111111111111100000000000000000000000000000000000000000000000000000000]
i_0_0             (phi              ) [ 001000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln25         (icmp             ) [ 001111111111100000000000000000000000000000000000000000000000000000000000000000000000]
empty_41          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln25          (add              ) [ 011111111111100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln26         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v0_addr           (getelementptr    ) [ 000100000000000000000000000000000000000000000000000000000000000000000000000000000000]
v0_load           (load             ) [ 000011110000000000000000000000000000000000000000000000000000000000000000000000000000]
v8                (fmul             ) [ 000000001111100000000000000000000000000000000000000000000000000000000000000000000000]
specloopname_ln25 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v6                (fadd             ) [ 011111111111100000000000000000000000000000000000000000000000000000000000000000000000]
br_ln25           (br               ) [ 011111111111100000000000000000000000000000000000000000000000000000000000000000000000]
v                 (fdiv             ) [ 000000000000000000000000000011111000000000000000000000000000000000000000000000000000]
p_x_assign        (fadd             ) [ 000000000000000000000000000000000100000000000000000000000000000000000000000000000000]
tmp_i_i           (call             ) [ 000000000000000000000000000000000000000000000000000000000011111111111111100000000000]
v5                (fdiv             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111111111]
br_ln38           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
i1_0_0            (phi              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000010000000000]
icmp_ln38         (icmp             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000011111111111]
empty_40          (speclooptripcount) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln38          (add              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
br_ln38           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln39         (zext             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001111111111]
v0_addr_1         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
v1_addr           (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000001000000000]
empty             (specregionend    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln47          (ret              ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v0_load_1         (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
v1_load           (load             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000111100000]
v7                (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000011110]
v9                (fmul             ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000001]
specloopname_ln38 (specloopname     ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
v3_0_addr         (getelementptr    ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln44        (store            ) [ 000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln38           (br               ) [ 000000000000000000000000000000000000000000000000000000000000000000000000111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v3_0">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v3_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pow_reduce_anonymo_7">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="pow_reduce_anonymo_6">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="pow_reduce_anonymo_9">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_9"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="pow_reduce_anonymo_10">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_10"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="pow_reduce_anonymo_8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_8"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="pow_reduce_anonymo_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo_11"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="pow_reduce_anonymo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_reduce_anonymo"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pow_generic<float>"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1004" name="v0_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="32" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="11" slack="0"/>
<pin id="60" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="grp_access_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="11" slack="0"/>
<pin id="65" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="66" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="67" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v0_load/2 v0_load_1/73 "/>
</bind>
</comp>

<comp id="69" class="1004" name="v0_addr_1_gep_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="32" slack="0"/>
<pin id="71" dir="0" index="1" bw="1" slack="0"/>
<pin id="72" dir="0" index="2" bw="11" slack="0"/>
<pin id="73" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_addr_1/73 "/>
</bind>
</comp>

<comp id="77" class="1004" name="v1_addr_gep_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="32" slack="0"/>
<pin id="79" dir="0" index="1" bw="1" slack="0"/>
<pin id="80" dir="0" index="2" bw="11" slack="0"/>
<pin id="81" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_addr/73 "/>
</bind>
</comp>

<comp id="84" class="1004" name="grp_access_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="11" slack="0"/>
<pin id="86" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="87" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v1_load/73 "/>
</bind>
</comp>

<comp id="90" class="1004" name="v3_0_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="10"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v3_0_addr/83 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln44_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="1"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln44/83 "/>
</bind>
</comp>

<comp id="103" class="1005" name="v9_0_reg_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="1"/>
<pin id="105" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v9_0 (phireg) "/>
</bind>
</comp>

<comp id="107" class="1004" name="v9_0_phi_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="1"/>
<pin id="109" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="110" dir="0" index="2" bw="32" slack="1"/>
<pin id="111" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="112" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="v9_0/2 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_0_0_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="11" slack="1"/>
<pin id="117" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i_0_0 (phireg) "/>
</bind>
</comp>

<comp id="119" class="1004" name="i_0_0_phi_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="1" slack="1"/>
<pin id="121" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="122" dir="0" index="2" bw="11" slack="0"/>
<pin id="123" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0_0/2 "/>
</bind>
</comp>

<comp id="126" class="1005" name="i1_0_0_reg_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="11" slack="1"/>
<pin id="128" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="i1_0_0 (phireg) "/>
</bind>
</comp>

<comp id="130" class="1004" name="i1_0_0_phi_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="1"/>
<pin id="132" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="2" bw="11" slack="0"/>
<pin id="134" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i1_0_0/73 "/>
</bind>
</comp>

<comp id="137" class="1004" name="grp_pow_generic_float_s_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="1"/>
<pin id="140" dir="0" index="2" bw="32" slack="0"/>
<pin id="141" dir="0" index="3" bw="6" slack="0"/>
<pin id="142" dir="0" index="4" bw="56" slack="0"/>
<pin id="143" dir="0" index="5" bw="52" slack="0"/>
<pin id="144" dir="0" index="6" bw="49" slack="0"/>
<pin id="145" dir="0" index="7" bw="44" slack="0"/>
<pin id="146" dir="0" index="8" bw="27" slack="0"/>
<pin id="147" dir="0" index="9" bw="8" slack="0"/>
<pin id="148" dir="1" index="10" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_i_i/33 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="1"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="v6/8 p_x_assign/28 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="1"/>
<pin id="166" dir="0" index="1" bw="32" slack="1"/>
<pin id="167" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="v8/4 v7/75 v9/79 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="v/2 v5/57 "/>
</bind>
</comp>

<comp id="176" class="1005" name="reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="1"/>
<pin id="178" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v0_load v0_load_1 "/>
</bind>
</comp>

<comp id="182" class="1005" name="reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="1"/>
<pin id="184" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v8 v7 v9 "/>
</bind>
</comp>

<comp id="189" class="1005" name="reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="1"/>
<pin id="191" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v6 p_x_assign "/>
</bind>
</comp>

<comp id="195" class="1005" name="reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v v5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="icmp_ln25_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="11" slack="0"/>
<pin id="203" dir="0" index="1" bw="10" slack="0"/>
<pin id="204" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/2 "/>
</bind>
</comp>

<comp id="207" class="1004" name="add_ln25_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="11" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln25/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="zext_ln26_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="11" slack="0"/>
<pin id="215" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="icmp_ln38_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="11" slack="0"/>
<pin id="220" dir="0" index="1" bw="10" slack="0"/>
<pin id="221" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/73 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln38_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="11" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/73 "/>
</bind>
</comp>

<comp id="230" class="1004" name="zext_ln39_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="11" slack="0"/>
<pin id="232" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln39/73 "/>
</bind>
</comp>

<comp id="239" class="1005" name="add_ln25_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="11" slack="0"/>
<pin id="241" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln25 "/>
</bind>
</comp>

<comp id="244" class="1005" name="v0_addr_reg_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="11" slack="1"/>
<pin id="246" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr "/>
</bind>
</comp>

<comp id="249" class="1005" name="tmp_i_i_reg_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="32" slack="1"/>
<pin id="251" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_i_i "/>
</bind>
</comp>

<comp id="257" class="1005" name="add_ln38_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="11" slack="0"/>
<pin id="259" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln38 "/>
</bind>
</comp>

<comp id="262" class="1005" name="zext_ln39_reg_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="64" slack="10"/>
<pin id="264" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln39 "/>
</bind>
</comp>

<comp id="267" class="1005" name="v0_addr_1_reg_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="11" slack="1"/>
<pin id="269" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v0_addr_1 "/>
</bind>
</comp>

<comp id="272" class="1005" name="v1_addr_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="11" slack="1"/>
<pin id="274" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v1_addr "/>
</bind>
</comp>

<comp id="277" class="1005" name="v1_load_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="1"/>
<pin id="279" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v1_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="0" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="36" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="56" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="74"><net_src comp="0" pin="0"/><net_sink comp="69" pin=0"/></net>

<net id="75"><net_src comp="36" pin="0"/><net_sink comp="69" pin=1"/></net>

<net id="76"><net_src comp="69" pin="3"/><net_sink comp="63" pin=0"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="77" pin=0"/></net>

<net id="83"><net_src comp="36" pin="0"/><net_sink comp="77" pin=1"/></net>

<net id="89"><net_src comp="77" pin="3"/><net_sink comp="84" pin=0"/></net>

<net id="95"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="36" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="106"><net_src comp="24" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="103" pin="1"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="107" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="118"><net_src comp="26" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="115" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="136"><net_src comp="126" pin="1"/><net_sink comp="130" pin=0"/></net>

<net id="149"><net_src comp="46" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="150"><net_src comp="48" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="152"><net_src comp="8" pin="0"/><net_sink comp="137" pin=4"/></net>

<net id="153"><net_src comp="10" pin="0"/><net_sink comp="137" pin=5"/></net>

<net id="154"><net_src comp="12" pin="0"/><net_sink comp="137" pin=6"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="137" pin=7"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="137" pin=8"/></net>

<net id="157"><net_src comp="18" pin="0"/><net_sink comp="137" pin=9"/></net>

<net id="162"><net_src comp="103" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="44" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="172"><net_src comp="107" pin="4"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="38" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="175"><net_src comp="137" pin="10"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="63" pin="3"/><net_sink comp="176" pin=0"/></net>

<net id="180"><net_src comp="176" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="181"><net_src comp="176" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="185"><net_src comp="164" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="187"><net_src comp="182" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="188"><net_src comp="182" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="192"><net_src comp="158" pin="2"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="198"><net_src comp="168" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="200"><net_src comp="195" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="205"><net_src comp="119" pin="4"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="28" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="119" pin="4"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="34" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="216"><net_src comp="119" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="222"><net_src comp="130" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="28" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="130" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="34" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="233"><net_src comp="130" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="234"><net_src comp="230" pin="1"/><net_sink comp="69" pin=2"/></net>

<net id="235"><net_src comp="230" pin="1"/><net_sink comp="77" pin=2"/></net>

<net id="242"><net_src comp="207" pin="2"/><net_sink comp="239" pin=0"/></net>

<net id="243"><net_src comp="239" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="247"><net_src comp="56" pin="3"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="252"><net_src comp="137" pin="10"/><net_sink comp="249" pin=0"/></net>

<net id="253"><net_src comp="249" pin="1"/><net_sink comp="168" pin=1"/></net>

<net id="260"><net_src comp="224" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="265"><net_src comp="230" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="266"><net_src comp="262" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="270"><net_src comp="69" pin="3"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="63" pin=0"/></net>

<net id="275"><net_src comp="77" pin="3"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="280"><net_src comp="84" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="164" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v3_0 | {83 }
 - Input state : 
	Port: rms_norm : v0 | {2 3 73 74 }
	Port: rms_norm : v1 | {73 74 }
	Port: rms_norm : pow_reduce_anonymo_7 | {33 34 }
	Port: rms_norm : pow_reduce_anonymo_6 | {33 34 }
	Port: rms_norm : pow_reduce_anonymo_9 | {41 42 }
	Port: rms_norm : pow_reduce_anonymo_10 | {40 41 }
	Port: rms_norm : pow_reduce_anonymo_8 | {40 41 }
	Port: rms_norm : pow_reduce_anonymo_11 | {53 54 }
	Port: rms_norm : pow_reduce_anonymo | {53 54 }
  - Chain level:
	State 1
	State 2
		icmp_ln25 : 1
		add_ln25 : 1
		br_ln25 : 2
		zext_ln26 : 1
		v0_addr : 2
		v0_load : 3
		v : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
		v5 : 1
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
		icmp_ln38 : 1
		add_ln38 : 1
		br_ln38 : 2
		zext_ln39 : 1
		v0_addr_1 : 2
		v0_load_1 : 3
		v1_addr : 2
		v1_load : 3
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
		store_ln44 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|---------|
| Operation|         Functional Unit        |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|---------|
|   call   | grp_pow_generic_float_s_fu_137 |    17   |  24.766 |   2804  |   3877  |
|----------|--------------------------------|---------|---------|---------|---------|
|   fdiv   |           grp_fu_168           |    0    |    0    |   761   |   994   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fadd   |           grp_fu_158           |    2    |    0    |   205   |   390   |
|----------|--------------------------------|---------|---------|---------|---------|
|   fmul   |           grp_fu_164           |    3    |    0    |   143   |   321   |
|----------|--------------------------------|---------|---------|---------|---------|
|   icmp   |        icmp_ln25_fu_201        |    0    |    0    |    0    |    13   |
|          |        icmp_ln38_fu_218        |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|    add   |         add_ln25_fu_207        |    0    |    0    |    0    |    13   |
|          |         add_ln38_fu_224        |    0    |    0    |    0    |    13   |
|----------|--------------------------------|---------|---------|---------|---------|
|   zext   |        zext_ln26_fu_213        |    0    |    0    |    0    |    0    |
|          |        zext_ln39_fu_230        |    0    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|---------|
|   Total  |                                |    22   |  24.766 |   3913  |   5634  |
|----------|--------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
| add_ln25_reg_239|   11   |
| add_ln38_reg_257|   11   |
|  i1_0_0_reg_126 |   11   |
|  i_0_0_reg_115  |   11   |
|     reg_176     |   32   |
|     reg_182     |   32   |
|     reg_189     |   32   |
|     reg_195     |   32   |
| tmp_i_i_reg_249 |   32   |
|v0_addr_1_reg_267|   11   |
| v0_addr_reg_244 |   11   |
| v1_addr_reg_272 |   11   |
| v1_load_reg_277 |   32   |
|   v9_0_reg_103  |   32   |
|zext_ln39_reg_262|   64   |
+-----------------+--------+
|      Total      |   365  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_63 |  p0  |   4  |  11  |   44   ||    21   |
| grp_access_fu_84 |  p0  |   2  |  11  |   22   ||    9    |
|   v9_0_reg_103   |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_158    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_158    |  p1  |   2  |  32  |   64   ||    9    |
|    grp_fu_164    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_164    |  p1  |   3  |  32  |   96   ||    15   |
|    grp_fu_168    |  p0  |   2  |  32  |   64   ||    9    |
|    grp_fu_168    |  p1  |   3  |  32  |   96   ||    15   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   578  ||  16.104 ||   105   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   22   |   24   |  3913  |  5634  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   16   |    -   |   105  |
|  Register |    -   |    -   |   365  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   22   |   40   |  4278  |  5739  |
+-----------+--------+--------+--------+--------+
