41 2 0
38 1
22 8 32 55 8 0 \NUL
Lab 1
22 8 64 123 40 0 \NUL
Fu, Tiancheng
22 8 96 105 72 0 \NUL
CruzID: tfu6
22 40 568 128 548 0 \NUL
Part A Output
8 64 176 113 127 1 0
8 64 216 113 167 1 0
8 64 256 113 207 1 0
11 184 480 211 382 0 1
7 360 512 409 463 0 1
22 288 568 378 548 0 \NUL
Part B Output
20 160 144 219 125 0
in_3
20 160 184 219 165 0
in_2
20 160 224 219 205 0
in_1
8 64 296 113 247 1 0
20 160 264 219 245 0
in_0
19 99 369 158 350 0
a_3
19 80 392 139 373 0
a_2
19 64 416 123 397 0
a_1
19 48 440 107 421 0
a_0
19 296 480 355 461 0
b
22 14 594 237 570 0 \NUL
The output will be a number
22 13 616 232 592 0 \NUL
from 11 to 15 display on the
22 288 592 489 568 0 \NUL
The "b" LED will turns on
7 576 432 625 383 0 1
7 576 472 625 423 0 1
7 576 512 625 463 0 1
19 488 400 547 381 0
c_2
19 488 440 547 421 0
c_1
19 488 480 547 461 0
c_0
22 632 496 696 476 0 \NUL
SOP/POS
22 632 456 724 432 0 \NUL
NAND Only
22 632 416 785 396 0 \NUL
NOR Only (extra credit)
22 288 616 502 592 0 \NUL
when the dsiplay indicates
22 549 570 662 546 0 \NUL
Part C Output
22 549 594 767 570 0 \NUL
The "c_0" LED will turns on
22 549 618 769 594 0 \NUL
when c_0 on the truth table
22 12 639 251 615 0 \NUL
7 segment display component
22 12 662 276 638 0 \NUL
based on the 4-bit binary number
22 14 685 172 661 0 \NUL
switches are pulled
22 286 639 530 615 0 \NUL
a value of 11 (base 10) or more
22 550 639 772 615 0 \NUL
have a value of 1. The "c_1"
22 550 663 768 639 0 \NUL
and "c_2" LED will turns on
22 550 687 798 663 0 \NUL
on the same condition as "c_0"
22 529 707 799 683 0 \NUL
LED except they are implemented
22 551 730 798 706 0 \NUL
with only NAND gates and only
22 552 753 642 729 0 \NUL
NOR gates
1 161 254 110 271
1 110 231 161 214
1 110 191 161 174
1 110 151 161 134
1 155 359 185 446
1 136 382 185 452
1 120 406 185 458
1 104 430 185 464
1 352 470 361 487
1 577 407 544 390
1 577 447 544 430
1 577 487 544 470
38 2
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 123 40 0 \NUL
Fu, Tiancheng
22 7 96 104 72 0 \NUL
CruzID: tfu6
19 49 199 108 180 0
in_3
20 187 170 246 151 0
a_3
20 188 213 247 194 0
a_2
20 185 259 244 240 0
a_1
20 186 307 245 288 0
a_0
19 50 246 109 227 0
in_2
19 51 289 110 270 0
in_1
19 48 329 107 310 0
in_0
22 44 365 181 341 0 \NUL
Circuit for Part A
22 45 388 739 364 0 \NUL
This circuit only recieve signals from the 4-bit binary switches and send these signals to
22 45 411 792 387 0 \NUL
the "b" LED which will display a number from 0 to 15 base on which binary switches are pulled.
1 105 189 188 160
1 106 236 189 203
1 107 279 186 249
1 104 319 187 297
38 3
22 8 32 48 12 0 \NUL
Lab 1
22 8 64 123 40 0 \NUL
Fu, Tiancheng
22 8 96 105 72 0 \NUL
CruzID: tfu6
19 190 152 249 133 0
in_3
19 187 192 246 173 0
in_1
19 190 224 249 205 0
in_0
3 326 202 375 153 1 0
19 190 263 249 244 0
in_3
19 191 297 250 278 0
in_2
3 326 285 375 236 0 0
19 188 329 247 310 0
in_3
19 187 370 246 351 0
in_2
19 186 407 245 388 0
in_1
3 326 352 375 303 1 0
20 546 254 605 235 0
b
4 457 282 506 233 1 0
22 7 462 144 438 0 \NUL
Circuit for Part B
22 7 485 735 461 0 \NUL
This circuit covers the five possibilities that the binary switches form a number from 11 to 15
22 7 508 744 484 0 \NUL
The three basic possibilities included in this circuit happen when the binary switches form 11,
22 7 531 785 507 0 \NUL
12 or 14. This circuit is finished with three AND gates and one OR gate that will send a singal to "b"
22 7 554 413 530 0 \NUL
LED when one of the three possibilities is satisfied.
1 327 163 246 142
1 327 177 243 182
1 327 191 246 214
1 327 246 246 253
1 327 274 247 287
1 327 313 244 319
1 327 327 243 360
1 327 341 242 397
1 458 243 372 177
1 458 257 372 260
1 458 271 372 327
1 547 244 503 257
38 4
4 557 155 606 106 2 0
19 134 192 193 173 0
in_2
19 206 243 265 224 0
in_0
20 629 181 688 162 0
c_0
19 45 44 104 25 0
in_3
19 46 71 105 52 0
in_2
19 44 96 103 77 0
in_1
19 222 115 281 96 0
in_0
5 128 60 177 11 0
5 156 83 205 34 0
5 185 106 234 57 0
19 134 162 193 143 0
in_3
19 133 221 192 202 0
in_1
5 207 177 256 128 0
3 290 74 339 25 2 0
3 291 206 340 157 2 0
5 209 227 258 178 0
19 120 309 179 290 0
in_2
19 117 366 176 347 0
in_0
19 120 279 179 260 0
in_3
19 119 338 178 319 0
in_1
3 295 315 344 266 2 0
5 207 296 256 247 0
5 207 384 256 335 0
19 136 445 195 426 0
in_2
19 133 502 192 483 0
in_0
19 136 415 195 396 0
in_3
19 135 474 194 455 0
in_1
5 220 436 269 387 0
3 294 467 343 418 2 0
22 666 39 713 15 0 \NUL
Lab 1
22 666 71 781 47 0 \NUL
Fu, Tiancheng
22 666 103 763 79 0 \NUL
CruzID: tfu6
22 11 589 157 565 0 \NUL
Circuit for Part C1
22 11 612 758 588 0 \NUL
This circuit covers the four possibilities on the truth table that resulting "c_0" have a value of 1
22 11 635 788 611 0 \NUL
The possibilities are finished with the idea that value 0 is a invert of the original value and combine
22 11 657 790 633 0 \NUL
value of "in_3", "in_2", "in_1" and "in_0" with AND gates. The only OR gate in this circuit will send a
22 11 681 637 657 0 \NUL
signal to the "c_0" LED when one of the AND gate returns a value of true (or 1).
1 630 171 603 130
1 129 35 101 34
1 157 58 102 61
1 186 81 100 86
1 190 152 208 152
1 291 44 202 58
1 231 81 291 54
1 278 105 291 63
1 174 35 291 35
1 253 152 292 167
1 210 202 189 211
1 255 202 292 186
1 292 195 262 233
1 190 182 292 176
1 176 299 296 285
1 175 328 296 295
1 176 269 208 271
1 253 271 296 276
1 208 359 173 356
1 253 359 296 304
1 221 411 192 405
1 192 435 295 437
1 295 447 191 464
1 189 492 295 456
1 266 411 295 428
1 340 442 558 144
1 341 290 558 135
1 337 181 558 125
1 336 49 558 116
38 5
19 13 34 72 15 0
in_3
19 13 66 72 47 0
in_3
19 16 125 75 106 0
in_2
19 15 96 74 77 0
in_2
20 738 265 797 246 0
c_1
19 16 191 75 172 0
in_1
19 14 162 73 143 0
in_1
19 97 190 156 171 0
in_0
3 217 109 266 60 0 1
3 82 106 131 57 0 1
3 86 58 135 9 0 1
3 171 111 220 62 2 1
3 91 165 140 116 0 1
19 14 226 73 207 0
in_3
19 14 258 73 239 0
in_3
19 45 292 104 273 0
in_2
19 14 363 73 344 0
in_1
19 14 332 73 313 0
in_1
19 111 362 170 343 0
in_0
3 245 263 294 214 0 1
3 87 252 136 203 0 1
3 188 266 237 217 2 1
3 90 338 139 289 0 1
19 187 346 246 327 0
in_3
19 187 378 246 359 0
in_3
3 260 372 309 323 0 1
19 188 407 247 388 0
in_2
19 187 435 246 416 0
in_1
3 262 490 311 441 0 1
19 188 461 247 442 0
in_0
19 189 491 248 472 0
in_0
3 386 421 435 372 0 1
3 325 422 374 373 2 1
19 332 457 391 438 0
in_3
19 332 489 391 470 0
in_3
3 398 487 447 438 0 1
19 333 516 392 497 0
in_2
19 334 544 393 525 0
in_1
19 334 572 393 553 0
in_0
3 521 524 570 475 0 1
3 465 526 514 477 2 1
3 505 152 554 103 0 1
3 439 197 488 148 0 1
3 430 113 479 64 0 1
3 611 391 660 342 0 1
3 567 481 616 432 0 1
3 478 420 527 371 0 1
3 695 234 744 185 0 1
3 664 340 713 291 0 1
3 650 171 699 122 0 1
22 669 40 716 16 0 \NUL
Lab 1
22 669 72 784 48 0 \NUL
Fu, Tiancheng
22 669 104 766 80 0 \NUL
CruzID: tfu6
22 11 597 157 573 0 \NUL
Circuit for Part C2
22 11 620 773 596 0 \NUL
This circuit is built based on the logic used in the circuit for part C1. The circuit for Part C2 is built
22 11 643 786 619 0 \NUL
entirely with NAND gates with the theories of DeMorgans Law that two NAND gates is equal to an
22 11 665 782 641 0 \NUL
AND gates and three NAND gates is equal to an OR gate. The last OR gate which formed by three
22 8 688 800 664 0 \NUL
NAND gates will sends a signal to the "c_1" LED when one of the four possibilities returns a value of
22 11 710 96 686 0 \NUL
true (or 1).
1 69 24 87 19
1 87 47 69 56
1 218 70 217 86
1 218 98 217 86
1 83 67 71 86
1 83 95 72 115
1 92 126 70 152
1 92 154 72 181
1 132 33 172 72
1 172 81 128 81
1 172 91 137 140
1 172 100 153 180
1 70 216 88 213
1 88 241 70 248
1 246 224 234 241
1 246 252 234 241
1 133 227 189 227
1 189 255 167 352
1 70 322 91 299
1 70 353 91 327
1 101 282 189 236
1 136 313 189 246
1 243 336 261 333
1 261 361 243 368
1 263 479 245 481
1 244 451 263 451
1 387 382 371 397
1 387 410 371 397
1 306 347 326 383
1 244 397 326 392
1 308 465 326 411
1 243 425 326 402
1 388 447 399 448
1 399 476 388 479
1 522 485 511 501
1 522 513 511 501
1 444 462 466 487
1 389 506 466 496
1 466 506 390 534
1 466 515 390 562
1 476 88 506 113
1 506 141 485 172
1 263 84 431 74
1 263 84 431 102
1 440 158 291 238
1 440 186 291 238
1 524 395 612 352
1 612 380 613 456
1 432 396 479 381
1 479 409 432 396
1 568 470 567 499
1 696 146 696 195
1 696 223 710 315
1 568 442 567 499
1 665 329 657 366
1 657 366 665 301
1 551 127 651 132
1 551 127 651 160
1 741 209 739 255
38 6
19 9 57 68 38 0
in_3
19 11 101 70 82 0
in_2
19 12 148 71 129 0
in_1
4 102 68 151 19 0 1
4 104 115 153 66 0 1
4 104 161 153 112 0 1
19 75 192 134 173 0
in_0
4 402 110 451 61 2 1
4 206 78 255 29 0 1
4 204 119 253 70 0 1
4 205 162 254 113 0 1
4 208 208 257 159 0 1
19 21 245 80 226 0
in_3
4 103 260 152 211 0 1
19 20 280 79 261 0
in_2
19 21 318 80 299 0
in_1
4 103 333 152 284 0 1
19 19 350 78 331 0
in_0
4 300 283 349 234 2 1
4 203 250 252 201 0 1
4 207 291 256 242 0 1
4 208 334 257 285 0 1
4 215 374 264 325 0 1
19 20 399 79 380 0
in_3
4 102 414 151 365 0 1
19 18 430 77 411 0
in_2
19 16 462 75 443 0
in_1
19 17 493 76 474 0
in_0
4 125 529 174 480 0 1
4 301 443 350 394 2 1
4 202 415 251 366 0 1
4 206 456 255 407 0 1
4 207 499 256 450 0 1
4 209 541 258 492 0 1
19 303 483 362 464 0
in_3
4 392 478 441 429 0 1
19 304 518 363 499 0
in_2
19 305 550 364 531 0
in_1
19 306 586 365 567 0
in_0
4 529 510 578 461 2 1
4 457 495 506 446 0 1
4 393 518 442 469 0 1
4 397 555 446 506 0 1
4 401 597 450 548 0 1
20 730 309 789 290 0
c_2
4 655 321 704 272 0 1
4 589 323 638 274 2 1
22 666 42 713 18 0 \NUL
Lab 1
22 666 74 781 50 0 \NUL
Fu, Tiancheng
22 666 106 763 82 0 \NUL
CruzID: tfu6
22 18 600 200 576 0 \NUL
Circuit for Extra Credit
22 20 623 551 599 0 \NUL
This circuit is built based on the logic used in the circuit for Part C1.
22 24 670 741 646 0 \NUL
entirely with NOR gates with the theories that one NOR gates is the invert (NOT) to a value
22 23 694 609 670 0 \NUL
, two NOR gates form an OR gate and three NOR gates form an AND gate.
22 19 742 514 718 0 \NUL
when one of the four possibilities returns a value of true (or 1).
22 21 647 289 623 0 \NUL
The circuit for Extra Credit is built
22 23 717 648 693 0 \NUL
The last OR gate formed by two NOR gates will sends a signal to the "c_2" LED
1 103 57 65 47
1 105 76 67 91
1 67 91 105 104
1 68 138 105 122
1 68 138 105 150
1 207 39 148 43
1 148 43 207 67
1 205 80 150 90
1 150 90 205 108
1 150 136 206 151
1 150 136 206 123
1 131 182 209 197
1 131 182 209 169
1 250 94 403 80
1 252 53 403 71
1 403 90 251 137
1 403 99 254 183
1 77 235 104 221
1 104 249 77 235
1 77 308 104 294
1 77 308 104 322
1 253 266 301 253
1 249 225 301 244
1 301 263 254 309
1 301 272 261 349
1 149 235 204 211
1 204 239 149 235
1 76 270 208 252
1 208 280 76 270
1 209 295 149 308
1 209 323 149 308
1 75 340 216 335
1 216 363 75 340
1 76 389 103 375
1 103 403 76 389
1 126 518 73 483
1 73 483 126 490
1 252 431 302 413
1 248 390 302 404
1 302 423 253 474
1 302 432 255 516
1 148 389 203 376
1 203 404 148 389
1 74 420 207 417
1 74 420 207 445
1 208 460 72 452
1 208 488 72 452
1 171 504 210 502
1 210 530 171 504
1 359 473 393 439
1 393 467 359 473
1 360 508 394 479
1 394 507 360 508
1 361 540 398 516
1 398 544 361 540
1 362 576 402 558
1 402 586 362 576
1 458 456 438 453
1 458 484 438 453
1 503 470 530 471
1 439 493 530 480
1 443 530 530 490
1 447 572 530 499
1 731 299 701 296
1 656 282 635 298
1 656 310 635 298
1 448 85 590 284
1 346 258 590 293
1 590 303 347 418
1 590 312 575 485
1 103 29 65 47
39 16777215
47 0
40 1 8 8
50 800 800
51 1 30
30
System
20
700
0
0
1
2
2
34
