Protel Design System Design Rule Check
PCB File : C:\Users\patrick\OneDrive - Massachusetts Institute of Technology\altium\altium_designs\ProjectAttendance\FRONT_PCB\front_flex_dev_board.PcbDoc
Date     : 10/14/2019
Time     : 7:20:04 PM

Processing Rule : Clearance Constraint (Gap=0.152mm) (All),(All)
   Violation between Clearance Constraint: (0.134mm < 0.152mm) Between Pad J1-9(3.052mm,5.125mm) on Top Layer And Via (3.175mm,4.191mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.102mm < 0.152mm) Between Track (1.991mm,3.712mm)(4.162mm,3.712mm) on Top Layer And Via (3.175mm,4.191mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.132mm < 0.152mm) Between Track (34.036mm,1.27mm)(34.036mm,2.667mm) on Top Layer And Via (34.544mm,2.413mm) from Top Layer to Bottom Layer 
   Violation between Clearance Constraint: (0.106mm < 0.152mm) Between Track (5.867mm,8.915mm)(7.587mm,8.915mm) on Top Layer And Via (7.239mm,8.255mm) from Top Layer to Bottom Layer 
Rule Violations :4

Processing Rule : Short-Circuit Constraint (Allowed=No) (All),(All)
Rule Violations :0

Processing Rule : Un-Routed Net Constraint ( (All) )
Rule Violations :0

Processing Rule : Modified Polygon (Allow modified: No), (Allow shelved: No)
Rule Violations :0

Processing Rule : Width Constraint (Min=0.254mm) (Max=0.508mm) (Preferred=0.254mm) (InNet('GND')   OR InNet('5V')OR InNet('BATTERY_1')OR InNet('3.3V') OR InNet('VBAT'))
   Violation between Width Constraint: Track (5.08mm,11.43mm)(5.87mm,11.43mm) on Top Layer Actual Width = 0.152mm, Target Width = 0.254mm
Rule Violations :1

Processing Rule : Width Constraint (Min=0.152mm) (Max=0.508mm) (Preferred=0.152mm) (All)
Rule Violations :0

Processing Rule : Power Plane Connect Rule(Relief Connect )(Expansion=0.508mm) (Conductor Width=0.254mm) (Air Gap=0.254mm) (Entries=4) (All)
Rule Violations :0

Processing Rule : Hole Size Constraint (Min=0.025mm) (Max=2.54mm) (All)
Rule Violations :0

Processing Rule : Hole To Hole Clearance (Gap=0.254mm) (All),(All)
Rule Violations :0

Processing Rule : Minimum Solder Mask Sliver (Gap=0.254mm) (All),(All)
   Violation between Minimum Solder Mask Sliver Constraint: (0.25mm < 0.254mm) Between Pad CONN_2-4(5.347mm,13.081mm) on Multi-Layer And Pad R10-2(3.683mm,13.716mm) on Top Layer [Top Solder] Mask Sliver [0.25mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad D1-2(18.415mm,8.401mm) on Top Layer And Pad R12-1(17.653mm,10.287mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.046mm < 0.254mm) Between Pad D1-2(18.415mm,8.401mm) on Top Layer And Pad R12-2(19.685mm,10.287mm) on Top Layer [Top Solder] Mask Sliver [0.046mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED1-1(0.689mm,17.423mm) on Top Layer And Pad LED1-4(1.139mm,18.523mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED1-2(0.689mm,20.423mm) on Top Layer And Pad LED1-3(1.139mm,19.323mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED1-3(1.139mm,19.323mm) on Top Layer And Pad LED1-4(1.139mm,18.523mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LED3-1(35.266mm,18.117mm) on Top Layer And Pad LED3-2(35.941mm,18.117mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad LED3-1(35.266mm,18.117mm) on Top Layer And Pad LED3-5(35.941mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED3-1(35.266mm,18.117mm) on Top Layer And Pad LED3-6(35.266mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LED3-2(35.941mm,18.117mm) on Top Layer And Pad LED3-3(36.616mm,18.117mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad LED3-2(35.941mm,18.117mm) on Top Layer And Pad LED3-4(36.616mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED3-2(35.941mm,18.117mm) on Top Layer And Pad LED3-5(35.941mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad LED3-2(35.941mm,18.117mm) on Top Layer And Pad LED3-6(35.266mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.197mm < 0.254mm) Between Pad LED3-3(36.616mm,18.117mm) on Top Layer And Pad LED3-4(36.616mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.197mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.202mm < 0.254mm) Between Pad LED3-3(36.616mm,18.117mm) on Top Layer And Pad LED3-5(35.941mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.202mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LED3-4(36.616mm,18.967mm) on Top Layer And Pad LED3-5(35.941mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.047mm < 0.254mm) Between Pad LED3-5(35.941mm,18.967mm) on Top Layer And Pad LED3-6(35.266mm,18.967mm) on Top Layer [Top Solder] Mask Sliver [0.047mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.227mm < 0.254mm) Between Pad R15-1(17.653mm,12.319mm) on Top Layer And Pad U1-1(16.265mm,12.954mm) on Multi-Layer [Top Solder] Mask Sliver [0.227mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R2-1(5.87mm,11.43mm) on Top Layer And Pad R2-2(6.83mm,11.43mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
   Violation between Minimum Solder Mask Sliver Constraint: (0.198mm < 0.254mm) Between Pad R3-1(12.799mm,11.43mm) on Top Layer And Pad R3-2(11.839mm,11.43mm) on Top Layer [Top Solder] Mask Sliver [0.198mm]
Rule Violations :20

Processing Rule : Silk To Solder Mask (Clearance=0.254mm) (IsPad),(All)
   Violation between Silk To Solder Mask Clearance Constraint: (0.119mm < 0.254mm) Between Arc (0.387mm,18.923mm) on Top Overlay And Pad LED1-1(0.689mm,17.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.119mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Arc (0.387mm,18.923mm) on Top Overlay And Pad LED1-2(0.689mm,20.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.186mm < 0.254mm) Between Arc (1.464mm,17.393mm) on Top Overlay And Pad LED1-1(0.689mm,17.423mm) on Top Layer [Top Overlay] to [Top Solder] clearance [0.186mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.221mm < 0.254mm) Between Pad CONN_1-3(22.86mm,12.992mm) on Multi-Layer And Text "CONN_1" (21.59mm,9.779mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.221mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.241mm < 0.254mm) Between Pad CONN_2-3(6.947mm,13.081mm) on Multi-Layer And Track (5.4mm,11.93mm)(7.3mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.241mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.205mm < 0.254mm) Between Pad CONN_2-4(5.347mm,13.081mm) on Multi-Layer And Track (4.572mm,11.049mm)(4.572mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.205mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CONN_2-4(5.347mm,13.081mm) on Multi-Layer And Track (5.4mm,10.93mm)(5.4mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad CONN_2-4(5.347mm,13.081mm) on Multi-Layer And Track (5.4mm,11.93mm)(7.3mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.02mm < 0.254mm) Between Pad D1-2(18.415mm,8.401mm) on Top Layer And Track (17.018mm,9.398mm)(20.32mm,9.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.02mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad J3-1(3.048mm,17.275mm) on Multi-Layer And Track (1.873mm,16.015mm)(1.873mm,17.275mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J3-25(33.528mm,17.275mm) on Multi-Layer And Track (34.703mm,16.015mm)(34.703mm,21.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad J3-26(33.528mm,19.812mm) on Multi-Layer And Track (34.703mm,16.015mm)(34.703mm,21.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.232mm < 0.254mm) Between Pad LED1-1(0.689mm,17.423mm) on Top Layer And Text "LED1" (0.889mm,14.605mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.232mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad LED3-1(35.266mm,18.117mm) on Top Layer And Track (34.703mm,16.015mm)(34.703mm,21.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.178mm < 0.254mm) Between Pad LED3-2(35.941mm,18.117mm) on Top Layer And Text "LED3" (36.83mm,15.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.178mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.121mm < 0.254mm) Between Pad LED3-3(36.616mm,18.117mm) on Top Layer And Text "LED3" (36.83mm,15.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.121mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.238mm < 0.254mm) Between Pad LED3-6(35.266mm,18.967mm) on Top Layer And Track (34.703mm,16.015mm)(34.703mm,21.072mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.238mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(3.683mm,11.684mm) on Top Layer And Track (2.794mm,11.049mm)(2.794mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(3.683mm,11.684mm) on Top Layer And Track (2.794mm,11.049mm)(4.572mm,11.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-1(3.683mm,11.684mm) on Top Layer And Track (4.572mm,11.049mm)(4.572mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(3.683mm,13.716mm) on Top Layer And Track (2.794mm,11.049mm)(2.794mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(3.683mm,13.716mm) on Top Layer And Track (2.794mm,14.351mm)(4.572mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R10-2(3.683mm,13.716mm) on Top Layer And Track (4.572mm,11.049mm)(4.572mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-1(25.4mm,13.259mm) on Top Layer And Track (24.8mm,12.943mm)(24.8mm,14.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-1(25.4mm,13.259mm) on Top Layer And Track (26mm,12.943mm)(26mm,14.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(14.224mm,5.842mm) on Top Layer And Track (11.557mm,4.953mm)(14.859mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(14.224mm,5.842mm) on Top Layer And Track (11.557mm,6.731mm)(14.859mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-1(14.224mm,5.842mm) on Top Layer And Track (14.859mm,4.953mm)(14.859mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(12.192mm,5.842mm) on Top Layer And Track (11.557mm,4.953mm)(11.557mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(12.192mm,5.842mm) on Top Layer And Track (11.557mm,4.953mm)(14.859mm,4.953mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R11-2(12.192mm,5.842mm) on Top Layer And Track (11.557mm,6.731mm)(14.859mm,6.731mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-2(25.4mm,14.427mm) on Top Layer And Track (24.8mm,12.943mm)(24.8mm,14.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.198mm < 0.254mm) Between Pad R1-2(25.4mm,14.427mm) on Top Layer And Track (26mm,12.943mm)(26mm,14.743mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.198mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-1(17.653mm,10.287mm) on Top Layer And Track (17.018mm,11.176mm)(20.32mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-1(17.653mm,10.287mm) on Top Layer And Track (17.018mm,9.398mm)(17.018mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-1(17.653mm,10.287mm) on Top Layer And Track (17.018mm,9.398mm)(20.32mm,9.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-2(19.685mm,10.287mm) on Top Layer And Track (17.018mm,11.176mm)(20.32mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-2(19.685mm,10.287mm) on Top Layer And Track (17.018mm,9.398mm)(20.32mm,9.398mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R12-2(19.685mm,10.287mm) on Top Layer And Track (20.32mm,9.398mm)(20.32mm,11.176mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-1(14.224mm,3.683mm) on Top Layer And Track (11.557mm,2.794mm)(14.859mm,2.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-1(14.224mm,3.683mm) on Top Layer And Track (11.557mm,4.572mm)(14.859mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-1(14.224mm,3.683mm) on Top Layer And Track (14.859mm,2.794mm)(14.859mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-2(12.192mm,3.683mm) on Top Layer And Track (11.557mm,2.794mm)(11.557mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-2(12.192mm,3.683mm) on Top Layer And Track (11.557mm,2.794mm)(14.859mm,2.794mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R13-2(12.192mm,3.683mm) on Top Layer And Track (11.557mm,4.572mm)(14.859mm,4.572mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-1(14.224mm,1.524mm) on Top Layer And Track (11.557mm,0.635mm)(14.859mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-1(14.224mm,1.524mm) on Top Layer And Track (11.557mm,2.413mm)(14.859mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-1(14.224mm,1.524mm) on Top Layer And Track (14.859mm,0.635mm)(14.859mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-2(12.192mm,1.524mm) on Top Layer And Track (11.557mm,0.635mm)(11.557mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-2(12.192mm,1.524mm) on Top Layer And Track (11.557mm,0.635mm)(14.859mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R14-2(12.192mm,1.524mm) on Top Layer And Track (11.557mm,2.413mm)(14.859mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-1(17.653mm,12.319mm) on Top Layer And Track (17.018mm,11.43mm)(17.018mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-1(17.653mm,12.319mm) on Top Layer And Track (17.018mm,11.43mm)(20.32mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-1(17.653mm,12.319mm) on Top Layer And Track (17.018mm,13.208mm)(20.32mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-2(19.685mm,12.319mm) on Top Layer And Track (17.018mm,11.43mm)(20.32mm,11.43mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-2(19.685mm,12.319mm) on Top Layer And Track (17.018mm,13.208mm)(20.32mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R15-2(19.685mm,12.319mm) on Top Layer And Track (20.32mm,11.43mm)(20.32mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-1(24.257mm,1.524mm) on Top Layer And Track (21.59mm,0.635mm)(24.892mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-1(24.257mm,1.524mm) on Top Layer And Track (21.59mm,2.413mm)(24.892mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-1(24.257mm,1.524mm) on Top Layer And Track (24.892mm,0.635mm)(24.892mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-2(22.225mm,1.524mm) on Top Layer And Track (21.59mm,0.635mm)(21.59mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-2(22.225mm,1.524mm) on Top Layer And Track (21.59mm,0.635mm)(24.892mm,0.635mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R16-2(22.225mm,1.524mm) on Top Layer And Track (21.59mm,2.413mm)(24.892mm,2.413mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R17-1(26.406mm,7.366mm) on Multi-Layer And Track (21.406mm,7.366mm)(25.456mm,7.366mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R17-2(9.906mm,7.366mm) on Multi-Layer And Track (10.856mm,7.366mm)(14.906mm,7.366mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R2-1(5.87mm,11.43mm) on Top Layer And Track (5.4mm,10.93mm)(5.4mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-1(5.87mm,11.43mm) on Top Layer And Track (5.4mm,10.93mm)(7.3mm,10.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-1(5.87mm,11.43mm) on Top Layer And Track (5.4mm,11.93mm)(7.3mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(6.83mm,11.43mm) on Top Layer And Track (5.4mm,10.93mm)(7.3mm,10.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R2-2(6.83mm,11.43mm) on Top Layer And Track (5.4mm,11.93mm)(7.3mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R2-2(6.83mm,11.43mm) on Top Layer And Track (7.3mm,10.93mm)(7.3mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(12.799mm,11.43mm) on Top Layer And Track (11.369mm,10.93mm)(13.269mm,10.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-1(12.799mm,11.43mm) on Top Layer And Track (11.369mm,11.93mm)(13.269mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R3-1(12.799mm,11.43mm) on Top Layer And Track (13.269mm,10.93mm)(13.269mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.114mm < 0.254mm) Between Pad R3-2(11.839mm,11.43mm) on Top Layer And Track (11.369mm,10.93mm)(11.369mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.114mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(11.839mm,11.43mm) on Top Layer And Track (11.369mm,10.93mm)(13.269mm,10.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.124mm < 0.254mm) Between Pad R3-2(11.839mm,11.43mm) on Top Layer And Track (11.369mm,11.93mm)(13.269mm,11.93mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.124mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.096mm < 0.254mm) Between Pad R4-1(26.406mm,4.445mm) on Multi-Layer And Text "R9" (25.4mm,2.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.096mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R4-1(26.406mm,4.445mm) on Multi-Layer And Track (21.406mm,4.445mm)(25.456mm,4.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R4-2(9.906mm,4.445mm) on Multi-Layer And Text "R13" (9.271mm,2.921mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R4-2(9.906mm,4.445mm) on Multi-Layer And Track (10.856mm,4.445mm)(14.906mm,4.445mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(1.651mm,13.716mm) on Top Layer And Track (0.762mm,11.049mm)(0.762mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(1.651mm,13.716mm) on Top Layer And Track (0.762mm,14.351mm)(2.54mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-1(1.651mm,13.716mm) on Top Layer And Track (2.54mm,11.049mm)(2.54mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(1.651mm,11.684mm) on Top Layer And Track (0.762mm,11.049mm)(0.762mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(1.651mm,11.684mm) on Top Layer And Track (0.762mm,11.049mm)(2.54mm,11.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R5-2(1.651mm,11.684mm) on Top Layer And Track (2.54mm,11.049mm)(2.54mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(35.56mm,13.716mm) on Top Layer And Track (34.671mm,11.049mm)(34.671mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(35.56mm,13.716mm) on Top Layer And Track (34.671mm,14.351mm)(36.449mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-1(35.56mm,13.716mm) on Top Layer And Track (36.449mm,11.049mm)(36.449mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(35.56mm,11.684mm) on Top Layer And Track (34.671mm,11.049mm)(34.671mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(35.56mm,11.684mm) on Top Layer And Track (34.671mm,11.049mm)(36.449mm,11.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R6-2(35.56mm,11.684mm) on Top Layer And Track (36.449mm,11.049mm)(36.449mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.11mm < 0.254mm) Between Pad R7-1(9.916mm,1.524mm) on Multi-Layer And Text "R14" (9.398mm,0.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.11mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.251mm < 0.254mm) Between Pad R7-1(9.916mm,1.524mm) on Multi-Layer And Track (10.866mm,1.524mm)(14.916mm,1.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.251mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.223mm < 0.254mm) Between Pad R7-2(26.416mm,1.524mm) on Multi-Layer And Text "R16" (25.4mm,0.127mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.223mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.25mm < 0.254mm) Between Pad R7-2(26.416mm,1.524mm) on Multi-Layer And Track (21.416mm,1.524mm)(25.466mm,1.524mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.25mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-1(33.528mm,13.716mm) on Top Layer And Track (32.639mm,11.049mm)(32.639mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-1(33.528mm,13.716mm) on Top Layer And Track (32.639mm,14.351mm)(34.417mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-1(33.528mm,13.716mm) on Top Layer And Track (34.417mm,11.049mm)(34.417mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-2(33.528mm,11.684mm) on Top Layer And Track (32.639mm,11.049mm)(32.639mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-2(33.528mm,11.684mm) on Top Layer And Track (32.639mm,11.049mm)(34.417mm,11.049mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R8-2(33.528mm,11.684mm) on Top Layer And Track (34.417mm,11.049mm)(34.417mm,14.351mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(24.257mm,3.937mm) on Top Layer And Track (21.59mm,3.048mm)(24.892mm,3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(24.257mm,3.937mm) on Top Layer And Track (21.59mm,4.826mm)(24.892mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-1(24.257mm,3.937mm) on Top Layer And Track (24.892mm,3.048mm)(24.892mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(22.225mm,3.937mm) on Top Layer And Track (21.59mm,3.048mm)(21.59mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(22.225mm,3.937mm) on Top Layer And Track (21.59mm,3.048mm)(24.892mm,3.048mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.025mm < 0.254mm) Between Pad R9-2(22.225mm,3.937mm) on Top Layer And Track (21.59mm,4.826mm)(24.892mm,4.826mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.025mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.199mm < 0.254mm) Between Pad U1-1(16.265mm,12.954mm) on Multi-Layer And Text "R15" (14.859mm,11.367mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.199mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U1-1(16.265mm,12.954mm) on Multi-Layer And Track (14.68mm,12.115mm)(15.618mm,13.054mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U1-1(16.265mm,12.954mm) on Multi-Layer And Track (15.618mm,13.054mm)(15.618mm,15.709mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U1-1(16.265mm,12.954mm) on Multi-Layer And Track (17.018mm,11.43mm)(17.018mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U1-1(16.265mm,12.954mm) on Multi-Layer And Track (17.018mm,13.208mm)(20.32mm,13.208mm) on Top Overlay [Top Overlay] to [Top Solder] clearance [0.213mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U1-2(12.065mm,12.954mm) on Multi-Layer And Track (12.712mm,12.115mm)(12.712mm,15.715mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.247mm < 0.254mm) Between Pad U1-3(12.065mm,14.754mm) on Multi-Layer And Track (12.712mm,12.115mm)(12.712mm,15.715mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.247mm]
   Violation between Silk To Solder Mask Clearance Constraint: (0.213mm < 0.254mm) Between Pad U1-4(16.265mm,14.754mm) on Multi-Layer And Track (15.618mm,13.054mm)(15.618mm,15.709mm) on Bottom Overlay [Bottom Overlay] to [Bottom Solder] clearance [0.213mm]
Rule Violations :117

Processing Rule : Silk to Silk (Clearance=0.254mm) (All),(All)
   Violation between Silk To Silk Clearance Constraint: (0.221mm < 0.254mm) Between Arc (29.21mm,13.208mm) on Bottom Overlay And Text "U2" (33.274mm,14.605mm) on Bottom Overlay Silk Text to Silk Clearance [0.221mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "J2" (29.464mm,3.048mm) on Top Overlay And Track (31.057mm,1.76mm)(31.057mm,4.59mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.197mm < 0.254mm) Between Text "J2" (29.464mm,3.048mm) on Top Overlay And Track (31.057mm,1.76mm)(31.057mm,4.59mm) on Top Overlay Silk Text to Silk Clearance [0.197mm]
   Violation between Silk To Silk Clearance Constraint: (0.091mm < 0.254mm) Between Text "J3" (19.304mm,14.986mm) on Top Overlay And Track (1.873mm,16.015mm)(34.703mm,16.015mm) on Top Overlay Silk Text to Silk Clearance [0.091mm]
   Violation between Silk To Silk Clearance Constraint: (0.229mm < 0.254mm) Between Text "LED1" (0.889mm,14.605mm) on Top Overlay And Text "R5" (1.27mm,14.605mm) on Top Overlay Silk Text to Silk Clearance [0.229mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "LED1" (0.889mm,14.605mm) on Top Overlay And Track (0.762mm,11.049mm)(0.762mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "LED1" (0.889mm,14.605mm) on Top Overlay And Track (0.762mm,14.351mm)(2.54mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "LED3" (36.83mm,15.367mm) on Top Overlay And Text "R6" (34.666mm,14.61mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.178mm < 0.254mm) Between Text "R1" (24.892mm,11.811mm) on Top Overlay And Track (24.8mm,12.943mm)(24.8mm,14.743mm) on Top Overlay Silk Text to Silk Clearance [0.178mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "R1" (24.892mm,11.811mm) on Top Overlay And Track (26mm,12.943mm)(26mm,14.743mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R10" (3.048mm,14.605mm) on Top Overlay And Track (2.794mm,11.049mm)(2.794mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R10" (3.048mm,14.605mm) on Top Overlay And Track (2.794mm,14.351mm)(4.572mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R10" (3.048mm,14.605mm) on Top Overlay And Track (4.572mm,11.049mm)(4.572mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R12" (14.859mm,9.525mm) on Top Overlay And Track (17.018mm,9.398mm)(17.018mm,11.176mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R12" (14.859mm,9.525mm) on Top Overlay And Track (17.018mm,9.398mm)(20.32mm,9.398mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.204mm < 0.254mm) Between Text "R13" (9.271mm,2.921mm) on Top Overlay And Track (11.557mm,2.794mm)(11.557mm,4.572mm) on Top Overlay Silk Text to Silk Clearance [0.204mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R14" (9.398mm,0.127mm) on Top Overlay And Track (11.557mm,0.635mm)(11.557mm,2.413mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.107mm < 0.254mm) Between Text "R14" (9.398mm,0.127mm) on Top Overlay And Track (11.557mm,0.635mm)(14.859mm,0.635mm) on Top Overlay Silk Text to Silk Clearance [0.107mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "R15" (14.859mm,11.367mm) on Top Overlay And Track (17.018mm,11.176mm)(20.32mm,11.176mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.077mm < 0.254mm) Between Text "R15" (14.859mm,11.367mm) on Top Overlay And Track (17.018mm,11.43mm)(17.018mm,13.208mm) on Top Overlay Silk Text to Silk Clearance [0.077mm]
   Violation between Silk To Silk Clearance Constraint: (0.085mm < 0.254mm) Between Text "R15" (14.859mm,11.367mm) on Top Overlay And Track (17.018mm,11.43mm)(20.32mm,11.43mm) on Top Overlay Silk Text to Silk Clearance [0.085mm]
   Violation between Silk To Silk Clearance Constraint: (0.227mm < 0.254mm) Between Text "R15" (14.859mm,11.367mm) on Top Overlay And Track (17.018mm,9.398mm)(17.018mm,11.176mm) on Top Overlay Silk Text to Silk Clearance [0.227mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R2" (7.62mm,11.049mm) on Top Overlay And Track (5.4mm,10.93mm)(7.3mm,10.93mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.189mm < 0.254mm) Between Text "R2" (7.62mm,11.049mm) on Top Overlay And Track (5.4mm,11.93mm)(7.3mm,11.93mm) on Top Overlay Silk Text to Silk Clearance [0.189mm]
   Violation between Silk To Silk Clearance Constraint: (0.168mm < 0.254mm) Between Text "R2" (7.62mm,11.049mm) on Top Overlay And Track (7.3mm,10.93mm)(7.3mm,11.93mm) on Top Overlay Silk Text to Silk Clearance [0.168mm]
   Violation between Silk To Silk Clearance Constraint: (0.237mm < 0.254mm) Between Text "R3" (11.684mm,9.779mm) on Top Overlay And Track (11.369mm,10.93mm)(13.269mm,10.93mm) on Top Overlay Silk Text to Silk Clearance [0.237mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R5" (1.27mm,14.605mm) on Top Overlay And Track (0.762mm,14.351mm)(2.54mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R5" (1.27mm,14.605mm) on Top Overlay And Track (2.54mm,11.049mm)(2.54mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R6" (34.666mm,14.61mm) on Top Overlay And Track (32.639mm,14.351mm)(34.417mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.181mm < 0.254mm) Between Text "R6" (34.666mm,14.61mm) on Top Overlay And Track (34.417mm,11.049mm)(34.417mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.181mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "R6" (34.666mm,14.61mm) on Top Overlay And Track (34.671mm,11.049mm)(34.671mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.081mm < 0.254mm) Between Text "R6" (34.666mm,14.61mm) on Top Overlay And Track (34.671mm,14.351mm)(36.449mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.081mm]
   Violation between Silk To Silk Clearance Constraint: (0.106mm < 0.254mm) Between Text "R8" (32.766mm,14.605mm) on Top Overlay And Track (32.639mm,11.049mm)(32.639mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.106mm]
   Violation between Silk To Silk Clearance Constraint: (0.076mm < 0.254mm) Between Text "R8" (32.766mm,14.605mm) on Top Overlay And Track (32.639mm,14.351mm)(34.417mm,14.351mm) on Top Overlay Silk Text to Silk Clearance [0.076mm]
Rule Violations :34

Processing Rule : Net Antennae (Tolerance=0mm) (All)
Rule Violations :0

Processing Rule : Height Constraint (Min=0mm) (Max=25.4mm) (Prefered=12.7mm) (All)
Rule Violations :0


Violations Detected : 176
Waived Violations : 0
Time Elapsed        : 00:00:01