<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file flip01_main.ncd.
Design name: FLIP
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HE
Package:     TQFP144
Performance: 4
Loading device for application trce from file 'xo2c7000.nph' in environment: C:/lscc/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 34.4.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sat Nov 02 11:34:40 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FLiP01_main.twr -gui -msgset C:/Users/Croci/OneDrive/Desktop/FLIP/FLiPGA01/promote.xml FLiP01_main.ncd FLiP01_main.prf 
Design file:     flip01_main.ncd
Preference file: flip01_main.prf
Device,speed:    LCMXO2-7000HE,4
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#par_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "CLKin" 116.306000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   0.904MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk" 163.666000 MHz (4096 errors)</FONT></A></LI>
</FONT>            4096 items scored, 4096 timing errors detected.
Warning:   2.035MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_2' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_343" 185.117000 MHz (540 errors)</FONT></A></LI>
</FONT>            540 items scored, 540 timing errors detected.
Warning:   2.383MHz is the maximum frequency for this preference.

<FONT COLOR=red><LI><A href='#par_twr_pref_0_3' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz (540 errors)</FONT></A></LI>
</FONT>            540 items scored, 540 timing errors detected.
Warning:   2.387MHz is the maximum frequency for this preference.

5 potential circuit loops found in timing analysis.
5 potential circuit loops found in timing analysis.
5 potential circuit loops found in timing analysis.
Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY NET "CLKin" 116.306000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 28.071ns (weighted slack = -1097.066ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.859ns  (23.6% logic, 76.4% route), 11 logic levels.

 Constraint Details:

     23.859ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 28.071ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     0.662     R16C19D.F0 to     R14C19C.D1 n1501
CTOF_DEL    ---     0.495     R14C19C.D1 to     R14C19C.F1 controllerIO/bufferIn/SLICE_400
ROUTE         4     1.517     R14C19C.F1 to     R16C16B.A1 n8208
CTOOFX_DEL  ---     0.721     R16C16B.A1 to   R16C16B.OFX0 ALU/i78_adj_67/SLICE_229
ROUTE         2     1.457   R16C16B.OFX0 to     R16C19B.B0 ALU/n48_adj_402
CTOF_DEL    ---     0.495     R16C19B.B0 to     R16C19B.F0 SLICE_467
ROUTE         1     1.450     R16C19B.F0 to     R17C18A.B0 n7281
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.859   (23.6% logic, 76.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 28.013ns (weighted slack = -1094.799ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.801ns  (23.6% logic, 76.4% route), 11 logic levels.

 Constraint Details:

     23.801ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 28.013ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     1.820     R16C19D.F0 to     R14C16C.B0 n1501
CTOF_DEL    ---     0.495     R14C16C.B0 to     R14C16C.F0 SLICE_383
ROUTE         2     1.468     R14C16C.F0 to     R17C16A.D1 ALU/n1630
CTOOFX_DEL  ---     0.721     R17C16A.D1 to   R17C16A.OFX0 ALU/i78_adj_64/SLICE_225
ROUTE         2     0.773   R17C16A.OFX0 to     R17C18A.C1 ALU/n48_adj_391
CTOF_DEL    ---     0.495     R17C18A.C1 to     R17C18A.F1 SLICE_366
ROUTE         1     0.967     R17C18A.F1 to     R17C18A.A0 n7279
CTOF_DEL    ---     0.495     R17C18A.A0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.801   (23.6% logic, 76.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.993ns (weighted slack = -1094.017ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.781ns  (25.7% logic, 74.3% route), 12 logic levels.

 Constraint Details:

     23.781ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.993ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.607     R16C22A.F1 to     R12C21A.D0 int2
CTOF_DEL    ---     0.495     R12C21A.D0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     4.691     R15C19A.F0 to     R16C15A.D1 n8226
CTOF_DEL    ---     0.495     R16C15A.D1 to     R16C15A.F1 ALU/SLICE_377
ROUTE         2     0.702     R16C15A.F1 to     R16C15A.B0 ALU/n6_adj_419
CTOF_DEL    ---     0.495     R16C15A.B0 to     R16C15A.F0 ALU/SLICE_377
ROUTE         2     1.427     R16C15A.F0 to     R16C16C.B0 ALU/n14_adj_420
CTOF_DEL    ---     0.495     R16C16C.B0 to     R16C16C.F0 ALU/SLICE_438
ROUTE         1     0.986     R16C16C.F0 to     R16C18D.A1 ALU/n7693
CTOOFX_DEL  ---     0.721     R16C18D.A1 to   R16C18D.OFX0 ALU/i78_adj_61/SLICE_220
ROUTE         2     0.637   R16C18D.OFX0 to     R16C19B.D0 ALU/n48_adj_385
CTOF_DEL    ---     0.495     R16C19B.D0 to     R16C19B.F0 SLICE_467
ROUTE         1     1.450     R16C19B.F0 to     R17C18A.B0 n7281
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.781   (25.7% logic, 74.3% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.891ns (weighted slack = -1090.031ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.679ns  (29.4% logic, 70.6% route), 12 logic levels.

 Constraint Details:

     23.679ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.891ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     2.725     R14C17A.F1 to     R18C14D.B0 n8221
C0TOFCO_DE  ---     1.023     R18C14D.B0 to    R18C14D.FCO ALU/SLICE_21
ROUTE         1     0.000    R18C14D.FCO to    R18C15A.FCI ALU/n6110
FCITOF0_DE  ---     0.585    R18C15A.FCI to     R18C15A.F0 ALU/SLICE_20
ROUTE         2     0.635     R18C15A.F0 to     R18C15B.D1 Result_7_N_130_7
CTOOFX_DEL  ---     0.721     R18C15B.D1 to   R18C15B.OFX0 ALU/i77/SLICE_234
ROUTE         1     1.385   R18C15B.OFX0 to     R17C17C.D0 ALU/n45_adj_410
CTOOFX_DEL  ---     0.721     R17C17C.D0 to   R17C17C.OFX0 ALU/i78/SLICE_219
ROUTE         2     1.014   R17C17C.OFX0 to     R17C18A.A1 ALU/n48
CTOF_DEL    ---     0.495     R17C18A.A1 to     R17C18A.F1 SLICE_366
ROUTE         1     0.967     R17C18A.F1 to     R17C18A.A0 n7279
CTOF_DEL    ---     0.495     R17C18A.A0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.679   (29.4% logic, 70.6% route), 12 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.827ns (weighted slack = -1087.530ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        ALUout/q_i0_i7  (to CLKin +)

   Delay:              23.433ns  (19.8% logic, 80.2% route), 9 logic levels.

 Constraint Details:

     23.433ns physical path delay SLICE_145 to SLICE_185 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.348ns M_SET requirement (totaling -4.394ns) by 27.827ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     1.820     R16C19D.F0 to     R14C16C.B0 n1501
CTOF_DEL    ---     0.495     R14C16C.B0 to     R14C16C.F0 SLICE_383
ROUTE         2     2.236     R14C16C.F0 to     R18C18B.A1 ALU/n1630
CTOOFX_DEL  ---     0.721     R18C18B.A1 to   R18C18B.OFX0 ALU/i75/SLICE_226
ROUTE         2     1.032   R18C18B.OFX0 to     R18C18D.B1 ALU/n42_adj_393
CTOF_DEL    ---     0.495     R18C18D.B1 to     R18C18D.F1 SLICE_163
ROUTE         2     1.306     R18C18D.F1 to     R16C19C.M1 flag_1 (to CLKin)
                  --------
                   23.433   (19.8% logic, 80.2% route), 9 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_185:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R16C19C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.714ns (weighted slack = -1083.114ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.502ns  (26.6% logic, 73.4% route), 11 logic levels.

 Constraint Details:

     23.502ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.714ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     2.725     R14C17A.F1 to     R18C14D.B0 n8221
CTOF1_DEL   ---     0.889     R18C14D.B0 to     R18C14D.F1 ALU/SLICE_21
ROUTE         1     0.958     R18C14D.F1 to     R17C15A.D1 Result_7_N_130_6
CTOOFX_DEL  ---     0.721     R17C15A.D1 to   R17C15A.OFX0 ALU/i77_adj_74/SLICE_236
ROUTE         1     1.498   R17C15A.OFX0 to     R16C18D.A0 ALU/n45_adj_424
CTOOFX_DEL  ---     0.721     R16C18D.A0 to   R16C18D.OFX0 ALU/i78_adj_61/SLICE_220
ROUTE         2     0.637   R16C18D.OFX0 to     R16C19B.D0 ALU/n48_adj_385
CTOF_DEL    ---     0.495     R16C19B.D0 to     R16C19B.F0 SLICE_467
ROUTE         1     1.450     R16C19B.F0 to     R17C18A.B0 n7281
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.502   (26.6% logic, 73.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.619ns (weighted slack = -1079.401ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.407ns  (21.9% logic, 78.1% route), 10 logic levels.

 Constraint Details:

     23.407ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.619ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     3.148     R16C19D.F0 to     R17C17C.D1 n1501
CTOOFX_DEL  ---     0.721     R17C17C.D1 to   R17C17C.OFX0 ALU/i78/SLICE_219
ROUTE         2     1.014   R17C17C.OFX0 to     R17C18A.A1 ALU/n48
CTOF_DEL    ---     0.495     R17C18A.A1 to     R17C18A.F1 SLICE_366
ROUTE         1     0.967     R17C18A.F1 to     R17C18A.A0 n7279
CTOF_DEL    ---     0.495     R17C18A.A0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.407   (21.9% logic, 78.1% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.560ns (weighted slack = -1077.095ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.348ns  (30.0% logic, 70.0% route), 13 logic levels.

 Constraint Details:

     23.348ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.560ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.607     R16C22A.F1 to     R12C21A.D0 int2
CTOF_DEL    ---     0.495     R12C21A.D0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     3.340     R15C19A.F0 to     R18C14A.A1 n8226
C1TOFCO_DE  ---     0.889     R18C14A.A1 to    R18C14A.FCO ALU/SLICE_8
ROUTE         1     0.000    R18C14A.FCO to    R18C14B.FCI ALU/n6107
FCITOFCO_D  ---     0.162    R18C14B.FCI to    R18C14B.FCO ALU/SLICE_5
ROUTE         1     0.000    R18C14B.FCO to    R18C14C.FCI ALU/n6108
FCITOF0_DE  ---     0.585    R18C14C.FCI to     R18C14C.F0 ALU/SLICE_26
ROUTE         1     1.299     R18C14C.F0 to     R16C14C.A1 Result_7_N_130_3
CTOOFX_DEL  ---     0.721     R16C14C.A1 to   R16C14C.OFX0 ALU/i77_adj_85/SLICE_241
ROUTE         1     1.042   R16C14C.OFX0 to     R16C16B.D0 ALU/n45_adj_408
CTOOFX_DEL  ---     0.721     R16C16B.D0 to   R16C16B.OFX0 ALU/i78_adj_67/SLICE_229
ROUTE         2     1.457   R16C16B.OFX0 to     R16C19B.B0 ALU/n48_adj_402
CTOF_DEL    ---     0.495     R16C19B.B0 to     R16C19B.F0 SLICE_467
ROUTE         1     1.450     R16C19B.F0 to     R17C18A.B0 n7281
CTOF_DEL    ---     0.495     R17C18A.B0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.348   (30.0% logic, 70.0% route), 13 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.473ns (weighted slack = -1073.695ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.261ns  (24.2% logic, 75.8% route), 11 logic levels.

 Constraint Details:

     23.261ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.473ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     1.386     R16C19D.F0 to     R16C16C.B1 n1501
CTOF_DEL    ---     0.495     R16C16C.B1 to     R16C16C.F1 ALU/SLICE_438
ROUTE         2     0.773     R16C16C.F1 to     R17C16C.C1 ALU/n1619
CTOOFX_DEL  ---     0.721     R17C16C.C1 to   R17C16C.OFX0 ALU/i78_adj_63/SLICE_224
ROUTE         2     1.362   R17C16C.OFX0 to     R17C18A.D1 ALU/n48_adj_389
CTOF_DEL    ---     0.495     R17C18A.D1 to     R17C18A.F1 SLICE_366
ROUTE         1     0.967     R17C18A.F1 to     R17C18A.A0 n7279
CTOF_DEL    ---     0.495     R17C18A.A0 to     R17C18A.F0 SLICE_366
ROUTE         1     0.744     R17C18A.F0 to     R18C18D.C0 n7314
CTOF_DEL    ---     0.495     R18C18D.C0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.261   (24.2% logic, 75.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.


Error: The following path exceeds requirements by 27.460ns (weighted slack = -1073.187ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              register_select/A_11  (from clk +)
   Destination:    FF         Data in        FLAG/q_i0_i0  (to CLKin +)

   Delay:              23.248ns  (22.1% logic, 77.9% route), 10 logic levels.

 Constraint Details:

     23.248ns physical path delay SLICE_145 to SLICE_163 exceeds
      (delay constraint based on source clock period of 6.110ns and destination clock period of 8.598ns)
      0.220ns delay constraint less
      4.266ns skew and
      0.166ns DIN_SET requirement (totaling -4.212ns) by 27.460ns

 Physical Path Details:

      Data path SLICE_145 to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R12C21B.CLK to     R12C21B.Q0 SLICE_145 (from clk)
ROUTE         1     1.941     R12C21B.Q0 to     R17C22D.A0 AX_sel
CTOF_DEL    ---     0.495     R17C22D.A0 to     R17C22D.F0 SLICE_465
ROUTE         2     0.973     R17C22D.F0 to     R16C22A.A1 ie_AX_N_9
CTOF_DEL    ---     0.495     R16C22A.A1 to     R16C22A.F1 SLICE_346
ROUTE         8     3.778     R16C22A.F1 to     R14C20C.A1 int2
CTOF_DEL    ---     0.495     R14C20C.A1 to     R14C20C.F1 SLICE_459
ROUTE         3     2.550     R14C20C.F1 to     R14C17A.A1 n6989
CTOF_DEL    ---     0.495     R14C17A.A1 to     R14C17A.F1 SLICE_148
ROUTE         8     3.159     R14C17A.F1 to     R16C19D.A0 n8221
CTOF_DEL    ---     0.495     R16C19D.A0 to     R16C19D.F0 SLICE_380
ROUTE        11     1.820     R16C19D.F0 to     R14C16C.B0 n1501
CTOF_DEL    ---     0.495     R14C16C.B0 to     R14C16C.F0 SLICE_383
ROUTE         2     2.236     R14C16C.F0 to     R18C18B.A1 ALU/n1630
CTOOFX_DEL  ---     0.721     R18C18B.A1 to   R18C18B.OFX0 ALU/i75/SLICE_226
ROUTE         2     1.032   R18C18B.OFX0 to     R18C18C.B0 ALU/n42_adj_393
CTOF_DEL    ---     0.495     R18C18C.B0 to     R18C18C.F0 SLICE_195
ROUTE         1     0.626     R18C18C.F0 to     R18C18D.D0 ALU/n7283
CTOF_DEL    ---     0.495     R18C18D.D0 to     R18C18D.F0 SLICE_163
ROUTE         1     0.000     R18C18D.F0 to    R18C18D.DI0 flag_0 (to CLKin)
                  --------
                   23.248   (22.1% logic, 77.9% route), 10 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

      Destination Clock Path CLK_in to SLICE_163:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R18C18D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

Warning:   0.904MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_1"></A>Preference: FREQUENCY NET "clk" 163.666000 MHz ;
            4096 items scored, 4096 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 20.814ns (weighted slack = -485.395ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop1/i1403  (from Q_N_343 +)
   Destination:    FF         Data in        flipflop1/Q_9_1404_1405_reset  (to clk +)

   Delay:               1.527ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      1.527ns physical path delay flipflop1/SLICE_168 to SLICE_294 exceeds
      (delay constraint based on source clock period of 5.402ns and destination clock period of 6.110ns)
      0.262ns delay constraint less
     19.267ns skew and
      0.282ns CE_SET requirement (totaling -19.287ns) by 20.814ns

 Physical Path Details:

      Data path flipflop1/SLICE_168 to SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C23C.CLK to     R14C23C.Q0 flipflop1/SLICE_168 (from Q_N_343)
ROUTE         3     1.075     R14C23C.Q0 to     R12C23C.CE flipflop1/clk_enable_4 (to clk)
                  --------
                    1.527   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.131     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.693     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.495     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     3.237     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.495     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   30.921   (23.5% logic, 76.5% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_294:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R12C23C.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 20.405ns (weighted slack = -475.857ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop1/i1403  (from Q_N_343 +)
   Destination:    FF         Data in        flipflop1/Q_9_1404_1405_set  (to clk +)

   Delay:               1.118ns  (40.4% logic, 59.6% route), 1 logic levels.

 Constraint Details:

      1.118ns physical path delay flipflop1/SLICE_168 to SLICE_385 exceeds
      (delay constraint based on source clock period of 5.402ns and destination clock period of 6.110ns)
      0.262ns delay constraint less
     19.267ns skew and
      0.282ns CE_SET requirement (totaling -19.287ns) by 20.405ns

 Physical Path Details:

      Data path flipflop1/SLICE_168 to SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C23C.CLK to     R14C23C.Q0 flipflop1/SLICE_168 (from Q_N_343)
ROUTE         3     0.666     R14C23C.Q0 to     R14C23A.CE flipflop1/clk_enable_4 (to clk)
                  --------
                    1.118   (40.4% logic, 59.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.131     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.693     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.495     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     3.237     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.495     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   30.921   (23.5% logic, 76.5% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_385:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R14C23A.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 20.025ns (weighted slack = -466.995ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop2/i1407  (from Q_N_343_adj_500 +)
   Destination:    FF         Data in        flipflop2/Q_9_1408_1409_reset  (to clk +)

   Delay:               1.855ns  (24.4% logic, 75.6% route), 1 logic levels.

 Constraint Details:

      1.855ns physical path delay SLICE_171 to SLICE_465 exceeds
      (delay constraint based on source clock period of 5.402ns and destination clock period of 6.110ns)
      0.262ns delay constraint less
     18.150ns skew and
      0.282ns CE_SET requirement (totaling -18.170ns) by 20.025ns

 Physical Path Details:

      Data path SLICE_171 to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q0 SLICE_171 (from Q_N_343_adj_500)
ROUTE         3     1.403     R17C20B.Q0 to     R17C22D.CE flipflop2/clk_enable_1 (to clk)
                  --------
                    1.855   (24.4% logic, 75.6% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.131     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.693     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.495     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.796     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.495     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   29.804   (24.4% logic, 75.6% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_465:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R17C22D.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 19.698ns (weighted slack = -459.369ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              flipflop2/i1407  (from Q_N_343_adj_500 +)
   Destination:    FF         Data in        flipflop2/Q_9_1408_1409_set  (to clk +)

   Delay:               1.528ns  (29.6% logic, 70.4% route), 1 logic levels.

 Constraint Details:

      1.528ns physical path delay SLICE_171 to SLICE_428 exceeds
      (delay constraint based on source clock period of 5.402ns and destination clock period of 6.110ns)
      0.262ns delay constraint less
     18.150ns skew and
      0.282ns CE_SET requirement (totaling -18.170ns) by 19.698ns

 Physical Path Details:

      Data path SLICE_171 to SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R17C20B.CLK to     R17C20B.Q0 SLICE_171 (from Q_N_343_adj_500)
ROUTE         3     1.076     R17C20B.Q0 to     R17C21B.CE flipflop2/clk_enable_1 (to clk)
                  --------
                    1.528   (29.6% logic, 70.4% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.131     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.693     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.495     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     2.500     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.495     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.796     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.495     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   29.804   (24.4% logic, 75.6% route), 13 logic levels.

      Destination Clock Path CLK_in to SLICE_428:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R17C21B.CLK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 24.019ns (weighted slack = -160.565ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram10/RAM0  (to clk +)
                   FF                        MEM1/ram10/RAM0

   Delay:              29.647ns  (20.6% logic, 79.4% route), 14 logic levels.

 Constraint Details:

     29.647ns physical path delay SLICE_193 to MEM1/ram10/SLICE_140 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 24.019ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram10/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     5.628     R12C24C.F0 to      R7C29A.B1 MEM1_addr_1
CTOF_DEL    ---     0.495      R7C29A.B1 to      R7C29A.F1 MEM1/ram2/SLICE_125
ROUTE         1     1.925      R7C29A.F1 to     R11C28D.A1 n1084
CTOOFX_DEL  ---     0.721     R11C28D.A1 to   R11C28D.OFX0 MEM1/i6643/SLICE_254
ROUTE         1     0.000   R11C28D.OFX0 to    R11C28C.FXA MEM1/n7337
FXTOOFX_DE  ---     0.241    R11C28C.FXA to   R11C28C.OFX1 MEM1/i6644/SLICE_262
ROUTE         1     0.000   R11C28C.OFX1 to    R11C28B.FXA MEM1/n7341
FXTOOFX_DE  ---     0.241    R11C28B.FXA to   R11C28B.OFX1 MEM1/i6645/SLICE_263
ROUTE         2     1.712   R11C28B.OFX1 to     R12C26C.C1 data_out_7_N_68_5
CTOF_DEL    ---     0.495     R12C26C.C1 to     R12C26C.F1 ISA/SLICE_437
ROUTE        16     3.986     R12C26C.F1 to     R10C29C.B1 MEM1_data_5
ZERO_DEL    ---     0.000     R10C29C.B1 to   R10C29C.WDO1 MEM1/ram10/SLICE_139
ROUTE         1     0.000   R10C29C.WDO1 to    R10C29A.WD1 MEM1/ram10/WD1_INT (to clk)
                  --------
                   29.647   (20.6% logic, 79.4% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram10/SLICE_140:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to    R10C29A.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 23.945ns (weighted slack = -160.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram2/RAM1  (to clk +)
                   FF                        MEM1/ram2/RAM1

   Delay:              29.573ns  (20.7% logic, 79.3% route), 14 logic levels.

 Constraint Details:

     29.573ns physical path delay SLICE_193 to MEM1/ram2/SLICE_126 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 23.945ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram2/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     4.737     R12C24C.F0 to      R8C30B.B0 MEM1_addr_1
CTOF_DEL    ---     0.495      R8C30B.B0 to      R8C30B.F0 MEM1/ram9/SLICE_117
ROUTE         1     1.877      R8C30B.F0 to      R9C29D.B1 n1093
CTOOFX_DEL  ---     0.721      R9C29D.B1 to    R9C29D.OFX0 MEM1/i6754/SLICE_258
ROUTE         1     0.000    R9C29D.OFX0 to     R9C29C.FXA MEM1/n7448
FXTOOFX_DE  ---     0.241     R9C29C.FXA to    R9C29C.OFX1 MEM1/i6755/SLICE_259
ROUTE         1     0.000    R9C29C.OFX1 to     R9C29B.FXA MEM1/n7452
FXTOOFX_DE  ---     0.241     R9C29B.FXA to    R9C29B.OFX1 MEM1/i6756/SLICE_260
ROUTE         2     2.596    R9C29B.OFX1 to     R14C25B.B1 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R14C25B.B1 to     R14C25B.F1 ISA/SLICE_339
ROUTE        16     3.967     R14C25B.F1 to      R7C29C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R7C29C.C1 to    R7C29C.WDO2 MEM1/ram2/SLICE_124
ROUTE         1     0.000    R7C29C.WDO2 to     R7C29B.WD0 MEM1/ram2/WD2_INT (to clk)
                  --------
                   29.573   (20.7% logic, 79.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram2/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to     R7C29B.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 23.945ns (weighted slack = -160.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram2/RAM1  (to clk +)
                   FF                        MEM1/ram2/RAM1

   Delay:              29.573ns  (20.7% logic, 79.3% route), 14 logic levels.

 Constraint Details:

     29.573ns physical path delay SLICE_193 to MEM1/ram2/SLICE_126 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 23.945ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram2/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     5.628     R12C24C.F0 to      R7C29B.B0 MEM1_addr_1
CTOF_DEL    ---     0.495      R7C29B.B0 to      R7C29B.F0 MEM1/ram2/SLICE_126
ROUTE         1     0.986      R7C29B.F0 to      R9C29D.A1 n1085
CTOOFX_DEL  ---     0.721      R9C29D.A1 to    R9C29D.OFX0 MEM1/i6754/SLICE_258
ROUTE         1     0.000    R9C29D.OFX0 to     R9C29C.FXA MEM1/n7448
FXTOOFX_DE  ---     0.241     R9C29C.FXA to    R9C29C.OFX1 MEM1/i6755/SLICE_259
ROUTE         1     0.000    R9C29C.OFX1 to     R9C29B.FXA MEM1/n7452
FXTOOFX_DE  ---     0.241     R9C29B.FXA to    R9C29B.OFX1 MEM1/i6756/SLICE_260
ROUTE         2     2.596    R9C29B.OFX1 to     R14C25B.B1 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R14C25B.B1 to     R14C25B.F1 ISA/SLICE_339
ROUTE        16     3.967     R14C25B.F1 to      R7C29C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R7C29C.C1 to    R7C29C.WDO2 MEM1/ram2/SLICE_124
ROUTE         1     0.000    R7C29C.WDO2 to     R7C29B.WD0 MEM1/ram2/WD2_INT (to clk)
                  --------
                   29.573   (20.7% logic, 79.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram2/SLICE_126:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to     R7C29B.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 23.945ns (weighted slack = -160.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram7/RAM1  (to clk +)
                   FF                        MEM1/ram7/RAM1

   Delay:              29.573ns  (20.7% logic, 79.3% route), 14 logic levels.

 Constraint Details:

     29.573ns physical path delay SLICE_193 to MEM1/ram7/SLICE_108 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 23.945ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram7/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     5.628     R12C24C.F0 to      R7C29B.B0 MEM1_addr_1
CTOF_DEL    ---     0.495      R7C29B.B0 to      R7C29B.F0 MEM1/ram2/SLICE_126
ROUTE         1     0.986      R7C29B.F0 to      R9C29D.A1 n1085
CTOOFX_DEL  ---     0.721      R9C29D.A1 to    R9C29D.OFX0 MEM1/i6754/SLICE_258
ROUTE         1     0.000    R9C29D.OFX0 to     R9C29C.FXA MEM1/n7448
FXTOOFX_DE  ---     0.241     R9C29C.FXA to    R9C29C.OFX1 MEM1/i6755/SLICE_259
ROUTE         1     0.000    R9C29C.OFX1 to     R9C29B.FXA MEM1/n7452
FXTOOFX_DE  ---     0.241     R9C29B.FXA to    R9C29B.OFX1 MEM1/i6756/SLICE_260
ROUTE         2     2.596    R9C29B.OFX1 to     R14C25B.B1 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R14C25B.B1 to     R14C25B.F1 ISA/SLICE_339
ROUTE        16     3.967     R14C25B.F1 to      R9C28C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R9C28C.C1 to    R9C28C.WDO2 MEM1/ram7/SLICE_106
ROUTE         1     0.000    R9C28C.WDO2 to     R9C28B.WD0 MEM1/ram7/WD2_INT (to clk)
                  --------
                   29.573   (20.7% logic, 79.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram7/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to     R9C28B.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 23.945ns (weighted slack = -160.070ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram7/RAM1  (to clk +)
                   FF                        MEM1/ram7/RAM1

   Delay:              29.573ns  (20.7% logic, 79.3% route), 14 logic levels.

 Constraint Details:

     29.573ns physical path delay SLICE_193 to MEM1/ram7/SLICE_108 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 23.945ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram7/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     4.737     R12C24C.F0 to      R8C30B.B0 MEM1_addr_1
CTOF_DEL    ---     0.495      R8C30B.B0 to      R8C30B.F0 MEM1/ram9/SLICE_117
ROUTE         1     1.877      R8C30B.F0 to      R9C29D.B1 n1093
CTOOFX_DEL  ---     0.721      R9C29D.B1 to    R9C29D.OFX0 MEM1/i6754/SLICE_258
ROUTE         1     0.000    R9C29D.OFX0 to     R9C29C.FXA MEM1/n7448
FXTOOFX_DE  ---     0.241     R9C29C.FXA to    R9C29C.OFX1 MEM1/i6755/SLICE_259
ROUTE         1     0.000    R9C29C.OFX1 to     R9C29B.FXA MEM1/n7452
FXTOOFX_DE  ---     0.241     R9C29B.FXA to    R9C29B.OFX1 MEM1/i6756/SLICE_260
ROUTE         2     2.596    R9C29B.OFX1 to     R14C25B.B1 data_out_7_N_68_6
CTOF_DEL    ---     0.495     R14C25B.B1 to     R14C25B.F1 ISA/SLICE_339
ROUTE        16     3.967     R14C25B.F1 to      R9C28C.C1 MEM1_data_6
ZERO_DEL    ---     0.000      R9C28C.C1 to    R9C28C.WDO2 MEM1/ram7/SLICE_106
ROUTE         1     0.000    R9C28C.WDO2 to     R9C28B.WD0 MEM1/ram7/WD2_INT (to clk)
                  --------
                   29.573   (20.7% logic, 79.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram7/SLICE_108:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to     R9C28B.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.


Error: The following path exceeds requirements by 23.917ns (weighted slack = -159.883ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram2/RAM0  (to clk +)
                   FF                        MEM1/ram2/RAM0

   Delay:              29.545ns  (20.7% logic, 79.3% route), 14 logic levels.

 Constraint Details:

     29.545ns physical path delay SLICE_193 to MEM1/ram2/SLICE_125 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.914ns delay constraint less
     -4.266ns skew and
     -0.448ns WD_SET requirement (totaling 5.628ns) by 23.917ns

 Physical Path Details:

      Data path SLICE_193 to MEM1/ram2/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     3.746     R14C24A.Q0 to     R17C21B.D1 out_uPC_6
CTOF_DEL    ---     0.495     R17C21B.D1 to     R17C21B.F1 SLICE_428
ROUTE         6     1.107     R17C21B.F1 to     R16C23A.D0 n14
CTOF_DEL    ---     0.495     R16C23A.D0 to     R16C23A.F0 ISA/SLICE_285
ROUTE         1     0.656     R16C23A.F0 to     R16C23A.A1 ISA/n8343
CTOF_DEL    ---     0.495     R16C23A.A1 to     R16C23A.F1 ISA/SLICE_285
ROUTE         1     1.336     R16C23A.F1 to     R15C22D.B0 ISA/n8344
CTOF_DEL    ---     0.495     R15C22D.B0 to     R15C22D.F0 SLICE_329
ROUTE         4     0.987     R15C22D.F0 to     R14C22C.A0 n7120
CTOF_DEL    ---     0.495     R14C22C.A0 to     R14C22C.F0 SLICE_352
ROUTE         9     0.461     R14C22C.F0 to     R14C22B.C1 n8271
CTOF_DEL    ---     0.495     R14C22B.C1 to     R14C22B.F1 SLICE_316
ROUTE         3     1.993     R14C22B.F1 to     R12C24C.B0 buffer11/n4_adj_377
CTOF_DEL    ---     0.495     R12C24C.B0 to     R12C24C.F0 SLICE_469
ROUTE       160     5.628     R12C24C.F0 to      R7C29A.B0 MEM1_addr_1
CTOF_DEL    ---     0.495      R7C29A.B0 to      R7C29A.F0 MEM1/ram2/SLICE_125
ROUTE         1     1.506      R7C29A.F0 to     R10C28D.C1 n1083
CTOOFX_DEL  ---     0.721     R10C28D.C1 to   R10C28D.OFX0 MEM1/i6676/SLICE_269
ROUTE         1     0.000   R10C28D.OFX0 to    R10C28C.FXA MEM1/n7370
FXTOOFX_DE  ---     0.241    R10C28C.FXA to   R10C28C.OFX1 MEM1/i6677/SLICE_270
ROUTE         1     0.000   R10C28C.OFX1 to    R10C28B.FXA MEM1/n7374
FXTOOFX_DE  ---     0.241    R10C28B.FXA to   R10C28B.OFX1 MEM1/i6678/SLICE_271
ROUTE         2     1.986   R10C28B.OFX1 to     R12C26B.B0 data_out_7_N_68_4
CTOF_DEL    ---     0.495     R12C26B.B0 to     R12C26B.F0 ISA/SLICE_435
ROUTE        16     4.029     R12C26B.F0 to      R7C29C.A1 MEM1_data_4
ZERO_DEL    ---     0.000      R7C29C.A1 to    R7C29C.WDO0 MEM1/ram2/SLICE_124
ROUTE         1     0.000    R7C29C.WDO0 to     R7C29A.WD0 MEM1/ram2/WD0_INT (to clk)
                  --------
                   29.545   (20.7% logic, 79.3% route), 14 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram2/SLICE_125:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.452     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     3.814      R2C19D.Q0 to     R7C29A.WCK clk
                  --------
                   11.654   (19.9% logic, 80.1% route), 3 logic levels.

Warning:   2.035MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_2"></A>Preference: FREQUENCY NET "Q_N_343" 185.117000 MHz ;
            540 items scored, 540 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 17.333ns (weighted slack = -414.305ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              21.090ns  (25.6% logic, 74.4% route), 11 logic levels.

 Constraint Details:

     21.090ns physical path delay SLICE_179 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 17.333ns

 Physical Path Details:

      Data path SLICE_179 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   21.090   (25.6% logic, 74.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 17.021ns (weighted slack = -406.847ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.778ns  (26.0% logic, 74.0% route), 11 logic levels.

 Constraint Details:

     20.778ns physical path delay SLICE_190 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 17.021ns

 Physical Path Details:

      Data path SLICE_190 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C23D.CLK to     R14C23D.Q1 SLICE_190 (from CLKin)
ROUTE        57     4.616     R14C23D.Q1 to     R17C21A.A1 out_uPC_1
CTOF_DEL    ---     0.495     R17C21A.A1 to     R17C21A.F1 ISA/SLICE_313
ROUTE         2     0.995     R17C21A.F1 to     R15C21C.A0 ISA/n7268
CTOF_DEL    ---     0.495     R15C21C.A0 to     R15C21C.F0 SLICE_305
ROUTE         1     0.645     R15C21C.F0 to     R16C21B.D0 ISA/n7150
CTOF_DEL    ---     0.495     R16C21B.D0 to     R16C21B.F0 SLICE_303
ROUTE         1     1.023     R16C21B.F0 to     R16C23D.B0 ISA/n4
CTOF_DEL    ---     0.495     R16C23D.B0 to     R16C23D.F0 SLICE_302
ROUTE         2     0.982     R16C23D.F0 to     R16C23B.A1 n4184
CTOF_DEL    ---     0.495     R16C23B.A1 to     R16C23B.F1 ISA/SLICE_358
ROUTE         1     0.744     R16C23B.F1 to     R16C22A.C0 ISA/n6
CTOF_DEL    ---     0.495     R16C22A.C0 to     R16C22A.F0 SLICE_346
ROUTE         3     0.643     R16C22A.F0 to     R16C22A.D1 n4186
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.992     R16C22A.F1 to     R12C20C.B0 int2
CTOF_DEL    ---     0.495     R12C20C.B0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.778   (26.0% logic, 74.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C23D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.631ns (weighted slack = -397.525ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.388ns  (26.5% logic, 73.5% route), 11 logic levels.

 Constraint Details:

     20.388ns physical path delay SLICE_45 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.631ns

 Physical Path Details:

      Data path SLICE_45 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25A.CLK to     R15C25A.Q0 SLICE_45 (from CLKin)
ROUTE        31     2.620     R15C25A.Q0 to     R15C21C.D1 out_uPC_7
CTOF_DEL    ---     0.495     R15C21C.D1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.388   (26.5% logic, 73.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R15C25A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.628ns (weighted slack = -397.453ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.385ns  (26.5% logic, 73.5% route), 11 logic levels.

 Constraint Details:

     20.385ns physical path delay SLICE_45 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.628ns

 Physical Path Details:

      Data path SLICE_45 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25A.CLK to     R15C25A.Q0 SLICE_45 (from CLKin)
ROUTE        31     3.872     R15C25A.Q0 to     R15C22A.B0 out_uPC_7
CTOF_DEL    ---     0.495     R15C22A.B0 to     R15C22A.F0 SLICE_357
ROUTE        18     1.995     R15C22A.F0 to     R17C20D.B1 n8285
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.385   (26.5% logic, 73.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R15C25A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.524ns (weighted slack = -394.967ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.281ns  (26.6% logic, 73.4% route), 11 logic levels.

 Constraint Details:

     20.281ns physical path delay SLICE_179 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.524ns

 Physical Path Details:

      Data path SLICE_179 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.768     R14C24C.Q1 to     R15C22A.D0 n8734
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_357
ROUTE        18     1.995     R15C22A.F0 to     R17C20D.B1 n8285
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.281   (26.6% logic, 73.4% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.456ns (weighted slack = -393.342ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_255  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.213ns  (26.7% logic, 73.3% route), 11 logic levels.

 Constraint Details:

     20.213ns physical path delay SLICE_179 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.456ns

 Physical Path Details:

      Data path SLICE_179 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q0 SLICE_179 (from CLKin)
ROUTE        16     3.290     R14C24C.Q0 to     R16C23C.A1 n8733
CTOF_DEL    ---     0.495     R16C23C.A1 to     R16C23C.F1 ISA/SLICE_307
ROUTE         8     1.855     R16C23C.F1 to     R16C20B.B0 n11
CTOF_DEL    ---     0.495     R16C20B.B0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.213   (26.7% logic, 73.3% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.412ns (weighted slack = -392.290ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5_rep_257  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.169ns  (26.8% logic, 73.2% route), 11 logic levels.

 Constraint Details:

     20.169ns physical path delay SLICE_180 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.412ns

 Physical Path Details:

      Data path SLICE_180 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C20C.CLK to     R16C20C.Q0 SLICE_180 (from CLKin)
ROUTE        16     2.401     R16C20C.Q0 to     R15C21C.C1 n8735
CTOF_DEL    ---     0.495     R15C21C.C1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.169   (26.8% logic, 73.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R16C20C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 16.377ns (weighted slack = -391.454ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_255  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              20.134ns  (26.8% logic, 73.2% route), 11 logic levels.

 Constraint Details:

     20.134ns physical path delay SLICE_179 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 16.377ns

 Physical Path Details:

      Data path SLICE_179 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q0 SLICE_179 (from CLKin)
ROUTE        16     3.547     R14C24C.Q0 to     R14C21D.C1 n8733
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 ISA/SLICE_432
ROUTE         1     1.420     R14C21D.F1 to     R15C21C.B0 ISA/n4080
CTOF_DEL    ---     0.495     R15C21C.B0 to     R15C21C.F0 SLICE_305
ROUTE         1     0.645     R15C21C.F0 to     R16C21B.D0 ISA/n7150
CTOF_DEL    ---     0.495     R16C21B.D0 to     R16C21B.F0 SLICE_303
ROUTE         1     1.023     R16C21B.F0 to     R16C23D.B0 ISA/n4
CTOF_DEL    ---     0.495     R16C23D.B0 to     R16C23D.F0 SLICE_302
ROUTE         2     0.982     R16C23D.F0 to     R16C23B.A1 n4184
CTOF_DEL    ---     0.495     R16C23B.A1 to     R16C23B.F1 ISA/SLICE_358
ROUTE         1     0.744     R16C23B.F1 to     R16C22A.C0 ISA/n6
CTOF_DEL    ---     0.495     R16C22A.C0 to     R16C22A.F0 SLICE_346
ROUTE         3     0.643     R16C22A.F0 to     R16C22A.D1 n4186
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.992     R16C22A.F1 to     R12C20C.B0 int2
CTOF_DEL    ---     0.495     R12C20C.B0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   20.134   (26.8% logic, 73.2% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 15.952ns (weighted slack = -381.295ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              19.709ns  (27.4% logic, 72.6% route), 11 logic levels.

 Constraint Details:

     19.709ns physical path delay SLICE_179 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 15.952ns

 Physical Path Details:

      Data path SLICE_179 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     1.869     R15C21C.F1 to     R17C20D.A1 n8303
CTOF_DEL    ---     0.495     R17C20D.A1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   19.709   (27.4% logic, 72.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.


Error: The following path exceeds requirements by 15.895ns (weighted slack = -379.933ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:              19.652ns  (27.5% logic, 72.5% route), 11 logic levels.

 Constraint Details:

     19.652ns physical path delay SLICE_193 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.264ns skew and
      0.733ns LSRREC_SET requirement (totaling 3.757ns) by 15.895ns

 Physical Path Details:

      Data path SLICE_193 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     1.884     R14C24A.Q0 to     R15C21C.A1 out_uPC_6
CTOF_DEL    ---     0.495     R15C21C.A1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.885     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.495     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.662     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                   19.652   (27.5% logic, 72.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C23A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C23A.D1 to     R14C23A.F1 SLICE_385
ROUTE         1     0.693     R14C23A.F1 to     R14C23A.B0 n8245
CTOF_DEL    ---     0.495     R14C23A.B0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.625     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   11.652   (28.4% logic, 71.6% route), 5 logic levels.

Warning:   2.383MHz is the maximum frequency for this preference.


================================================================================
<A name="par_twr_pref_0_3"></A>Preference: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;
            540 items scored, 540 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 17.302ns (weighted slack = -413.564ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              21.456ns  (25.2% logic, 74.8% route), 11 logic levels.

 Constraint Details:

     21.456ns physical path delay SLICE_179 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 17.302ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   21.456   (25.2% logic, 74.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.990ns (weighted slack = -406.106ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              21.144ns  (25.5% logic, 74.5% route), 11 logic levels.

 Constraint Details:

     21.144ns physical path delay SLICE_190 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.990ns

 Physical Path Details:

      Data path SLICE_190 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C23D.CLK to     R14C23D.Q1 SLICE_190 (from CLKin)
ROUTE        57     4.616     R14C23D.Q1 to     R17C21A.A1 out_uPC_1
CTOF_DEL    ---     0.495     R17C21A.A1 to     R17C21A.F1 ISA/SLICE_313
ROUTE         2     0.995     R17C21A.F1 to     R15C21C.A0 ISA/n7268
CTOF_DEL    ---     0.495     R15C21C.A0 to     R15C21C.F0 SLICE_305
ROUTE         1     0.645     R15C21C.F0 to     R16C21B.D0 ISA/n7150
CTOF_DEL    ---     0.495     R16C21B.D0 to     R16C21B.F0 SLICE_303
ROUTE         1     1.023     R16C21B.F0 to     R16C23D.B0 ISA/n4
CTOF_DEL    ---     0.495     R16C23D.B0 to     R16C23D.F0 SLICE_302
ROUTE         2     0.982     R16C23D.F0 to     R16C23B.A1 n4184
CTOF_DEL    ---     0.495     R16C23B.A1 to     R16C23B.F1 ISA/SLICE_358
ROUTE         1     0.744     R16C23B.F1 to     R16C22A.C0 ISA/n6
CTOF_DEL    ---     0.495     R16C22A.C0 to     R16C22A.F0 SLICE_346
ROUTE         3     0.643     R16C22A.F0 to     R16C22A.D1 n4186
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.992     R16C22A.F1 to     R12C20C.B0 int2
CTOF_DEL    ---     0.495     R12C20C.B0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   21.144   (25.5% logic, 74.5% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C23D.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.600ns (weighted slack = -396.784ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.754ns  (26.0% logic, 74.0% route), 11 logic levels.

 Constraint Details:

     20.754ns physical path delay SLICE_45 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.600ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25A.CLK to     R15C25A.Q0 SLICE_45 (from CLKin)
ROUTE        31     2.620     R15C25A.Q0 to     R15C21C.D1 out_uPC_7
CTOF_DEL    ---     0.495     R15C21C.D1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.754   (26.0% logic, 74.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R15C25A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.597ns (weighted slack = -396.712ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i7  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.751ns  (26.0% logic, 74.0% route), 11 logic levels.

 Constraint Details:

     20.751ns physical path delay SLICE_45 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.597ns

 Physical Path Details:

      Data path SLICE_45 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R15C25A.CLK to     R15C25A.Q0 SLICE_45 (from CLKin)
ROUTE        31     3.872     R15C25A.Q0 to     R15C22A.B0 out_uPC_7
CTOF_DEL    ---     0.495     R15C22A.B0 to     R15C22A.F0 SLICE_357
ROUTE        18     1.995     R15C22A.F0 to     R17C20D.B1 n8285
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.751   (26.0% logic, 74.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_45:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R15C25A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.493ns (weighted slack = -394.226ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.647ns  (26.2% logic, 73.8% route), 11 logic levels.

 Constraint Details:

     20.647ns physical path delay SLICE_179 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.493ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.768     R14C24C.Q1 to     R15C22A.D0 n8734
CTOF_DEL    ---     0.495     R15C22A.D0 to     R15C22A.F0 SLICE_357
ROUTE        18     1.995     R15C22A.F0 to     R17C20D.B1 n8285
CTOF_DEL    ---     0.495     R17C20D.B1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.647   (26.2% logic, 73.8% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.425ns (weighted slack = -392.601ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_255  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.579ns  (26.3% logic, 73.7% route), 11 logic levels.

 Constraint Details:

     20.579ns physical path delay SLICE_179 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.425ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q0 SLICE_179 (from CLKin)
ROUTE        16     3.290     R14C24C.Q0 to     R16C23C.A1 n8733
CTOF_DEL    ---     0.495     R16C23C.A1 to     R16C23C.F1 ISA/SLICE_307
ROUTE         8     1.855     R16C23C.F1 to     R16C20B.B0 n11
CTOF_DEL    ---     0.495     R16C20B.B0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.579   (26.3% logic, 73.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.381ns (weighted slack = -391.549ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5_rep_257  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.535ns  (26.3% logic, 73.7% route), 11 logic levels.

 Constraint Details:

     20.535ns physical path delay SLICE_180 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.381ns

 Physical Path Details:

      Data path SLICE_180 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R16C20C.CLK to     R16C20C.Q0 SLICE_180 (from CLKin)
ROUTE        16     2.401     R16C20C.Q0 to     R15C21C.C1 n8735
CTOF_DEL    ---     0.495     R15C21C.C1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.535   (26.3% logic, 73.7% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_180:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R16C20C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 16.346ns (weighted slack = -390.713ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3_rep_255  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.500ns  (26.4% logic, 73.6% route), 11 logic levels.

 Constraint Details:

     20.500ns physical path delay SLICE_179 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 16.346ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q0 SLICE_179 (from CLKin)
ROUTE        16     3.547     R14C24C.Q0 to     R14C21D.C1 n8733
CTOF_DEL    ---     0.495     R14C21D.C1 to     R14C21D.F1 ISA/SLICE_432
ROUTE         1     1.420     R14C21D.F1 to     R15C21C.B0 ISA/n4080
CTOF_DEL    ---     0.495     R15C21C.B0 to     R15C21C.F0 SLICE_305
ROUTE         1     0.645     R15C21C.F0 to     R16C21B.D0 ISA/n7150
CTOF_DEL    ---     0.495     R16C21B.D0 to     R16C21B.F0 SLICE_303
ROUTE         1     1.023     R16C21B.F0 to     R16C23D.B0 ISA/n4
CTOF_DEL    ---     0.495     R16C23D.B0 to     R16C23D.F0 SLICE_302
ROUTE         2     0.982     R16C23D.F0 to     R16C23B.A1 n4184
CTOF_DEL    ---     0.495     R16C23B.A1 to     R16C23B.F1 ISA/SLICE_358
ROUTE         1     0.744     R16C23B.F1 to     R16C22A.C0 ISA/n6
CTOF_DEL    ---     0.495     R16C22A.C0 to     R16C22A.F0 SLICE_346
ROUTE         3     0.643     R16C22A.F0 to     R16C22A.D1 n4186
CTOF_DEL    ---     0.495     R16C22A.D1 to     R16C22A.F1 SLICE_346
ROUTE         8     1.992     R16C22A.F1 to     R12C20C.B0 int2
CTOF_DEL    ---     0.495     R12C20C.B0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.500   (26.4% logic, 73.6% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 15.921ns (weighted slack = -380.554ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4_rep_256  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.075ns  (26.9% logic, 73.1% route), 11 logic levels.

 Constraint Details:

     20.075ns physical path delay SLICE_179 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 15.921ns

 Physical Path Details:

      Data path SLICE_179 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24C.CLK to     R14C24C.Q1 SLICE_179 (from CLKin)
ROUTE        15     3.322     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.495     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     1.869     R15C21C.F1 to     R17C20D.A1 n8303
CTOF_DEL    ---     0.495     R17C20D.A1 to     R17C20D.F1 ISA/SLICE_340
ROUTE         3     0.445     R17C20D.F1 to     R17C20D.C0 ISA/n3835
CTOF_DEL    ---     0.495     R17C20D.C0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.075   (26.9% logic, 73.1% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_179:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24C.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.


Error: The following path exceeds requirements by 15.864ns (weighted slack = -379.192ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:              20.018ns  (27.0% logic, 73.0% route), 11 logic levels.

 Constraint Details:

     20.018ns physical path delay SLICE_193 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.226ns delay constraint less
     -4.661ns skew and
      0.733ns LSRREC_SET requirement (totaling 4.154ns) by 15.864ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.452    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     1.884     R14C24A.Q0 to     R15C21C.A1 out_uPC_6
CTOF_DEL    ---     0.495     R15C21C.A1 to     R15C21C.F1 SLICE_305
ROUTE         6     2.700     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.495     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.995     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.495     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.744     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.495     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.991     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.495     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     1.193     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.495     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     1.571     R14C21A.F0 to     R12C20C.D1 control_signal_33
CTOF_DEL    ---     0.495     R12C20C.D1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.436     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.495     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     1.189     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.495     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     1.324     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.495     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     1.589     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                   20.018   (27.0% logic, 73.0% route), 11 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    7.388   (25.3% logic, 74.7% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.372         27.PAD to       27.PADDI CLK_in
ROUTE         1     1.890       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.495      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     3.631      R21C2D.F1 to    R11C23C.CLK CLKin
REG_DEL     ---     0.452    R11C23C.CLK to     R11C23C.Q0 SLICE_186
ROUTE         4     1.504     R11C23C.Q0 to     R14C22A.D1 out_MAR_0
CTOF_DEL    ---     0.495     R14C22A.D1 to     R14C22A.F1 buffer11/SLICE_391
ROUTE         1     0.766     R14C22A.F1 to     R14C20A.C0 n7_adj_501
CTOF_DEL    ---     0.495     R14C20A.C0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.949     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   12.049   (27.5% logic, 72.5% route), 5 logic levels.

Warning:   2.387MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKin" 116.306000 MHz ;  |  116.306 MHz|    0.904 MHz|  11 *
                                        |             |             |
FREQUENCY NET "clk" 163.666000 MHz ;    |  163.666 MHz|    2.035 MHz|   1 *
                                        |             |             |
FREQUENCY NET "Q_N_343" 185.117000 MHz  |             |             |
;                                       |  185.117 MHz|    2.383 MHz|  11 *
                                        |             |             |
FREQUENCY NET "Q_N_343_adj_500"         |             |             |
185.117000 MHz ;                        |  185.117 MHz|    2.387 MHz|  11 *
                                        |             |             |
----------------------------------------------------------------------------


4 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8271">n8271</a>                                   |       9|    3539|     38.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n7120">n7120</a>                                   |       4|    2954|     31.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n8344">ISA/n8344</a>                               |       1|    2908|     31.36%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n14">n14</a>                                     |       6|    2867|     30.92%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_addr_1">MEM1_addr_1</a>                             |     160|    2836|     30.59%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=flag_0">flag_0</a>                                  |       1|    2590|     27.93%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=buffer11/n4_adj_377">buffer11/n4_adj_377</a>                     |       3|    2372|     25.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=int2">int2</a>                                    |       8|    2300|     24.81%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n8343">ISA/n8343</a>                               |       1|    2294|     24.74%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n7314">n7314</a>                                   |       1|    2169|     23.39%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out_uPC_6">out_uPC_6</a>                               |      37|    2060|     22.22%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=data_out_7_N_68_6">data_out_7_N_68_6</a>                       |       2|    1884|     20.32%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_data_6">MEM1_data_6</a>                             |      16|    1868|     20.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8226">n8226</a>                                   |      26|    1656|     17.86%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n6999">n6999</a>                                   |       3|    1572|     16.95%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=control_signal_33">control_signal_33</a>                       |       8|    1499|     16.17%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4184">n4184</a>                                   |       2|    1490|     16.07%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n4186">n4186</a>                                   |       3|    1447|     15.61%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n7225">ISA/n7225</a>                               |       1|    1443|     15.56%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n6">ISA/n6</a>                                  |       1|    1399|     15.09%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n7011">ISA/n7011</a>                               |       3|    1368|     14.75%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8734">n8734</a>                                   |      15|    1298|     14.00%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n7281">n7281</a>                                   |       1|    1282|     13.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n4162">ISA/n4162</a>                               |       3|    1161|     12.52%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n5">ISA/n5</a>                                  |       1|    1153|     12.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out_uPC_7">out_uPC_7</a>                               |      31|    1152|     12.42%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8220">n8220</a>                                   |      19|    1097|     11.83%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1/n7452">MEM1/n7452</a>                              |       1|     968|     10.44%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ALU/n48">ALU/n48</a>                                 |       2|     941|     10.15%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=controllerIO/bufferIn/n4_adj_347">controllerIO/bufferIn/n4_adj_347</a>        |       1|     940|     10.14%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk   Source: SLICE_162.Q0   Loads: 76
   Covered under: FREQUENCY NET "clk" 163.666000 MHz ;

   Data transfers from:
   Clock Domain: Q_N_343_adj_500   Source: controllerIO/SLICE_397.F0
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 1

   Clock Domain: Q_N_343   Source: SLICE_385.F0
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 1

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 44

Clock Domain: Q_N_343_adj_500   Source: controllerIO/SLICE_397.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;   Transfers: 21

Clock Domain: Q_N_343   Source: SLICE_385.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "Q_N_343" 185.117000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "Q_N_343" 185.117000 MHz ;   Transfers: 21

Clock Domain: CLKin   Source: ISA/SLICE_449.F1   Loads: 60
   Covered under: FREQUENCY NET "CLKin" 116.306000 MHz ;

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "CLKin" 116.306000 MHz ;   Transfers: 130


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 9272  Score: 2065833998
Cumulative negative slack: 2065833998

Constraints cover 1620751 paths, 16 nets, and 4162 connections (98.93% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2</big></U></B>
Sat Nov 02 11:34:41 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 4 -sphld m -o FLiP01_main.twr -gui -msgset C:/Users/Croci/OneDrive/Desktop/FLIP/FLiPGA01/promote.xml FLiP01_main.ncd FLiP01_main.prf 
Design file:     flip01_main.ncd
Preference file: flip01_main.prf
Device,speed:    LCMXO2-7000HE,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY NET "CLKin" 116.306000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_1' Target='right'><FONT COLOR=red>FREQUENCY NET "clk" 163.666000 MHz (2014 errors)</FONT></A></LI>
</FONT>            4096 items scored, 2014 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_2' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_343" 185.117000 MHz (540 errors)</FONT></A></LI>
</FONT>            540 items scored, 540 timing errors detected.

<FONT COLOR=red><LI><A href='#par_twr_pref_1_3' Target='right'><FONT COLOR=red>FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz (540 errors)</FONT></A></LI>
</FONT>            540 items scored, 540 timing errors detected.

5 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY NET "CLKin" 116.306000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i20  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i20  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_31 to clk_div/SLICE_31 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_31 to clk_div/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18C.CLK to     R19C18C.Q1 clk_div/SLICE_31 (from CLKin)
ROUTE         2     0.132     R19C18C.Q1 to     R19C18C.A1 clk_div/counter_20
CTOF_DEL    ---     0.101     R19C18C.A1 to     R19C18C.F1 clk_div/SLICE_31
ROUTE         1     0.000     R19C18C.F1 to    R19C18C.DI1 clk_div/n110 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i12  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i12  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_35 to clk_div/SLICE_35 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_35 to clk_div/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17C.CLK to     R19C17C.Q1 clk_div/SLICE_35 (from CLKin)
ROUTE         2     0.132     R19C17C.Q1 to     R19C17C.A1 clk_div/counter_12
CTOF_DEL    ---     0.101     R19C17C.A1 to     R19C17C.F1 clk_div/SLICE_35
ROUTE         1     0.000     R19C17C.F1 to    R19C17C.DI1 clk_div/n118 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_35:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i18  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i18  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_32 to clk_div/SLICE_32 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_32 to clk_div/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18B.CLK to     R19C18B.Q1 clk_div/SLICE_32 (from CLKin)
ROUTE         2     0.132     R19C18B.Q1 to     R19C18B.A1 clk_div/counter_18
CTOF_DEL    ---     0.101     R19C18B.A1 to     R19C18B.F1 clk_div/SLICE_32
ROUTE         1     0.000     R19C18B.F1 to    R19C18B.DI1 clk_div/n112 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_32:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i16  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i16  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_33 to clk_div/SLICE_33 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_33 to clk_div/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C18A.CLK to     R19C18A.Q1 clk_div/SLICE_33 (from CLKin)
ROUTE         2     0.132     R19C18A.Q1 to     R19C18A.A1 clk_div/counter_16
CTOF_DEL    ---     0.101     R19C18A.A1 to     R19C18A.F1 clk_div/SLICE_33
ROUTE         1     0.000     R19C18A.F1 to    R19C18A.DI1 clk_div/n114 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18A.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_33:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C18A.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i5  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i5  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_38 to clk_div/SLICE_38 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_38 to clk_div/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16D.CLK to     R19C16D.Q0 clk_div/SLICE_38 (from CLKin)
ROUTE         2     0.132     R19C16D.Q0 to     R19C16D.A0 clk_div/counter_5
CTOF_DEL    ---     0.101     R19C16D.A0 to     R19C16D.F0 clk_div/SLICE_38
ROUTE         1     0.000     R19C16D.F0 to    R19C16D.DI0 clk_div/n125 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16D.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_38:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16D.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i9  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i9  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_36 to clk_div/SLICE_36 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_36 to clk_div/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17B.CLK to     R19C17B.Q0 clk_div/SLICE_36 (from CLKin)
ROUTE         2     0.132     R19C17B.Q0 to     R19C17B.A0 clk_div/counter_9
CTOF_DEL    ---     0.101     R19C17B.A0 to     R19C17B.F0 clk_div/SLICE_36
ROUTE         1     0.000     R19C17B.F0 to    R19C17B.DI0 clk_div/n121 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_36:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i14  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i14  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_34 to clk_div/SLICE_34 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_34 to clk_div/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17D.CLK to     R19C17D.Q1 clk_div/SLICE_34 (from CLKin)
ROUTE         2     0.132     R19C17D.Q1 to     R19C17D.A1 clk_div/counter_14
CTOF_DEL    ---     0.101     R19C17D.A1 to     R19C17D.F1 clk_div/SLICE_34
ROUTE         1     0.000     R19C17D.F1 to    R19C17D.DI1 clk_div/n116 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17D.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_34:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17D.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i7  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i7  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_37 to clk_div/SLICE_37 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_37 to clk_div/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C17A.CLK to     R19C17A.Q0 clk_div/SLICE_37 (from CLKin)
ROUTE         2     0.132     R19C17A.Q0 to     R19C17A.A0 clk_div/counter_7
CTOF_DEL    ---     0.101     R19C17A.A0 to     R19C17A.F0 clk_div/SLICE_37
ROUTE         1     0.000     R19C17A.F0 to    R19C17A.DI0 clk_div/n123 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17A.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_37:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C17A.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i2  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i2  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_40 to clk_div/SLICE_40 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_40 to clk_div/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16B.CLK to     R19C16B.Q1 clk_div/SLICE_40 (from CLKin)
ROUTE         2     0.132     R19C16B.Q1 to     R19C16B.A1 clk_div/counter_2
CTOF_DEL    ---     0.101     R19C16B.A1 to     R19C16B.F1 clk_div/SLICE_40
ROUTE         1     0.000     R19C16B.F1 to    R19C16B.DI1 clk_div/n128 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_40:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16B.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.379ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              clk_div/counter_257__i4  (from CLKin +)
   Destination:    FF         Data in        clk_div/counter_257__i4  (to CLKin +)

   Delay:               0.366ns  (63.9% logic, 36.1% route), 2 logic levels.

 Constraint Details:

      0.366ns physical path delay clk_div/SLICE_39 to clk_div/SLICE_39 meets
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.013ns) by 0.379ns

 Physical Path Details:

      Data path clk_div/SLICE_39 to clk_div/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R19C16C.CLK to     R19C16C.Q1 clk_div/SLICE_39 (from CLKin)
ROUTE         2     0.132     R19C16C.Q1 to     R19C16C.A1 clk_div/counter_4
CTOF_DEL    ---     0.101     R19C16C.A1 to     R19C16C.F1 clk_div/SLICE_39
ROUTE         1     0.000     R19C16C.F1 to    R19C16C.DI1 clk_div/n126 (to CLKin)
                  --------
                    0.366   (63.9% logic, 36.1% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ISA/SLICE_449 to clk_div/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ISA/SLICE_449 to clk_div/SLICE_39:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE        60     1.264      R21C2D.F1 to    R19C16C.CLK CLKin
                  --------
                    1.264   (0.0% logic, 100.0% route), 0 logic levels.


================================================================================
<A name="par_twr_pref_1_1"></A>Preference: FREQUENCY NET "clk" 163.666000 MHz ;
            4096 items scored, 2014 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 0.988ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram26/RAM1  (to clk +)
                   FF                        MEM1/ram26/RAM1

   Delay:               0.649ns  (36.1% logic, 63.9% route), 3 logic levels.

 Constraint Details:

      0.649ns physical path delay SLICE_156 to MEM1/ram26/SLICE_75 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.988ns

 Physical Path Details:

      Data path SLICE_156 to MEM1/ram26/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q0 SLICE_156 (from CLKin)
ROUTE         3     0.135     R12C24B.Q0 to     R12C24D.D1 DR_out_2
CTOF_DEL    ---     0.101     R12C24D.D1 to     R12C24D.F1 ISA/SLICE_436
ROUTE        16     0.280     R12C24D.F1 to      R8C24C.C1 MEM1_data_2
ZERO_DEL    ---     0.000      R8C24C.C1 to    R8C24C.WDO2 MEM1/ram26/SLICE_73
ROUTE         1     0.000    R8C24C.WDO2 to     R8C24B.WD0 MEM1/ram26/WD2_INT (to clk)
                  --------
                    0.649   (36.1% logic, 63.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C24B.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram26/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R8C24B.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.988ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram29/RAM1  (to clk +)
                   FF                        MEM1/ram29/RAM1

   Delay:               0.649ns  (36.1% logic, 63.9% route), 3 logic levels.

 Constraint Details:

      0.649ns physical path delay SLICE_156 to MEM1/ram29/SLICE_66 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.988ns

 Physical Path Details:

      Data path SLICE_156 to MEM1/ram29/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C24B.CLK to     R12C24B.Q0 SLICE_156 (from CLKin)
ROUTE         3     0.135     R12C24B.Q0 to     R12C24D.D1 DR_out_2
CTOF_DEL    ---     0.101     R12C24D.D1 to     R12C24D.F1 ISA/SLICE_436
ROUTE        16     0.280     R12C24D.F1 to      R7C24C.C1 MEM1_data_2
ZERO_DEL    ---     0.000      R7C24C.C1 to    R7C24C.WDO2 MEM1/ram29/SLICE_64
ROUTE         1     0.000    R7C24C.WDO2 to     R7C24B.WD0 MEM1/ram29/WD2_INT (to clk)
                  --------
                    0.649   (36.1% logic, 63.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_156:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C24B.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram29/SLICE_66:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R7C24B.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.974ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4  (from CLKin +)
   Destination:    FF         Data in        register_select/A_11  (to clk +)

   Delay:               0.519ns  (45.1% logic, 54.9% route), 2 logic levels.

 Constraint Details:

      0.519ns physical path delay SLICE_192 to SLICE_145 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
     -0.013ns DIN_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.493ns) by 0.974ns

 Physical Path Details:

      Data path SLICE_192 to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26A.CLK to     R12C26A.Q0 SLICE_192 (from CLKin)
ROUTE        56     0.285     R12C26A.Q0 to     R12C21B.C0 out_uPC_4
CTOF_DEL    ---     0.101     R12C21B.C0 to     R12C21B.F0 SLICE_145
ROUTE         1     0.000     R12C21B.F0 to    R12C21B.DI0 in_reg_sel_8 (to clk)
                  --------
                    0.519   (45.1% logic, 54.9% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C26A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_145:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to    R12C21B.CLK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram26/RAM1  (to clk +)
                   FF                        MEM1/ram26/RAM1

   Delay:               0.689ns  (34.0% logic, 66.0% route), 3 logic levels.

 Constraint Details:

      0.689ns physical path delay SLICE_187 to MEM1/ram26/SLICE_75 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.948ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram26/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q0 SLICE_187 (from CLKin)
ROUTE         3     0.215     R11C23A.Q0 to     R11C24D.A1 out_MAR_2
CTOF_DEL    ---     0.101     R11C24D.A1 to     R11C24D.F1 buffer11/SLICE_429
ROUTE       160     0.240     R11C24D.F1 to      R8C24C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000      R8C24C.C0 to   R8C24C.WADO2 MEM1/ram26/SLICE_73
ROUTE         2     0.000   R8C24C.WADO2 to    R8C24B.WAD2 MEM1/ram26/AD2_INT (to clk)
                  --------
                    0.689   (34.0% logic, 66.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram26/SLICE_75:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R8C24B.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram16/RAM1  (to clk +)
                   FF                        MEM1/ram16/RAM1

   Delay:               0.689ns  (34.0% logic, 66.0% route), 3 logic levels.

 Constraint Details:

      0.689ns physical path delay SLICE_187 to MEM1/ram16/SLICE_51 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.948ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram16/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q0 SLICE_187 (from CLKin)
ROUTE         3     0.215     R11C23A.Q0 to     R11C24D.A1 out_MAR_2
CTOF_DEL    ---     0.101     R11C24D.A1 to     R11C24D.F1 buffer11/SLICE_429
ROUTE       160     0.240     R11C24D.F1 to      R9C24C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000      R9C24C.C0 to   R9C24C.WADO2 MEM1/ram16/SLICE_49
ROUTE         2     0.000   R9C24C.WADO2 to    R9C24B.WAD2 MEM1/ram16/AD2_INT (to clk)
                  --------
                    0.689   (34.0% logic, 66.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram16/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R9C24B.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram16/RAM0  (to clk +)
                   FF                        MEM1/ram16/RAM0

   Delay:               0.689ns  (34.0% logic, 66.0% route), 3 logic levels.

 Constraint Details:

      0.689ns physical path delay SLICE_187 to MEM1/ram16/SLICE_50 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.948ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram16/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q0 SLICE_187 (from CLKin)
ROUTE         3     0.215     R11C23A.Q0 to     R11C24D.A1 out_MAR_2
CTOF_DEL    ---     0.101     R11C24D.A1 to     R11C24D.F1 buffer11/SLICE_429
ROUTE       160     0.240     R11C24D.F1 to      R9C24C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000      R9C24C.C0 to   R9C24C.WADO2 MEM1/ram16/SLICE_49
ROUTE         2     0.000   R9C24C.WADO2 to    R9C24A.WAD2 MEM1/ram16/AD2_INT (to clk)
                  --------
                    0.689   (34.0% logic, 66.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram16/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R9C24A.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.948ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i2  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram26/RAM0  (to clk +)
                   FF                        MEM1/ram26/RAM0

   Delay:               0.689ns  (34.0% logic, 66.0% route), 3 logic levels.

 Constraint Details:

      0.689ns physical path delay SLICE_187 to MEM1/ram26/SLICE_74 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.948ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram26/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q0 SLICE_187 (from CLKin)
ROUTE         3     0.215     R11C23A.Q0 to     R11C24D.A1 out_MAR_2
CTOF_DEL    ---     0.101     R11C24D.A1 to     R11C24D.F1 buffer11/SLICE_429
ROUTE       160     0.240     R11C24D.F1 to      R8C24C.C0 MEM1_addr_2
ZERO_DEL    ---     0.000      R8C24C.C0 to   R8C24C.WADO2 MEM1/ram26/SLICE_73
ROUTE         2     0.000   R8C24C.WADO2 to    R8C24A.WAD2 MEM1/ram26/AD2_INT (to clk)
                  --------
                    0.689   (34.0% logic, 66.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram26/SLICE_74:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R8C24A.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.934ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram18/RAM0  (to clk +)
                   FF                        MEM1/ram18/RAM0

   Delay:               0.703ns  (33.3% logic, 66.7% route), 3 logic levels.

 Constraint Details:

      0.703ns physical path delay SLICE_155 to MEM1/ram18/SLICE_98 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.934ns

 Physical Path Details:

      Data path SLICE_155 to MEM1/ram18/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23A.CLK to     R12C23A.Q0 SLICE_155 (from CLKin)
ROUTE         3     0.140     R12C23A.Q0 to     R12C24D.C0 DR_out_0
CTOF_DEL    ---     0.101     R12C24D.C0 to     R12C24D.F0 ISA/SLICE_436
ROUTE        16     0.329     R12C24D.F0 to     R12C25C.A1 MEM1_data_0
ZERO_DEL    ---     0.000     R12C25C.A1 to   R12C25C.WDO0 MEM1/ram18/SLICE_97
ROUTE         1     0.000   R12C25C.WDO0 to    R12C25A.WD0 MEM1/ram18/WD0_INT (to clk)
                  --------
                    0.703   (33.3% logic, 66.7% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram18/SLICE_98:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to    R12C25A.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram16/RAM0  (to clk +)
                   FF                        MEM1/ram16/RAM0

   Delay:               0.708ns  (33.1% logic, 66.9% route), 3 logic levels.

 Constraint Details:

      0.708ns physical path delay SLICE_187 to MEM1/ram16/SLICE_50 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.929ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram16/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q1 SLICE_187 (from CLKin)
ROUTE         3     0.213     R11C23A.Q1 to     R11C23D.A0 out_MAR_3
CTOF_DEL    ---     0.101     R11C23D.A0 to     R11C23D.F0 buffer11/SLICE_390
ROUTE       160     0.261     R11C23D.F0 to      R9C24C.D0 MEM1_addr_3
ZERO_DEL    ---     0.000      R9C24C.D0 to   R9C24C.WADO3 MEM1/ram16/SLICE_49
ROUTE         2     0.000   R9C24C.WADO3 to    R9C24A.WAD3 MEM1/ram16/AD3_INT (to clk)
                  --------
                    0.708   (33.1% logic, 66.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram16/SLICE_50:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R9C24A.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


Error: The following path exceeds requirements by 0.929ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        MEM1/ram16/RAM1  (to clk +)
                   FF                        MEM1/ram16/RAM1

   Delay:               0.708ns  (33.1% logic, 66.9% route), 3 logic levels.

 Constraint Details:

      0.708ns physical path delay SLICE_187 to MEM1/ram16/SLICE_51 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 6.110ns)
      0.131ns WAD_HLD and
      0.000ns delay constraint less
     -1.506ns skew requirement (totaling 1.637ns) by 0.929ns

 Physical Path Details:

      Data path SLICE_187 to MEM1/ram16/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23A.CLK to     R11C23A.Q1 SLICE_187 (from CLKin)
ROUTE         3     0.213     R11C23A.Q1 to     R11C23D.A0 out_MAR_3
CTOF_DEL    ---     0.101     R11C23D.A0 to     R11C23D.F0 buffer11/SLICE_390
ROUTE       160     0.261     R11C23D.F0 to      R9C24C.D0 MEM1_addr_3
ZERO_DEL    ---     0.000      R9C24C.D0 to   R9C24C.WADO3 MEM1/ram16/SLICE_49
ROUTE         2     0.000   R9C24C.WADO3 to    R9C24B.WAD3 MEM1/ram16/AD3_INT (to clk)
                  --------
                    0.708   (33.1% logic, 66.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_187:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to MEM1/ram16/SLICE_51:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to     R2C19D.CLK CLKin
REG_DEL     ---     0.154     R2C19D.CLK to      R2C19D.Q0 SLICE_162
ROUTE        76     1.352      R2C19D.Q0 to     R9C24B.WCK clk
                  --------
                    4.043   (20.1% logic, 79.9% route), 3 logic levels.


================================================================================
<A name="par_twr_pref_1_2"></A>Preference: FREQUENCY NET "Q_N_343" 185.117000 MHz ;
            540 items scored, 540 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 7.282ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               0.900ns  (37.2% logic, 62.8% route), 3 logic levels.

 Constraint Details:

      0.900ns physical path delay SLICE_186 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 7.282ns

 Physical Path Details:

      Data path SLICE_186 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23C.CLK to     R11C23C.Q0 SLICE_186 (from CLKin)
ROUTE         4     0.132     R11C23C.Q0 to     R11C23C.A0 out_MAR_0
CTOF_DEL    ---     0.101     R11C23C.A0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.288     R11C23C.F0 to     R14C23D.D1 n8261
CTOF_DEL    ---     0.101     R14C23D.D1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    0.900   (37.2% logic, 62.8% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23C.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.937ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.245ns  (35.0% logic, 65.0% route), 4 logic levels.

 Constraint Details:

      1.245ns physical path delay SLICE_48 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.937ns

 Physical Path Details:

      Data path SLICE_48 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q0 SLICE_48 (from CLKin)
ROUTE        43     0.141     R15C24D.Q0 to     R15C23B.D1 out_uPC_5
CTOF_DEL    ---     0.101     R15C23B.D1 to     R15C23B.F1 SLICE_421
ROUTE         5     0.294     R15C23B.F1 to     R14C21B.C1 controllerIO/compOut/n8324
CTOF_DEL    ---     0.101     R14C21B.C1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.229     R14C21B.F1 to     R14C23D.B1 n15
CTOF_DEL    ---     0.101     R14C23D.B1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.245   (35.0% logic, 65.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R15C24D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.840ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.342ns  (32.5% logic, 67.5% route), 4 logic levels.

 Constraint Details:

      1.342ns physical path delay SLICE_191 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.840ns

 Physical Path Details:

      Data path SLICE_191 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q1 SLICE_191 (from CLKin)
ROUTE        58     0.215     R14C24B.Q1 to     R14C23B.A0 out_uPC_3
CTOF_DEL    ---     0.101     R14C23B.A0 to     R14C23B.F0 SLICE_333
ROUTE        22     0.258     R14C23B.F0 to     R11C23C.D0 control_signal_21
CTOF_DEL    ---     0.101     R11C23C.D0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.288     R11C23C.F0 to     R14C23D.D1 n8261
CTOF_DEL    ---     0.101     R14C23D.D1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.342   (32.5% logic, 67.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24B.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.823ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALUout/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.359ns  (24.7% logic, 75.3% route), 3 logic levels.

 Constraint Details:

      1.359ns physical path delay ALU/SLICE_182 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.823ns

 Physical Path Details:

      Data path ALU/SLICE_182 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18D.CLK to     R17C18D.Q1 ALU/SLICE_182 (from CLKin)
ROUTE         3     0.444     R17C18D.Q1 to     R15C19A.B1 out_ALUout_1
CTOF_DEL    ---     0.101     R15C19A.B1 to     R15C19A.F1 SLICE_146
ROUTE        19     0.435     R15C19A.F1 to     R14C23D.C1 n8220
CTOF_DEL    ---     0.101     R14C23D.C1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.359   (24.7% logic, 75.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to ALU/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R17C18D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.818ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.364ns  (32.0% logic, 68.0% route), 4 logic levels.

 Constraint Details:

      1.364ns physical path delay SLICE_193 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.818ns

 Physical Path Details:

      Data path SLICE_193 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     0.260     R14C24A.Q0 to     R15C23B.C1 out_uPC_6
CTOF_DEL    ---     0.101     R15C23B.C1 to     R15C23B.F1 SLICE_421
ROUTE         5     0.294     R15C23B.F1 to     R14C21B.C1 controllerIO/compOut/n8324
CTOF_DEL    ---     0.101     R14C21B.C1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.229     R14C21B.F1 to     R14C23D.B1 n15
CTOF_DEL    ---     0.101     R14C23D.B1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.364   (32.0% logic, 68.0% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.739ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.443ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      1.443ns physical path delay SLICE_155 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.739ns

 Physical Path Details:

      Data path SLICE_155 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23A.CLK to     R12C23A.Q0 SLICE_155 (from CLKin)
ROUTE         3     0.289     R12C23A.Q0 to     R14C22A.C0 DR_out_0
CTOF_DEL    ---     0.101     R14C22A.C0 to     R14C22A.F0 buffer11/SLICE_391
ROUTE         4     0.285     R14C22A.F0 to     R11C23C.C0 buffer11/n4_adj_375
CTOF_DEL    ---     0.101     R11C23C.C0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.288     R11C23C.F0 to     R14C23D.D1 n8261
CTOF_DEL    ---     0.101     R14C23D.D1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.443   (30.2% logic, 69.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.683ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              PC/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.499ns  (29.1% logic, 70.9% route), 4 logic levels.

 Constraint Details:

      1.499ns physical path delay SLICE_174 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.683ns

 Physical Path Details:

      Data path SLICE_174 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C22C.CLK to     R11C22C.Q0 SLICE_174 (from CLKin)
ROUTE         2     0.345     R11C22C.Q0 to     R14C22A.B0 in_adderPC_0
CTOF_DEL    ---     0.101     R14C22A.B0 to     R14C22A.F0 buffer11/SLICE_391
ROUTE         4     0.285     R14C22A.F0 to     R11C23C.C0 buffer11/n4_adj_375
CTOF_DEL    ---     0.101     R11C23C.C0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.288     R11C23C.F0 to     R14C23D.D1 n8261
CTOF_DEL    ---     0.101     R14C23D.D1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.499   (29.1% logic, 70.9% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_174:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C22C.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.674ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.508ns  (35.6% logic, 64.4% route), 5 logic levels.

 Constraint Details:

      1.508ns physical path delay SLICE_48 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.674ns

 Physical Path Details:

      Data path SLICE_48 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q0 SLICE_48 (from CLKin)
ROUTE        43     0.141     R15C24D.Q0 to     R15C23B.D0 out_uPC_5
CTOF_DEL    ---     0.101     R15C23B.D0 to     R15C23B.F0 SLICE_421
ROUTE         2     0.139     R15C23B.F0 to     R14C23B.C0 n4090
CTOF_DEL    ---     0.101     R14C23B.C0 to     R14C23B.F0 SLICE_333
ROUTE        22     0.258     R14C23B.F0 to     R11C23C.D0 control_signal_21
CTOF_DEL    ---     0.101     R11C23C.D0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.288     R11C23C.F0 to     R14C23D.D1 n8261
CTOF_DEL    ---     0.101     R14C23D.D1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.508   (35.6% logic, 64.4% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R15C24D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.603ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i2_rep_254  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.579ns  (27.6% logic, 72.4% route), 4 logic levels.

 Constraint Details:

      1.579ns physical path delay SLICE_178 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.603ns

 Physical Path Details:

      Data path SLICE_178 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q1 SLICE_178 (from CLKin)
ROUTE        18     0.398     R14C24D.Q1 to     R17C20A.C1 n8732
CTOF_DEL    ---     0.101     R17C20A.C1 to     R17C20A.F1 SLICE_370
ROUTE         4     0.371     R17C20A.F1 to     R14C21B.B1 n8325
CTOF_DEL    ---     0.101     R14C21B.B1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.229     R14C21B.F1 to     R14C23D.B1 n15
CTOF_DEL    ---     0.101     R14C23D.B1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.579   (27.6% logic, 72.4% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.598ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        flipflop1/i1403  (to Q_N_343 +)

   Delay:               1.584ns  (27.5% logic, 72.5% route), 4 logic levels.

 Constraint Details:

      1.584ns physical path delay SLICE_191 to flipflop1/SLICE_168 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -8.182ns skew requirement (totaling 8.182ns) by 6.598ns

 Physical Path Details:

      Data path SLICE_191 to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q1 SLICE_191 (from CLKin)
ROUTE        58     0.403     R14C24B.Q1 to     R17C20A.D1 out_uPC_3
CTOF_DEL    ---     0.101     R17C20A.D1 to     R17C20A.F1 SLICE_370
ROUTE         4     0.371     R17C20A.F1 to     R14C21B.B1 n8325
CTOF_DEL    ---     0.101     R14C21B.B1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.229     R14C21B.F1 to     R14C23D.B1 n15
CTOF_DEL    ---     0.101     R14C23D.B1 to     R14C23D.F1 SLICE_190
ROUTE         2     0.145     R14C23D.F1 to    R14C23C.LSR n8216 (to Q_N_343)
                  --------
                    1.584   (27.5% logic, 72.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24B.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to flipflop1/SLICE_168:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     1.154     R15C19A.F0 to     R14C23A.A0 n8226
CTOF_DEL    ---     0.177     R14C23A.A0 to     R14C23A.F0 SLICE_385
ROUTE         2     0.202     R14C23A.F0 to    R14C23C.CLK Q_N_343
                  --------
                   10.719   (24.1% logic, 75.9% route), 13 logic levels.


================================================================================
<A name="par_twr_pref_1_3"></A>Preference: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;
            540 items scored, 540 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 6.448ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i5  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.326ns  (32.9% logic, 67.1% route), 4 logic levels.

 Constraint Details:

      1.326ns physical path delay SLICE_48 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.448ns

 Physical Path Details:

      Data path SLICE_48 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C24D.CLK to     R15C24D.Q0 SLICE_48 (from CLKin)
ROUTE        43     0.141     R15C24D.Q0 to     R15C23B.D1 out_uPC_5
CTOF_DEL    ---     0.101     R15C23B.D1 to     R15C23B.F1 SLICE_421
ROUTE         5     0.294     R15C23B.F1 to     R14C21B.C1 controllerIO/compOut/n8324
CTOF_DEL    ---     0.101     R14C21B.C1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.326   (32.9% logic, 67.1% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_48:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R15C24D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.329ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i6  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.445ns  (30.2% logic, 69.8% route), 4 logic levels.

 Constraint Details:

      1.445ns physical path delay SLICE_193 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.329ns

 Physical Path Details:

      Data path SLICE_193 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24A.CLK to     R14C24A.Q0 SLICE_193 (from CLKin)
ROUTE        37     0.260     R14C24A.Q0 to     R15C23B.C1 out_uPC_6
CTOF_DEL    ---     0.101     R15C23B.C1 to     R15C23B.F1 SLICE_421
ROUTE         5     0.294     R15C23B.F1 to     R14C21B.C1 controllerIO/compOut/n8324
CTOF_DEL    ---     0.101     R14C21B.C1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.445   (30.2% logic, 69.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.316ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              MAR/q_i0_i0  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.458ns  (23.0% logic, 77.0% route), 3 logic levels.

 Constraint Details:

      1.458ns physical path delay SLICE_186 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.316ns

 Physical Path Details:

      Data path SLICE_186 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R11C23C.CLK to     R11C23C.Q0 SLICE_186 (from CLKin)
ROUTE         4     0.132     R11C23C.Q0 to     R11C23C.A0 out_MAR_0
CTOF_DEL    ---     0.101     R11C23C.A0 to     R11C23C.F0 SLICE_186
ROUTE        18     0.594     R11C23C.F0 to     R14C21B.B0 n8261
CTOF_DEL    ---     0.101     R14C21B.B0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.458   (23.0% logic, 77.0% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_186:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R11C23C.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.300ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ALUout/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.474ns  (22.7% logic, 77.3% route), 3 logic levels.

 Constraint Details:

      1.474ns physical path delay ALU/SLICE_182 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.300ns

 Physical Path Details:

      Data path ALU/SLICE_182 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R17C18D.CLK to     R17C18D.Q1 ALU/SLICE_182 (from CLKin)
ROUTE         3     0.444     R17C18D.Q1 to     R15C19A.B1 out_ALUout_1
CTOF_DEL    ---     0.101     R15C19A.B1 to     R15C19A.F1 SLICE_146
ROUTE        19     0.298     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.101     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.474   (22.7% logic, 77.3% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to ALU/SLICE_182:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R17C18D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.114ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i2_rep_254  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.660ns  (26.3% logic, 73.7% route), 4 logic levels.

 Constraint Details:

      1.660ns physical path delay SLICE_178 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.114ns

 Physical Path Details:

      Data path SLICE_178 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24D.CLK to     R14C24D.Q1 SLICE_178 (from CLKin)
ROUTE        18     0.398     R14C24D.Q1 to     R17C20A.C1 n8732
CTOF_DEL    ---     0.101     R17C20A.C1 to     R17C20A.F1 SLICE_370
ROUTE         4     0.371     R17C20A.F1 to     R14C21B.B1 n8325
CTOF_DEL    ---     0.101     R14C21B.B1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.660   (26.3% logic, 73.7% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.109ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i3  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.665ns  (26.2% logic, 73.8% route), 4 logic levels.

 Constraint Details:

      1.665ns physical path delay SLICE_191 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.109ns

 Physical Path Details:

      Data path SLICE_191 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R14C24B.CLK to     R14C24B.Q1 SLICE_191 (from CLKin)
ROUTE        58     0.403     R14C24B.Q1 to     R17C20A.D1 out_uPC_3
CTOF_DEL    ---     0.101     R17C20A.D1 to     R17C20A.F1 SLICE_370
ROUTE         4     0.371     R17C20A.F1 to     R14C21B.B1 n8325
CTOF_DEL    ---     0.101     R14C21B.B1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.665   (26.2% logic, 73.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24B.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.106ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i4  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.668ns  (20.1% logic, 79.9% route), 3 logic levels.

 Constraint Details:

      1.668ns physical path delay SLICE_192 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.106ns

 Physical Path Details:

      Data path SLICE_192 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C26A.CLK to     R12C26A.Q0 SLICE_192 (from CLKin)
ROUTE        56     0.878     R12C26A.Q0 to     R14C21B.A1 out_uPC_4
CTOF_DEL    ---     0.101     R14C21B.A1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.668   (20.1% logic, 79.9% route), 3 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C26A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 6.067ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uPC/q_i0_i0_rep_258  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.707ns  (25.5% logic, 74.5% route), 4 logic levels.

 Constraint Details:

      1.707ns physical path delay SLICE_181 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 6.067ns

 Physical Path Details:

      Data path SLICE_181 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R15C23D.CLK to     R15C23D.Q0 SLICE_181 (from CLKin)
ROUTE        17     0.454     R15C23D.Q0 to     R15C21B.C1 n8736
CTOF_DEL    ---     0.101     R15C21B.C1 to     R15C21B.F1 SLICE_337
ROUTE         2     0.362     R15C21B.F1 to     R14C21B.D1 n8326
CTOF_DEL    ---     0.101     R14C21B.D1 to     R14C21B.F1 SLICE_396
ROUTE         3     0.058     R14C21B.F1 to     R14C21B.C0 n15
CTOF_DEL    ---     0.101     R14C21B.C0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.707   (25.5% logic, 74.5% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_181:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R15C23D.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 5.908ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              DR/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.866ns  (28.8% logic, 71.2% route), 5 logic levels.

 Constraint Details:

      1.866ns physical path delay SLICE_155 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 5.908ns

 Physical Path Details:

      Data path SLICE_155 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C23A.CLK to     R12C23A.Q1 SLICE_155 (from CLKin)
ROUTE         3     0.297     R12C23A.Q1 to     R12C20C.A1 DR_out_1
CTOF_DEL    ---     0.101     R12C20C.A1 to     R12C20C.F1 controllerIO/bufferIn/SLICE_399
ROUTE         1     0.056     R12C20C.F1 to     R12C20C.C0 controllerIO/bufferIn/n4
CTOF_DEL    ---     0.101     R12C20C.C0 to     R12C20C.F0 controllerIO/bufferIn/SLICE_399
ROUTE         5     0.281     R12C20C.F0 to     R15C19A.D1 n7006
CTOF_DEL    ---     0.101     R15C19A.D1 to     R15C19A.F1 SLICE_146
ROUTE        19     0.298     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.101     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.866   (28.8% logic, 71.2% route), 5 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_155:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C23A.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.


Error: The following path exceeds requirements by 5.896ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              BX/q_i0_i1  (from CLKin +)
   Destination:    FF         Data in        flipflop2/i1407  (to Q_N_343_adj_500 +)

   Delay:               1.878ns  (23.2% logic, 76.8% route), 4 logic levels.

 Constraint Details:

      1.878ns physical path delay SLICE_349 to SLICE_171 exceeds
      (delay constraint based on source clock period of 8.598ns and destination clock period of 5.402ns)
      0.000ns LSRREC_HLD and
      0.000ns delay constraint less
     -7.774ns skew requirement (totaling 7.774ns) by 5.896ns

 Physical Path Details:

      Data path SLICE_349 to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.133    R12C22C.CLK to     R12C22C.Q1 SLICE_349 (from CLKin)
ROUTE         2     0.530     R12C22C.Q1 to     R15C20C.C0 BX_out_1
CTOF_DEL    ---     0.101     R15C20C.C0 to     R15C20C.F0 controllerIO/bufferIn/SLICE_462
ROUTE         4     0.217     R15C20C.F0 to     R15C19A.A1 controllerIO/bufferIn/n8246
CTOF_DEL    ---     0.101     R15C19A.A1 to     R15C19A.F1 SLICE_146
ROUTE        19     0.298     R15C19A.F1 to     R14C21B.A0 n8220
CTOF_DEL    ---     0.101     R14C21B.A0 to     R14C21B.F0 SLICE_396
ROUTE         2     0.397     R14C21B.F0 to    R17C20B.LSR out1_0__N_2 (to Q_N_343_adj_500)
                  --------
                    1.878   (23.2% logic, 76.8% route), 4 logic levels.

 Clock Skew Details: 

      Source Clock Path CLK_in to SLICE_349:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R12C22C.CLK CLKin
                  --------
                    2.537   (26.0% logic, 74.0% route), 2 logic levels.

      Destination Clock Path CLK_in to SLICE_171:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.482         27.PAD to       27.PADDI CLK_in
ROUTE         1     0.614       27.PADDI to      R21C2D.A1 CLK_in_c
CTOF_DEL    ---     0.177      R21C2D.A1 to      R21C2D.F1 ISA/SLICE_449
ROUTE        60     1.264      R21C2D.F1 to    R14C24C.CLK CLKin
REG_DEL     ---     0.154    R14C24C.CLK to     R14C24C.Q1 SLICE_179
ROUTE        15     1.150     R14C24C.Q1 to     R15C21C.B1 n8734
CTOF_DEL    ---     0.177     R15C21C.B1 to     R15C21C.F1 SLICE_305
ROUTE         6     0.958     R15C21C.F1 to     R16C20B.A0 n8303
CTOF_DEL    ---     0.177     R16C20B.A0 to     R16C20B.F0 ISA/SLICE_341
ROUTE         2     0.329     R16C20B.F0 to     R17C20D.A0 ISA/n3781
CTOF_DEL    ---     0.177     R17C20D.A0 to     R17C20D.F0 ISA/SLICE_340
ROUTE         1     0.253     R17C20D.F0 to     R17C21C.C0 ISA/n5
CTOF_DEL    ---     0.177     R17C21C.C0 to     R17C21C.F0 ISA/SLICE_338
ROUTE         3     0.350     R17C21C.F0 to     R18C21C.A1 ISA/n7011
CTOF_DEL    ---     0.177     R18C21C.A1 to     R18C21C.F1 ISA/SLICE_297
ROUTE         1     0.409     R18C21C.F1 to     R14C21A.C0 ISA/n7225
CTOF_DEL    ---     0.177     R14C21A.C0 to     R14C21A.F0 SLICE_335
ROUTE         8     0.410     R14C21A.F0 to     R12C21A.D1 control_signal_33
CTOF_DEL    ---     0.177     R12C21A.D1 to     R12C21A.F1 controllerIO/bufferIn/SLICE_401
ROUTE         1     0.226     R12C21A.F1 to     R12C21A.B0 controllerIO/bufferIn/n4_adj_347
CTOF_DEL    ---     0.177     R12C21A.B0 to     R12C21A.F0 controllerIO/bufferIn/SLICE_401
ROUTE         3     0.817     R12C21A.F0 to     R15C19A.B0 n6999
CTOF_DEL    ---     0.177     R15C19A.B0 to     R15C19A.F0 SLICE_146
ROUTE        26     0.647     R15C19A.F0 to     R14C20A.A0 n8226
CTOF_DEL    ---     0.177     R14C20A.A0 to     R14C20A.F0 controllerIO/SLICE_397
ROUTE         2     0.301     R14C20A.F0 to    R17C20B.CLK Q_N_343_adj_500
                  --------
                   10.311   (25.1% logic, 74.9% route), 13 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "CLKin" 116.306000 MHz ;  |     0.000 ns|     0.379 ns|   2  
                                        |             |             |
FREQUENCY NET "clk" 163.666000 MHz ;    |     0.000 ns|    -0.988 ns|   3 *
                                        |             |             |
FREQUENCY NET "Q_N_343" 185.117000 MHz  |             |             |
;                                       |     0.000 ns|    -7.282 ns|   3 *
                                        |             |             |
FREQUENCY NET "Q_N_343_adj_500"         |             |             |
185.117000 MHz ;                        |     0.000 ns|    -6.448 ns|   4 *
                                        |             |             |
----------------------------------------------------------------------------


3 preferences(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8220">n8220</a>                                   |      19|     915|     29.57%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n7006">n7006</a>                                   |       5|     552|     17.84%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8216">n8216</a>                                   |       2|     546|     17.65%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=out1_0__N_2">out1_0__N_2</a>                             |       2|     544|     17.58%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=ISA/n8297">ISA/n8297</a>                               |      12|     510|     16.48%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_addr_2">MEM1_addr_2</a>                             |     160|     426|     13.77%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=n8268">n8268</a>                                   |      74|     384|     12.41%
                                        |        |        |
<a href="bali://?app=PHYSICAL_VIEW&amp;sig=LocateNet&amp;args=MEM1_addr_3">MEM1_addr_3</a>                             |     160|     346|     11.18%
                                        |        |        |
----------------------------------------------------------------------------


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 4 clocks:

Clock Domain: clk   Source: SLICE_162.Q0   Loads: 76
   Covered under: FREQUENCY NET "clk" 163.666000 MHz ;

   Data transfers from:
   Clock Domain: Q_N_343_adj_500   Source: controllerIO/SLICE_397.F0
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 1

   Clock Domain: Q_N_343   Source: SLICE_385.F0
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 1

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "clk" 163.666000 MHz ;   Transfers: 44

Clock Domain: Q_N_343_adj_500   Source: controllerIO/SLICE_397.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "Q_N_343_adj_500" 185.117000 MHz ;   Transfers: 21

Clock Domain: Q_N_343   Source: SLICE_385.F0   Loads: 2
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "Q_N_343" 185.117000 MHz ;   Transfers: 2

   Clock Domain: CLKin   Source: ISA/SLICE_449.F1
      Covered under: FREQUENCY NET "Q_N_343" 185.117000 MHz ;   Transfers: 21

Clock Domain: CLKin   Source: ISA/SLICE_449.F1   Loads: 60
   Covered under: FREQUENCY NET "CLKin" 116.306000 MHz ;

   Data transfers from:
   Clock Domain: clk   Source: SLICE_162.Q0
      Covered under: FREQUENCY NET "CLKin" 116.306000 MHz ;   Transfers: 130


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 3094  Score: 5572555
Cumulative negative slack: 5572555

Constraints cover 1620751 paths, 16 nets, and 4162 connections (98.93% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 9272 (setup), 3094 (hold)
Score: 2065833998 (setup), 5572555 (hold)
Cumulative negative slack: 2071406553 (2065833998+5572555)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
