verilog xil_defaultlib --include "../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/ec67/hdl" --include "../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/d5d3/hdl/verilog" --include "../../../../DS18B20.srcs/sources_1/bd/DS18B20_design/ipshared/e0a2/hdl" \
"../../../bd/DS18B20_design/ip/DS18B20_design_processing_system7_0_0/sim/DS18B20_design_processing_system7_0_0.v" \
"../../../bd/DS18B20_design/ip/DS18B20_design_xlconcat_0_0/sim/DS18B20_design_xlconcat_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
