#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar_trm.inc

/* P0_7 */
P0_7__0__DM__MASK EQU 0xE00000
P0_7__0__DM__SHIFT EQU 21
P0_7__0__DR EQU CYREG_PRT0_DR
P0_7__0__HSIOM EQU CYREG_HSIOM_PORT_SEL0
P0_7__0__HSIOM_MASK EQU 0xF0000000
P0_7__0__HSIOM_SHIFT EQU 28
P0_7__0__INTCFG EQU CYREG_PRT0_INTCFG
P0_7__0__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7__0__MASK EQU 0x80
P0_7__0__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7__0__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7__0__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7__0__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7__0__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7__0__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7__0__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7__0__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7__0__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7__0__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7__0__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7__0__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7__0__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7__0__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7__0__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7__0__PC EQU CYREG_PRT0_PC
P0_7__0__PC2 EQU CYREG_PRT0_PC2
P0_7__0__PORT EQU 0
P0_7__0__PS EQU CYREG_PRT0_PS
P0_7__0__SHIFT EQU 7
P0_7__BOOT_SW__DM__MASK EQU 0xE00000
P0_7__BOOT_SW__DM__SHIFT EQU 21
P0_7__BOOT_SW__DR EQU CYREG_PRT0_DR
P0_7__BOOT_SW__INTCFG EQU CYREG_PRT0_INTCFG
P0_7__BOOT_SW__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7__BOOT_SW__MASK EQU 0x80
P0_7__BOOT_SW__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7__BOOT_SW__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7__BOOT_SW__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7__BOOT_SW__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7__BOOT_SW__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7__BOOT_SW__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7__BOOT_SW__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7__BOOT_SW__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7__BOOT_SW__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7__BOOT_SW__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7__BOOT_SW__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7__BOOT_SW__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7__BOOT_SW__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7__BOOT_SW__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7__BOOT_SW__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7__BOOT_SW__PC EQU CYREG_PRT0_PC
P0_7__BOOT_SW__PC2 EQU CYREG_PRT0_PC2
P0_7__BOOT_SW__PORT EQU 0
P0_7__BOOT_SW__PS EQU CYREG_PRT0_PS
P0_7__BOOT_SW__SHIFT EQU 7
P0_7__DR EQU CYREG_PRT0_DR
P0_7__INTCFG EQU CYREG_PRT0_INTCFG
P0_7__INTSTAT EQU CYREG_PRT0_INTSTAT
P0_7__MASK EQU 0x80
P0_7__PA__CFG0 EQU CYREG_UDB_PA0_CFG0
P0_7__PA__CFG1 EQU CYREG_UDB_PA0_CFG1
P0_7__PA__CFG10 EQU CYREG_UDB_PA0_CFG10
P0_7__PA__CFG11 EQU CYREG_UDB_PA0_CFG11
P0_7__PA__CFG12 EQU CYREG_UDB_PA0_CFG12
P0_7__PA__CFG13 EQU CYREG_UDB_PA0_CFG13
P0_7__PA__CFG14 EQU CYREG_UDB_PA0_CFG14
P0_7__PA__CFG2 EQU CYREG_UDB_PA0_CFG2
P0_7__PA__CFG3 EQU CYREG_UDB_PA0_CFG3
P0_7__PA__CFG4 EQU CYREG_UDB_PA0_CFG4
P0_7__PA__CFG5 EQU CYREG_UDB_PA0_CFG5
P0_7__PA__CFG6 EQU CYREG_UDB_PA0_CFG6
P0_7__PA__CFG7 EQU CYREG_UDB_PA0_CFG7
P0_7__PA__CFG8 EQU CYREG_UDB_PA0_CFG8
P0_7__PA__CFG9 EQU CYREG_UDB_PA0_CFG9
P0_7__PC EQU CYREG_PRT0_PC
P0_7__PC2 EQU CYREG_PRT0_PC2
P0_7__PORT EQU 0
P0_7__PS EQU CYREG_PRT0_PS
P0_7__SHIFT EQU 7

/* P1_6 */
P1_6__0__DM__MASK EQU 0x1C0000
P1_6__0__DM__SHIFT EQU 18
P1_6__0__DR EQU CYREG_PRT1_DR
P1_6__0__HSIOM EQU CYREG_HSIOM_PORT_SEL1
P1_6__0__HSIOM_MASK EQU 0x0F000000
P1_6__0__HSIOM_SHIFT EQU 24
P1_6__0__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__0__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__0__MASK EQU 0x40
P1_6__0__OUT_SEL EQU CYREG_UDB_PA1_CFG10
P1_6__0__OUT_SEL_SHIFT EQU 12
P1_6__0__OUT_SEL_VAL EQU 2
P1_6__0__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__0__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__0__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__0__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__0__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__0__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__0__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__0__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__0__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__0__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__0__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__0__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__0__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__0__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__0__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__0__PC EQU CYREG_PRT1_PC
P1_6__0__PC2 EQU CYREG_PRT1_PC2
P1_6__0__PORT EQU 1
P1_6__0__PS EQU CYREG_PRT1_PS
P1_6__0__SHIFT EQU 6
P1_6__DR EQU CYREG_PRT1_DR
P1_6__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__LED1__DM__MASK EQU 0x1C0000
P1_6__LED1__DM__SHIFT EQU 18
P1_6__LED1__DR EQU CYREG_PRT1_DR
P1_6__LED1__INTCFG EQU CYREG_PRT1_INTCFG
P1_6__LED1__INTSTAT EQU CYREG_PRT1_INTSTAT
P1_6__LED1__MASK EQU 0x40
P1_6__LED1__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__LED1__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__LED1__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__LED1__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__LED1__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__LED1__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__LED1__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__LED1__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__LED1__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__LED1__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__LED1__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__LED1__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__LED1__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__LED1__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__LED1__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__LED1__PC EQU CYREG_PRT1_PC
P1_6__LED1__PC2 EQU CYREG_PRT1_PC2
P1_6__LED1__PORT EQU 1
P1_6__LED1__PS EQU CYREG_PRT1_PS
P1_6__LED1__SHIFT EQU 6
P1_6__MASK EQU 0x40
P1_6__PA__CFG0 EQU CYREG_UDB_PA1_CFG0
P1_6__PA__CFG1 EQU CYREG_UDB_PA1_CFG1
P1_6__PA__CFG10 EQU CYREG_UDB_PA1_CFG10
P1_6__PA__CFG11 EQU CYREG_UDB_PA1_CFG11
P1_6__PA__CFG12 EQU CYREG_UDB_PA1_CFG12
P1_6__PA__CFG13 EQU CYREG_UDB_PA1_CFG13
P1_6__PA__CFG14 EQU CYREG_UDB_PA1_CFG14
P1_6__PA__CFG2 EQU CYREG_UDB_PA1_CFG2
P1_6__PA__CFG3 EQU CYREG_UDB_PA1_CFG3
P1_6__PA__CFG4 EQU CYREG_UDB_PA1_CFG4
P1_6__PA__CFG5 EQU CYREG_UDB_PA1_CFG5
P1_6__PA__CFG6 EQU CYREG_UDB_PA1_CFG6
P1_6__PA__CFG7 EQU CYREG_UDB_PA1_CFG7
P1_6__PA__CFG8 EQU CYREG_UDB_PA1_CFG8
P1_6__PA__CFG9 EQU CYREG_UDB_PA1_CFG9
P1_6__PC EQU CYREG_PRT1_PC
P1_6__PC2 EQU CYREG_PRT1_PC2
P1_6__PORT EQU 1
P1_6__PS EQU CYREG_PRT1_PS
P1_6__SHIFT EQU 6

/* P2_0 */
P2_0__0__DM__MASK EQU 0x07
P2_0__0__DM__SHIFT EQU 0
P2_0__0__DR EQU CYREG_PRT2_DR
P2_0__0__HSIOM EQU CYREG_HSIOM_PORT_SEL2
P2_0__0__HSIOM_MASK EQU 0x0000000F
P2_0__0__HSIOM_SHIFT EQU 0
P2_0__0__INTCFG EQU CYREG_PRT2_INTCFG
P2_0__0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0__0__MASK EQU 0x01
P2_0__0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0__0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0__0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0__0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0__0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0__0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0__0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0__0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0__0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0__0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0__0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0__0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0__0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0__0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0__0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0__0__PC EQU CYREG_PRT2_PC
P2_0__0__PC2 EQU CYREG_PRT2_PC2
P2_0__0__PORT EQU 2
P2_0__0__PS EQU CYREG_PRT2_PS
P2_0__0__SHIFT EQU 0
P2_0__DR EQU CYREG_PRT2_DR
P2_0__INTCFG EQU CYREG_PRT2_INTCFG
P2_0__INTSTAT EQU CYREG_PRT2_INTSTAT
P2_0__MASK EQU 0x01
P2_0__PA__CFG0 EQU CYREG_UDB_PA2_CFG0
P2_0__PA__CFG1 EQU CYREG_UDB_PA2_CFG1
P2_0__PA__CFG10 EQU CYREG_UDB_PA2_CFG10
P2_0__PA__CFG11 EQU CYREG_UDB_PA2_CFG11
P2_0__PA__CFG12 EQU CYREG_UDB_PA2_CFG12
P2_0__PA__CFG13 EQU CYREG_UDB_PA2_CFG13
P2_0__PA__CFG14 EQU CYREG_UDB_PA2_CFG14
P2_0__PA__CFG2 EQU CYREG_UDB_PA2_CFG2
P2_0__PA__CFG3 EQU CYREG_UDB_PA2_CFG3
P2_0__PA__CFG4 EQU CYREG_UDB_PA2_CFG4
P2_0__PA__CFG5 EQU CYREG_UDB_PA2_CFG5
P2_0__PA__CFG6 EQU CYREG_UDB_PA2_CFG6
P2_0__PA__CFG7 EQU CYREG_UDB_PA2_CFG7
P2_0__PA__CFG8 EQU CYREG_UDB_PA2_CFG8
P2_0__PA__CFG9 EQU CYREG_UDB_PA2_CFG9
P2_0__PC EQU CYREG_PRT2_PC
P2_0__PC2 EQU CYREG_PRT2_PC2
P2_0__PORT EQU 2
P2_0__PS EQU CYREG_PRT2_PS
P2_0__SHIFT EQU 0

/* ADC_1_cy_psoc4_sar */
ADC_1_cy_psoc4_sar__SAR_CTRL EQU CYREG_SAR_CTRL
ADC_1_cy_psoc4_sar__SAR_INTR EQU CYREG_SAR_INTR
ADC_1_cy_psoc4_sar__SAR_INTR_CAUSE EQU CYREG_SAR_INTR_CAUSE
ADC_1_cy_psoc4_sar__SAR_INTR_MASK EQU CYREG_SAR_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_INTR_MASKED EQU CYREG_SAR_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_INTR_SET EQU CYREG_SAR_INTR_SET
ADC_1_cy_psoc4_sar__SAR_NUMBER EQU 0
ADC_1_cy_psoc4_sar__SAR_RANGE_COND EQU CYREG_SAR_RANGE_COND
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK EQU CYREG_SAR_RANGE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED EQU CYREG_SAR_RANGE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_RANGE_INTR_SET EQU CYREG_SAR_RANGE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_RANGE_THRES EQU CYREG_SAR_RANGE_THRES
ADC_1_cy_psoc4_sar__SAR_SAMPLE_CTRL EQU CYREG_SAR_SAMPLE_CTRL
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME01 EQU CYREG_SAR_SAMPLE_TIME01
ADC_1_cy_psoc4_sar__SAR_SAMPLE_TIME23 EQU CYREG_SAR_SAMPLE_TIME23
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK EQU CYREG_SAR_SATURATE_INTR_MASK
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED EQU CYREG_SAR_SATURATE_INTR_MASKED
ADC_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET EQU CYREG_SAR_SATURATE_INTR_SET
ADC_1_cy_psoc4_sar__SAR_STATUS EQU CYREG_SAR_STATUS

/* ADC_1_cy_psoc4_sarmux_8 */
ADC_1_cy_psoc4_sarmux_8__CH_0_PIN EQU 0
ADC_1_cy_psoc4_sarmux_8__CH_0_PORT EQU 0
ADC_1_cy_psoc4_sarmux_8__CH_1_PIN EQU 0
ADC_1_cy_psoc4_sarmux_8__CH_1_PORT EQU 7
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00 EQU CYREG_SAR_CHAN_CONFIG00
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01 EQU CYREG_SAR_CHAN_CONFIG01
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02 EQU CYREG_SAR_CHAN_CONFIG02
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03 EQU CYREG_SAR_CHAN_CONFIG03
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04 EQU CYREG_SAR_CHAN_CONFIG04
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05 EQU CYREG_SAR_CHAN_CONFIG05
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06 EQU CYREG_SAR_CHAN_CONFIG06
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07 EQU CYREG_SAR_CHAN_CONFIG07
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_EN EQU CYREG_SAR_CHAN_EN
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID EQU CYREG_SAR_CHAN_RESULT_VALID
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00 EQU CYREG_SAR_CHAN_RESULT00
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01 EQU CYREG_SAR_CHAN_RESULT01
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02 EQU CYREG_SAR_CHAN_RESULT02
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03 EQU CYREG_SAR_CHAN_RESULT03
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04 EQU CYREG_SAR_CHAN_RESULT04
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05 EQU CYREG_SAR_CHAN_RESULT05
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06 EQU CYREG_SAR_CHAN_RESULT06
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07 EQU CYREG_SAR_CHAN_RESULT07
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID EQU CYREG_SAR_CHAN_WORK_VALID
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00 EQU CYREG_SAR_CHAN_WORK00
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01 EQU CYREG_SAR_CHAN_WORK01
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02 EQU CYREG_SAR_CHAN_WORK02
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03 EQU CYREG_SAR_CHAN_WORK03
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04 EQU CYREG_SAR_CHAN_WORK04
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05 EQU CYREG_SAR_CHAN_WORK05
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06 EQU CYREG_SAR_CHAN_WORK06
ADC_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07 EQU CYREG_SAR_CHAN_WORK07
ADC_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG EQU CYREG_SAR_INJ_CHAN_CONFIG
ADC_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT EQU CYREG_SAR_INJ_RESULT
ADC_1_cy_psoc4_sarmux_8__SAR_START_CTRL EQU CYREG_SAR_START_CTRL

/* ADC_1_intClock */
ADC_1_intClock__DIVIDER_MASK EQU 0x0000FFFF
ADC_1_intClock__ENABLE EQU CYREG_CLK_DIVIDER_A00
ADC_1_intClock__ENABLE_MASK EQU 0x80000000
ADC_1_intClock__MASK EQU 0x80000000
ADC_1_intClock__REGISTER EQU CYREG_CLK_DIVIDER_A00

/* ADC_1_IRQ */
ADC_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
ADC_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
ADC_1_IRQ__INTC_MASK EQU 0x4000
ADC_1_IRQ__INTC_NUMBER EQU 14
ADC_1_IRQ__INTC_PRIOR_MASK EQU 0xC00000
ADC_1_IRQ__INTC_PRIOR_NUM EQU 3
ADC_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR3
ADC_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
ADC_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Clock */
Clock__DIVIDER_MASK EQU 0x0000FFFF
Clock__ENABLE EQU CYREG_CLK_DIVIDER_B00
Clock__ENABLE_MASK EQU 0x80000000
Clock__MASK EQU 0x80000000
Clock__REGISTER EQU CYREG_CLK_DIVIDER_B00

/* PWM_1_cy_m0s8_tcpwm_1 */
PWM_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT1_CC
PWM_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT1_CC_BUFF
PWM_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT1_COUNTER
PWM_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT1_CTRL
PWM_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT1_INTR
PWM_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT1_INTR_MASK
PWM_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT1_INTR_MASKED
PWM_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT1_INTR_SET
PWM_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT1_PERIOD
PWM_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT1_PERIOD_BUFF
PWM_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT1_STATUS
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x200
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 9
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x2000000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 25
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x20000
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 17
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x02
PWM_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 1
PWM_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT1_TR_CTRL0
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT1_TR_CTRL1
PWM_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT1_TR_CTRL2

/* PWM_1_IRQ */
PWM_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
PWM_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
PWM_1_IRQ__INTC_MASK EQU 0x20000
PWM_1_IRQ__INTC_NUMBER EQU 17
PWM_1_IRQ__INTC_PRIOR_MASK EQU 0xC000
PWM_1_IRQ__INTC_PRIOR_NUM EQU 3
PWM_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
PWM_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
PWM_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* UART_1_rx */
UART_1_rx__0__DM__MASK EQU 0x07
UART_1_rx__0__DM__SHIFT EQU 0
UART_1_rx__0__DR EQU CYREG_PRT4_DR
UART_1_rx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_rx__0__HSIOM_MASK EQU 0x0000000F
UART_1_rx__0__HSIOM_SHIFT EQU 0
UART_1_rx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__0__MASK EQU 0x01
UART_1_rx__0__PC EQU CYREG_PRT4_PC
UART_1_rx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__0__PORT EQU 4
UART_1_rx__0__PS EQU CYREG_PRT4_PS
UART_1_rx__0__SHIFT EQU 0
UART_1_rx__DR EQU CYREG_PRT4_DR
UART_1_rx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_rx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_rx__MASK EQU 0x01
UART_1_rx__PC EQU CYREG_PRT4_PC
UART_1_rx__PC2 EQU CYREG_PRT4_PC2
UART_1_rx__PORT EQU 4
UART_1_rx__PS EQU CYREG_PRT4_PS
UART_1_rx__SHIFT EQU 0

/* UART_1_SCB */
UART_1_SCB__BIST_CONTROL EQU CYREG_SCB0_BIST_CONTROL
UART_1_SCB__BIST_DATA EQU CYREG_SCB0_BIST_DATA
UART_1_SCB__CTRL EQU CYREG_SCB0_CTRL
UART_1_SCB__EZ_DATA00 EQU CYREG_SCB0_EZ_DATA00
UART_1_SCB__EZ_DATA01 EQU CYREG_SCB0_EZ_DATA01
UART_1_SCB__EZ_DATA02 EQU CYREG_SCB0_EZ_DATA02
UART_1_SCB__EZ_DATA03 EQU CYREG_SCB0_EZ_DATA03
UART_1_SCB__EZ_DATA04 EQU CYREG_SCB0_EZ_DATA04
UART_1_SCB__EZ_DATA05 EQU CYREG_SCB0_EZ_DATA05
UART_1_SCB__EZ_DATA06 EQU CYREG_SCB0_EZ_DATA06
UART_1_SCB__EZ_DATA07 EQU CYREG_SCB0_EZ_DATA07
UART_1_SCB__EZ_DATA08 EQU CYREG_SCB0_EZ_DATA08
UART_1_SCB__EZ_DATA09 EQU CYREG_SCB0_EZ_DATA09
UART_1_SCB__EZ_DATA10 EQU CYREG_SCB0_EZ_DATA10
UART_1_SCB__EZ_DATA11 EQU CYREG_SCB0_EZ_DATA11
UART_1_SCB__EZ_DATA12 EQU CYREG_SCB0_EZ_DATA12
UART_1_SCB__EZ_DATA13 EQU CYREG_SCB0_EZ_DATA13
UART_1_SCB__EZ_DATA14 EQU CYREG_SCB0_EZ_DATA14
UART_1_SCB__EZ_DATA15 EQU CYREG_SCB0_EZ_DATA15
UART_1_SCB__EZ_DATA16 EQU CYREG_SCB0_EZ_DATA16
UART_1_SCB__EZ_DATA17 EQU CYREG_SCB0_EZ_DATA17
UART_1_SCB__EZ_DATA18 EQU CYREG_SCB0_EZ_DATA18
UART_1_SCB__EZ_DATA19 EQU CYREG_SCB0_EZ_DATA19
UART_1_SCB__EZ_DATA20 EQU CYREG_SCB0_EZ_DATA20
UART_1_SCB__EZ_DATA21 EQU CYREG_SCB0_EZ_DATA21
UART_1_SCB__EZ_DATA22 EQU CYREG_SCB0_EZ_DATA22
UART_1_SCB__EZ_DATA23 EQU CYREG_SCB0_EZ_DATA23
UART_1_SCB__EZ_DATA24 EQU CYREG_SCB0_EZ_DATA24
UART_1_SCB__EZ_DATA25 EQU CYREG_SCB0_EZ_DATA25
UART_1_SCB__EZ_DATA26 EQU CYREG_SCB0_EZ_DATA26
UART_1_SCB__EZ_DATA27 EQU CYREG_SCB0_EZ_DATA27
UART_1_SCB__EZ_DATA28 EQU CYREG_SCB0_EZ_DATA28
UART_1_SCB__EZ_DATA29 EQU CYREG_SCB0_EZ_DATA29
UART_1_SCB__EZ_DATA30 EQU CYREG_SCB0_EZ_DATA30
UART_1_SCB__EZ_DATA31 EQU CYREG_SCB0_EZ_DATA31
UART_1_SCB__I2C_CFG EQU CYREG_SCB0_I2C_CFG
UART_1_SCB__I2C_CTRL EQU CYREG_SCB0_I2C_CTRL
UART_1_SCB__I2C_M_CMD EQU CYREG_SCB0_I2C_M_CMD
UART_1_SCB__I2C_S_CMD EQU CYREG_SCB0_I2C_S_CMD
UART_1_SCB__I2C_STATUS EQU CYREG_SCB0_I2C_STATUS
UART_1_SCB__INTR_CAUSE EQU CYREG_SCB0_INTR_CAUSE
UART_1_SCB__INTR_I2C_EC EQU CYREG_SCB0_INTR_I2C_EC
UART_1_SCB__INTR_I2C_EC_MASK EQU CYREG_SCB0_INTR_I2C_EC_MASK
UART_1_SCB__INTR_I2C_EC_MASKED EQU CYREG_SCB0_INTR_I2C_EC_MASKED
UART_1_SCB__INTR_M EQU CYREG_SCB0_INTR_M
UART_1_SCB__INTR_M_MASK EQU CYREG_SCB0_INTR_M_MASK
UART_1_SCB__INTR_M_MASKED EQU CYREG_SCB0_INTR_M_MASKED
UART_1_SCB__INTR_M_SET EQU CYREG_SCB0_INTR_M_SET
UART_1_SCB__INTR_RX EQU CYREG_SCB0_INTR_RX
UART_1_SCB__INTR_RX_MASK EQU CYREG_SCB0_INTR_RX_MASK
UART_1_SCB__INTR_RX_MASKED EQU CYREG_SCB0_INTR_RX_MASKED
UART_1_SCB__INTR_RX_SET EQU CYREG_SCB0_INTR_RX_SET
UART_1_SCB__INTR_S EQU CYREG_SCB0_INTR_S
UART_1_SCB__INTR_S_MASK EQU CYREG_SCB0_INTR_S_MASK
UART_1_SCB__INTR_S_MASKED EQU CYREG_SCB0_INTR_S_MASKED
UART_1_SCB__INTR_S_SET EQU CYREG_SCB0_INTR_S_SET
UART_1_SCB__INTR_SPI_EC EQU CYREG_SCB0_INTR_SPI_EC
UART_1_SCB__INTR_SPI_EC_MASK EQU CYREG_SCB0_INTR_SPI_EC_MASK
UART_1_SCB__INTR_SPI_EC_MASKED EQU CYREG_SCB0_INTR_SPI_EC_MASKED
UART_1_SCB__INTR_TX EQU CYREG_SCB0_INTR_TX
UART_1_SCB__INTR_TX_MASK EQU CYREG_SCB0_INTR_TX_MASK
UART_1_SCB__INTR_TX_MASKED EQU CYREG_SCB0_INTR_TX_MASKED
UART_1_SCB__INTR_TX_SET EQU CYREG_SCB0_INTR_TX_SET
UART_1_SCB__RX_CTRL EQU CYREG_SCB0_RX_CTRL
UART_1_SCB__RX_FIFO_CTRL EQU CYREG_SCB0_RX_FIFO_CTRL
UART_1_SCB__RX_FIFO_RD EQU CYREG_SCB0_RX_FIFO_RD
UART_1_SCB__RX_FIFO_RD_SILENT EQU CYREG_SCB0_RX_FIFO_RD_SILENT
UART_1_SCB__RX_FIFO_STATUS EQU CYREG_SCB0_RX_FIFO_STATUS
UART_1_SCB__RX_MATCH EQU CYREG_SCB0_RX_MATCH
UART_1_SCB__SPI_CTRL EQU CYREG_SCB0_SPI_CTRL
UART_1_SCB__SPI_STATUS EQU CYREG_SCB0_SPI_STATUS
UART_1_SCB__SS0_POSISTION EQU 0
UART_1_SCB__SS1_POSISTION EQU 1
UART_1_SCB__SS2_POSISTION EQU 2
UART_1_SCB__SS3_POSISTION EQU 3
UART_1_SCB__STATUS EQU CYREG_SCB0_STATUS
UART_1_SCB__TX_CTRL EQU CYREG_SCB0_TX_CTRL
UART_1_SCB__TX_FIFO_CTRL EQU CYREG_SCB0_TX_FIFO_CTRL
UART_1_SCB__TX_FIFO_STATUS EQU CYREG_SCB0_TX_FIFO_STATUS
UART_1_SCB__TX_FIFO_WR EQU CYREG_SCB0_TX_FIFO_WR
UART_1_SCB__UART_CTRL EQU CYREG_SCB0_UART_CTRL
UART_1_SCB__UART_RX_CTRL EQU CYREG_SCB0_UART_RX_CTRL
UART_1_SCB__UART_RX_STATUS EQU CYREG_SCB0_UART_RX_STATUS
UART_1_SCB__UART_TX_CTRL EQU CYREG_SCB0_UART_TX_CTRL

/* UART_1_SCBCLK */
UART_1_SCBCLK__DIVIDER_MASK EQU 0x0000FFFF
UART_1_SCBCLK__ENABLE EQU CYREG_CLK_DIVIDER_C00
UART_1_SCBCLK__ENABLE_MASK EQU 0x80000000
UART_1_SCBCLK__MASK EQU 0x80000000
UART_1_SCBCLK__REGISTER EQU CYREG_CLK_DIVIDER_C00

/* UART_1_tx */
UART_1_tx__0__DM__MASK EQU 0x38
UART_1_tx__0__DM__SHIFT EQU 3
UART_1_tx__0__DR EQU CYREG_PRT4_DR
UART_1_tx__0__HSIOM EQU CYREG_HSIOM_PORT_SEL4
UART_1_tx__0__HSIOM_MASK EQU 0x000000F0
UART_1_tx__0__HSIOM_SHIFT EQU 4
UART_1_tx__0__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__0__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__0__MASK EQU 0x02
UART_1_tx__0__PC EQU CYREG_PRT4_PC
UART_1_tx__0__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__0__PORT EQU 4
UART_1_tx__0__PS EQU CYREG_PRT4_PS
UART_1_tx__0__SHIFT EQU 1
UART_1_tx__DR EQU CYREG_PRT4_DR
UART_1_tx__INTCFG EQU CYREG_PRT4_INTCFG
UART_1_tx__INTSTAT EQU CYREG_PRT4_INTSTAT
UART_1_tx__MASK EQU 0x02
UART_1_tx__PC EQU CYREG_PRT4_PC
UART_1_tx__PC2 EQU CYREG_PRT4_PC2
UART_1_tx__PORT EQU 4
UART_1_tx__PS EQU CYREG_PRT4_PS
UART_1_tx__SHIFT EQU 1

/* TIMER_1_cy_m0s8_tcpwm_1 */
TIMER_1_cy_m0s8_tcpwm_1__CC EQU CYREG_TCPWM_CNT0_CC
TIMER_1_cy_m0s8_tcpwm_1__CC_BUFF EQU CYREG_TCPWM_CNT0_CC_BUFF
TIMER_1_cy_m0s8_tcpwm_1__COUNTER EQU CYREG_TCPWM_CNT0_COUNTER
TIMER_1_cy_m0s8_tcpwm_1__CTRL EQU CYREG_TCPWM_CNT0_CTRL
TIMER_1_cy_m0s8_tcpwm_1__INTR EQU CYREG_TCPWM_CNT0_INTR
TIMER_1_cy_m0s8_tcpwm_1__INTR_MASK EQU CYREG_TCPWM_CNT0_INTR_MASK
TIMER_1_cy_m0s8_tcpwm_1__INTR_MASKED EQU CYREG_TCPWM_CNT0_INTR_MASKED
TIMER_1_cy_m0s8_tcpwm_1__INTR_SET EQU CYREG_TCPWM_CNT0_INTR_SET
TIMER_1_cy_m0s8_tcpwm_1__PERIOD EQU CYREG_TCPWM_CNT0_PERIOD
TIMER_1_cy_m0s8_tcpwm_1__PERIOD_BUFF EQU CYREG_TCPWM_CNT0_PERIOD_BUFF
TIMER_1_cy_m0s8_tcpwm_1__STATUS EQU CYREG_TCPWM_CNT0_STATUS
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMD EQU CYREG_TCPWM_CMD
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_MASK EQU 0x01
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDCAPTURE_SHIFT EQU 0
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_MASK EQU 0x100
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDRELOAD_SHIFT EQU 8
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_MASK EQU 0x1000000
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTART_SHIFT EQU 24
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_MASK EQU 0x10000
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CMDSTOP_SHIFT EQU 16
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CTRL EQU CYREG_TCPWM_CTRL
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_MASK EQU 0x01
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_CTRL_SHIFT EQU 0
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE EQU CYREG_TCPWM_INTR_CAUSE
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_MASK EQU 0x01
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_INTR_CAUSE_SHIFT EQU 0
TIMER_1_cy_m0s8_tcpwm_1__TCPWM_NUMBER EQU 0
TIMER_1_cy_m0s8_tcpwm_1__TR_CTRL0 EQU CYREG_TCPWM_CNT0_TR_CTRL0
TIMER_1_cy_m0s8_tcpwm_1__TR_CTRL1 EQU CYREG_TCPWM_CNT0_TR_CTRL1
TIMER_1_cy_m0s8_tcpwm_1__TR_CTRL2 EQU CYREG_TCPWM_CNT0_TR_CTRL2

/* TIMER_1_IRQ */
TIMER_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
TIMER_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
TIMER_1_IRQ__INTC_MASK EQU 0x10000
TIMER_1_IRQ__INTC_NUMBER EQU 16
TIMER_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
TIMER_1_IRQ__INTC_PRIOR_NUM EQU 3
TIMER_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR4
TIMER_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
TIMER_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* CLK_TIMER_1 */
CLK_TIMER_1__DIVIDER_MASK EQU 0x0000FFFF
CLK_TIMER_1__ENABLE EQU CYREG_CLK_DIVIDER_A01
CLK_TIMER_1__ENABLE_MASK EQU 0x80000000
CLK_TIMER_1__MASK EQU 0x80000000
CLK_TIMER_1__REGISTER EQU CYREG_CLK_DIVIDER_A01

/* USER_SW_1_IRQ */
USER_SW_1_IRQ__INTC_CLR_EN_REG EQU CYREG_CM0_ICER
USER_SW_1_IRQ__INTC_CLR_PD_REG EQU CYREG_CM0_ICPR
USER_SW_1_IRQ__INTC_MASK EQU 0x01
USER_SW_1_IRQ__INTC_NUMBER EQU 0
USER_SW_1_IRQ__INTC_PRIOR_MASK EQU 0xC0
USER_SW_1_IRQ__INTC_PRIOR_NUM EQU 3
USER_SW_1_IRQ__INTC_PRIOR_REG EQU CYREG_CM0_IPR0
USER_SW_1_IRQ__INTC_SET_EN_REG EQU CYREG_CM0_ISER
USER_SW_1_IRQ__INTC_SET_PD_REG EQU CYREG_CM0_ISPR

/* Miscellaneous */
CYDEV_BCLK__HFCLK__HZ EQU 24000000
CYDEV_BCLK__HFCLK__KHZ EQU 24000
CYDEV_BCLK__HFCLK__MHZ EQU 24
CYDEV_BCLK__SYSCLK__HZ EQU 24000000
CYDEV_BCLK__SYSCLK__KHZ EQU 24000
CYDEV_BCLK__SYSCLK__MHZ EQU 24
CYDEV_CHIP_DIE_GEN4 EQU 2
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 13
CYDEV_CHIP_DIE_PSOC4A EQU 6
CYDEV_CHIP_DIE_PSOC5LP EQU 12
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC4
CYDEV_CHIP_JTAG_ID EQU 0x04C81193
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 6
CYDEV_CHIP_MEMBER_4C EQU 10
CYDEV_CHIP_MEMBER_4D EQU 3
CYDEV_CHIP_MEMBER_4E EQU 5
CYDEV_CHIP_MEMBER_4F EQU 7
CYDEV_CHIP_MEMBER_4G EQU 2
CYDEV_CHIP_MEMBER_4H EQU 4
CYDEV_CHIP_MEMBER_4L EQU 9
CYDEV_CHIP_MEMBER_4M EQU 8
CYDEV_CHIP_MEMBER_5A EQU 12
CYDEV_CHIP_MEMBER_5B EQU 11
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_4A
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_GEN4_ES EQU 17
CYDEV_CHIP_REV_GEN4_ES2 EQU 33
CYDEV_CHIP_REV_GEN4_PRODUCTION EQU 17
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4C_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_4A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_READ_ACCELERATOR EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_PROTECT_KILL EQU 4
CYDEV_DEBUG_PROTECT_OPEN EQU 1
CYDEV_DEBUG_PROTECT EQU CYDEV_DEBUG_PROTECT_OPEN
CYDEV_DEBUG_PROTECT_PROTECTED EQU 2
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_Disable
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_ENABLE EQU 0
CYDEV_DFT_SELECT_CLK0 EQU 1
CYDEV_DFT_SELECT_CLK1 EQU 2
CYDEV_HEAP_SIZE EQU 0x0100
CYDEV_IMO_TRIMMED_BY_WCO EQU 0
CYDEV_PROJ_TYPE EQU 2
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_STACK_SIZE EQU 0x0400
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA EQU 5
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD EQU 5
CYDEV_VDDD_MV EQU 5000
CYDEV_WDT_GENERATE_ISR EQU 0
CYIPBLOCK_M0S8_CTBM_VERSION EQU 0
CYIPBLOCK_m0s8cpuss_VERSION EQU 0
CYIPBLOCK_m0s8csd_VERSION EQU 0
CYIPBLOCK_m0s8gpio2_VERSION EQU 0
CYIPBLOCK_m0s8hsiom4a_VERSION EQU 0
CYIPBLOCK_m0s8lcd_VERSION EQU 0
CYIPBLOCK_m0s8lpcomp_VERSION EQU 0
CYIPBLOCK_m0s8pclk_VERSION EQU 0
CYIPBLOCK_m0s8sar_VERSION EQU 0
CYIPBLOCK_m0s8scb_VERSION EQU 0
CYIPBLOCK_m0s8srssv2_VERSION EQU 1
CYIPBLOCK_m0s8tcpwm_VERSION EQU 0
CYIPBLOCK_m0s8udbif_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 2
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
