/*
 * Instance header file for PIC32CM5112GC00100
 *
 * Copyright (c) 2024 Microchip Technology Inc. and its subsidiaries.
 *
 * SPDX-License-Identifier: Apache-2.0
 *
 * Licensed under the Apache License, Version 2.0 (the "License");
 * you may not use this file except in compliance with the License.
 * You may obtain a copy of the License at
 *
 *   http://www.apache.org/licenses/LICENSE-2.0
 *
 * Unless required by applicable law or agreed to in writing, software
 * distributed under the License is distributed on an "AS IS" BASIS,
 * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 * See the License for the specific language governing permissions and
 * limitations under the License.
 *
 */

/* file generated from device description file (ATDF) version 2024-07-26T17:56:39Z */
#ifndef _PIC32CMGC00_TCC0_INSTANCE_
#define _PIC32CMGC00_TCC0_INSTANCE_


/* ========== Instance Parameter definitions for TCC0 peripheral ========== */
#define TCC0_BRIDGE_ID                           (1)        /* H2PB Bridge ID */
#define TCC0_CC_NUM                              (2)        /* Number of Compare/Capture units */
#define TCC0_DITHERING                           (0)        /* Dithering feature implemented */
#define TCC0_DMAC_ID_MC0                         (13)       
#define TCC0_DMAC_ID_MC1                         (14)       
#define TCC0_DMAC_ID_OVF                         (12)       
#define TCC0_DTI                                 (0)        /* Dead-Time-Insertion feature implemented */
#define TCC0_GCLK_ID_TCC01                       (25)       
#define TCC0_INSTANCE_ID                         (30)       /* Instance index for TCC0 */
#define TCC0_MASTER_SLAVE_MODE                   (1)        /* TCC type 0 : NA, 1 : Master, 2 : Slave */
#define TCC0_MCLK_ID_APB                         (40)       /* Index for TCC0 APB clock */
#define TCC0_OTMX                                (0)        /* Output Matrix feature implemented */
#define TCC0_OW_NUM                              (2)        /* Number of Output Waveforms */
#define TCC0_PAC_ID                              (30)       /* Index for TCC0 registers write protection */
#define TCC0_PERIPH_ID                           (8)        /* H2PB Peripheral ID */
#define TCC0_PG                                  (0)        /* Pattern Generation feature implemented */
#define TCC0_SIZE                                (16)       
#define TCC0_SWAP                                (0)        /* DTI outputs swap feature implemented */

#endif /* _PIC32CMGC00_TCC0_INSTANCE_ */
