INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/seven_seg_decoder.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_seg_decoder
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DLatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/tb_DFF.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DFF
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/tb_DLatch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_DLatch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/tb_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplier_tb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/sevseg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sevseg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/top_multiplier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_multiplier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/sev_seg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sev_seg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/ClockDevider.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ClockDevider
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/tb_counter_4bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_counter_4bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/lab4/lab4.srcs/sources_1/new/CounterTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CounterTop
