00000003    # reset tests sck_div
00000000
00000000    # sck_mode
00000000
00000000    # cs_id
00000000
0000000F    # cs_def
00000000
00000000    # cs_mode
00000000
00010001    # delay 0
00000000
00000001    # delay 1
00000000
00080000    # fmt
00000000    
00000000    # tx_data
00000000
00000000    # tx_mark
00000000
00000000    # rx_mark
00000000
00000000    # ie reset
00000000
00000000    # ip reset
00000000 
00000000    # fifo watermark and edge case tests
00000000
00000001
00000000
00000003
00000000
00000003
00000000
00000074
00000000
00000063
00000000
00000052
00000000
00000041
00000000
000000A1
00000000
00000003
00000000
000000B2
00000000
00000001
00000000
000000C3
00000000
000000D4
00000000
00000003
00000000
000000A4
00000000
00000001
00000000
000000B4
00000000
000000A5
00000000
000000B5
00000000
000000C5
00000000
000000D5
00000000
000000A7
00000000
000000B7
00000000
000000C7
00000000
00000002
00000000
000000D7
00000000
00000000
00000000
00000011 #basic read write
00000000
000000FF
00000000
000000AE
00000000
000000AD
00000000
000000AC
00000000
000000AB
00000000
000000AE
00000000
000000AD
00000000
000000AC
00000000
000000AB
00000000
000000AE
00000000
000000AD
00000000
000000AC
00000000
000000AB
00000000
000000AE
00000000
000000AD
00000000
000000AC
00000000
000000AB
00000000
000000A0
00000000
0000000B
00000000
000000F3
00000000
00000079
00000000
00000000
00000000
000000C0
00000000
00000011
00000000
00000020 #delay registers
00000000
00000032
00000000
00000048
00000000
000000AF
00000000
00000050
00000000
0000006B
00000000
00000011
00000000
00000015
00000000
00000010
00000000
00000010
00000000
00000010
00000000
00000010
00000000
00000010
00000000
00000010
00000000
00000011
00000000
00000011
00000000
00000011
00000000
00000011
00000000
00000011
00000000
00000011
00000000
00000011 #delay1
00000000
00000022
00000000
00000033
00000000
00000044
00000000
0000007B
00000000
00000021
00000000
00000032
00000000
00000043
00000000
00000054
00000000
00000066
00000000
00000077
00000000
00000088
00000000
00000099
00000000
00000066
00000000
00000077
00000000
00000088
00000000
00000099
00000000
00000065
00000000
00000076
00000000
00000087
00000000
00000098
00000000
00000048
00000000
000000DD
00000000
000000CC
00000000
000000BB
00000000
000000AA
00000000
000000DE
00000000
000000CD
00000000
000000BC
00000000
000000AB
00000000
000000CE hold mode deassert
00000000
000000F0 #fmt register
00000000
00000000
00000000
00000080
00000000
00000000
00000000
00000080
00000000
000000A8
00000000
000000F8
00000000
00000048
00000000
00000070
00000000
00000000 
00000000
00000008
00000000
00000003
00000000
00000017
00000000
0000000F
00000000
0000001F
00000000
00000001 #watermark interrupts
00000000
00000000 #read mip
00000000
00000000 #read tx ip
00000000 
00000022 #clear 1 frame from rx fifo
00000000
00000000 # read receive ip
00000000
00000002 #read receive ip
00000000
00000000 #read mip
00000000
00000033 #clear frame
00000000
00000000 # read receive ip
00000000
00000044 #clear frame
00000000
00000055 #clear frame
00000000
00000001 #read tx ip
00000000
00000800 #read mip
00000000
00000022 #clear frame
00000000
00000000 #read rx ip
00000000
00000000 #read mip 94
00000000
00000002 #read rx ip
00000000
00000800 #read mip
00000000
00000033 #clear frame
00000000
00000000 #read rx wm
00000000
00000000 #read mip 99
00000000