
HPDL-1414.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001b6c  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000006c  08001c78  08001c78  00011c78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001ce4  08001ce4  00020070  2**0
                  CONTENTS
  4 .ARM          00000000  08001ce4  08001ce4  00020070  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001ce4  08001ce4  00020070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001ce4  08001ce4  00011ce4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ce8  08001ce8  00011ce8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000070  20000000  08001cec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000038  20000070  08001d5c  00020070  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000a8  08001d5c  000200a8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004330  00000000  00000000  00020099  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000010ea  00000000  00000000  000243c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000428  00000000  00000000  000254b8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000380  00000000  00000000  000258e0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00013680  00000000  00000000  00025c60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004a0c  00000000  00000000  000392e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000685b0  00000000  00000000  0003dcec  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000a629c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001190  00000000  00000000  000a6318  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000070 	.word	0x20000070
 8000128:	00000000 	.word	0x00000000
 800012c:	08001c60 	.word	0x08001c60

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000074 	.word	0x20000074
 8000148:	08001c60 	.word	0x08001c60

0800014c <hpdl_init>:
#include "HPDL.h"

// This array is used to ease the addressing segments
static uint8_t map[4 * DISP_NUM];

void hpdl_init(){
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
	uint8_t *pmap = map;
 8000152:	4b0f      	ldr	r3, [pc, #60]	; (8000190 <hpdl_init+0x44>)
 8000154:	607b      	str	r3, [r7, #4]
	for(uint8_t i = 0; i < DISP_NUM; i++)
 8000156:	2300      	movs	r3, #0
 8000158:	70fb      	strb	r3, [r7, #3]
 800015a:	e010      	b.n	800017e <hpdl_init+0x32>
		for(uint8_t j = 4; j > 0;)
 800015c:	2304      	movs	r3, #4
 800015e:	70bb      	strb	r3, [r7, #2]
 8000160:	e007      	b.n	8000172 <hpdl_init+0x26>
			*(pmap++) = --j;
 8000162:	78bb      	ldrb	r3, [r7, #2]
 8000164:	3b01      	subs	r3, #1
 8000166:	70bb      	strb	r3, [r7, #2]
 8000168:	687b      	ldr	r3, [r7, #4]
 800016a:	1c5a      	adds	r2, r3, #1
 800016c:	607a      	str	r2, [r7, #4]
 800016e:	78ba      	ldrb	r2, [r7, #2]
 8000170:	701a      	strb	r2, [r3, #0]
		for(uint8_t j = 4; j > 0;)
 8000172:	78bb      	ldrb	r3, [r7, #2]
 8000174:	2b00      	cmp	r3, #0
 8000176:	d1f4      	bne.n	8000162 <hpdl_init+0x16>
	for(uint8_t i = 0; i < DISP_NUM; i++)
 8000178:	78fb      	ldrb	r3, [r7, #3]
 800017a:	3301      	adds	r3, #1
 800017c:	70fb      	strb	r3, [r7, #3]
 800017e:	78fb      	ldrb	r3, [r7, #3]
 8000180:	2b01      	cmp	r3, #1
 8000182:	d9eb      	bls.n	800015c <hpdl_init+0x10>
}
 8000184:	bf00      	nop
 8000186:	370c      	adds	r7, #12
 8000188:	46bd      	mov	sp, r7
 800018a:	bc80      	pop	{r7}
 800018c:	4770      	bx	lr
 800018e:	bf00      	nop
 8000190:	2000008c 	.word	0x2000008c

08000194 <hpdl_printc>:
/*-----------------------------------------------------------------------------------------------------*/
void hpdl_printc(uint8_t pos, char ch){
 8000194:	b480      	push	{r7}
 8000196:	b085      	sub	sp, #20
 8000198:	af00      	add	r7, sp, #0
 800019a:	4603      	mov	r3, r0
 800019c:	460a      	mov	r2, r1
 800019e:	71fb      	strb	r3, [r7, #7]
 80001a0:	4613      	mov	r3, r2
 80001a2:	71bb      	strb	r3, [r7, #6]
	if(ch < 0x20) return;									// Check for non printable characters
 80001a4:	79bb      	ldrb	r3, [r7, #6]
 80001a6:	2b1f      	cmp	r3, #31
 80001a8:	d93c      	bls.n	8000224 <hpdl_printc+0x90>
	if(ch > 0x5F) ch -= 0x20;								// Convert lower case letter to upper case
 80001aa:	79bb      	ldrb	r3, [r7, #6]
 80001ac:	2b5f      	cmp	r3, #95	; 0x5f
 80001ae:	d902      	bls.n	80001b6 <hpdl_printc+0x22>
 80001b0:	79bb      	ldrb	r3, [r7, #6]
 80001b2:	3b20      	subs	r3, #32
 80001b4:	71bb      	strb	r3, [r7, #6]
	uint8_t disp = (((pos) ? (pos) : (1)) >> 2) + 1;		// Get display number
 80001b6:	79fb      	ldrb	r3, [r7, #7]
 80001b8:	2b00      	cmp	r3, #0
 80001ba:	d005      	beq.n	80001c8 <hpdl_printc+0x34>
 80001bc:	79fb      	ldrb	r3, [r7, #7]
 80001be:	109b      	asrs	r3, r3, #2
 80001c0:	b2db      	uxtb	r3, r3
 80001c2:	3301      	adds	r3, #1
 80001c4:	b2db      	uxtb	r3, r3
 80001c6:	e000      	b.n	80001ca <hpdl_printc+0x36>
 80001c8:	2301      	movs	r3, #1
 80001ca:	73fb      	strb	r3, [r7, #15]
	pos = map[pos];											// Remap global position to local
 80001cc:	79fb      	ldrb	r3, [r7, #7]
 80001ce:	4a18      	ldr	r2, [pc, #96]	; (8000230 <hpdl_printc+0x9c>)
 80001d0:	5cd3      	ldrb	r3, [r2, r3]
 80001d2:	71fb      	strb	r3, [r7, #7]
	WRITE(pos, disp, ch);
 80001d4:	4b17      	ldr	r3, [pc, #92]	; (8000234 <hpdl_printc+0xa0>)
 80001d6:	68db      	ldr	r3, [r3, #12]
 80001d8:	4a16      	ldr	r2, [pc, #88]	; (8000234 <hpdl_printc+0xa0>)
 80001da:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 80001de:	60d3      	str	r3, [r2, #12]
 80001e0:	4b14      	ldr	r3, [pc, #80]	; (8000234 <hpdl_printc+0xa0>)
 80001e2:	68db      	ldr	r3, [r3, #12]
 80001e4:	4a13      	ldr	r2, [pc, #76]	; (8000234 <hpdl_printc+0xa0>)
 80001e6:	f423 63cf 	bic.w	r3, r3, #1656	; 0x678
 80001ea:	f023 0307 	bic.w	r3, r3, #7
 80001ee:	60d3      	str	r3, [r2, #12]
 80001f0:	4b10      	ldr	r3, [pc, #64]	; (8000234 <hpdl_printc+0xa0>)
 80001f2:	68db      	ldr	r3, [r3, #12]
 80001f4:	79fa      	ldrb	r2, [r7, #7]
 80001f6:	0251      	lsls	r1, r2, #9
 80001f8:	79ba      	ldrb	r2, [r7, #6]
 80001fa:	430a      	orrs	r2, r1
 80001fc:	4611      	mov	r1, r2
 80001fe:	4a0d      	ldr	r2, [pc, #52]	; (8000234 <hpdl_printc+0xa0>)
 8000200:	430b      	orrs	r3, r1
 8000202:	60d3      	str	r3, [r2, #12]
 8000204:	4b0b      	ldr	r3, [pc, #44]	; (8000234 <hpdl_printc+0xa0>)
 8000206:	68db      	ldr	r3, [r3, #12]
 8000208:	7bfa      	ldrb	r2, [r7, #15]
 800020a:	01d2      	lsls	r2, r2, #7
 800020c:	43d2      	mvns	r2, r2
 800020e:	4611      	mov	r1, r2
 8000210:	4a08      	ldr	r2, [pc, #32]	; (8000234 <hpdl_printc+0xa0>)
 8000212:	400b      	ands	r3, r1
 8000214:	60d3      	str	r3, [r2, #12]
 8000216:	4b07      	ldr	r3, [pc, #28]	; (8000234 <hpdl_printc+0xa0>)
 8000218:	68db      	ldr	r3, [r3, #12]
 800021a:	4a06      	ldr	r2, [pc, #24]	; (8000234 <hpdl_printc+0xa0>)
 800021c:	f443 73c0 	orr.w	r3, r3, #384	; 0x180
 8000220:	60d3      	str	r3, [r2, #12]
 8000222:	e000      	b.n	8000226 <hpdl_printc+0x92>
	if(ch < 0x20) return;									// Check for non printable characters
 8000224:	bf00      	nop
}
 8000226:	3714      	adds	r7, #20
 8000228:	46bd      	mov	sp, r7
 800022a:	bc80      	pop	{r7}
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop
 8000230:	2000008c 	.word	0x2000008c
 8000234:	40010800 	.word	0x40010800

08000238 <hpdl_prints>:
/*-----------------------------------------------------------------------------------------------------*/
void hpdl_prints(uint8_t pos, char *str){
 8000238:	b580      	push	{r7, lr}
 800023a:	b082      	sub	sp, #8
 800023c:	af00      	add	r7, sp, #0
 800023e:	4603      	mov	r3, r0
 8000240:	6039      	str	r1, [r7, #0]
 8000242:	71fb      	strb	r3, [r7, #7]
	while(*str)
 8000244:	e00a      	b.n	800025c <hpdl_prints+0x24>
		hpdl_printc(pos++, *(str++));
 8000246:	79fa      	ldrb	r2, [r7, #7]
 8000248:	1c53      	adds	r3, r2, #1
 800024a:	71fb      	strb	r3, [r7, #7]
 800024c:	683b      	ldr	r3, [r7, #0]
 800024e:	1c59      	adds	r1, r3, #1
 8000250:	6039      	str	r1, [r7, #0]
 8000252:	781b      	ldrb	r3, [r3, #0]
 8000254:	4619      	mov	r1, r3
 8000256:	4610      	mov	r0, r2
 8000258:	f7ff ff9c 	bl	8000194 <hpdl_printc>
	while(*str)
 800025c:	683b      	ldr	r3, [r7, #0]
 800025e:	781b      	ldrb	r3, [r3, #0]
 8000260:	2b00      	cmp	r3, #0
 8000262:	d1f0      	bne.n	8000246 <hpdl_prints+0xe>
}
 8000264:	bf00      	nop
 8000266:	3708      	adds	r7, #8
 8000268:	46bd      	mov	sp, r7
 800026a:	bd80      	pop	{r7, pc}

0800026c <hpdl_clear>:
/*-----------------------------------------------------------------------------------------------------*/
void hpdl_clear(){
 800026c:	b580      	push	{r7, lr}
 800026e:	b082      	sub	sp, #8
 8000270:	af00      	add	r7, sp, #0
	for(uint8_t i = 0; i < (4 * DISP_NUM); i++)
 8000272:	2300      	movs	r3, #0
 8000274:	71fb      	strb	r3, [r7, #7]
 8000276:	e007      	b.n	8000288 <hpdl_clear+0x1c>
		hpdl_printc(i, 0x20);
 8000278:	79fb      	ldrb	r3, [r7, #7]
 800027a:	2120      	movs	r1, #32
 800027c:	4618      	mov	r0, r3
 800027e:	f7ff ff89 	bl	8000194 <hpdl_printc>
	for(uint8_t i = 0; i < (4 * DISP_NUM); i++)
 8000282:	79fb      	ldrb	r3, [r7, #7]
 8000284:	3301      	adds	r3, #1
 8000286:	71fb      	strb	r3, [r7, #7]
 8000288:	79fb      	ldrb	r3, [r7, #7]
 800028a:	2b07      	cmp	r3, #7
 800028c:	d9f4      	bls.n	8000278 <hpdl_clear+0xc>
}
 800028e:	bf00      	nop
 8000290:	3708      	adds	r7, #8
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
	...

08000298 <main>:

/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void){
 8000298:	b5b0      	push	{r4, r5, r7, lr}
 800029a:	b08a      	sub	sp, #40	; 0x28
 800029c:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800029e:	f000 f9d7 	bl	8000650 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002a2:	f000 f867 	bl	8000374 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80002a6:	f000 f8ab 	bl	8000400 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  hpdl_init();
 80002aa:	f7ff ff4f 	bl	800014c <hpdl_init>
  hpdl_clear();
 80002ae:	f7ff ffdd 	bl	800026c <hpdl_clear>
  char sProc[9];
#elif defined(SCAN_DEMO)
  uint8_t pos = 0;
  uint8_t dir = 0;
#elif defined(TIMER_DEMO)
  uint32_t tick = 0;
 80002b2:	2300      	movs	r3, #0
 80002b4:	617b      	str	r3, [r7, #20]
  uint8_t hours = 0;
 80002b6:	2300      	movs	r3, #0
 80002b8:	74fb      	strb	r3, [r7, #19]
  uint8_t minutes = 0;
 80002ba:	2300      	movs	r3, #0
 80002bc:	74bb      	strb	r3, [r7, #18]
  uint8_t seconds = 0;
 80002be:	2300      	movs	r3, #0
 80002c0:	747b      	strb	r3, [r7, #17]
  uint8_t col = 0;
 80002c2:	2300      	movs	r3, #0
 80002c4:	743b      	strb	r3, [r7, #16]
	  if(dir) pos--;
	  else pos++;

	  HAL_Delay(DELAY);
#elif defined(TIMER_DEMO)
	  sprintf(str, "%02d%c%02d%c%02d", hours, (col ? ':' : ' '), minutes, (col ? ':' : ' '), seconds);
 80002c6:	7cfc      	ldrb	r4, [r7, #19]
 80002c8:	7c3b      	ldrb	r3, [r7, #16]
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d001      	beq.n	80002d2 <main+0x3a>
 80002ce:	253a      	movs	r5, #58	; 0x3a
 80002d0:	e000      	b.n	80002d4 <main+0x3c>
 80002d2:	2520      	movs	r5, #32
 80002d4:	7cbb      	ldrb	r3, [r7, #18]
 80002d6:	7c3a      	ldrb	r2, [r7, #16]
 80002d8:	2a00      	cmp	r2, #0
 80002da:	d001      	beq.n	80002e0 <main+0x48>
 80002dc:	223a      	movs	r2, #58	; 0x3a
 80002de:	e000      	b.n	80002e2 <main+0x4a>
 80002e0:	2220      	movs	r2, #32
 80002e2:	7c79      	ldrb	r1, [r7, #17]
 80002e4:	1d38      	adds	r0, r7, #4
 80002e6:	9102      	str	r1, [sp, #8]
 80002e8:	9201      	str	r2, [sp, #4]
 80002ea:	9300      	str	r3, [sp, #0]
 80002ec:	462b      	mov	r3, r5
 80002ee:	4622      	mov	r2, r4
 80002f0:	491c      	ldr	r1, [pc, #112]	; (8000364 <main+0xcc>)
 80002f2:	f001 f8a3 	bl	800143c <siprintf>
	  hpdl_prints(0, str);
 80002f6:	1d3b      	adds	r3, r7, #4
 80002f8:	4619      	mov	r1, r3
 80002fa:	2000      	movs	r0, #0
 80002fc:	f7ff ff9c 	bl	8000238 <hpdl_prints>

	  if(tick < 86400){
 8000300:	697b      	ldr	r3, [r7, #20]
 8000302:	4a19      	ldr	r2, [pc, #100]	; (8000368 <main+0xd0>)
 8000304:	4293      	cmp	r3, r2
 8000306:	d806      	bhi.n	8000316 <main+0x7e>
		  tick++;
 8000308:	697b      	ldr	r3, [r7, #20]
 800030a:	3301      	adds	r3, #1
 800030c:	617b      	str	r3, [r7, #20]
		  col ^= 1;
 800030e:	7c3b      	ldrb	r3, [r7, #16]
 8000310:	f083 0301 	eor.w	r3, r3, #1
 8000314:	743b      	strb	r3, [r7, #16]
	  }

	  hours = tick / 3600;
 8000316:	697b      	ldr	r3, [r7, #20]
 8000318:	4a14      	ldr	r2, [pc, #80]	; (800036c <main+0xd4>)
 800031a:	fba2 2303 	umull	r2, r3, r2, r3
 800031e:	0adb      	lsrs	r3, r3, #11
 8000320:	74fb      	strb	r3, [r7, #19]
	  minutes = (tick - (3600 * hours)) / 60;
 8000322:	7cfb      	ldrb	r3, [r7, #19]
 8000324:	f44f 6261 	mov.w	r2, #3600	; 0xe10
 8000328:	fb02 f303 	mul.w	r3, r2, r3
 800032c:	461a      	mov	r2, r3
 800032e:	697b      	ldr	r3, [r7, #20]
 8000330:	1a9b      	subs	r3, r3, r2
 8000332:	4a0f      	ldr	r2, [pc, #60]	; (8000370 <main+0xd8>)
 8000334:	fba2 2303 	umull	r2, r3, r2, r3
 8000338:	095b      	lsrs	r3, r3, #5
 800033a:	74bb      	strb	r3, [r7, #18]
	  seconds = (tick - (3600 * hours) - (minutes * 60));
 800033c:	697b      	ldr	r3, [r7, #20]
 800033e:	b2da      	uxtb	r2, r3
 8000340:	7cfb      	ldrb	r3, [r7, #19]
 8000342:	011b      	lsls	r3, r3, #4
 8000344:	b2db      	uxtb	r3, r3
 8000346:	1ad3      	subs	r3, r2, r3
 8000348:	b2da      	uxtb	r2, r3
 800034a:	7cbb      	ldrb	r3, [r7, #18]
 800034c:	4619      	mov	r1, r3
 800034e:	0109      	lsls	r1, r1, #4
 8000350:	1acb      	subs	r3, r1, r3
 8000352:	009b      	lsls	r3, r3, #2
 8000354:	b2db      	uxtb	r3, r3
 8000356:	1ad3      	subs	r3, r2, r3
 8000358:	747b      	strb	r3, [r7, #17]

	  HAL_Delay(DELAY);
 800035a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800035e:	f000 f9d9 	bl	8000714 <HAL_Delay>
	  sprintf(str, "%02d%c%02d%c%02d", hours, (col ? ':' : ' '), minutes, (col ? ':' : ' '), seconds);
 8000362:	e7b0      	b.n	80002c6 <main+0x2e>
 8000364:	08001c78 	.word	0x08001c78
 8000368:	0001517f 	.word	0x0001517f
 800036c:	91a2b3c5 	.word	0x91a2b3c5
 8000370:	88888889 	.word	0x88888889

08000374 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000374:	b580      	push	{r7, lr}
 8000376:	b090      	sub	sp, #64	; 0x40
 8000378:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800037a:	f107 0318 	add.w	r3, r7, #24
 800037e:	2228      	movs	r2, #40	; 0x28
 8000380:	2100      	movs	r1, #0
 8000382:	4618      	mov	r0, r3
 8000384:	f001 f852 	bl	800142c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000388:	1d3b      	adds	r3, r7, #4
 800038a:	2200      	movs	r2, #0
 800038c:	601a      	str	r2, [r3, #0]
 800038e:	605a      	str	r2, [r3, #4]
 8000390:	609a      	str	r2, [r3, #8]
 8000392:	60da      	str	r2, [r3, #12]
 8000394:	611a      	str	r2, [r3, #16]

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000396:	2301      	movs	r3, #1
 8000398:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800039a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800039e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003a0:	2300      	movs	r3, #0
 80003a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003a4:	2301      	movs	r3, #1
 80003a6:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003a8:	2302      	movs	r3, #2
 80003aa:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003ac:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003b0:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003b2:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003b6:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80003b8:	f107 0318 	add.w	r3, r7, #24
 80003bc:	4618      	mov	r0, r3
 80003be:	f000 fc21 	bl	8000c04 <HAL_RCC_OscConfig>
 80003c2:	4603      	mov	r3, r0
 80003c4:	2b00      	cmp	r3, #0
 80003c6:	d001      	beq.n	80003cc <SystemClock_Config+0x58>
  {
    Error_Handler();
 80003c8:	f000 f85a 	bl	8000480 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003cc:	230f      	movs	r3, #15
 80003ce:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003d0:	2302      	movs	r3, #2
 80003d2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003d4:	2300      	movs	r3, #0
 80003d6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80003d8:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80003dc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003de:	2300      	movs	r3, #0
 80003e0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80003e2:	1d3b      	adds	r3, r7, #4
 80003e4:	2102      	movs	r1, #2
 80003e6:	4618      	mov	r0, r3
 80003e8:	f000 fe8c 	bl	8001104 <HAL_RCC_ClockConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x82>
  {
    Error_Handler();
 80003f2:	f000 f845 	bl	8000480 <Error_Handler>
  }
}
 80003f6:	bf00      	nop
 80003f8:	3740      	adds	r7, #64	; 0x40
 80003fa:	46bd      	mov	sp, r7
 80003fc:	bd80      	pop	{r7, pc}
	...

08000400 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000400:	b580      	push	{r7, lr}
 8000402:	b086      	sub	sp, #24
 8000404:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000406:	f107 0308 	add.w	r3, r7, #8
 800040a:	2200      	movs	r2, #0
 800040c:	601a      	str	r2, [r3, #0]
 800040e:	605a      	str	r2, [r3, #4]
 8000410:	609a      	str	r2, [r3, #8]
 8000412:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000414:	4b18      	ldr	r3, [pc, #96]	; (8000478 <MX_GPIO_Init+0x78>)
 8000416:	699b      	ldr	r3, [r3, #24]
 8000418:	4a17      	ldr	r2, [pc, #92]	; (8000478 <MX_GPIO_Init+0x78>)
 800041a:	f043 0320 	orr.w	r3, r3, #32
 800041e:	6193      	str	r3, [r2, #24]
 8000420:	4b15      	ldr	r3, [pc, #84]	; (8000478 <MX_GPIO_Init+0x78>)
 8000422:	699b      	ldr	r3, [r3, #24]
 8000424:	f003 0320 	and.w	r3, r3, #32
 8000428:	607b      	str	r3, [r7, #4]
 800042a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800042c:	4b12      	ldr	r3, [pc, #72]	; (8000478 <MX_GPIO_Init+0x78>)
 800042e:	699b      	ldr	r3, [r3, #24]
 8000430:	4a11      	ldr	r2, [pc, #68]	; (8000478 <MX_GPIO_Init+0x78>)
 8000432:	f043 0304 	orr.w	r3, r3, #4
 8000436:	6193      	str	r3, [r2, #24]
 8000438:	4b0f      	ldr	r3, [pc, #60]	; (8000478 <MX_GPIO_Init+0x78>)
 800043a:	699b      	ldr	r3, [r3, #24]
 800043c:	f003 0304 	and.w	r3, r3, #4
 8000440:	603b      	str	r3, [r7, #0]
 8000442:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8000444:	2200      	movs	r2, #0
 8000446:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800044a:	480c      	ldr	r0, [pc, #48]	; (800047c <MX_GPIO_Init+0x7c>)
 800044c:	f000 fbc2 	bl	8000bd4 <HAL_GPIO_WritePin>
                          |WR1_Pin|A0_Pin|A1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : D0_Pin D1_Pin D2_Pin D3_Pin 
                           D4_Pin D5_Pin D6_Pin WR0_Pin 
                           WR1_Pin A0_Pin A1_Pin */
  GPIO_InitStruct.Pin = D0_Pin|D1_Pin|D2_Pin|D3_Pin 
 8000450:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8000454:	60bb      	str	r3, [r7, #8]
                          |D4_Pin|D5_Pin|D6_Pin|WR0_Pin 
                          |WR1_Pin|A0_Pin|A1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000456:	2301      	movs	r3, #1
 8000458:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800045a:	2300      	movs	r3, #0
 800045c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800045e:	2302      	movs	r3, #2
 8000460:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000462:	f107 0308 	add.w	r3, r7, #8
 8000466:	4619      	mov	r1, r3
 8000468:	4804      	ldr	r0, [pc, #16]	; (800047c <MX_GPIO_Init+0x7c>)
 800046a:	f000 fa59 	bl	8000920 <HAL_GPIO_Init>

}
 800046e:	bf00      	nop
 8000470:	3718      	adds	r7, #24
 8000472:	46bd      	mov	sp, r7
 8000474:	bd80      	pop	{r7, pc}
 8000476:	bf00      	nop
 8000478:	40021000 	.word	0x40021000
 800047c:	40010800 	.word	0x40010800

08000480 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000480:	b480      	push	{r7}
 8000482:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000484:	bf00      	nop
 8000486:	46bd      	mov	sp, r7
 8000488:	bc80      	pop	{r7}
 800048a:	4770      	bx	lr

0800048c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800048c:	b480      	push	{r7}
 800048e:	b085      	sub	sp, #20
 8000490:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000492:	4b15      	ldr	r3, [pc, #84]	; (80004e8 <HAL_MspInit+0x5c>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	4a14      	ldr	r2, [pc, #80]	; (80004e8 <HAL_MspInit+0x5c>)
 8000498:	f043 0301 	orr.w	r3, r3, #1
 800049c:	6193      	str	r3, [r2, #24]
 800049e:	4b12      	ldr	r3, [pc, #72]	; (80004e8 <HAL_MspInit+0x5c>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	f003 0301 	and.w	r3, r3, #1
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004aa:	4b0f      	ldr	r3, [pc, #60]	; (80004e8 <HAL_MspInit+0x5c>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a0e      	ldr	r2, [pc, #56]	; (80004e8 <HAL_MspInit+0x5c>)
 80004b0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b0c      	ldr	r3, [pc, #48]	; (80004e8 <HAL_MspInit+0x5c>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004be:	607b      	str	r3, [r7, #4]
 80004c0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80004c2:	4b0a      	ldr	r3, [pc, #40]	; (80004ec <HAL_MspInit+0x60>)
 80004c4:	685b      	ldr	r3, [r3, #4]
 80004c6:	60fb      	str	r3, [r7, #12]
 80004c8:	68fb      	ldr	r3, [r7, #12]
 80004ca:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80004ce:	60fb      	str	r3, [r7, #12]
 80004d0:	68fb      	ldr	r3, [r7, #12]
 80004d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	4a04      	ldr	r2, [pc, #16]	; (80004ec <HAL_MspInit+0x60>)
 80004da:	68fb      	ldr	r3, [r7, #12]
 80004dc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004de:	bf00      	nop
 80004e0:	3714      	adds	r7, #20
 80004e2:	46bd      	mov	sp, r7
 80004e4:	bc80      	pop	{r7}
 80004e6:	4770      	bx	lr
 80004e8:	40021000 	.word	0x40021000
 80004ec:	40010000 	.word	0x40010000

080004f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80004f4:	bf00      	nop
 80004f6:	46bd      	mov	sp, r7
 80004f8:	bc80      	pop	{r7}
 80004fa:	4770      	bx	lr

080004fc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000500:	e7fe      	b.n	8000500 <HardFault_Handler+0x4>

08000502 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000502:	b480      	push	{r7}
 8000504:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000506:	e7fe      	b.n	8000506 <MemManage_Handler+0x4>

08000508 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000508:	b480      	push	{r7}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800050c:	e7fe      	b.n	800050c <BusFault_Handler+0x4>

0800050e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800050e:	b480      	push	{r7}
 8000510:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000512:	e7fe      	b.n	8000512 <UsageFault_Handler+0x4>

08000514 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000514:	b480      	push	{r7}
 8000516:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000518:	bf00      	nop
 800051a:	46bd      	mov	sp, r7
 800051c:	bc80      	pop	{r7}
 800051e:	4770      	bx	lr

08000520 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000520:	b480      	push	{r7}
 8000522:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000524:	bf00      	nop
 8000526:	46bd      	mov	sp, r7
 8000528:	bc80      	pop	{r7}
 800052a:	4770      	bx	lr

0800052c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800052c:	b480      	push	{r7}
 800052e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000530:	bf00      	nop
 8000532:	46bd      	mov	sp, r7
 8000534:	bc80      	pop	{r7}
 8000536:	4770      	bx	lr

08000538 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000538:	b580      	push	{r7, lr}
 800053a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800053c:	f000 f8ce 	bl	80006dc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000540:	bf00      	nop
 8000542:	bd80      	pop	{r7, pc}

08000544 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 800054c:	4b11      	ldr	r3, [pc, #68]	; (8000594 <_sbrk+0x50>)
 800054e:	681b      	ldr	r3, [r3, #0]
 8000550:	2b00      	cmp	r3, #0
 8000552:	d102      	bne.n	800055a <_sbrk+0x16>
		heap_end = &end;
 8000554:	4b0f      	ldr	r3, [pc, #60]	; (8000594 <_sbrk+0x50>)
 8000556:	4a10      	ldr	r2, [pc, #64]	; (8000598 <_sbrk+0x54>)
 8000558:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 800055a:	4b0e      	ldr	r3, [pc, #56]	; (8000594 <_sbrk+0x50>)
 800055c:	681b      	ldr	r3, [r3, #0]
 800055e:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000560:	4b0c      	ldr	r3, [pc, #48]	; (8000594 <_sbrk+0x50>)
 8000562:	681a      	ldr	r2, [r3, #0]
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4413      	add	r3, r2
 8000568:	466a      	mov	r2, sp
 800056a:	4293      	cmp	r3, r2
 800056c:	d907      	bls.n	800057e <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800056e:	f000 ff33 	bl	80013d8 <__errno>
 8000572:	4602      	mov	r2, r0
 8000574:	230c      	movs	r3, #12
 8000576:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000578:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800057c:	e006      	b.n	800058c <_sbrk+0x48>
	}

	heap_end += incr;
 800057e:	4b05      	ldr	r3, [pc, #20]	; (8000594 <_sbrk+0x50>)
 8000580:	681a      	ldr	r2, [r3, #0]
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	4413      	add	r3, r2
 8000586:	4a03      	ldr	r2, [pc, #12]	; (8000594 <_sbrk+0x50>)
 8000588:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 800058a:	68fb      	ldr	r3, [r7, #12]
}
 800058c:	4618      	mov	r0, r3
 800058e:	3710      	adds	r7, #16
 8000590:	46bd      	mov	sp, r7
 8000592:	bd80      	pop	{r7, pc}
 8000594:	20000094 	.word	0x20000094
 8000598:	200000a8 	.word	0x200000a8

0800059c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800059c:	b480      	push	{r7}
 800059e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80005a0:	4b15      	ldr	r3, [pc, #84]	; (80005f8 <SystemInit+0x5c>)
 80005a2:	681b      	ldr	r3, [r3, #0]
 80005a4:	4a14      	ldr	r2, [pc, #80]	; (80005f8 <SystemInit+0x5c>)
 80005a6:	f043 0301 	orr.w	r3, r3, #1
 80005aa:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80005ac:	4b12      	ldr	r3, [pc, #72]	; (80005f8 <SystemInit+0x5c>)
 80005ae:	685a      	ldr	r2, [r3, #4]
 80005b0:	4911      	ldr	r1, [pc, #68]	; (80005f8 <SystemInit+0x5c>)
 80005b2:	4b12      	ldr	r3, [pc, #72]	; (80005fc <SystemInit+0x60>)
 80005b4:	4013      	ands	r3, r2
 80005b6:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80005b8:	4b0f      	ldr	r3, [pc, #60]	; (80005f8 <SystemInit+0x5c>)
 80005ba:	681b      	ldr	r3, [r3, #0]
 80005bc:	4a0e      	ldr	r2, [pc, #56]	; (80005f8 <SystemInit+0x5c>)
 80005be:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80005c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80005c6:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80005c8:	4b0b      	ldr	r3, [pc, #44]	; (80005f8 <SystemInit+0x5c>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	4a0a      	ldr	r2, [pc, #40]	; (80005f8 <SystemInit+0x5c>)
 80005ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80005d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 80005d4:	4b08      	ldr	r3, [pc, #32]	; (80005f8 <SystemInit+0x5c>)
 80005d6:	685b      	ldr	r3, [r3, #4]
 80005d8:	4a07      	ldr	r2, [pc, #28]	; (80005f8 <SystemInit+0x5c>)
 80005da:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 80005de:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 80005e0:	4b05      	ldr	r3, [pc, #20]	; (80005f8 <SystemInit+0x5c>)
 80005e2:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80005e6:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 80005e8:	4b05      	ldr	r3, [pc, #20]	; (8000600 <SystemInit+0x64>)
 80005ea:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80005ee:	609a      	str	r2, [r3, #8]
#endif 
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr
 80005f8:	40021000 	.word	0x40021000
 80005fc:	f8ff0000 	.word	0xf8ff0000
 8000600:	e000ed00 	.word	0xe000ed00

08000604 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000604:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000606:	e003      	b.n	8000610 <LoopCopyDataInit>

08000608 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000608:	4b0b      	ldr	r3, [pc, #44]	; (8000638 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800060a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800060c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800060e:	3104      	adds	r1, #4

08000610 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000610:	480a      	ldr	r0, [pc, #40]	; (800063c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000612:	4b0b      	ldr	r3, [pc, #44]	; (8000640 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000614:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000616:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000618:	d3f6      	bcc.n	8000608 <CopyDataInit>
  ldr r2, =_sbss
 800061a:	4a0a      	ldr	r2, [pc, #40]	; (8000644 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800061c:	e002      	b.n	8000624 <LoopFillZerobss>

0800061e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800061e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000620:	f842 3b04 	str.w	r3, [r2], #4

08000624 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000624:	4b08      	ldr	r3, [pc, #32]	; (8000648 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000626:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000628:	d3f9      	bcc.n	800061e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800062a:	f7ff ffb7 	bl	800059c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800062e:	f000 fed9 	bl	80013e4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000632:	f7ff fe31 	bl	8000298 <main>
  bx lr
 8000636:	4770      	bx	lr
  ldr r3, =_sidata
 8000638:	08001cec 	.word	0x08001cec
  ldr r0, =_sdata
 800063c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000640:	20000070 	.word	0x20000070
  ldr r2, =_sbss
 8000644:	20000070 	.word	0x20000070
  ldr r3, = _ebss
 8000648:	200000a8 	.word	0x200000a8

0800064c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800064c:	e7fe      	b.n	800064c <ADC1_2_IRQHandler>
	...

08000650 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000654:	4b08      	ldr	r3, [pc, #32]	; (8000678 <HAL_Init+0x28>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_Init+0x28>)
 800065a:	f043 0310 	orr.w	r3, r3, #16
 800065e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000660:	2003      	movs	r0, #3
 8000662:	f000 f929 	bl	80008b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000666:	2000      	movs	r0, #0
 8000668:	f000 f808 	bl	800067c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800066c:	f7ff ff0e 	bl	800048c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000670:	2300      	movs	r3, #0
}
 8000672:	4618      	mov	r0, r3
 8000674:	bd80      	pop	{r7, pc}
 8000676:	bf00      	nop
 8000678:	40022000 	.word	0x40022000

0800067c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	b082      	sub	sp, #8
 8000680:	af00      	add	r7, sp, #0
 8000682:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000684:	4b12      	ldr	r3, [pc, #72]	; (80006d0 <HAL_InitTick+0x54>)
 8000686:	681a      	ldr	r2, [r3, #0]
 8000688:	4b12      	ldr	r3, [pc, #72]	; (80006d4 <HAL_InitTick+0x58>)
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	4619      	mov	r1, r3
 800068e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000692:	fbb3 f3f1 	udiv	r3, r3, r1
 8000696:	fbb2 f3f3 	udiv	r3, r2, r3
 800069a:	4618      	mov	r0, r3
 800069c:	f000 f933 	bl	8000906 <HAL_SYSTICK_Config>
 80006a0:	4603      	mov	r3, r0
 80006a2:	2b00      	cmp	r3, #0
 80006a4:	d001      	beq.n	80006aa <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80006a6:	2301      	movs	r3, #1
 80006a8:	e00e      	b.n	80006c8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	2b0f      	cmp	r3, #15
 80006ae:	d80a      	bhi.n	80006c6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80006b0:	2200      	movs	r2, #0
 80006b2:	6879      	ldr	r1, [r7, #4]
 80006b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80006b8:	f000 f909 	bl	80008ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80006bc:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <HAL_InitTick+0x5c>)
 80006be:	687b      	ldr	r3, [r7, #4]
 80006c0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80006c2:	2300      	movs	r3, #0
 80006c4:	e000      	b.n	80006c8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80006c6:	2301      	movs	r3, #1
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	20000000 	.word	0x20000000
 80006d4:	20000008 	.word	0x20000008
 80006d8:	20000004 	.word	0x20000004

080006dc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80006e0:	4b05      	ldr	r3, [pc, #20]	; (80006f8 <HAL_IncTick+0x1c>)
 80006e2:	781b      	ldrb	r3, [r3, #0]
 80006e4:	461a      	mov	r2, r3
 80006e6:	4b05      	ldr	r3, [pc, #20]	; (80006fc <HAL_IncTick+0x20>)
 80006e8:	681b      	ldr	r3, [r3, #0]
 80006ea:	4413      	add	r3, r2
 80006ec:	4a03      	ldr	r2, [pc, #12]	; (80006fc <HAL_IncTick+0x20>)
 80006ee:	6013      	str	r3, [r2, #0]
}
 80006f0:	bf00      	nop
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	20000008 	.word	0x20000008
 80006fc:	200000a0 	.word	0x200000a0

08000700 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return uwTick;
 8000704:	4b02      	ldr	r3, [pc, #8]	; (8000710 <HAL_GetTick+0x10>)
 8000706:	681b      	ldr	r3, [r3, #0]
}
 8000708:	4618      	mov	r0, r3
 800070a:	46bd      	mov	sp, r7
 800070c:	bc80      	pop	{r7}
 800070e:	4770      	bx	lr
 8000710:	200000a0 	.word	0x200000a0

08000714 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000714:	b580      	push	{r7, lr}
 8000716:	b084      	sub	sp, #16
 8000718:	af00      	add	r7, sp, #0
 800071a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800071c:	f7ff fff0 	bl	8000700 <HAL_GetTick>
 8000720:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000722:	687b      	ldr	r3, [r7, #4]
 8000724:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000726:	68fb      	ldr	r3, [r7, #12]
 8000728:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800072c:	d005      	beq.n	800073a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800072e:	4b09      	ldr	r3, [pc, #36]	; (8000754 <HAL_Delay+0x40>)
 8000730:	781b      	ldrb	r3, [r3, #0]
 8000732:	461a      	mov	r2, r3
 8000734:	68fb      	ldr	r3, [r7, #12]
 8000736:	4413      	add	r3, r2
 8000738:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800073a:	bf00      	nop
 800073c:	f7ff ffe0 	bl	8000700 <HAL_GetTick>
 8000740:	4602      	mov	r2, r0
 8000742:	68bb      	ldr	r3, [r7, #8]
 8000744:	1ad3      	subs	r3, r2, r3
 8000746:	68fa      	ldr	r2, [r7, #12]
 8000748:	429a      	cmp	r2, r3
 800074a:	d8f7      	bhi.n	800073c <HAL_Delay+0x28>
  {
  }
}
 800074c:	bf00      	nop
 800074e:	3710      	adds	r7, #16
 8000750:	46bd      	mov	sp, r7
 8000752:	bd80      	pop	{r7, pc}
 8000754:	20000008 	.word	0x20000008

08000758 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000758:	b480      	push	{r7}
 800075a:	b085      	sub	sp, #20
 800075c:	af00      	add	r7, sp, #0
 800075e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000760:	687b      	ldr	r3, [r7, #4]
 8000762:	f003 0307 	and.w	r3, r3, #7
 8000766:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000768:	4b0c      	ldr	r3, [pc, #48]	; (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800076a:	68db      	ldr	r3, [r3, #12]
 800076c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800076e:	68ba      	ldr	r2, [r7, #8]
 8000770:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000774:	4013      	ands	r3, r2
 8000776:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000778:	68fb      	ldr	r3, [r7, #12]
 800077a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800077c:	68bb      	ldr	r3, [r7, #8]
 800077e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000780:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000784:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000788:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800078a:	4a04      	ldr	r2, [pc, #16]	; (800079c <__NVIC_SetPriorityGrouping+0x44>)
 800078c:	68bb      	ldr	r3, [r7, #8]
 800078e:	60d3      	str	r3, [r2, #12]
}
 8000790:	bf00      	nop
 8000792:	3714      	adds	r7, #20
 8000794:	46bd      	mov	sp, r7
 8000796:	bc80      	pop	{r7}
 8000798:	4770      	bx	lr
 800079a:	bf00      	nop
 800079c:	e000ed00 	.word	0xe000ed00

080007a0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80007a0:	b480      	push	{r7}
 80007a2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80007a4:	4b04      	ldr	r3, [pc, #16]	; (80007b8 <__NVIC_GetPriorityGrouping+0x18>)
 80007a6:	68db      	ldr	r3, [r3, #12]
 80007a8:	0a1b      	lsrs	r3, r3, #8
 80007aa:	f003 0307 	and.w	r3, r3, #7
}
 80007ae:	4618      	mov	r0, r3
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bc80      	pop	{r7}
 80007b4:	4770      	bx	lr
 80007b6:	bf00      	nop
 80007b8:	e000ed00 	.word	0xe000ed00

080007bc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80007bc:	b480      	push	{r7}
 80007be:	b083      	sub	sp, #12
 80007c0:	af00      	add	r7, sp, #0
 80007c2:	4603      	mov	r3, r0
 80007c4:	6039      	str	r1, [r7, #0]
 80007c6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80007c8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	db0a      	blt.n	80007e6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007d0:	683b      	ldr	r3, [r7, #0]
 80007d2:	b2da      	uxtb	r2, r3
 80007d4:	490c      	ldr	r1, [pc, #48]	; (8000808 <__NVIC_SetPriority+0x4c>)
 80007d6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007da:	0112      	lsls	r2, r2, #4
 80007dc:	b2d2      	uxtb	r2, r2
 80007de:	440b      	add	r3, r1
 80007e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80007e4:	e00a      	b.n	80007fc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	b2da      	uxtb	r2, r3
 80007ea:	4908      	ldr	r1, [pc, #32]	; (800080c <__NVIC_SetPriority+0x50>)
 80007ec:	79fb      	ldrb	r3, [r7, #7]
 80007ee:	f003 030f 	and.w	r3, r3, #15
 80007f2:	3b04      	subs	r3, #4
 80007f4:	0112      	lsls	r2, r2, #4
 80007f6:	b2d2      	uxtb	r2, r2
 80007f8:	440b      	add	r3, r1
 80007fa:	761a      	strb	r2, [r3, #24]
}
 80007fc:	bf00      	nop
 80007fe:	370c      	adds	r7, #12
 8000800:	46bd      	mov	sp, r7
 8000802:	bc80      	pop	{r7}
 8000804:	4770      	bx	lr
 8000806:	bf00      	nop
 8000808:	e000e100 	.word	0xe000e100
 800080c:	e000ed00 	.word	0xe000ed00

08000810 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000810:	b480      	push	{r7}
 8000812:	b089      	sub	sp, #36	; 0x24
 8000814:	af00      	add	r7, sp, #0
 8000816:	60f8      	str	r0, [r7, #12]
 8000818:	60b9      	str	r1, [r7, #8]
 800081a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800081c:	68fb      	ldr	r3, [r7, #12]
 800081e:	f003 0307 	and.w	r3, r3, #7
 8000822:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000824:	69fb      	ldr	r3, [r7, #28]
 8000826:	f1c3 0307 	rsb	r3, r3, #7
 800082a:	2b04      	cmp	r3, #4
 800082c:	bf28      	it	cs
 800082e:	2304      	movcs	r3, #4
 8000830:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000832:	69fb      	ldr	r3, [r7, #28]
 8000834:	3304      	adds	r3, #4
 8000836:	2b06      	cmp	r3, #6
 8000838:	d902      	bls.n	8000840 <NVIC_EncodePriority+0x30>
 800083a:	69fb      	ldr	r3, [r7, #28]
 800083c:	3b03      	subs	r3, #3
 800083e:	e000      	b.n	8000842 <NVIC_EncodePriority+0x32>
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000844:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000848:	69bb      	ldr	r3, [r7, #24]
 800084a:	fa02 f303 	lsl.w	r3, r2, r3
 800084e:	43da      	mvns	r2, r3
 8000850:	68bb      	ldr	r3, [r7, #8]
 8000852:	401a      	ands	r2, r3
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000858:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800085c:	697b      	ldr	r3, [r7, #20]
 800085e:	fa01 f303 	lsl.w	r3, r1, r3
 8000862:	43d9      	mvns	r1, r3
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000868:	4313      	orrs	r3, r2
         );
}
 800086a:	4618      	mov	r0, r3
 800086c:	3724      	adds	r7, #36	; 0x24
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr

08000874 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000874:	b580      	push	{r7, lr}
 8000876:	b082      	sub	sp, #8
 8000878:	af00      	add	r7, sp, #0
 800087a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	3b01      	subs	r3, #1
 8000880:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000884:	d301      	bcc.n	800088a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000886:	2301      	movs	r3, #1
 8000888:	e00f      	b.n	80008aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800088a:	4a0a      	ldr	r2, [pc, #40]	; (80008b4 <SysTick_Config+0x40>)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	3b01      	subs	r3, #1
 8000890:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000892:	210f      	movs	r1, #15
 8000894:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8000898:	f7ff ff90 	bl	80007bc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800089c:	4b05      	ldr	r3, [pc, #20]	; (80008b4 <SysTick_Config+0x40>)
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80008a2:	4b04      	ldr	r3, [pc, #16]	; (80008b4 <SysTick_Config+0x40>)
 80008a4:	2207      	movs	r2, #7
 80008a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80008a8:	2300      	movs	r3, #0
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3708      	adds	r7, #8
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bd80      	pop	{r7, pc}
 80008b2:	bf00      	nop
 80008b4:	e000e010 	.word	0xe000e010

080008b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80008b8:	b580      	push	{r7, lr}
 80008ba:	b082      	sub	sp, #8
 80008bc:	af00      	add	r7, sp, #0
 80008be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f7ff ff49 	bl	8000758 <__NVIC_SetPriorityGrouping>
}
 80008c6:	bf00      	nop
 80008c8:	3708      	adds	r7, #8
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80008ce:	b580      	push	{r7, lr}
 80008d0:	b086      	sub	sp, #24
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	4603      	mov	r3, r0
 80008d6:	60b9      	str	r1, [r7, #8]
 80008d8:	607a      	str	r2, [r7, #4]
 80008da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80008dc:	2300      	movs	r3, #0
 80008de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80008e0:	f7ff ff5e 	bl	80007a0 <__NVIC_GetPriorityGrouping>
 80008e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80008e6:	687a      	ldr	r2, [r7, #4]
 80008e8:	68b9      	ldr	r1, [r7, #8]
 80008ea:	6978      	ldr	r0, [r7, #20]
 80008ec:	f7ff ff90 	bl	8000810 <NVIC_EncodePriority>
 80008f0:	4602      	mov	r2, r0
 80008f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80008f6:	4611      	mov	r1, r2
 80008f8:	4618      	mov	r0, r3
 80008fa:	f7ff ff5f 	bl	80007bc <__NVIC_SetPriority>
}
 80008fe:	bf00      	nop
 8000900:	3718      	adds	r7, #24
 8000902:	46bd      	mov	sp, r7
 8000904:	bd80      	pop	{r7, pc}

08000906 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000906:	b580      	push	{r7, lr}
 8000908:	b082      	sub	sp, #8
 800090a:	af00      	add	r7, sp, #0
 800090c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800090e:	6878      	ldr	r0, [r7, #4]
 8000910:	f7ff ffb0 	bl	8000874 <SysTick_Config>
 8000914:	4603      	mov	r3, r0
}
 8000916:	4618      	mov	r0, r3
 8000918:	3708      	adds	r7, #8
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
	...

08000920 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000920:	b480      	push	{r7}
 8000922:	b08b      	sub	sp, #44	; 0x2c
 8000924:	af00      	add	r7, sp, #0
 8000926:	6078      	str	r0, [r7, #4]
 8000928:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800092e:	2300      	movs	r3, #0
 8000930:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000932:	e127      	b.n	8000b84 <HAL_GPIO_Init+0x264>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000934:	2201      	movs	r2, #1
 8000936:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000938:	fa02 f303 	lsl.w	r3, r2, r3
 800093c:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800093e:	683b      	ldr	r3, [r7, #0]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	69fa      	ldr	r2, [r7, #28]
 8000944:	4013      	ands	r3, r2
 8000946:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000948:	69ba      	ldr	r2, [r7, #24]
 800094a:	69fb      	ldr	r3, [r7, #28]
 800094c:	429a      	cmp	r2, r3
 800094e:	f040 8116 	bne.w	8000b7e <HAL_GPIO_Init+0x25e>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000952:	683b      	ldr	r3, [r7, #0]
 8000954:	685b      	ldr	r3, [r3, #4]
 8000956:	2b12      	cmp	r3, #18
 8000958:	d034      	beq.n	80009c4 <HAL_GPIO_Init+0xa4>
 800095a:	2b12      	cmp	r3, #18
 800095c:	d80d      	bhi.n	800097a <HAL_GPIO_Init+0x5a>
 800095e:	2b02      	cmp	r3, #2
 8000960:	d02b      	beq.n	80009ba <HAL_GPIO_Init+0x9a>
 8000962:	2b02      	cmp	r3, #2
 8000964:	d804      	bhi.n	8000970 <HAL_GPIO_Init+0x50>
 8000966:	2b00      	cmp	r3, #0
 8000968:	d031      	beq.n	80009ce <HAL_GPIO_Init+0xae>
 800096a:	2b01      	cmp	r3, #1
 800096c:	d01c      	beq.n	80009a8 <HAL_GPIO_Init+0x88>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 800096e:	e048      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000970:	2b03      	cmp	r3, #3
 8000972:	d043      	beq.n	80009fc <HAL_GPIO_Init+0xdc>
 8000974:	2b11      	cmp	r3, #17
 8000976:	d01b      	beq.n	80009b0 <HAL_GPIO_Init+0x90>
          break;
 8000978:	e043      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 800097a:	4a89      	ldr	r2, [pc, #548]	; (8000ba0 <HAL_GPIO_Init+0x280>)
 800097c:	4293      	cmp	r3, r2
 800097e:	d026      	beq.n	80009ce <HAL_GPIO_Init+0xae>
 8000980:	4a87      	ldr	r2, [pc, #540]	; (8000ba0 <HAL_GPIO_Init+0x280>)
 8000982:	4293      	cmp	r3, r2
 8000984:	d806      	bhi.n	8000994 <HAL_GPIO_Init+0x74>
 8000986:	4a87      	ldr	r2, [pc, #540]	; (8000ba4 <HAL_GPIO_Init+0x284>)
 8000988:	4293      	cmp	r3, r2
 800098a:	d020      	beq.n	80009ce <HAL_GPIO_Init+0xae>
 800098c:	4a86      	ldr	r2, [pc, #536]	; (8000ba8 <HAL_GPIO_Init+0x288>)
 800098e:	4293      	cmp	r3, r2
 8000990:	d01d      	beq.n	80009ce <HAL_GPIO_Init+0xae>
          break;
 8000992:	e036      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
      switch (GPIO_Init->Mode)
 8000994:	4a85      	ldr	r2, [pc, #532]	; (8000bac <HAL_GPIO_Init+0x28c>)
 8000996:	4293      	cmp	r3, r2
 8000998:	d019      	beq.n	80009ce <HAL_GPIO_Init+0xae>
 800099a:	4a85      	ldr	r2, [pc, #532]	; (8000bb0 <HAL_GPIO_Init+0x290>)
 800099c:	4293      	cmp	r3, r2
 800099e:	d016      	beq.n	80009ce <HAL_GPIO_Init+0xae>
 80009a0:	4a84      	ldr	r2, [pc, #528]	; (8000bb4 <HAL_GPIO_Init+0x294>)
 80009a2:	4293      	cmp	r3, r2
 80009a4:	d013      	beq.n	80009ce <HAL_GPIO_Init+0xae>
          break;
 80009a6:	e02c      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80009a8:	683b      	ldr	r3, [r7, #0]
 80009aa:	68db      	ldr	r3, [r3, #12]
 80009ac:	623b      	str	r3, [r7, #32]
          break;
 80009ae:	e028      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80009b0:	683b      	ldr	r3, [r7, #0]
 80009b2:	68db      	ldr	r3, [r3, #12]
 80009b4:	3304      	adds	r3, #4
 80009b6:	623b      	str	r3, [r7, #32]
          break;
 80009b8:	e023      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80009ba:	683b      	ldr	r3, [r7, #0]
 80009bc:	68db      	ldr	r3, [r3, #12]
 80009be:	3308      	adds	r3, #8
 80009c0:	623b      	str	r3, [r7, #32]
          break;
 80009c2:	e01e      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80009c4:	683b      	ldr	r3, [r7, #0]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	330c      	adds	r3, #12
 80009ca:	623b      	str	r3, [r7, #32]
          break;
 80009cc:	e019      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80009ce:	683b      	ldr	r3, [r7, #0]
 80009d0:	689b      	ldr	r3, [r3, #8]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d102      	bne.n	80009dc <HAL_GPIO_Init+0xbc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80009d6:	2304      	movs	r3, #4
 80009d8:	623b      	str	r3, [r7, #32]
          break;
 80009da:	e012      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80009dc:	683b      	ldr	r3, [r7, #0]
 80009de:	689b      	ldr	r3, [r3, #8]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d105      	bne.n	80009f0 <HAL_GPIO_Init+0xd0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009e4:	2308      	movs	r3, #8
 80009e6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	69fa      	ldr	r2, [r7, #28]
 80009ec:	611a      	str	r2, [r3, #16]
          break;
 80009ee:	e008      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80009f0:	2308      	movs	r3, #8
 80009f2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	69fa      	ldr	r2, [r7, #28]
 80009f8:	615a      	str	r2, [r3, #20]
          break;
 80009fa:	e002      	b.n	8000a02 <HAL_GPIO_Init+0xe2>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80009fc:	2300      	movs	r3, #0
 80009fe:	623b      	str	r3, [r7, #32]
          break;
 8000a00:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000a02:	69bb      	ldr	r3, [r7, #24]
 8000a04:	2bff      	cmp	r3, #255	; 0xff
 8000a06:	d801      	bhi.n	8000a0c <HAL_GPIO_Init+0xec>
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	e001      	b.n	8000a10 <HAL_GPIO_Init+0xf0>
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	3304      	adds	r3, #4
 8000a10:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000a12:	69bb      	ldr	r3, [r7, #24]
 8000a14:	2bff      	cmp	r3, #255	; 0xff
 8000a16:	d802      	bhi.n	8000a1e <HAL_GPIO_Init+0xfe>
 8000a18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a1a:	009b      	lsls	r3, r3, #2
 8000a1c:	e002      	b.n	8000a24 <HAL_GPIO_Init+0x104>
 8000a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a20:	3b08      	subs	r3, #8
 8000a22:	009b      	lsls	r3, r3, #2
 8000a24:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000a26:	697b      	ldr	r3, [r7, #20]
 8000a28:	681a      	ldr	r2, [r3, #0]
 8000a2a:	210f      	movs	r1, #15
 8000a2c:	693b      	ldr	r3, [r7, #16]
 8000a2e:	fa01 f303 	lsl.w	r3, r1, r3
 8000a32:	43db      	mvns	r3, r3
 8000a34:	401a      	ands	r2, r3
 8000a36:	6a39      	ldr	r1, [r7, #32]
 8000a38:	693b      	ldr	r3, [r7, #16]
 8000a3a:	fa01 f303 	lsl.w	r3, r1, r3
 8000a3e:	431a      	orrs	r2, r3
 8000a40:	697b      	ldr	r3, [r7, #20]
 8000a42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000a44:	683b      	ldr	r3, [r7, #0]
 8000a46:	685b      	ldr	r3, [r3, #4]
 8000a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a4c:	2b00      	cmp	r3, #0
 8000a4e:	f000 8096 	beq.w	8000b7e <HAL_GPIO_Init+0x25e>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000a52:	4b59      	ldr	r3, [pc, #356]	; (8000bb8 <HAL_GPIO_Init+0x298>)
 8000a54:	699b      	ldr	r3, [r3, #24]
 8000a56:	4a58      	ldr	r2, [pc, #352]	; (8000bb8 <HAL_GPIO_Init+0x298>)
 8000a58:	f043 0301 	orr.w	r3, r3, #1
 8000a5c:	6193      	str	r3, [r2, #24]
 8000a5e:	4b56      	ldr	r3, [pc, #344]	; (8000bb8 <HAL_GPIO_Init+0x298>)
 8000a60:	699b      	ldr	r3, [r3, #24]
 8000a62:	f003 0301 	and.w	r3, r3, #1
 8000a66:	60bb      	str	r3, [r7, #8]
 8000a68:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000a6a:	4a54      	ldr	r2, [pc, #336]	; (8000bbc <HAL_GPIO_Init+0x29c>)
 8000a6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a6e:	089b      	lsrs	r3, r3, #2
 8000a70:	3302      	adds	r3, #2
 8000a72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000a76:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000a78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a7a:	f003 0303 	and.w	r3, r3, #3
 8000a7e:	009b      	lsls	r3, r3, #2
 8000a80:	220f      	movs	r2, #15
 8000a82:	fa02 f303 	lsl.w	r3, r2, r3
 8000a86:	43db      	mvns	r3, r3
 8000a88:	68fa      	ldr	r2, [r7, #12]
 8000a8a:	4013      	ands	r3, r2
 8000a8c:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	4a4b      	ldr	r2, [pc, #300]	; (8000bc0 <HAL_GPIO_Init+0x2a0>)
 8000a92:	4293      	cmp	r3, r2
 8000a94:	d013      	beq.n	8000abe <HAL_GPIO_Init+0x19e>
 8000a96:	687b      	ldr	r3, [r7, #4]
 8000a98:	4a4a      	ldr	r2, [pc, #296]	; (8000bc4 <HAL_GPIO_Init+0x2a4>)
 8000a9a:	4293      	cmp	r3, r2
 8000a9c:	d00d      	beq.n	8000aba <HAL_GPIO_Init+0x19a>
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	4a49      	ldr	r2, [pc, #292]	; (8000bc8 <HAL_GPIO_Init+0x2a8>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d007      	beq.n	8000ab6 <HAL_GPIO_Init+0x196>
 8000aa6:	687b      	ldr	r3, [r7, #4]
 8000aa8:	4a48      	ldr	r2, [pc, #288]	; (8000bcc <HAL_GPIO_Init+0x2ac>)
 8000aaa:	4293      	cmp	r3, r2
 8000aac:	d101      	bne.n	8000ab2 <HAL_GPIO_Init+0x192>
 8000aae:	2303      	movs	r3, #3
 8000ab0:	e006      	b.n	8000ac0 <HAL_GPIO_Init+0x1a0>
 8000ab2:	2304      	movs	r3, #4
 8000ab4:	e004      	b.n	8000ac0 <HAL_GPIO_Init+0x1a0>
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	e002      	b.n	8000ac0 <HAL_GPIO_Init+0x1a0>
 8000aba:	2301      	movs	r3, #1
 8000abc:	e000      	b.n	8000ac0 <HAL_GPIO_Init+0x1a0>
 8000abe:	2300      	movs	r3, #0
 8000ac0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000ac2:	f002 0203 	and.w	r2, r2, #3
 8000ac6:	0092      	lsls	r2, r2, #2
 8000ac8:	4093      	lsls	r3, r2
 8000aca:	68fa      	ldr	r2, [r7, #12]
 8000acc:	4313      	orrs	r3, r2
 8000ace:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000ad0:	493a      	ldr	r1, [pc, #232]	; (8000bbc <HAL_GPIO_Init+0x29c>)
 8000ad2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ad4:	089b      	lsrs	r3, r3, #2
 8000ad6:	3302      	adds	r3, #2
 8000ad8:	68fa      	ldr	r2, [r7, #12]
 8000ada:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000ade:	683b      	ldr	r3, [r7, #0]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ae6:	2b00      	cmp	r3, #0
 8000ae8:	d006      	beq.n	8000af8 <HAL_GPIO_Init+0x1d8>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000aea:	4b39      	ldr	r3, [pc, #228]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000aec:	681a      	ldr	r2, [r3, #0]
 8000aee:	4938      	ldr	r1, [pc, #224]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000af0:	69bb      	ldr	r3, [r7, #24]
 8000af2:	4313      	orrs	r3, r2
 8000af4:	600b      	str	r3, [r1, #0]
 8000af6:	e006      	b.n	8000b06 <HAL_GPIO_Init+0x1e6>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000af8:	4b35      	ldr	r3, [pc, #212]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000afa:	681a      	ldr	r2, [r3, #0]
 8000afc:	69bb      	ldr	r3, [r7, #24]
 8000afe:	43db      	mvns	r3, r3
 8000b00:	4933      	ldr	r1, [pc, #204]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b02:	4013      	ands	r3, r2
 8000b04:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000b06:	683b      	ldr	r3, [r7, #0]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000b0e:	2b00      	cmp	r3, #0
 8000b10:	d006      	beq.n	8000b20 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000b12:	4b2f      	ldr	r3, [pc, #188]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b14:	685a      	ldr	r2, [r3, #4]
 8000b16:	492e      	ldr	r1, [pc, #184]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b18:	69bb      	ldr	r3, [r7, #24]
 8000b1a:	4313      	orrs	r3, r2
 8000b1c:	604b      	str	r3, [r1, #4]
 8000b1e:	e006      	b.n	8000b2e <HAL_GPIO_Init+0x20e>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000b20:	4b2b      	ldr	r3, [pc, #172]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b22:	685a      	ldr	r2, [r3, #4]
 8000b24:	69bb      	ldr	r3, [r7, #24]
 8000b26:	43db      	mvns	r3, r3
 8000b28:	4929      	ldr	r1, [pc, #164]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000b2e:	683b      	ldr	r3, [r7, #0]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000b36:	2b00      	cmp	r3, #0
 8000b38:	d006      	beq.n	8000b48 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000b3a:	4b25      	ldr	r3, [pc, #148]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b3c:	689a      	ldr	r2, [r3, #8]
 8000b3e:	4924      	ldr	r1, [pc, #144]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b40:	69bb      	ldr	r3, [r7, #24]
 8000b42:	4313      	orrs	r3, r2
 8000b44:	608b      	str	r3, [r1, #8]
 8000b46:	e006      	b.n	8000b56 <HAL_GPIO_Init+0x236>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000b48:	4b21      	ldr	r3, [pc, #132]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b4a:	689a      	ldr	r2, [r3, #8]
 8000b4c:	69bb      	ldr	r3, [r7, #24]
 8000b4e:	43db      	mvns	r3, r3
 8000b50:	491f      	ldr	r1, [pc, #124]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b52:	4013      	ands	r3, r2
 8000b54:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000b56:	683b      	ldr	r3, [r7, #0]
 8000b58:	685b      	ldr	r3, [r3, #4]
 8000b5a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d006      	beq.n	8000b70 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000b62:	4b1b      	ldr	r3, [pc, #108]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b64:	68da      	ldr	r2, [r3, #12]
 8000b66:	491a      	ldr	r1, [pc, #104]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	4313      	orrs	r3, r2
 8000b6c:	60cb      	str	r3, [r1, #12]
 8000b6e:	e006      	b.n	8000b7e <HAL_GPIO_Init+0x25e>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000b70:	4b17      	ldr	r3, [pc, #92]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b72:	68da      	ldr	r2, [r3, #12]
 8000b74:	69bb      	ldr	r3, [r7, #24]
 8000b76:	43db      	mvns	r3, r3
 8000b78:	4915      	ldr	r1, [pc, #84]	; (8000bd0 <HAL_GPIO_Init+0x2b0>)
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8000b7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b80:	3301      	adds	r3, #1
 8000b82:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	681a      	ldr	r2, [r3, #0]
 8000b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8a:	fa22 f303 	lsr.w	r3, r2, r3
 8000b8e:	2b00      	cmp	r3, #0
 8000b90:	f47f aed0 	bne.w	8000934 <HAL_GPIO_Init+0x14>
  }
}
 8000b94:	bf00      	nop
 8000b96:	372c      	adds	r7, #44	; 0x2c
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr
 8000b9e:	bf00      	nop
 8000ba0:	10210000 	.word	0x10210000
 8000ba4:	10110000 	.word	0x10110000
 8000ba8:	10120000 	.word	0x10120000
 8000bac:	10310000 	.word	0x10310000
 8000bb0:	10320000 	.word	0x10320000
 8000bb4:	10220000 	.word	0x10220000
 8000bb8:	40021000 	.word	0x40021000
 8000bbc:	40010000 	.word	0x40010000
 8000bc0:	40010800 	.word	0x40010800
 8000bc4:	40010c00 	.word	0x40010c00
 8000bc8:	40011000 	.word	0x40011000
 8000bcc:	40011400 	.word	0x40011400
 8000bd0:	40010400 	.word	0x40010400

08000bd4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	b083      	sub	sp, #12
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
 8000bdc:	460b      	mov	r3, r1
 8000bde:	807b      	strh	r3, [r7, #2]
 8000be0:	4613      	mov	r3, r2
 8000be2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000be4:	787b      	ldrb	r3, [r7, #1]
 8000be6:	2b00      	cmp	r3, #0
 8000be8:	d003      	beq.n	8000bf2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8000bea:	887a      	ldrh	r2, [r7, #2]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8000bf0:	e003      	b.n	8000bfa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8000bf2:	887b      	ldrh	r3, [r7, #2]
 8000bf4:	041a      	lsls	r2, r3, #16
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	611a      	str	r2, [r3, #16]
}
 8000bfa:	bf00      	nop
 8000bfc:	370c      	adds	r7, #12
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bc80      	pop	{r7}
 8000c02:	4770      	bx	lr

08000c04 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c04:	b580      	push	{r7, lr}
 8000c06:	b086      	sub	sp, #24
 8000c08:	af00      	add	r7, sp, #0
 8000c0a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	2b00      	cmp	r3, #0
 8000c10:	d101      	bne.n	8000c16 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8000c12:	2301      	movs	r3, #1
 8000c14:	e26c      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	681b      	ldr	r3, [r3, #0]
 8000c1a:	f003 0301 	and.w	r3, r3, #1
 8000c1e:	2b00      	cmp	r3, #0
 8000c20:	f000 8087 	beq.w	8000d32 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8000c24:	4b92      	ldr	r3, [pc, #584]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c26:	685b      	ldr	r3, [r3, #4]
 8000c28:	f003 030c 	and.w	r3, r3, #12
 8000c2c:	2b04      	cmp	r3, #4
 8000c2e:	d00c      	beq.n	8000c4a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c30:	4b8f      	ldr	r3, [pc, #572]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c32:	685b      	ldr	r3, [r3, #4]
 8000c34:	f003 030c 	and.w	r3, r3, #12
 8000c38:	2b08      	cmp	r3, #8
 8000c3a:	d112      	bne.n	8000c62 <HAL_RCC_OscConfig+0x5e>
 8000c3c:	4b8c      	ldr	r3, [pc, #560]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c3e:	685b      	ldr	r3, [r3, #4]
 8000c40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c48:	d10b      	bne.n	8000c62 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c4a:	4b89      	ldr	r3, [pc, #548]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d06c      	beq.n	8000d30 <HAL_RCC_OscConfig+0x12c>
 8000c56:	687b      	ldr	r3, [r7, #4]
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	2b00      	cmp	r3, #0
 8000c5c:	d168      	bne.n	8000d30 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8000c5e:	2301      	movs	r3, #1
 8000c60:	e246      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c62:	687b      	ldr	r3, [r7, #4]
 8000c64:	685b      	ldr	r3, [r3, #4]
 8000c66:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c6a:	d106      	bne.n	8000c7a <HAL_RCC_OscConfig+0x76>
 8000c6c:	4b80      	ldr	r3, [pc, #512]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c6e:	681b      	ldr	r3, [r3, #0]
 8000c70:	4a7f      	ldr	r2, [pc, #508]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c72:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c76:	6013      	str	r3, [r2, #0]
 8000c78:	e02e      	b.n	8000cd8 <HAL_RCC_OscConfig+0xd4>
 8000c7a:	687b      	ldr	r3, [r7, #4]
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	2b00      	cmp	r3, #0
 8000c80:	d10c      	bne.n	8000c9c <HAL_RCC_OscConfig+0x98>
 8000c82:	4b7b      	ldr	r3, [pc, #492]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c84:	681b      	ldr	r3, [r3, #0]
 8000c86:	4a7a      	ldr	r2, [pc, #488]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c88:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c8c:	6013      	str	r3, [r2, #0]
 8000c8e:	4b78      	ldr	r3, [pc, #480]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c90:	681b      	ldr	r3, [r3, #0]
 8000c92:	4a77      	ldr	r2, [pc, #476]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000c94:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000c98:	6013      	str	r3, [r2, #0]
 8000c9a:	e01d      	b.n	8000cd8 <HAL_RCC_OscConfig+0xd4>
 8000c9c:	687b      	ldr	r3, [r7, #4]
 8000c9e:	685b      	ldr	r3, [r3, #4]
 8000ca0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000ca4:	d10c      	bne.n	8000cc0 <HAL_RCC_OscConfig+0xbc>
 8000ca6:	4b72      	ldr	r3, [pc, #456]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000ca8:	681b      	ldr	r3, [r3, #0]
 8000caa:	4a71      	ldr	r2, [pc, #452]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cac:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000cb0:	6013      	str	r3, [r2, #0]
 8000cb2:	4b6f      	ldr	r3, [pc, #444]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	4a6e      	ldr	r2, [pc, #440]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cb8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000cbc:	6013      	str	r3, [r2, #0]
 8000cbe:	e00b      	b.n	8000cd8 <HAL_RCC_OscConfig+0xd4>
 8000cc0:	4b6b      	ldr	r3, [pc, #428]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	4a6a      	ldr	r2, [pc, #424]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cc6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000cca:	6013      	str	r3, [r2, #0]
 8000ccc:	4b68      	ldr	r3, [pc, #416]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cce:	681b      	ldr	r3, [r3, #0]
 8000cd0:	4a67      	ldr	r2, [pc, #412]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cd2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000cd6:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	685b      	ldr	r3, [r3, #4]
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d013      	beq.n	8000d08 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000ce0:	f7ff fd0e 	bl	8000700 <HAL_GetTick>
 8000ce4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce6:	e008      	b.n	8000cfa <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000ce8:	f7ff fd0a 	bl	8000700 <HAL_GetTick>
 8000cec:	4602      	mov	r2, r0
 8000cee:	693b      	ldr	r3, [r7, #16]
 8000cf0:	1ad3      	subs	r3, r2, r3
 8000cf2:	2b64      	cmp	r3, #100	; 0x64
 8000cf4:	d901      	bls.n	8000cfa <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8000cf6:	2303      	movs	r3, #3
 8000cf8:	e1fa      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000cfa:	4b5d      	ldr	r3, [pc, #372]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000cfc:	681b      	ldr	r3, [r3, #0]
 8000cfe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d02:	2b00      	cmp	r3, #0
 8000d04:	d0f0      	beq.n	8000ce8 <HAL_RCC_OscConfig+0xe4>
 8000d06:	e014      	b.n	8000d32 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d08:	f7ff fcfa 	bl	8000700 <HAL_GetTick>
 8000d0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d0e:	e008      	b.n	8000d22 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000d10:	f7ff fcf6 	bl	8000700 <HAL_GetTick>
 8000d14:	4602      	mov	r2, r0
 8000d16:	693b      	ldr	r3, [r7, #16]
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	2b64      	cmp	r3, #100	; 0x64
 8000d1c:	d901      	bls.n	8000d22 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8000d1e:	2303      	movs	r3, #3
 8000d20:	e1e6      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000d22:	4b53      	ldr	r3, [pc, #332]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d24:	681b      	ldr	r3, [r3, #0]
 8000d26:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000d2a:	2b00      	cmp	r3, #0
 8000d2c:	d1f0      	bne.n	8000d10 <HAL_RCC_OscConfig+0x10c>
 8000d2e:	e000      	b.n	8000d32 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000d30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	f003 0302 	and.w	r3, r3, #2
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d063      	beq.n	8000e06 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8000d3e:	4b4c      	ldr	r3, [pc, #304]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d40:	685b      	ldr	r3, [r3, #4]
 8000d42:	f003 030c 	and.w	r3, r3, #12
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d00b      	beq.n	8000d62 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8000d4a:	4b49      	ldr	r3, [pc, #292]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d4c:	685b      	ldr	r3, [r3, #4]
 8000d4e:	f003 030c 	and.w	r3, r3, #12
 8000d52:	2b08      	cmp	r3, #8
 8000d54:	d11c      	bne.n	8000d90 <HAL_RCC_OscConfig+0x18c>
 8000d56:	4b46      	ldr	r3, [pc, #280]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d116      	bne.n	8000d90 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d62:	4b43      	ldr	r3, [pc, #268]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d64:	681b      	ldr	r3, [r3, #0]
 8000d66:	f003 0302 	and.w	r3, r3, #2
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d005      	beq.n	8000d7a <HAL_RCC_OscConfig+0x176>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	691b      	ldr	r3, [r3, #16]
 8000d72:	2b01      	cmp	r3, #1
 8000d74:	d001      	beq.n	8000d7a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e1ba      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d7a:	4b3d      	ldr	r3, [pc, #244]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000d82:	687b      	ldr	r3, [r7, #4]
 8000d84:	695b      	ldr	r3, [r3, #20]
 8000d86:	00db      	lsls	r3, r3, #3
 8000d88:	4939      	ldr	r1, [pc, #228]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000d8a:	4313      	orrs	r3, r2
 8000d8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000d8e:	e03a      	b.n	8000e06 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	691b      	ldr	r3, [r3, #16]
 8000d94:	2b00      	cmp	r3, #0
 8000d96:	d020      	beq.n	8000dda <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d98:	4b36      	ldr	r3, [pc, #216]	; (8000e74 <HAL_RCC_OscConfig+0x270>)
 8000d9a:	2201      	movs	r2, #1
 8000d9c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000d9e:	f7ff fcaf 	bl	8000700 <HAL_GetTick>
 8000da2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000da4:	e008      	b.n	8000db8 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000da6:	f7ff fcab 	bl	8000700 <HAL_GetTick>
 8000daa:	4602      	mov	r2, r0
 8000dac:	693b      	ldr	r3, [r7, #16]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	2b02      	cmp	r3, #2
 8000db2:	d901      	bls.n	8000db8 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8000db4:	2303      	movs	r3, #3
 8000db6:	e19b      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000db8:	4b2d      	ldr	r3, [pc, #180]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000dba:	681b      	ldr	r3, [r3, #0]
 8000dbc:	f003 0302 	and.w	r3, r3, #2
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d0f0      	beq.n	8000da6 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000dc4:	4b2a      	ldr	r3, [pc, #168]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000dc6:	681b      	ldr	r3, [r3, #0]
 8000dc8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	695b      	ldr	r3, [r3, #20]
 8000dd0:	00db      	lsls	r3, r3, #3
 8000dd2:	4927      	ldr	r1, [pc, #156]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	600b      	str	r3, [r1, #0]
 8000dd8:	e015      	b.n	8000e06 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000dda:	4b26      	ldr	r3, [pc, #152]	; (8000e74 <HAL_RCC_OscConfig+0x270>)
 8000ddc:	2200      	movs	r2, #0
 8000dde:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000de0:	f7ff fc8e 	bl	8000700 <HAL_GetTick>
 8000de4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000de6:	e008      	b.n	8000dfa <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000de8:	f7ff fc8a 	bl	8000700 <HAL_GetTick>
 8000dec:	4602      	mov	r2, r0
 8000dee:	693b      	ldr	r3, [r7, #16]
 8000df0:	1ad3      	subs	r3, r2, r3
 8000df2:	2b02      	cmp	r3, #2
 8000df4:	d901      	bls.n	8000dfa <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8000df6:	2303      	movs	r3, #3
 8000df8:	e17a      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000dfa:	4b1d      	ldr	r3, [pc, #116]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000dfc:	681b      	ldr	r3, [r3, #0]
 8000dfe:	f003 0302 	and.w	r3, r3, #2
 8000e02:	2b00      	cmp	r3, #0
 8000e04:	d1f0      	bne.n	8000de8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	f003 0308 	and.w	r3, r3, #8
 8000e0e:	2b00      	cmp	r3, #0
 8000e10:	d03a      	beq.n	8000e88 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000e12:	687b      	ldr	r3, [r7, #4]
 8000e14:	699b      	ldr	r3, [r3, #24]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	d019      	beq.n	8000e4e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000e1a:	4b17      	ldr	r3, [pc, #92]	; (8000e78 <HAL_RCC_OscConfig+0x274>)
 8000e1c:	2201      	movs	r2, #1
 8000e1e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e20:	f7ff fc6e 	bl	8000700 <HAL_GetTick>
 8000e24:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e26:	e008      	b.n	8000e3a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e28:	f7ff fc6a 	bl	8000700 <HAL_GetTick>
 8000e2c:	4602      	mov	r2, r0
 8000e2e:	693b      	ldr	r3, [r7, #16]
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	2b02      	cmp	r3, #2
 8000e34:	d901      	bls.n	8000e3a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8000e36:	2303      	movs	r3, #3
 8000e38:	e15a      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000e3a:	4b0d      	ldr	r3, [pc, #52]	; (8000e70 <HAL_RCC_OscConfig+0x26c>)
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3e:	f003 0302 	and.w	r3, r3, #2
 8000e42:	2b00      	cmp	r3, #0
 8000e44:	d0f0      	beq.n	8000e28 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8000e46:	2001      	movs	r0, #1
 8000e48:	f000 faa8 	bl	800139c <RCC_Delay>
 8000e4c:	e01c      	b.n	8000e88 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	; (8000e78 <HAL_RCC_OscConfig+0x274>)
 8000e50:	2200      	movs	r2, #0
 8000e52:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000e54:	f7ff fc54 	bl	8000700 <HAL_GetTick>
 8000e58:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e5a:	e00f      	b.n	8000e7c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e5c:	f7ff fc50 	bl	8000700 <HAL_GetTick>
 8000e60:	4602      	mov	r2, r0
 8000e62:	693b      	ldr	r3, [r7, #16]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	2b02      	cmp	r3, #2
 8000e68:	d908      	bls.n	8000e7c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8000e6a:	2303      	movs	r3, #3
 8000e6c:	e140      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
 8000e6e:	bf00      	nop
 8000e70:	40021000 	.word	0x40021000
 8000e74:	42420000 	.word	0x42420000
 8000e78:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000e7c:	4b9e      	ldr	r3, [pc, #632]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e80:	f003 0302 	and.w	r3, r3, #2
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d1e9      	bne.n	8000e5c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	681b      	ldr	r3, [r3, #0]
 8000e8c:	f003 0304 	and.w	r3, r3, #4
 8000e90:	2b00      	cmp	r3, #0
 8000e92:	f000 80a6 	beq.w	8000fe2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e96:	2300      	movs	r3, #0
 8000e98:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000e9a:	4b97      	ldr	r3, [pc, #604]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000e9c:	69db      	ldr	r3, [r3, #28]
 8000e9e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ea2:	2b00      	cmp	r3, #0
 8000ea4:	d10d      	bne.n	8000ec2 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000ea6:	4b94      	ldr	r3, [pc, #592]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000ea8:	69db      	ldr	r3, [r3, #28]
 8000eaa:	4a93      	ldr	r2, [pc, #588]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000eac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000eb0:	61d3      	str	r3, [r2, #28]
 8000eb2:	4b91      	ldr	r3, [pc, #580]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000eb4:	69db      	ldr	r3, [r3, #28]
 8000eb6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000eba:	60bb      	str	r3, [r7, #8]
 8000ebc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000ebe:	2301      	movs	r3, #1
 8000ec0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ec2:	4b8e      	ldr	r3, [pc, #568]	; (80010fc <HAL_RCC_OscConfig+0x4f8>)
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d118      	bne.n	8000f00 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ece:	4b8b      	ldr	r3, [pc, #556]	; (80010fc <HAL_RCC_OscConfig+0x4f8>)
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	4a8a      	ldr	r2, [pc, #552]	; (80010fc <HAL_RCC_OscConfig+0x4f8>)
 8000ed4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ed8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000eda:	f7ff fc11 	bl	8000700 <HAL_GetTick>
 8000ede:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ee0:	e008      	b.n	8000ef4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ee2:	f7ff fc0d 	bl	8000700 <HAL_GetTick>
 8000ee6:	4602      	mov	r2, r0
 8000ee8:	693b      	ldr	r3, [r7, #16]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b64      	cmp	r3, #100	; 0x64
 8000eee:	d901      	bls.n	8000ef4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8000ef0:	2303      	movs	r3, #3
 8000ef2:	e0fd      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ef4:	4b81      	ldr	r3, [pc, #516]	; (80010fc <HAL_RCC_OscConfig+0x4f8>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d0f0      	beq.n	8000ee2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	68db      	ldr	r3, [r3, #12]
 8000f04:	2b01      	cmp	r3, #1
 8000f06:	d106      	bne.n	8000f16 <HAL_RCC_OscConfig+0x312>
 8000f08:	4b7b      	ldr	r3, [pc, #492]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f0a:	6a1b      	ldr	r3, [r3, #32]
 8000f0c:	4a7a      	ldr	r2, [pc, #488]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f0e:	f043 0301 	orr.w	r3, r3, #1
 8000f12:	6213      	str	r3, [r2, #32]
 8000f14:	e02d      	b.n	8000f72 <HAL_RCC_OscConfig+0x36e>
 8000f16:	687b      	ldr	r3, [r7, #4]
 8000f18:	68db      	ldr	r3, [r3, #12]
 8000f1a:	2b00      	cmp	r3, #0
 8000f1c:	d10c      	bne.n	8000f38 <HAL_RCC_OscConfig+0x334>
 8000f1e:	4b76      	ldr	r3, [pc, #472]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f20:	6a1b      	ldr	r3, [r3, #32]
 8000f22:	4a75      	ldr	r2, [pc, #468]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f24:	f023 0301 	bic.w	r3, r3, #1
 8000f28:	6213      	str	r3, [r2, #32]
 8000f2a:	4b73      	ldr	r3, [pc, #460]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f2c:	6a1b      	ldr	r3, [r3, #32]
 8000f2e:	4a72      	ldr	r2, [pc, #456]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f30:	f023 0304 	bic.w	r3, r3, #4
 8000f34:	6213      	str	r3, [r2, #32]
 8000f36:	e01c      	b.n	8000f72 <HAL_RCC_OscConfig+0x36e>
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	68db      	ldr	r3, [r3, #12]
 8000f3c:	2b05      	cmp	r3, #5
 8000f3e:	d10c      	bne.n	8000f5a <HAL_RCC_OscConfig+0x356>
 8000f40:	4b6d      	ldr	r3, [pc, #436]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f42:	6a1b      	ldr	r3, [r3, #32]
 8000f44:	4a6c      	ldr	r2, [pc, #432]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f46:	f043 0304 	orr.w	r3, r3, #4
 8000f4a:	6213      	str	r3, [r2, #32]
 8000f4c:	4b6a      	ldr	r3, [pc, #424]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f4e:	6a1b      	ldr	r3, [r3, #32]
 8000f50:	4a69      	ldr	r2, [pc, #420]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f52:	f043 0301 	orr.w	r3, r3, #1
 8000f56:	6213      	str	r3, [r2, #32]
 8000f58:	e00b      	b.n	8000f72 <HAL_RCC_OscConfig+0x36e>
 8000f5a:	4b67      	ldr	r3, [pc, #412]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f5c:	6a1b      	ldr	r3, [r3, #32]
 8000f5e:	4a66      	ldr	r2, [pc, #408]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f60:	f023 0301 	bic.w	r3, r3, #1
 8000f64:	6213      	str	r3, [r2, #32]
 8000f66:	4b64      	ldr	r3, [pc, #400]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f68:	6a1b      	ldr	r3, [r3, #32]
 8000f6a:	4a63      	ldr	r2, [pc, #396]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f6c:	f023 0304 	bic.w	r3, r3, #4
 8000f70:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f72:	687b      	ldr	r3, [r7, #4]
 8000f74:	68db      	ldr	r3, [r3, #12]
 8000f76:	2b00      	cmp	r3, #0
 8000f78:	d015      	beq.n	8000fa6 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000f7a:	f7ff fbc1 	bl	8000700 <HAL_GetTick>
 8000f7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f80:	e00a      	b.n	8000f98 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f82:	f7ff fbbd 	bl	8000700 <HAL_GetTick>
 8000f86:	4602      	mov	r2, r0
 8000f88:	693b      	ldr	r3, [r7, #16]
 8000f8a:	1ad3      	subs	r3, r2, r3
 8000f8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f90:	4293      	cmp	r3, r2
 8000f92:	d901      	bls.n	8000f98 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8000f94:	2303      	movs	r3, #3
 8000f96:	e0ab      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000f98:	4b57      	ldr	r3, [pc, #348]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000f9a:	6a1b      	ldr	r3, [r3, #32]
 8000f9c:	f003 0302 	and.w	r3, r3, #2
 8000fa0:	2b00      	cmp	r3, #0
 8000fa2:	d0ee      	beq.n	8000f82 <HAL_RCC_OscConfig+0x37e>
 8000fa4:	e014      	b.n	8000fd0 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8000fa6:	f7ff fbab 	bl	8000700 <HAL_GetTick>
 8000faa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fac:	e00a      	b.n	8000fc4 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000fae:	f7ff fba7 	bl	8000700 <HAL_GetTick>
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	693b      	ldr	r3, [r7, #16]
 8000fb6:	1ad3      	subs	r3, r2, r3
 8000fb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000fbc:	4293      	cmp	r3, r2
 8000fbe:	d901      	bls.n	8000fc4 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8000fc0:	2303      	movs	r3, #3
 8000fc2:	e095      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000fc4:	4b4c      	ldr	r3, [pc, #304]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000fc6:	6a1b      	ldr	r3, [r3, #32]
 8000fc8:	f003 0302 	and.w	r3, r3, #2
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d1ee      	bne.n	8000fae <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8000fd0:	7dfb      	ldrb	r3, [r7, #23]
 8000fd2:	2b01      	cmp	r3, #1
 8000fd4:	d105      	bne.n	8000fe2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fd6:	4b48      	ldr	r3, [pc, #288]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000fd8:	69db      	ldr	r3, [r3, #28]
 8000fda:	4a47      	ldr	r2, [pc, #284]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000fdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000fe0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	69db      	ldr	r3, [r3, #28]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	f000 8081 	beq.w	80010ee <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000fec:	4b42      	ldr	r3, [pc, #264]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8000fee:	685b      	ldr	r3, [r3, #4]
 8000ff0:	f003 030c 	and.w	r3, r3, #12
 8000ff4:	2b08      	cmp	r3, #8
 8000ff6:	d061      	beq.n	80010bc <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	69db      	ldr	r3, [r3, #28]
 8000ffc:	2b02      	cmp	r3, #2
 8000ffe:	d146      	bne.n	800108e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001000:	4b3f      	ldr	r3, [pc, #252]	; (8001100 <HAL_RCC_OscConfig+0x4fc>)
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001006:	f7ff fb7b 	bl	8000700 <HAL_GetTick>
 800100a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800100c:	e008      	b.n	8001020 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800100e:	f7ff fb77 	bl	8000700 <HAL_GetTick>
 8001012:	4602      	mov	r2, r0
 8001014:	693b      	ldr	r3, [r7, #16]
 8001016:	1ad3      	subs	r3, r2, r3
 8001018:	2b02      	cmp	r3, #2
 800101a:	d901      	bls.n	8001020 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800101c:	2303      	movs	r3, #3
 800101e:	e067      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001020:	4b35      	ldr	r3, [pc, #212]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001028:	2b00      	cmp	r3, #0
 800102a:	d1f0      	bne.n	800100e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a1b      	ldr	r3, [r3, #32]
 8001030:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001034:	d108      	bne.n	8001048 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8001036:	4b30      	ldr	r3, [pc, #192]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8001038:	685b      	ldr	r3, [r3, #4]
 800103a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	689b      	ldr	r3, [r3, #8]
 8001042:	492d      	ldr	r1, [pc, #180]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8001044:	4313      	orrs	r3, r2
 8001046:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001048:	4b2b      	ldr	r3, [pc, #172]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 800104a:	685b      	ldr	r3, [r3, #4]
 800104c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	6a19      	ldr	r1, [r3, #32]
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001058:	430b      	orrs	r3, r1
 800105a:	4927      	ldr	r1, [pc, #156]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 800105c:	4313      	orrs	r3, r2
 800105e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001060:	4b27      	ldr	r3, [pc, #156]	; (8001100 <HAL_RCC_OscConfig+0x4fc>)
 8001062:	2201      	movs	r2, #1
 8001064:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001066:	f7ff fb4b 	bl	8000700 <HAL_GetTick>
 800106a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800106c:	e008      	b.n	8001080 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800106e:	f7ff fb47 	bl	8000700 <HAL_GetTick>
 8001072:	4602      	mov	r2, r0
 8001074:	693b      	ldr	r3, [r7, #16]
 8001076:	1ad3      	subs	r3, r2, r3
 8001078:	2b02      	cmp	r3, #2
 800107a:	d901      	bls.n	8001080 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800107c:	2303      	movs	r3, #3
 800107e:	e037      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001080:	4b1d      	ldr	r3, [pc, #116]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 8001082:	681b      	ldr	r3, [r3, #0]
 8001084:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001088:	2b00      	cmp	r3, #0
 800108a:	d0f0      	beq.n	800106e <HAL_RCC_OscConfig+0x46a>
 800108c:	e02f      	b.n	80010ee <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800108e:	4b1c      	ldr	r3, [pc, #112]	; (8001100 <HAL_RCC_OscConfig+0x4fc>)
 8001090:	2200      	movs	r2, #0
 8001092:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001094:	f7ff fb34 	bl	8000700 <HAL_GetTick>
 8001098:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800109a:	e008      	b.n	80010ae <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800109c:	f7ff fb30 	bl	8000700 <HAL_GetTick>
 80010a0:	4602      	mov	r2, r0
 80010a2:	693b      	ldr	r3, [r7, #16]
 80010a4:	1ad3      	subs	r3, r2, r3
 80010a6:	2b02      	cmp	r3, #2
 80010a8:	d901      	bls.n	80010ae <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80010aa:	2303      	movs	r3, #3
 80010ac:	e020      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80010ae:	4b12      	ldr	r3, [pc, #72]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 80010b0:	681b      	ldr	r3, [r3, #0]
 80010b2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f0      	bne.n	800109c <HAL_RCC_OscConfig+0x498>
 80010ba:	e018      	b.n	80010ee <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80010bc:	687b      	ldr	r3, [r7, #4]
 80010be:	69db      	ldr	r3, [r3, #28]
 80010c0:	2b01      	cmp	r3, #1
 80010c2:	d101      	bne.n	80010c8 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e013      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80010c8:	4b0b      	ldr	r3, [pc, #44]	; (80010f8 <HAL_RCC_OscConfig+0x4f4>)
 80010ca:	685b      	ldr	r3, [r3, #4]
 80010cc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010ce:	68fb      	ldr	r3, [r7, #12]
 80010d0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	6a1b      	ldr	r3, [r3, #32]
 80010d8:	429a      	cmp	r2, r3
 80010da:	d106      	bne.n	80010ea <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80010dc:	68fb      	ldr	r3, [r7, #12]
 80010de:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80010e6:	429a      	cmp	r2, r3
 80010e8:	d001      	beq.n	80010ee <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80010ea:	2301      	movs	r3, #1
 80010ec:	e000      	b.n	80010f0 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80010ee:	2300      	movs	r3, #0
}
 80010f0:	4618      	mov	r0, r3
 80010f2:	3718      	adds	r7, #24
 80010f4:	46bd      	mov	sp, r7
 80010f6:	bd80      	pop	{r7, pc}
 80010f8:	40021000 	.word	0x40021000
 80010fc:	40007000 	.word	0x40007000
 8001100:	42420060 	.word	0x42420060

08001104 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b084      	sub	sp, #16
 8001108:	af00      	add	r7, sp, #0
 800110a:	6078      	str	r0, [r7, #4]
 800110c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	2b00      	cmp	r3, #0
 8001112:	d101      	bne.n	8001118 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001114:	2301      	movs	r3, #1
 8001116:	e0d0      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001118:	4b6a      	ldr	r3, [pc, #424]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f003 0307 	and.w	r3, r3, #7
 8001120:	683a      	ldr	r2, [r7, #0]
 8001122:	429a      	cmp	r2, r3
 8001124:	d910      	bls.n	8001148 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001126:	4b67      	ldr	r3, [pc, #412]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	f023 0207 	bic.w	r2, r3, #7
 800112e:	4965      	ldr	r1, [pc, #404]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001130:	683b      	ldr	r3, [r7, #0]
 8001132:	4313      	orrs	r3, r2
 8001134:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001136:	4b63      	ldr	r3, [pc, #396]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	f003 0307 	and.w	r3, r3, #7
 800113e:	683a      	ldr	r2, [r7, #0]
 8001140:	429a      	cmp	r2, r3
 8001142:	d001      	beq.n	8001148 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e0b8      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f003 0302 	and.w	r3, r3, #2
 8001150:	2b00      	cmp	r3, #0
 8001152:	d020      	beq.n	8001196 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	f003 0304 	and.w	r3, r3, #4
 800115c:	2b00      	cmp	r3, #0
 800115e:	d005      	beq.n	800116c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001160:	4b59      	ldr	r3, [pc, #356]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	4a58      	ldr	r2, [pc, #352]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001166:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800116a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	f003 0308 	and.w	r3, r3, #8
 8001174:	2b00      	cmp	r3, #0
 8001176:	d005      	beq.n	8001184 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001178:	4b53      	ldr	r3, [pc, #332]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 800117a:	685b      	ldr	r3, [r3, #4]
 800117c:	4a52      	ldr	r2, [pc, #328]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 800117e:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8001182:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001184:	4b50      	ldr	r3, [pc, #320]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	689b      	ldr	r3, [r3, #8]
 8001190:	494d      	ldr	r1, [pc, #308]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001192:	4313      	orrs	r3, r2
 8001194:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	f003 0301 	and.w	r3, r3, #1
 800119e:	2b00      	cmp	r3, #0
 80011a0:	d040      	beq.n	8001224 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	2b01      	cmp	r3, #1
 80011a8:	d107      	bne.n	80011ba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011aa:	4b47      	ldr	r3, [pc, #284]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d115      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011b6:	2301      	movs	r3, #1
 80011b8:	e07f      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80011ba:	687b      	ldr	r3, [r7, #4]
 80011bc:	685b      	ldr	r3, [r3, #4]
 80011be:	2b02      	cmp	r3, #2
 80011c0:	d107      	bne.n	80011d2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80011c2:	4b41      	ldr	r3, [pc, #260]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011ca:	2b00      	cmp	r3, #0
 80011cc:	d109      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011ce:	2301      	movs	r3, #1
 80011d0:	e073      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80011d2:	4b3d      	ldr	r3, [pc, #244]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	f003 0302 	and.w	r3, r3, #2
 80011da:	2b00      	cmp	r3, #0
 80011dc:	d101      	bne.n	80011e2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80011de:	2301      	movs	r3, #1
 80011e0:	e06b      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80011e2:	4b39      	ldr	r3, [pc, #228]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80011e4:	685b      	ldr	r3, [r3, #4]
 80011e6:	f023 0203 	bic.w	r2, r3, #3
 80011ea:	687b      	ldr	r3, [r7, #4]
 80011ec:	685b      	ldr	r3, [r3, #4]
 80011ee:	4936      	ldr	r1, [pc, #216]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 80011f0:	4313      	orrs	r3, r2
 80011f2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80011f4:	f7ff fa84 	bl	8000700 <HAL_GetTick>
 80011f8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80011fa:	e00a      	b.n	8001212 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80011fc:	f7ff fa80 	bl	8000700 <HAL_GetTick>
 8001200:	4602      	mov	r2, r0
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	f241 3288 	movw	r2, #5000	; 0x1388
 800120a:	4293      	cmp	r3, r2
 800120c:	d901      	bls.n	8001212 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800120e:	2303      	movs	r3, #3
 8001210:	e053      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001212:	4b2d      	ldr	r3, [pc, #180]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001214:	685b      	ldr	r3, [r3, #4]
 8001216:	f003 020c 	and.w	r2, r3, #12
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	009b      	lsls	r3, r3, #2
 8001220:	429a      	cmp	r2, r3
 8001222:	d1eb      	bne.n	80011fc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001224:	4b27      	ldr	r3, [pc, #156]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	f003 0307 	and.w	r3, r3, #7
 800122c:	683a      	ldr	r2, [r7, #0]
 800122e:	429a      	cmp	r2, r3
 8001230:	d210      	bcs.n	8001254 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001232:	4b24      	ldr	r3, [pc, #144]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001234:	681b      	ldr	r3, [r3, #0]
 8001236:	f023 0207 	bic.w	r2, r3, #7
 800123a:	4922      	ldr	r1, [pc, #136]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 800123c:	683b      	ldr	r3, [r7, #0]
 800123e:	4313      	orrs	r3, r2
 8001240:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001242:	4b20      	ldr	r3, [pc, #128]	; (80012c4 <HAL_RCC_ClockConfig+0x1c0>)
 8001244:	681b      	ldr	r3, [r3, #0]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	683a      	ldr	r2, [r7, #0]
 800124c:	429a      	cmp	r2, r3
 800124e:	d001      	beq.n	8001254 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001250:	2301      	movs	r3, #1
 8001252:	e032      	b.n	80012ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	f003 0304 	and.w	r3, r3, #4
 800125c:	2b00      	cmp	r3, #0
 800125e:	d008      	beq.n	8001272 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001260:	4b19      	ldr	r3, [pc, #100]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001262:	685b      	ldr	r3, [r3, #4]
 8001264:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	4916      	ldr	r1, [pc, #88]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 800126e:	4313      	orrs	r3, r2
 8001270:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	f003 0308 	and.w	r3, r3, #8
 800127a:	2b00      	cmp	r3, #0
 800127c:	d009      	beq.n	8001292 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800127e:	4b12      	ldr	r3, [pc, #72]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 8001280:	685b      	ldr	r3, [r3, #4]
 8001282:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001286:	687b      	ldr	r3, [r7, #4]
 8001288:	691b      	ldr	r3, [r3, #16]
 800128a:	00db      	lsls	r3, r3, #3
 800128c:	490e      	ldr	r1, [pc, #56]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 800128e:	4313      	orrs	r3, r2
 8001290:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001292:	f000 f821 	bl	80012d8 <HAL_RCC_GetSysClockFreq>
 8001296:	4601      	mov	r1, r0
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <HAL_RCC_ClockConfig+0x1c4>)
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	091b      	lsrs	r3, r3, #4
 800129e:	f003 030f 	and.w	r3, r3, #15
 80012a2:	4a0a      	ldr	r2, [pc, #40]	; (80012cc <HAL_RCC_ClockConfig+0x1c8>)
 80012a4:	5cd3      	ldrb	r3, [r2, r3]
 80012a6:	fa21 f303 	lsr.w	r3, r1, r3
 80012aa:	4a09      	ldr	r2, [pc, #36]	; (80012d0 <HAL_RCC_ClockConfig+0x1cc>)
 80012ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80012ae:	4b09      	ldr	r3, [pc, #36]	; (80012d4 <HAL_RCC_ClockConfig+0x1d0>)
 80012b0:	681b      	ldr	r3, [r3, #0]
 80012b2:	4618      	mov	r0, r3
 80012b4:	f7ff f9e2 	bl	800067c <HAL_InitTick>

  return HAL_OK;
 80012b8:	2300      	movs	r3, #0
}
 80012ba:	4618      	mov	r0, r3
 80012bc:	3710      	adds	r7, #16
 80012be:	46bd      	mov	sp, r7
 80012c0:	bd80      	pop	{r7, pc}
 80012c2:	bf00      	nop
 80012c4:	40022000 	.word	0x40022000
 80012c8:	40021000 	.word	0x40021000
 80012cc:	08001ca0 	.word	0x08001ca0
 80012d0:	20000000 	.word	0x20000000
 80012d4:	20000004 	.word	0x20000004

080012d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80012d8:	b490      	push	{r4, r7}
 80012da:	b08a      	sub	sp, #40	; 0x28
 80012dc:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 80012de:	4b2a      	ldr	r3, [pc, #168]	; (8001388 <HAL_RCC_GetSysClockFreq+0xb0>)
 80012e0:	1d3c      	adds	r4, r7, #4
 80012e2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012e4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 80012e8:	4b28      	ldr	r3, [pc, #160]	; (800138c <HAL_RCC_GetSysClockFreq+0xb4>)
 80012ea:	881b      	ldrh	r3, [r3, #0]
 80012ec:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80012ee:	2300      	movs	r3, #0
 80012f0:	61fb      	str	r3, [r7, #28]
 80012f2:	2300      	movs	r3, #0
 80012f4:	61bb      	str	r3, [r7, #24]
 80012f6:	2300      	movs	r3, #0
 80012f8:	627b      	str	r3, [r7, #36]	; 0x24
 80012fa:	2300      	movs	r3, #0
 80012fc:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80012fe:	2300      	movs	r3, #0
 8001300:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001302:	4b23      	ldr	r3, [pc, #140]	; (8001390 <HAL_RCC_GetSysClockFreq+0xb8>)
 8001304:	685b      	ldr	r3, [r3, #4]
 8001306:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001308:	69fb      	ldr	r3, [r7, #28]
 800130a:	f003 030c 	and.w	r3, r3, #12
 800130e:	2b04      	cmp	r3, #4
 8001310:	d002      	beq.n	8001318 <HAL_RCC_GetSysClockFreq+0x40>
 8001312:	2b08      	cmp	r3, #8
 8001314:	d003      	beq.n	800131e <HAL_RCC_GetSysClockFreq+0x46>
 8001316:	e02d      	b.n	8001374 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001318:	4b1e      	ldr	r3, [pc, #120]	; (8001394 <HAL_RCC_GetSysClockFreq+0xbc>)
 800131a:	623b      	str	r3, [r7, #32]
      break;
 800131c:	e02d      	b.n	800137a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800131e:	69fb      	ldr	r3, [r7, #28]
 8001320:	0c9b      	lsrs	r3, r3, #18
 8001322:	f003 030f 	and.w	r3, r3, #15
 8001326:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800132a:	4413      	add	r3, r2
 800132c:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8001330:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001332:	69fb      	ldr	r3, [r7, #28]
 8001334:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001338:	2b00      	cmp	r3, #0
 800133a:	d013      	beq.n	8001364 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 800133c:	4b14      	ldr	r3, [pc, #80]	; (8001390 <HAL_RCC_GetSysClockFreq+0xb8>)
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	0c5b      	lsrs	r3, r3, #17
 8001342:	f003 0301 	and.w	r3, r3, #1
 8001346:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800134a:	4413      	add	r3, r2
 800134c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8001350:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001352:	697b      	ldr	r3, [r7, #20]
 8001354:	4a0f      	ldr	r2, [pc, #60]	; (8001394 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001356:	fb02 f203 	mul.w	r2, r2, r3
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001360:	627b      	str	r3, [r7, #36]	; 0x24
 8001362:	e004      	b.n	800136e <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001364:	697b      	ldr	r3, [r7, #20]
 8001366:	4a0c      	ldr	r2, [pc, #48]	; (8001398 <HAL_RCC_GetSysClockFreq+0xc0>)
 8001368:	fb02 f303 	mul.w	r3, r2, r3
 800136c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800136e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001370:	623b      	str	r3, [r7, #32]
      break;
 8001372:	e002      	b.n	800137a <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001374:	4b07      	ldr	r3, [pc, #28]	; (8001394 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001376:	623b      	str	r3, [r7, #32]
      break;
 8001378:	bf00      	nop
    }
  }
  return sysclockfreq;
 800137a:	6a3b      	ldr	r3, [r7, #32]
}
 800137c:	4618      	mov	r0, r3
 800137e:	3728      	adds	r7, #40	; 0x28
 8001380:	46bd      	mov	sp, r7
 8001382:	bc90      	pop	{r4, r7}
 8001384:	4770      	bx	lr
 8001386:	bf00      	nop
 8001388:	08001c8c 	.word	0x08001c8c
 800138c:	08001c9c 	.word	0x08001c9c
 8001390:	40021000 	.word	0x40021000
 8001394:	007a1200 	.word	0x007a1200
 8001398:	003d0900 	.word	0x003d0900

0800139c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800139c:	b480      	push	{r7}
 800139e:	b085      	sub	sp, #20
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80013a4:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <RCC_Delay+0x34>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a0a      	ldr	r2, [pc, #40]	; (80013d4 <RCC_Delay+0x38>)
 80013aa:	fba2 2303 	umull	r2, r3, r2, r3
 80013ae:	0a5b      	lsrs	r3, r3, #9
 80013b0:	687a      	ldr	r2, [r7, #4]
 80013b2:	fb02 f303 	mul.w	r3, r2, r3
 80013b6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80013b8:	bf00      	nop
  }
  while (Delay --);
 80013ba:	68fb      	ldr	r3, [r7, #12]
 80013bc:	1e5a      	subs	r2, r3, #1
 80013be:	60fa      	str	r2, [r7, #12]
 80013c0:	2b00      	cmp	r3, #0
 80013c2:	d1f9      	bne.n	80013b8 <RCC_Delay+0x1c>
}
 80013c4:	bf00      	nop
 80013c6:	3714      	adds	r7, #20
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bc80      	pop	{r7}
 80013cc:	4770      	bx	lr
 80013ce:	bf00      	nop
 80013d0:	20000000 	.word	0x20000000
 80013d4:	10624dd3 	.word	0x10624dd3

080013d8 <__errno>:
 80013d8:	4b01      	ldr	r3, [pc, #4]	; (80013e0 <__errno+0x8>)
 80013da:	6818      	ldr	r0, [r3, #0]
 80013dc:	4770      	bx	lr
 80013de:	bf00      	nop
 80013e0:	2000000c 	.word	0x2000000c

080013e4 <__libc_init_array>:
 80013e4:	b570      	push	{r4, r5, r6, lr}
 80013e6:	2500      	movs	r5, #0
 80013e8:	4e0c      	ldr	r6, [pc, #48]	; (800141c <__libc_init_array+0x38>)
 80013ea:	4c0d      	ldr	r4, [pc, #52]	; (8001420 <__libc_init_array+0x3c>)
 80013ec:	1ba4      	subs	r4, r4, r6
 80013ee:	10a4      	asrs	r4, r4, #2
 80013f0:	42a5      	cmp	r5, r4
 80013f2:	d109      	bne.n	8001408 <__libc_init_array+0x24>
 80013f4:	f000 fc34 	bl	8001c60 <_init>
 80013f8:	2500      	movs	r5, #0
 80013fa:	4e0a      	ldr	r6, [pc, #40]	; (8001424 <__libc_init_array+0x40>)
 80013fc:	4c0a      	ldr	r4, [pc, #40]	; (8001428 <__libc_init_array+0x44>)
 80013fe:	1ba4      	subs	r4, r4, r6
 8001400:	10a4      	asrs	r4, r4, #2
 8001402:	42a5      	cmp	r5, r4
 8001404:	d105      	bne.n	8001412 <__libc_init_array+0x2e>
 8001406:	bd70      	pop	{r4, r5, r6, pc}
 8001408:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800140c:	4798      	blx	r3
 800140e:	3501      	adds	r5, #1
 8001410:	e7ee      	b.n	80013f0 <__libc_init_array+0xc>
 8001412:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001416:	4798      	blx	r3
 8001418:	3501      	adds	r5, #1
 800141a:	e7f2      	b.n	8001402 <__libc_init_array+0x1e>
 800141c:	08001ce4 	.word	0x08001ce4
 8001420:	08001ce4 	.word	0x08001ce4
 8001424:	08001ce4 	.word	0x08001ce4
 8001428:	08001ce8 	.word	0x08001ce8

0800142c <memset>:
 800142c:	4603      	mov	r3, r0
 800142e:	4402      	add	r2, r0
 8001430:	4293      	cmp	r3, r2
 8001432:	d100      	bne.n	8001436 <memset+0xa>
 8001434:	4770      	bx	lr
 8001436:	f803 1b01 	strb.w	r1, [r3], #1
 800143a:	e7f9      	b.n	8001430 <memset+0x4>

0800143c <siprintf>:
 800143c:	b40e      	push	{r1, r2, r3}
 800143e:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8001442:	b500      	push	{lr}
 8001444:	b09c      	sub	sp, #112	; 0x70
 8001446:	ab1d      	add	r3, sp, #116	; 0x74
 8001448:	9002      	str	r0, [sp, #8]
 800144a:	9006      	str	r0, [sp, #24]
 800144c:	9107      	str	r1, [sp, #28]
 800144e:	9104      	str	r1, [sp, #16]
 8001450:	4808      	ldr	r0, [pc, #32]	; (8001474 <siprintf+0x38>)
 8001452:	4909      	ldr	r1, [pc, #36]	; (8001478 <siprintf+0x3c>)
 8001454:	f853 2b04 	ldr.w	r2, [r3], #4
 8001458:	9105      	str	r1, [sp, #20]
 800145a:	6800      	ldr	r0, [r0, #0]
 800145c:	a902      	add	r1, sp, #8
 800145e:	9301      	str	r3, [sp, #4]
 8001460:	f000 f866 	bl	8001530 <_svfiprintf_r>
 8001464:	2200      	movs	r2, #0
 8001466:	9b02      	ldr	r3, [sp, #8]
 8001468:	701a      	strb	r2, [r3, #0]
 800146a:	b01c      	add	sp, #112	; 0x70
 800146c:	f85d eb04 	ldr.w	lr, [sp], #4
 8001470:	b003      	add	sp, #12
 8001472:	4770      	bx	lr
 8001474:	2000000c 	.word	0x2000000c
 8001478:	ffff0208 	.word	0xffff0208

0800147c <__ssputs_r>:
 800147c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001480:	688e      	ldr	r6, [r1, #8]
 8001482:	4682      	mov	sl, r0
 8001484:	429e      	cmp	r6, r3
 8001486:	460c      	mov	r4, r1
 8001488:	4690      	mov	r8, r2
 800148a:	4699      	mov	r9, r3
 800148c:	d837      	bhi.n	80014fe <__ssputs_r+0x82>
 800148e:	898a      	ldrh	r2, [r1, #12]
 8001490:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8001494:	d031      	beq.n	80014fa <__ssputs_r+0x7e>
 8001496:	2302      	movs	r3, #2
 8001498:	6825      	ldr	r5, [r4, #0]
 800149a:	6909      	ldr	r1, [r1, #16]
 800149c:	1a6f      	subs	r7, r5, r1
 800149e:	6965      	ldr	r5, [r4, #20]
 80014a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80014a4:	fb95 f5f3 	sdiv	r5, r5, r3
 80014a8:	f109 0301 	add.w	r3, r9, #1
 80014ac:	443b      	add	r3, r7
 80014ae:	429d      	cmp	r5, r3
 80014b0:	bf38      	it	cc
 80014b2:	461d      	movcc	r5, r3
 80014b4:	0553      	lsls	r3, r2, #21
 80014b6:	d530      	bpl.n	800151a <__ssputs_r+0x9e>
 80014b8:	4629      	mov	r1, r5
 80014ba:	f000 fb37 	bl	8001b2c <_malloc_r>
 80014be:	4606      	mov	r6, r0
 80014c0:	b950      	cbnz	r0, 80014d8 <__ssputs_r+0x5c>
 80014c2:	230c      	movs	r3, #12
 80014c4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80014c8:	f8ca 3000 	str.w	r3, [sl]
 80014cc:	89a3      	ldrh	r3, [r4, #12]
 80014ce:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80014d2:	81a3      	strh	r3, [r4, #12]
 80014d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80014d8:	463a      	mov	r2, r7
 80014da:	6921      	ldr	r1, [r4, #16]
 80014dc:	f000 fab6 	bl	8001a4c <memcpy>
 80014e0:	89a3      	ldrh	r3, [r4, #12]
 80014e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80014e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80014ea:	81a3      	strh	r3, [r4, #12]
 80014ec:	6126      	str	r6, [r4, #16]
 80014ee:	443e      	add	r6, r7
 80014f0:	6026      	str	r6, [r4, #0]
 80014f2:	464e      	mov	r6, r9
 80014f4:	6165      	str	r5, [r4, #20]
 80014f6:	1bed      	subs	r5, r5, r7
 80014f8:	60a5      	str	r5, [r4, #8]
 80014fa:	454e      	cmp	r6, r9
 80014fc:	d900      	bls.n	8001500 <__ssputs_r+0x84>
 80014fe:	464e      	mov	r6, r9
 8001500:	4632      	mov	r2, r6
 8001502:	4641      	mov	r1, r8
 8001504:	6820      	ldr	r0, [r4, #0]
 8001506:	f000 faac 	bl	8001a62 <memmove>
 800150a:	68a3      	ldr	r3, [r4, #8]
 800150c:	2000      	movs	r0, #0
 800150e:	1b9b      	subs	r3, r3, r6
 8001510:	60a3      	str	r3, [r4, #8]
 8001512:	6823      	ldr	r3, [r4, #0]
 8001514:	441e      	add	r6, r3
 8001516:	6026      	str	r6, [r4, #0]
 8001518:	e7dc      	b.n	80014d4 <__ssputs_r+0x58>
 800151a:	462a      	mov	r2, r5
 800151c:	f000 fb60 	bl	8001be0 <_realloc_r>
 8001520:	4606      	mov	r6, r0
 8001522:	2800      	cmp	r0, #0
 8001524:	d1e2      	bne.n	80014ec <__ssputs_r+0x70>
 8001526:	6921      	ldr	r1, [r4, #16]
 8001528:	4650      	mov	r0, sl
 800152a:	f000 fab3 	bl	8001a94 <_free_r>
 800152e:	e7c8      	b.n	80014c2 <__ssputs_r+0x46>

08001530 <_svfiprintf_r>:
 8001530:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001534:	461d      	mov	r5, r3
 8001536:	898b      	ldrh	r3, [r1, #12]
 8001538:	b09d      	sub	sp, #116	; 0x74
 800153a:	061f      	lsls	r7, r3, #24
 800153c:	4680      	mov	r8, r0
 800153e:	460c      	mov	r4, r1
 8001540:	4616      	mov	r6, r2
 8001542:	d50f      	bpl.n	8001564 <_svfiprintf_r+0x34>
 8001544:	690b      	ldr	r3, [r1, #16]
 8001546:	b96b      	cbnz	r3, 8001564 <_svfiprintf_r+0x34>
 8001548:	2140      	movs	r1, #64	; 0x40
 800154a:	f000 faef 	bl	8001b2c <_malloc_r>
 800154e:	6020      	str	r0, [r4, #0]
 8001550:	6120      	str	r0, [r4, #16]
 8001552:	b928      	cbnz	r0, 8001560 <_svfiprintf_r+0x30>
 8001554:	230c      	movs	r3, #12
 8001556:	f8c8 3000 	str.w	r3, [r8]
 800155a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800155e:	e0c8      	b.n	80016f2 <_svfiprintf_r+0x1c2>
 8001560:	2340      	movs	r3, #64	; 0x40
 8001562:	6163      	str	r3, [r4, #20]
 8001564:	2300      	movs	r3, #0
 8001566:	9309      	str	r3, [sp, #36]	; 0x24
 8001568:	2320      	movs	r3, #32
 800156a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800156e:	2330      	movs	r3, #48	; 0x30
 8001570:	f04f 0b01 	mov.w	fp, #1
 8001574:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8001578:	9503      	str	r5, [sp, #12]
 800157a:	4637      	mov	r7, r6
 800157c:	463d      	mov	r5, r7
 800157e:	f815 3b01 	ldrb.w	r3, [r5], #1
 8001582:	b10b      	cbz	r3, 8001588 <_svfiprintf_r+0x58>
 8001584:	2b25      	cmp	r3, #37	; 0x25
 8001586:	d13e      	bne.n	8001606 <_svfiprintf_r+0xd6>
 8001588:	ebb7 0a06 	subs.w	sl, r7, r6
 800158c:	d00b      	beq.n	80015a6 <_svfiprintf_r+0x76>
 800158e:	4653      	mov	r3, sl
 8001590:	4632      	mov	r2, r6
 8001592:	4621      	mov	r1, r4
 8001594:	4640      	mov	r0, r8
 8001596:	f7ff ff71 	bl	800147c <__ssputs_r>
 800159a:	3001      	adds	r0, #1
 800159c:	f000 80a4 	beq.w	80016e8 <_svfiprintf_r+0x1b8>
 80015a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80015a2:	4453      	add	r3, sl
 80015a4:	9309      	str	r3, [sp, #36]	; 0x24
 80015a6:	783b      	ldrb	r3, [r7, #0]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	f000 809d 	beq.w	80016e8 <_svfiprintf_r+0x1b8>
 80015ae:	2300      	movs	r3, #0
 80015b0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80015b4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80015b8:	9304      	str	r3, [sp, #16]
 80015ba:	9307      	str	r3, [sp, #28]
 80015bc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80015c0:	931a      	str	r3, [sp, #104]	; 0x68
 80015c2:	462f      	mov	r7, r5
 80015c4:	2205      	movs	r2, #5
 80015c6:	f817 1b01 	ldrb.w	r1, [r7], #1
 80015ca:	4850      	ldr	r0, [pc, #320]	; (800170c <_svfiprintf_r+0x1dc>)
 80015cc:	f000 fa30 	bl	8001a30 <memchr>
 80015d0:	9b04      	ldr	r3, [sp, #16]
 80015d2:	b9d0      	cbnz	r0, 800160a <_svfiprintf_r+0xda>
 80015d4:	06d9      	lsls	r1, r3, #27
 80015d6:	bf44      	itt	mi
 80015d8:	2220      	movmi	r2, #32
 80015da:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80015de:	071a      	lsls	r2, r3, #28
 80015e0:	bf44      	itt	mi
 80015e2:	222b      	movmi	r2, #43	; 0x2b
 80015e4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80015e8:	782a      	ldrb	r2, [r5, #0]
 80015ea:	2a2a      	cmp	r2, #42	; 0x2a
 80015ec:	d015      	beq.n	800161a <_svfiprintf_r+0xea>
 80015ee:	462f      	mov	r7, r5
 80015f0:	2000      	movs	r0, #0
 80015f2:	250a      	movs	r5, #10
 80015f4:	9a07      	ldr	r2, [sp, #28]
 80015f6:	4639      	mov	r1, r7
 80015f8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80015fc:	3b30      	subs	r3, #48	; 0x30
 80015fe:	2b09      	cmp	r3, #9
 8001600:	d94d      	bls.n	800169e <_svfiprintf_r+0x16e>
 8001602:	b1b8      	cbz	r0, 8001634 <_svfiprintf_r+0x104>
 8001604:	e00f      	b.n	8001626 <_svfiprintf_r+0xf6>
 8001606:	462f      	mov	r7, r5
 8001608:	e7b8      	b.n	800157c <_svfiprintf_r+0x4c>
 800160a:	4a40      	ldr	r2, [pc, #256]	; (800170c <_svfiprintf_r+0x1dc>)
 800160c:	463d      	mov	r5, r7
 800160e:	1a80      	subs	r0, r0, r2
 8001610:	fa0b f000 	lsl.w	r0, fp, r0
 8001614:	4318      	orrs	r0, r3
 8001616:	9004      	str	r0, [sp, #16]
 8001618:	e7d3      	b.n	80015c2 <_svfiprintf_r+0x92>
 800161a:	9a03      	ldr	r2, [sp, #12]
 800161c:	1d11      	adds	r1, r2, #4
 800161e:	6812      	ldr	r2, [r2, #0]
 8001620:	9103      	str	r1, [sp, #12]
 8001622:	2a00      	cmp	r2, #0
 8001624:	db01      	blt.n	800162a <_svfiprintf_r+0xfa>
 8001626:	9207      	str	r2, [sp, #28]
 8001628:	e004      	b.n	8001634 <_svfiprintf_r+0x104>
 800162a:	4252      	negs	r2, r2
 800162c:	f043 0302 	orr.w	r3, r3, #2
 8001630:	9207      	str	r2, [sp, #28]
 8001632:	9304      	str	r3, [sp, #16]
 8001634:	783b      	ldrb	r3, [r7, #0]
 8001636:	2b2e      	cmp	r3, #46	; 0x2e
 8001638:	d10c      	bne.n	8001654 <_svfiprintf_r+0x124>
 800163a:	787b      	ldrb	r3, [r7, #1]
 800163c:	2b2a      	cmp	r3, #42	; 0x2a
 800163e:	d133      	bne.n	80016a8 <_svfiprintf_r+0x178>
 8001640:	9b03      	ldr	r3, [sp, #12]
 8001642:	3702      	adds	r7, #2
 8001644:	1d1a      	adds	r2, r3, #4
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	9203      	str	r2, [sp, #12]
 800164a:	2b00      	cmp	r3, #0
 800164c:	bfb8      	it	lt
 800164e:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 8001652:	9305      	str	r3, [sp, #20]
 8001654:	4d2e      	ldr	r5, [pc, #184]	; (8001710 <_svfiprintf_r+0x1e0>)
 8001656:	2203      	movs	r2, #3
 8001658:	7839      	ldrb	r1, [r7, #0]
 800165a:	4628      	mov	r0, r5
 800165c:	f000 f9e8 	bl	8001a30 <memchr>
 8001660:	b138      	cbz	r0, 8001672 <_svfiprintf_r+0x142>
 8001662:	2340      	movs	r3, #64	; 0x40
 8001664:	1b40      	subs	r0, r0, r5
 8001666:	fa03 f000 	lsl.w	r0, r3, r0
 800166a:	9b04      	ldr	r3, [sp, #16]
 800166c:	3701      	adds	r7, #1
 800166e:	4303      	orrs	r3, r0
 8001670:	9304      	str	r3, [sp, #16]
 8001672:	7839      	ldrb	r1, [r7, #0]
 8001674:	2206      	movs	r2, #6
 8001676:	4827      	ldr	r0, [pc, #156]	; (8001714 <_svfiprintf_r+0x1e4>)
 8001678:	1c7e      	adds	r6, r7, #1
 800167a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800167e:	f000 f9d7 	bl	8001a30 <memchr>
 8001682:	2800      	cmp	r0, #0
 8001684:	d038      	beq.n	80016f8 <_svfiprintf_r+0x1c8>
 8001686:	4b24      	ldr	r3, [pc, #144]	; (8001718 <_svfiprintf_r+0x1e8>)
 8001688:	bb13      	cbnz	r3, 80016d0 <_svfiprintf_r+0x1a0>
 800168a:	9b03      	ldr	r3, [sp, #12]
 800168c:	3307      	adds	r3, #7
 800168e:	f023 0307 	bic.w	r3, r3, #7
 8001692:	3308      	adds	r3, #8
 8001694:	9303      	str	r3, [sp, #12]
 8001696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8001698:	444b      	add	r3, r9
 800169a:	9309      	str	r3, [sp, #36]	; 0x24
 800169c:	e76d      	b.n	800157a <_svfiprintf_r+0x4a>
 800169e:	fb05 3202 	mla	r2, r5, r2, r3
 80016a2:	2001      	movs	r0, #1
 80016a4:	460f      	mov	r7, r1
 80016a6:	e7a6      	b.n	80015f6 <_svfiprintf_r+0xc6>
 80016a8:	2300      	movs	r3, #0
 80016aa:	250a      	movs	r5, #10
 80016ac:	4619      	mov	r1, r3
 80016ae:	3701      	adds	r7, #1
 80016b0:	9305      	str	r3, [sp, #20]
 80016b2:	4638      	mov	r0, r7
 80016b4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80016b8:	3a30      	subs	r2, #48	; 0x30
 80016ba:	2a09      	cmp	r2, #9
 80016bc:	d903      	bls.n	80016c6 <_svfiprintf_r+0x196>
 80016be:	2b00      	cmp	r3, #0
 80016c0:	d0c8      	beq.n	8001654 <_svfiprintf_r+0x124>
 80016c2:	9105      	str	r1, [sp, #20]
 80016c4:	e7c6      	b.n	8001654 <_svfiprintf_r+0x124>
 80016c6:	fb05 2101 	mla	r1, r5, r1, r2
 80016ca:	2301      	movs	r3, #1
 80016cc:	4607      	mov	r7, r0
 80016ce:	e7f0      	b.n	80016b2 <_svfiprintf_r+0x182>
 80016d0:	ab03      	add	r3, sp, #12
 80016d2:	9300      	str	r3, [sp, #0]
 80016d4:	4622      	mov	r2, r4
 80016d6:	4b11      	ldr	r3, [pc, #68]	; (800171c <_svfiprintf_r+0x1ec>)
 80016d8:	a904      	add	r1, sp, #16
 80016da:	4640      	mov	r0, r8
 80016dc:	f3af 8000 	nop.w
 80016e0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80016e4:	4681      	mov	r9, r0
 80016e6:	d1d6      	bne.n	8001696 <_svfiprintf_r+0x166>
 80016e8:	89a3      	ldrh	r3, [r4, #12]
 80016ea:	065b      	lsls	r3, r3, #25
 80016ec:	f53f af35 	bmi.w	800155a <_svfiprintf_r+0x2a>
 80016f0:	9809      	ldr	r0, [sp, #36]	; 0x24
 80016f2:	b01d      	add	sp, #116	; 0x74
 80016f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80016f8:	ab03      	add	r3, sp, #12
 80016fa:	9300      	str	r3, [sp, #0]
 80016fc:	4622      	mov	r2, r4
 80016fe:	4b07      	ldr	r3, [pc, #28]	; (800171c <_svfiprintf_r+0x1ec>)
 8001700:	a904      	add	r1, sp, #16
 8001702:	4640      	mov	r0, r8
 8001704:	f000 f882 	bl	800180c <_printf_i>
 8001708:	e7ea      	b.n	80016e0 <_svfiprintf_r+0x1b0>
 800170a:	bf00      	nop
 800170c:	08001cb0 	.word	0x08001cb0
 8001710:	08001cb6 	.word	0x08001cb6
 8001714:	08001cba 	.word	0x08001cba
 8001718:	00000000 	.word	0x00000000
 800171c:	0800147d 	.word	0x0800147d

08001720 <_printf_common>:
 8001720:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8001724:	4691      	mov	r9, r2
 8001726:	461f      	mov	r7, r3
 8001728:	688a      	ldr	r2, [r1, #8]
 800172a:	690b      	ldr	r3, [r1, #16]
 800172c:	4606      	mov	r6, r0
 800172e:	4293      	cmp	r3, r2
 8001730:	bfb8      	it	lt
 8001732:	4613      	movlt	r3, r2
 8001734:	f8c9 3000 	str.w	r3, [r9]
 8001738:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800173c:	460c      	mov	r4, r1
 800173e:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8001742:	b112      	cbz	r2, 800174a <_printf_common+0x2a>
 8001744:	3301      	adds	r3, #1
 8001746:	f8c9 3000 	str.w	r3, [r9]
 800174a:	6823      	ldr	r3, [r4, #0]
 800174c:	0699      	lsls	r1, r3, #26
 800174e:	bf42      	ittt	mi
 8001750:	f8d9 3000 	ldrmi.w	r3, [r9]
 8001754:	3302      	addmi	r3, #2
 8001756:	f8c9 3000 	strmi.w	r3, [r9]
 800175a:	6825      	ldr	r5, [r4, #0]
 800175c:	f015 0506 	ands.w	r5, r5, #6
 8001760:	d107      	bne.n	8001772 <_printf_common+0x52>
 8001762:	f104 0a19 	add.w	sl, r4, #25
 8001766:	68e3      	ldr	r3, [r4, #12]
 8001768:	f8d9 2000 	ldr.w	r2, [r9]
 800176c:	1a9b      	subs	r3, r3, r2
 800176e:	42ab      	cmp	r3, r5
 8001770:	dc29      	bgt.n	80017c6 <_printf_common+0xa6>
 8001772:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8001776:	6822      	ldr	r2, [r4, #0]
 8001778:	3300      	adds	r3, #0
 800177a:	bf18      	it	ne
 800177c:	2301      	movne	r3, #1
 800177e:	0692      	lsls	r2, r2, #26
 8001780:	d42e      	bmi.n	80017e0 <_printf_common+0xc0>
 8001782:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8001786:	4639      	mov	r1, r7
 8001788:	4630      	mov	r0, r6
 800178a:	47c0      	blx	r8
 800178c:	3001      	adds	r0, #1
 800178e:	d021      	beq.n	80017d4 <_printf_common+0xb4>
 8001790:	6823      	ldr	r3, [r4, #0]
 8001792:	68e5      	ldr	r5, [r4, #12]
 8001794:	f003 0306 	and.w	r3, r3, #6
 8001798:	2b04      	cmp	r3, #4
 800179a:	bf18      	it	ne
 800179c:	2500      	movne	r5, #0
 800179e:	f8d9 2000 	ldr.w	r2, [r9]
 80017a2:	f04f 0900 	mov.w	r9, #0
 80017a6:	bf08      	it	eq
 80017a8:	1aad      	subeq	r5, r5, r2
 80017aa:	68a3      	ldr	r3, [r4, #8]
 80017ac:	6922      	ldr	r2, [r4, #16]
 80017ae:	bf08      	it	eq
 80017b0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80017b4:	4293      	cmp	r3, r2
 80017b6:	bfc4      	itt	gt
 80017b8:	1a9b      	subgt	r3, r3, r2
 80017ba:	18ed      	addgt	r5, r5, r3
 80017bc:	341a      	adds	r4, #26
 80017be:	454d      	cmp	r5, r9
 80017c0:	d11a      	bne.n	80017f8 <_printf_common+0xd8>
 80017c2:	2000      	movs	r0, #0
 80017c4:	e008      	b.n	80017d8 <_printf_common+0xb8>
 80017c6:	2301      	movs	r3, #1
 80017c8:	4652      	mov	r2, sl
 80017ca:	4639      	mov	r1, r7
 80017cc:	4630      	mov	r0, r6
 80017ce:	47c0      	blx	r8
 80017d0:	3001      	adds	r0, #1
 80017d2:	d103      	bne.n	80017dc <_printf_common+0xbc>
 80017d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80017d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80017dc:	3501      	adds	r5, #1
 80017de:	e7c2      	b.n	8001766 <_printf_common+0x46>
 80017e0:	2030      	movs	r0, #48	; 0x30
 80017e2:	18e1      	adds	r1, r4, r3
 80017e4:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80017e8:	1c5a      	adds	r2, r3, #1
 80017ea:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80017ee:	4422      	add	r2, r4
 80017f0:	3302      	adds	r3, #2
 80017f2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80017f6:	e7c4      	b.n	8001782 <_printf_common+0x62>
 80017f8:	2301      	movs	r3, #1
 80017fa:	4622      	mov	r2, r4
 80017fc:	4639      	mov	r1, r7
 80017fe:	4630      	mov	r0, r6
 8001800:	47c0      	blx	r8
 8001802:	3001      	adds	r0, #1
 8001804:	d0e6      	beq.n	80017d4 <_printf_common+0xb4>
 8001806:	f109 0901 	add.w	r9, r9, #1
 800180a:	e7d8      	b.n	80017be <_printf_common+0x9e>

0800180c <_printf_i>:
 800180c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8001810:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8001814:	460c      	mov	r4, r1
 8001816:	7e09      	ldrb	r1, [r1, #24]
 8001818:	b085      	sub	sp, #20
 800181a:	296e      	cmp	r1, #110	; 0x6e
 800181c:	4617      	mov	r7, r2
 800181e:	4606      	mov	r6, r0
 8001820:	4698      	mov	r8, r3
 8001822:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8001824:	f000 80b3 	beq.w	800198e <_printf_i+0x182>
 8001828:	d822      	bhi.n	8001870 <_printf_i+0x64>
 800182a:	2963      	cmp	r1, #99	; 0x63
 800182c:	d036      	beq.n	800189c <_printf_i+0x90>
 800182e:	d80a      	bhi.n	8001846 <_printf_i+0x3a>
 8001830:	2900      	cmp	r1, #0
 8001832:	f000 80b9 	beq.w	80019a8 <_printf_i+0x19c>
 8001836:	2958      	cmp	r1, #88	; 0x58
 8001838:	f000 8083 	beq.w	8001942 <_printf_i+0x136>
 800183c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001840:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8001844:	e032      	b.n	80018ac <_printf_i+0xa0>
 8001846:	2964      	cmp	r1, #100	; 0x64
 8001848:	d001      	beq.n	800184e <_printf_i+0x42>
 800184a:	2969      	cmp	r1, #105	; 0x69
 800184c:	d1f6      	bne.n	800183c <_printf_i+0x30>
 800184e:	6820      	ldr	r0, [r4, #0]
 8001850:	6813      	ldr	r3, [r2, #0]
 8001852:	0605      	lsls	r5, r0, #24
 8001854:	f103 0104 	add.w	r1, r3, #4
 8001858:	d52a      	bpl.n	80018b0 <_printf_i+0xa4>
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	6011      	str	r1, [r2, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	da03      	bge.n	800186a <_printf_i+0x5e>
 8001862:	222d      	movs	r2, #45	; 0x2d
 8001864:	425b      	negs	r3, r3
 8001866:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800186a:	486f      	ldr	r0, [pc, #444]	; (8001a28 <_printf_i+0x21c>)
 800186c:	220a      	movs	r2, #10
 800186e:	e039      	b.n	80018e4 <_printf_i+0xd8>
 8001870:	2973      	cmp	r1, #115	; 0x73
 8001872:	f000 809d 	beq.w	80019b0 <_printf_i+0x1a4>
 8001876:	d808      	bhi.n	800188a <_printf_i+0x7e>
 8001878:	296f      	cmp	r1, #111	; 0x6f
 800187a:	d020      	beq.n	80018be <_printf_i+0xb2>
 800187c:	2970      	cmp	r1, #112	; 0x70
 800187e:	d1dd      	bne.n	800183c <_printf_i+0x30>
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	f043 0320 	orr.w	r3, r3, #32
 8001886:	6023      	str	r3, [r4, #0]
 8001888:	e003      	b.n	8001892 <_printf_i+0x86>
 800188a:	2975      	cmp	r1, #117	; 0x75
 800188c:	d017      	beq.n	80018be <_printf_i+0xb2>
 800188e:	2978      	cmp	r1, #120	; 0x78
 8001890:	d1d4      	bne.n	800183c <_printf_i+0x30>
 8001892:	2378      	movs	r3, #120	; 0x78
 8001894:	4865      	ldr	r0, [pc, #404]	; (8001a2c <_printf_i+0x220>)
 8001896:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800189a:	e055      	b.n	8001948 <_printf_i+0x13c>
 800189c:	6813      	ldr	r3, [r2, #0]
 800189e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80018a2:	1d19      	adds	r1, r3, #4
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	6011      	str	r1, [r2, #0]
 80018a8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80018ac:	2301      	movs	r3, #1
 80018ae:	e08c      	b.n	80019ca <_printf_i+0x1be>
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f010 0f40 	tst.w	r0, #64	; 0x40
 80018b6:	6011      	str	r1, [r2, #0]
 80018b8:	bf18      	it	ne
 80018ba:	b21b      	sxthne	r3, r3
 80018bc:	e7cf      	b.n	800185e <_printf_i+0x52>
 80018be:	6813      	ldr	r3, [r2, #0]
 80018c0:	6825      	ldr	r5, [r4, #0]
 80018c2:	1d18      	adds	r0, r3, #4
 80018c4:	6010      	str	r0, [r2, #0]
 80018c6:	0628      	lsls	r0, r5, #24
 80018c8:	d501      	bpl.n	80018ce <_printf_i+0xc2>
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	e002      	b.n	80018d4 <_printf_i+0xc8>
 80018ce:	0668      	lsls	r0, r5, #25
 80018d0:	d5fb      	bpl.n	80018ca <_printf_i+0xbe>
 80018d2:	881b      	ldrh	r3, [r3, #0]
 80018d4:	296f      	cmp	r1, #111	; 0x6f
 80018d6:	bf14      	ite	ne
 80018d8:	220a      	movne	r2, #10
 80018da:	2208      	moveq	r2, #8
 80018dc:	4852      	ldr	r0, [pc, #328]	; (8001a28 <_printf_i+0x21c>)
 80018de:	2100      	movs	r1, #0
 80018e0:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80018e4:	6865      	ldr	r5, [r4, #4]
 80018e6:	2d00      	cmp	r5, #0
 80018e8:	60a5      	str	r5, [r4, #8]
 80018ea:	f2c0 8095 	blt.w	8001a18 <_printf_i+0x20c>
 80018ee:	6821      	ldr	r1, [r4, #0]
 80018f0:	f021 0104 	bic.w	r1, r1, #4
 80018f4:	6021      	str	r1, [r4, #0]
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d13d      	bne.n	8001976 <_printf_i+0x16a>
 80018fa:	2d00      	cmp	r5, #0
 80018fc:	f040 808e 	bne.w	8001a1c <_printf_i+0x210>
 8001900:	4665      	mov	r5, ip
 8001902:	2a08      	cmp	r2, #8
 8001904:	d10b      	bne.n	800191e <_printf_i+0x112>
 8001906:	6823      	ldr	r3, [r4, #0]
 8001908:	07db      	lsls	r3, r3, #31
 800190a:	d508      	bpl.n	800191e <_printf_i+0x112>
 800190c:	6923      	ldr	r3, [r4, #16]
 800190e:	6862      	ldr	r2, [r4, #4]
 8001910:	429a      	cmp	r2, r3
 8001912:	bfde      	ittt	le
 8001914:	2330      	movle	r3, #48	; 0x30
 8001916:	f805 3c01 	strble.w	r3, [r5, #-1]
 800191a:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800191e:	ebac 0305 	sub.w	r3, ip, r5
 8001922:	6123      	str	r3, [r4, #16]
 8001924:	f8cd 8000 	str.w	r8, [sp]
 8001928:	463b      	mov	r3, r7
 800192a:	aa03      	add	r2, sp, #12
 800192c:	4621      	mov	r1, r4
 800192e:	4630      	mov	r0, r6
 8001930:	f7ff fef6 	bl	8001720 <_printf_common>
 8001934:	3001      	adds	r0, #1
 8001936:	d14d      	bne.n	80019d4 <_printf_i+0x1c8>
 8001938:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800193c:	b005      	add	sp, #20
 800193e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001942:	4839      	ldr	r0, [pc, #228]	; (8001a28 <_printf_i+0x21c>)
 8001944:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8001948:	6813      	ldr	r3, [r2, #0]
 800194a:	6821      	ldr	r1, [r4, #0]
 800194c:	1d1d      	adds	r5, r3, #4
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	6015      	str	r5, [r2, #0]
 8001952:	060a      	lsls	r2, r1, #24
 8001954:	d50b      	bpl.n	800196e <_printf_i+0x162>
 8001956:	07ca      	lsls	r2, r1, #31
 8001958:	bf44      	itt	mi
 800195a:	f041 0120 	orrmi.w	r1, r1, #32
 800195e:	6021      	strmi	r1, [r4, #0]
 8001960:	b91b      	cbnz	r3, 800196a <_printf_i+0x15e>
 8001962:	6822      	ldr	r2, [r4, #0]
 8001964:	f022 0220 	bic.w	r2, r2, #32
 8001968:	6022      	str	r2, [r4, #0]
 800196a:	2210      	movs	r2, #16
 800196c:	e7b7      	b.n	80018de <_printf_i+0xd2>
 800196e:	064d      	lsls	r5, r1, #25
 8001970:	bf48      	it	mi
 8001972:	b29b      	uxthmi	r3, r3
 8001974:	e7ef      	b.n	8001956 <_printf_i+0x14a>
 8001976:	4665      	mov	r5, ip
 8001978:	fbb3 f1f2 	udiv	r1, r3, r2
 800197c:	fb02 3311 	mls	r3, r2, r1, r3
 8001980:	5cc3      	ldrb	r3, [r0, r3]
 8001982:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8001986:	460b      	mov	r3, r1
 8001988:	2900      	cmp	r1, #0
 800198a:	d1f5      	bne.n	8001978 <_printf_i+0x16c>
 800198c:	e7b9      	b.n	8001902 <_printf_i+0xf6>
 800198e:	6813      	ldr	r3, [r2, #0]
 8001990:	6825      	ldr	r5, [r4, #0]
 8001992:	1d18      	adds	r0, r3, #4
 8001994:	6961      	ldr	r1, [r4, #20]
 8001996:	6010      	str	r0, [r2, #0]
 8001998:	0628      	lsls	r0, r5, #24
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	d501      	bpl.n	80019a2 <_printf_i+0x196>
 800199e:	6019      	str	r1, [r3, #0]
 80019a0:	e002      	b.n	80019a8 <_printf_i+0x19c>
 80019a2:	066a      	lsls	r2, r5, #25
 80019a4:	d5fb      	bpl.n	800199e <_printf_i+0x192>
 80019a6:	8019      	strh	r1, [r3, #0]
 80019a8:	2300      	movs	r3, #0
 80019aa:	4665      	mov	r5, ip
 80019ac:	6123      	str	r3, [r4, #16]
 80019ae:	e7b9      	b.n	8001924 <_printf_i+0x118>
 80019b0:	6813      	ldr	r3, [r2, #0]
 80019b2:	1d19      	adds	r1, r3, #4
 80019b4:	6011      	str	r1, [r2, #0]
 80019b6:	681d      	ldr	r5, [r3, #0]
 80019b8:	6862      	ldr	r2, [r4, #4]
 80019ba:	2100      	movs	r1, #0
 80019bc:	4628      	mov	r0, r5
 80019be:	f000 f837 	bl	8001a30 <memchr>
 80019c2:	b108      	cbz	r0, 80019c8 <_printf_i+0x1bc>
 80019c4:	1b40      	subs	r0, r0, r5
 80019c6:	6060      	str	r0, [r4, #4]
 80019c8:	6863      	ldr	r3, [r4, #4]
 80019ca:	6123      	str	r3, [r4, #16]
 80019cc:	2300      	movs	r3, #0
 80019ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80019d2:	e7a7      	b.n	8001924 <_printf_i+0x118>
 80019d4:	6923      	ldr	r3, [r4, #16]
 80019d6:	462a      	mov	r2, r5
 80019d8:	4639      	mov	r1, r7
 80019da:	4630      	mov	r0, r6
 80019dc:	47c0      	blx	r8
 80019de:	3001      	adds	r0, #1
 80019e0:	d0aa      	beq.n	8001938 <_printf_i+0x12c>
 80019e2:	6823      	ldr	r3, [r4, #0]
 80019e4:	079b      	lsls	r3, r3, #30
 80019e6:	d413      	bmi.n	8001a10 <_printf_i+0x204>
 80019e8:	68e0      	ldr	r0, [r4, #12]
 80019ea:	9b03      	ldr	r3, [sp, #12]
 80019ec:	4298      	cmp	r0, r3
 80019ee:	bfb8      	it	lt
 80019f0:	4618      	movlt	r0, r3
 80019f2:	e7a3      	b.n	800193c <_printf_i+0x130>
 80019f4:	2301      	movs	r3, #1
 80019f6:	464a      	mov	r2, r9
 80019f8:	4639      	mov	r1, r7
 80019fa:	4630      	mov	r0, r6
 80019fc:	47c0      	blx	r8
 80019fe:	3001      	adds	r0, #1
 8001a00:	d09a      	beq.n	8001938 <_printf_i+0x12c>
 8001a02:	3501      	adds	r5, #1
 8001a04:	68e3      	ldr	r3, [r4, #12]
 8001a06:	9a03      	ldr	r2, [sp, #12]
 8001a08:	1a9b      	subs	r3, r3, r2
 8001a0a:	42ab      	cmp	r3, r5
 8001a0c:	dcf2      	bgt.n	80019f4 <_printf_i+0x1e8>
 8001a0e:	e7eb      	b.n	80019e8 <_printf_i+0x1dc>
 8001a10:	2500      	movs	r5, #0
 8001a12:	f104 0919 	add.w	r9, r4, #25
 8001a16:	e7f5      	b.n	8001a04 <_printf_i+0x1f8>
 8001a18:	2b00      	cmp	r3, #0
 8001a1a:	d1ac      	bne.n	8001976 <_printf_i+0x16a>
 8001a1c:	7803      	ldrb	r3, [r0, #0]
 8001a1e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8001a22:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8001a26:	e76c      	b.n	8001902 <_printf_i+0xf6>
 8001a28:	08001cc1 	.word	0x08001cc1
 8001a2c:	08001cd2 	.word	0x08001cd2

08001a30 <memchr>:
 8001a30:	b510      	push	{r4, lr}
 8001a32:	b2c9      	uxtb	r1, r1
 8001a34:	4402      	add	r2, r0
 8001a36:	4290      	cmp	r0, r2
 8001a38:	4603      	mov	r3, r0
 8001a3a:	d101      	bne.n	8001a40 <memchr+0x10>
 8001a3c:	2300      	movs	r3, #0
 8001a3e:	e003      	b.n	8001a48 <memchr+0x18>
 8001a40:	781c      	ldrb	r4, [r3, #0]
 8001a42:	3001      	adds	r0, #1
 8001a44:	428c      	cmp	r4, r1
 8001a46:	d1f6      	bne.n	8001a36 <memchr+0x6>
 8001a48:	4618      	mov	r0, r3
 8001a4a:	bd10      	pop	{r4, pc}

08001a4c <memcpy>:
 8001a4c:	b510      	push	{r4, lr}
 8001a4e:	1e43      	subs	r3, r0, #1
 8001a50:	440a      	add	r2, r1
 8001a52:	4291      	cmp	r1, r2
 8001a54:	d100      	bne.n	8001a58 <memcpy+0xc>
 8001a56:	bd10      	pop	{r4, pc}
 8001a58:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001a5c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8001a60:	e7f7      	b.n	8001a52 <memcpy+0x6>

08001a62 <memmove>:
 8001a62:	4288      	cmp	r0, r1
 8001a64:	b510      	push	{r4, lr}
 8001a66:	eb01 0302 	add.w	r3, r1, r2
 8001a6a:	d807      	bhi.n	8001a7c <memmove+0x1a>
 8001a6c:	1e42      	subs	r2, r0, #1
 8001a6e:	4299      	cmp	r1, r3
 8001a70:	d00a      	beq.n	8001a88 <memmove+0x26>
 8001a72:	f811 4b01 	ldrb.w	r4, [r1], #1
 8001a76:	f802 4f01 	strb.w	r4, [r2, #1]!
 8001a7a:	e7f8      	b.n	8001a6e <memmove+0xc>
 8001a7c:	4283      	cmp	r3, r0
 8001a7e:	d9f5      	bls.n	8001a6c <memmove+0xa>
 8001a80:	1881      	adds	r1, r0, r2
 8001a82:	1ad2      	subs	r2, r2, r3
 8001a84:	42d3      	cmn	r3, r2
 8001a86:	d100      	bne.n	8001a8a <memmove+0x28>
 8001a88:	bd10      	pop	{r4, pc}
 8001a8a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001a8e:	f801 4d01 	strb.w	r4, [r1, #-1]!
 8001a92:	e7f7      	b.n	8001a84 <memmove+0x22>

08001a94 <_free_r>:
 8001a94:	b538      	push	{r3, r4, r5, lr}
 8001a96:	4605      	mov	r5, r0
 8001a98:	2900      	cmp	r1, #0
 8001a9a:	d043      	beq.n	8001b24 <_free_r+0x90>
 8001a9c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001aa0:	1f0c      	subs	r4, r1, #4
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	bfb8      	it	lt
 8001aa6:	18e4      	addlt	r4, r4, r3
 8001aa8:	f000 f8d0 	bl	8001c4c <__malloc_lock>
 8001aac:	4a1e      	ldr	r2, [pc, #120]	; (8001b28 <_free_r+0x94>)
 8001aae:	6813      	ldr	r3, [r2, #0]
 8001ab0:	4610      	mov	r0, r2
 8001ab2:	b933      	cbnz	r3, 8001ac2 <_free_r+0x2e>
 8001ab4:	6063      	str	r3, [r4, #4]
 8001ab6:	6014      	str	r4, [r2, #0]
 8001ab8:	4628      	mov	r0, r5
 8001aba:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001abe:	f000 b8c6 	b.w	8001c4e <__malloc_unlock>
 8001ac2:	42a3      	cmp	r3, r4
 8001ac4:	d90b      	bls.n	8001ade <_free_r+0x4a>
 8001ac6:	6821      	ldr	r1, [r4, #0]
 8001ac8:	1862      	adds	r2, r4, r1
 8001aca:	4293      	cmp	r3, r2
 8001acc:	bf01      	itttt	eq
 8001ace:	681a      	ldreq	r2, [r3, #0]
 8001ad0:	685b      	ldreq	r3, [r3, #4]
 8001ad2:	1852      	addeq	r2, r2, r1
 8001ad4:	6022      	streq	r2, [r4, #0]
 8001ad6:	6063      	str	r3, [r4, #4]
 8001ad8:	6004      	str	r4, [r0, #0]
 8001ada:	e7ed      	b.n	8001ab8 <_free_r+0x24>
 8001adc:	4613      	mov	r3, r2
 8001ade:	685a      	ldr	r2, [r3, #4]
 8001ae0:	b10a      	cbz	r2, 8001ae6 <_free_r+0x52>
 8001ae2:	42a2      	cmp	r2, r4
 8001ae4:	d9fa      	bls.n	8001adc <_free_r+0x48>
 8001ae6:	6819      	ldr	r1, [r3, #0]
 8001ae8:	1858      	adds	r0, r3, r1
 8001aea:	42a0      	cmp	r0, r4
 8001aec:	d10b      	bne.n	8001b06 <_free_r+0x72>
 8001aee:	6820      	ldr	r0, [r4, #0]
 8001af0:	4401      	add	r1, r0
 8001af2:	1858      	adds	r0, r3, r1
 8001af4:	4282      	cmp	r2, r0
 8001af6:	6019      	str	r1, [r3, #0]
 8001af8:	d1de      	bne.n	8001ab8 <_free_r+0x24>
 8001afa:	6810      	ldr	r0, [r2, #0]
 8001afc:	6852      	ldr	r2, [r2, #4]
 8001afe:	4401      	add	r1, r0
 8001b00:	6019      	str	r1, [r3, #0]
 8001b02:	605a      	str	r2, [r3, #4]
 8001b04:	e7d8      	b.n	8001ab8 <_free_r+0x24>
 8001b06:	d902      	bls.n	8001b0e <_free_r+0x7a>
 8001b08:	230c      	movs	r3, #12
 8001b0a:	602b      	str	r3, [r5, #0]
 8001b0c:	e7d4      	b.n	8001ab8 <_free_r+0x24>
 8001b0e:	6820      	ldr	r0, [r4, #0]
 8001b10:	1821      	adds	r1, r4, r0
 8001b12:	428a      	cmp	r2, r1
 8001b14:	bf01      	itttt	eq
 8001b16:	6811      	ldreq	r1, [r2, #0]
 8001b18:	6852      	ldreq	r2, [r2, #4]
 8001b1a:	1809      	addeq	r1, r1, r0
 8001b1c:	6021      	streq	r1, [r4, #0]
 8001b1e:	6062      	str	r2, [r4, #4]
 8001b20:	605c      	str	r4, [r3, #4]
 8001b22:	e7c9      	b.n	8001ab8 <_free_r+0x24>
 8001b24:	bd38      	pop	{r3, r4, r5, pc}
 8001b26:	bf00      	nop
 8001b28:	20000098 	.word	0x20000098

08001b2c <_malloc_r>:
 8001b2c:	b570      	push	{r4, r5, r6, lr}
 8001b2e:	1ccd      	adds	r5, r1, #3
 8001b30:	f025 0503 	bic.w	r5, r5, #3
 8001b34:	3508      	adds	r5, #8
 8001b36:	2d0c      	cmp	r5, #12
 8001b38:	bf38      	it	cc
 8001b3a:	250c      	movcc	r5, #12
 8001b3c:	2d00      	cmp	r5, #0
 8001b3e:	4606      	mov	r6, r0
 8001b40:	db01      	blt.n	8001b46 <_malloc_r+0x1a>
 8001b42:	42a9      	cmp	r1, r5
 8001b44:	d903      	bls.n	8001b4e <_malloc_r+0x22>
 8001b46:	230c      	movs	r3, #12
 8001b48:	6033      	str	r3, [r6, #0]
 8001b4a:	2000      	movs	r0, #0
 8001b4c:	bd70      	pop	{r4, r5, r6, pc}
 8001b4e:	f000 f87d 	bl	8001c4c <__malloc_lock>
 8001b52:	4a21      	ldr	r2, [pc, #132]	; (8001bd8 <_malloc_r+0xac>)
 8001b54:	6814      	ldr	r4, [r2, #0]
 8001b56:	4621      	mov	r1, r4
 8001b58:	b991      	cbnz	r1, 8001b80 <_malloc_r+0x54>
 8001b5a:	4c20      	ldr	r4, [pc, #128]	; (8001bdc <_malloc_r+0xb0>)
 8001b5c:	6823      	ldr	r3, [r4, #0]
 8001b5e:	b91b      	cbnz	r3, 8001b68 <_malloc_r+0x3c>
 8001b60:	4630      	mov	r0, r6
 8001b62:	f000 f863 	bl	8001c2c <_sbrk_r>
 8001b66:	6020      	str	r0, [r4, #0]
 8001b68:	4629      	mov	r1, r5
 8001b6a:	4630      	mov	r0, r6
 8001b6c:	f000 f85e 	bl	8001c2c <_sbrk_r>
 8001b70:	1c43      	adds	r3, r0, #1
 8001b72:	d124      	bne.n	8001bbe <_malloc_r+0x92>
 8001b74:	230c      	movs	r3, #12
 8001b76:	4630      	mov	r0, r6
 8001b78:	6033      	str	r3, [r6, #0]
 8001b7a:	f000 f868 	bl	8001c4e <__malloc_unlock>
 8001b7e:	e7e4      	b.n	8001b4a <_malloc_r+0x1e>
 8001b80:	680b      	ldr	r3, [r1, #0]
 8001b82:	1b5b      	subs	r3, r3, r5
 8001b84:	d418      	bmi.n	8001bb8 <_malloc_r+0x8c>
 8001b86:	2b0b      	cmp	r3, #11
 8001b88:	d90f      	bls.n	8001baa <_malloc_r+0x7e>
 8001b8a:	600b      	str	r3, [r1, #0]
 8001b8c:	18cc      	adds	r4, r1, r3
 8001b8e:	50cd      	str	r5, [r1, r3]
 8001b90:	4630      	mov	r0, r6
 8001b92:	f000 f85c 	bl	8001c4e <__malloc_unlock>
 8001b96:	f104 000b 	add.w	r0, r4, #11
 8001b9a:	1d23      	adds	r3, r4, #4
 8001b9c:	f020 0007 	bic.w	r0, r0, #7
 8001ba0:	1ac3      	subs	r3, r0, r3
 8001ba2:	d0d3      	beq.n	8001b4c <_malloc_r+0x20>
 8001ba4:	425a      	negs	r2, r3
 8001ba6:	50e2      	str	r2, [r4, r3]
 8001ba8:	e7d0      	b.n	8001b4c <_malloc_r+0x20>
 8001baa:	684b      	ldr	r3, [r1, #4]
 8001bac:	428c      	cmp	r4, r1
 8001bae:	bf16      	itet	ne
 8001bb0:	6063      	strne	r3, [r4, #4]
 8001bb2:	6013      	streq	r3, [r2, #0]
 8001bb4:	460c      	movne	r4, r1
 8001bb6:	e7eb      	b.n	8001b90 <_malloc_r+0x64>
 8001bb8:	460c      	mov	r4, r1
 8001bba:	6849      	ldr	r1, [r1, #4]
 8001bbc:	e7cc      	b.n	8001b58 <_malloc_r+0x2c>
 8001bbe:	1cc4      	adds	r4, r0, #3
 8001bc0:	f024 0403 	bic.w	r4, r4, #3
 8001bc4:	42a0      	cmp	r0, r4
 8001bc6:	d005      	beq.n	8001bd4 <_malloc_r+0xa8>
 8001bc8:	1a21      	subs	r1, r4, r0
 8001bca:	4630      	mov	r0, r6
 8001bcc:	f000 f82e 	bl	8001c2c <_sbrk_r>
 8001bd0:	3001      	adds	r0, #1
 8001bd2:	d0cf      	beq.n	8001b74 <_malloc_r+0x48>
 8001bd4:	6025      	str	r5, [r4, #0]
 8001bd6:	e7db      	b.n	8001b90 <_malloc_r+0x64>
 8001bd8:	20000098 	.word	0x20000098
 8001bdc:	2000009c 	.word	0x2000009c

08001be0 <_realloc_r>:
 8001be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001be2:	4607      	mov	r7, r0
 8001be4:	4614      	mov	r4, r2
 8001be6:	460e      	mov	r6, r1
 8001be8:	b921      	cbnz	r1, 8001bf4 <_realloc_r+0x14>
 8001bea:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8001bee:	4611      	mov	r1, r2
 8001bf0:	f7ff bf9c 	b.w	8001b2c <_malloc_r>
 8001bf4:	b922      	cbnz	r2, 8001c00 <_realloc_r+0x20>
 8001bf6:	f7ff ff4d 	bl	8001a94 <_free_r>
 8001bfa:	4625      	mov	r5, r4
 8001bfc:	4628      	mov	r0, r5
 8001bfe:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c00:	f000 f826 	bl	8001c50 <_malloc_usable_size_r>
 8001c04:	42a0      	cmp	r0, r4
 8001c06:	d20f      	bcs.n	8001c28 <_realloc_r+0x48>
 8001c08:	4621      	mov	r1, r4
 8001c0a:	4638      	mov	r0, r7
 8001c0c:	f7ff ff8e 	bl	8001b2c <_malloc_r>
 8001c10:	4605      	mov	r5, r0
 8001c12:	2800      	cmp	r0, #0
 8001c14:	d0f2      	beq.n	8001bfc <_realloc_r+0x1c>
 8001c16:	4631      	mov	r1, r6
 8001c18:	4622      	mov	r2, r4
 8001c1a:	f7ff ff17 	bl	8001a4c <memcpy>
 8001c1e:	4631      	mov	r1, r6
 8001c20:	4638      	mov	r0, r7
 8001c22:	f7ff ff37 	bl	8001a94 <_free_r>
 8001c26:	e7e9      	b.n	8001bfc <_realloc_r+0x1c>
 8001c28:	4635      	mov	r5, r6
 8001c2a:	e7e7      	b.n	8001bfc <_realloc_r+0x1c>

08001c2c <_sbrk_r>:
 8001c2c:	b538      	push	{r3, r4, r5, lr}
 8001c2e:	2300      	movs	r3, #0
 8001c30:	4c05      	ldr	r4, [pc, #20]	; (8001c48 <_sbrk_r+0x1c>)
 8001c32:	4605      	mov	r5, r0
 8001c34:	4608      	mov	r0, r1
 8001c36:	6023      	str	r3, [r4, #0]
 8001c38:	f7fe fc84 	bl	8000544 <_sbrk>
 8001c3c:	1c43      	adds	r3, r0, #1
 8001c3e:	d102      	bne.n	8001c46 <_sbrk_r+0x1a>
 8001c40:	6823      	ldr	r3, [r4, #0]
 8001c42:	b103      	cbz	r3, 8001c46 <_sbrk_r+0x1a>
 8001c44:	602b      	str	r3, [r5, #0]
 8001c46:	bd38      	pop	{r3, r4, r5, pc}
 8001c48:	200000a4 	.word	0x200000a4

08001c4c <__malloc_lock>:
 8001c4c:	4770      	bx	lr

08001c4e <__malloc_unlock>:
 8001c4e:	4770      	bx	lr

08001c50 <_malloc_usable_size_r>:
 8001c50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001c54:	1f18      	subs	r0, r3, #4
 8001c56:	2b00      	cmp	r3, #0
 8001c58:	bfbc      	itt	lt
 8001c5a:	580b      	ldrlt	r3, [r1, r0]
 8001c5c:	18c0      	addlt	r0, r0, r3
 8001c5e:	4770      	bx	lr

08001c60 <_init>:
 8001c60:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c62:	bf00      	nop
 8001c64:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c66:	bc08      	pop	{r3}
 8001c68:	469e      	mov	lr, r3
 8001c6a:	4770      	bx	lr

08001c6c <_fini>:
 8001c6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001c6e:	bf00      	nop
 8001c70:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001c72:	bc08      	pop	{r3}
 8001c74:	469e      	mov	lr, r3
 8001c76:	4770      	bx	lr
