Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date             : Thu Mar 13 02:40:53 2014
| Host             : DANA307-08 running 64-bit Service Pack 1  (build 7601)
| Command          : report_power -file system_top_power_routed.rpt -pb system_top_power_summary_routed.pb
| Design           : system_top
| Device           : xc7z020clg484-1
| Design State     : Routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.728  |
| Dynamic (W)              | 0.595  |
| Device Static (W)        | 0.134  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 76.6   |
| Junction Temperature (C) | 33.4   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        3 |       --- |             --- |
| Slice Logic             |     0.002 |     3138 |       --- |             --- |
|   LUT as Logic          |     0.002 |     1244 |     53200 |            2.33 |
|   BUFG                  |    <0.001 |        2 |        32 |            6.25 |
|   Register              |    <0.001 |     1127 |    106400 |            1.05 |
|   CARRY4                |    <0.001 |       20 |     13300 |            0.15 |
|   F7/F8 Muxes           |    <0.001 |       35 |     53200 |            0.06 |
|   LUT as Shift Register |    <0.001 |       64 |     17400 |            0.36 |
|   Others                |     0.000 |      337 |       --- |             --- |
| Signals                 |     0.002 |     2515 |       --- |             --- |
| Block RAM               |    <0.001 |      120 |       140 |           85.71 |
| PLL                     |     0.095 |        1 |         4 |           25.00 |
| DSPs                    |    <0.001 |        6 |       220 |            2.72 |
| I/O                     |    <0.001 |       37 |       200 |           18.50 |
| PS7                     |     0.488 |        1 |       --- |             --- |
| Static Power            |     0.134 |          |           |                 |
| Total                   |     0.728 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.027 |       0.017 |      0.011 |
| Vccaux    |       1.800 |     0.069 |       0.050 |      0.019 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.297 |       0.277 |      0.021 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.120 |       0.117 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.001 |       0.000 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is completely routed                    |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| Clock                                                                      | Domain                                                                     | Constraint (ns) |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+
| system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0              | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK0              |            10.0 |
| system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] | system_wrapper_i/system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            10.0 |
| xlnx_opt_                                                                  | xlnx_opt_                                                                  |            10.0 |
+----------------------------------------------------------------------------+----------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-------------------------------------------+-----------+
| Name                                      | Power (W) |
+-------------------------------------------+-----------+
| system_top                                |     0.595 |
|   system_wrapper_i                        |     0.497 |
|     system_i                              |     0.497 |
|       axi_bram_8reg_0                     |     0.003 |
|       axi_interconnect_0                  |     0.006 |
|         s00_couplers/auto_pc              |     0.006 |
|       processing_system7_0                |     0.488 |
|         inst                              |     0.488 |
|   vga_i                                   |     0.097 |
|     i_convert_444_422                     |    <0.001 |
|     i_csc                                 |    <0.001 |
|     i_hdmi_ddr_output                     |    <0.001 |
|       i_i2c_sender                        |    <0.001 |
|     i_vga_generator                       |    <0.001 |
|     vga_bram_i                            |    <0.001 |
|       genblk1[0].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[10].color_table_i           |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[11].color_table_i           |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[1].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[2].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[3].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[4].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[5].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[6].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[7].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[8].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|       genblk1[9].color_table_i            |    <0.001 |
|         U0                                |    <0.001 |
|           inst_blk_mem_gen                |    <0.001 |
|             gnativebmg.native_blk_mem_gen |    <0.001 |
|               valid.cstr                  |    <0.001 |
|                 bindec_a.bindec_inst_a    |    <0.001 |
|                 bindec_b.bindec_inst_b    |    <0.001 |
|                 has_mux_b.B               |    <0.001 |
|                 ramloop[0].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[1].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[2].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[3].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[4].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
|                 ramloop[5].ram.r          |    <0.001 |
|                   prim_noinit.ram         |    <0.001 |
+-------------------------------------------+-----------+


