// Seed: 2611502552
module module_0 (
    input wand id_0,
    input tri id_1,
    input tri id_2,
    input wand id_3,
    output supply1 id_4,
    input supply0 id_5[-1  ==  1 : 1 'd0]
);
  wire id_7, id_8;
  logic id_9;
endmodule
module module_1 #(
    parameter id_5 = 32'd51
) (
    input supply1 id_0,
    input wand id_1,
    input supply1 id_2,
    input wire id_3,
    input wor id_4,
    output supply1 void _id_5,
    output wand id_6
    , id_16,
    output wor id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wand id_11,
    input tri id_12,
    output tri0 id_13,
    output tri1 id_14
    , id_17
);
  wire id_18;
  module_0 modCall_1 (
      id_0,
      id_11,
      id_2,
      id_4,
      id_13,
      id_4
  );
  assign modCall_1.id_4 = 0;
  wire id_19[id_5 : -1 'b0];
endmodule
