//
// File created by:  irun
// Do not modify this file
//
-XLMODE
./INCA_libs/irun.lnx8664.15.20.nc
-RUNMODE
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim/top_tb.sv
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./syn
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./include
-INCDIR
/home/WangYanTing/VLSI_2022_training/hw1/P76131416/./sim
-DEFINE
SYN
-DEFINE
prog3
-DEFINE
FSDB_ALL
-DEFINE
CYCLE=20.0
-DEFINE
MAX=100000
-CDSLIB
./INCA_libs/irun.lnx8664.15.20.nc/cdsrun.lib
-HDLVAR
./INCA_libs/irun.lnx8664.15.20.nc/hdlrun.var
-MESSAGES
-UPDATE
-XLLIBSTORE
./INCA_libs/irun.lnx8664.15.20.nc/xllibs
-ALLOWUNBOUND
