<!DOCTYPE html>
<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 5.4.0">


  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdn.jsdelivr.net/npm/@fortawesome/fontawesome-free@5.15.4/css/all.min.css" integrity="sha256-mUZM63G8m73Mcidfrv5E+Y61y7a12O5mW4ezU3bxqW4=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"pipirima.top","root":"/","images":"/images","scheme":"Gemini","version":"8.7.1","exturl":false,"sidebar":{"position":"left","display":"post","padding":18,"offset":12},"copycode":false,"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":false,"async":false,"transition":{"post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"搜索...","empty":"没有找到任何搜索结果：${query}","hits_time":"找到 ${hits} 个搜索结果（用时 ${time} 毫秒）","hits":"找到 ${hits} 个搜索结果"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>
<meta name="description" content="Personal Learning Technical Blog">
<meta property="og:type" content="website">
<meta property="og:title" content="朽丶">
<meta property="og:url" content="https://pipirima.top/page/2/index.html">
<meta property="og:site_name" content="朽丶">
<meta property="og:description" content="Personal Learning Technical Blog">
<meta property="og:locale" content="zh_CN">
<meta property="article:author" content="Yang Cen">
<meta name="twitter:card" content="summary">


<link rel="canonical" href="https://pipirima.top/page/2/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":true,"isPost":false,"lang":"zh-CN","comments":"","permalink":"","path":"page/2/index.html","title":""}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>朽丶</title>
  




  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="headband"></div>

  <main class="main">
    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <h1 class="site-title">朽丶</h1>
      <i class="logo-line"></i>
    </a>
      <p class="site-subtitle" itemprop="description">个人学习记录</p>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu">
        <li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>首页</a></li>
        <li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>标签</a></li>
        <li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>分类</a></li>
        <li class="menu-item menu-item-archives"><a href="/archives/" rel="section"><i class="fa fa-archive fa-fw"></i>归档</a></li>
        <li class="menu-item menu-item-about"><a href="/about/" rel="section"><i class="fa fa-user fa-fw"></i>关于</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>搜索
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="搜索..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>

    </div>
  </div>

</div>
        
  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>

  <aside class="sidebar">

    <!-- start visitor record -->
    <!-- script type="text/javascript" id="clustrmaps" src="//clustrmaps.com/map_v2.js?d=MCOdC2sxpObNFWyUa6W3SZHU1OtUvJ_iIXyaftHjDig&cl=ffffff&w=a" --></script>
    <!-- end visitor record -->

    <div class="sidebar-inner sidebar-overview-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author site-overview-item animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">Yang Cen</p>
  <div class="site-description" itemprop="description">Personal Learning Technical Blog</div>
</div>
<div class="site-state-wrap site-overview-item animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">51</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">12</span>
        <span class="site-state-item-name">分类</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">22</span>
        <span class="site-state-item-name">标签</span></a>
      </div>
  </nav>
</div>
  <div class="links-of-author site-overview-item animated">
      <span class="links-of-author-item">
        <a href="mailto:ycen2111@gmail.com" title="E-Mail → mailto:ycen2111@gmail.com" rel="noopener" target="_blank"><i class="fa fa-envelope fa-fw"></i>E-Mail</a>
      </span>
  </div>



        </div>
      </div>
    </div>
  </aside>
  <div class="sidebar-dimmer"></div>


    </header>

    
  <div class="back-to-top" role="button" aria-label="返回顶部">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


    <div class="main-inner index posts-expand">

    
    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/Git/Git-Command-dfa83592da59/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/Git/Git-Command-dfa83592da59/" class="post-title-link" itemprop="url">Git Command</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-11-04 13:52:45" itemprop="dateCreated datePublished" datetime="2022-11-04T13:52:45+00:00">2022-11-04</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Git/" itemprop="url" rel="index"><span itemprop="name">Git</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <p>Git 语句和 GutHub 简单使用流程</p>
          <!--noindex-->
            <div class="post-button">
              <a class="btn" href="/Git/Git-Command-dfa83592da59/#more" rel="contents">
                阅读全文 &raquo;
              </a>
            </div>
          <!--/noindex-->
        
      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/2022-2023/Analogue-IC-Design-3b9841577c80/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/2022-2023/Analogue-IC-Design-3b9841577c80/" class="post-title-link" itemprop="url">Analogue IC Design</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-11-04 12:39:39" itemprop="dateCreated datePublished" datetime="2022-11-04T12:39:39+00:00">2022-11-04</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/academic-material/" itemprop="url" rel="index"><span itemprop="name">academic material</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <p>slides:<a href="https://pipirima.top/2022-2023/Analogue-IC-Design-Slides-ee210f4e9f8f/">https://pipirima.top/2022-2023/Analogue-IC-Design-Slides-ee210f4e9f8f/</a></p>
<h1 id="Introduction"><a href="#Introduction" class="headerlink" title="Introduction"></a>Introduction</h1><p>The previous several slide is almost same as the slids in undergraduate and been ignored.</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/101.png" alt="101.png"><br>Normally in real manufactory, there have two more taps placed on two sides of MOSFET, in order to avoid body effect and let MOSFET works more like a FET.<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/102.png" alt="102.png"><br>A MOSFET device with multiple view directions:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/103.png" alt="103.png"></p>
<p>Development of FET:<br>Transistor -&gt; LOCOS -&gt; STA -&gt; High-K/Metal gate -&gt; FinFET -&gt; RibbonFET</p>
<p>Chips are made my many wires called “Interconnect” which influences the speed, Power, and Noise in chip.<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/104.png" alt="104.png"></p>
<p>There have three types of wires used in chip design<br>M1 for within-cell routing<br>M2 for vertical routing between cells<br>M3 for horizontal routing between cells<br>More deeper the chip is, Much thiner and narrower the wires is.<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/105.png" alt="105.png"></p>
<p>For packaging, Ball-Wedge gold wire for low currents and Wedge-Wedge aluminum for high currents<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/106.png" alt="106.png"></p>
<h1 id="FET-theory"><a href="#FET-theory" class="headerlink" title="FET theory"></a>FET theory</h1><p>A FET(filed-effect transistor) is worked based on generated channel between source and drain terminal (by the effect of applied voltage)<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/201.png" alt="201.png"><br>Normally the VT for n-mos is 0.3-1.0 V. Opposite value for p-mos</p>
<p>Quantity of charge in the channel is<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/202.png" alt="202.png"><br>where C is capacitor and A is area, d is distance<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/203.png" alt="203.png"><br>And Cox=εox/tox, tox is thickese of oxid, εox= material permittivaty*ε0, ε0=8.854 E−12 F/m</p>
<p>Normally N-mos is better than P-mos as electron mobility if nearly 2-4 higher than holes. hence N-mos can be switched much faster.</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/204.png" alt="204.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/205.png" alt="205.png"><br>Kn is the MOSFET transconductance parameter</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/206.png" alt="206.png"><br>the id and rds can only used on VDS is small number</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/207.png" alt="207.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/208.png" alt="208.png"><br>the final channel width is influenced by VDS. this figure is shown cases when Vov&gt;VDS (non-saturation)</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/209.png" alt="209.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/210.png" alt="210.png"><br>and the final channel width will completely disappeared (pinch-off) when VDS&gt;Vov (saturation region)</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/211.png" alt="211.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/212.png" alt="212.png"></p>
<p>The output resistence r0 for saturated transistor is inifite, but in practice, increasing VDS beyond Vov does affect the channel. As VDS is increased, the channel pinch-off point is slightly moved away from the drain towards the source. which is called “channel-length modulation”.<br>the slop in channel-length modulation is = 1/r0 = (1+λVDS)/λID = 1/λID<br>with “channel-length modulation” :<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/213.png" alt="213.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/214.png" alt="214.png"></p>
<p>the body effect is happened when the voltage drop on body terminal is not equals voltage on source.<br>Normally will influence Vth voltage<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/215.png" alt="215.png"></p>
<h1 id="FET-amplifiers-part1"><a href="#FET-amplifiers-part1" class="headerlink" title="FET amplifiers (part1)"></a>FET amplifiers (part1)</h1><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/301.png" alt="301.png"><br>Signal analysis steps</p>
<ol>
<li>small signal can only use in AC analysis</li>
<li>set all DC voltage in zero</li>
<li>large capacitor becone short</li>
<li>analyse using Ohm’s Law and Kirchhoff’s Laws</li>
<li>get gm and rds<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/304.png" alt="304.png"></li>
</ol>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/302.png" alt="302.png"><br>this the the most useful amplifier module<br>Rin is the amplifier inputimpedance (usually infinite for perfect MOS circuits)<br>Rout is the amplifier output impedance<br>G is the amplifier gain, usually negative</p>
<p>the ideal transistor plot in saturation region should be a linear current mirror for both p-type and n-type transistor<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/303.png" alt="303.png"><br>this slop will be horizontal if Rout is infinite</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/305.png" alt="305.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/306.png" alt="306.png"><br>where gm is from transistor, and gds+GD is for other resistance</p>
<h2 id="Diode-connected-FET"><a href="#Diode-connected-FET" class="headerlink" title="Diode connected FET"></a>Diode connected FET</h2><p>the Diode connected FET is always in saturation region, which can be seen as a resistance<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/307.png" alt="307.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/429.png" alt="429.png"><br>where VDS=VGS, AC resistence assumed as 1/gm<br>a Diode-connected active load is:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/308.png" alt="308.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/309.png" alt="309.png"><br>gm2Vout can be seen as a resistance g2. hence<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/310.png" alt="310.png"><br>because gm&gt;&gt;gds,<br>Av will just be like -gm1/gm2, and<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/311.png" alt="311.png"><br>So the gain will be very small in this amplifier.<br>For high gain, then the device will have disproportionately wide or long transistors, which will cause limited bandwidth</p>
<p>Which channel length modulation:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/313.png" alt="313.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/312.png" alt="312.png"></p>
<h2 id="Key-points"><a href="#Key-points" class="headerlink" title="Key points:"></a>Key points:</h2><p>Gain=gm*Rl<br>where gm converter input voltage to input current,<br>and Rl converter output current into output voltage</p>
<p>Bandwidth=1/(Rl*Cl)<br>where Rl is output impedance<br>Cl is output load capacitor</p>
<p>Hence Gain-Bandwidth product (GBP)=(gm * RL ) * [1/(RL CL )] = gm /CL</p>
<h2 id="Current-Source-Load"><a href="#Current-Source-Load" class="headerlink" title="Current Source Load"></a>Current Source Load</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/314.png" alt="314.png"><br>the P-mos can be seen as current source and must in saturation region<br>while N-mos is best be saturation<br>small signal:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/315.png" alt="315.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/316.png" alt="316.png"></p>
<h1 id="FET-amplifiers-part2"><a href="#FET-amplifiers-part2" class="headerlink" title="FET amplifiers (part2)"></a>FET amplifiers (part2)</h1><h2 id="Two-Transistor-CMOS-Amplifier"><a href="#Two-Transistor-CMOS-Amplifier" class="headerlink" title="Two Transistor (CMOS) Amplifier"></a>Two Transistor (CMOS) Amplifier</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/401.png" alt="401.png"><br>Advantage: high gain, not too many noise<br>Disadvantage: hard to maintain DC bias, take lot DC current</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/402.png" alt="402.png"><br>The current is maximum vakue if P-mos and N-mos are saturated<br>input voltage -&gt; id current -&gt; output voltage<br>N-mos: A-&gt;C cutoff, C-&gt;E active, E-&gt;F saturated, F-&gt;K active<br>Pmos: A-&gt;E Active, E-&gt;F Saturated, F-&gt;I Active, I-&gt;K cut-off<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/406.png" alt="406.png"><br>VM is voltage when Vin=Vout</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/403.png" alt="403.png"><br>(?)<br>Note that in Cmos Amplifier, the T-rise time will be shorter than T_fall time, as resistance in P-mos is smaller than in N-mos</p>
<p>small signal analysis<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/404.png" alt="404.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/405.png" alt="405.png"></p>
<h2 id="Source-follower-common-drain-circuit"><a href="#Source-follower-common-drain-circuit" class="headerlink" title="Source follower (common-drain circuit)"></a>Source follower (common-drain circuit)</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/407.png" alt="407.png"></p>
<ol>
<li>use N-mos</li>
<li>SF has gain approximate as 1</li>
<li>Can be seen as a buffer</li>
<li>Easy to have body effect as VBS=Vout is large<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/408.png" alt="408.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/409.png" alt="409.png"><br>which gain will slightly less than 1<br>So SF usually beed connect bulk and source together to limite body effect, but also will limite bandwidth</li>
</ol>
<h2 id="Cascode-amplifier"><a href="#Cascode-amplifier" class="headerlink" title="Cascode amplifier"></a>Cascode amplifier</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/410.png" alt="410.png"></p>
<ol>
<li>R3 is a current-source load, and also can be seen as a resistance</li>
<li>Vbias2 is constant, so VS2 is also constant</li>
<li>So M1 has a constant current, and no λ term in M1. Hence output resistance of M1 is very high</li>
<li>No Miller effect</li>
</ol>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/411.png" alt="411.png"><br>M3 has been a resistance<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/412.png" alt="412.png"></p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/413.png" alt="413.png"><br>the amplifier with cascode can increase its gain in factor of gm2/gDS2</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/414.png" alt="414.png"><br>the Vin can be ignored because only output current is interested<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/415.png" alt="415.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/416.png" alt="416.png"><br>output resistance is only related with M1 and M2</p>
<p>Hence Cascode can increase Gain and output resistance in factor of gm2/gDS2</p>
<h2 id="AC-circuit-analysis"><a href="#AC-circuit-analysis" class="headerlink" title="AC circuit analysis"></a>AC circuit analysis</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/417.png" alt="417.png"><br>the RC circuit is a low-pass filter. It has circuit bandwidth:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/418.png" alt="418.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/419.png" alt="419.png"></p>
<p>So the final bandwidth is completely controlled by resistance and capacitor:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/420.png" alt="420.png"><br>the small signal cna be chaned as:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/421.png" alt="421.png"><br>where CM = Cgd1 + Cgd2<br>according to node analysis, Rout can be changed as:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/422.png" alt="422.png"><br>R_parallel ≈ Rin , just the original value<br>R_series ≈ Rout /(G + 1), relatively small<br>and the small signal can be changed as:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/423.png" alt="423.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/424.png" alt="424.png"></p>
<ol>
<li>two amplifiers are in cascade</li>
<li>Cin1 and Cin2 will be increased greatly based on Miller effect</li>
</ol>
<h2 id="Body-effect"><a href="#Body-effect" class="headerlink" title="Body effect"></a>Body effect</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/425.png" alt="425.png"><br>Normally the bulk is connect to VDD or VSS to svoid body effect,<br>But Change the voltahe drop on substract will influence threshold voltage.</p>
<ol>
<li>if bulk voltage drop decreased, more wider the depletion region will be</li>
<li>wider depletion region need to charge more electrics</li>
<li>Vt threshold voltage is related with depletion region’s charge effect</li>
<li>So bigger body effect means bigger threshold voltage</li>
</ol>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/427.png" alt="427.png"><br>φf is usually 0.35V, γ is usually 0.5(V)^(1/2)<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/426.png" alt="426.png"><br>gmbs is based on body effect<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/428.png" alt="428.png"></p>
<h1 id="Current-mirror"><a href="#Current-mirror" class="headerlink" title="Current mirror"></a>Current mirror</h1><p>Both n-type and p-type transister can be analyzed as current source<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/501.png" alt="501.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/502.png" alt="502.png"><br>a ideal current source should have vary high output impedance and very low input impedance, means gain of amplifier will be really low -&gt; only current, but no voltage, will be changed</p>
<h2 id="Basic-current-mirror"><a href="#Basic-current-mirror" class="headerlink" title="Basic current mirror"></a>Basic current mirror</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/503.png" alt="503.png"><br>Rout=1/λId<br>Rin≈1/gm</p>
<p>If we assume:<br>Vmin(M1)=Von+Vt, than<br>Vmin(M2)=Von<br>hence both transistors must in saturation region</p>
<p>Small signal of M2:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/504.png" alt="504.png"><br>because vin from M1 is always constant, hence Vin is a DC voltage, hence should be ignored in this case<br>hence M2’s small signal circuit is just a resistance<br>Where rDS2 is rout</p>
<ol>
<li>fixed Iref and M1 makes VGS2 constant</li>
<li>constant VGS2 and saturated M2 makes Ids2 constant</li>
<li>But value of VDS2 is variable, so Ids2 will also varying<br>So we have a small input impedance and huge output impedance (1MΩ, but still not enough to most purpose)</li>
</ol>
<h2 id="Wilson-current-mirror"><a href="#Wilson-current-mirror" class="headerlink" title="Wilson current mirror"></a>Wilson current mirror</h2><p>Wilson current mirror is a negative feedback system<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/505.png" alt="505.png"></p>
<ol>
<li>if Iout rises, VDS2 also rises</li>
<li>VGS1 rises, but Iref not change, hence VDS1 falls</li>
<li>VGS3 falls, hence Iout falls again</li>
</ol>
<p>current gain of Wilson current mirror is same as basic current mirror</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/506.png" alt="506.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/507.png" alt="507.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/508.png" alt="508.png"><br>So rout≈gm*rds^2</p>
<p>Vout(min)=2Von+VT,<br>as VDS2=Von+VT, VDS3=Von</p>
<h2 id="Cascode-current-mirror"><a href="#Cascode-current-mirror" class="headerlink" title="Cascode current mirror"></a>Cascode current mirror</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/509.png" alt="509.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/510.png" alt="510.png"><br>analysis order: M1 -&gt; M3 -&gt; M4 -&gt; M2<br>Vout(min)=2Von+VT,<br>and VDS1=VDS2, which mean no need to worry about channel length modulation</p>
<p>small signal:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/511.png" alt="511.png"><br>M1 and M3 are diode connect, can directly been ignored<br>VG2 and VG4 are all constant, hence VG2=VG4=0<br>hence VGS2=0, M2 just has resistance<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/512.png" alt="512.png"></p>
<figure class="highlight bash"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br></pre></td><td class="code"><pre><span class="line">process:</span><br><span class="line">Vo=Vds2+(Io-gm4Vgs4)*rds4</span><br><span class="line">Vo=Iords2+(Io-gm4Vgs4)*rds4</span><br><span class="line">Vo=Iords2+(Io+gm4*Iords2)*rds4</span><br><span class="line">Ro=rds2+rds4+gm4rds2rds4</span><br></pre></td></tr></table></figure>
<p>rout≈gm*ro^2<br>which is a hign output impedance</p>
<p>therefore,<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/513.png" alt="513.png"><br>If we make W/L for M2 “n” times bigger than W/L for M1, Iout = nIref</p>
<p>This is an important result, as we could use it to make a DAC, as different W/L ratio will result in different current output, and we could sum them together to get analodge value.</p>
<h1 id="Diff-amplifier"><a href="#Diff-amplifier" class="headerlink" title="Diff amplifier"></a>Diff amplifier</h1><p>A differential signal: Measured between two nodes that have equal and opposite signal excursions around a fixed potential.<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/601.png" alt="601.png"><br>Note: the potential dash line in middle of borh signal is called ‘Common Mode’(CM) level<br>VP is VCM</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/602.png" alt="602.png"><br>Common-mode rejection ratio (CMRR):<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/603.png" alt="603.png"><br>AVID = differential-mode voltage gain<br>AVCM = common-mode voltage gain<br>VID = differential-mode voltage (with different phase)<br>VIC = common-mode voltage</p>
<h1 id="Large-signal"><a href="#Large-signal" class="headerlink" title="Large signal:"></a>Large signal:</h1><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/604.png" alt="604.png"><br>Vid=vgs1-vgs2<br>Iss=iD1+iD2</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/605.png" alt="605.png"><br>because ISS is from current source, it cannot change. Hence iD1+iD2 is always constant</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/607.png" alt="607.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/606.png" alt="606.png"></p>
<p>for differential gain:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/608.png" alt="608.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/609.png" alt="609.png"></p>
<p>for common mode gain:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/610.png" alt="610.png"><br>so iD and vcm have no relations.</p>
<h1 id="Small-signal"><a href="#Small-signal" class="headerlink" title="Small signal:"></a>Small signal:</h1><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/611.png" alt="611.png"><br>Small signal can only analysis half part because symmetric<br>parallel 2*2RS is total in RS only, the output impedence in current source</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/612.png" alt="612.png"><br>(?)</p>
<h2 id="Diode-connect-load"><a href="#Diode-connect-load" class="headerlink" title="Diode connect load"></a>Diode connect load</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/613.png" alt="613.png"></p>
<h2 id="Current-mirror-load"><a href="#Current-mirror-load" class="headerlink" title="Current mirror load"></a>Current mirror load</h2><p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/614.png" alt="614.png"><br>• Vin1 and Vin2 are VCM only<br>• gm1 = gm2<br>• gm3 = gm4<br>• ro1 = ro2<br>• ro3 = ro4<br>• I3=I4</p>
<p>Common mode:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/615.png" alt="615.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/616.png" alt="616.png"></p>
<p>differential:<br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/617.png" alt="617.png"><br><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/618.png" alt="618.png"><br>only o2 is related with differential voltage</p>
<p><img src="/2022-2023/Analogue-IC-Design-3b9841577c80/619.png" alt="619.png"><br>the current mirror amplifier is better,<br>as it has almost fixed common mode gain (around 1/2)<br>as big differential gain</p>

      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/2022-2023/Discrete-Time-Signals-b5b4479f4373/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/2022-2023/Discrete-Time-Signals-b5b4479f4373/" class="post-title-link" itemprop="url">Discrete-Time Signals</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-10-10 14:02:05" itemprop="dateCreated datePublished" datetime="2022-10-10T14:02:05+01:00">2022-10-10</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/academic-material/" itemprop="url" rel="index"><span itemprop="name">academic material</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <p>Formula sheet: (<a href="https://pipirima.top/2022-2023/Discrete-Time-formula-sheet-4d6b2d11b3d4/">https://pipirima.top/2022-2023/Discrete-Time-formula-sheet-4d6b2d11b3d4/</a>)</p>
<h1 id="Frequency-Analysis-of-Signals"><a href="#Frequency-Analysis-of-Signals" class="headerlink" title="Frequency Analysis of Signals"></a>Frequency Analysis of Signals</h1><p>Fourier transform usually used in aperiodic and continuous signals turning from time domain to frequency domain as:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/101.png" alt="101.png"></p>
<p>The complex exponential can be explained as sine and cosn format:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/102.png" alt="102.png"><br>Hence cos(x) only has real part and sin(x) only contains imagine part</p>
<table>
<thead>
<tr>
<th align="left"></th>
<th align="left">Continuous</th>
<th align="left">Discrete</th>
</tr>
</thead>
<tbody><tr>
<td align="left">Periodic</td>
<td align="left">Fourier series</td>
<td align="left">Discrete-time Fourier series</td>
</tr>
<tr>
<td align="left">Aperiodic</td>
<td align="left">Fourier transform</td>
<td align="left">Discrete-time Fourier transform</td>
</tr>
</tbody></table>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/105.png" alt="105.png"></p>
<p>PDS(Power Density Spectra) of DTFS is:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/103.png" alt="103.png"></p>
<p>PDS(Power Density Spectra) of DTFT is:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/104.png" alt="104.png"></p>
<h1 id="The-Discrete-Fourier-Transform"><a href="#The-Discrete-Fourier-Transform" class="headerlink" title="The Discrete Fourier Transform"></a>The Discrete Fourier Transform</h1><p>DFT(Discrete Fourier Transform) is usually sampled by a finite period of DTFT(Discrete-time Fourier transform) signal, as it is easy to represented indigital system.<br>Like N is number of samples taken in one period, fs = sampled frequency, ∆t = sampled spacing time<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/201.png" alt="201.png"><br>If N&gt;L, rest of N will be separated by zero points with no alising (or leakage?).<br>But if N &lt; L, severial original descrete points will be ignored and deal with alising.<br>Hence normally N shold be &gt; or = to L.</p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/202.png" alt="202.png"><br>For real valued inputs, Re(x(n)) = x(n),<br>the transform is complex conjugate symmetric: X(k) = X*(-k) = X*(N - k),</p>
<p>Like X(1)=1+j=X*(-1) = X*(5 - 1)=X*(4)<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/203.png" alt="203.png"></p>
<p>FFT(fast Fourier transform) is a fast computer calculation mathod for Fourier transform. N for FFT should be a number with power of 2 (eg. 2,4,8,16,32,…). So if L of original signal is 30, its sampled number N will increased to 32 with 2 zero-padding points.</p>
<p>for signal cos(nπ/32), angular frequency ω=π/32, frequency f=2π/(π/32)=64Hz. And N=L=128, ∆t=2π/128=π/64. So there have 2 peaks seperatly on π/32 and -π/32 on frequency domain.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/204.png" alt="204.png"></p>
<p>However, if peak frequency f not reaches intager times of ∆t, multiple non-zero samples will appeared which called the leakage.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/205.png" alt="205.png"><br>Which only two non-zero points should be sampled.</p>
<p>There have two methods to reduce the leakge. Sampling in frequency (zero padding and add more input samples) and Windowing.<br>With window method, the result signal will have a wider mainlobe nearing target frequency, and lower value away from peaklobes<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/206.png" alt="206.png"><br>The zero padding and add more input samples can be used after windowing. by increasing both N and L to 4 times bigger than before, the peaklobe will be 4 times narrow than origin plot.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/207.png" alt="207.png"></p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/208.png" alt="208.png"><br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/209.png" alt="209.png"><br>Peak sidelob level can also called as dynamic range of transform</p>
<h1 id="Correlation"><a href="#Correlation" class="headerlink" title="Correlation"></a>Correlation</h1><p>Correlation is a technique that determines the relationship between two signals, allowing for a displacement in time.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/301.png" alt="301.png"><br>Where the similarity of f(x) anf f(y) is large, rxy(l) will also be large<br>Where the similarity of f(x) anf f(y) is samll, rxy(l) will also be tiny<br>The correlation sequence rxy(l) is not symetric, as rxy(l)=ryx(-l)<br>Hence rxx(l)=rxx(-l), autocorrelation is symmetric.</p>
<p>rxx(0) = Ex is the energy of the sequence, if x(n) is a finite sequence.</p>
<p>The normalised correlations is defined to detect the strong level of a correlation system<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/302.png" alt="302.png"><br>When ρ is close to |1|, means the correlation is strong (fit with energy sequence).</p>
<p>For signal y(x) with finite sampling number M,<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/303.png" alt="303.png"></p>
<h1 id="Transform-of-a-Linear-Time-Invariant-LTI-system"><a href="#Transform-of-a-Linear-Time-Invariant-LTI-system" class="headerlink" title="Transform of a Linear Time Invariant (LTI) system"></a>Transform of a Linear Time Invariant (LTI) system</h1><p>The z-transform is a frequency representation of a signal, or system.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/401.png" alt="401.png"><br>note z=exp(jω)</p>
<p>For causal systems to be stable, they must have all poles within the unit circle, although zeros are allowed at any location in the z-plane.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/402.png" alt="402.png"><br>B(z) determines pole points, A(z) determines zero points</p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/403.png" alt="403.png"><br>Sxx(ω) is the density spectrum of the system input, Syy(ω) is the density spectrum of the system output.</p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/404.png" alt="404.png"><br>Hence |H(ω)|^2 is the discrete-time Fourier transform of the autocorrelation of the impulse response h(m)</p>
<p>|H(ω)| can be seen as the sum of dictence from a point which is on unit circle to all poles and zeros in this unit circle.<br>If we have two zeros 0 and -1, and also two poles -0.5 and 0.4, and choose the point where ω=exp(jπ/4),<br>|H(ω)| is total length of these four lines =1.713<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/405.png" alt="405.png"></p>
<h1 id="Random-Signal"><a href="#Random-Signal" class="headerlink" title="Random Signal"></a>Random Signal</h1><p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/501.png" alt="501.png"><br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/502.png" alt="502.png"></p>
<h1 id="Digital-Filters"><a href="#Digital-Filters" class="headerlink" title="Digital Filters"></a>Digital Filters</h1><p>There is a delay of an infinitelength before the output can be obtained<br>The filter requires future values of the input in order to determine the current output<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/601.png" alt="601.png"><br>A practical filter will differ from the ideal with a frequency response. It may have ripple, and may not.<br>End edge of passband is the frequency drop below -3dB bandwidth frequency.<br>The stopband edge is the frequency at which the response drops to the desired stopband height.<br>reducing δ1, δ2 or the width of the transition band results in an increase in the other parameters</p>
<p>Linear phase is a property of a filter where the phase response of the filter is a linear function of frequency. The result is that all frequency components of the input signal are shifted in time (usually delayed) by the same constant amount.<br>The linear phase filte h(n) can be defined in pure real (evidente as left equation) and imaginary (evidente as right equation) frequency response<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/602.png" alt="602.png"><br>in real response, h(n)=h(-n), H(ω)=H(-ω), filter is symmetric<br>in imaginary reponse, h(n)=-h(-n), filter is anti-symmetric</p>
<p>equation of FIR is:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/603.png" alt="603.png"><br>where h(n) is defined as the impulse response of a causal filter, M is number of taps</p>
<p>any zero that is real, and does not lie on z = 1 or z = −1 must have one other zero that is its reciprocal. eg. z2 and 1/z2<br>complex zeros, not lying on the unit circle, occur in groups of four. eg. z1, z1*, 1/z1, 1/z1*<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/604.png" alt="604.png"><br>There have M-1 zero points for M-tap FIR filter normally.<br>Hence this figure shows an odd-tap filter.</p>
<p>If the filter is in even-tap, there must have zero equals 1 or -1 on circle.<br>depends on symmetrix or anti-symmetric</p>
<p>for Frequency response characteristics,<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/605.png" alt="605.png"></p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/606.png" alt="606.png"></p>
<p>For a low-pass filter design, a symmetric response is required as an anti-symmetric filter places a zero at z = 1. For a high-pass design, a symmetric or an antisymmetric impulse response can be used provided that M is chosen such that a zero is not placed at z = −1.</p>
<p>For design a desired filter response, HRD(ω) defines the idealised filter. The idealised filter will either be symmetric, or antisymmetric (HRD(ω) = ±HRD(−ω))<br>To make the final filter of length M causal, a delay of (M−1)/2 samples is required.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/607.png" alt="607.png"></p>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/608.png" alt="608.png"><br>For a low-pass filter design, a symmetric response is required as an anti-symmetric filter places a zero at z = 1. For a high-pass design, a symmetric or an antisymmetric impulse response can be used provided that M is chosen such that a zero is not placed at z = −1.</p>
<table>
<thead>
<tr>
<th align="left">filter</th>
<th align="left">β</th>
</tr>
</thead>
<tbody><tr>
<td align="left">low pass</td>
<td align="left">β=0</td>
</tr>
<tr>
<td align="left">high pass</td>
<td align="left">β=1</td>
</tr>
</tbody></table>
<p><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/609.png" alt="609.png"><br>like if sampled frequency=8kHz, and 16-tap filter, the shift frequency when α=0.5 is: 8k/2*16=0.25k</p>
<p>The transition bandwidth is: (transition_frequency/sampling_frequency)*2pi<br>which can get the number of filter taps</p>
<p>if calculated tap number is larger than designed number, then the calculated number can be seen as more complex</p>
<p>For Naïve approach:<br>The impulse response is based on DFT equation<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/610.png" alt="610.png"><br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/611.png" alt="611.png"><br>usually, the frequency repsonse when α = 0 has lower passband ripple but higher stopband ripple,<br>the frequency response when α = 0.5 has higher passband ripple but lower stopband ripple.<br>it should be careful to choose which filter is much better</p>
<p>example:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/612.png" alt="612.png"></p>
<h1 id="Power-spectrum"><a href="#Power-spectrum" class="headerlink" title="Power spectrum"></a>Power spectrum</h1><p>The definition for an ergodic power signal can similarly be defined:<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/701.png" alt="701.png"><br>where N is number of samples, L is length of DFT sequence. Usually N less than L<br>But it is not a good idea to calculate whole priodic, as priodogram will have big variance and easy influenced by windowing<br>more detailed the sampling is, much bigger the variation is.</p>
<p>Bartlett method is transform each small blocks, and calculate its average value<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/702.png" alt="702.png"><br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/703.png" alt="703.png"><br>block number K=N/M</p>
<p>Welch method using more blocks with much less variation<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/704.png" alt="704.png"><br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/705.png" alt="705.png"></p>
<p>but divide block is same as add a rectangle window. Hence we can choose other window type to reduce spectrum leakage.<br>Note: narrower mainlobe, higher revolution. higher sidelobe, worse spectrum leakage<br>best choice is choose -30dB between mainlobe and sidelobe</p>
<p>Blackman and Tukey<br>this method will calculate correletion first and than calculate its DFT spectrum<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/706.png" alt="706.png"><br>value |m| shoud be less than M<br>value rxx(m)=0 for all |m|&gt;M<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/707.png" alt="707.png"><br>First two windows have high sidelobe and narrow mainlobe<br>Next two window have low sidelobe and wide mainlobe</p>
<p>Complexity<br>Techniques with a low computational complexity can be executed more quickly, and run more often, than those with a high complexity<br>multiplication is generally used as the metric to gauge complexity.</p>
<h1 id="Multirate-Digital-Signal-Processing"><a href="#Multirate-Digital-Signal-Processing" class="headerlink" title="Multirate Digital Signal Processing"></a>Multirate Digital Signal Processing</h1><p>multirate techniques a signal, with a new sampling rate, that represents the original signal.<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/801.png" alt="801.png"><br>The multirate structure will could obviously decrease tap number in filter design</p>
<p>For resampling, D and I should all be integers<br>D is Decimation<br>I is Interpolation<br><img src="/2022-2023/Discrete-Time-Signals-b5b4479f4373/802.png" alt="802.png"></p>

      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/2022-2023/VLSI-lab-64940dbc8136/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/2022-2023/VLSI-lab-64940dbc8136/" class="post-title-link" itemprop="url">VLSI lab</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-10-02 10:35:35" itemprop="dateCreated datePublished" datetime="2022-10-02T10:35:35+01:00">2022-10-02</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/academic-material/" itemprop="url" rel="index"><span itemprop="name">academic material</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <h1 id="Remote-Access-to-Linux-Labs"><a href="#Remote-Access-to-Linux-Labs" class="headerlink" title="Remote Access to Linux Labs"></a>Remote Access to Linux Labs</h1><ol start="0">
<li>Connect to University VPN</li>
<li>Open Remote Desktop Connection</li>
<li>Computer: s2314951.studentlinux.eng.ed.ac.uk</li>
<li>UserName: ED\s2314951</li>
<li>In advanced -&gt; Setting -&gt; Use these RD gateway server setting:</li>
<li>serverName: portico.is.ed.ac.uk</li>
<li>Ok, connect</li>
<li>quit the log in: System -&gt; Log out</li>
</ol>
<h1 id="Normal-Start-Cadence"><a href="#Normal-Start-Cadence" class="headerlink" title="Normal Start Cadence"></a>Normal Start Cadence</h1><ol>
<li>Open Terminal</li>
<li>Type ‘ssh vlx’</li>
<li>Move into that directory - ‘cd AVLSIA’</li>
<li>Type ‘avlsilaunch &amp;’</li>
</ol>
<h1 id="Generate-new-cell"><a href="#Generate-new-cell" class="headerlink" title="Generate new cell"></a>Generate new cell</h1><ol>
<li>Library Manager -&gt; File -&gt; New -&gt; Library</li>
<li>File -&gt; New -&gt; Cell View</li>
</ol>
<h1 id="Common-parameters"><a href="#Common-parameters" class="headerlink" title="Common parameters"></a>Common parameters</h1><p>New Instance: Create -&gt; Instance -&gt; Browse</p>
<table>
<thead>
<tr>
<th align="left">Instance</th>
<th align="left">Library</th>
<th align="left">Cell</th>
</tr>
</thead>
<tbody><tr>
<td align="left">NMOS</td>
<td align="left">PRIMLIB</td>
<td align="left">nmosm4</td>
</tr>
<tr>
<td align="left">PMOS</td>
<td align="left">PRIMLIB</td>
<td align="left">pmosm4</td>
</tr>
<tr>
<td align="left">Voltage source</td>
<td align="left">analogLib</td>
<td align="left">vdc</td>
</tr>
<tr>
<td align="left">multi Voltage source</td>
<td align="left">analogLib</td>
<td align="left">vsource</td>
</tr>
<tr>
<td align="left">Current source</td>
<td align="left">analogLib</td>
<td align="left">idc</td>
</tr>
<tr>
<td align="left">Ground</td>
<td align="left">analogLib</td>
<td align="left">gnd</td>
</tr>
<tr>
<td align="left">Resistor</td>
<td align="left">analogLib</td>
<td align="left">res</td>
</tr>
<tr>
<td align="left">NAND</td>
<td align="left">ahdlLib</td>
<td align="left">nand_gate</td>
</tr>
</tbody></table>
<p>change parameters: click instance -&gt; press Q<br>Draw line: Create -&gt; Wire narrow</p>
<p>Note: remember click “check and save” after editing</p>
<h1 id="ADE"><a href="#ADE" class="headerlink" title="ADE"></a>ADE</h1><ol>
<li>Launch -&gt; ADE_L (open ADE)</li>
<li>Analyses -&gt; choose (choose analyses type)</li>
<li>Output -&gt; To be plotted -&gt; choose node or branch in schemetic (plotted wave)</li>
<li>Click run button on right bar (check again if schemetic is check and saved)</li>
<li>Session -&gt; Save state (save ADE)</li>
<li>Session -&gt; Load state</li>
</ol>
<h2 id="tran"><a href="#tran" class="headerlink" title=".tran"></a>.tran</h2><p>Based on time flowing, just select stop time</p>
<h2 id="dc"><a href="#dc" class="headerlink" title=".dc"></a>.dc</h2><ol>
<li>Sweep Variable -&gt; Component Parameter -&gt; Select Component -&gt; click wanted component in Schemetic</li>
<li>fill Parameter type</li>
<li>Sweep Range -&gt; fill start value and stop value</li>
<li>choose sweep type</li>
</ol>
<h2 id="ac"><a href="#ac" class="headerlink" title=".ac"></a>.ac</h2><ol>
<li>choose frequency analysis</li>
<li>choose start and stop value</li>
<li>choose logarithmic as sweep type</li>
<li>fill 5 points per decade</li>
</ol>
<h1 id="Anaysis-plot"><a href="#Anaysis-plot" class="headerlink" title="Anaysis plot"></a>Anaysis plot</h1><p>Line: Marker -&gt; Create marker -&gt; Horizontal/Vertical<br>Press M to measure value on this point<br>And keep press D when first point is still selected, to measure distance and trend between two points<br>Press U to undo the operation</p>
<h1 id="Calculator"><a href="#Calculator" class="headerlink" title="Calculator"></a>Calculator</h1><ol>
<li>Tool -&gt; Calculator</li>
<li>Press “Wave” radio button to analysis wave values</li>
<li>Press 7th icon on the bar under expression box to clear history memory</li>
<li>Click Legend on plot window to input variable wave</li>
<li>Choose functions on function panel</li>
<li>Click Evaluate the buffer to plot the result (result will directly output in expression box if the result is a constant value)<br><img src="/2022-2023/VLSI-lab-64940dbc8136/Calculator.png" alt="Calculator.png"></li>
</ol>
<p>The calculated result can also be plotted automatically by placing expression in Output box in ADE_L:<br>Output -&gt; Set up -&gt; fill name -&gt; phase expression, or press “Get Expression” (if there has an expression displayed in calculator already)</p>
<h1 id="Parametic-analysis"><a href="#Parametic-analysis" class="headerlink" title="Parametic analysis"></a>Parametic analysis</h1><p>The second variable should be set up at first if you want change two variables in one simulation</p>
<ol>
<li>Let one parameter’s value into letter type (like Voltage=V)</li>
<li>in ADE_L -&gt; Variables -&gt; Edit -&gt; fill name and initialize value (like V=5)</li>
<li>Tools -&gt; Parametic analysis -&gt; fill variable name, start and stop value -&gt; select Step mode and step value or total point number</li>
<li>Click green run button on top bar</li>
</ol>
<h1 id="ADE-XL"><a href="#ADE-XL" class="headerlink" title="ADE XL"></a>ADE XL</h1><p>Combining multiple simulation and schmetics in one window and control them together<br>Start a ADE_XL: open one schmatic -&gt; launch -&gt; ADE_XL -&gt; Create New View -&gt; XXX_ADE_XL (New XL cell will be generated)</p>
<p><img src="/2022-2023/VLSI-lab-64940dbc8136/ADE_XL.png" alt="ADE_XL.png"></p>
<ol>
<li>click ‘Click to add test’ to select one schematic, and load state if have</li>
<li>test editor is opened by double clicking here, Tests will automatically added from test editor</li>
<li>expression can be added by right click region here, select ‘Add Expression’</li>
<li>Only expressions and set specification here, by bouble clicking the grey area</li>
<li>run the simulation. It can save up to 10 past histories</li>
<li>Output results can be checked here<br><img src="/2022-2023/VLSI-lab-64940dbc8136/ADE_XL1_RESULT.png" alt="ADE_XL1_RESULT.png"></li>
<li>wave polt can be displayed here</li>
</ol>
<h1 id="symbol"><a href="#symbol" class="headerlink" title="symbol"></a>symbol</h1><ol>
<li>in target cell, create -&gt; Cell view -&gt; From cellview -&gt; OK</li>
<li>set pins</li>
<li>change the shape</li>
<li>new cell view have generated in library menu</li>
</ol>
<h1 id="Mismatch-simulation"><a href="#Mismatch-simulation" class="headerlink" title="Mismatch simulation"></a>Mismatch simulation</h1><p>in virtuoso window, Hit-Kit Utilities -&gt; Simulation Utilities -&gt; Model Manager</p>
<ol>
<li>change the “change all” into ‘monte carlo’</li>
<li>click ‘Select section’ making sure all parameters are end in ‘mc’ and click ‘Apply’ and ‘OK’</li>
<li>double check all model files are end in ‘mc’ as well, and close window<br><img src="/2022-2023/VLSI-lab-64940dbc8136/Model_Manager.png" alt="Model_Manager.png"></li>
</ol>
<p>now can open previous ADE_XL file<br>and check the sections are really chnaged<br><img src="/2022-2023/VLSI-lab-64940dbc8136/Model_Library.png" alt="Model_Library.png"></p>
<p>Now can add new expressions by right clicking blank area in working place, and ‘Add expression’<br>if we want measure the current when Voltage in drain terminal is 2.5V, can write as:<br>‘value(IS(“/MN0/D”) 2.5)’</p>
<p>Now can go to monte carloanalysis.</p>
<ol>
<li>change the drop down menu into conte carlo type</li>
<li>click OK after making sure everything is OK</li>
<li>start the simulation<br><img src="/2022-2023/VLSI-lab-64940dbc8136/Monte_Carlo_sampling.png" alt="Monte_Carlo_sampling.png"></li>
</ol>
<h1 id="Set-an-Osillator-by-ring-invertors"><a href="#Set-an-Osillator-by-ring-invertors" class="headerlink" title="Set an Osillator by ring invertors"></a>Set an Osillator by ring invertors</h1><p><img src="/2022-2023/VLSI-lab-64940dbc8136/Ring_Ocilattor.png" alt="Ring_Ocilattor.png"><br>There have two global variables (svdd! and svss!) which also been set in invertor parameter.</p>
<p>Please note the initial condiction must be set on one wire, or the osillator will be happened<br>ADE_L -&gt; simulation -&gt; convergence aids -&gt; initial condition -&gt; set as 0 or 5V<br>and its better to choose 2.5V as a supply voltage, to drive it much similar as a real pulse signal<br>the little peaks which larger than supply voltage is porproated with CMOS area. less area CMOS has, lower peak the signal will have and will performed as a normal pulse signal<br>1<a href="Ring_Ocilattor1.png">Ring_Ocilattor1.png</a></p>
<p>and next can add a enable signal to control this pulse signal by NAND gate</p>

      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/Linux/Linux-Command-3210a44a41b4/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/Linux/Linux-Command-3210a44a41b4/" class="post-title-link" itemprop="url">Linux Command</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-09-06 11:30:38" itemprop="dateCreated datePublished" datetime="2022-09-06T11:30:38+01:00">2022-09-06</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Linux/" itemprop="url" rel="index"><span itemprop="name">Linux</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <p>Linux系统基础命令行指令</p>
          <!--noindex-->
            <div class="post-button">
              <a class="btn" href="/Linux/Linux-Command-3210a44a41b4/#more" rel="contents">
                阅读全文 &raquo;
              </a>
            </div>
          <!--/noindex-->
        
      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
    
      


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="">
    <link itemprop="mainEntityOfPage" href="https://pipirima.top/HardWare/CPU-Architecture-bbf8941f1ca4/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="Yang Cen">
      <meta itemprop="description" content="Personal Learning Technical Blog">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="朽丶">
    </span>
      <header class="post-header">
        <h2 class="post-title" itemprop="name headline">
          <a href="/HardWare/CPU-Architecture-bbf8941f1ca4/" class="post-title-link" itemprop="url">CPU Architecture</a>
        </h2>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">发表于</span>

      <time title="创建时间：2022-09-01 16:40:41" itemprop="dateCreated datePublished" datetime="2022-09-01T16:40:41+01:00">2022-09-01</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">分类于</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Hardware/" itemprop="url" rel="index"><span itemprop="name">Hardware</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">
          <p>从NAND开始构建所有基础logic gate并且最终完成一个turing complete的基础的，可编程的计算机结构。基于游戏turing complete。</p>
          <!--noindex-->
            <div class="post-button">
              <a class="btn" href="/HardWare/CPU-Architecture-bbf8941f1ca4/#more" rel="contents">
                阅读全文 &raquo;
              </a>
            </div>
          <!--/noindex-->
        
      
    </div>

    
    
    

    <footer class="post-footer">
        <div class="post-eof"></div>
      
    </footer>
  </article>
</div>




    
  <nav class="pagination">
    <a class="extend prev" rel="prev" href="/"><i class="fa fa-angle-left" aria-label="上一页"></i></a><a class="page-number" href="/">1</a><span class="page-number current">2</span><a class="page-number" href="/page/3/">3</a><span class="space">&hellip;</span><a class="page-number" href="/page/6/">6</a><a class="extend next" rel="next" href="/page/3/"><i class="fa fa-angle-right" aria-label="下一页"></i></a>
  </nav>

</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2023</span>
  <span class="with-love">
    <i class="fa fa-grip-lines-vertical"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">Yang Cen</span>
</div>

    </div>
  </footer>

  
  <script src="https://cdn.jsdelivr.net/npm/animejs@3.2.1/lib/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/next-boot.js"></script>

  
<script src="/js/third-party/search/local-search.js"></script>

  <script class="next-config" data-name="pdf" type="application/json">{"object_url":{"url":"https://cdn.jsdelivr.net/npm/pdfobject@2.2.6/pdfobject.min.js","integrity":"sha256-77geM50MfxCD17eqyJR+Dag1svjJOLN+BJ2F/DMqMEY="},"url":"/lib/pdf/web/viewer.html"}</script>
  <script src="/js/third-party/tags/pdf.js"></script>



  





</body>
</html>
