INFO: [VRFC 10-163] Analyzing VHDL file "E:/Vivado/new_project_reti/new_project_reti.srcs/sources_1/new/progetto_reti_logiche.v" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'project_reti_logiche'
