

================================================================
== Vitis HLS Report for 'max_pooling2d'
================================================================
* Date:           Fri Dec 22 01:03:36 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.221 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       72|       72|  0.720 us|  0.720 us|   72|   72|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_121_1_VITIS_LOOP_124_2_VITIS_LOOP_127_3  |       70|       70|         9|          2|          1|    32|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    507|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    200|    -|
|Register         |        -|    -|     440|     64|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     440|    771|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln121_fu_254_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln124_fu_248_p2        |         +|   0|  0|  14|           7|           1|
    |add_ln127_fu_260_p2        |         +|   0|  0|  13|           6|           1|
    |add_ln136_fu_565_p2        |         +|   0|  0|  14|           7|           7|
    |and_ln121_fu_212_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln136_13_fu_501_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_14_fu_507_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_15_fu_642_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_16_fu_648_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_17_fu_735_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_18_fu_741_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln136_fu_307_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln121_fu_188_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln124_fu_194_p2       |      icmp|   0|  0|  10|           7|           6|
    |icmp_ln127_fu_206_p2       |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln136_27_fu_295_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_28_fu_465_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_29_fu_471_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_30_fu_483_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_31_fu_489_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_32_fu_606_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_33_fu_612_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_34_fu_624_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_35_fu_630_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_36_fu_699_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_37_fu_705_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_38_fu_717_p2    |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln136_39_fu_723_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln136_fu_289_p2       |      icmp|   0|  0|  11|           8|           2|
    |or_ln121_fu_540_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln124_fu_218_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln136_14_fu_400_p2      |        or|   0|  0|   2|           2|           1|
    |or_ln136_15_fu_477_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_16_fu_495_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_17_fu_519_p2      |        or|   0|  0|   6|           6|           6|
    |or_ln136_18_fu_618_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_19_fu_636_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_20_fu_711_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_21_fu_729_p2      |        or|   0|  0|   2|           1|           1|
    |or_ln136_3_fu_340_p2       |        or|   0|  0|   2|           2|           1|
    |or_ln136_fu_301_p2         |        or|   0|  0|   2|           1|           1|
    |output_r_d0                |    select|   0|  0|  32|           1|          32|
    |select_ln121_16_fu_361_p3  |    select|   0|  0|   6|           1|           1|
    |select_ln121_17_fu_368_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln121_fu_354_p3     |    select|   0|  0|   2|           1|           1|
    |select_ln124_13_fu_393_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln124_14_fu_414_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln124_15_fu_421_p3  |    select|   0|  0|   2|           1|           2|
    |select_ln124_16_fu_545_p3  |    select|   0|  0|   2|           1|           1|
    |select_ln124_17_fu_265_p3  |    select|   0|  0|   7|           1|           1|
    |select_ln124_fu_224_p3     |    select|   0|  0|   6|           1|           1|
    |select_ln136_7_fu_513_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln136_8_fu_654_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln136_fu_313_p3     |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |ii_5_fu_375_p2             |       xor|   0|  0|   3|           2|           3|
    |xor_ln121_fu_200_p2        |       xor|   0|  0|   2|           1|           2|
    |xor_ln136_1_fu_237_p2      |       xor|   0|  0|   7|           6|           7|
    |xor_ln136_fu_322_p2        |       xor|   0|  0|   3|           2|           3|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 507|         314|         248|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  26|          5|    1|          5|
    |ap_enable_reg_pp0_iter2                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4                    |   9|          2|    1|          2|
    |ap_phi_mux_ii_phi_fu_164_p4                |   9|          2|    2|          4|
    |ap_phi_mux_iii_phi_fu_153_p4               |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten23_phi_fu_130_p4  |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_142_p4    |   9|          2|    7|         14|
    |grp_fu_171_p0                              |  14|          3|   32|         96|
    |grp_fu_171_p1                              |  14|          3|   32|         96|
    |grp_fu_177_p0                              |  14|          3|   32|         96|
    |grp_fu_177_p1                              |  14|          3|   32|         96|
    |ii_reg_160                                 |   9|          2|    2|          4|
    |iii_reg_149                                |   9|          2|    6|         12|
    |indvar_flatten23_reg_126                   |   9|          2|    6|         12|
    |indvar_flatten_reg_138                     |   9|          2|    7|         14|
    |input_r_address0                           |  14|          3|    7|         21|
    |input_r_address1                           |  14|          3|    7|         21|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 200|         43|  187|        519|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+----+----+-----+-----------+
    |                 Name                 | FF | LUT| Bits| Const Bits|
    +--------------------------------------+----+----+-----+-----------+
    |add_ln121_reg_802                     |   6|   0|    6|          0|
    |add_ln124_reg_797                     |   7|   0|    7|          0|
    |add_ln127_reg_814                     |   6|   0|    6|          0|
    |add_ln136_reg_848                     |   7|   0|    7|          0|
    |and_ln121_reg_767                     |   1|   0|    1|          0|
    |and_ln121_reg_767_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_CS_fsm                             |   4|   0|    4|          0|
    |ap_enable_reg_pp0_iter0               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4               |   1|   0|    1|          0|
    |icmp_ln121_reg_754                    |   1|   0|    1|          0|
    |icmp_ln124_reg_758                    |   1|   0|    1|          0|
    |icmp_ln124_reg_758_pp0_iter1_reg      |   1|   0|    1|          0|
    |ii_reg_160                            |   2|   0|    2|          0|
    |iii_cast3_reg_782                     |   6|   0|   64|         58|
    |iii_reg_149                           |   6|   0|    6|          0|
    |indvar_flatten23_reg_126              |   6|   0|    6|          0|
    |indvar_flatten_reg_138                |   7|   0|    7|          0|
    |input_load_7_reg_807                  |  32|   0|   32|          0|
    |input_load_9_reg_865                  |  32|   0|   32|          0|
    |reg_182                               |  32|   0|   32|          0|
    |select_ln124_15_reg_831               |   2|   0|    2|          0|
    |select_ln124_17_reg_819               |   7|   0|    7|          0|
    |select_ln124_reg_775                  |   6|   0|    6|          0|
    |select_ln124_reg_775_pp0_iter1_reg    |   6|   0|    6|          0|
    |select_ln136_7_reg_836                |  32|   0|   32|          0|
    |select_ln136_8_reg_853                |  32|   0|   32|          0|
    |select_ln136_8_reg_853_pp0_iter3_reg  |  32|   0|   32|          0|
    |select_ln136_reg_824                  |  32|   0|   32|          0|
    |icmp_ln121_reg_754                    |  64|  32|    1|          0|
    |iii_cast3_reg_782                     |  64|  32|   64|         58|
    +--------------------------------------+----+----+-----+-----------+
    |Total                                 | 440|  64|  435|        116|
    +--------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+---------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------------+-----+-----+------------+---------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_1083_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_din0    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_din1    |  out|   32|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_opcode  |  out|    5|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_dout0   |   in|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|grp_fu_2720_p_ce      |  out|    1|  ap_ctrl_hs|  max_pooling2d|  return value|
|input_r_address0      |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce0           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q0            |   in|   32|   ap_memory|        input_r|         array|
|input_r_address1      |  out|    7|   ap_memory|        input_r|         array|
|input_r_ce1           |  out|    1|   ap_memory|        input_r|         array|
|input_r_q1            |   in|   32|   ap_memory|        input_r|         array|
|output_r_address0     |  out|    5|   ap_memory|       output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|       output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|       output_r|         array|
+----------------------+-----+-----+------------+---------------+--------------+

