<stg><name>DCT_MAT_Multiply2_Loop_Row_proc</name>


<trans_list>

<trans id="117" from="1" to="2">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="126" from="2" to="5">
<condition id="85">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="127" from="2" to="3">
<condition id="88">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="124" from="3" to="4">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="125" from="4" to="2">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="2" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:0  %A_cached_row_7_36 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_36"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:1  %A_cached_row_7_32 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_32"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:2  %A_cached_row_7_27 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_27"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:3  %A_cached_row_7_21 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_21"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:4  %A_cached_row_7_14 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_14"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:5  %A_cached_row_7_37 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_37"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %A_cached_row_7_38 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_38"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:7  %A_cached_row_7_39 = alloca float, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_39"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:8  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
:0  %indvar_flatten = phi i7 [ 0, %newFuncRoot ], [ %indvar_flatten_next, %.reset ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:1  %i_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %i_0_i_i_mid2, %.reset ]

]]></node>
<StgValue><ssdm name="i_0_i_i"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:2  %k_0_i_i = phi i4 [ 0, %newFuncRoot ], [ %k, %.reset ]

]]></node>
<StgValue><ssdm name="k_0_i_i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
:3  %exitcond_flatten = icmp eq i7 %indvar_flatten, -64

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
:4  %indvar_flatten_next = add i7 %indvar_flatten, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %exitcond_flatten, label %.preheader.exitStub, label %.reset

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:10  %exitcond2_i_i5 = icmp eq i4 %k_0_i_i, -8

]]></node>
<StgValue><ssdm name="exitcond2_i_i5"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:11  %k_0_i_i_mid2 = select i1 %exitcond2_i_i5, i4 0, i4 %k_0_i_i

]]></node>
<StgValue><ssdm name="k_0_i_i_mid2"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="31" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:12  %tmp_1_i_dup3 = add i4 1, %i_0_i_i

]]></node>
<StgValue><ssdm name="tmp_1_i_dup3"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.reset:13  %i_0_i_i_mid2 = select i1 %exitcond2_i_i5, i4 %tmp_1_i_dup3, i4 %i_0_i_i

]]></node>
<StgValue><ssdm name="i_0_i_i_mid2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="8" op_0_bw="4">
<![CDATA[
.reset:17  %tmp_2_i_trn_cast = zext i4 %k_0_i_i_mid2 to i8

]]></node>
<StgValue><ssdm name="tmp_2_i_trn_cast"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
.reset:18  %tmp = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0_i_i_mid2, i3 0)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="7">
<![CDATA[
.reset:19  %p_addr_cast = zext i7 %tmp to i8

]]></node>
<StgValue><ssdm name="p_addr_cast"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.reset:20  %p_addr1 = add i8 %p_addr_cast, %tmp_2_i_trn_cast

]]></node>
<StgValue><ssdm name="p_addr1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="64" op_0_bw="8">
<![CDATA[
.reset:21  %tmp_19 = zext i8 %p_addr1 to i64

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.reset:22  %A_addr = getelementptr [64 x float]* %A, i64 0, i64 %tmp_19

]]></node>
<StgValue><ssdm name="A_addr"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="6">
<![CDATA[
.reset:23  %A_cached_row_0 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="3" op_0_bw="4">
<![CDATA[
.reset:24  %tmp_21 = trunc i4 %k_0_i_i_mid2 to i3

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.reset:68  %k = add i4 1, %k_0_i_i_mid2

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="6">
<![CDATA[
.reset:23  %A_cached_row_0 = load float* %A_addr, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_0"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:25  %sel_tmp = icmp eq i3 %tmp_21, -2

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:27  %sel_tmp2 = icmp eq i3 %tmp_21, -3

]]></node>
<StgValue><ssdm name="sel_tmp2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="32" op_0_bw="32">
<![CDATA[
.reset:0  %A_cached_row_7_36_load_1 = load float* %A_cached_row_7_36, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_36_load_1"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="32" op_0_bw="32">
<![CDATA[
.reset:1  %A_cached_row_7_32_load_1 = load float* %A_cached_row_7_32, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_32_load_1"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32">
<![CDATA[
.reset:2  %A_cached_row_7_27_load_1 = load float* %A_cached_row_7_27, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_27_load_1"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32">
<![CDATA[
.reset:3  %A_cached_row_7_21_load_1 = load float* %A_cached_row_7_21, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_21_load_1"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="32" op_0_bw="32">
<![CDATA[
.reset:4  %A_cached_row_7_14_load_1 = load float* %A_cached_row_7_14, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_14_load_1"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="24" bw="32" op_0_bw="32">
<![CDATA[
.reset:5  %A_cached_row_7_37_load_1 = load float* %A_cached_row_7_37, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_37_load_1"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32">
<![CDATA[
.reset:6  %A_cached_row_7_38_load_1 = load float* %A_cached_row_7_38, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_38_load_1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32">
<![CDATA[
.reset:7  %A_cached_row_7_39_load_1 = load float* %A_cached_row_7_39, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_39_load_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:8  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @str2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.reset:9  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 64, i64 64, i64 64)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.reset:14  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str7) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.reset:15  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.reset:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:26  %A_cached_row_7 = select i1 %sel_tmp, float %A_cached_row_7_39_load_1, float %A_cached_row_0

]]></node>
<StgValue><ssdm name="A_cached_row_7"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:28  %A_cached_row_7_1 = select i1 %sel_tmp2, float %A_cached_row_7_39_load_1, float %A_cached_row_7

]]></node>
<StgValue><ssdm name="A_cached_row_7_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:29  %sel_tmp4 = icmp eq i3 %tmp_21, -4

]]></node>
<StgValue><ssdm name="sel_tmp4"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:30  %A_cached_row_7_2 = select i1 %sel_tmp4, float %A_cached_row_7_39_load_1, float %A_cached_row_7_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_2"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:31  %sel_tmp6 = icmp eq i3 %tmp_21, 3

]]></node>
<StgValue><ssdm name="sel_tmp6"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:32  %A_cached_row_7_3 = select i1 %sel_tmp6, float %A_cached_row_7_39_load_1, float %A_cached_row_7_2

]]></node>
<StgValue><ssdm name="A_cached_row_7_3"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:33  %sel_tmp8 = icmp eq i3 %tmp_21, 2

]]></node>
<StgValue><ssdm name="sel_tmp8"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:34  %A_cached_row_7_4 = select i1 %sel_tmp8, float %A_cached_row_7_39_load_1, float %A_cached_row_7_3

]]></node>
<StgValue><ssdm name="A_cached_row_7_4"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:35  %sel_tmp1 = icmp eq i3 %tmp_21, 1

]]></node>
<StgValue><ssdm name="sel_tmp1"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:36  %A_cached_row_7_5 = select i1 %sel_tmp1, float %A_cached_row_7_39_load_1, float %A_cached_row_7_4

]]></node>
<StgValue><ssdm name="A_cached_row_7_5"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.reset:37  %sel_tmp5 = icmp eq i3 %tmp_21, 0

]]></node>
<StgValue><ssdm name="sel_tmp5"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:38  %A_cached_row_7_6 = select i1 %sel_tmp5, float %A_cached_row_7_39_load_1, float %A_cached_row_7_5

]]></node>
<StgValue><ssdm name="A_cached_row_7_6"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="sel_tmp2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:39  %A_cached_row_7_7 = select i1 %sel_tmp, float %A_cached_row_0, float %A_cached_row_7_38_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_7"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:40  %A_cached_row_7_8 = select i1 %sel_tmp2, float %A_cached_row_7_38_load_1, float %A_cached_row_7_7

]]></node>
<StgValue><ssdm name="A_cached_row_7_8"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:41  %A_cached_row_7_9 = select i1 %sel_tmp4, float %A_cached_row_7_38_load_1, float %A_cached_row_7_8

]]></node>
<StgValue><ssdm name="A_cached_row_7_9"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:42  %A_cached_row_7_41 = select i1 %sel_tmp6, float %A_cached_row_7_38_load_1, float %A_cached_row_7_9

]]></node>
<StgValue><ssdm name="A_cached_row_7_41"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:43  %A_cached_row_7_45 = select i1 %sel_tmp8, float %A_cached_row_7_38_load_1, float %A_cached_row_7_41

]]></node>
<StgValue><ssdm name="A_cached_row_7_45"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:44  %A_cached_row_7_46 = select i1 %sel_tmp1, float %A_cached_row_7_38_load_1, float %A_cached_row_7_45

]]></node>
<StgValue><ssdm name="A_cached_row_7_46"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:45  %A_cached_row_7_47 = select i1 %sel_tmp5, float %A_cached_row_7_38_load_1, float %A_cached_row_7_46

]]></node>
<StgValue><ssdm name="A_cached_row_7_47"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:46  %A_cached_row_7_48 = select i1 %sel_tmp2, float %A_cached_row_0, float %A_cached_row_7_37_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_48"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:47  %A_cached_row_7_49 = select i1 %sel_tmp4, float %A_cached_row_7_37_load_1, float %A_cached_row_7_48

]]></node>
<StgValue><ssdm name="A_cached_row_7_49"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:48  %A_cached_row_7_50 = select i1 %sel_tmp6, float %A_cached_row_7_37_load_1, float %A_cached_row_7_49

]]></node>
<StgValue><ssdm name="A_cached_row_7_50"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:49  %A_cached_row_7_51 = select i1 %sel_tmp8, float %A_cached_row_7_37_load_1, float %A_cached_row_7_50

]]></node>
<StgValue><ssdm name="A_cached_row_7_51"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:50  %A_cached_row_7_52 = select i1 %sel_tmp1, float %A_cached_row_7_37_load_1, float %A_cached_row_7_51

]]></node>
<StgValue><ssdm name="A_cached_row_7_52"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:51  %A_cached_row_7_53 = select i1 %sel_tmp5, float %A_cached_row_7_37_load_1, float %A_cached_row_7_52

]]></node>
<StgValue><ssdm name="A_cached_row_7_53"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:52  %A_cached_row_7_54 = select i1 %sel_tmp4, float %A_cached_row_0, float %A_cached_row_7_14_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_54"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:53  %A_cached_row_7_55 = select i1 %sel_tmp6, float %A_cached_row_7_14_load_1, float %A_cached_row_7_54

]]></node>
<StgValue><ssdm name="A_cached_row_7_55"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:54  %A_cached_row_7_56 = select i1 %sel_tmp8, float %A_cached_row_7_14_load_1, float %A_cached_row_7_55

]]></node>
<StgValue><ssdm name="A_cached_row_7_56"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:55  %A_cached_row_7_57 = select i1 %sel_tmp1, float %A_cached_row_7_14_load_1, float %A_cached_row_7_56

]]></node>
<StgValue><ssdm name="A_cached_row_7_57"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:56  %A_cached_row_7_58 = select i1 %sel_tmp5, float %A_cached_row_7_14_load_1, float %A_cached_row_7_57

]]></node>
<StgValue><ssdm name="A_cached_row_7_58"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="76" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:57  %A_cached_row_7_59 = select i1 %sel_tmp6, float %A_cached_row_0, float %A_cached_row_7_21_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_59"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:58  %A_cached_row_7_60 = select i1 %sel_tmp8, float %A_cached_row_7_21_load_1, float %A_cached_row_7_59

]]></node>
<StgValue><ssdm name="A_cached_row_7_60"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:59  %A_cached_row_7_61 = select i1 %sel_tmp1, float %A_cached_row_7_21_load_1, float %A_cached_row_7_60

]]></node>
<StgValue><ssdm name="A_cached_row_7_61"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="79" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:60  %A_cached_row_7_62 = select i1 %sel_tmp5, float %A_cached_row_7_21_load_1, float %A_cached_row_7_61

]]></node>
<StgValue><ssdm name="A_cached_row_7_62"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:61  %A_cached_row_7_63 = select i1 %sel_tmp8, float %A_cached_row_0, float %A_cached_row_7_27_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_63"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:62  %A_cached_row_7_64 = select i1 %sel_tmp1, float %A_cached_row_7_27_load_1, float %A_cached_row_7_63

]]></node>
<StgValue><ssdm name="A_cached_row_7_64"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:63  %A_cached_row_7_65 = select i1 %sel_tmp5, float %A_cached_row_7_27_load_1, float %A_cached_row_7_64

]]></node>
<StgValue><ssdm name="A_cached_row_7_65"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:64  %A_cached_row_7_66 = select i1 %sel_tmp1, float %A_cached_row_0, float %A_cached_row_7_32_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_66"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:65  %A_cached_row_7_67 = select i1 %sel_tmp5, float %A_cached_row_7_32_load_1, float %A_cached_row_7_66

]]></node>
<StgValue><ssdm name="A_cached_row_7_67"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.reset:66  %A_cached_row_7_68 = select i1 %sel_tmp5, float %A_cached_row_0, float %A_cached_row_7_36_load_1

]]></node>
<StgValue><ssdm name="A_cached_row_7_68"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.reset:67  %empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str7, i32 %tmp_s)

]]></node>
<StgValue><ssdm name="empty_5"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:69  store float %A_cached_row_7_6, float* %A_cached_row_7_39, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:70  store float %A_cached_row_7_47, float* %A_cached_row_7_38, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:71  store float %A_cached_row_7_53, float* %A_cached_row_7_37, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:72  store float %A_cached_row_7_58, float* %A_cached_row_7_14, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="92" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:73  store float %A_cached_row_7_62, float* %A_cached_row_7_21, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="93" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:74  store float %A_cached_row_7_65, float* %A_cached_row_7_27, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:75  store float %A_cached_row_7_67, float* %A_cached_row_7_32, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="95" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.reset:76  store float %A_cached_row_7_68, float* %A_cached_row_7_36, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="0">
<![CDATA[
.reset:77  br label %0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:0  %A_cached_row_7_36_load = load float* %A_cached_row_7_36, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_36_load"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:1  %A_cached_row_7_32_load = load float* %A_cached_row_7_32, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_32_load"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:2  %A_cached_row_7_27_load = load float* %A_cached_row_7_27, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_27_load"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:3  %A_cached_row_7_21_load = load float* %A_cached_row_7_21, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_21_load"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:4  %A_cached_row_7_14_load = load float* %A_cached_row_7_14, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_14_load"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:5  %A_cached_row_7_37_load = load float* %A_cached_row_7_37, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_37_load"/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:6  %A_cached_row_7_38_load = load float* %A_cached_row_7_38, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_38_load"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32">
<![CDATA[
.preheader.exitStub:7  %A_cached_row_7_39_load = load float* %A_cached_row_7_39, align 4

]]></node>
<StgValue><ssdm name="A_cached_row_7_39_load"/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:8  %mrv = insertvalue { float, float, float, float, float, float, float, float } undef, float %A_cached_row_7_39_load, 0

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:9  %mrv_1 = insertvalue { float, float, float, float, float, float, float, float } %mrv, float %A_cached_row_7_38_load, 1

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:10  %mrv_2 = insertvalue { float, float, float, float, float, float, float, float } %mrv_1, float %A_cached_row_7_37_load, 2

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:11  %mrv_3 = insertvalue { float, float, float, float, float, float, float, float } %mrv_2, float %A_cached_row_7_14_load, 3

]]></node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:12  %mrv_4 = insertvalue { float, float, float, float, float, float, float, float } %mrv_3, float %A_cached_row_7_21_load, 4

]]></node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:13  %mrv_5 = insertvalue { float, float, float, float, float, float, float, float } %mrv_4, float %A_cached_row_7_27_load, 5

]]></node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="112" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:14  %mrv_6 = insertvalue { float, float, float, float, float, float, float, float } %mrv_5, float %A_cached_row_7_32_load, 6

]]></node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="113" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
.preheader.exitStub:15  %mrv_7 = insertvalue { float, float, float, float, float, float, float, float } %mrv_6, float %A_cached_row_7_36_load, 7

]]></node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="256">
<![CDATA[
.preheader.exitStub:16  ret { float, float, float, float, float, float, float, float } %mrv_7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
