{"index": 423, "svad": "This property verifies that when the reset signal is asserted high, the active signal becomes low exactly one clock cycle later.\n\nThe verification is triggered at every positive edge of the clock signal, but only when the reset signal is not low (meaning the reset is not being disabled). When the reset signal transitions to 1, the property requires that on the very next clock cycle, the active signal must be 0.\n\nThe assertion is disabled when the reset signal is 0, meaning this verification only occurs when the system is not in a disabled reset state.", "reference_sva": "property p_active_reset_logic;\n    @(posedge clock) disable iff (reset == 0)\n        reset == 1 |-> ##1 active == 0;\nendproperty\nassert_p_active_reset_logic: assert property (p_active_reset_logic) else $error(\"Assertion failed: 'active' signal is not 0 one cycle after 'reset' is asserted\");", "generated_sva": "property p_reset_active;\n  @(posedge clk) disable iff (rst == 0)\n  $rose(rst) |=> (active == 0);\nendproperty\n\nassert property (p_reset_active);", "relationship": "no_relationship", "cot": "# SVA Generation Chain-of-Thought\n\n**Property:** p_active_reset_logic\n**Type:** Assertion\n\n## Step 1: Interface & Clock Domain Analysis\n\n* **Signals:**\n    * Design Signals: `active`\n\n* **Clocks & Resets:**\n    * Primary Clock: `clock` (posedge)\n    * Reset Signal: `reset` (Active High)\n\n* **Cross-Domain Check:** \n    * Single clock domain - no CDC concerns\n\n## Step 2: Semantic Mapping (Primitives & Built-ins)\n\n* **Boolean Conditions:**\n    * Trigger condition: `reset == 1`\n    * Response condition: `##1 active == 0`\n\n## Step 3: Sequence Construction (Bottom-Up)\n\n* **Sequence A (Trigger/Antecedent):**\n    * Description: The triggering condition that initiates property evaluation\n    * Logic: `reset == 1`\n\n* **Sequence B (Response/Consequent):**\n    * Description: The expected behavior when trigger occurs\n    * Logic: `##1 active == 0`\n    * Timing: 1 cycle(s)\n\n* **Temporal Operators Used:**\n    * `##`: Cycle delay operator\n\n## Step 4: Property Assembly\n\n* **Implication Type:**\n    * Overlapping (`|->`) - consequent evaluation starts in the same cycle as antecedent match\n\n* **Disable Condition:**\n    * `disable iff (reset == 0)`\n    * Property is disabled when reset `reset` is active high\n\n* **Assertion Structure:**\n    * `@(posedge clock) reset == 1 |-> ##1 active == 0`\n\n## Step 5: Final SVA Code\n\n```systemverilog\nproperty p_active_reset_logic;\n    @(posedge clock) disable iff (reset == 0)\n        reset == 1 |-> ##1 active == 0;\nendproperty\nassert_p_active_reset_logic: assert property (p_active_reset_logic) else $error(\"Assertion failed: 'active' signal is not 0 one cycle after 'reset' is asserted\");\n```\n\n**Summary:**\nProperty `p_active_reset_logic` uses overlapping implication synchronized to `clock`.", "error_message": null, "generation_time": 2.0510048866271973, "verification_time": 0.02458953857421875, "from_cache": false}