design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/openlane/designs/Mult_combinacional,mult2bits_e0,RUN_2025.08.18_20.51.57,flow completed,0h1m11s0ms,0h0m48s0ms,6800.00,0.00,6800.00,-1.00,9.52,483.73,9.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,213.00,83.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,34613.00,0.00,1.61,4.65,0.00,0.00,0.00,12.00,20.00,8.00,16.00,0.00,0.00,0.00,8.00,2.00,0.00,2.00,0.00,1.00,1.00,1.00,0.00,4.00,4.00,3.00,86.00,12.00,0.00,18.00,17.00,133.00,1051.01,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.00,0.48,10.00,100.00,10.00,1.00,100.00,6.80,9.66,0.30,1.00,10.00,0.50,0.00,sky130_fd_sc_hd,AREA 0
