{"Source Block": ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@84:94@HdlIdDef", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], "Clone Blocks": [["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@75:85", "\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@80:90", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@87:97", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n  wire    [ 1:0]    low_level;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@110:120", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@112:122", "  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@73:83", "\n  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@110:120", "\nwire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@111:121", "wire up_reset;\n\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@82:92", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@114:124", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@130:140", "  reg               up_rack = 'd0;\n  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@117:127", "  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n  wire    [31:0]    divider_counter_pg;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@80:90", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@85:95", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@115:125", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@683:693", "  wire    [11:0]  up_es_hmin;\n  wire    [11:0]  up_es_hstep;\n  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@684:694", "  wire    [11:0]  up_es_hstep;\n  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@111:121", "  wire            up_rstn;\n  wire            up_clk;\n\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@686:696", "  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@687:697", "  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@83:93", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n  wire    [ 2:0]    filter_mask;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@117:127", "// Register interface signals\nreg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@113:123", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@76:86", "  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@134:144", "\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n  wire    [ 31:0]   up_gp_ioenb_s[7:0];\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@81:91", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@77:87", "  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@109:119", "  reg     [15:0]    adc_data_m2 = 'd0;\n\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@74:84", "  // internal signals\n\n  wire                          up_rstn;\n  wire                          up_clk;\n  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@111:121", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@78:88", "  wire                          up_wreq;\n  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@78:88", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/jesd204/axi_jesd204_tx/axi_jesd204_tx.v@112:122", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'd0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\nwire [31:0] up_rdata_common;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@91:101", "  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n  wire            up_rack_s;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@118:128", "reg [31:0] up_rdata = 32'h00;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@688:698", "  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire    [15:0]  up_es_reset;\n\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@113:123", "\n  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@131:141", "  reg     [ 31:0]   up_rdata = 'd0;\n\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@114:124", "  // internal signals\n\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@83:93", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@132:142", "\n  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@82:92", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/axi_gpreg/axi_gpreg.v@133:143", "  // internal signals\n\n  wire              up_rstn;\n  wire              up_clk;\n  wire              up_wreq;\n  wire    [ 13:0]   up_waddr;\n  wire    [ 31:0]   up_wdata;\n  wire              up_rreq;\n  wire    [ 13:0]   up_raddr;\n  wire              up_wreq_s;\n  wire              up_rreq_s;\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@116:126", "  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire              reset;\n\n  wire    [31:0]    divider_counter_la;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@119:129", "reg up_wack = 1'b0;\nreg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\n"], ["hdl/library/axi_logic_analyzer/axi_logic_analyzer.v@112:122", "\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n"], ["hdl/library/altera/axi_adxcvr/axi_adxcvr.v@79:89", "  wire    [ 9:0]                up_waddr;\n  wire    [31:0]                up_wdata;\n  wire                          up_wack;\n  wire                          up_rreq;\n  wire    [ 9:0]                up_raddr;\n  wire    [31:0]                up_rdata;\n  wire                          up_rack;\n\n  // clk & rst\n\n  assign up_rstn = s_axi_aresetn;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@79:89", "  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n"], ["hdl/library/jesd204/axi_jesd204_rx/axi_jesd204_rx.v@113:123", "\n/* Register interface signals */\nreg [31:0] up_rdata = 'h0;\nreg up_wack = 1'b0;\nreg up_rack = 1'b0;\nreg up_rreq_d1 = 1'b0;\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [11:0] up_waddr;\nwire [11:0] up_raddr;\n"], ["hdl/library/axi_dmac/axi_dmac_regmap.v@120:130", "reg up_rack = 1'b0;\n\nwire up_wreq;\nwire up_rreq;\nwire [31:0] up_wdata;\nwire [8:0] up_waddr;\nwire [8:0] up_raddr;\nwire [31:0] up_rdata_request;\n\n// Scratch register\nreg [31:0] up_scratch = 32'h00;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@81:91", "\n  // internal signals\n\n  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@90:100", "  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n  wire            up_wack_s;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@81:91", "  wire              up_clk;\n  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n"], ["hdl/library/xilinx/axi_adxcvr/axi_adxcvr.v@685:695", "  wire    [31:0]  up_es_saddr;\n  wire            up_es_status;\n  wire            up_rstn;\n  wire            up_clk;\n  wire            up_wreq;\n  wire    [ 9:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_wack;\n  wire            up_rreq;\n  wire    [ 9:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n"], ["hdl/library/axi_adc_decimate/axi_adc_decimate.v@82:92", "  wire              up_rstn;\n  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    decimation_ratio;\n"], ["hdl/library/axi_dac_interpolate/axi_dac_interpolate.v@83:93", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [31:0]    interpolation_ratio_a;\n  wire    [31:0]    interpolation_ratio_b;\n"], ["hdl/library/axi_fmcadc5_sync/axi_fmcadc5_sync.v@233:243", "  wire    [  4:0]   up_delay_rdata_s;\n  wire              up_delay_locked_s;\n  wire              up_wreq_s;\n  wire    [ 13:0]   up_waddr_s;\n  wire    [ 31:0]   up_wdata_s;\n  wire              up_rreq_s;\n  wire    [ 13:0]   up_raddr_s;\n  wire              up_rstn;\n  wire              up_clk;\n\n  // signal name changes\n"], ["hdl/library/axi_ad9434/axi_ad9434.v@89:99", "  wire            up_rstn;\n  wire            mmcm_rst;\n  wire            up_clk;\n\n  // internal signals\n  wire            up_wreq_s;\n  wire            up_rreq_s;\n  wire    [13:0]  up_waddr_s;\n  wire    [13:0]  up_raddr_s;\n  wire    [31:0]  up_wdata_s;\n  wire    [31:0]  up_rdata_s;\n"], ["hdl/library/axi_adc_trigger/axi_adc_trigger.v@86:96", "  wire    [ 4:0]    up_waddr;\n  wire    [31:0]    up_wdata;\n  wire              up_wack;\n  wire              up_wreq;\n  wire              up_rack;\n  wire    [31:0]    up_rdata;\n  wire              up_rreq;\n  wire    [ 4:0]    up_raddr;\n\n  wire    [ 1:0]    io_selection;\n\n"], ["hdl/library/axi_usb_fx3/axi_usb_fx3.v@115:125", "\n  wire    [13:0]  up_raddr;\n  wire    [31:0]  up_rdata;\n  wire            up_rack;\n  wire            up_wack;\n  wire            up_wreq;\n  wire    [13:0]  up_waddr;\n  wire    [31:0]  up_wdata;\n  wire            up_rreq_s;\n\n  wire    [ 7:0]  fifo0_header_size;\n"]], "Diff Content": {"Delete": [[89, "  wire              up_wreq;\n"]], "Add": []}}