#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 18:01 2021
#Install: C:\Users\FH\Documents\PDS_2020.3-Lite\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22621
#Hostname: LAPTOP-NJ92LQ7L
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Feb 26 12:29:37 2023
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL12G-7FBG256 of IP 'C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Analyzing module matrix_3x3 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Analyzing module line_buffer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Analyzing module ipm_distributed_sdpram_v1_2_fifo_0 (library work)
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 59)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 64)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 70)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Analyzing module fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Analyzing module ipm_distributed_fifo_v1_2_fifo_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0001: Analyzing file C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v
I: Verilog-0002: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Analyzing module ipm_distributed_fifo_ctr_v1_0 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/FH/Desktop/matrix_3x3} C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v successfully.
Start rtl-elaborate.
I: Module "matrix_3x3" is set as top module.
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/Desktop/line_buffer.v(line number: 3)] Elaborating module matrix_3x3
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/fifo_0.v(line number: 20)] Elaborating module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_v1_2_fifo_0.v(line number: 21)] Elaborating module ipm_distributed_fifo_v1_2_fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 22)] Elaborating module ipm_distributed_sdpram_v1_2_fifo_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net i in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_sdpram_v1_2_fifo_0.v(line number: 56)] Net j in module ipm_distributed_sdpram_v1_2_fifo_0 does not have a driver, tie it to 0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 18)] Elaborating module ipm_distributed_fifo_ctr_v1_0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 71)] Net syn_wfull in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 72)] Net syn_almost_full in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 73)] Net syn_rempty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/FH/Desktop/matrix_3x3/ipcore/fifo_0/rtl/ipm_distributed_fifo_ctr_v1_0.v(line number: 74)] Net syn_almost_empty in module ipm_distributed_fifo_ctr_v1_0 does not have a driver, tie it to 0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port wr_data and signal bound to it for instantiated module fifo_0
W: Verilog-2019: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 57)] Width mismatch between port rd_data and signal bound to it for instantiated module fifo_0
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
I: Verilog-0003: [C:/Users/FH/Desktop/matrix_3x3/source/FH/Desktop/line_buffer.v(line number: 3)] Elaborating module line_buffer
Executing : rtl-elaborate successfully.
Start rtl-prep.
Executing : rtl-prep successfully.
Start rtl-infer.
I: Sdm-0001: Found Ram mem, depth=16, width=32.
Executing : rtl-infer successfully.
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
Start FSM inference.
Executing : FSM inference successfully.
Start sdm2adm.
I: Constant propagation done on N79 (bmsREDXOR).
I: Constant propagation done on N7 (bmsREDXOR).
I: Constant propagation done on N32_4 (bmsREDXOR).
I: Constant propagation done on N124 (bmsREDXOR).
I: Constant propagation done on N52 (bmsREDXOR).
I: Constant propagation done on N89 (bmsREDXOR).
I: Constant propagation done on N134 (bmsREDXOR).
I: Constant propagation done on N17 (bmsREDXOR).
I: Constant propagation done on N62 (bmsREDXOR).
I: Constant propagation done on N104_4 (bmsREDXOR).
Executing : sdm2adm successfully.
Saving design to DB.
Action compile: Real time elapsed is 3.000 sec
Action compile: CPU time elapsed is 1.906 sec
Current time: Sun Feb 26 12:29:38 2023
Action compile: Peak memory pool usage is 121,810,944 bytes
