# //  Questa Sim-64
# //  Version 10.2b linux_x86_64 May 16 2013
# //
# //  Copyright 1991-2013 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top
# vsim -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_FATAL @ 0: reporter [NOCOMP] No components instantiated. You must either instantiate at least one component before calling run_test or use run_test to do so. To run a test using run_test, use +UVM_TESTNAME or supply the test name in the argument to run_test(). Exiting simulation.
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    2
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [NOCOMP]     1
# [Questa UVM]     2
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 0  Instance: /top
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Loading work.binding_module
# Loading work.mem_if
# Loading work.port_in_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @744                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run -all
run -all
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# ** Error: port_out_if.sv(19): (vlog-2730) Undefined variable: 'rd'.
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @744                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3978) tb_classes/out_agent.svh(22): Illegal assignment to class work.switch_pkg::out_driver from class work.switch_pkg::in_driver
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg File: switch_pkg.sv
# ** Error: (vsim-3978) tb_classes/out_agent.svh(18): Illegal assignment to class work.switch_pkg::agent_config #(virtual port_in_if) from class work.switch_pkg::agent_config #(virtual port_out_if)
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg File: switch_pkg.sv
# ** Error: (vsim-8754) tb_classes/out_agent.svh(18): Actual inout arg. of type 'class work.switch_pkg::agent_config #(virtual port_out_if)' for formal 'value' of 'get' is not compatible with the formal's type 'class work.switch_pkg::agent_config #(virtual port_in_if)'.
#         Region: /switch_pkg
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3978) tb_classes/out_agent.svh(18): Illegal assignment to class work.switch_pkg::agent_config #(virtual port_in_if) from class work.switch_pkg::agent_config #(virtual port_out_if)
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg File: switch_pkg.sv
# ** Error: (vsim-8754) tb_classes/out_agent.svh(18): Actual inout arg. of type 'class work.switch_pkg::agent_config #(virtual port_out_if)' for formal 'value' of 'get' is not compatible with the formal's type 'class work.switch_pkg::agent_config #(virtual port_in_if)'.
#         Region: /switch_pkg
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Fatal: (vsim-8274) tb_classes/out_driver.svh(19): Virtual interface elem. 'ser_read' not found in 'port_out_if'.
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg::out_driver File: tb_classes/out_driver.svh
# FATAL ERROR while loading design
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Fatal: (vsim-131) tb_classes/out_driver.svh(12): Null instance encountered when dereferencing '/switch_pkg::out_driver::main_phase/this.vif.get_ready'
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg::out_driver File: tb_classes/out_driver.svh
# FATAL ERROR while loading design
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/out_driver.svh(12): (vlog-7027) The name ('wait_for_ready') was not found in the current scope.  Please verify the spelling of the name 'wait_for_ready'.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @745                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/env.svh(26): (vlog-2730) Undefined variable: 'out_config_h'.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/env.svh(26): Field/method name (vif_out0) not in 'env_config_h'
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
run -all
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/switch_test.svh(35): (vlog-2164) Class or package 'random_sequence' not found.
# ** Error: tb_classes/switch_test.svh(35): (vlog-2730) Undefined variable: 'random_sequence'.
# ** Error: tb_classes/switch_test.svh(35): near "::": syntax error, unexpected ::, expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/random_mem_sequence.svh(1): (vlog-2730) Undefined variable: 'mem_transaction'.
# ** Error: tb_classes/random_mem_sequence.svh(4): Invalid type 'mem_transaction'. Please check the type of the variable 'address_command'.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Loading sv_std.std
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading mtiUvm.uvm_pkg
# Loading work.binding_module
# ** Warning: (vsim-8867) UVM-aware debugging capabilities will be disabled because 'questa_uvm_pkg' is being imported inside a design-unit bound using the SV bind construct.
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3043) top.sv(61): Unresolved reference to 'run_test'.
#         Region: /top
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -----------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                             
# -----------------------------------------------------------------------------------------------------
# command                        packet        -     @787                                              
#   da                           integral      8     'he4                                              
#   sa                           integral      8     'hf9                                              
#   length                       integral      8     'h6f                                              
#   data                         da(integral)  111   -                                                 
#     [0]                        integral      8     'hd                                               
#     [1]                        integral      8     'h55                                              
#     [2]                        integral      8     'h9f                                              
#     [3]                        integral      8     'hac                                              
#     [4]                        integral      8     'hb9                                              
#     ...                        ...           ...   ...                                               
#     [106]                      integral      8     'h79                                              
#     [107]                      integral      8     'h88                                              
#     [108]                      integral      8     'hc7                                              
#     [109]                      integral      8     'h9a                                              
#     [110]                      integral      8     'h66                                              
#   fcs                          integral      8     'h2c                                              
#   begin_time                   time          64    70                                                
#   depth                        int           32    'd2                                               
#   parent sequence (name)       string        8     random_h                                          
#   parent sequence (full name)  string        50    uvm_test_top.env_h.in_agent_h.sequencer_h.random_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h         
# -----------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 4690 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(21): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3978) tb_classes/mem_agent.svh(31): Illegal assignment to class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.switch_pkg::packet, class work.switch_pkg::packet)) from class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.switch_pkg::mem_transaction, class work.switch_pkg::mem_transaction, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.switch_pkg::mem_transaction, class work.switch_pkg::mem_transaction))
#    Time: 0 ps  Iteration: 0  Region: /switch_pkg File: switch_pkg.sv
# ** Error: (vsim-8754) tb_classes/mem_agent.svh(31): Actual input arg. of type 'class mtiUvm.uvm_pkg::uvm_seq_item_pull_imp #(class work.switch_pkg::mem_transaction, class work.switch_pkg::mem_transaction, class mtiUvm.uvm_pkg::uvm_sequencer #(class work.switch_pkg::mem_transaction, class work.switch_pkg::mem_transaction))' for formal 'provider' of 'connect' is not compatible with the formal's type 'class mtiUvm.uvm_pkg::uvm_port_base #(class mtiUvm.uvm_pkg::uvm_sqr_if_base #(class work.switch_pkg::packet, class work.switch_pkg::packet))'.
#         Region: /switch_pkg
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @955                                          
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
#  578727213206674779228026690716303360
#  578727213206674779228026690716303361
#  578727213206674779228026690716303362
#  578727213206674779228026690716303363
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/env.svh(36): Illegal concatenation of an unsized constant.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# 34494829965035604192496937009
# 34494829965035604192496937009
# 34494829965035604192496937009
# 34494829965035604192496937009
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# out_agent_h
# out_agent_h
# out_agent_h
# out_agent_h
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# out_agent_h
# out_agent_h
# out_agent_h
# out_agent_h
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/env.svh(34): Function with return type of void cannot be used in/as an expression.
# ** Error: switch_pkg.sv(35): Verilog Compiler exiting
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/env.svh(36): Illegal declaration after the statement near line '34'.  Declarations must precede statements.  Look for stray semicolons.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# out_agent_h0
# out_agent_h1
# out_agent_h2
# out_agent_h3
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# out_agent_h0
# out_agent_h1
# out_agent_h2
# out_agent_h3
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1075                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/in_monitor.svh(29): near ")": syntax error, unexpected ')', expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/in_monitor.svh(13): (vlog-2730) Undefined variable: 'vif'.
# ** Error: tb_classes/in_monitor.svh(21): (vlog-7027) The name ('vif.get_status') was not found in the current scope.  Please verify the spelling of the name 'vif.get_status'.
# ** Error: tb_classes/in_monitor.svh(22): (vlog-7027) The name ('vif.driver_cb') was not found in the current scope.  Please verify the spelling of the name 'vif.driver_cb'.
# ** Error: tb_classes/in_monitor.svh(24): (vlog-7027) The name ('vif.get_input') was not found in the current scope.  Please verify the spelling of the name 'vif.get_input'.
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_monitor.svh(29): The actual (bytes) and formal (bytestream) for a ref must be equivalent types.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_monitor.svh(29): The actual (bytes) and formal (bytestream) for a ref must be equivalent types.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ** Fatal: (vsim-8250) Class allocator method 'new' called on Abstract Class.
#    Time: 0 ps  Iteration: 8  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_7fefed67320 File: /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh
# Fatal error in Function uvm_pkg/uvm_component_registry::create_component at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh line 66
# 
# HDL call sequence:
# Stopped at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 66 Function uvm_pkg/uvm_component_registry::create_component
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_factory.svh 1165 Function uvm_pkg/uvm_factory::create_component_by_type
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 113 Function uvm_pkg/uvm_component_registry::create
# called from  tb_classes/in_agent.svh 23 Function switch_pkg/in_agent::build_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 54 Function uvm_pkg/uvm_build_phase::exec_func
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 111 Function uvm_pkg/uvm_topdown_phase::execute
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 78 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ** Fatal: (vsim-8250) Class allocator method 'new' called on Abstract Class.
#    Time: 0 ps  Iteration: 8  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_7fefed67326 File: /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh
# Fatal error in Function uvm_pkg/uvm_component_registry::create_component at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh line 66
# 
# HDL call sequence:
# Stopped at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 66 Function uvm_pkg/uvm_component_registry::create_component
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_factory.svh 1165 Function uvm_pkg/uvm_factory::create_component_by_type
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 113 Function uvm_pkg/uvm_component_registry::create
# called from  tb_classes/in_agent.svh 23 Function switch_pkg/in_agent::build_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 54 Function uvm_pkg/uvm_build_phase::exec_func
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 111 Function uvm_pkg/uvm_topdown_phase::execute
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 78 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ** Fatal: (vsim-8250) Class allocator method 'new' called on Abstract Class.
#    Time: 0 ps  Iteration: 8  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_7fefed67326 File: /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh
# Fatal error in Function uvm_pkg/uvm_component_registry::create_component at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh line 66
# 
# HDL call sequence:
# Stopped at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 66 Function uvm_pkg/uvm_component_registry::create_component
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_factory.svh 1165 Function uvm_pkg/uvm_factory::create_component_by_type
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_registry.svh 113 Function uvm_pkg/uvm_component_registry::create
# called from  tb_classes/in_agent.svh 23 Function switch_pkg/in_agent::build_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 54 Function uvm_pkg/uvm_build_phase::exec_func
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 111 Function uvm_pkg/uvm_topdown_phase::execute
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 78 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_topdown_phase.svh 95 Function uvm_pkg/uvm_topdown_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_monitor.svh(35): Pure Virtual method 'monitor_task' can exist only in abstract class.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_FATAL tb_classes/in_monitor.svh(14) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] Failed to get VIF
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    1
# ** Report counts by id
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh(292)
#    Time: 0 ps  Iteration: 8  Region: /uvm_pkg::uvm_phase::m_run_phases
# 1
# Break in Function uvm_pkg/uvm_report_object::die at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_report_object.svh line 292
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 16  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_7fefed67326 File: tb_classes/in_agent.svh
# Fatal error in Function uvm_pkg/uvm_port_base::connect at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_port_base.svh line 431
# 
# HDL call sequence:
# Stopped at tb_classes/in_agent.svh 33 Function uvm_pkg/uvm_port_base::connect
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 96 Function uvm_pkg/uvm_connect_phase::exec_func
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 108 Function uvm_pkg/uvm_bottomup_phase::execute
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 81 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(29): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 0: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1043
#   da      integral      8     'h0  
#   sa      integral      8     'h0  
#   length  integral      8     'h0  
#   data    da(integral)  0     -    
#   fcs     integral      8     'h0  
# -----------------------------------
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 47  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e43 File: tb_classes/in_monitor.svh
# Fatal error in Function uvm_pkg/uvm_analysis_port::write at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh line 70
# 
# HDL call sequence:
# Stopped at tb_classes/in_monitor.svh 31 Function uvm_pkg/uvm_analysis_port::write
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# Break key hit 
# Break in NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block at tb_classes/in_monitor.svh line 21
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/in_monitor.svh(33): near "end": syntax error, unexpected end
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(8):  Failed to find name 'mon_ap' in specified scope
# ** Error: tb_classes/in_agent.svh(8): near "mon_ap": syntax error, unexpected IDENTIFIER, expecting ::
# ** Error: tb_classes/in_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/in_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(21): (vlog-2730) Undefined variable: 'sequencer_h'.
# ** Error: tb_classes/in_agent.svh(22): (vlog-2730) Undefined variable: 'driver_h'.
# ** Error: tb_classes/in_agent.svh(23): (vlog-2730) Undefined variable: 'monitor_h'.
# ** Error: tb_classes/in_agent.svh(28): (vlog-2730) Undefined variable: 'mon_ap'.
# ** Error: tb_classes/in_agent.svh(29): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(34): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/mem_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(28): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(33): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/out_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(28): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(4): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/env.svh(5): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/env.svh(6): near "[": syntax error, unexpected '[', expecting '('
# ** Error: tb_classes/env.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/env.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(24): (vlog-2730) Undefined variable: 'in_config_h'.
# ** Error: tb_classes/env.svh(26): (vlog-2730) Undefined variable: 'in_agent_h'.
# ** Error: tb_classes/env.svh(26): (vlog-2164) Class or package 'in_agent' not found.
# ** Error: tb_classes/env.svh(26): (vlog-2730) Undefined variable: 'in_agent'.
# ** Error: tb_classes/env.svh(26): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/env.svh(28): (vlog-2730) Undefined variable: 'mem_config_h'.
# ** Error: tb_classes/env.svh(30): (vlog-2730) Undefined variable: 'mem_agent_h'.
# ** Error: tb_classes/env.svh(30): (vlog-2164) Class or package 'mem_agent' not found.
# ** Error: tb_classes/env.svh(30): (vlog-2730) Undefined variable: 'mem_agent'.
# ** Error: tb_classes/env.svh(30): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/env.svh(37): (vlog-2730) Undefined variable: 'out_config_h'.
# ** Error: tb_classes/env.svh(39): (vlog-2730) Undefined variable: 'out_agent_h'.
# ** Error: tb_classes/env.svh(39): (vlog-2164) Class or package 'out_agent' not found.
# ** Error: tb_classes/env.svh(39): (vlog-2730) Undefined variable: 'out_agent'.
# ** Error: tb_classes/env.svh(39): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(6): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/switch_test.svh(9): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/switch_test.svh(10): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(33): (vlog-2730) Undefined variable: 'env_config_h'.
# ** Error: tb_classes/switch_test.svh(36): (vlog-2730) Undefined variable: 'rp_h'.
# ** Error: tb_classes/switch_test.svh(37): (vlog-2730) Undefined variable: 'rm_h'.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2730) Undefined variable: 'env_h'.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2164) Class or package 'env' not found.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2730) Undefined variable: 'env'.
# ** Error: tb_classes/switch_test.svh(38): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/switch_test.svh(45): End label 'configure_phase' does not match task name on line 17.
# ** Error: tb_classes/switch_test.svh(52): End label 'switch_test' does not match class name on line 1.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Loading sv_std.std
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading mtiUvm.uvm_pkg
# Loading work.binding_module
# ** Warning: (vsim-8867) UVM-aware debugging capabilities will be disabled because 'questa_uvm_pkg' is being imported inside a design-unit bound using the SV bind construct.
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3043) top.sv(61): Unresolved reference to 'run_test'.
#         Region: /top
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/in_monitor.svh(19): near "pkt": syntax error, unexpected IDENTIFIER, expecting #
# ** Error: tb_classes/in_monitor.svh(30): (vlog-2730) Undefined variable: 'pkt'.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/in_monitor.svh(25): (vlog-2163) Macro `UVM_INFO is undefined.
# ** Error: tb_classes/in_monitor.svh(25): near "(": syntax error, unexpected '('
# ** Error: tb_classes/in_monitor.svh(29): (vlog-2163) Macro `UVM_INFO is undefined.
# ** Error: tb_classes/in_monitor.svh(33): (vlog-2730) Undefined variable: 'bytes'.
# ** Error: tb_classes/in_monitor.svh(33): (vlog-2730) Undefined variable: 'bq'.
# ** Error: tb_classes/in_monitor.svh(36): (vlog-2163) Macro `UVM_INFO is undefined.
# ** Error: tb_classes/in_monitor.svh(36): near "(": syntax error, unexpected '('
# ** Error: tb_classes/in_monitor.svh(39): near "end": syntax error, unexpected end
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(8):  Failed to find name 'mon_ap' in specified scope
# ** Error: tb_classes/in_agent.svh(8): near "mon_ap": syntax error, unexpected IDENTIFIER, expecting ::
# ** Error: tb_classes/in_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/in_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(21): (vlog-2730) Undefined variable: 'sequencer_h'.
# ** Error: tb_classes/in_agent.svh(22): (vlog-2730) Undefined variable: 'driver_h'.
# ** Error: tb_classes/in_agent.svh(23): (vlog-2730) Undefined variable: 'monitor_h'.
# ** Error: tb_classes/in_agent.svh(28): (vlog-2730) Undefined variable: 'mon_ap'.
# ** Error: tb_classes/in_agent.svh(29): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/in_agent.svh(34): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/mem_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(28): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/mem_agent.svh(33): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/out_agent.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/out_agent.svh(28): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(4): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/env.svh(5): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/env.svh(6): near "[": syntax error, unexpected '[', expecting '('
# ** Error: tb_classes/env.svh(11): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/env.svh(12): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/env.svh(24): (vlog-2730) Undefined variable: 'in_config_h'.
# ** Error: tb_classes/env.svh(26): (vlog-2730) Undefined variable: 'in_agent_h'.
# ** Error: tb_classes/env.svh(26): (vlog-2164) Class or package 'in_agent' not found.
# ** Error: tb_classes/env.svh(26): (vlog-2730) Undefined variable: 'in_agent'.
# ** Error: tb_classes/env.svh(26): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/env.svh(28): (vlog-2730) Undefined variable: 'mem_config_h'.
# ** Error: tb_classes/env.svh(30): (vlog-2730) Undefined variable: 'mem_agent_h'.
# ** Error: tb_classes/env.svh(30): (vlog-2164) Class or package 'mem_agent' not found.
# ** Error: tb_classes/env.svh(30): (vlog-2730) Undefined variable: 'mem_agent'.
# ** Error: tb_classes/env.svh(30): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/env.svh(37): (vlog-2730) Undefined variable: 'out_config_h'.
# ** Error: tb_classes/env.svh(39): (vlog-2730) Undefined variable: 'out_agent_h'.
# ** Error: tb_classes/env.svh(39): (vlog-2164) Class or package 'out_agent' not found.
# ** Error: tb_classes/env.svh(39): (vlog-2730) Undefined variable: 'out_agent'.
# ** Error: tb_classes/env.svh(39): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(2): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(6): near ";": syntax error, unexpected ';', expecting '('
# ** Error: tb_classes/switch_test.svh(9): 'super.new()' call can only be made from within a class constructor.
# ** Error: tb_classes/switch_test.svh(10): near "endfunction": syntax error, unexpected endfunction, expecting endtask
# ** Error: tb_classes/switch_test.svh(33): (vlog-2730) Undefined variable: 'env_config_h'.
# ** Error: tb_classes/switch_test.svh(36): (vlog-2730) Undefined variable: 'rp_h'.
# ** Error: tb_classes/switch_test.svh(37): (vlog-2730) Undefined variable: 'rm_h'.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2730) Undefined variable: 'env_h'.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2164) Class or package 'env' not found.
# ** Error: tb_classes/switch_test.svh(38): (vlog-2730) Undefined variable: 'env'.
# ** Error: tb_classes/switch_test.svh(38): near "::": syntax error, unexpected ::, expecting ';'
# ** Error: tb_classes/switch_test.svh(45): End label 'configure_phase' does not match task name on line 17.
# ** Error: tb_classes/switch_test.svh(52): End label 'switch_test' does not match class name on line 1.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(37): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(37): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_INFO tb_classes/in_monitor.svh(22) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] run_phase
# UVM_INFO tb_classes/in_monitor.svh(25) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] forever
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     2
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(37): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_INFO tb_classes/in_monitor.svh(22) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] run_phase
# UVM_INFO tb_classes/in_monitor.svh(25) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] forever
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    5
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     2
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_INFO tb_classes/in_monitor.svh(22) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] run_phase
# UVM_INFO tb_classes/in_monitor.svh(25) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] forever
# UVM_INFO tb_classes/in_monitor.svh(26) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] 
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    6
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     3
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_monitor.svh(27): (vlog-2898) A dynamic or automatic var. reference (this) is not allowed here.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(38): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# UVM_INFO tb_classes/in_monitor.svh(22) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] run_phase
# UVM_INFO tb_classes/in_monitor.svh(25) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] forever
# UVM_INFO tb_classes/in_monitor.svh(26) @ 0: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] 
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_INFO tb_classes/in_monitor.svh(28) @ 90: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] got status
# UVM_INFO tb_classes/in_monitor.svh(32) @ 110: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 130: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 150: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 190: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 210: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 230: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 250: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 270: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 290: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 310: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 330: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 350: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 370: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 390: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 410: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 430: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 450: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 470: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 490: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 510: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 530: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 550: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 570: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 590: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 610: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 630: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 650: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 670: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 690: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 710: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 730: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 750: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 770: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 790: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 810: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 830: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 850: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 870: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 890: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 910: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 930: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 950: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 970: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 990: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1010: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1030: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1050: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1070: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1090: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1110: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1130: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1150: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1190: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1210: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1230: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1250: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1270: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1290: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1310: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1330: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1350: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1370: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1390: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1410: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1430: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1450: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1470: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1490: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1510: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1530: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1550: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1570: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1590: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1610: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1630: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1650: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1670: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1690: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1710: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1730: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1750: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1770: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1790: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1810: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1830: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1850: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1870: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1890: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1910: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1930: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1950: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1970: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 1990: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2010: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2030: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2050: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2070: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2090: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2110: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2130: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2150: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2190: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2210: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2230: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2250: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2270: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2290: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2310: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2330: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2350: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2370: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2390: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2410: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2430: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2450: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2470: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2490: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2510: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2530: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2550: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2570: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2590: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2610: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2630: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2650: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2670: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2690: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2710: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2730: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2750: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2770: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2790: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2810: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2830: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2850: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2870: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2890: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2910: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2930: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2950: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2970: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 2990: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3010: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3030: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3050: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3070: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3090: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3110: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3130: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# UVM_INFO tb_classes/in_monitor.svh(32) @ 3150: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] read input
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 48.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e43 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 48
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 48 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 38 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/packet.svh(45): Arg. 'message' of 'uvm_report_info':  Illegal assignment to type 'string' from type 'byte': Assigning a packed type to a string requires a cast.
# ** Error: tb_classes/packet.svh(47): Arg. 'message' of 'uvm_report_info':  Illegal assignment to type 'string' from type 'byte': Assigning a packed type to a string requires a cast.
# ** Error: tb_classes/packet.svh(49): Arg. 'message' of 'uvm_report_info':  Illegal assignment to type 'string' from type 'byte': Assigning a packed type to a string requires a cast.
# ** Error: tb_classes/packet.svh(54): Arg. 'message' of 'uvm_report_info':  Illegal assignment to type 'string' from type 'byte': Assigning a packed type to a string requires a cast.
# ** Error: tb_classes/packet.svh(57): Arg. 'message' of 'uvm_report_info':  Illegal assignment to type 'string' from type 'byte': Assigning a packed type to a string requires a cast.
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_INFO tb_classes/packet.svh(45) @ 3170: reporter@@pkt [UNPACK] 
# UVM_INFO tb_classes/packet.svh(47) @ 3170: reporter@@pkt [UNPACK] 
# UVM_INFO tb_classes/packet.svh(49) @ 3170: reporter@@pkt [UNPACK] 
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e43 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 33 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# da = 0xac
# da = 0x81
# da = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e9b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 33 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e9b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 33 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
#  17
#  73
#  73
# 172
# 172
# 129
# 129
# 130
# 130
#  98
#  98
# 102
# 102
# 108
# 108
# 108
# 108
# 253
# 253
# 129
# 129
# 212
# 212
# 248
# 248
# 113
# 113
# 136
# 136
# 238
# 238
#  18
#  18
# 154
# 154
#  70
#  70
# 168
# 168
# 161
# 161
#  48
#  48
# 235
# 235
# 252
# 252
# 129
# 129
#  15
#  15
# 228
# 228
# 143
# 143
#  64
#  64
# 246
# 246
#  84
#  84
#  67
#  67
# 189
# 189
#  70
#  70
#  89
#  89
# 113
# 113
#  94
#  94
# 123
# 123
#  46
#  46
#  46
#  46
# 120
# 120
#  41
#  41
# 120
# 120
# 253
# 253
#  12
#  12
# 213
# 213
#  84
#  84
#  19
#  19
# 193
# 193
#  63
#  63
# 146
# 146
#  48
#  48
# 153
# 153
#  55
#  55
# 129
# 129
#  80
#  80
#  36
#  36
# 195
# 195
# 192
# 192
# 140
# 140
# 180
# 180
#  42
#  42
# 227
# 227
# 125
# 125
#  92
#  92
#  56
#  56
#   0
#   0
# 206
# 206
# 100
# 100
# 123
# 123
# 214
# 214
#  75
#  75
# 162
# 162
# 110
# 110
#  90
#  90
# 201
# 201
#  83
#  83
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee5 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# da = 0x11
# da = 0x49
# da = 0x49
# da = 0xac
# da = 0xac
# da = 0x81
# da = 0x81
# da = 0x82
# da = 0x82
# da = 0x62
# da = 0x62
# da = 0x66
# da = 0x66
# da = 0x6c
# da = 0x6c
# da = 0x6c
# da = 0x6c
# da = 0xfd
# da = 0xfd
# da = 0x81
# da = 0x81
# da = 0xd4
# da = 0xd4
# da = 0xf8
# da = 0xf8
# da = 0x71
# da = 0x71
# da = 0x88
# da = 0x88
# da = 0xee
# da = 0xee
# da = 0x12
# da = 0x12
# da = 0x9a
# da = 0x9a
# da = 0x46
# da = 0x46
# da = 0xa8
# da = 0xa8
# da = 0xa1
# da = 0xa1
# da = 0x30
# da = 0x30
# da = 0xeb
# da = 0xeb
# da = 0xfc
# da = 0xfc
# da = 0x81
# da = 0x81
# da = 0x0f
# da = 0x0f
# da = 0xe4
# da = 0xe4
# da = 0x8f
# da = 0x8f
# da = 0x40
# da = 0x40
# da = 0xf6
# da = 0xf6
# da = 0x54
# da = 0x54
# da = 0x43
# da = 0x43
# da = 0xbd
# da = 0xbd
# da = 0x46
# da = 0x46
# da = 0x59
# da = 0x59
# da = 0x71
# da = 0x71
# da = 0x5e
# da = 0x5e
# da = 0x7b
# da = 0x7b
# da = 0x2e
# da = 0x2e
# da = 0x2e
# da = 0x2e
# da = 0x78
# da = 0x78
# da = 0x29
# da = 0x29
# da = 0x78
# da = 0x78
# da = 0xfd
# da = 0xfd
# da = 0x0c
# da = 0x0c
# da = 0xd5
# da = 0xd5
# da = 0x54
# da = 0x54
# da = 0x13
# da = 0x13
# da = 0xc1
# da = 0xc1
# da = 0x3f
# da = 0x3f
# da = 0x92
# da = 0x92
# da = 0x30
# da = 0x30
# da = 0x99
# da = 0x99
# da = 0x37
# da = 0x37
# da = 0x81
# da = 0x81
# da = 0x50
# da = 0x50
# da = 0x24
# da = 0x24
# da = 0xc3
# da = 0xc3
# da = 0xc0
# da = 0xc0
# da = 0x8c
# da = 0x8c
# da = 0xb4
# da = 0xb4
# da = 0x2a
# da = 0x2a
# da = 0xe3
# da = 0xe3
# da = 0x7d
# da = 0x7d
# da = 0x5c
# da = 0x5c
# da = 0x38
# da = 0x38
# da = 0x00
# da = 0x00
# da = 0xce
# da = 0xce
# da = 0x64
# da = 0x64
# da = 0x7b
# da = 0x7b
# da = 0xd6
# da = 0xd6
# da = 0x4b
# da = 0x4b
# da = 0xa2
# da = 0xa2
# da = 0x6e
# da = 0x6e
# da = 0x5a
# da = 0x5a
# da = 0xc9
# da = 0xc9
# da = 0x53
# da = 0x53
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee5 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# da = 0x11
# da = 0x49
# da = 0x49
# da = 0xac
# da = 0xac
# da = 0x81
# da = 0x81
# da = 0x82
# da = 0x82
# da = 0x62
# da = 0x62
# da = 0x66
# da = 0x66
# da = 0x6c
# da = 0x6c
# da = 0x6c
# da = 0x6c
# da = 0xfd
# da = 0xfd
# da = 0x81
# da = 0x81
# da = 0xd4
# da = 0xd4
# da = 0xf8
# da = 0xf8
# da = 0x71
# da = 0x71
# da = 0x88
# da = 0x88
# da = 0xee
# da = 0xee
# da = 0x12
# da = 0x12
# da = 0x9a
# da = 0x9a
# da = 0x46
# da = 0x46
# da = 0xa8
# da = 0xa8
# da = 0xa1
# da = 0xa1
# da = 0x30
# da = 0x30
# da = 0xeb
# da = 0xeb
# da = 0xfc
# da = 0xfc
# da = 0x81
# da = 0x81
# da = 0x0f
# da = 0x0f
# da = 0xe4
# da = 0xe4
# da = 0x8f
# da = 0x8f
# da = 0x40
# da = 0x40
# da = 0xf6
# da = 0xf6
# da = 0x54
# da = 0x54
# da = 0x43
# da = 0x43
# da = 0xbd
# da = 0xbd
# da = 0x46
# da = 0x46
# da = 0x59
# da = 0x59
# da = 0x71
# da = 0x71
# da = 0x5e
# da = 0x5e
# da = 0x7b
# da = 0x7b
# da = 0x2e
# da = 0x2e
# da = 0x2e
# da = 0x2e
# da = 0x78
# da = 0x78
# da = 0x29
# da = 0x29
# da = 0x78
# da = 0x78
# da = 0xfd
# da = 0xfd
# da = 0x0c
# da = 0x0c
# da = 0xd5
# da = 0xd5
# da = 0x54
# da = 0x54
# da = 0x13
# da = 0x13
# da = 0xc1
# da = 0xc1
# da = 0x3f
# da = 0x3f
# da = 0x92
# da = 0x92
# da = 0x30
# da = 0x30
# da = 0x99
# da = 0x99
# da = 0x37
# da = 0x37
# da = 0x81
# da = 0x81
# da = 0x50
# da = 0x50
# da = 0x24
# da = 0x24
# da = 0xc3
# da = 0xc3
# da = 0xc0
# da = 0xc0
# da = 0x8c
# da = 0x8c
# da = 0xb4
# da = 0xb4
# da = 0x2a
# da = 0x2a
# da = 0xe3
# da = 0xe3
# da = 0x7d
# da = 0x7d
# da = 0x5c
# da = 0x5c
# da = 0x38
# da = 0x38
# da = 0x00
# da = 0x00
# da = 0xce
# da = 0xce
# da = 0x64
# da = 0x64
# da = 0x7b
# da = 0x7b
# da = 0xd6
# da = 0xd6
# da = 0x4b
# da = 0x4b
# da = 0xa2
# da = 0xa2
# da = 0x6e
# da = 0x6e
# da = 0x5a
# da = 0x5a
# da = 0xc9
# da = 0xc9
# da = 0x53
# da = 0x53
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee5 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x11
# 0x49
# 0x49
# 0xac
# 0xac
# 0x81
# 0x81
# 0x82
# 0x82
# 0x62
# 0x62
# 0x66
# 0x66
# 0x6c
# 0x6c
# 0x6c
# 0x6c
# 0xfd
# 0xfd
# 0x81
# 0x81
# 0xd4
# 0xd4
# 0xf8
# 0xf8
# 0x71
# 0x71
# 0x88
# 0x88
# 0xee
# 0xee
# 0x12
# 0x12
# 0x9a
# 0x9a
# 0x46
# 0x46
# 0xa8
# 0xa8
# 0xa1
# 0xa1
# 0x30
# 0x30
# 0xeb
# 0xeb
# 0xfc
# 0xfc
# 0x81
# 0x81
# 0x0f
# 0x0f
# 0xe4
# 0xe4
# 0x8f
# 0x8f
# 0x40
# 0x40
# 0xf6
# 0xf6
# 0x54
# 0x54
# 0x43
# 0x43
# 0xbd
# 0xbd
# 0x46
# 0x46
# 0x59
# 0x59
# 0x71
# 0x71
# 0x5e
# 0x5e
# 0x7b
# 0x7b
# 0x2e
# 0x2e
# 0x2e
# 0x2e
# 0x78
# 0x78
# 0x29
# 0x29
# 0x78
# 0x78
# 0xfd
# 0xfd
# 0x0c
# 0x0c
# 0xd5
# 0xd5
# 0x54
# 0x54
# 0x13
# 0x13
# 0xc1
# 0xc1
# 0x3f
# 0x3f
# 0x92
# 0x92
# 0x30
# 0x30
# 0x99
# 0x99
# 0x37
# 0x37
# 0x81
# 0x81
# 0x50
# 0x50
# 0x24
# 0x24
# 0xc3
# 0xc3
# 0xc0
# 0xc0
# 0x8c
# 0x8c
# 0xb4
# 0xb4
# 0x2a
# 0x2a
# 0xe3
# 0xe3
# 0x7d
# 0x7d
# 0x5c
# 0x5c
# 0x38
# 0x38
# 0x00
# 0x00
# 0xce
# 0xce
# 0x64
# 0x64
# 0x7b
# 0x7b
# 0xd6
# 0xd6
# 0x4b
# 0x4b
# 0xa2
# 0xa2
# 0x6e
# 0x6e
# 0x5a
# 0x5a
# 0xc9
# 0xc9
# 0x53
# 0x53
# 0x00
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee5 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x11
# 0x11
# 0x49
# 0x49
# 0xac
# 0xac
# 0x81
# 0x81
# 0x82
# 0x82
# 0x62
# 0x62
# 0x66
# 0x66
# 0x6c
# 0x6c
# 0x6c
# 0x6c
# 0xfd
# 0xfd
# 0x81
# 0x81
# 0xd4
# 0xd4
# 0xf8
# 0xf8
# 0x71
# 0x71
# 0x88
# 0x88
# 0xee
# 0xee
# 0x12
# 0x12
# 0x9a
# 0x9a
# 0x46
# 0x46
# 0xa8
# 0xa8
# 0xa1
# 0xa1
# 0x30
# 0x30
# 0xeb
# 0xeb
# 0xfc
# 0xfc
# 0x81
# 0x81
# 0x0f
# 0x0f
# 0xe4
# 0xe4
# 0x8f
# 0x8f
# 0x40
# 0x40
# 0xf6
# 0xf6
# 0x54
# 0x54
# 0x43
# 0x43
# 0xbd
# 0xbd
# 0x46
# 0x46
# 0x59
# 0x59
# 0x71
# 0x71
# 0x5e
# 0x5e
# 0x7b
# 0x7b
# 0x2e
# 0x2e
# 0x2e
# 0x2e
# 0x78
# 0x78
# 0x29
# 0x29
# 0x78
# 0x78
# 0xfd
# 0xfd
# 0x0c
# 0x0c
# 0xd5
# 0xd5
# 0x54
# 0x54
# 0x13
# 0x13
# 0xc1
# 0xc1
# 0x3f
# 0x3f
# 0x92
# 0x92
# 0x30
# 0x30
# 0x99
# 0x99
# 0x37
# 0x37
# 0x81
# 0x81
# 0x50
# 0x50
# 0x24
# 0x24
# 0xc3
# 0xc3
# 0xc0
# 0xc0
# 0x8c
# 0x8c
# 0xb4
# 0xb4
# 0x2a
# 0x2a
# 0xe3
# 0xe3
# 0x7d
# 0x7d
# 0x5c
# 0x5c
# 0x38
# 0x38
# 0x00
# 0x00
# 0xce
# 0xce
# 0x64
# 0x64
# 0x7b
# 0x7b
# 0xd6
# 0xd6
# 0x4b
# 0x4b
# 0xa2
# 0xa2
# 0x6e
# 0x6e
# 0x5a
# 0x5a
# 0xc9
# 0xc9
# 0x53
# 0x53
# da = 0xac
# sa = 0xac
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ead File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x11
# 0x49
# 0x49
# 0xac
# 0xac
# 0x81
# 0x81
# 0x82
# 0x82
# 0x62
# 0x62
# 0x66
# 0x66
# 0x6c
# 0x6c
# 0x6c
# 0x6c
# 0xfd
# 0xfd
# 0x81
# 0x81
# 0xd4
# 0xd4
# 0xf8
# 0xf8
# 0x71
# 0x71
# 0x88
# 0x88
# 0xee
# 0xee
# 0x12
# 0x12
# 0x9a
# 0x9a
# 0x46
# 0x46
# 0xa8
# 0xa8
# 0xa1
# 0xa1
# 0x30
# 0x30
# 0xeb
# 0xeb
# 0xfc
# 0xfc
# 0x81
# 0x81
# 0x0f
# 0x0f
# 0xe4
# 0xe4
# 0x8f
# 0x8f
# 0x40
# 0x40
# 0xf6
# 0xf6
# 0x54
# 0x54
# 0x43
# 0x43
# 0xbd
# 0xbd
# 0x46
# 0x46
# 0x59
# 0x59
# 0x71
# 0x71
# 0x5e
# 0x5e
# 0x7b
# 0x7b
# 0x2e
# 0x2e
# 0x2e
# 0x2e
# 0x78
# 0x78
# 0x29
# 0x29
# 0x78
# 0x78
# 0xfd
# 0xfd
# 0x0c
# 0x0c
# 0xd5
# 0xd5
# 0x54
# 0x54
# 0x13
# 0x13
# 0xc1
# 0xc1
# 0x3f
# 0x3f
# 0x92
# 0x92
# 0x30
# 0x30
# 0x99
# 0x99
# 0x37
# 0x37
# 0x81
# 0x81
# 0x50
# 0x50
# 0x24
# 0x24
# 0xc3
# 0xc3
# 0xc0
# 0xc0
# 0x8c
# 0x8c
# 0xb4
# 0xb4
# 0x2a
# 0x2a
# 0xe3
# 0xe3
# 0x7d
# 0x7d
# 0x5c
# 0x5c
# 0x38
# 0x38
# 0x00
# 0x00
# 0xce
# 0xce
# 0x64
# 0x64
# 0x7b
# 0x7b
# 0xd6
# 0xd6
# 0x4b
# 0x4b
# 0xa2
# 0xa2
# 0x6e
# 0x6e
# 0x5a
# 0x5a
# 0xc9
# 0xc9
# 0x53
# 0x53
# 0x00
# da = 0xac
# sa = 0x81
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ead File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 35 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
# Causality operation skipped due to absence of debug database file
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# 0x11
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# 0x00
# da = 0x29
# sa = 0x81
# length = 0x78
# data[0] = 0x82
# data[1] = 0xfd
# data[2] = 0x62
# data[3] = 0x0c
# data[4] = 0x66
# data[5] = 0xd5
# data[6] = 0x6c
# data[7] = 0x54
# data[8] = 0x6c
# data[9] = 0x13
# data[10] = 0xfd
# data[11] = 0xc1
# data[12] = 0x81
# data[13] = 0x3f
# data[14] = 0xd4
# data[15] = 0x92
# data[16] = 0xf8
# data[17] = 0x30
# data[18] = 0x71
# data[19] = 0x99
# data[20] = 0x88
# data[21] = 0x37
# data[22] = 0xee
# data[23] = 0x81
# data[24] = 0x12
# data[25] = 0x50
# data[26] = 0x9a
# data[27] = 0x24
# data[28] = 0x46
# data[29] = 0xc3
# data[30] = 0xa8
# data[31] = 0xc0
# data[32] = 0xa1
# data[33] = 0x8c
# data[34] = 0x30
# data[35] = 0xb4
# data[36] = 0xeb
# data[37] = 0x2a
# data[38] = 0xfc
# data[39] = 0xe3
# data[40] = 0x81
# data[41] = 0x7d
# data[42] = 0x0f
# data[43] = 0x5c
# data[44] = 0xe4
# data[45] = 0x38
# data[46] = 0x8f
# data[47] = 0x00
# data[48] = 0x40
# data[49] = 0xce
# data[50] = 0xf6
# data[51] = 0x64
# data[52] = 0x54
# data[53] = 0x7b
# data[54] = 0x43
# data[55] = 0xd6
# data[56] = 0xbd
# data[57] = 0x4b
# data[58] = 0x46
# data[59] = 0xa2
# data[60] = 0x59
# data[61] = 0x6e
# data[62] = 0x71
# data[63] = 0x5a
# data[64] = 0x5e
# data[65] = 0xc9
# data[66] = 0x7b
# data[67] = 0x53
# data[68] = 0x2e
# data[69] = 0x11
# data[70] = 0x2e
# data[71] = 0x49
# data[72] = 0x78
# data[73] = 0xac
# data[74] = 0x29
# data[75] = 0x81
# data[76] = 0x78
# data[77] = 0x82
# data[78] = 0xfd
# data[79] = 0x62
# data[80] = 0x0c
# data[81] = 0x66
# data[82] = 0xd5
# data[83] = 0x6c
# data[84] = 0x54
# data[85] = 0x6c
# data[86] = 0x13
# data[87] = 0xfd
# data[88] = 0xc1
# data[89] = 0x81
# data[90] = 0x3f
# data[91] = 0xd4
# data[92] = 0x92
# data[93] = 0xf8
# data[94] = 0x30
# data[95] = 0x71
# data[96] = 0x99
# data[97] = 0x88
# data[98] = 0x37
# data[99] = 0xee
# data[100] = 0x81
# data[101] = 0x12
# data[102] = 0x50
# data[103] = 0x9a
# data[104] = 0x24
# data[105] = 0x46
# data[106] = 0xc3
# data[107] = 0xa8
# data[108] = 0xc0
# data[109] = 0xa1
# data[110] = 0x8c
# data[111] = 0x30
# data[112] = 0xb4
# data[113] = 0xeb
# data[114] = 0x2a
# data[115] = 0xfc
# data[116] = 0xe3
# data[117] = 0x81
# data[118] = 0x7d
# data[119] = 0x0f
# fcs = 0x5c
# UVM_INFO tb_classes/in_monitor.svh(36) @ 3170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] created packet
# ------------------------------------
# Name       Type          Size  Value
# ------------------------------------
# pkt        packet        -     @1098
#   da       integral      8     'h29 
#   sa       integral      8     'h81 
#   length   integral      8     'h78 
#   data     da(integral)  120   -    
#     [0]    integral      8     'h82 
#     [1]    integral      8     'hfd 
#     [2]    integral      8     'h62 
#     [3]    integral      8     'hc  
#     [4]    integral      8     'h66 
#     ...    ...           ...   ...  
#     [115]  integral      8     'hfc 
#     [116]  integral      8     'he3 
#     [117]  integral      8     'h81 
#     [118]  integral      8     'h7d 
#     [119]  integral      8     'hf  
#   fcs      integral      8     'h5c 
# ------------------------------------
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ead File: tb_classes/in_monitor.svh
# Fatal error in Function uvm_pkg/uvm_analysis_port::write at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh line 70
# 
# HDL call sequence:
# Stopped at tb_classes/in_monitor.svh 38 Function uvm_pkg/uvm_analysis_port::write
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x11
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# 0x11
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ead File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 35 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0x11
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# 0x11
# 0x2e
# 0x49
# 0x78
# 0xac
# 0x29
# 0x81
# 0x78
# 0x82
# 0xfd
# 0x62
# 0x0c
# 0x66
# 0xd5
# 0x6c
# 0x54
# 0x6c
# 0x13
# 0xfd
# 0xc1
# 0x81
# 0x3f
# 0xd4
# 0x92
# 0xf8
# 0x30
# 0x71
# 0x99
# 0x88
# 0x37
# 0xee
# 0x81
# 0x12
# 0x50
# 0x9a
# 0x24
# 0x46
# 0xc3
# 0xa8
# 0xc0
# 0xa1
# 0x8c
# 0x30
# 0xb4
# 0xeb
# 0x2a
# 0xfc
# 0xe3
# 0x81
# 0x7d
# 0x0f
# 0x5c
# 0xe4
# 0x38
# 0x8f
# 0x00
# 0x40
# 0xce
# 0xf6
# 0x64
# 0x54
# 0x7b
# 0x43
# 0xd6
# 0xbd
# 0x4b
# 0x46
# 0xa2
# 0x59
# 0x6e
# 0x71
# 0x5a
# 0x5e
# 0xc9
# 0x7b
# 0x53
# 0x2e
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ead File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e9b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# bq = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66eb1 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 33 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# bq = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
# bytes = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee8 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 34 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# bq = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#         154
# bytes = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66ee8 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 35 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(36): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# bq = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#         154
# bytes = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#         154
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 51.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66efd File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 51
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 51 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 36 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(36): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# bq = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#         154
# bytes = '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#         154
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 52.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66efd File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 52
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 52 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 36 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 52.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e95 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 52
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 52 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 52.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66eb1 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 52
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 52 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 52.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66eb1 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 52
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 52 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# data[0] = 0x78
# data[1] = 0x82
# data[2] = 0xfd
# data[3] = 0x62
# data[4] = 0x0c
# data[5] = 0x66
# data[6] = 0xd5
# data[7] = 0x6c
# data[8] = 0x54
# data[9] = 0x6c
# data[10] = 0x13
# data[11] = 0xfd
# data[12] = 0xc1
# data[13] = 0x81
# data[14] = 0x3f
# data[15] = 0xd4
# data[16] = 0x92
# data[17] = 0xf8
# data[18] = 0x30
# data[19] = 0x71
# data[20] = 0x99
# data[21] = 0x88
# data[22] = 0x37
# data[23] = 0xee
# data[24] = 0x81
# data[25] = 0x12
# data[26] = 0x50
# data[27] = 0x9a
# data[28] = 0x24
# data[29] = 0x46
# data[30] = 0xc3
# data[31] = 0xa8
# data[32] = 0xc0
# data[33] = 0xa1
# data[34] = 0x8c
# data[35] = 0x30
# data[36] = 0xb4
# data[37] = 0xeb
# data[38] = 0x2a
# data[39] = 0xfc
# data[40] = 0xe3
# data[41] = 0x81
# data[42] = 0x7d
# data[43] = 0x0f
# data[44] = 0x5c
# data[45] = 0xe4
# data[46] = 0x38
# data[47] = 0x8f
# data[48] = 0x00
# data[49] = 0x40
# data[50] = 0xce
# data[51] = 0xf6
# data[52] = 0x64
# data[53] = 0x54
# data[54] = 0x7b
# data[55] = 0x43
# data[56] = 0xd6
# data[57] = 0xbd
# data[58] = 0x4b
# data[59] = 0x46
# data[60] = 0xa2
# data[61] = 0x59
# data[62] = 0x6e
# data[63] = 0x71
# data[64] = 0x5a
# data[65] = 0x5e
# data[66] = 0xc9
# data[67] = 0x7b
# fcs = 0x53
# UVM_INFO tb_classes/in_monitor.svh(33) @ 3170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] created packet
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'h81 
#   data    da(integral)  68    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'h82 
#     [2]   integral      8     'hfd 
#     [3]   integral      8     'h62 
#     [4]   integral      8     'hc  
#     ...   ...           ...   ...  
#     [63]  integral      8     'h71 
#     [64]  integral      8     'h5a 
#     [65]  integral      8     'h5e 
#     [66]  integral      8     'hc9 
#     [67]  integral      8     'h7b 
#   fcs     integral      8     'h53 
# -----------------------------------
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 3170 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66eb1 File: tb_classes/in_monitor.svh
# Fatal error in Function uvm_pkg/uvm_analysis_port::write at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh line 70
# 
# HDL call sequence:
# Stopped at tb_classes/in_monitor.svh 35 Function uvm_pkg/uvm_analysis_port::write
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# data[0] = 0x78
# data[1] = 0x82
# data[2] = 0xfd
# data[3] = 0x62
# data[4] = 0x0c
# data[5] = 0x66
# data[6] = 0xd5
# data[7] = 0x6c
# data[8] = 0x54
# data[9] = 0x6c
# data[10] = 0x13
# data[11] = 0xfd
# data[12] = 0xc1
# data[13] = 0x81
# data[14] = 0x3f
# data[15] = 0xd4
# data[16] = 0x92
# data[17] = 0xf8
# data[18] = 0x30
# data[19] = 0x71
# data[20] = 0x99
# data[21] = 0x88
# data[22] = 0x37
# data[23] = 0xee
# data[24] = 0x81
# data[25] = 0x12
# data[26] = 0x50
# data[27] = 0x9a
# data[28] = 0x24
# data[29] = 0x46
# data[30] = 0xc3
# data[31] = 0xa8
# data[32] = 0xc0
# data[33] = 0xa1
# data[34] = 0x8c
# data[35] = 0x30
# data[36] = 0xb4
# data[37] = 0xeb
# data[38] = 0x2a
# data[39] = 0xfc
# data[40] = 0xe3
# data[41] = 0x81
# data[42] = 0x7d
# data[43] = 0x0f
# data[44] = 0x5c
# data[45] = 0xe4
# data[46] = 0x38
# data[47] = 0x8f
# data[48] = 0x00
# data[49] = 0x40
# data[50] = 0xce
# data[51] = 0xf6
# data[52] = 0x64
# data[53] = 0x54
# data[54] = 0x7b
# data[55] = 0x43
# data[56] = 0xd6
# data[57] = 0xbd
# data[58] = 0x4b
# data[59] = 0x46
# data[60] = 0xa2
# data[61] = 0x59
# data[62] = 0x6e
# data[63] = 0x71
# data[64] = 0x5a
# data[65] = 0x5e
# data[66] = 0xc9
# data[67] = 0x7b
# fcs = 0x53
# UVM_INFO tb_classes/in_monitor.svh(33) @ 3170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] created packet
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'h81 
#   data    da(integral)  68    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'h82 
#     [2]   integral      8     'hfd 
#     [3]   integral      8     'h62 
#     [4]   integral      8     'hc  
#     ...   ...           ...   ...  
#     [63]  integral      8     'h71 
#     [64]  integral      8     'h5a 
#     [65]  integral      8     'h5e 
#     [66]  integral      8     'hc9 
#     [67]  integral      8     'h7b 
#   fcs     integral      8     'h53 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
#           8
# da = 0xac
# sa = 0x29
# length = 0x81
# data[0] = 0x78
# data[1] = 0x82
# data[2] = 0xfd
# data[3] = 0x62
# data[4] = 0x0c
# data[5] = 0x66
# data[6] = 0xd5
# data[7] = 0x6c
# data[8] = 0x54
# data[9] = 0x6c
# data[10] = 0x13
# data[11] = 0xfd
# data[12] = 0xc1
# data[13] = 0x81
# data[14] = 0x3f
# data[15] = 0xd4
# data[16] = 0x92
# data[17] = 0xf8
# data[18] = 0x30
# data[19] = 0x71
# data[20] = 0x99
# data[21] = 0x88
# data[22] = 0x37
# data[23] = 0xee
# data[24] = 0x81
# data[25] = 0x12
# data[26] = 0x50
# data[27] = 0x9a
# data[28] = 0x24
# data[29] = 0x46
# data[30] = 0xc3
# data[31] = 0xa8
# data[32] = 0xc0
# data[33] = 0xa1
# data[34] = 0x8c
# data[35] = 0x30
# data[36] = 0xb4
# data[37] = 0xeb
# data[38] = 0x2a
# data[39] = 0xfc
# data[40] = 0xe3
# data[41] = 0x81
# data[42] = 0x7d
# data[43] = 0x0f
# data[44] = 0x5c
# data[45] = 0xe4
# data[46] = 0x38
# data[47] = 0x8f
# data[48] = 0x00
# data[49] = 0x40
# data[50] = 0xce
# data[51] = 0xf6
# data[52] = 0x64
# data[53] = 0x54
# data[54] = 0x7b
# data[55] = 0x43
# data[56] = 0xd6
# data[57] = 0xbd
# data[58] = 0x4b
# data[59] = 0x46
# data[60] = 0xa2
# data[61] = 0x59
# data[62] = 0x6e
# data[63] = 0x71
# data[64] = 0x5a
# data[65] = 0x5e
# data[66] = 0xc9
# data[67] = 0x7b
# fcs = 0x53
# UVM_INFO tb_classes/in_monitor.svh(33) @ 3170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] created packet
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'h81 
#   data    da(integral)  68    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'h82 
#     [2]   integral      8     'hfd 
#     [3]   integral      8     'h62 
#     [4]   integral      8     'hc  
#     ...   ...           ...   ...  
#     [63]  integral      8     'h71 
#     [64]  integral      8     'h5a 
#     [65]  integral      8     'h5e 
#     [66]  integral      8     'hc9 
#     [67]  integral      8     'h7b 
#   fcs     integral      8     'h53 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# '{17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46, 17, 46, 73, 120, 172, 41, 129, 120, 130, 253, 98, 12, 102, 213, 108, 84, 108, 19, 253, 193, 129, 63, 212, 146, 248, 48, 113, 153, 136, 55, 238, 129, 18, 80, 154, 36, 70, 195, 168, 192, 161, 140, 48, 180, 235, 42, 252, 227, 129, 125, 15, 92, 228, 56, 143, 0, 64, 206, 246, 100, 84, 123, 67, 214, 189, 75, 70, 162, 89, 110, 113, 90, 94, 201, 123, 83, 46}
# UVM_INFO tb_classes/in_monitor.svh(33) @ 3170: uvm_test_top.env_h.in_agent_h.monitor_h [MONITOR] created packet
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    4
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [MONITOR]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 3170 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h3  
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'hc1 
#   data    da(integral)  68    -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#     [3]   integral      8     'h0  
#     [4]   integral      8     'h0  
#     ...   ...           ...   ...  
#     [63]  integral      8     'h0  
#     [64]  integral      8     'h0  
#     [65]  integral      8     'h0  
#     [66]  integral      8     'h0  
#     [67]  integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :   69
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]    69
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 230 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e3e File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/in_monitor.svh 32 NamedBeginStat switch_pkg/in_monitor::run_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'hc1 
#   data    da(integral)  3     -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    4
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]     4
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack' as an implicit VOID cast.
# ** Error: tb_classes/in_monitor.svh(32): The actual (bytes) and formal (bitstream) for a ref must be equivalent types.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Loading sv_std.std
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading mtiUvm.uvm_pkg
# Loading work.binding_module
# ** Warning: (vsim-8867) UVM-aware debugging capabilities will be disabled because 'questa_uvm_pkg' is being imported inside a design-unit bound using the SV bind construct.
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-3043) top.sv(61): Unresolved reference to 'run_test'.
#         Region: /top
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'hc1 
#   data    da(integral)  3     -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    4
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]     4
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'hc1 
#   data    da(integral)  3     -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    4
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]     4
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h3                                           
#   data                         da(integral)  3     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#   fcs                          integral      8     'hc1                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 230: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'hc1 
#   data    da(integral)  3     -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    1
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]     1
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 230 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'h81 
#   data    da(integral)  4     -    
#     [0]   integral      8     'h0  
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#     [3]   integral      8     'h0  
#   fcs     integral      8     'h47 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# UVM_ERROR @ 250: reporter [PCKSZ] 8 bits needed to unpack integral, yet only 0 available.
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'hac 
#   sa      integral      8     'h29 
#   length  integral      8     'h81 
#   data    da(integral)  4     -    
#     [0]   integral      8     'h47 
#     [1]   integral      8     'h0  
#     [2]   integral      8     'h0  
#     [3]   integral      8     'h0  
#   fcs     integral      8     'h0  
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :  129
# UVM_FATAL :    0
# ** Report counts by id
# [PCKSZ]   129
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h4  
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h4  
#   data    da(integral)  0     -    
#   fcs     integral      8     'h78 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h4  
#   data    da(integral)  4     -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#   fcs     integral      8     'h47 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h4                                           
#   data                         da(integral)  4     -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#   fcs                          integral      8     'h47                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h4  
#   data    da(integral)  4     -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#   fcs     integral      8     'h47 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 250 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 0 ps  Iteration: 16  Process: /uvm_pkg::uvm_phase::m_run_phases/#FORK#1847_7fefed67326 File: tb_classes/in_agent.svh
# Fatal error in Function uvm_pkg/uvm_port_base::connect at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_port_base.svh line 431
# 
# HDL call sequence:
# Stopped at tb_classes/in_agent.svh 33 Function uvm_pkg/uvm_port_base::connect
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 96 Function uvm_pkg/uvm_connect_phase::exec_func
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 108 Function uvm_pkg/uvm_bottomup_phase::execute
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 81 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_bottomup_phase.svh 61 Function uvm_pkg/uvm_bottomup_phase::traverse
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1156 Task uvm_pkg/uvm_phase::execute_phase
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_phase.svh 1847 Task uvm_pkg/uvm_phase::m_run_phases
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# ** Fatal: (SIGSEGV) Bad handle or reference.
#    Time: 1630 ps  Iteration: 2  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed66e43 File: tb_classes/in_monitor.svh
# Fatal error in Function uvm_pkg/uvm_analysis_port::write at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/tlm1/uvm_analysis_port.svh line 70
# 
# HDL call sequence:
# Stopped at tb_classes/in_monitor.svh 34 Function uvm_pkg/uvm_analysis_port::write
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_common_phases.svh 245 Task uvm_pkg/uvm_run_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1094                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1098
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/mem_agent.svh(6): Invalid type 'mem_monitor'. Please check the type of the variable 'monitor_h'.
# ** Error: tb_classes/mem_agent.svh(23): (vlog-2730) Undefined variable: 'monitor_h'.
# ** Error: tb_classes/mem_agent.svh(23): (vlog-2164) Class or package 'mem_monitor' not found.
# ** Error: tb_classes/mem_agent.svh(23): (vlog-2730) Undefined variable: 'mem_monitor'.
# ** Error: tb_classes/mem_agent.svh(23): near "::": syntax error, unexpected ::, expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_agent.svh(24): Field/method name (enable) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (write) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (data) not in 'memory'
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_agent.svh(24): Field/method name (enable) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (write) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (data) not in 'memory'
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_agent.svh(24): Field/method name (enable) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (write) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (data) not in 'memory'
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/in_agent.svh(24): Field/method name (enable) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (write) not in 'memory'
# ** Error: tb_classes/in_agent.svh(24): Field/method name (data) not in 'memory'
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/mem_monitor.svh(24): Field/method name (enable) not in 'memory'
# ** Error: tb_classes/mem_monitor.svh(24): Field/method name (write) not in 'memory'
# ** Error: tb_classes/mem_monitor.svh(24): Field/method name (data) not in 'memory'
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Error: tb_classes/mem_monitor.svh(24): (vlog-2730) Undefined variable: 'enable'.
# ** Error: tb_classes/mem_monitor.svh(24): (vlog-2730) Undefined variable: 'write'.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1133                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1445
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# A time value could not be extracted from the current line
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1133                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1445
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 0
# 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1133                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1137
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1133                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    70                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1445
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 0
# 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1630 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# 1
# 1
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1060
# ------------------------------------
# 0
# 0
# 1
# 1
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1095
# ------------------------------------
# 0
# 0
# 1
# 1
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1108
# ------------------------------------
# 0
# 0
# 1
# 1
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1120
# ------------------------------------
# 0
# 0
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1149                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    150                                           
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# 0
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1461
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 0
# 0
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1710 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1149                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    150                                           
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1461
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1710 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# ** Error: (vsim-8268) tb_classes/mem_driver.svh(23): No Default value for formal 'dat' in task/function set_mem_addr.
#         Region: /switch_pkg::mem_driver
# ** Error: (vsim-8268) tb_classes/mem_driver.svh(23): No Default value for formal 'addr' in task/function set_mem_addr.
#         Region: /switch_pkg::mem_driver
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Error loading design
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Loading work.binding_module
# Loading work.mem_if
# Loading work.port_in_if
# Loading work.port_out_if
# ** Error: (vsim-8268) tb_classes/mem_driver.svh(23): No Default value for formal 'dat' in task/function set_mem_addr.
#         Region: /switch_pkg::mem_driver
# ** Error: (vsim-8268) tb_classes/mem_driver.svh(23): No Default value for formal 'addr' in task/function set_mem_addr.
#         Region: /switch_pkg::mem_driver
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
# Error loading design
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1060
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1091
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1100
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1108
# ------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1060
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1091
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1100
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1108
# ------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1060
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1091
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1100
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1108
# ------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1060
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1091
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1100
# ------------------------------------
# ------------------------------------
# Name    Type             Size  Value
# ------------------------------------
# memory  mem_transaction  -     @1108
# ------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# --------------------------------------
# Name      Type             Size  Value
# --------------------------------------
# memory    mem_transaction  -     @1060
#   enable  integral         1     'h1  
#   write   integral         1     'h1  
#   enable  integral         1     'h1  
#   enable  integral         1     'h1  
# --------------------------------------
# --------------------------------------
# Name      Type             Size  Value
# --------------------------------------
# memory    mem_transaction  -     @1091
#   enable  integral         1     'h1  
#   write   integral         1     'h1  
#   enable  integral         1     'h1  
#   enable  integral         1     'h1  
# --------------------------------------
# --------------------------------------
# Name      Type             Size  Value
# --------------------------------------
# memory    mem_transaction  -     @1100
#   enable  integral         1     'h1  
#   write   integral         1     'h1  
#   enable  integral         1     'h1  
#   enable  integral         1     'h1  
# --------------------------------------
# --------------------------------------
# Name      Type             Size  Value
# --------------------------------------
# memory    mem_transaction  -     @1108
#   enable  integral         1     'h1  
#   write   integral         1     'h1  
#   enable  integral         1     'h1  
#   enable  integral         1     'h1  
# --------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1060
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1091
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1100
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1108
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1141                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1453
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/out_agent.svh(5): Invalid type 'out_monitor'. Please check the type of the variable 'monitor_h'.
# ** Error: tb_classes/out_agent.svh(21): (vlog-2730) Undefined variable: 'monitor_h'.
# ** Error: tb_classes/out_agent.svh(21): (vlog-2164) Class or package 'out_monitor' not found.
# ** Error: tb_classes/out_agent.svh(21): (vlog-2730) Undefined variable: 'out_monitor'.
# ** Error: tb_classes/out_agent.svh(21): near "::": syntax error, unexpected ::, expecting ';'
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'h11                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'h2e                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'h11 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'h2e 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 105  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# Break key hit 
# Break in Task switch_pkg/out_monitor::main_phase at tb_classes/out_monitor.svh line 41
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# Break key hit 
# Break in Function uvm_pkg/uvm_objection::m_raise at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_objection.svh line 426
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Error: tb_classes/out_monitor.svh(25): Illegal declaration after the statement near line '23'.  Declarations must precede statements.  Look for stray semicolons.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/vlog failed.
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(33): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed6575b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 33 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed6575b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 34 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
#          79
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed6575d File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 35 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
#   73
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
#          79
#  -63
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 50.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed6575f File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 50
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 50 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 35 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(34): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed6575b File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 34 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
#   0
#   0
# 193
#  46
#  73
# 120
# 172
#  41
# 129
# 120
# 130
# 253
#  98
#  12
# 102
# 213
# 108
#  84
# 108
#  19
# 253
# 193
# 129
#  63
# 212
# 146
# 248
#  48
# 113
# 153
# 136
#  55
# 238
# 129
#  18
#  80
# 154
#  36
#  70
# 195
# 168
# 192
# 161
# 140
#  48
# 180
# 235
#  42
# 252
# 227
# 129
# 125
#  15
#  92
# 228
#  56
# 143
#   0
#  64
# 206
# 246
# 100
#  84
# 123
#  67
# 214
# 189
#  75
#  70
# 162
#  89
# 110
# 113
#  90
#  94
# 201
# 123
#  83
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 254
# ** Fatal: (vsim-8044) Illegal 'new' size at file 'tb_classes/packet.svh' line 49.
#    Time: 1690 ps  Iteration: 3  Process: /uvm_pkg::uvm_task_phase::execute/#FORK#138(#ublk#215181159#138)_7fefed65760 File: tb_classes/packet.svh
# Fatal error in Function switch_pkg/packet::do_unpack at tb_classes/packet.svh line 49
# 
# HDL call sequence:
# Stopped at tb_classes/packet.svh 49 Function switch_pkg/packet::do_unpack
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1232 Function uvm_pkg/uvm_object::m_unpack_post
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_object.svh 1264 Function uvm_pkg/uvm_object::unpack_bytes
# called from  tb_classes/out_monitor.svh 35 NamedBeginStat switch_pkg/out_monitor::main_phase/monitor_block
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_runtime_phases.svh 343 Task uvm_pkg/uvm_main_phase::exec_task
# called from  /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_task_phase.svh 150 Function uvm_pkg/uvm_task_phase::execute
# 
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(37): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# 193
#  46
#  73
# 120
# 172
#  41
# 129
# 120
# 130
# 253
#  98
#  12
# 102
# 213
# 108
#  84
# 108
#  19
# 253
# 193
# 129
#  63
# 212
# 146
# 248
#  48
# 113
# 153
# 136
#  55
# 238
# 129
#  18
#  80
# 154
#  36
#  70
# 195
# 168
# 192
# 161
# 140
#  48
# 180
# 235
#  42
# 252
# 227
# 129
# 125
#  15
#  92
# 228
#  56
# 143
#   0
#  64
# 206
# 246
# 100
#  84
# 123
#  67
# 214
# 189
#  75
#  70
# 162
#  89
# 110
# 113
#  90
#  94
# 201
# 123
#  83
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 254
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1542
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# Break key hit 
# Break in Module mem_if at mem_if.sv line 7
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(35): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1650 ps  Iteration: 106  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
vlog -f tb.f
# QuestaSim-64 vlog 10.2b Compiler 2013.05 May 16 2013
# -- Compiling package switch_pkg
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# ** Note: (vlog-2286) Using implicit +incdir+/home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/../verilog_src/uvm-1.1d/src from import uvm_pkg
# ** Warning: tb_classes/in_monitor.svh(32): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/out_monitor.svh(36): (vlog-2240) Treating stand-alone use of function 'unpack_bytes' as an implicit VOID cast.
# ** Warning: tb_classes/in_driver.svh(29): (vlog-2240) Treating stand-alone use of function 'pack_bytes' as an implicit VOID cast.
# -- Compiling interface mem_if
# -- Compiling interface port_in_if
# -- Compiling interface port_out_if
# -- Compiling package top_sv_unit
# -- Importing package mtiUvm.uvm_pkg (uvm-1.1d Built-in)
# -- Importing package switch_pkg
# -- Compiling module binding_module
# -- Compiling module top
# 
# Top level modules:
# 	top
vsim -novopt top +UVM_TESTNAME=switch_test
# vsim +UVM_TESTNAME=switch_test -novopt top 
# Refreshing /home/vlads/Work/switch tb/work.top
# Refreshing /home/vlads/Work/switch tb/work.top_sv_unit
# Refreshing /home/vlads/Work/switch tb/work.switch_pkg
# Loading sv_std.std
# Loading mtiUvm.uvm_pkg
# Loading work.switch_pkg
# Loading work.top_sv_unit
# Loading work.top
# Loading work.switch
# Loading work.fifo
# Loading work.port_fsm
# Loading mtiUvm.questa_uvm_pkg
# Refreshing /home/vlads/Work/switch tb/work.binding_module
# Loading work.binding_module
# Refreshing /home/vlads/Work/switch tb/work.mem_if
# Loading work.mem_if
# Refreshing /home/vlads/Work/switch tb/work.port_in_if
# Loading work.port_in_if
# Refreshing /home/vlads/Work/switch tb/work.port_out_if
# Loading work.port_out_if
# Loading /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/uvm-1.1d/linux_x86_64/uvm_dpi.so
add wave -position insertpoint  \
sim:/top/tb_clk \
sim:/top/tb_reset \
sim:/top/tb_data_status \
sim:/top/tb_data \
sim:/top/tb_mem_en \
sim:/top/tb_mem_rd_wr \
sim:/top/tb_mem_add \
sim:/top/tb_mem_data \
sim:/top/tb_port0 \
sim:/top/tb_port1 \
sim:/top/tb_port2 \
sim:/top/tb_port3 \
sim:/top/tb_ready_0 \
sim:/top/tb_ready_1 \
sim:/top/tb_ready_2 \
sim:/top/tb_ready_3 \
sim:/top/tb_read_0 \
sim:/top/tb_read_1 \
sim:/top/tb_read_2 \
sim:/top/tb_read_3
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(215) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.2
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(217) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO @ 0: reporter [RNTST] Running test switch_test...
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1136
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h0  
#   address  integral         8     'hc1 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1167
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h1  
#   address  integral         8     'he6 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1176
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h2  
#   address  integral         8     'h3c 
# ---------------------------------------
# ---------------------------------------
# Name       Type             Size  Value
# ---------------------------------------
# memory     mem_transaction  -     @1184
#   enable   integral         1     'h1  
#   write    integral         1     'h1  
#   port     integral         2     'h3  
#   address  integral         8     'hcc 
# ---------------------------------------
# -------------------------------------------------------------------------------------------------
# Name                           Type          Size  Value                                         
# -------------------------------------------------------------------------------------------------
# command                        packet        -     @1217                                         
#   da                           integral      8     'hc1                                          
#   sa                           integral      8     'h2e                                          
#   length                       integral      8     'h49                                          
#   data                         da(integral)  73    -                                             
#     [0]                        integral      8     'h78                                          
#     [1]                        integral      8     'hac                                          
#     [2]                        integral      8     'h29                                          
#     [3]                        integral      8     'h81                                          
#     [4]                        integral      8     'h78                                          
#     ...                        ...           ...   ...                                           
#     [68]                       integral      8     'h5a                                          
#     [69]                       integral      8     'h5e                                          
#     [70]                       integral      8     'hc9                                          
#     [71]                       integral      8     'h7b                                          
#     [72]                       integral      8     'h53                                          
#   fcs                          integral      8     'hfe                                          
#   begin_time                   time          64    90                                            
#   depth                        int           32    'd2                                           
#   parent sequence (name)       string        4     rp_h                                          
#   parent sequence (full name)  string        46    uvm_test_top.env_h.in_agent_h.sequencer_h.rp_h
#   sequencer                    string        41    uvm_test_top.env_h.in_agent_h.sequencer_h     
# -------------------------------------------------------------------------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1529
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# -----------------------------------
# Name      Type          Size  Value
# -----------------------------------
# pkt       packet        -     @1542
#   da      integral      8     'hc1 
#   sa      integral      8     'h2e 
#   length  integral      8     'h49 
#   data    da(integral)  73    -    
#     [0]   integral      8     'h78 
#     [1]   integral      8     'hac 
#     [2]   integral      8     'h29 
#     [3]   integral      8     'h81 
#     [4]   integral      8     'h78 
#     ...   ...           ...   ...  
#     [68]  integral      8     'h5a 
#     [69]  integral      8     'h5e 
#     [70]  integral      8     'hc9 
#     [71]  integral      8     'h7b 
#     [72]  integral      8     'h53 
#   fcs     integral      8     'hfe 
# -----------------------------------
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :    3
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [Questa UVM]     2
# [RNTST]     1
# ** Note: $finish    : /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 1690 ps  Iteration: 103  Instance: /top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /home/vlad/tools/eda/mentor/questasim-10.2b_x64/questasim/linux_x86_64/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
