//Laura McCallum
12Addr  Machine Language (Hex)Outputreg sp0accumulatorA0000E10010;CharOLaura1index registerX0003E10011;CharO0006E10012;CharO0009E10013;CharO000CE10014;CharOaddress mode spec00Immediatei000F00    ;Stop01Directd00104C    ;ASCII L10Stack Relatives001161    ;ASCII a11Indexedx001275    ;ASCII u001372    ;ASCII r0014  61    ;ASCII a13Addr  Machine Language (Hex)Outputreg sp0accumulatorA0000E1000D;CharOFrog1index registerX0003E1000E;CharO0006E1000F;CharO0009E10010;CharO000C00    ;Stopaddress mode spec00Immediatei000D46    ;ASCII F01Directd000E72    ;ASCII r10Stack Relatives000F6F    ;ASCII o11Indexedx0010  67    ;ASCII g14Addr  Machine Language (Hex)Outputreg sp0accumulatorA0000E1000A;CharOCat1index registerX0003E1000B;CharO0006E1000C;CharO000900    ;Stop000A43    ;ASCII Caddress mode spec00Immediatei000B61    ;ASCII a01Directd000C  74    ;ASCII t10Stack Relatives11Indexedx            150000090012;LoadA;Outputreg sp0accumulatorA0003190013;AddA51index registerX0006590010;StrbytA0009190014;AddA000C590010;StrbytA000FF10010;DecOaddress mode spec00Immediatei001000    ;Decimal to Output01Directd001100    ;Stop10Stack Relatives00120002  ;Dec211Indexedx0013000D  ;Dec-30014  0006  ;Dec6            16000056    ;Ldbytx;Outputreg sp0accumulatorA00031E    ;Addx1index registerX00062C    ;AndA0000      0000      0000      address mode spec00Immediatei0000      01Directd10Stack Relatives11Indexedx
