ROM_Instruction.v,verilog,xil_defaultlib,../../../../one_circle_CPU.srcs/sources_1/ip/ROM_Instruction/sim/ROM_Instruction.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
