
nvc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c100  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000088  0800c2bc  0800c2bc  0001c2bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c344  0800c344  00020190  2**0
                  CONTENTS
  4 .ARM          00000000  0800c344  0800c344  00020190  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800c344  0800c344  00020190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c344  0800c344  0001c344  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c348  0800c348  0001c348  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000190  20000000  0800c34c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002110  20000190  0800c4dc  00020190  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200022a0  0800c4dc  000222a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020190  2**0
                  CONTENTS, READONLY
 12 .debug_info   0004b2c8  00000000  00000000  000201c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00006a7b  00000000  00000000  0006b488  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002f28  00000000  00000000  00071f08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00002c50  00000000  00000000  00074e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0003c3bc  00000000  00000000  00077a80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00037254  00000000  00000000  000b3e3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00154ae7  00000000  00000000  000eb090  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0023fb77  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000c938  00000000  00000000  0023fbcc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	20000190 	.word	0x20000190
 80001d8:	00000000 	.word	0x00000000
 80001dc:	0800c2a4 	.word	0x0800c2a4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000194 	.word	0x20000194
 80001f8:	0800c2a4 	.word	0x0800c2a4

080001fc <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80001fc:	b580      	push	{r7, lr}
 80001fe:	b086      	sub	sp, #24
 8000200:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000202:	463b      	mov	r3, r7
 8000204:	2200      	movs	r2, #0
 8000206:	601a      	str	r2, [r3, #0]
 8000208:	605a      	str	r2, [r3, #4]
 800020a:	609a      	str	r2, [r3, #8]
 800020c:	60da      	str	r2, [r3, #12]
 800020e:	611a      	str	r2, [r3, #16]
 8000210:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8000212:	4b29      	ldr	r3, [pc, #164]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000214:	4a29      	ldr	r2, [pc, #164]	; (80002bc <MX_ADC1_Init+0xc0>)
 8000216:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000218:	4b27      	ldr	r3, [pc, #156]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800021a:	2200      	movs	r2, #0
 800021c:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800021e:	4b26      	ldr	r3, [pc, #152]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000220:	2200      	movs	r2, #0
 8000222:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000224:	4b24      	ldr	r3, [pc, #144]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000226:	2200      	movs	r2, #0
 8000228:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800022a:	4b23      	ldr	r3, [pc, #140]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800022c:	2200      	movs	r2, #0
 800022e:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000230:	4b21      	ldr	r3, [pc, #132]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000232:	2204      	movs	r2, #4
 8000234:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000236:	4b20      	ldr	r3, [pc, #128]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000238:	2200      	movs	r2, #0
 800023a:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800023c:	4b1e      	ldr	r3, [pc, #120]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800023e:	2201      	movs	r2, #1
 8000240:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8000242:	4b1d      	ldr	r3, [pc, #116]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000244:	2201      	movs	r2, #1
 8000246:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000248:	4b1b      	ldr	r3, [pc, #108]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800024a:	2200      	movs	r2, #0
 800024c:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000250:	4b19      	ldr	r3, [pc, #100]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000252:	2200      	movs	r2, #0
 8000254:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000256:	4b18      	ldr	r3, [pc, #96]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000258:	2200      	movs	r2, #0
 800025a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800025c:	4b16      	ldr	r3, [pc, #88]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800025e:	2200      	movs	r2, #0
 8000260:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 8000264:	4b14      	ldr	r3, [pc, #80]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000266:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800026a:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 800026c:	4b12      	ldr	r3, [pc, #72]	; (80002b8 <MX_ADC1_Init+0xbc>)
 800026e:	2200      	movs	r2, #0
 8000270:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000274:	4810      	ldr	r0, [pc, #64]	; (80002b8 <MX_ADC1_Init+0xbc>)
 8000276:	f001 fb5b 	bl	8001930 <HAL_ADC_Init>
 800027a:	4603      	mov	r3, r0
 800027c:	2b00      	cmp	r3, #0
 800027e:	d001      	beq.n	8000284 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8000280:	f000 fd30 	bl	8000ce4 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000284:	4b0e      	ldr	r3, [pc, #56]	; (80002c0 <MX_ADC1_Init+0xc4>)
 8000286:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000288:	2306      	movs	r3, #6
 800028a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_12CYCLES_5;
 800028c:	2302      	movs	r3, #2
 800028e:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000290:	237f      	movs	r3, #127	; 0x7f
 8000292:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000294:	2304      	movs	r3, #4
 8000296:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000298:	2300      	movs	r3, #0
 800029a:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800029c:	463b      	mov	r3, r7
 800029e:	4619      	mov	r1, r3
 80002a0:	4805      	ldr	r0, [pc, #20]	; (80002b8 <MX_ADC1_Init+0xbc>)
 80002a2:	f001 fc91 	bl	8001bc8 <HAL_ADC_ConfigChannel>
 80002a6:	4603      	mov	r3, r0
 80002a8:	2b00      	cmp	r3, #0
 80002aa:	d001      	beq.n	80002b0 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 80002ac:	f000 fd1a 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80002b0:	bf00      	nop
 80002b2:	3718      	adds	r7, #24
 80002b4:	46bd      	mov	sp, r7
 80002b6:	bd80      	pop	{r7, pc}
 80002b8:	20000400 	.word	0x20000400
 80002bc:	50040000 	.word	0x50040000
 80002c0:	21800100 	.word	0x21800100

080002c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80002c4:	b580      	push	{r7, lr}
 80002c6:	b0b2      	sub	sp, #200	; 0xc8
 80002c8:	af00      	add	r7, sp, #0
 80002ca:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002cc:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80002d0:	2200      	movs	r2, #0
 80002d2:	601a      	str	r2, [r3, #0]
 80002d4:	605a      	str	r2, [r3, #4]
 80002d6:	609a      	str	r2, [r3, #8]
 80002d8:	60da      	str	r2, [r3, #12]
 80002da:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80002dc:	f107 0318 	add.w	r3, r7, #24
 80002e0:	229c      	movs	r2, #156	; 0x9c
 80002e2:	2100      	movs	r1, #0
 80002e4:	4618      	mov	r0, r3
 80002e6:	f00b ffd5 	bl	800c294 <memset>
  if(adcHandle->Instance==ADC1)
 80002ea:	687b      	ldr	r3, [r7, #4]
 80002ec:	681b      	ldr	r3, [r3, #0]
 80002ee:	4a35      	ldr	r2, [pc, #212]	; (80003c4 <HAL_ADC_MspInit+0x100>)
 80002f0:	4293      	cmp	r3, r2
 80002f2:	d162      	bne.n	80003ba <HAL_ADC_MspInit+0xf6>
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80002f4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80002f8:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80002fa:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80002fe:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
    PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8000302:	2303      	movs	r3, #3
 8000304:	61fb      	str	r3, [r7, #28]
    PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8000306:	2305      	movs	r3, #5
 8000308:	623b      	str	r3, [r7, #32]
    PeriphClkInit.PLLSAI1.PLLSAI1N = 96;
 800030a:	2360      	movs	r3, #96	; 0x60
 800030c:	627b      	str	r3, [r7, #36]	; 0x24
    PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV2;
 800030e:	2302      	movs	r3, #2
 8000310:	62bb      	str	r3, [r7, #40]	; 0x28
    PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV4;
 8000312:	2304      	movs	r3, #4
 8000314:	62fb      	str	r3, [r7, #44]	; 0x2c
    PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV4;
 8000316:	2304      	movs	r3, #4
 8000318:	633b      	str	r3, [r7, #48]	; 0x30
    PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800031a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800031e:	637b      	str	r3, [r7, #52]	; 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000320:	f107 0318 	add.w	r3, r7, #24
 8000324:	4618      	mov	r0, r3
 8000326:	f005 f96d 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 800032a:	4603      	mov	r3, r0
 800032c:	2b00      	cmp	r3, #0
 800032e:	d001      	beq.n	8000334 <HAL_ADC_MspInit+0x70>
    {
      Error_Handler();
 8000330:	f000 fcd8 	bl	8000ce4 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000334:	4b24      	ldr	r3, [pc, #144]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 8000336:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000338:	4a23      	ldr	r2, [pc, #140]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 800033a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800033e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000340:	4b21      	ldr	r3, [pc, #132]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 8000342:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000344:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000348:	617b      	str	r3, [r7, #20]
 800034a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800034c:	4b1e      	ldr	r3, [pc, #120]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 800034e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000350:	4a1d      	ldr	r2, [pc, #116]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 8000352:	f043 0304 	orr.w	r3, r3, #4
 8000356:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000358:	4b1b      	ldr	r3, [pc, #108]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 800035a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800035c:	f003 0304 	and.w	r3, r3, #4
 8000360:	613b      	str	r3, [r7, #16]
 8000362:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000364:	4b18      	ldr	r3, [pc, #96]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 8000366:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000368:	4a17      	ldr	r2, [pc, #92]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 800036a:	f043 0301 	orr.w	r3, r3, #1
 800036e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000370:	4b15      	ldr	r3, [pc, #84]	; (80003c8 <HAL_ADC_MspInit+0x104>)
 8000372:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000374:	f003 0301 	and.w	r3, r3, #1
 8000378:	60fb      	str	r3, [r7, #12]
 800037a:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC4     ------> ADC1_IN13
    PA3     ------> ADC1_IN8
    */
    GPIO_InitStruct.Pin = AN_VBATT_Pin;
 800037c:	2310      	movs	r3, #16
 800037e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8000382:	230b      	movs	r3, #11
 8000384:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000388:	2300      	movs	r3, #0
 800038a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(AN_VBATT_GPIO_Port, &GPIO_InitStruct);
 800038e:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000392:	4619      	mov	r1, r3
 8000394:	480d      	ldr	r0, [pc, #52]	; (80003cc <HAL_ADC_MspInit+0x108>)
 8000396:	f002 fd0b 	bl	8002db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC1_IN8_Pin;
 800039a:	2308      	movs	r3, #8
 800039c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80003a0:	230b      	movs	r3, #11
 80003a2:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80003a6:	2300      	movs	r3, #0
 80003a8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(ADC1_IN8_GPIO_Port, &GPIO_InitStruct);
 80003ac:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80003b0:	4619      	mov	r1, r3
 80003b2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80003b6:	f002 fcfb 	bl	8002db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80003ba:	bf00      	nop
 80003bc:	37c8      	adds	r7, #200	; 0xc8
 80003be:	46bd      	mov	sp, r7
 80003c0:	bd80      	pop	{r7, pc}
 80003c2:	bf00      	nop
 80003c4:	50040000 	.word	0x50040000
 80003c8:	40021000 	.word	0x40021000
 80003cc:	48000800 	.word	0x48000800

080003d0 <MX_DFSDM1_Init>:
DFSDM_Channel_HandleTypeDef hdfsdm1_channel0;
DMA_HandleTypeDef hdma_dfsdm1_flt0;

/* DFSDM1 init function */
void MX_DFSDM1_Init(void)
{
 80003d0:	b580      	push	{r7, lr}
 80003d2:	af00      	add	r7, sp, #0
  /* USER CODE END DFSDM1_Init 0 */

  /* USER CODE BEGIN DFSDM1_Init 1 */

  /* USER CODE END DFSDM1_Init 1 */
  hdfsdm1_filter0.Instance = DFSDM1_Filter0;
 80003d4:	4b2c      	ldr	r3, [pc, #176]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003d6:	4a2d      	ldr	r2, [pc, #180]	; (800048c <MX_DFSDM1_Init+0xbc>)
 80003d8:	601a      	str	r2, [r3, #0]
  hdfsdm1_filter0.Init.RegularParam.Trigger = DFSDM_FILTER_SW_TRIGGER;
 80003da:	4b2b      	ldr	r3, [pc, #172]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003dc:	2200      	movs	r2, #0
 80003de:	605a      	str	r2, [r3, #4]
  hdfsdm1_filter0.Init.RegularParam.FastMode = ENABLE;
 80003e0:	4b29      	ldr	r3, [pc, #164]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003e2:	2201      	movs	r2, #1
 80003e4:	721a      	strb	r2, [r3, #8]
  hdfsdm1_filter0.Init.RegularParam.DmaMode = ENABLE;
 80003e6:	4b28      	ldr	r3, [pc, #160]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003e8:	2201      	movs	r2, #1
 80003ea:	725a      	strb	r2, [r3, #9]
  hdfsdm1_filter0.Init.FilterParam.SincOrder = DFSDM_FILTER_SINC2_ORDER;
 80003ec:	4b26      	ldr	r3, [pc, #152]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003ee:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80003f2:	61da      	str	r2, [r3, #28]
  hdfsdm1_filter0.Init.FilterParam.Oversampling = 192;
 80003f4:	4b24      	ldr	r3, [pc, #144]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003f6:	22c0      	movs	r2, #192	; 0xc0
 80003f8:	621a      	str	r2, [r3, #32]
  hdfsdm1_filter0.Init.FilterParam.IntOversampling = 1;
 80003fa:	4b23      	ldr	r3, [pc, #140]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 80003fc:	2201      	movs	r2, #1
 80003fe:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_DFSDM_FilterInit(&hdfsdm1_filter0) != HAL_OK)
 8000400:	4821      	ldr	r0, [pc, #132]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 8000402:	f002 f9af 	bl	8002764 <HAL_DFSDM_FilterInit>
 8000406:	4603      	mov	r3, r0
 8000408:	2b00      	cmp	r3, #0
 800040a:	d001      	beq.n	8000410 <MX_DFSDM1_Init+0x40>
  {
    Error_Handler();
 800040c:	f000 fc6a 	bl	8000ce4 <Error_Handler>
  }
  hdfsdm1_channel0.Instance = DFSDM1_Channel0;
 8000410:	4b1f      	ldr	r3, [pc, #124]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000412:	4a20      	ldr	r2, [pc, #128]	; (8000494 <MX_DFSDM1_Init+0xc4>)
 8000414:	601a      	str	r2, [r3, #0]
  hdfsdm1_channel0.Init.OutputClock.Activation = DISABLE;
 8000416:	4b1e      	ldr	r3, [pc, #120]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000418:	2200      	movs	r2, #0
 800041a:	711a      	strb	r2, [r3, #4]
  hdfsdm1_channel0.Init.OutputClock.Selection = DFSDM_CHANNEL_OUTPUT_CLOCK_SYSTEM;
 800041c:	4b1c      	ldr	r3, [pc, #112]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 800041e:	2200      	movs	r2, #0
 8000420:	609a      	str	r2, [r3, #8]
  hdfsdm1_channel0.Init.OutputClock.Divider = 2;
 8000422:	4b1b      	ldr	r3, [pc, #108]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000424:	2202      	movs	r2, #2
 8000426:	60da      	str	r2, [r3, #12]
  hdfsdm1_channel0.Init.Input.Multiplexer = DFSDM_CHANNEL_ADC_OUTPUT;
 8000428:	4b19      	ldr	r3, [pc, #100]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 800042a:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800042e:	611a      	str	r2, [r3, #16]
  hdfsdm1_channel0.Init.Input.DataPacking = DFSDM_CHANNEL_STANDARD_MODE;
 8000430:	4b17      	ldr	r3, [pc, #92]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000432:	2200      	movs	r2, #0
 8000434:	615a      	str	r2, [r3, #20]
  hdfsdm1_channel0.Init.Input.Pins = DFSDM_CHANNEL_SAME_CHANNEL_PINS;
 8000436:	4b16      	ldr	r3, [pc, #88]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000438:	2200      	movs	r2, #0
 800043a:	619a      	str	r2, [r3, #24]
  hdfsdm1_channel0.Init.SerialInterface.Type = DFSDM_CHANNEL_SPI_RISING;
 800043c:	4b14      	ldr	r3, [pc, #80]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 800043e:	2200      	movs	r2, #0
 8000440:	61da      	str	r2, [r3, #28]
  hdfsdm1_channel0.Init.SerialInterface.SpiClock = DFSDM_CHANNEL_SPI_CLOCK_EXTERNAL;
 8000442:	4b13      	ldr	r3, [pc, #76]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000444:	2200      	movs	r2, #0
 8000446:	621a      	str	r2, [r3, #32]
  hdfsdm1_channel0.Init.Awd.FilterOrder = DFSDM_CHANNEL_FASTSINC_ORDER;
 8000448:	4b11      	ldr	r3, [pc, #68]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 800044a:	2200      	movs	r2, #0
 800044c:	625a      	str	r2, [r3, #36]	; 0x24
  hdfsdm1_channel0.Init.Awd.Oversampling = 1;
 800044e:	4b10      	ldr	r3, [pc, #64]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000450:	2201      	movs	r2, #1
 8000452:	629a      	str	r2, [r3, #40]	; 0x28
  hdfsdm1_channel0.Init.Offset = 0x00;
 8000454:	4b0e      	ldr	r3, [pc, #56]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000456:	2200      	movs	r2, #0
 8000458:	62da      	str	r2, [r3, #44]	; 0x2c
  hdfsdm1_channel0.Init.RightBitShift = 7;
 800045a:	4b0d      	ldr	r3, [pc, #52]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 800045c:	2207      	movs	r2, #7
 800045e:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_DFSDM_ChannelInit(&hdfsdm1_channel0) != HAL_OK)
 8000460:	480b      	ldr	r0, [pc, #44]	; (8000490 <MX_DFSDM1_Init+0xc0>)
 8000462:	f002 f8bf 	bl	80025e4 <HAL_DFSDM_ChannelInit>
 8000466:	4603      	mov	r3, r0
 8000468:	2b00      	cmp	r3, #0
 800046a:	d001      	beq.n	8000470 <MX_DFSDM1_Init+0xa0>
  {
    Error_Handler();
 800046c:	f000 fc3a 	bl	8000ce4 <Error_Handler>
  }
  if (HAL_DFSDM_FilterConfigRegChannel(&hdfsdm1_filter0, DFSDM_CHANNEL_0, DFSDM_CONTINUOUS_CONV_ON) != HAL_OK)
 8000470:	2201      	movs	r2, #1
 8000472:	2101      	movs	r1, #1
 8000474:	4804      	ldr	r0, [pc, #16]	; (8000488 <MX_DFSDM1_Init+0xb8>)
 8000476:	f002 fa4f 	bl	8002918 <HAL_DFSDM_FilterConfigRegChannel>
 800047a:	4603      	mov	r3, r0
 800047c:	2b00      	cmp	r3, #0
 800047e:	d001      	beq.n	8000484 <MX_DFSDM1_Init+0xb4>
  {
    Error_Handler();
 8000480:	f000 fc30 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN DFSDM1_Init 2 */

  /* USER CODE END DFSDM1_Init 2 */

}
 8000484:	bf00      	nop
 8000486:	bd80      	pop	{r7, pc}
 8000488:	20000468 	.word	0x20000468
 800048c:	40016100 	.word	0x40016100
 8000490:	2000051c 	.word	0x2000051c
 8000494:	40016000 	.word	0x40016000

08000498 <HAL_DFSDM_FilterMspInit>:
static uint32_t HAL_RCC_DFSDM1_CLK_ENABLED=0;

static uint32_t DFSDM1_Init = 0;

void HAL_DFSDM_FilterMspInit(DFSDM_Filter_HandleTypeDef* dfsdm_filterHandle)
{
 8000498:	b580      	push	{r7, lr}
 800049a:	b0aa      	sub	sp, #168	; 0xa8
 800049c:	af00      	add	r7, sp, #0
 800049e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80004a0:	f107 030c 	add.w	r3, r7, #12
 80004a4:	229c      	movs	r2, #156	; 0x9c
 80004a6:	2100      	movs	r1, #0
 80004a8:	4618      	mov	r0, r3
 80004aa:	f00b fef3 	bl	800c294 <memset>
  if(DFSDM1_Init == 0)
 80004ae:	4b34      	ldr	r3, [pc, #208]	; (8000580 <HAL_DFSDM_FilterMspInit+0xe8>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	2b00      	cmp	r3, #0
 80004b4:	d129      	bne.n	800050a <HAL_DFSDM_FilterMspInit+0x72>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80004b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80004ba:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80004bc:	2300      	movs	r3, #0
 80004be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004c2:	f107 030c 	add.w	r3, r7, #12
 80004c6:	4618      	mov	r0, r3
 80004c8:	f005 f89c 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 80004cc:	4603      	mov	r3, r0
 80004ce:	2b00      	cmp	r3, #0
 80004d0:	d001      	beq.n	80004d6 <HAL_DFSDM_FilterMspInit+0x3e>
    {
      Error_Handler();
 80004d2:	f000 fc07 	bl	8000ce4 <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80004d6:	4b2b      	ldr	r3, [pc, #172]	; (8000584 <HAL_DFSDM_FilterMspInit+0xec>)
 80004d8:	681b      	ldr	r3, [r3, #0]
 80004da:	3301      	adds	r3, #1
 80004dc:	4a29      	ldr	r2, [pc, #164]	; (8000584 <HAL_DFSDM_FilterMspInit+0xec>)
 80004de:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80004e0:	4b28      	ldr	r3, [pc, #160]	; (8000584 <HAL_DFSDM_FilterMspInit+0xec>)
 80004e2:	681b      	ldr	r3, [r3, #0]
 80004e4:	2b01      	cmp	r3, #1
 80004e6:	d10b      	bne.n	8000500 <HAL_DFSDM_FilterMspInit+0x68>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80004e8:	4b27      	ldr	r3, [pc, #156]	; (8000588 <HAL_DFSDM_FilterMspInit+0xf0>)
 80004ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004ec:	4a26      	ldr	r2, [pc, #152]	; (8000588 <HAL_DFSDM_FilterMspInit+0xf0>)
 80004ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80004f2:	6613      	str	r3, [r2, #96]	; 0x60
 80004f4:	4b24      	ldr	r3, [pc, #144]	; (8000588 <HAL_DFSDM_FilterMspInit+0xf0>)
 80004f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80004fc:	60bb      	str	r3, [r7, #8]
 80004fe:	68bb      	ldr	r3, [r7, #8]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000500:	4b1f      	ldr	r3, [pc, #124]	; (8000580 <HAL_DFSDM_FilterMspInit+0xe8>)
 8000502:	681b      	ldr	r3, [r3, #0]
 8000504:	3301      	adds	r3, #1
 8000506:	4a1e      	ldr	r2, [pc, #120]	; (8000580 <HAL_DFSDM_FilterMspInit+0xe8>)
 8000508:	6013      	str	r3, [r2, #0]
  }

    /* DFSDM1 DMA Init */
    /* DFSDM1_FLT0 Init */
  if(dfsdm_filterHandle->Instance == DFSDM1_Filter0){
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	4a1f      	ldr	r2, [pc, #124]	; (800058c <HAL_DFSDM_FilterMspInit+0xf4>)
 8000510:	4293      	cmp	r3, r2
 8000512:	d131      	bne.n	8000578 <HAL_DFSDM_FilterMspInit+0xe0>
    hdma_dfsdm1_flt0.Instance = DMA1_Channel4;
 8000514:	4b1e      	ldr	r3, [pc, #120]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000516:	4a1f      	ldr	r2, [pc, #124]	; (8000594 <HAL_DFSDM_FilterMspInit+0xfc>)
 8000518:	601a      	str	r2, [r3, #0]
    hdma_dfsdm1_flt0.Init.Request = DMA_REQUEST_DFSDM1_FLT0;
 800051a:	4b1d      	ldr	r3, [pc, #116]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 800051c:	2256      	movs	r2, #86	; 0x56
 800051e:	605a      	str	r2, [r3, #4]
    hdma_dfsdm1_flt0.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000520:	4b1b      	ldr	r3, [pc, #108]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000522:	2200      	movs	r2, #0
 8000524:	609a      	str	r2, [r3, #8]
    hdma_dfsdm1_flt0.Init.PeriphInc = DMA_PINC_DISABLE;
 8000526:	4b1a      	ldr	r3, [pc, #104]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000528:	2200      	movs	r2, #0
 800052a:	60da      	str	r2, [r3, #12]
    hdma_dfsdm1_flt0.Init.MemInc = DMA_MINC_ENABLE;
 800052c:	4b18      	ldr	r3, [pc, #96]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 800052e:	2280      	movs	r2, #128	; 0x80
 8000530:	611a      	str	r2, [r3, #16]
    hdma_dfsdm1_flt0.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8000532:	4b17      	ldr	r3, [pc, #92]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000534:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000538:	615a      	str	r2, [r3, #20]
    hdma_dfsdm1_flt0.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800053a:	4b15      	ldr	r3, [pc, #84]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 800053c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8000540:	619a      	str	r2, [r3, #24]
    hdma_dfsdm1_flt0.Init.Mode = DMA_CIRCULAR;
 8000542:	4b13      	ldr	r3, [pc, #76]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000544:	2220      	movs	r2, #32
 8000546:	61da      	str	r2, [r3, #28]
    hdma_dfsdm1_flt0.Init.Priority = DMA_PRIORITY_HIGH;
 8000548:	4b11      	ldr	r3, [pc, #68]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 800054a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800054e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_dfsdm1_flt0) != HAL_OK)
 8000550:	480f      	ldr	r0, [pc, #60]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000552:	f002 fa73 	bl	8002a3c <HAL_DMA_Init>
 8000556:	4603      	mov	r3, r0
 8000558:	2b00      	cmp	r3, #0
 800055a:	d001      	beq.n	8000560 <HAL_DFSDM_FilterMspInit+0xc8>
    {
      Error_Handler();
 800055c:	f000 fbc2 	bl	8000ce4 <Error_Handler>
    }

    /* Several peripheral DMA handle pointers point to the same DMA handle.
     Be aware that there is only one channel to perform all the requested DMAs. */
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaInj,hdma_dfsdm1_flt0);
 8000560:	687b      	ldr	r3, [r7, #4]
 8000562:	4a0b      	ldr	r2, [pc, #44]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000564:	62da      	str	r2, [r3, #44]	; 0x2c
 8000566:	4a0a      	ldr	r2, [pc, #40]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000568:	687b      	ldr	r3, [r7, #4]
 800056a:	6293      	str	r3, [r2, #40]	; 0x28
    __HAL_LINKDMA(dfsdm_filterHandle,hdmaReg,hdma_dfsdm1_flt0);
 800056c:	687b      	ldr	r3, [r7, #4]
 800056e:	4a08      	ldr	r2, [pc, #32]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000570:	629a      	str	r2, [r3, #40]	; 0x28
 8000572:	4a07      	ldr	r2, [pc, #28]	; (8000590 <HAL_DFSDM_FilterMspInit+0xf8>)
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	6293      	str	r3, [r2, #40]	; 0x28
  }

}
 8000578:	bf00      	nop
 800057a:	37a8      	adds	r7, #168	; 0xa8
 800057c:	46bd      	mov	sp, r7
 800057e:	bd80      	pop	{r7, pc}
 8000580:	200001b0 	.word	0x200001b0
 8000584:	200001ac 	.word	0x200001ac
 8000588:	40021000 	.word	0x40021000
 800058c:	40016100 	.word	0x40016100
 8000590:	200004bc 	.word	0x200004bc
 8000594:	40020044 	.word	0x40020044

08000598 <HAL_DFSDM_ChannelMspInit>:

void HAL_DFSDM_ChannelMspInit(DFSDM_Channel_HandleTypeDef* dfsdm_channelHandle)
{
 8000598:	b580      	push	{r7, lr}
 800059a:	b0aa      	sub	sp, #168	; 0xa8
 800059c:	af00      	add	r7, sp, #0
 800059e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80005a0:	f107 030c 	add.w	r3, r7, #12
 80005a4:	229c      	movs	r2, #156	; 0x9c
 80005a6:	2100      	movs	r1, #0
 80005a8:	4618      	mov	r0, r3
 80005aa:	f00b fe73 	bl	800c294 <memset>
  if(DFSDM1_Init == 0)
 80005ae:	4b19      	ldr	r3, [pc, #100]	; (8000614 <HAL_DFSDM_ChannelMspInit+0x7c>)
 80005b0:	681b      	ldr	r3, [r3, #0]
 80005b2:	2b00      	cmp	r3, #0
 80005b4:	d129      	bne.n	800060a <HAL_DFSDM_ChannelMspInit+0x72>
  /* USER CODE BEGIN DFSDM1_MspInit 0 */

  /* USER CODE END DFSDM1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_DFSDM1;
 80005b6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80005ba:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.Dfsdm1ClockSelection = RCC_DFSDM1CLKSOURCE_PCLK;
 80005bc:	2300      	movs	r3, #0
 80005be:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80005c2:	f107 030c 	add.w	r3, r7, #12
 80005c6:	4618      	mov	r0, r3
 80005c8:	f005 f81c 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 80005cc:	4603      	mov	r3, r0
 80005ce:	2b00      	cmp	r3, #0
 80005d0:	d001      	beq.n	80005d6 <HAL_DFSDM_ChannelMspInit+0x3e>
    {
      Error_Handler();
 80005d2:	f000 fb87 	bl	8000ce4 <Error_Handler>
    }

    /* DFSDM1 clock enable */
    HAL_RCC_DFSDM1_CLK_ENABLED++;
 80005d6:	4b10      	ldr	r3, [pc, #64]	; (8000618 <HAL_DFSDM_ChannelMspInit+0x80>)
 80005d8:	681b      	ldr	r3, [r3, #0]
 80005da:	3301      	adds	r3, #1
 80005dc:	4a0e      	ldr	r2, [pc, #56]	; (8000618 <HAL_DFSDM_ChannelMspInit+0x80>)
 80005de:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_DFSDM1_CLK_ENABLED==1){
 80005e0:	4b0d      	ldr	r3, [pc, #52]	; (8000618 <HAL_DFSDM_ChannelMspInit+0x80>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	2b01      	cmp	r3, #1
 80005e6:	d10b      	bne.n	8000600 <HAL_DFSDM_ChannelMspInit+0x68>
      __HAL_RCC_DFSDM1_CLK_ENABLE();
 80005e8:	4b0c      	ldr	r3, [pc, #48]	; (800061c <HAL_DFSDM_ChannelMspInit+0x84>)
 80005ea:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005ec:	4a0b      	ldr	r2, [pc, #44]	; (800061c <HAL_DFSDM_ChannelMspInit+0x84>)
 80005ee:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80005f2:	6613      	str	r3, [r2, #96]	; 0x60
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <HAL_DFSDM_ChannelMspInit+0x84>)
 80005f6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80005f8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80005fc:	60bb      	str	r3, [r7, #8]
 80005fe:	68bb      	ldr	r3, [r7, #8]
    }
  /* USER CODE BEGIN DFSDM1_MspInit 1 */

  /* USER CODE END DFSDM1_MspInit 1 */
  DFSDM1_Init++;
 8000600:	4b04      	ldr	r3, [pc, #16]	; (8000614 <HAL_DFSDM_ChannelMspInit+0x7c>)
 8000602:	681b      	ldr	r3, [r3, #0]
 8000604:	3301      	adds	r3, #1
 8000606:	4a03      	ldr	r2, [pc, #12]	; (8000614 <HAL_DFSDM_ChannelMspInit+0x7c>)
 8000608:	6013      	str	r3, [r2, #0]
  }
}
 800060a:	bf00      	nop
 800060c:	37a8      	adds	r7, #168	; 0xa8
 800060e:	46bd      	mov	sp, r7
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	200001b0 	.word	0x200001b0
 8000618:	200001ac 	.word	0x200001ac
 800061c:	40021000 	.word	0x40021000

08000620 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b082      	sub	sp, #8
 8000624:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000626:	4b12      	ldr	r3, [pc, #72]	; (8000670 <MX_DMA_Init+0x50>)
 8000628:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800062a:	4a11      	ldr	r2, [pc, #68]	; (8000670 <MX_DMA_Init+0x50>)
 800062c:	f043 0304 	orr.w	r3, r3, #4
 8000630:	6493      	str	r3, [r2, #72]	; 0x48
 8000632:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <MX_DMA_Init+0x50>)
 8000634:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000636:	f003 0304 	and.w	r3, r3, #4
 800063a:	607b      	str	r3, [r7, #4]
 800063c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800063e:	4b0c      	ldr	r3, [pc, #48]	; (8000670 <MX_DMA_Init+0x50>)
 8000640:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000642:	4a0b      	ldr	r2, [pc, #44]	; (8000670 <MX_DMA_Init+0x50>)
 8000644:	f043 0301 	orr.w	r3, r3, #1
 8000648:	6493      	str	r3, [r2, #72]	; 0x48
 800064a:	4b09      	ldr	r3, [pc, #36]	; (8000670 <MX_DMA_Init+0x50>)
 800064c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800064e:	f003 0301 	and.w	r3, r3, #1
 8000652:	603b      	str	r3, [r7, #0]
 8000654:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 8000656:	2200      	movs	r2, #0
 8000658:	2100      	movs	r1, #0
 800065a:	200e      	movs	r0, #14
 800065c:	f001 ff8b 	bl	8002576 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000660:	200e      	movs	r0, #14
 8000662:	f001 ffa4 	bl	80025ae <HAL_NVIC_EnableIRQ>

}
 8000666:	bf00      	nop
 8000668:	3708      	adds	r7, #8
 800066a:	46bd      	mov	sp, r7
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	40021000 	.word	0x40021000

08000674 <MX_GPIO_Init>:
/** Configure pins
     PD6   ------> USART2_RX
     PD5   ------> USART2_TX
*/
void MX_GPIO_Init(void)
{
 8000674:	b580      	push	{r7, lr}
 8000676:	b08e      	sub	sp, #56	; 0x38
 8000678:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800067a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800067e:	2200      	movs	r2, #0
 8000680:	601a      	str	r2, [r3, #0]
 8000682:	605a      	str	r2, [r3, #4]
 8000684:	609a      	str	r2, [r3, #8]
 8000686:	60da      	str	r2, [r3, #12]
 8000688:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800068a:	4ba9      	ldr	r3, [pc, #676]	; (8000930 <MX_GPIO_Init+0x2bc>)
 800068c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800068e:	4aa8      	ldr	r2, [pc, #672]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000690:	f043 0302 	orr.w	r3, r3, #2
 8000694:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000696:	4ba6      	ldr	r3, [pc, #664]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000698:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800069a:	f003 0302 	and.w	r3, r3, #2
 800069e:	623b      	str	r3, [r7, #32]
 80006a0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80006a2:	4ba3      	ldr	r3, [pc, #652]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006a6:	4aa2      	ldr	r2, [pc, #648]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006a8:	f043 0308 	orr.w	r3, r3, #8
 80006ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006ae:	4ba0      	ldr	r3, [pc, #640]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006b2:	f003 0308 	and.w	r3, r3, #8
 80006b6:	61fb      	str	r3, [r7, #28]
 80006b8:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ba:	4b9d      	ldr	r3, [pc, #628]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006bc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006be:	4a9c      	ldr	r2, [pc, #624]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006c0:	f043 0304 	orr.w	r3, r3, #4
 80006c4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006c6:	4b9a      	ldr	r3, [pc, #616]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ca:	f003 0304 	and.w	r3, r3, #4
 80006ce:	61bb      	str	r3, [r7, #24]
 80006d0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80006d2:	4b97      	ldr	r3, [pc, #604]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006d6:	4a96      	ldr	r2, [pc, #600]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006d8:	f043 0310 	orr.w	r3, r3, #16
 80006dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006de:	4b94      	ldr	r3, [pc, #592]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006e2:	f003 0310 	and.w	r3, r3, #16
 80006e6:	617b      	str	r3, [r7, #20]
 80006e8:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006ea:	4b91      	ldr	r3, [pc, #580]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006ec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006ee:	4a90      	ldr	r2, [pc, #576]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80006f6:	4b8e      	ldr	r3, [pc, #568]	; (8000930 <MX_GPIO_Init+0x2bc>)
 80006f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	613b      	str	r3, [r7, #16]
 8000700:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000702:	4b8b      	ldr	r3, [pc, #556]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000704:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000706:	4a8a      	ldr	r2, [pc, #552]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000708:	f043 0320 	orr.w	r3, r3, #32
 800070c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800070e:	4b88      	ldr	r3, [pc, #544]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000710:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000712:	f003 0320 	and.w	r3, r3, #32
 8000716:	60fb      	str	r3, [r7, #12]
 8000718:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800071a:	4b85      	ldr	r3, [pc, #532]	; (8000930 <MX_GPIO_Init+0x2bc>)
 800071c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800071e:	4a84      	ldr	r2, [pc, #528]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000720:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000724:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000726:	4b82      	ldr	r3, [pc, #520]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000728:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800072a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800072e:	60bb      	str	r3, [r7, #8]
 8000730:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8000732:	f004 f8b1 	bl	8004898 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000736:	4b7e      	ldr	r3, [pc, #504]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800073a:	4a7d      	ldr	r2, [pc, #500]	; (8000930 <MX_GPIO_Init+0x2bc>)
 800073c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000742:	4b7b      	ldr	r3, [pc, #492]	; (8000930 <MX_GPIO_Init+0x2bc>)
 8000744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800074a:	607b      	str	r3, [r7, #4]
 800074c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_LIS2MDL_GPIO_Port, CS_LIS2MDL_Pin, GPIO_PIN_SET);
 800074e:	2201      	movs	r2, #1
 8000750:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000754:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000758:	f002 fcbc 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, SD_SEL_Pin|SD_EN_Pin|CS_LIS2DW12_Pin|CS_IIS3DHHC_Pin
 800075c:	2201      	movs	r2, #1
 800075e:	f641 4130 	movw	r1, #7216	; 0x1c30
 8000762:	4874      	ldr	r0, [pc, #464]	; (8000934 <MX_GPIO_Init+0x2c0>)
 8000764:	f002 fcb6 	bl	80030d4 <HAL_GPIO_WritePin>
                          |CS_LSM6DSOX_Pin, GPIO_PIN_SET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, USER_LED_Pin|BB_MODE_Pin, GPIO_PIN_RESET);
 8000768:	2200      	movs	r2, #0
 800076a:	2105      	movs	r1, #5
 800076c:	4872      	ldr	r0, [pc, #456]	; (8000938 <MX_GPIO_Init+0x2c4>)
 800076e:	f002 fcb1 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CHG_LED2_GPIO_Port, CHG_LED2_Pin, GPIO_PIN_SET);
 8000772:	2201      	movs	r2, #1
 8000774:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000778:	4870      	ldr	r0, [pc, #448]	; (800093c <MX_GPIO_Init+0x2c8>)
 800077a:	f002 fcab 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LDO_2V7_EN_GPIO_Port, LDO_2V7_EN_Pin, GPIO_PIN_SET);
 800077e:	2201      	movs	r2, #1
 8000780:	2180      	movs	r1, #128	; 0x80
 8000782:	486d      	ldr	r0, [pc, #436]	; (8000938 <MX_GPIO_Init+0x2c4>)
 8000784:	f002 fca6 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SW_SEL_GPIO_Port, SW_SEL_Pin, GPIO_PIN_RESET);
 8000788:	2200      	movs	r2, #0
 800078a:	2110      	movs	r1, #16
 800078c:	486b      	ldr	r0, [pc, #428]	; (800093c <MX_GPIO_Init+0x2c8>)
 800078e:	f002 fca1 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CPU_LED_GPIO_Port, CPU_LED_Pin, GPIO_PIN_RESET);
 8000792:	2200      	movs	r2, #0
 8000794:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000798:	4869      	ldr	r0, [pc, #420]	; (8000940 <MX_GPIO_Init+0x2cc>)
 800079a:	f002 fc9b 	bl	80030d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = INT2_LSM6DSOX_Pin|INT2_IIS3DHHC_Pin;
 800079e:	2348      	movs	r3, #72	; 0x48
 80007a0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80007a2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80007a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80007ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007b0:	4619      	mov	r1, r3
 80007b2:	4860      	ldr	r0, [pc, #384]	; (8000934 <MX_GPIO_Init+0x2c0>)
 80007b4:	f002 fafc 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin */
  GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_TX_Pin;
 80007b8:	2360      	movs	r3, #96	; 0x60
 80007ba:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007bc:	2302      	movs	r3, #2
 80007be:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c0:	2300      	movs	r3, #0
 80007c2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007c4:	2303      	movs	r3, #3
 80007c6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80007c8:	2307      	movs	r3, #7
 80007ca:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007d0:	4619      	mov	r1, r3
 80007d2:	485c      	ldr	r0, [pc, #368]	; (8000944 <MX_GPIO_Init+0x2d0>)
 80007d4:	f002 faec 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CS_LIS2MDL_Pin;
 80007d8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80007dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 80007de:	2311      	movs	r3, #17
 80007e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007e6:	2303      	movs	r3, #3
 80007e8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CS_LIS2MDL_GPIO_Port, &GPIO_InitStruct);
 80007ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007ee:	4619      	mov	r1, r3
 80007f0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80007f4:	f002 fadc 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin */
  GPIO_InitStruct.Pin = SD_SEL_Pin|SD_EN_Pin;
 80007f8:	2330      	movs	r3, #48	; 0x30
 80007fa:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000808:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800080c:	4619      	mov	r1, r3
 800080e:	4849      	ldr	r0, [pc, #292]	; (8000934 <MX_GPIO_Init+0x2c0>)
 8000810:	f002 face 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PFPin PFPin PFPin */
  GPIO_InitStruct.Pin = USER_LED_Pin|BB_MODE_Pin|LDO_2V7_EN_Pin;
 8000814:	2385      	movs	r3, #133	; 0x85
 8000816:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000818:	2301      	movs	r3, #1
 800081a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081c:	2300      	movs	r3, #0
 800081e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000820:	2300      	movs	r3, #0
 8000822:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8000824:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000828:	4619      	mov	r1, r3
 800082a:	4843      	ldr	r0, [pc, #268]	; (8000938 <MX_GPIO_Init+0x2c4>)
 800082c:	f002 fac0 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin */
  GPIO_InitStruct.Pin = CHG_LED2_Pin|SW_SEL_Pin;
 8000830:	f44f 6382 	mov.w	r3, #1040	; 0x410
 8000834:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000836:	2301      	movs	r3, #1
 8000838:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800083a:	2300      	movs	r3, #0
 800083c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083e:	2300      	movs	r3, #0
 8000840:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000842:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000846:	4619      	mov	r1, r3
 8000848:	483c      	ldr	r0, [pc, #240]	; (800093c <MX_GPIO_Init+0x2c8>)
 800084a:	f002 fab1 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CHG_LED_Pin;
 800084e:	2308      	movs	r3, #8
 8000850:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000852:	2300      	movs	r3, #0
 8000854:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CHG_LED_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800085e:	4619      	mov	r1, r3
 8000860:	4836      	ldr	r0, [pc, #216]	; (800093c <MX_GPIO_Init+0x2c8>)
 8000862:	f002 faa5 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PDPin PDPin PDPin */
  GPIO_InitStruct.Pin = INT_LPS22HH_Pin|INT2_LIS2DW12_Pin|INT_HTS221_Pin;
 8000866:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 800086a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800086c:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000870:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	2300      	movs	r3, #0
 8000874:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000876:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800087a:	4619      	mov	r1, r3
 800087c:	4831      	ldr	r0, [pc, #196]	; (8000944 <MX_GPIO_Init+0x2d0>)
 800087e:	f002 fa97 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = CS_LIS2DW12_Pin|CS_IIS3DHHC_Pin|CS_LSM6DSOX_Pin;
 8000882:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8000886:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
 8000888:	2311      	movs	r3, #17
 800088a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088c:	2300      	movs	r3, #0
 800088e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000890:	2303      	movs	r3, #3
 8000892:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000894:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000898:	4619      	mov	r1, r3
 800089a:	4826      	ldr	r0, [pc, #152]	; (8000934 <MX_GPIO_Init+0x2c0>)
 800089c:	f002 fa88 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = CPU_LED_Pin;
 80008a0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80008a4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008a6:	2301      	movs	r3, #1
 80008a8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008aa:	2300      	movs	r3, #0
 80008ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ae:	2300      	movs	r3, #0
 80008b0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(CPU_LED_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008b6:	4619      	mov	r1, r3
 80008b8:	4821      	ldr	r0, [pc, #132]	; (8000940 <MX_GPIO_Init+0x2cc>)
 80008ba:	f002 fa79 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT1_LIS2DW12_Pin;
 80008be:	2320      	movs	r3, #32
 80008c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT1_LIS2DW12_GPIO_Port, &GPIO_InitStruct);
 80008cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008d0:	4619      	mov	r1, r3
 80008d2:	481d      	ldr	r0, [pc, #116]	; (8000948 <MX_GPIO_Init+0x2d4>)
 80008d4:	f002 fa6c 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = INT1_LSM6DSOX_Pin;
 80008d8:	2304      	movs	r3, #4
 80008da:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80008dc:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80008e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e2:	2300      	movs	r3, #0
 80008e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT1_LSM6DSOX_GPIO_Port, &GPIO_InitStruct);
 80008e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80008ea:	4619      	mov	r1, r3
 80008ec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80008f0:	f002 fa5e 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = SD_DETECT_Pin;
 80008f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008f8:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008fa:	2300      	movs	r3, #0
 80008fc:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008fe:	2300      	movs	r3, #0
 8000900:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SD_DETECT_GPIO_Port, &GPIO_InitStruct);
 8000902:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000906:	4619      	mov	r1, r3
 8000908:	480d      	ldr	r0, [pc, #52]	; (8000940 <MX_GPIO_Init+0x2cc>)
 800090a:	f002 fa51 	bl	8002db0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = USER_PB1_Pin;
 800090e:	2302      	movs	r3, #2
 8000910:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000912:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000916:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000918:	2300      	movs	r3, #0
 800091a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(USER_PB1_GPIO_Port, &GPIO_InitStruct);
 800091c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000920:	4619      	mov	r1, r3
 8000922:	4806      	ldr	r0, [pc, #24]	; (800093c <MX_GPIO_Init+0x2c8>)
 8000924:	f002 fa44 	bl	8002db0 <HAL_GPIO_Init>

}
 8000928:	bf00      	nop
 800092a:	3738      	adds	r7, #56	; 0x38
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	40021000 	.word	0x40021000
 8000934:	48001000 	.word	0x48001000
 8000938:	48001400 	.word	0x48001400
 800093c:	48001800 	.word	0x48001800
 8000940:	48000400 	.word	0x48000400
 8000944:	48000c00 	.word	0x48000c00
 8000948:	48000800 	.word	0x48000800

0800094c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000950:	4b1b      	ldr	r3, [pc, #108]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000952:	4a1c      	ldr	r2, [pc, #112]	; (80009c4 <MX_I2C1_Init+0x78>)
 8000954:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00B03FDB;
 8000956:	4b1a      	ldr	r3, [pc, #104]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000958:	4a1b      	ldr	r2, [pc, #108]	; (80009c8 <MX_I2C1_Init+0x7c>)
 800095a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800095c:	4b18      	ldr	r3, [pc, #96]	; (80009c0 <MX_I2C1_Init+0x74>)
 800095e:	2200      	movs	r2, #0
 8000960:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000962:	4b17      	ldr	r3, [pc, #92]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000964:	2201      	movs	r2, #1
 8000966:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000968:	4b15      	ldr	r3, [pc, #84]	; (80009c0 <MX_I2C1_Init+0x74>)
 800096a:	2200      	movs	r2, #0
 800096c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800096e:	4b14      	ldr	r3, [pc, #80]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000970:	2200      	movs	r2, #0
 8000972:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000974:	4b12      	ldr	r3, [pc, #72]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000976:	2200      	movs	r2, #0
 8000978:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800097a:	4b11      	ldr	r3, [pc, #68]	; (80009c0 <MX_I2C1_Init+0x74>)
 800097c:	2200      	movs	r2, #0
 800097e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000980:	4b0f      	ldr	r3, [pc, #60]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000982:	2200      	movs	r2, #0
 8000984:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8000986:	480e      	ldr	r0, [pc, #56]	; (80009c0 <MX_I2C1_Init+0x74>)
 8000988:	f002 fbbc 	bl	8003104 <HAL_I2C_Init>
 800098c:	4603      	mov	r3, r0
 800098e:	2b00      	cmp	r3, #0
 8000990:	d001      	beq.n	8000996 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8000992:	f000 f9a7 	bl	8000ce4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000996:	2100      	movs	r1, #0
 8000998:	4809      	ldr	r0, [pc, #36]	; (80009c0 <MX_I2C1_Init+0x74>)
 800099a:	f002 fc42 	bl	8003222 <HAL_I2CEx_ConfigAnalogFilter>
 800099e:	4603      	mov	r3, r0
 80009a0:	2b00      	cmp	r3, #0
 80009a2:	d001      	beq.n	80009a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80009a4:	f000 f99e 	bl	8000ce4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80009a8:	2100      	movs	r1, #0
 80009aa:	4805      	ldr	r0, [pc, #20]	; (80009c0 <MX_I2C1_Init+0x74>)
 80009ac:	f002 fc84 	bl	80032b8 <HAL_I2CEx_ConfigDigitalFilter>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d001      	beq.n	80009ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80009b6:	f000 f995 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80009ba:	bf00      	nop
 80009bc:	bd80      	pop	{r7, pc}
 80009be:	bf00      	nop
 80009c0:	200005a8 	.word	0x200005a8
 80009c4:	40005400 	.word	0x40005400
 80009c8:	00b03fdb 	.word	0x00b03fdb

080009cc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80009d0:	4b1b      	ldr	r3, [pc, #108]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009d2:	4a1c      	ldr	r2, [pc, #112]	; (8000a44 <MX_I2C3_Init+0x78>)
 80009d4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00B03FDB;
 80009d6:	4b1a      	ldr	r3, [pc, #104]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009d8:	4a1b      	ldr	r2, [pc, #108]	; (8000a48 <MX_I2C3_Init+0x7c>)
 80009da:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80009dc:	4b18      	ldr	r3, [pc, #96]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009de:	2200      	movs	r2, #0
 80009e0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80009e2:	4b17      	ldr	r3, [pc, #92]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009e4:	2201      	movs	r2, #1
 80009e6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80009e8:	4b15      	ldr	r3, [pc, #84]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009ea:	2200      	movs	r2, #0
 80009ec:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80009ee:	4b14      	ldr	r3, [pc, #80]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009f0:	2200      	movs	r2, #0
 80009f2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80009f4:	4b12      	ldr	r3, [pc, #72]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009f6:	2200      	movs	r2, #0
 80009f8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80009fa:	4b11      	ldr	r3, [pc, #68]	; (8000a40 <MX_I2C3_Init+0x74>)
 80009fc:	2200      	movs	r2, #0
 80009fe:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000a00:	4b0f      	ldr	r3, [pc, #60]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a02:	2200      	movs	r2, #0
 8000a04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8000a06:	480e      	ldr	r0, [pc, #56]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a08:	f002 fb7c 	bl	8003104 <HAL_I2C_Init>
 8000a0c:	4603      	mov	r3, r0
 8000a0e:	2b00      	cmp	r3, #0
 8000a10:	d001      	beq.n	8000a16 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8000a12:	f000 f967 	bl	8000ce4 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000a16:	2100      	movs	r1, #0
 8000a18:	4809      	ldr	r0, [pc, #36]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a1a:	f002 fc02 	bl	8003222 <HAL_I2CEx_ConfigAnalogFilter>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	d001      	beq.n	8000a28 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8000a24:	f000 f95e 	bl	8000ce4 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8000a28:	2100      	movs	r1, #0
 8000a2a:	4805      	ldr	r0, [pc, #20]	; (8000a40 <MX_I2C3_Init+0x74>)
 8000a2c:	f002 fc44 	bl	80032b8 <HAL_I2CEx_ConfigDigitalFilter>
 8000a30:	4603      	mov	r3, r0
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d001      	beq.n	8000a3a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8000a36:	f000 f955 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8000a3a:	bf00      	nop
 8000a3c:	bd80      	pop	{r7, pc}
 8000a3e:	bf00      	nop
 8000a40:	20000554 	.word	0x20000554
 8000a44:	40005c00 	.word	0x40005c00
 8000a48:	00b03fdb 	.word	0x00b03fdb

08000a4c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	b0b2      	sub	sp, #200	; 0xc8
 8000a50:	af00      	add	r7, sp, #0
 8000a52:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a54:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000a58:	2200      	movs	r2, #0
 8000a5a:	601a      	str	r2, [r3, #0]
 8000a5c:	605a      	str	r2, [r3, #4]
 8000a5e:	609a      	str	r2, [r3, #8]
 8000a60:	60da      	str	r2, [r3, #12]
 8000a62:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a64:	f107 0318 	add.w	r3, r7, #24
 8000a68:	229c      	movs	r2, #156	; 0x9c
 8000a6a:	2100      	movs	r1, #0
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	f00b fc11 	bl	800c294 <memset>
  if(i2cHandle->Instance==I2C1)
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	4a43      	ldr	r2, [pc, #268]	; (8000b84 <HAL_I2C_MspInit+0x138>)
 8000a78:	4293      	cmp	r3, r2
 8000a7a:	d13b      	bne.n	8000af4 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8000a7c:	2340      	movs	r3, #64	; 0x40
 8000a7e:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8000a80:	2300      	movs	r3, #0
 8000a82:	66fb      	str	r3, [r7, #108]	; 0x6c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a84:	f107 0318 	add.w	r3, r7, #24
 8000a88:	4618      	mov	r0, r3
 8000a8a:	f004 fdbb 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8000a94:	f000 f926 	bl	8000ce4 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a98:	4b3b      	ldr	r3, [pc, #236]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000a9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000a9c:	4a3a      	ldr	r2, [pc, #232]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000a9e:	f043 0302 	orr.w	r3, r3, #2
 8000aa2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000aa4:	4b38      	ldr	r3, [pc, #224]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000aa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000aa8:	f003 0302 	and.w	r3, r3, #2
 8000aac:	617b      	str	r3, [r7, #20]
 8000aae:	697b      	ldr	r3, [r7, #20]
    /**I2C1 GPIO Configuration
    PB7     ------> I2C1_SDA
    PB6     ------> I2C1_SCL
    */
    GPIO_InitStruct.Pin = I2C1_SDA_Pin|I2C1_SCL_Pin;
 8000ab0:	23c0      	movs	r3, #192	; 0xc0
 8000ab2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000ab6:	2312      	movs	r3, #18
 8000ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000abc:	2301      	movs	r3, #1
 8000abe:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ac2:	2303      	movs	r3, #3
 8000ac4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000ac8:	2304      	movs	r3, #4
 8000aca:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000ace:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000ad2:	4619      	mov	r1, r3
 8000ad4:	482d      	ldr	r0, [pc, #180]	; (8000b8c <HAL_I2C_MspInit+0x140>)
 8000ad6:	f002 f96b 	bl	8002db0 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000ada:	4b2b      	ldr	r3, [pc, #172]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000adc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000ade:	4a2a      	ldr	r2, [pc, #168]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000ae0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000ae4:	6593      	str	r3, [r2, #88]	; 0x58
 8000ae6:	4b28      	ldr	r3, [pc, #160]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000ae8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000aea:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aee:	613b      	str	r3, [r7, #16]
 8000af0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8000af2:	e043      	b.n	8000b7c <HAL_I2C_MspInit+0x130>
  else if(i2cHandle->Instance==I2C3)
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	681b      	ldr	r3, [r3, #0]
 8000af8:	4a25      	ldr	r2, [pc, #148]	; (8000b90 <HAL_I2C_MspInit+0x144>)
 8000afa:	4293      	cmp	r3, r2
 8000afc:	d13e      	bne.n	8000b7c <HAL_I2C_MspInit+0x130>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8000afe:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000b02:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8000b04:	2300      	movs	r3, #0
 8000b06:	677b      	str	r3, [r7, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b08:	f107 0318 	add.w	r3, r7, #24
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	f004 fd79 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b00      	cmp	r3, #0
 8000b16:	d001      	beq.n	8000b1c <HAL_I2C_MspInit+0xd0>
      Error_Handler();
 8000b18:	f000 f8e4 	bl	8000ce4 <Error_Handler>
    __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b1c:	4b1a      	ldr	r3, [pc, #104]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b1e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b20:	4a19      	ldr	r2, [pc, #100]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b22:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8000b26:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000b28:	4b17      	ldr	r3, [pc, #92]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b2a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000b2c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8000b30:	60fb      	str	r3, [r7, #12]
 8000b32:	68fb      	ldr	r3, [r7, #12]
    HAL_PWREx_EnableVddIO2();
 8000b34:	f003 feb0 	bl	8004898 <HAL_PWREx_EnableVddIO2>
    GPIO_InitStruct.Pin = I2C3_SDA_Pin|I2C3_SCL_Pin;
 8000b38:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8000b3c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000b40:	2312      	movs	r3, #18
 8000b42:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000b46:	2301      	movs	r3, #1
 8000b48:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b4c:	2303      	movs	r3, #3
 8000b4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8000b52:	2304      	movs	r3, #4
 8000b54:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000b58:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8000b5c:	4619      	mov	r1, r3
 8000b5e:	480d      	ldr	r0, [pc, #52]	; (8000b94 <HAL_I2C_MspInit+0x148>)
 8000b60:	f002 f926 	bl	8002db0 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8000b64:	4b08      	ldr	r3, [pc, #32]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b68:	4a07      	ldr	r2, [pc, #28]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b6a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8000b6e:	6593      	str	r3, [r2, #88]	; 0x58
 8000b70:	4b05      	ldr	r3, [pc, #20]	; (8000b88 <HAL_I2C_MspInit+0x13c>)
 8000b72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b74:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000b78:	60bb      	str	r3, [r7, #8]
 8000b7a:	68bb      	ldr	r3, [r7, #8]
}
 8000b7c:	bf00      	nop
 8000b7e:	37c8      	adds	r7, #200	; 0xc8
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bd80      	pop	{r7, pc}
 8000b84:	40005400 	.word	0x40005400
 8000b88:	40021000 	.word	0x40021000
 8000b8c:	48000400 	.word	0x48000400
 8000b90:	40005c00 	.word	0x40005c00
 8000b94:	48001800 	.word	0x48001800

08000b98 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b9e:	f000 fc8e 	bl	80014be <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000ba2:	f000 f841 	bl	8000c28 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000ba6:	f7ff fd65 	bl	8000674 <MX_GPIO_Init>
  MX_DMA_Init();
 8000baa:	f7ff fd39 	bl	8000620 <MX_DMA_Init>
  MX_ADC1_Init();
 8000bae:	f7ff fb25 	bl	80001fc <MX_ADC1_Init>
  MX_DFSDM1_Init();
 8000bb2:	f7ff fc0d 	bl	80003d0 <MX_DFSDM1_Init>
  MX_I2C1_Init();
 8000bb6:	f7ff fec9 	bl	800094c <MX_I2C1_Init>
  MX_I2C3_Init();
 8000bba:	f7ff ff07 	bl	80009cc <MX_I2C3_Init>
  MX_RTC_Init();
 8000bbe:	f000 f897 	bl	8000cf0 <MX_RTC_Init>
  //MX_SDMMC1_SD_Init();
  MX_SPI1_Init();
 8000bc2:	f000 f923 	bl	8000e0c <MX_SPI1_Init>
  MX_SPI2_Init();
 8000bc6:	f000 f95f 	bl	8000e88 <MX_SPI2_Init>
  MX_SPI3_Init();
 8000bca:	f000 f99b 	bl	8000f04 <MX_SPI3_Init>
  MX_TIM2_Init();
 8000bce:	f000 fb47 	bl	8001260 <MX_TIM2_Init>
  MX_TIM6_Init();
 8000bd2:	f000 fb93 	bl	80012fc <MX_TIM6_Init>
  MX_TIM7_Init();
 8000bd6:	f000 fbc7 	bl	8001368 <MX_TIM7_Init>
  MX_USB_DEVICE_Init();
 8000bda:	f00a fd13 	bl	800b604 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
  // Initizalize all the peripherals
  lsm6dsox_struct_init();
 8000bde:	f00a fcf9 	bl	800b5d4 <lsm6dsox_struct_init>
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  // Read who i am
	  uint8_t whoiam;
	  int not = 0;
 8000be2:	2300      	movs	r3, #0
 8000be4:	60fb      	str	r3, [r7, #12]
	  lsm6dsox_device_id_get(&LSM6DSOX_ctx, &whoiam);
 8000be6:	1dfb      	adds	r3, r7, #7
 8000be8:	4619      	mov	r1, r3
 8000bea:	480d      	ldr	r0, [pc, #52]	; (8000c20 <main+0x88>)
 8000bec:	f008 fff9 	bl	8009be2 <lsm6dsox_device_id_get>
	  if(whoiam != 0x6C)
 8000bf0:	79fb      	ldrb	r3, [r7, #7]
 8000bf2:	2b6c      	cmp	r3, #108	; 0x6c
 8000bf4:	d001      	beq.n	8000bfa <main+0x62>
		  not = 1;
 8000bf6:	2301      	movs	r3, #1
 8000bf8:	60fb      	str	r3, [r7, #12]
 8000bfa:	4b0a      	ldr	r3, [pc, #40]	; (8000c24 <main+0x8c>)
 8000bfc:	2200      	movs	r2, #0
 8000bfe:	801a      	strh	r2, [r3, #0]

	  // Read temperature data
	  memset(&data_temperature_raw, 0x00, sizeof(uint16_t));
	  lsm6dsox_temperature_raw_get(&LSM6DSOX_ctx, &data_temperature_raw);
 8000c00:	4908      	ldr	r1, [pc, #32]	; (8000c24 <main+0x8c>)
 8000c02:	4807      	ldr	r0, [pc, #28]	; (8000c20 <main+0x88>)
 8000c04:	f008 ffca 	bl	8009b9c <lsm6dsox_temperature_raw_get>
	  float_t temp_C = lsm6dsox_from_lsb_to_celsius(data_temperature_raw);
 8000c08:	4b06      	ldr	r3, [pc, #24]	; (8000c24 <main+0x8c>)
 8000c0a:	881b      	ldrh	r3, [r3, #0]
 8000c0c:	b21b      	sxth	r3, r3
 8000c0e:	4618      	mov	r0, r3
 8000c10:	f008 ffa8 	bl	8009b64 <lsm6dsox_from_lsb_to_celsius>
 8000c14:	ed87 0a02 	vstr	s0, [r7, #8]
	  not = 0;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	60fb      	str	r3, [r7, #12]
  {
 8000c1c:	e7e1      	b.n	8000be2 <main+0x4a>
 8000c1e:	bf00      	nop
 8000c20:	200008b4 	.word	0x200008b4
 8000c24:	200001b4 	.word	0x200001b4

08000c28 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	b096      	sub	sp, #88	; 0x58
 8000c2c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c2e:	f107 0314 	add.w	r3, r7, #20
 8000c32:	2244      	movs	r2, #68	; 0x44
 8000c34:	2100      	movs	r1, #0
 8000c36:	4618      	mov	r0, r3
 8000c38:	f00b fb2c 	bl	800c294 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c3c:	463b      	mov	r3, r7
 8000c3e:	2200      	movs	r2, #0
 8000c40:	601a      	str	r2, [r3, #0]
 8000c42:	605a      	str	r2, [r3, #4]
 8000c44:	609a      	str	r2, [r3, #8]
 8000c46:	60da      	str	r2, [r3, #12]
 8000c48:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000c4a:	2000      	movs	r0, #0
 8000c4c:	f003 fd70 	bl	8004730 <HAL_PWREx_ControlVoltageScaling>
 8000c50:	4603      	mov	r3, r0
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d001      	beq.n	8000c5a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000c56:	f000 f845 	bl	8000ce4 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000c5a:	f003 fd39 	bl	80046d0 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000c5e:	4b20      	ldr	r3, [pc, #128]	; (8000ce0 <SystemClock_Config+0xb8>)
 8000c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000c64:	4a1e      	ldr	r2, [pc, #120]	; (8000ce0 <SystemClock_Config+0xb8>)
 8000c66:	f023 0318 	bic.w	r3, r3, #24
 8000c6a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSE
 8000c6e:	2325      	movs	r3, #37	; 0x25
 8000c70:	617b      	str	r3, [r7, #20]
                              |RCC_OSCILLATORTYPE_LSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c72:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000c76:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000c78:	2301      	movs	r3, #1
 8000c7a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000c7c:	2301      	movs	r3, #1
 8000c7e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c80:	2302      	movs	r3, #2
 8000c82:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c84:	2303      	movs	r3, #3
 8000c86:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000c88:	2304      	movs	r3, #4
 8000c8a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000c8c:	233c      	movs	r3, #60	; 0x3c
 8000c8e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV5;
 8000c90:	2305      	movs	r3, #5
 8000c92:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000c94:	2302      	movs	r3, #2
 8000c96:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000c98:	2302      	movs	r3, #2
 8000c9a:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c9c:	f107 0314 	add.w	r3, r7, #20
 8000ca0:	4618      	mov	r0, r3
 8000ca2:	f003 fe09 	bl	80048b8 <HAL_RCC_OscConfig>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <SystemClock_Config+0x88>
  {
    Error_Handler();
 8000cac:	f000 f81a 	bl	8000ce4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cb0:	230f      	movs	r3, #15
 8000cb2:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000cb8:	2300      	movs	r3, #0
 8000cba:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000cc4:	463b      	mov	r3, r7
 8000cc6:	2105      	movs	r1, #5
 8000cc8:	4618      	mov	r0, r3
 8000cca:	f004 fa0d 	bl	80050e8 <HAL_RCC_ClockConfig>
 8000cce:	4603      	mov	r3, r0
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d001      	beq.n	8000cd8 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000cd4:	f000 f806 	bl	8000ce4 <Error_Handler>
  }
}
 8000cd8:	bf00      	nop
 8000cda:	3758      	adds	r7, #88	; 0x58
 8000cdc:	46bd      	mov	sp, r7
 8000cde:	bd80      	pop	{r7, pc}
 8000ce0:	40021000 	.word	0x40021000

08000ce4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000ce4:	b480      	push	{r7}
 8000ce6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000ce8:	b672      	cpsid	i
}
 8000cea:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000cec:	e7fe      	b.n	8000cec <Error_Handler+0x8>
	...

08000cf0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b086      	sub	sp, #24
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000cf6:	1d3b      	adds	r3, r7, #4
 8000cf8:	2200      	movs	r2, #0
 8000cfa:	601a      	str	r2, [r3, #0]
 8000cfc:	605a      	str	r2, [r3, #4]
 8000cfe:	609a      	str	r2, [r3, #8]
 8000d00:	60da      	str	r2, [r3, #12]
 8000d02:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000d04:	2300      	movs	r3, #0
 8000d06:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000d08:	4b25      	ldr	r3, [pc, #148]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d0a:	4a26      	ldr	r2, [pc, #152]	; (8000da4 <MX_RTC_Init+0xb4>)
 8000d0c:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000d0e:	4b24      	ldr	r3, [pc, #144]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d10:	2200      	movs	r2, #0
 8000d12:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000d14:	4b22      	ldr	r3, [pc, #136]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d16:	227f      	movs	r2, #127	; 0x7f
 8000d18:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000d1a:	4b21      	ldr	r3, [pc, #132]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d1c:	22ff      	movs	r2, #255	; 0xff
 8000d1e:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000d20:	4b1f      	ldr	r3, [pc, #124]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000d26:	4b1e      	ldr	r3, [pc, #120]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d28:	2200      	movs	r2, #0
 8000d2a:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000d2c:	4b1c      	ldr	r3, [pc, #112]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d2e:	2200      	movs	r2, #0
 8000d30:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000d32:	4b1b      	ldr	r3, [pc, #108]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d34:	2200      	movs	r2, #0
 8000d36:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000d38:	4819      	ldr	r0, [pc, #100]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d3a:	f005 f9db 	bl	80060f4 <HAL_RTC_Init>
 8000d3e:	4603      	mov	r3, r0
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d001      	beq.n	8000d48 <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000d44:	f7ff ffce 	bl	8000ce4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0;
 8000d48:	2300      	movs	r3, #0
 8000d4a:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0;
 8000d4c:	2300      	movs	r3, #0
 8000d4e:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0;
 8000d50:	2300      	movs	r3, #0
 8000d52:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000d54:	2300      	movs	r3, #0
 8000d56:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000d5c:	1d3b      	adds	r3, r7, #4
 8000d5e:	2200      	movs	r2, #0
 8000d60:	4619      	mov	r1, r3
 8000d62:	480f      	ldr	r0, [pc, #60]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d64:	f005 fa41 	bl	80061ea <HAL_RTC_SetTime>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	d001      	beq.n	8000d72 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000d6e:	f7ff ffb9 	bl	8000ce4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_TUESDAY;
 8000d72:	2302      	movs	r3, #2
 8000d74:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8000d76:	2304      	movs	r3, #4
 8000d78:	707b      	strb	r3, [r7, #1]
  sDate.Date = 3;
 8000d7a:	2303      	movs	r3, #3
 8000d7c:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 20;
 8000d7e:	2314      	movs	r3, #20
 8000d80:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000d82:	463b      	mov	r3, r7
 8000d84:	2200      	movs	r2, #0
 8000d86:	4619      	mov	r1, r3
 8000d88:	4805      	ldr	r0, [pc, #20]	; (8000da0 <MX_RTC_Init+0xb0>)
 8000d8a:	f005 facb 	bl	8006324 <HAL_RTC_SetDate>
 8000d8e:	4603      	mov	r3, r0
 8000d90:	2b00      	cmp	r3, #0
 8000d92:	d001      	beq.n	8000d98 <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000d94:	f7ff ffa6 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000d98:	bf00      	nop
 8000d9a:	3718      	adds	r7, #24
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	bd80      	pop	{r7, pc}
 8000da0:	200005fc 	.word	0x200005fc
 8000da4:	40002800 	.word	0x40002800

08000da8 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000da8:	b580      	push	{r7, lr}
 8000daa:	b0aa      	sub	sp, #168	; 0xa8
 8000dac:	af00      	add	r7, sp, #0
 8000dae:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000db0:	f107 030c 	add.w	r3, r7, #12
 8000db4:	229c      	movs	r2, #156	; 0x9c
 8000db6:	2100      	movs	r1, #0
 8000db8:	4618      	mov	r0, r3
 8000dba:	f00b fa6b 	bl	800c294 <memset>
  if(rtcHandle->Instance==RTC)
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	681b      	ldr	r3, [r3, #0]
 8000dc2:	4a10      	ldr	r2, [pc, #64]	; (8000e04 <HAL_RTC_MspInit+0x5c>)
 8000dc4:	4293      	cmp	r3, r2
 8000dc6:	d118      	bne.n	8000dfa <HAL_RTC_MspInit+0x52>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000dc8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000dcc:	60fb      	str	r3, [r7, #12]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000dce:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000dd2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000dd6:	f107 030c 	add.w	r3, r7, #12
 8000dda:	4618      	mov	r0, r3
 8000ddc:	f004 fc12 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 8000de0:	4603      	mov	r3, r0
 8000de2:	2b00      	cmp	r3, #0
 8000de4:	d001      	beq.n	8000dea <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000de6:	f7ff ff7d 	bl	8000ce4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000dea:	4b07      	ldr	r3, [pc, #28]	; (8000e08 <HAL_RTC_MspInit+0x60>)
 8000dec:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000df0:	4a05      	ldr	r2, [pc, #20]	; (8000e08 <HAL_RTC_MspInit+0x60>)
 8000df2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000df6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000dfa:	bf00      	nop
 8000dfc:	37a8      	adds	r7, #168	; 0xa8
 8000dfe:	46bd      	mov	sp, r7
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40002800 	.word	0x40002800
 8000e08:	40021000 	.word	0x40021000

08000e0c <MX_SPI1_Init>:
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000e10:	4b1b      	ldr	r3, [pc, #108]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e12:	4a1c      	ldr	r2, [pc, #112]	; (8000e84 <MX_SPI1_Init+0x78>)
 8000e14:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000e16:	4b1a      	ldr	r3, [pc, #104]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e18:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e1c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000e1e:	4b18      	ldr	r3, [pc, #96]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e20:	2200      	movs	r2, #0
 8000e22:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000e24:	4b16      	ldr	r3, [pc, #88]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e26:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000e2a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000e2c:	4b14      	ldr	r3, [pc, #80]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e2e:	2202      	movs	r2, #2
 8000e30:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000e32:	4b13      	ldr	r3, [pc, #76]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e34:	2201      	movs	r2, #1
 8000e36:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000e38:	4b11      	ldr	r3, [pc, #68]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e3a:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000e3e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000e40:	4b0f      	ldr	r3, [pc, #60]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e42:	2218      	movs	r2, #24
 8000e44:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000e46:	4b0e      	ldr	r3, [pc, #56]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000e4c:	4b0c      	ldr	r3, [pc, #48]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e4e:	2200      	movs	r2, #0
 8000e50:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000e52:	4b0b      	ldr	r3, [pc, #44]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e54:	2200      	movs	r2, #0
 8000e56:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000e58:	4b09      	ldr	r3, [pc, #36]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e5a:	2207      	movs	r2, #7
 8000e5c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000e5e:	4b08      	ldr	r3, [pc, #32]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e60:	2200      	movs	r2, #0
 8000e62:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000e64:	4b06      	ldr	r3, [pc, #24]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e66:	2200      	movs	r2, #0
 8000e68:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000e6a:	4805      	ldr	r0, [pc, #20]	; (8000e80 <MX_SPI1_Init+0x74>)
 8000e6c:	f005 fe3a 	bl	8006ae4 <HAL_SPI_Init>
 8000e70:	4603      	mov	r3, r0
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d001      	beq.n	8000e7a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000e76:	f7ff ff35 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000e7a:	bf00      	nop
 8000e7c:	bd80      	pop	{r7, pc}
 8000e7e:	bf00      	nop
 8000e80:	20000768 	.word	0x20000768
 8000e84:	40013000 	.word	0x40013000

08000e88 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000e8c:	4b1b      	ldr	r3, [pc, #108]	; (8000efc <MX_SPI2_Init+0x74>)
 8000e8e:	4a1c      	ldr	r2, [pc, #112]	; (8000f00 <MX_SPI2_Init+0x78>)
 8000e90:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000e92:	4b1a      	ldr	r3, [pc, #104]	; (8000efc <MX_SPI2_Init+0x74>)
 8000e94:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000e98:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000e9a:	4b18      	ldr	r3, [pc, #96]	; (8000efc <MX_SPI2_Init+0x74>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ea0:	4b16      	ldr	r3, [pc, #88]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ea2:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000ea6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ea8:	4b14      	ldr	r3, [pc, #80]	; (8000efc <MX_SPI2_Init+0x74>)
 8000eaa:	2200      	movs	r2, #0
 8000eac:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000eae:	4b13      	ldr	r3, [pc, #76]	; (8000efc <MX_SPI2_Init+0x74>)
 8000eb0:	2201      	movs	r2, #1
 8000eb2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000eb4:	4b11      	ldr	r3, [pc, #68]	; (8000efc <MX_SPI2_Init+0x74>)
 8000eb6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000eba:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000ebc:	4b0f      	ldr	r3, [pc, #60]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ebe:	2230      	movs	r2, #48	; 0x30
 8000ec0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ec2:	4b0e      	ldr	r3, [pc, #56]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ec4:	2200      	movs	r2, #0
 8000ec6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	; (8000efc <MX_SPI2_Init+0x74>)
 8000eca:	2200      	movs	r2, #0
 8000ecc:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000ece:	4b0b      	ldr	r3, [pc, #44]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ed0:	2200      	movs	r2, #0
 8000ed2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000ed4:	4b09      	ldr	r3, [pc, #36]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ed6:	2207      	movs	r2, #7
 8000ed8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000eda:	4b08      	ldr	r3, [pc, #32]	; (8000efc <MX_SPI2_Init+0x74>)
 8000edc:	2200      	movs	r2, #0
 8000ede:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000ee0:	4b06      	ldr	r3, [pc, #24]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000ee6:	4805      	ldr	r0, [pc, #20]	; (8000efc <MX_SPI2_Init+0x74>)
 8000ee8:	f005 fdfc 	bl	8006ae4 <HAL_SPI_Init>
 8000eec:	4603      	mov	r3, r0
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d001      	beq.n	8000ef6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000ef2:	f7ff fef7 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000ef6:	bf00      	nop
 8000ef8:	bd80      	pop	{r7, pc}
 8000efa:	bf00      	nop
 8000efc:	200006a0 	.word	0x200006a0
 8000f00:	40003800 	.word	0x40003800

08000f04 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8000f08:	4b1b      	ldr	r3, [pc, #108]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f0a:	4a1c      	ldr	r2, [pc, #112]	; (8000f7c <MX_SPI3_Init+0x78>)
 8000f0c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000f0e:	4b1a      	ldr	r3, [pc, #104]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f10:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000f14:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000f16:	4b18      	ldr	r3, [pc, #96]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000f1c:	4b16      	ldr	r3, [pc, #88]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f1e:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8000f22:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8000f24:	4b14      	ldr	r3, [pc, #80]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f26:	2202      	movs	r2, #2
 8000f28:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000f2a:	4b13      	ldr	r3, [pc, #76]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f2c:	2201      	movs	r2, #1
 8000f2e:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000f30:	4b11      	ldr	r3, [pc, #68]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f32:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000f36:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8000f38:	4b0f      	ldr	r3, [pc, #60]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f3a:	2218      	movs	r2, #24
 8000f3c:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000f3e:	4b0e      	ldr	r3, [pc, #56]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000f44:	4b0c      	ldr	r3, [pc, #48]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f46:	2200      	movs	r2, #0
 8000f48:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000f4a:	4b0b      	ldr	r3, [pc, #44]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f4c:	2200      	movs	r2, #0
 8000f4e:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 7;
 8000f50:	4b09      	ldr	r3, [pc, #36]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f52:	2207      	movs	r2, #7
 8000f54:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi3.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000f56:	4b08      	ldr	r3, [pc, #32]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f58:	2200      	movs	r2, #0
 8000f5a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi3.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8000f5c:	4b06      	ldr	r3, [pc, #24]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f5e:	2200      	movs	r2, #0
 8000f60:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000f62:	4805      	ldr	r0, [pc, #20]	; (8000f78 <MX_SPI3_Init+0x74>)
 8000f64:	f005 fdbe 	bl	8006ae4 <HAL_SPI_Init>
 8000f68:	4603      	mov	r3, r0
 8000f6a:	2b00      	cmp	r3, #0
 8000f6c:	d001      	beq.n	8000f72 <MX_SPI3_Init+0x6e>
  {
    Error_Handler();
 8000f6e:	f7ff feb9 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000f72:	bf00      	nop
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	20000704 	.word	0x20000704
 8000f7c:	40003c00 	.word	0x40003c00

08000f80 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000f80:	b580      	push	{r7, lr}
 8000f82:	b08e      	sub	sp, #56	; 0x38
 8000f84:	af00      	add	r7, sp, #0
 8000f86:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	601a      	str	r2, [r3, #0]
 8000f90:	605a      	str	r2, [r3, #4]
 8000f92:	609a      	str	r2, [r3, #8]
 8000f94:	60da      	str	r2, [r3, #12]
 8000f96:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	681b      	ldr	r3, [r3, #0]
 8000f9c:	4a64      	ldr	r2, [pc, #400]	; (8001130 <HAL_SPI_MspInit+0x1b0>)
 8000f9e:	4293      	cmp	r3, r2
 8000fa0:	d13a      	bne.n	8001018 <HAL_SPI_MspInit+0x98>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fa2:	4b64      	ldr	r3, [pc, #400]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fa4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fa6:	4a63      	ldr	r2, [pc, #396]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fa8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000fac:	6613      	str	r3, [r2, #96]	; 0x60
 8000fae:	4b61      	ldr	r3, [pc, #388]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fb0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000fb2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000fb6:	623b      	str	r3, [r7, #32]
 8000fb8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000fba:	4b5e      	ldr	r3, [pc, #376]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fbe:	4a5d      	ldr	r2, [pc, #372]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fc0:	f043 0310 	orr.w	r3, r3, #16
 8000fc4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fc6:	4b5b      	ldr	r3, [pc, #364]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fca:	f003 0310 	and.w	r3, r3, #16
 8000fce:	61fb      	str	r3, [r7, #28]
 8000fd0:	69fb      	ldr	r3, [r7, #28]
    /**SPI1 GPIO Configuration
    PE13     ------> SPI1_SCK
    PE15     ------> SPI1_MOSI
    PE14     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = SPI2_SCKE13_Pin;
 8000fd2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000fd6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000fd8:	2302      	movs	r3, #2
 8000fda:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000fdc:	2301      	movs	r3, #1
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000fe0:	2303      	movs	r3, #3
 8000fe2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000fe4:	2305      	movs	r3, #5
 8000fe6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI2_SCKE13_GPIO_Port, &GPIO_InitStruct);
 8000fe8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000fec:	4619      	mov	r1, r3
 8000fee:	4852      	ldr	r0, [pc, #328]	; (8001138 <HAL_SPI_MspInit+0x1b8>)
 8000ff0:	f001 fede 	bl	8002db0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = SPI1_MOSI_Pin|GPIO_PIN_14;
 8000ff4:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 8000ff8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ffa:	2302      	movs	r3, #2
 8000ffc:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001002:	2303      	movs	r3, #3
 8001004:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001006:	2305      	movs	r3, #5
 8001008:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800100a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800100e:	4619      	mov	r1, r3
 8001010:	4849      	ldr	r0, [pc, #292]	; (8001138 <HAL_SPI_MspInit+0x1b8>)
 8001012:	f001 fecd 	bl	8002db0 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001016:	e086      	b.n	8001126 <HAL_SPI_MspInit+0x1a6>
  else if(spiHandle->Instance==SPI2)
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	681b      	ldr	r3, [r3, #0]
 800101c:	4a47      	ldr	r2, [pc, #284]	; (800113c <HAL_SPI_MspInit+0x1bc>)
 800101e:	4293      	cmp	r3, r2
 8001020:	d144      	bne.n	80010ac <HAL_SPI_MspInit+0x12c>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8001022:	4b44      	ldr	r3, [pc, #272]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001024:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001026:	4a43      	ldr	r2, [pc, #268]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001028:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800102c:	6593      	str	r3, [r2, #88]	; 0x58
 800102e:	4b41      	ldr	r3, [pc, #260]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001030:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001032:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001036:	61bb      	str	r3, [r7, #24]
 8001038:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800103a:	4b3e      	ldr	r3, [pc, #248]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 800103c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800103e:	4a3d      	ldr	r2, [pc, #244]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001040:	f043 0308 	orr.w	r3, r3, #8
 8001044:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001046:	4b3b      	ldr	r3, [pc, #236]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001048:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800104a:	f003 0308 	and.w	r3, r3, #8
 800104e:	617b      	str	r3, [r7, #20]
 8001050:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001052:	4b38      	ldr	r3, [pc, #224]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001054:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001056:	4a37      	ldr	r2, [pc, #220]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001058:	f043 0304 	orr.w	r3, r3, #4
 800105c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800105e:	4b35      	ldr	r3, [pc, #212]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 8001060:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001062:	f003 0304 	and.w	r3, r3, #4
 8001066:	613b      	str	r3, [r7, #16]
 8001068:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_SCK_Pin;
 800106a:	230a      	movs	r3, #10
 800106c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800106e:	2302      	movs	r3, #2
 8001070:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001072:	2300      	movs	r3, #0
 8001074:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001076:	2303      	movs	r3, #3
 8001078:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800107a:	2305      	movs	r3, #5
 800107c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800107e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001082:	4619      	mov	r1, r3
 8001084:	482e      	ldr	r0, [pc, #184]	; (8001140 <HAL_SPI_MspInit+0x1c0>)
 8001086:	f001 fe93 	bl	8002db0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI2_MOSI_Pin;
 800108a:	2308      	movs	r3, #8
 800108c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	2302      	movs	r3, #2
 8001090:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001096:	2303      	movs	r3, #3
 8001098:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800109a:	2305      	movs	r3, #5
 800109c:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI2_MOSI_GPIO_Port, &GPIO_InitStruct);
 800109e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010a2:	4619      	mov	r1, r3
 80010a4:	4827      	ldr	r0, [pc, #156]	; (8001144 <HAL_SPI_MspInit+0x1c4>)
 80010a6:	f001 fe83 	bl	8002db0 <HAL_GPIO_Init>
}
 80010aa:	e03c      	b.n	8001126 <HAL_SPI_MspInit+0x1a6>
  else if(spiHandle->Instance==SPI3)
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4a25      	ldr	r2, [pc, #148]	; (8001148 <HAL_SPI_MspInit+0x1c8>)
 80010b2:	4293      	cmp	r3, r2
 80010b4:	d137      	bne.n	8001126 <HAL_SPI_MspInit+0x1a6>
    __HAL_RCC_SPI3_CLK_ENABLE();
 80010b6:	4b1f      	ldr	r3, [pc, #124]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010ba:	4a1e      	ldr	r2, [pc, #120]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010bc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80010c0:	6593      	str	r3, [r2, #88]	; 0x58
 80010c2:	4b1c      	ldr	r3, [pc, #112]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80010c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80010ca:	60fb      	str	r3, [r7, #12]
 80010cc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010ce:	4b19      	ldr	r3, [pc, #100]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010d2:	4a18      	ldr	r2, [pc, #96]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010d4:	f043 0302 	orr.w	r3, r3, #2
 80010d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010da:	4b16      	ldr	r3, [pc, #88]	; (8001134 <HAL_SPI_MspInit+0x1b4>)
 80010dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010de:	f003 0302 	and.w	r3, r3, #2
 80010e2:	60bb      	str	r3, [r7, #8]
 80010e4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = SPI3_MISO_Pin|SPI3_MOSI_Pin;
 80010e6:	2330      	movs	r3, #48	; 0x30
 80010e8:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010ea:	2302      	movs	r3, #2
 80010ec:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ee:	2300      	movs	r3, #0
 80010f0:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f2:	2303      	movs	r3, #3
 80010f4:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80010f6:	2306      	movs	r3, #6
 80010f8:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80010fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80010fe:	4619      	mov	r1, r3
 8001100:	4812      	ldr	r0, [pc, #72]	; (800114c <HAL_SPI_MspInit+0x1cc>)
 8001102:	f001 fe55 	bl	8002db0 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = SPI3_SCK_Pin;
 8001106:	2308      	movs	r3, #8
 8001108:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800110e:	2301      	movs	r3, #1
 8001110:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001116:	2306      	movs	r3, #6
 8001118:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(SPI3_SCK_GPIO_Port, &GPIO_InitStruct);
 800111a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800111e:	4619      	mov	r1, r3
 8001120:	480a      	ldr	r0, [pc, #40]	; (800114c <HAL_SPI_MspInit+0x1cc>)
 8001122:	f001 fe45 	bl	8002db0 <HAL_GPIO_Init>
}
 8001126:	bf00      	nop
 8001128:	3738      	adds	r7, #56	; 0x38
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40013000 	.word	0x40013000
 8001134:	40021000 	.word	0x40021000
 8001138:	48001000 	.word	0x48001000
 800113c:	40003800 	.word	0x40003800
 8001140:	48000c00 	.word	0x48000c00
 8001144:	48000800 	.word	0x48000800
 8001148:	40003c00 	.word	0x40003c00
 800114c:	48000400 	.word	0x48000400

08001150 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001150:	b480      	push	{r7}
 8001152:	b083      	sub	sp, #12
 8001154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001156:	4b0f      	ldr	r3, [pc, #60]	; (8001194 <HAL_MspInit+0x44>)
 8001158:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800115a:	4a0e      	ldr	r2, [pc, #56]	; (8001194 <HAL_MspInit+0x44>)
 800115c:	f043 0301 	orr.w	r3, r3, #1
 8001160:	6613      	str	r3, [r2, #96]	; 0x60
 8001162:	4b0c      	ldr	r3, [pc, #48]	; (8001194 <HAL_MspInit+0x44>)
 8001164:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001166:	f003 0301 	and.w	r3, r3, #1
 800116a:	607b      	str	r3, [r7, #4]
 800116c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800116e:	4b09      	ldr	r3, [pc, #36]	; (8001194 <HAL_MspInit+0x44>)
 8001170:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001172:	4a08      	ldr	r2, [pc, #32]	; (8001194 <HAL_MspInit+0x44>)
 8001174:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001178:	6593      	str	r3, [r2, #88]	; 0x58
 800117a:	4b06      	ldr	r3, [pc, #24]	; (8001194 <HAL_MspInit+0x44>)
 800117c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800117e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001182:	603b      	str	r3, [r7, #0]
 8001184:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001186:	bf00      	nop
 8001188:	370c      	adds	r7, #12
 800118a:	46bd      	mov	sp, r7
 800118c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001190:	4770      	bx	lr
 8001192:	bf00      	nop
 8001194:	40021000 	.word	0x40021000

08001198 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001198:	b480      	push	{r7}
 800119a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800119c:	e7fe      	b.n	800119c <NMI_Handler+0x4>

0800119e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800119e:	b480      	push	{r7}
 80011a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80011a2:	e7fe      	b.n	80011a2 <HardFault_Handler+0x4>

080011a4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80011a8:	e7fe      	b.n	80011a8 <MemManage_Handler+0x4>

080011aa <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80011aa:	b480      	push	{r7}
 80011ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80011ae:	e7fe      	b.n	80011ae <BusFault_Handler+0x4>

080011b0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80011b0:	b480      	push	{r7}
 80011b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80011b4:	e7fe      	b.n	80011b4 <UsageFault_Handler+0x4>

080011b6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80011b6:	b480      	push	{r7}
 80011b8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80011ba:	bf00      	nop
 80011bc:	46bd      	mov	sp, r7
 80011be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c2:	4770      	bx	lr

080011c4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80011c4:	b480      	push	{r7}
 80011c6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80011c8:	bf00      	nop
 80011ca:	46bd      	mov	sp, r7
 80011cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d0:	4770      	bx	lr

080011d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80011d2:	b480      	push	{r7}
 80011d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80011d6:	bf00      	nop
 80011d8:	46bd      	mov	sp, r7
 80011da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011de:	4770      	bx	lr

080011e0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80011e0:	b580      	push	{r7, lr}
 80011e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80011e4:	f000 f9c0 	bl	8001568 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80011e8:	bf00      	nop
 80011ea:	bd80      	pop	{r7, pc}

080011ec <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 80011ec:	b580      	push	{r7, lr}
 80011ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_dfsdm1_flt0);
 80011f0:	4802      	ldr	r0, [pc, #8]	; (80011fc <DMA1_Channel4_IRQHandler+0x10>)
 80011f2:	f001 fccb 	bl	8002b8c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 80011f6:	bf00      	nop
 80011f8:	bd80      	pop	{r7, pc}
 80011fa:	bf00      	nop
 80011fc:	200004bc 	.word	0x200004bc

08001200 <SDMMC1_IRQHandler>:

/**
  * @brief This function handles SDMMC1 global interrupt.
  */
void SDMMC1_IRQHandler(void)
{
 8001200:	b580      	push	{r7, lr}
 8001202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SDMMC1_IRQn 0 */

  /* USER CODE END SDMMC1_IRQn 0 */
  HAL_SD_IRQHandler(&hsd1);
 8001204:	4802      	ldr	r0, [pc, #8]	; (8001210 <SDMMC1_IRQHandler+0x10>)
 8001206:	f005 f9cb 	bl	80065a0 <HAL_SD_IRQHandler>
  /* USER CODE BEGIN SDMMC1_IRQn 1 */

  /* USER CODE END SDMMC1_IRQn 1 */
}
 800120a:	bf00      	nop
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	20000620 	.word	0x20000620

08001214 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001218:	4802      	ldr	r0, [pc, #8]	; (8001224 <TIM6_DAC_IRQHandler+0x10>)
 800121a:	f006 fbca 	bl	80079b2 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800121e:	bf00      	nop
 8001220:	bd80      	pop	{r7, pc}
 8001222:	bf00      	nop
 8001224:	200007cc 	.word	0x200007cc

08001228 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800122c:	4802      	ldr	r0, [pc, #8]	; (8001238 <OTG_FS_IRQHandler+0x10>)
 800122e:	f002 f9e2 	bl	80035f6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8001232:	bf00      	nop
 8001234:	bd80      	pop	{r7, pc}
 8001236:	bf00      	nop
 8001238:	20001d94 	.word	0x20001d94

0800123c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800123c:	b480      	push	{r7}
 800123e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <SystemInit+0x20>)
 8001242:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001246:	4a05      	ldr	r2, [pc, #20]	; (800125c <SystemInit+0x20>)
 8001248:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800124c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001250:	bf00      	nop
 8001252:	46bd      	mov	sp, r7
 8001254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001258:	4770      	bx	lr
 800125a:	bf00      	nop
 800125c:	e000ed00 	.word	0xe000ed00

08001260 <MX_TIM2_Init>:
TIM_HandleTypeDef htim6;
TIM_HandleTypeDef htim7;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001260:	b580      	push	{r7, lr}
 8001262:	b088      	sub	sp, #32
 8001264:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001266:	f107 0310 	add.w	r3, r7, #16
 800126a:	2200      	movs	r2, #0
 800126c:	601a      	str	r2, [r3, #0]
 800126e:	605a      	str	r2, [r3, #4]
 8001270:	609a      	str	r2, [r3, #8]
 8001272:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001274:	1d3b      	adds	r3, r7, #4
 8001276:	2200      	movs	r2, #0
 8001278:	601a      	str	r2, [r3, #0]
 800127a:	605a      	str	r2, [r3, #4]
 800127c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800127e:	4b1e      	ldr	r3, [pc, #120]	; (80012f8 <MX_TIM2_Init+0x98>)
 8001280:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001284:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 119;
 8001286:	4b1c      	ldr	r3, [pc, #112]	; (80012f8 <MX_TIM2_Init+0x98>)
 8001288:	2277      	movs	r2, #119	; 0x77
 800128a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800128c:	4b1a      	ldr	r3, [pc, #104]	; (80012f8 <MX_TIM2_Init+0x98>)
 800128e:	2200      	movs	r2, #0
 8001290:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 0xFFFFFFFF;
 8001292:	4b19      	ldr	r3, [pc, #100]	; (80012f8 <MX_TIM2_Init+0x98>)
 8001294:	f04f 32ff 	mov.w	r2, #4294967295
 8001298:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129a:	4b17      	ldr	r3, [pc, #92]	; (80012f8 <MX_TIM2_Init+0x98>)
 800129c:	2200      	movs	r2, #0
 800129e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012a0:	4b15      	ldr	r3, [pc, #84]	; (80012f8 <MX_TIM2_Init+0x98>)
 80012a2:	2200      	movs	r2, #0
 80012a4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a6:	4814      	ldr	r0, [pc, #80]	; (80012f8 <MX_TIM2_Init+0x98>)
 80012a8:	f006 fb2c 	bl	8007904 <HAL_TIM_Base_Init>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d001      	beq.n	80012b6 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 80012b2:	f7ff fd17 	bl	8000ce4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80012ba:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012bc:	f107 0310 	add.w	r3, r7, #16
 80012c0:	4619      	mov	r1, r3
 80012c2:	480d      	ldr	r0, [pc, #52]	; (80012f8 <MX_TIM2_Init+0x98>)
 80012c4:	f006 fc94 	bl	8007bf0 <HAL_TIM_ConfigClockSource>
 80012c8:	4603      	mov	r3, r0
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d001      	beq.n	80012d2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 80012ce:	f7ff fd09 	bl	8000ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d2:	2300      	movs	r3, #0
 80012d4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d6:	2300      	movs	r3, #0
 80012d8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012da:	1d3b      	adds	r3, r7, #4
 80012dc:	4619      	mov	r1, r3
 80012de:	4806      	ldr	r0, [pc, #24]	; (80012f8 <MX_TIM2_Init+0x98>)
 80012e0:	f006 feb6 	bl	8008050 <HAL_TIMEx_MasterConfigSynchronization>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d001      	beq.n	80012ee <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80012ea:	f7ff fcfb 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012ee:	bf00      	nop
 80012f0:	3720      	adds	r7, #32
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000818 	.word	0x20000818

080012fc <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001302:	1d3b      	adds	r3, r7, #4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800130c:	4b14      	ldr	r3, [pc, #80]	; (8001360 <MX_TIM6_Init+0x64>)
 800130e:	4a15      	ldr	r2, [pc, #84]	; (8001364 <MX_TIM6_Init+0x68>)
 8001310:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 119;
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <MX_TIM6_Init+0x64>)
 8001314:	2277      	movs	r2, #119	; 0x77
 8001316:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001318:	4b11      	ldr	r3, [pc, #68]	; (8001360 <MX_TIM6_Init+0x64>)
 800131a:	2200      	movs	r2, #0
 800131c:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 1000;
 800131e:	4b10      	ldr	r3, [pc, #64]	; (8001360 <MX_TIM6_Init+0x64>)
 8001320:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001324:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001326:	4b0e      	ldr	r3, [pc, #56]	; (8001360 <MX_TIM6_Init+0x64>)
 8001328:	2200      	movs	r2, #0
 800132a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800132c:	480c      	ldr	r0, [pc, #48]	; (8001360 <MX_TIM6_Init+0x64>)
 800132e:	f006 fae9 	bl	8007904 <HAL_TIM_Base_Init>
 8001332:	4603      	mov	r3, r0
 8001334:	2b00      	cmp	r3, #0
 8001336:	d001      	beq.n	800133c <MX_TIM6_Init+0x40>
  {
    Error_Handler();
 8001338:	f7ff fcd4 	bl	8000ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800133c:	2300      	movs	r3, #0
 800133e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001340:	2300      	movs	r3, #0
 8001342:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001344:	1d3b      	adds	r3, r7, #4
 8001346:	4619      	mov	r1, r3
 8001348:	4805      	ldr	r0, [pc, #20]	; (8001360 <MX_TIM6_Init+0x64>)
 800134a:	f006 fe81 	bl	8008050 <HAL_TIMEx_MasterConfigSynchronization>
 800134e:	4603      	mov	r3, r0
 8001350:	2b00      	cmp	r3, #0
 8001352:	d001      	beq.n	8001358 <MX_TIM6_Init+0x5c>
  {
    Error_Handler();
 8001354:	f7ff fcc6 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001358:	bf00      	nop
 800135a:	3710      	adds	r7, #16
 800135c:	46bd      	mov	sp, r7
 800135e:	bd80      	pop	{r7, pc}
 8001360:	200007cc 	.word	0x200007cc
 8001364:	40001000 	.word	0x40001000

08001368 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	b084      	sub	sp, #16
 800136c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	2200      	movs	r2, #0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	605a      	str	r2, [r3, #4]
 8001376:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8001378:	4b14      	ldr	r3, [pc, #80]	; (80013cc <MX_TIM7_Init+0x64>)
 800137a:	4a15      	ldr	r2, [pc, #84]	; (80013d0 <MX_TIM7_Init+0x68>)
 800137c:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 119;
 800137e:	4b13      	ldr	r3, [pc, #76]	; (80013cc <MX_TIM7_Init+0x64>)
 8001380:	2277      	movs	r2, #119	; 0x77
 8001382:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001384:	4b11      	ldr	r3, [pc, #68]	; (80013cc <MX_TIM7_Init+0x64>)
 8001386:	2200      	movs	r2, #0
 8001388:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 0xFFFF;
 800138a:	4b10      	ldr	r3, [pc, #64]	; (80013cc <MX_TIM7_Init+0x64>)
 800138c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001390:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001392:	4b0e      	ldr	r3, [pc, #56]	; (80013cc <MX_TIM7_Init+0x64>)
 8001394:	2200      	movs	r2, #0
 8001396:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8001398:	480c      	ldr	r0, [pc, #48]	; (80013cc <MX_TIM7_Init+0x64>)
 800139a:	f006 fab3 	bl	8007904 <HAL_TIM_Base_Init>
 800139e:	4603      	mov	r3, r0
 80013a0:	2b00      	cmp	r3, #0
 80013a2:	d001      	beq.n	80013a8 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 80013a4:	f7ff fc9e 	bl	8000ce4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013a8:	2300      	movs	r3, #0
 80013aa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013ac:	2300      	movs	r3, #0
 80013ae:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 80013b0:	1d3b      	adds	r3, r7, #4
 80013b2:	4619      	mov	r1, r3
 80013b4:	4805      	ldr	r0, [pc, #20]	; (80013cc <MX_TIM7_Init+0x64>)
 80013b6:	f006 fe4b 	bl	8008050 <HAL_TIMEx_MasterConfigSynchronization>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 80013c0:	f7ff fc90 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 80013c4:	bf00      	nop
 80013c6:	3710      	adds	r7, #16
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}
 80013cc:	20000864 	.word	0x20000864
 80013d0:	40001400 	.word	0x40001400

080013d4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	b086      	sub	sp, #24
 80013d8:	af00      	add	r7, sp, #0
 80013da:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80013e4:	d10c      	bne.n	8001400 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80013e6:	4b1e      	ldr	r3, [pc, #120]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 80013e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ea:	4a1d      	ldr	r2, [pc, #116]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 80013ec:	f043 0301 	orr.w	r3, r3, #1
 80013f0:	6593      	str	r3, [r2, #88]	; 0x58
 80013f2:	4b1b      	ldr	r3, [pc, #108]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 80013f4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013f6:	f003 0301 	and.w	r3, r3, #1
 80013fa:	617b      	str	r3, [r7, #20]
 80013fc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM7_CLK_ENABLE();
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }
}
 80013fe:	e02a      	b.n	8001456 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM6)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a17      	ldr	r2, [pc, #92]	; (8001464 <HAL_TIM_Base_MspInit+0x90>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d114      	bne.n	8001434 <HAL_TIM_Base_MspInit+0x60>
    __HAL_RCC_TIM6_CLK_ENABLE();
 800140a:	4b15      	ldr	r3, [pc, #84]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 800140c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800140e:	4a14      	ldr	r2, [pc, #80]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 8001410:	f043 0310 	orr.w	r3, r3, #16
 8001414:	6593      	str	r3, [r2, #88]	; 0x58
 8001416:	4b12      	ldr	r3, [pc, #72]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 8001418:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800141a:	f003 0310 	and.w	r3, r3, #16
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 0, 0);
 8001422:	2200      	movs	r2, #0
 8001424:	2100      	movs	r1, #0
 8001426:	2036      	movs	r0, #54	; 0x36
 8001428:	f001 f8a5 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800142c:	2036      	movs	r0, #54	; 0x36
 800142e:	f001 f8be 	bl	80025ae <HAL_NVIC_EnableIRQ>
}
 8001432:	e010      	b.n	8001456 <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM7)
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a0b      	ldr	r2, [pc, #44]	; (8001468 <HAL_TIM_Base_MspInit+0x94>)
 800143a:	4293      	cmp	r3, r2
 800143c:	d10b      	bne.n	8001456 <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM7_CLK_ENABLE();
 800143e:	4b08      	ldr	r3, [pc, #32]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 8001440:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001442:	4a07      	ldr	r2, [pc, #28]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 8001444:	f043 0320 	orr.w	r3, r3, #32
 8001448:	6593      	str	r3, [r2, #88]	; 0x58
 800144a:	4b05      	ldr	r3, [pc, #20]	; (8001460 <HAL_TIM_Base_MspInit+0x8c>)
 800144c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800144e:	f003 0320 	and.w	r3, r3, #32
 8001452:	60fb      	str	r3, [r7, #12]
 8001454:	68fb      	ldr	r3, [r7, #12]
}
 8001456:	bf00      	nop
 8001458:	3718      	adds	r7, #24
 800145a:	46bd      	mov	sp, r7
 800145c:	bd80      	pop	{r7, pc}
 800145e:	bf00      	nop
 8001460:	40021000 	.word	0x40021000
 8001464:	40001000 	.word	0x40001000
 8001468:	40001400 	.word	0x40001400

0800146c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800146c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80014a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001470:	f7ff fee4 	bl	800123c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001474:	480c      	ldr	r0, [pc, #48]	; (80014a8 <LoopForever+0x6>)
  ldr r1, =_edata
 8001476:	490d      	ldr	r1, [pc, #52]	; (80014ac <LoopForever+0xa>)
  ldr r2, =_sidata
 8001478:	4a0d      	ldr	r2, [pc, #52]	; (80014b0 <LoopForever+0xe>)
  movs r3, #0
 800147a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800147c:	e002      	b.n	8001484 <LoopCopyDataInit>

0800147e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800147e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001480:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001482:	3304      	adds	r3, #4

08001484 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001484:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001486:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001488:	d3f9      	bcc.n	800147e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800148a:	4a0a      	ldr	r2, [pc, #40]	; (80014b4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800148c:	4c0a      	ldr	r4, [pc, #40]	; (80014b8 <LoopForever+0x16>)
  movs r3, #0
 800148e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001490:	e001      	b.n	8001496 <LoopFillZerobss>

08001492 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001492:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001494:	3204      	adds	r2, #4

08001496 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001496:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001498:	d3fb      	bcc.n	8001492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800149a:	f00a fed7 	bl	800c24c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800149e:	f7ff fb7b 	bl	8000b98 <main>

080014a2 <LoopForever>:

LoopForever:
    b LoopForever
 80014a2:	e7fe      	b.n	80014a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80014a4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80014a8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014ac:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 80014b0:	0800c34c 	.word	0x0800c34c
  ldr r2, =_sbss
 80014b4:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 80014b8:	200022a0 	.word	0x200022a0

080014bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80014bc:	e7fe      	b.n	80014bc <ADC1_IRQHandler>

080014be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014be:	b580      	push	{r7, lr}
 80014c0:	b082      	sub	sp, #8
 80014c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80014c4:	2300      	movs	r3, #0
 80014c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80014c8:	2003      	movs	r0, #3
 80014ca:	f001 f849 	bl	8002560 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80014ce:	2000      	movs	r0, #0
 80014d0:	f000 f80e 	bl	80014f0 <HAL_InitTick>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d002      	beq.n	80014e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80014da:	2301      	movs	r3, #1
 80014dc:	71fb      	strb	r3, [r7, #7]
 80014de:	e001      	b.n	80014e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80014e0:	f7ff fe36 	bl	8001150 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80014e4:	79fb      	ldrb	r3, [r7, #7]
}
 80014e6:	4618      	mov	r0, r3
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}
	...

080014f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b084      	sub	sp, #16
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80014f8:	2300      	movs	r3, #0
 80014fa:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80014fc:	4b17      	ldr	r3, [pc, #92]	; (800155c <HAL_InitTick+0x6c>)
 80014fe:	781b      	ldrb	r3, [r3, #0]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d023      	beq.n	800154c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001504:	4b16      	ldr	r3, [pc, #88]	; (8001560 <HAL_InitTick+0x70>)
 8001506:	681a      	ldr	r2, [r3, #0]
 8001508:	4b14      	ldr	r3, [pc, #80]	; (800155c <HAL_InitTick+0x6c>)
 800150a:	781b      	ldrb	r3, [r3, #0]
 800150c:	4619      	mov	r1, r3
 800150e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001512:	fbb3 f3f1 	udiv	r3, r3, r1
 8001516:	fbb2 f3f3 	udiv	r3, r2, r3
 800151a:	4618      	mov	r0, r3
 800151c:	f001 f855 	bl	80025ca <HAL_SYSTICK_Config>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d10f      	bne.n	8001546 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	2b0f      	cmp	r3, #15
 800152a:	d809      	bhi.n	8001540 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800152c:	2200      	movs	r2, #0
 800152e:	6879      	ldr	r1, [r7, #4]
 8001530:	f04f 30ff 	mov.w	r0, #4294967295
 8001534:	f001 f81f 	bl	8002576 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001538:	4a0a      	ldr	r2, [pc, #40]	; (8001564 <HAL_InitTick+0x74>)
 800153a:	687b      	ldr	r3, [r7, #4]
 800153c:	6013      	str	r3, [r2, #0]
 800153e:	e007      	b.n	8001550 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001540:	2301      	movs	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	e004      	b.n	8001550 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	73fb      	strb	r3, [r7, #15]
 800154a:	e001      	b.n	8001550 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800154c:	2301      	movs	r3, #1
 800154e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001550:	7bfb      	ldrb	r3, [r7, #15]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3710      	adds	r7, #16
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	20000008 	.word	0x20000008
 8001560:	20000000 	.word	0x20000000
 8001564:	20000004 	.word	0x20000004

08001568 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001568:	b480      	push	{r7}
 800156a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800156c:	4b06      	ldr	r3, [pc, #24]	; (8001588 <HAL_IncTick+0x20>)
 800156e:	781b      	ldrb	r3, [r3, #0]
 8001570:	461a      	mov	r2, r3
 8001572:	4b06      	ldr	r3, [pc, #24]	; (800158c <HAL_IncTick+0x24>)
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4413      	add	r3, r2
 8001578:	4a04      	ldr	r2, [pc, #16]	; (800158c <HAL_IncTick+0x24>)
 800157a:	6013      	str	r3, [r2, #0]
}
 800157c:	bf00      	nop
 800157e:	46bd      	mov	sp, r7
 8001580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001584:	4770      	bx	lr
 8001586:	bf00      	nop
 8001588:	20000008 	.word	0x20000008
 800158c:	200008b0 	.word	0x200008b0

08001590 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001590:	b480      	push	{r7}
 8001592:	af00      	add	r7, sp, #0
  return uwTick;
 8001594:	4b03      	ldr	r3, [pc, #12]	; (80015a4 <HAL_GetTick+0x14>)
 8001596:	681b      	ldr	r3, [r3, #0]
}
 8001598:	4618      	mov	r0, r3
 800159a:	46bd      	mov	sp, r7
 800159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015a0:	4770      	bx	lr
 80015a2:	bf00      	nop
 80015a4:	200008b0 	.word	0x200008b0

080015a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b084      	sub	sp, #16
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80015b0:	f7ff ffee 	bl	8001590 <HAL_GetTick>
 80015b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80015c0:	d005      	beq.n	80015ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80015c2:	4b0a      	ldr	r3, [pc, #40]	; (80015ec <HAL_Delay+0x44>)
 80015c4:	781b      	ldrb	r3, [r3, #0]
 80015c6:	461a      	mov	r2, r3
 80015c8:	68fb      	ldr	r3, [r7, #12]
 80015ca:	4413      	add	r3, r2
 80015cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80015ce:	bf00      	nop
 80015d0:	f7ff ffde 	bl	8001590 <HAL_GetTick>
 80015d4:	4602      	mov	r2, r0
 80015d6:	68bb      	ldr	r3, [r7, #8]
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	68fa      	ldr	r2, [r7, #12]
 80015dc:	429a      	cmp	r2, r3
 80015de:	d8f7      	bhi.n	80015d0 <HAL_Delay+0x28>
  {
  }
}
 80015e0:	bf00      	nop
 80015e2:	bf00      	nop
 80015e4:	3710      	adds	r7, #16
 80015e6:	46bd      	mov	sp, r7
 80015e8:	bd80      	pop	{r7, pc}
 80015ea:	bf00      	nop
 80015ec:	20000008 	.word	0x20000008

080015f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b083      	sub	sp, #12
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	689b      	ldr	r3, [r3, #8]
 80015fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8001602:	683b      	ldr	r3, [r7, #0]
 8001604:	431a      	orrs	r2, r3
 8001606:	687b      	ldr	r3, [r7, #4]
 8001608:	609a      	str	r2, [r3, #8]
}
 800160a:	bf00      	nop
 800160c:	370c      	adds	r7, #12
 800160e:	46bd      	mov	sp, r7
 8001610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001614:	4770      	bx	lr

08001616 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001616:	b480      	push	{r7}
 8001618:	b083      	sub	sp, #12
 800161a:	af00      	add	r7, sp, #0
 800161c:	6078      	str	r0, [r7, #4]
 800161e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001628:	683b      	ldr	r3, [r7, #0]
 800162a:	431a      	orrs	r2, r3
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	609a      	str	r2, [r3, #8]
}
 8001630:	bf00      	nop
 8001632:	370c      	adds	r7, #12
 8001634:	46bd      	mov	sp, r7
 8001636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800163a:	4770      	bx	lr

0800163c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8001644:	687b      	ldr	r3, [r7, #4]
 8001646:	689b      	ldr	r3, [r3, #8]
 8001648:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800164c:	4618      	mov	r0, r3
 800164e:	370c      	adds	r7, #12
 8001650:	46bd      	mov	sp, r7
 8001652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001656:	4770      	bx	lr

08001658 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001658:	b480      	push	{r7}
 800165a:	b087      	sub	sp, #28
 800165c:	af00      	add	r7, sp, #0
 800165e:	60f8      	str	r0, [r7, #12]
 8001660:	60b9      	str	r1, [r7, #8]
 8001662:	607a      	str	r2, [r7, #4]
 8001664:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001666:	68fb      	ldr	r3, [r7, #12]
 8001668:	3360      	adds	r3, #96	; 0x60
 800166a:	461a      	mov	r2, r3
 800166c:	68bb      	ldr	r3, [r7, #8]
 800166e:	009b      	lsls	r3, r3, #2
 8001670:	4413      	add	r3, r2
 8001672:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001674:	697b      	ldr	r3, [r7, #20]
 8001676:	681a      	ldr	r2, [r3, #0]
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <LL_ADC_SetOffset+0x44>)
 800167a:	4013      	ands	r3, r2
 800167c:	687a      	ldr	r2, [r7, #4]
 800167e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8001682:	683a      	ldr	r2, [r7, #0]
 8001684:	430a      	orrs	r2, r1
 8001686:	4313      	orrs	r3, r2
 8001688:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800168c:	697b      	ldr	r3, [r7, #20]
 800168e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8001690:	bf00      	nop
 8001692:	371c      	adds	r7, #28
 8001694:	46bd      	mov	sp, r7
 8001696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800169a:	4770      	bx	lr
 800169c:	03fff000 	.word	0x03fff000

080016a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80016a0:	b480      	push	{r7}
 80016a2:	b085      	sub	sp, #20
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
 80016a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	3360      	adds	r3, #96	; 0x60
 80016ae:	461a      	mov	r2, r3
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	4413      	add	r3, r2
 80016b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80016b8:	68fb      	ldr	r3, [r7, #12]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80016c0:	4618      	mov	r0, r3
 80016c2:	3714      	adds	r7, #20
 80016c4:	46bd      	mov	sp, r7
 80016c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016ca:	4770      	bx	lr

080016cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b087      	sub	sp, #28
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	3360      	adds	r3, #96	; 0x60
 80016dc:	461a      	mov	r2, r3
 80016de:	68bb      	ldr	r3, [r7, #8]
 80016e0:	009b      	lsls	r3, r3, #2
 80016e2:	4413      	add	r3, r2
 80016e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	431a      	orrs	r2, r3
 80016f2:	697b      	ldr	r3, [r7, #20]
 80016f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80016f6:	bf00      	nop
 80016f8:	371c      	adds	r7, #28
 80016fa:	46bd      	mov	sp, r7
 80016fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001700:	4770      	bx	lr

08001702 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001702:	b480      	push	{r7}
 8001704:	b083      	sub	sp, #12
 8001706:	af00      	add	r7, sp, #0
 8001708:	6078      	str	r0, [r7, #4]
 800170a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800170c:	687b      	ldr	r3, [r7, #4]
 800170e:	695b      	ldr	r3, [r3, #20]
 8001710:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001714:	683b      	ldr	r3, [r7, #0]
 8001716:	431a      	orrs	r2, r3
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	615a      	str	r2, [r3, #20]
}
 800171c:	bf00      	nop
 800171e:	370c      	adds	r7, #12
 8001720:	46bd      	mov	sp, r7
 8001722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001726:	4770      	bx	lr

08001728 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001728:	b480      	push	{r7}
 800172a:	b087      	sub	sp, #28
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	3330      	adds	r3, #48	; 0x30
 8001738:	461a      	mov	r2, r3
 800173a:	68bb      	ldr	r3, [r7, #8]
 800173c:	0a1b      	lsrs	r3, r3, #8
 800173e:	009b      	lsls	r3, r3, #2
 8001740:	f003 030c 	and.w	r3, r3, #12
 8001744:	4413      	add	r3, r2
 8001746:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8001748:	697b      	ldr	r3, [r7, #20]
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	f003 031f 	and.w	r3, r3, #31
 8001752:	211f      	movs	r1, #31
 8001754:	fa01 f303 	lsl.w	r3, r1, r3
 8001758:	43db      	mvns	r3, r3
 800175a:	401a      	ands	r2, r3
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	0e9b      	lsrs	r3, r3, #26
 8001760:	f003 011f 	and.w	r1, r3, #31
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f003 031f 	and.w	r3, r3, #31
 800176a:	fa01 f303 	lsl.w	r3, r1, r3
 800176e:	431a      	orrs	r2, r3
 8001770:	697b      	ldr	r3, [r7, #20]
 8001772:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001774:	bf00      	nop
 8001776:	371c      	adds	r7, #28
 8001778:	46bd      	mov	sp, r7
 800177a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800177e:	4770      	bx	lr

08001780 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001780:	b480      	push	{r7}
 8001782:	b087      	sub	sp, #28
 8001784:	af00      	add	r7, sp, #0
 8001786:	60f8      	str	r0, [r7, #12]
 8001788:	60b9      	str	r1, [r7, #8]
 800178a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	3314      	adds	r3, #20
 8001790:	461a      	mov	r2, r3
 8001792:	68bb      	ldr	r3, [r7, #8]
 8001794:	0e5b      	lsrs	r3, r3, #25
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	f003 0304 	and.w	r3, r3, #4
 800179c:	4413      	add	r3, r2
 800179e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	681a      	ldr	r2, [r3, #0]
 80017a4:	68bb      	ldr	r3, [r7, #8]
 80017a6:	0d1b      	lsrs	r3, r3, #20
 80017a8:	f003 031f 	and.w	r3, r3, #31
 80017ac:	2107      	movs	r1, #7
 80017ae:	fa01 f303 	lsl.w	r3, r1, r3
 80017b2:	43db      	mvns	r3, r3
 80017b4:	401a      	ands	r2, r3
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	0d1b      	lsrs	r3, r3, #20
 80017ba:	f003 031f 	and.w	r3, r3, #31
 80017be:	6879      	ldr	r1, [r7, #4]
 80017c0:	fa01 f303 	lsl.w	r3, r1, r3
 80017c4:	431a      	orrs	r2, r3
 80017c6:	697b      	ldr	r3, [r7, #20]
 80017c8:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80017ca:	bf00      	nop
 80017cc:	371c      	adds	r7, #28
 80017ce:	46bd      	mov	sp, r7
 80017d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d4:	4770      	bx	lr
	...

080017d8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80017d8:	b480      	push	{r7}
 80017da:	b085      	sub	sp, #20
 80017dc:	af00      	add	r7, sp, #0
 80017de:	60f8      	str	r0, [r7, #12]
 80017e0:	60b9      	str	r1, [r7, #8]
 80017e2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80017e4:	68fb      	ldr	r3, [r7, #12]
 80017e6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80017ea:	68bb      	ldr	r3, [r7, #8]
 80017ec:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80017f0:	43db      	mvns	r3, r3
 80017f2:	401a      	ands	r2, r3
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	f003 0318 	and.w	r3, r3, #24
 80017fa:	4908      	ldr	r1, [pc, #32]	; (800181c <LL_ADC_SetChannelSingleDiff+0x44>)
 80017fc:	40d9      	lsrs	r1, r3
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	400b      	ands	r3, r1
 8001802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001806:	431a      	orrs	r2, r3
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 800180e:	bf00      	nop
 8001810:	3714      	adds	r7, #20
 8001812:	46bd      	mov	sp, r7
 8001814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	0007ffff 	.word	0x0007ffff

08001820 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001820:	b480      	push	{r7}
 8001822:	b083      	sub	sp, #12
 8001824:	af00      	add	r7, sp, #0
 8001826:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	689b      	ldr	r3, [r3, #8]
 800182c:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001830:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001834:	687a      	ldr	r2, [r7, #4]
 8001836:	6093      	str	r3, [r2, #8]
}
 8001838:	bf00      	nop
 800183a:	370c      	adds	r7, #12
 800183c:	46bd      	mov	sp, r7
 800183e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001842:	4770      	bx	lr

08001844 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001844:	b480      	push	{r7}
 8001846:	b083      	sub	sp, #12
 8001848:	af00      	add	r7, sp, #0
 800184a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001854:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001858:	d101      	bne.n	800185e <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800185a:	2301      	movs	r3, #1
 800185c:	e000      	b.n	8001860 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800186c:	b480      	push	{r7}
 800186e:	b083      	sub	sp, #12
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	689b      	ldr	r3, [r3, #8]
 8001878:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 800187c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001880:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001888:	bf00      	nop
 800188a:	370c      	adds	r7, #12
 800188c:	46bd      	mov	sp, r7
 800188e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001892:	4770      	bx	lr

08001894 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80018a8:	d101      	bne.n	80018ae <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80018aa:	2301      	movs	r3, #1
 80018ac:	e000      	b.n	80018b0 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80018ae:	2300      	movs	r3, #0
}
 80018b0:	4618      	mov	r0, r3
 80018b2:	370c      	adds	r7, #12
 80018b4:	46bd      	mov	sp, r7
 80018b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ba:	4770      	bx	lr

080018bc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80018bc:	b480      	push	{r7}
 80018be:	b083      	sub	sp, #12
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	689b      	ldr	r3, [r3, #8]
 80018c8:	f003 0301 	and.w	r3, r3, #1
 80018cc:	2b01      	cmp	r3, #1
 80018ce:	d101      	bne.n	80018d4 <LL_ADC_IsEnabled+0x18>
 80018d0:	2301      	movs	r3, #1
 80018d2:	e000      	b.n	80018d6 <LL_ADC_IsEnabled+0x1a>
 80018d4:	2300      	movs	r3, #0
}
 80018d6:	4618      	mov	r0, r3
 80018d8:	370c      	adds	r7, #12
 80018da:	46bd      	mov	sp, r7
 80018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e0:	4770      	bx	lr

080018e2 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80018ea:	687b      	ldr	r3, [r7, #4]
 80018ec:	689b      	ldr	r3, [r3, #8]
 80018ee:	f003 0304 	and.w	r3, r3, #4
 80018f2:	2b04      	cmp	r3, #4
 80018f4:	d101      	bne.n	80018fa <LL_ADC_REG_IsConversionOngoing+0x18>
 80018f6:	2301      	movs	r3, #1
 80018f8:	e000      	b.n	80018fc <LL_ADC_REG_IsConversionOngoing+0x1a>
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001908:	b480      	push	{r7}
 800190a:	b083      	sub	sp, #12
 800190c:	af00      	add	r7, sp, #0
 800190e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689b      	ldr	r3, [r3, #8]
 8001914:	f003 0308 	and.w	r3, r3, #8
 8001918:	2b08      	cmp	r3, #8
 800191a:	d101      	bne.n	8001920 <LL_ADC_INJ_IsConversionOngoing+0x18>
 800191c:	2301      	movs	r3, #1
 800191e:	e000      	b.n	8001922 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001920:	2300      	movs	r3, #0
}
 8001922:	4618      	mov	r0, r3
 8001924:	370c      	adds	r7, #12
 8001926:	46bd      	mov	sp, r7
 8001928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800192c:	4770      	bx	lr
	...

08001930 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001938:	2300      	movs	r3, #0
 800193a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800193c:	2300      	movs	r3, #0
 800193e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2b00      	cmp	r3, #0
 8001944:	d101      	bne.n	800194a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001946:	2301      	movs	r3, #1
 8001948:	e12f      	b.n	8001baa <HAL_ADC_Init+0x27a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	691b      	ldr	r3, [r3, #16]
 800194e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001954:	2b00      	cmp	r3, #0
 8001956:	d109      	bne.n	800196c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001958:	6878      	ldr	r0, [r7, #4]
 800195a:	f7fe fcb3 	bl	80002c4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	2200      	movs	r2, #0
 8001962:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	2200      	movs	r2, #0
 8001968:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	681b      	ldr	r3, [r3, #0]
 8001970:	4618      	mov	r0, r3
 8001972:	f7ff ff67 	bl	8001844 <LL_ADC_IsDeepPowerDownEnabled>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d004      	beq.n	8001986 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff4d 	bl	8001820 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	4618      	mov	r0, r3
 800198c:	f7ff ff82 	bl	8001894 <LL_ADC_IsInternalRegulatorEnabled>
 8001990:	4603      	mov	r3, r0
 8001992:	2b00      	cmp	r3, #0
 8001994:	d115      	bne.n	80019c2 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff ff66 	bl	800186c <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80019a0:	4b84      	ldr	r3, [pc, #528]	; (8001bb4 <HAL_ADC_Init+0x284>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	099b      	lsrs	r3, r3, #6
 80019a6:	4a84      	ldr	r2, [pc, #528]	; (8001bb8 <HAL_ADC_Init+0x288>)
 80019a8:	fba2 2303 	umull	r2, r3, r2, r3
 80019ac:	099b      	lsrs	r3, r3, #6
 80019ae:	3301      	adds	r3, #1
 80019b0:	005b      	lsls	r3, r3, #1
 80019b2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019b4:	e002      	b.n	80019bc <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80019b6:	68bb      	ldr	r3, [r7, #8]
 80019b8:	3b01      	subs	r3, #1
 80019ba:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80019bc:	68bb      	ldr	r3, [r7, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d1f9      	bne.n	80019b6 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80019c2:	687b      	ldr	r3, [r7, #4]
 80019c4:	681b      	ldr	r3, [r3, #0]
 80019c6:	4618      	mov	r0, r3
 80019c8:	f7ff ff64 	bl	8001894 <LL_ADC_IsInternalRegulatorEnabled>
 80019cc:	4603      	mov	r3, r0
 80019ce:	2b00      	cmp	r3, #0
 80019d0:	d10d      	bne.n	80019ee <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019d6:	f043 0210 	orr.w	r2, r3, #16
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80019e2:	f043 0201 	orr.w	r2, r3, #1
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80019ea:	2301      	movs	r3, #1
 80019ec:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	4618      	mov	r0, r3
 80019f4:	f7ff ff75 	bl	80018e2 <LL_ADC_REG_IsConversionOngoing>
 80019f8:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80019fe:	f003 0310 	and.w	r3, r3, #16
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f040 80c8 	bne.w	8001b98 <HAL_ADC_Init+0x268>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001a08:	697b      	ldr	r3, [r7, #20]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	f040 80c4 	bne.w	8001b98 <HAL_ADC_Init+0x268>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001a14:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001a18:	f043 0202 	orr.w	r2, r3, #2
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ff49 	bl	80018bc <LL_ADC_IsEnabled>
 8001a2a:	4603      	mov	r3, r0
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d10b      	bne.n	8001a48 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001a30:	4862      	ldr	r0, [pc, #392]	; (8001bbc <HAL_ADC_Init+0x28c>)
 8001a32:	f7ff ff43 	bl	80018bc <LL_ADC_IsEnabled>
 8001a36:	4603      	mov	r3, r0
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d105      	bne.n	8001a48 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	685b      	ldr	r3, [r3, #4]
 8001a40:	4619      	mov	r1, r3
 8001a42:	485f      	ldr	r0, [pc, #380]	; (8001bc0 <HAL_ADC_Init+0x290>)
 8001a44:	f7ff fdd4 	bl	80015f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	7e5b      	ldrb	r3, [r3, #25]
 8001a4c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a52:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001a58:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001a5e:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a66:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001a68:	4313      	orrs	r3, r2
 8001a6a:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001a72:	2b01      	cmp	r3, #1
 8001a74:	d106      	bne.n	8001a84 <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001a7a:	3b01      	subs	r3, #1
 8001a7c:	045b      	lsls	r3, r3, #17
 8001a7e:	69ba      	ldr	r2, [r7, #24]
 8001a80:	4313      	orrs	r3, r2
 8001a82:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a88:	2b00      	cmp	r3, #0
 8001a8a:	d009      	beq.n	8001aa0 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a90:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8001a94:	687b      	ldr	r3, [r7, #4]
 8001a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a98:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001a9a:	69ba      	ldr	r2, [r7, #24]
 8001a9c:	4313      	orrs	r3, r2
 8001a9e:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	681b      	ldr	r3, [r3, #0]
 8001aa4:	68da      	ldr	r2, [r3, #12]
 8001aa6:	4b47      	ldr	r3, [pc, #284]	; (8001bc4 <HAL_ADC_Init+0x294>)
 8001aa8:	4013      	ands	r3, r2
 8001aaa:	687a      	ldr	r2, [r7, #4]
 8001aac:	6812      	ldr	r2, [r2, #0]
 8001aae:	69b9      	ldr	r1, [r7, #24]
 8001ab0:	430b      	orrs	r3, r1
 8001ab2:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4618      	mov	r0, r3
 8001aba:	f7ff ff12 	bl	80018e2 <LL_ADC_REG_IsConversionOngoing>
 8001abe:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	f7ff ff1f 	bl	8001908 <LL_ADC_INJ_IsConversionOngoing>
 8001aca:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d140      	bne.n	8001b54 <HAL_ADC_Init+0x224>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001ad2:	68fb      	ldr	r3, [r7, #12]
 8001ad4:	2b00      	cmp	r3, #0
 8001ad6:	d13d      	bne.n	8001b54 <HAL_ADC_Init+0x224>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	7e1b      	ldrb	r3, [r3, #24]
 8001ae0:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ae2:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8001aea:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001aec:	4313      	orrs	r3, r2
 8001aee:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	68db      	ldr	r3, [r3, #12]
 8001af6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001afa:	f023 0306 	bic.w	r3, r3, #6
 8001afe:	687a      	ldr	r2, [r7, #4]
 8001b00:	6812      	ldr	r2, [r2, #0]
 8001b02:	69b9      	ldr	r1, [r7, #24]
 8001b04:	430b      	orrs	r3, r1
 8001b06:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b0e:	2b01      	cmp	r3, #1
 8001b10:	d118      	bne.n	8001b44 <HAL_ADC_Init+0x214>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	691b      	ldr	r3, [r3, #16]
 8001b18:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001b1c:	f023 0304 	bic.w	r3, r3, #4
 8001b20:	687a      	ldr	r2, [r7, #4]
 8001b22:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8001b24:	687a      	ldr	r2, [r7, #4]
 8001b26:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001b28:	4311      	orrs	r1, r2
 8001b2a:	687a      	ldr	r2, [r7, #4]
 8001b2c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8001b2e:	4311      	orrs	r1, r2
 8001b30:	687a      	ldr	r2, [r7, #4]
 8001b32:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001b34:	430a      	orrs	r2, r1
 8001b36:	431a      	orrs	r2, r3
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	f042 0201 	orr.w	r2, r2, #1
 8001b40:	611a      	str	r2, [r3, #16]
 8001b42:	e007      	b.n	8001b54 <HAL_ADC_Init+0x224>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	691a      	ldr	r2, [r3, #16]
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	f022 0201 	bic.w	r2, r2, #1
 8001b52:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	691b      	ldr	r3, [r3, #16]
 8001b58:	2b01      	cmp	r3, #1
 8001b5a:	d10c      	bne.n	8001b76 <HAL_ADC_Init+0x246>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	681b      	ldr	r3, [r3, #0]
 8001b60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b62:	f023 010f 	bic.w	r1, r3, #15
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	1e5a      	subs	r2, r3, #1
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	430a      	orrs	r2, r1
 8001b72:	631a      	str	r2, [r3, #48]	; 0x30
 8001b74:	e007      	b.n	8001b86 <HAL_ADC_Init+0x256>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	f022 020f 	bic.w	r2, r2, #15
 8001b84:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b8a:	f023 0303 	bic.w	r3, r3, #3
 8001b8e:	f043 0201 	orr.w	r2, r3, #1
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	659a      	str	r2, [r3, #88]	; 0x58
 8001b96:	e007      	b.n	8001ba8 <HAL_ADC_Init+0x278>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b9c:	f043 0210 	orr.w	r2, r3, #16
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001ba4:	2301      	movs	r3, #1
 8001ba6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001ba8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001baa:	4618      	mov	r0, r3
 8001bac:	3720      	adds	r7, #32
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
 8001bb2:	bf00      	nop
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	053e2d63 	.word	0x053e2d63
 8001bbc:	50040000 	.word	0x50040000
 8001bc0:	50040300 	.word	0x50040300
 8001bc4:	fff0c007 	.word	0xfff0c007

08001bc8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b0b6      	sub	sp, #216	; 0xd8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
 8001bd0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001bd2:	2300      	movs	r3, #0
 8001bd4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8001bd8:	2300      	movs	r3, #0
 8001bda:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <HAL_ADC_ConfigChannel+0x22>
 8001be6:	2302      	movs	r3, #2
 8001be8:	e3d5      	b.n	8002396 <HAL_ADC_ConfigChannel+0x7ce>
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	2201      	movs	r2, #1
 8001bee:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	4618      	mov	r0, r3
 8001bf8:	f7ff fe73 	bl	80018e2 <LL_ADC_REG_IsConversionOngoing>
 8001bfc:	4603      	mov	r3, r0
 8001bfe:	2b00      	cmp	r3, #0
 8001c00:	f040 83ba 	bne.w	8002378 <HAL_ADC_ConfigChannel+0x7b0>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8001c04:	683b      	ldr	r3, [r7, #0]
 8001c06:	685b      	ldr	r3, [r3, #4]
 8001c08:	2b05      	cmp	r3, #5
 8001c0a:	d824      	bhi.n	8001c56 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	685b      	ldr	r3, [r3, #4]
 8001c10:	3b02      	subs	r3, #2
 8001c12:	2b03      	cmp	r3, #3
 8001c14:	d81b      	bhi.n	8001c4e <HAL_ADC_ConfigChannel+0x86>
 8001c16:	a201      	add	r2, pc, #4	; (adr r2, 8001c1c <HAL_ADC_ConfigChannel+0x54>)
 8001c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001c1c:	08001c2d 	.word	0x08001c2d
 8001c20:	08001c35 	.word	0x08001c35
 8001c24:	08001c3d 	.word	0x08001c3d
 8001c28:	08001c45 	.word	0x08001c45
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	220c      	movs	r2, #12
 8001c30:	605a      	str	r2, [r3, #4]
          break;
 8001c32:	e011      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	2212      	movs	r2, #18
 8001c38:	605a      	str	r2, [r3, #4]
          break;
 8001c3a:	e00d      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	2218      	movs	r2, #24
 8001c40:	605a      	str	r2, [r3, #4]
          break;
 8001c42:	e009      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001c4a:	605a      	str	r2, [r3, #4]
          break;
 8001c4c:	e004      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2206      	movs	r2, #6
 8001c52:	605a      	str	r2, [r3, #4]
          break;
 8001c54:	e000      	b.n	8001c58 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8001c56:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	6818      	ldr	r0, [r3, #0]
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6859      	ldr	r1, [r3, #4]
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	681b      	ldr	r3, [r3, #0]
 8001c64:	461a      	mov	r2, r3
 8001c66:	f7ff fd5f 	bl	8001728 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	4618      	mov	r0, r3
 8001c70:	f7ff fe37 	bl	80018e2 <LL_ADC_REG_IsConversionOngoing>
 8001c74:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4618      	mov	r0, r3
 8001c7e:	f7ff fe43 	bl	8001908 <LL_ADC_INJ_IsConversionOngoing>
 8001c82:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001c86:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	f040 81c1 	bne.w	8002012 <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001c90:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	f040 81bc 	bne.w	8002012 <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	689b      	ldr	r3, [r3, #8]
 8001c9e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001ca2:	d10f      	bne.n	8001cc4 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8001ca4:	687b      	ldr	r3, [r7, #4]
 8001ca6:	6818      	ldr	r0, [r3, #0]
 8001ca8:	683b      	ldr	r3, [r7, #0]
 8001caa:	681b      	ldr	r3, [r3, #0]
 8001cac:	2200      	movs	r2, #0
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f7ff fd66 	bl	8001780 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fd20 	bl	8001702 <LL_ADC_SetSamplingTimeCommonConfig>
 8001cc2:	e00e      	b.n	8001ce2 <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	6818      	ldr	r0, [r3, #0]
 8001cc8:	683b      	ldr	r3, [r7, #0]
 8001cca:	6819      	ldr	r1, [r3, #0]
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	689b      	ldr	r3, [r3, #8]
 8001cd0:	461a      	mov	r2, r3
 8001cd2:	f7ff fd55 	bl	8001780 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	2100      	movs	r1, #0
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fd10 	bl	8001702 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	695a      	ldr	r2, [r3, #20]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	08db      	lsrs	r3, r3, #3
 8001cee:	f003 0303 	and.w	r3, r3, #3
 8001cf2:	005b      	lsls	r3, r3, #1
 8001cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8001cf8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8001cfc:	683b      	ldr	r3, [r7, #0]
 8001cfe:	691b      	ldr	r3, [r3, #16]
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d00a      	beq.n	8001d1a <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8001d04:	687b      	ldr	r3, [r7, #4]
 8001d06:	6818      	ldr	r0, [r3, #0]
 8001d08:	683b      	ldr	r3, [r7, #0]
 8001d0a:	6919      	ldr	r1, [r3, #16]
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	681a      	ldr	r2, [r3, #0]
 8001d10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8001d14:	f7ff fca0 	bl	8001658 <LL_ADC_SetOffset>
 8001d18:	e17b      	b.n	8002012 <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	681b      	ldr	r3, [r3, #0]
 8001d1e:	2100      	movs	r1, #0
 8001d20:	4618      	mov	r0, r3
 8001d22:	f7ff fcbd 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001d26:	4603      	mov	r3, r0
 8001d28:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d2c:	2b00      	cmp	r3, #0
 8001d2e:	d10a      	bne.n	8001d46 <HAL_ADC_ConfigChannel+0x17e>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	2100      	movs	r1, #0
 8001d36:	4618      	mov	r0, r3
 8001d38:	f7ff fcb2 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001d3c:	4603      	mov	r3, r0
 8001d3e:	0e9b      	lsrs	r3, r3, #26
 8001d40:	f003 021f 	and.w	r2, r3, #31
 8001d44:	e01e      	b.n	8001d84 <HAL_ADC_ConfigChannel+0x1bc>
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	2100      	movs	r1, #0
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	f7ff fca7 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001d52:	4603      	mov	r3, r0
 8001d54:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d58:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8001d5c:	fa93 f3a3 	rbit	r3, r3
 8001d60:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8001d64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8001d68:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8001d6c:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d101      	bne.n	8001d78 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8001d74:	2320      	movs	r3, #32
 8001d76:	e004      	b.n	8001d82 <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8001d78:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8001d7c:	fab3 f383 	clz	r3, r3
 8001d80:	b2db      	uxtb	r3, r3
 8001d82:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	681b      	ldr	r3, [r3, #0]
 8001d88:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d105      	bne.n	8001d9c <HAL_ADC_ConfigChannel+0x1d4>
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	0e9b      	lsrs	r3, r3, #26
 8001d96:	f003 031f 	and.w	r3, r3, #31
 8001d9a:	e018      	b.n	8001dce <HAL_ADC_ConfigChannel+0x206>
 8001d9c:	683b      	ldr	r3, [r7, #0]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001da4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001da8:	fa93 f3a3 	rbit	r3, r3
 8001dac:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8001db0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001db4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8001db8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d101      	bne.n	8001dc4 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 8001dc0:	2320      	movs	r3, #32
 8001dc2:	e004      	b.n	8001dce <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 8001dc4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8001dc8:	fab3 f383 	clz	r3, r3
 8001dcc:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d106      	bne.n	8001de0 <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8001dd2:	687b      	ldr	r3, [r7, #4]
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f7ff fc76 	bl	80016cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	2101      	movs	r1, #1
 8001de6:	4618      	mov	r0, r3
 8001de8:	f7ff fc5a 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001dec:	4603      	mov	r3, r0
 8001dee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d10a      	bne.n	8001e0c <HAL_ADC_ConfigChannel+0x244>
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	2101      	movs	r1, #1
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	f7ff fc4f 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001e02:	4603      	mov	r3, r0
 8001e04:	0e9b      	lsrs	r3, r3, #26
 8001e06:	f003 021f 	and.w	r2, r3, #31
 8001e0a:	e01e      	b.n	8001e4a <HAL_ADC_ConfigChannel+0x282>
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	681b      	ldr	r3, [r3, #0]
 8001e10:	2101      	movs	r1, #1
 8001e12:	4618      	mov	r0, r3
 8001e14:	f7ff fc44 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001e18:	4603      	mov	r3, r0
 8001e1a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e1e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001e22:	fa93 f3a3 	rbit	r3, r3
 8001e26:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8001e2a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8001e2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8001e32:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d101      	bne.n	8001e3e <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8001e3a:	2320      	movs	r3, #32
 8001e3c:	e004      	b.n	8001e48 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 8001e3e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001e42:	fab3 f383 	clz	r3, r3
 8001e46:	b2db      	uxtb	r3, r3
 8001e48:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001e4a:	683b      	ldr	r3, [r7, #0]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	d105      	bne.n	8001e62 <HAL_ADC_ConfigChannel+0x29a>
 8001e56:	683b      	ldr	r3, [r7, #0]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	0e9b      	lsrs	r3, r3, #26
 8001e5c:	f003 031f 	and.w	r3, r3, #31
 8001e60:	e018      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x2cc>
 8001e62:	683b      	ldr	r3, [r7, #0]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001e6a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8001e6e:	fa93 f3a3 	rbit	r3, r3
 8001e72:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8001e76:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001e7a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8001e7e:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d101      	bne.n	8001e8a <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8001e86:	2320      	movs	r3, #32
 8001e88:	e004      	b.n	8001e94 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8001e8a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8001e8e:	fab3 f383 	clz	r3, r3
 8001e92:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8001e94:	429a      	cmp	r2, r3
 8001e96:	d106      	bne.n	8001ea6 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	2101      	movs	r1, #1
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f7ff fc13 	bl	80016cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	2102      	movs	r1, #2
 8001eac:	4618      	mov	r0, r3
 8001eae:	f7ff fbf7 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001eb8:	2b00      	cmp	r3, #0
 8001eba:	d10a      	bne.n	8001ed2 <HAL_ADC_ConfigChannel+0x30a>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	2102      	movs	r1, #2
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	f7ff fbec 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001ec8:	4603      	mov	r3, r0
 8001eca:	0e9b      	lsrs	r3, r3, #26
 8001ecc:	f003 021f 	and.w	r2, r3, #31
 8001ed0:	e01e      	b.n	8001f10 <HAL_ADC_ConfigChannel+0x348>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	681b      	ldr	r3, [r3, #0]
 8001ed6:	2102      	movs	r1, #2
 8001ed8:	4618      	mov	r0, r3
 8001eda:	f7ff fbe1 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001ede:	4603      	mov	r3, r0
 8001ee0:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001ee4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001ee8:	fa93 f3a3 	rbit	r3, r3
 8001eec:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8001ef0:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001ef4:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8001ef8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d101      	bne.n	8001f04 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 8001f00:	2320      	movs	r3, #32
 8001f02:	e004      	b.n	8001f0e <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 8001f04:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001f08:	fab3 f383 	clz	r3, r3
 8001f0c:	b2db      	uxtb	r3, r3
 8001f0e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001f10:	683b      	ldr	r3, [r7, #0]
 8001f12:	681b      	ldr	r3, [r3, #0]
 8001f14:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d105      	bne.n	8001f28 <HAL_ADC_ConfigChannel+0x360>
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	0e9b      	lsrs	r3, r3, #26
 8001f22:	f003 031f 	and.w	r3, r3, #31
 8001f26:	e016      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x38e>
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	681b      	ldr	r3, [r3, #0]
 8001f2c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001f30:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8001f34:	fa93 f3a3 	rbit	r3, r3
 8001f38:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8001f3a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8001f3c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8001f40:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d101      	bne.n	8001f4c <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8001f48:	2320      	movs	r3, #32
 8001f4a:	e004      	b.n	8001f56 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8001f4c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8001f50:	fab3 f383 	clz	r3, r3
 8001f54:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8001f56:	429a      	cmp	r2, r3
 8001f58:	d106      	bne.n	8001f68 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	2102      	movs	r1, #2
 8001f62:	4618      	mov	r0, r3
 8001f64:	f7ff fbb2 	bl	80016cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2103      	movs	r1, #3
 8001f6e:	4618      	mov	r0, r3
 8001f70:	f7ff fb96 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d10a      	bne.n	8001f94 <HAL_ADC_ConfigChannel+0x3cc>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	2103      	movs	r1, #3
 8001f84:	4618      	mov	r0, r3
 8001f86:	f7ff fb8b 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	0e9b      	lsrs	r3, r3, #26
 8001f8e:	f003 021f 	and.w	r2, r3, #31
 8001f92:	e017      	b.n	8001fc4 <HAL_ADC_ConfigChannel+0x3fc>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	2103      	movs	r1, #3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fb80 	bl	80016a0 <LL_ADC_GetOffsetChannel>
 8001fa0:	4603      	mov	r3, r0
 8001fa2:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fa4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001fa6:	fa93 f3a3 	rbit	r3, r3
 8001faa:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8001fac:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001fae:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8001fb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d101      	bne.n	8001fba <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 8001fb6:	2320      	movs	r3, #32
 8001fb8:	e003      	b.n	8001fc2 <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 8001fba:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001fbc:	fab3 f383 	clz	r3, r3
 8001fc0:	b2db      	uxtb	r3, r3
 8001fc2:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8001fc4:	683b      	ldr	r3, [r7, #0]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d105      	bne.n	8001fdc <HAL_ADC_ConfigChannel+0x414>
 8001fd0:	683b      	ldr	r3, [r7, #0]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	0e9b      	lsrs	r3, r3, #26
 8001fd6:	f003 031f 	and.w	r3, r3, #31
 8001fda:	e011      	b.n	8002000 <HAL_ADC_ConfigChannel+0x438>
 8001fdc:	683b      	ldr	r3, [r7, #0]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001fe2:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001fe4:	fa93 f3a3 	rbit	r3, r3
 8001fe8:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8001fea:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8001fec:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8001fee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	d101      	bne.n	8001ff8 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 8001ff4:	2320      	movs	r3, #32
 8001ff6:	e003      	b.n	8002000 <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 8001ff8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001ffa:	fab3 f383 	clz	r3, r3
 8001ffe:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002000:	429a      	cmp	r2, r3
 8002002:	d106      	bne.n	8002012 <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	2200      	movs	r2, #0
 800200a:	2103      	movs	r1, #3
 800200c:	4618      	mov	r0, r3
 800200e:	f7ff fb5d 	bl	80016cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fc50 	bl	80018bc <LL_ADC_IsEnabled>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 8140 	bne.w	80022a4 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	6818      	ldr	r0, [r3, #0]
 8002028:	683b      	ldr	r3, [r7, #0]
 800202a:	6819      	ldr	r1, [r3, #0]
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	68db      	ldr	r3, [r3, #12]
 8002030:	461a      	mov	r2, r3
 8002032:	f7ff fbd1 	bl	80017d8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002036:	683b      	ldr	r3, [r7, #0]
 8002038:	68db      	ldr	r3, [r3, #12]
 800203a:	4a8f      	ldr	r2, [pc, #572]	; (8002278 <HAL_ADC_ConfigChannel+0x6b0>)
 800203c:	4293      	cmp	r3, r2
 800203e:	f040 8131 	bne.w	80022a4 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800204e:	2b00      	cmp	r3, #0
 8002050:	d10b      	bne.n	800206a <HAL_ADC_ConfigChannel+0x4a2>
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	681b      	ldr	r3, [r3, #0]
 8002056:	0e9b      	lsrs	r3, r3, #26
 8002058:	3301      	adds	r3, #1
 800205a:	f003 031f 	and.w	r3, r3, #31
 800205e:	2b09      	cmp	r3, #9
 8002060:	bf94      	ite	ls
 8002062:	2301      	movls	r3, #1
 8002064:	2300      	movhi	r3, #0
 8002066:	b2db      	uxtb	r3, r3
 8002068:	e019      	b.n	800209e <HAL_ADC_ConfigChannel+0x4d6>
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002070:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002072:	fa93 f3a3 	rbit	r3, r3
 8002076:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002078:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800207a:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 800207c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800207e:	2b00      	cmp	r3, #0
 8002080:	d101      	bne.n	8002086 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 8002082:	2320      	movs	r3, #32
 8002084:	e003      	b.n	800208e <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8002086:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002088:	fab3 f383 	clz	r3, r3
 800208c:	b2db      	uxtb	r3, r3
 800208e:	3301      	adds	r3, #1
 8002090:	f003 031f 	and.w	r3, r3, #31
 8002094:	2b09      	cmp	r3, #9
 8002096:	bf94      	ite	ls
 8002098:	2301      	movls	r3, #1
 800209a:	2300      	movhi	r3, #0
 800209c:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d079      	beq.n	8002196 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d107      	bne.n	80020be <HAL_ADC_ConfigChannel+0x4f6>
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	0e9b      	lsrs	r3, r3, #26
 80020b4:	3301      	adds	r3, #1
 80020b6:	069b      	lsls	r3, r3, #26
 80020b8:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020bc:	e015      	b.n	80020ea <HAL_ADC_ConfigChannel+0x522>
 80020be:	683b      	ldr	r3, [r7, #0]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80020c4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80020c6:	fa93 f3a3 	rbit	r3, r3
 80020ca:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80020cc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80020ce:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80020d0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d101      	bne.n	80020da <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80020d6:	2320      	movs	r3, #32
 80020d8:	e003      	b.n	80020e2 <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80020da:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80020dc:	fab3 f383 	clz	r3, r3
 80020e0:	b2db      	uxtb	r3, r3
 80020e2:	3301      	adds	r3, #1
 80020e4:	069b      	lsls	r3, r3, #26
 80020e6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d109      	bne.n	800210a <HAL_ADC_ConfigChannel+0x542>
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	0e9b      	lsrs	r3, r3, #26
 80020fc:	3301      	adds	r3, #1
 80020fe:	f003 031f 	and.w	r3, r3, #31
 8002102:	2101      	movs	r1, #1
 8002104:	fa01 f303 	lsl.w	r3, r1, r3
 8002108:	e017      	b.n	800213a <HAL_ADC_ConfigChannel+0x572>
 800210a:	683b      	ldr	r3, [r7, #0]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002110:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002112:	fa93 f3a3 	rbit	r3, r3
 8002116:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002118:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800211a:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 800211c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800211e:	2b00      	cmp	r3, #0
 8002120:	d101      	bne.n	8002126 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 8002122:	2320      	movs	r3, #32
 8002124:	e003      	b.n	800212e <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8002126:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002128:	fab3 f383 	clz	r3, r3
 800212c:	b2db      	uxtb	r3, r3
 800212e:	3301      	adds	r3, #1
 8002130:	f003 031f 	and.w	r3, r3, #31
 8002134:	2101      	movs	r1, #1
 8002136:	fa01 f303 	lsl.w	r3, r1, r3
 800213a:	ea42 0103 	orr.w	r1, r2, r3
 800213e:	683b      	ldr	r3, [r7, #0]
 8002140:	681b      	ldr	r3, [r3, #0]
 8002142:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002146:	2b00      	cmp	r3, #0
 8002148:	d10a      	bne.n	8002160 <HAL_ADC_ConfigChannel+0x598>
 800214a:	683b      	ldr	r3, [r7, #0]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	0e9b      	lsrs	r3, r3, #26
 8002150:	3301      	adds	r3, #1
 8002152:	f003 021f 	and.w	r2, r3, #31
 8002156:	4613      	mov	r3, r2
 8002158:	005b      	lsls	r3, r3, #1
 800215a:	4413      	add	r3, r2
 800215c:	051b      	lsls	r3, r3, #20
 800215e:	e018      	b.n	8002192 <HAL_ADC_ConfigChannel+0x5ca>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002168:	fa93 f3a3 	rbit	r3, r3
 800216c:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800216e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002170:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8002172:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002174:	2b00      	cmp	r3, #0
 8002176:	d101      	bne.n	800217c <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8002178:	2320      	movs	r3, #32
 800217a:	e003      	b.n	8002184 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 800217c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800217e:	fab3 f383 	clz	r3, r3
 8002182:	b2db      	uxtb	r3, r3
 8002184:	3301      	adds	r3, #1
 8002186:	f003 021f 	and.w	r2, r3, #31
 800218a:	4613      	mov	r3, r2
 800218c:	005b      	lsls	r3, r3, #1
 800218e:	4413      	add	r3, r2
 8002190:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002192:	430b      	orrs	r3, r1
 8002194:	e081      	b.n	800229a <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002196:	683b      	ldr	r3, [r7, #0]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800219e:	2b00      	cmp	r3, #0
 80021a0:	d107      	bne.n	80021b2 <HAL_ADC_ConfigChannel+0x5ea>
 80021a2:	683b      	ldr	r3, [r7, #0]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	0e9b      	lsrs	r3, r3, #26
 80021a8:	3301      	adds	r3, #1
 80021aa:	069b      	lsls	r3, r3, #26
 80021ac:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021b0:	e015      	b.n	80021de <HAL_ADC_ConfigChannel+0x616>
 80021b2:	683b      	ldr	r3, [r7, #0]
 80021b4:	681b      	ldr	r3, [r3, #0]
 80021b6:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80021b8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021ba:	fa93 f3a3 	rbit	r3, r3
 80021be:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80021c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021c2:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80021c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d101      	bne.n	80021ce <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80021ca:	2320      	movs	r3, #32
 80021cc:	e003      	b.n	80021d6 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80021ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021d0:	fab3 f383 	clz	r3, r3
 80021d4:	b2db      	uxtb	r3, r3
 80021d6:	3301      	adds	r3, #1
 80021d8:	069b      	lsls	r3, r3, #26
 80021da:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80021de:	683b      	ldr	r3, [r7, #0]
 80021e0:	681b      	ldr	r3, [r3, #0]
 80021e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d109      	bne.n	80021fe <HAL_ADC_ConfigChannel+0x636>
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	0e9b      	lsrs	r3, r3, #26
 80021f0:	3301      	adds	r3, #1
 80021f2:	f003 031f 	and.w	r3, r3, #31
 80021f6:	2101      	movs	r1, #1
 80021f8:	fa01 f303 	lsl.w	r3, r1, r3
 80021fc:	e017      	b.n	800222e <HAL_ADC_ConfigChannel+0x666>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002204:	6a3b      	ldr	r3, [r7, #32]
 8002206:	fa93 f3a3 	rbit	r3, r3
 800220a:	61fb      	str	r3, [r7, #28]
  return result;
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8002210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002212:	2b00      	cmp	r3, #0
 8002214:	d101      	bne.n	800221a <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8002216:	2320      	movs	r3, #32
 8002218:	e003      	b.n	8002222 <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 800221a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800221c:	fab3 f383 	clz	r3, r3
 8002220:	b2db      	uxtb	r3, r3
 8002222:	3301      	adds	r3, #1
 8002224:	f003 031f 	and.w	r3, r3, #31
 8002228:	2101      	movs	r1, #1
 800222a:	fa01 f303 	lsl.w	r3, r1, r3
 800222e:	ea42 0103 	orr.w	r1, r2, r3
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800223a:	2b00      	cmp	r3, #0
 800223c:	d10d      	bne.n	800225a <HAL_ADC_ConfigChannel+0x692>
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	0e9b      	lsrs	r3, r3, #26
 8002244:	3301      	adds	r3, #1
 8002246:	f003 021f 	and.w	r2, r3, #31
 800224a:	4613      	mov	r3, r2
 800224c:	005b      	lsls	r3, r3, #1
 800224e:	4413      	add	r3, r2
 8002250:	3b1e      	subs	r3, #30
 8002252:	051b      	lsls	r3, r3, #20
 8002254:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002258:	e01e      	b.n	8002298 <HAL_ADC_ConfigChannel+0x6d0>
 800225a:	683b      	ldr	r3, [r7, #0]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002260:	697b      	ldr	r3, [r7, #20]
 8002262:	fa93 f3a3 	rbit	r3, r3
 8002266:	613b      	str	r3, [r7, #16]
  return result;
 8002268:	693b      	ldr	r3, [r7, #16]
 800226a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800226c:	69bb      	ldr	r3, [r7, #24]
 800226e:	2b00      	cmp	r3, #0
 8002270:	d104      	bne.n	800227c <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 8002272:	2320      	movs	r3, #32
 8002274:	e006      	b.n	8002284 <HAL_ADC_ConfigChannel+0x6bc>
 8002276:	bf00      	nop
 8002278:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 800227c:	69bb      	ldr	r3, [r7, #24]
 800227e:	fab3 f383 	clz	r3, r3
 8002282:	b2db      	uxtb	r3, r3
 8002284:	3301      	adds	r3, #1
 8002286:	f003 021f 	and.w	r2, r3, #31
 800228a:	4613      	mov	r3, r2
 800228c:	005b      	lsls	r3, r3, #1
 800228e:	4413      	add	r3, r2
 8002290:	3b1e      	subs	r3, #30
 8002292:	051b      	lsls	r3, r3, #20
 8002294:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002298:	430b      	orrs	r3, r1
 800229a:	683a      	ldr	r2, [r7, #0]
 800229c:	6892      	ldr	r2, [r2, #8]
 800229e:	4619      	mov	r1, r3
 80022a0:	f7ff fa6e 	bl	8001780 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	681a      	ldr	r2, [r3, #0]
 80022a8:	4b3d      	ldr	r3, [pc, #244]	; (80023a0 <HAL_ADC_ConfigChannel+0x7d8>)
 80022aa:	4013      	ands	r3, r2
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d06c      	beq.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80022b0:	483c      	ldr	r0, [pc, #240]	; (80023a4 <HAL_ADC_ConfigChannel+0x7dc>)
 80022b2:	f7ff f9c3 	bl	800163c <LL_ADC_GetCommonPathInternalCh>
 80022b6:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	4a3a      	ldr	r2, [pc, #232]	; (80023a8 <HAL_ADC_ConfigChannel+0x7e0>)
 80022c0:	4293      	cmp	r3, r2
 80022c2:	d127      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x74c>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80022c4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	d121      	bne.n	8002314 <HAL_ADC_ConfigChannel+0x74c>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	4a35      	ldr	r2, [pc, #212]	; (80023ac <HAL_ADC_ConfigChannel+0x7e4>)
 80022d6:	4293      	cmp	r3, r2
 80022d8:	d157      	bne.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022da:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022de:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80022e2:	4619      	mov	r1, r3
 80022e4:	482f      	ldr	r0, [pc, #188]	; (80023a4 <HAL_ADC_ConfigChannel+0x7dc>)
 80022e6:	f7ff f996 	bl	8001616 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022ea:	4b31      	ldr	r3, [pc, #196]	; (80023b0 <HAL_ADC_ConfigChannel+0x7e8>)
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	099b      	lsrs	r3, r3, #6
 80022f0:	4a30      	ldr	r2, [pc, #192]	; (80023b4 <HAL_ADC_ConfigChannel+0x7ec>)
 80022f2:	fba2 2303 	umull	r2, r3, r2, r3
 80022f6:	099b      	lsrs	r3, r3, #6
 80022f8:	1c5a      	adds	r2, r3, #1
 80022fa:	4613      	mov	r3, r2
 80022fc:	005b      	lsls	r3, r3, #1
 80022fe:	4413      	add	r3, r2
 8002300:	009b      	lsls	r3, r3, #2
 8002302:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8002304:	e002      	b.n	800230c <HAL_ADC_ConfigChannel+0x744>
          {
            wait_loop_index--;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	3b01      	subs	r3, #1
 800230a:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d1f9      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x73e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8002312:	e03a      	b.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8002314:	683b      	ldr	r3, [r7, #0]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	4a27      	ldr	r2, [pc, #156]	; (80023b8 <HAL_ADC_ConfigChannel+0x7f0>)
 800231a:	4293      	cmp	r3, r2
 800231c:	d113      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x77e>
 800231e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002322:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d10d      	bne.n	8002346 <HAL_ADC_ConfigChannel+0x77e>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	4a1f      	ldr	r2, [pc, #124]	; (80023ac <HAL_ADC_ConfigChannel+0x7e4>)
 8002330:	4293      	cmp	r3, r2
 8002332:	d12a      	bne.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002334:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002338:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800233c:	4619      	mov	r1, r3
 800233e:	4819      	ldr	r0, [pc, #100]	; (80023a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002340:	f7ff f969 	bl	8001616 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002344:	e021      	b.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002346:	683b      	ldr	r3, [r7, #0]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	4a1c      	ldr	r2, [pc, #112]	; (80023bc <HAL_ADC_ConfigChannel+0x7f4>)
 800234c:	4293      	cmp	r3, r2
 800234e:	d11c      	bne.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002350:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002354:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002358:	2b00      	cmp	r3, #0
 800235a:	d116      	bne.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	4a12      	ldr	r2, [pc, #72]	; (80023ac <HAL_ADC_ConfigChannel+0x7e4>)
 8002362:	4293      	cmp	r3, r2
 8002364:	d111      	bne.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002366:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800236a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800236e:	4619      	mov	r1, r3
 8002370:	480c      	ldr	r0, [pc, #48]	; (80023a4 <HAL_ADC_ConfigChannel+0x7dc>)
 8002372:	f7ff f950 	bl	8001616 <LL_ADC_SetCommonPathInternalCh>
 8002376:	e008      	b.n	800238a <HAL_ADC_ConfigChannel+0x7c2>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800237c:	f043 0220 	orr.w	r2, r3, #32
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002384:	2301      	movs	r3, #1
 8002386:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	2200      	movs	r2, #0
 800238e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002392:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8002396:	4618      	mov	r0, r3
 8002398:	37d8      	adds	r7, #216	; 0xd8
 800239a:	46bd      	mov	sp, r7
 800239c:	bd80      	pop	{r7, pc}
 800239e:	bf00      	nop
 80023a0:	80080000 	.word	0x80080000
 80023a4:	50040300 	.word	0x50040300
 80023a8:	c7520000 	.word	0xc7520000
 80023ac:	50040000 	.word	0x50040000
 80023b0:	20000000 	.word	0x20000000
 80023b4:	053e2d63 	.word	0x053e2d63
 80023b8:	cb840000 	.word	0xcb840000
 80023bc:	80000001 	.word	0x80000001

080023c0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	f003 0307 	and.w	r3, r3, #7
 80023ce:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80023d0:	4b0c      	ldr	r3, [pc, #48]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023d2:	68db      	ldr	r3, [r3, #12]
 80023d4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80023d6:	68ba      	ldr	r2, [r7, #8]
 80023d8:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80023dc:	4013      	ands	r3, r2
 80023de:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80023e4:	68bb      	ldr	r3, [r7, #8]
 80023e6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80023e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80023ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80023f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80023f2:	4a04      	ldr	r2, [pc, #16]	; (8002404 <__NVIC_SetPriorityGrouping+0x44>)
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	60d3      	str	r3, [r2, #12]
}
 80023f8:	bf00      	nop
 80023fa:	3714      	adds	r7, #20
 80023fc:	46bd      	mov	sp, r7
 80023fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002402:	4770      	bx	lr
 8002404:	e000ed00 	.word	0xe000ed00

08002408 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002408:	b480      	push	{r7}
 800240a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800240c:	4b04      	ldr	r3, [pc, #16]	; (8002420 <__NVIC_GetPriorityGrouping+0x18>)
 800240e:	68db      	ldr	r3, [r3, #12]
 8002410:	0a1b      	lsrs	r3, r3, #8
 8002412:	f003 0307 	and.w	r3, r3, #7
}
 8002416:	4618      	mov	r0, r3
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr
 8002420:	e000ed00 	.word	0xe000ed00

08002424 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	4603      	mov	r3, r0
 800242c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800242e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002432:	2b00      	cmp	r3, #0
 8002434:	db0b      	blt.n	800244e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002436:	79fb      	ldrb	r3, [r7, #7]
 8002438:	f003 021f 	and.w	r2, r3, #31
 800243c:	4907      	ldr	r1, [pc, #28]	; (800245c <__NVIC_EnableIRQ+0x38>)
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	095b      	lsrs	r3, r3, #5
 8002444:	2001      	movs	r0, #1
 8002446:	fa00 f202 	lsl.w	r2, r0, r2
 800244a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	e000e100 	.word	0xe000e100

08002460 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	4603      	mov	r3, r0
 8002468:	6039      	str	r1, [r7, #0]
 800246a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800246c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002470:	2b00      	cmp	r3, #0
 8002472:	db0a      	blt.n	800248a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002474:	683b      	ldr	r3, [r7, #0]
 8002476:	b2da      	uxtb	r2, r3
 8002478:	490c      	ldr	r1, [pc, #48]	; (80024ac <__NVIC_SetPriority+0x4c>)
 800247a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800247e:	0112      	lsls	r2, r2, #4
 8002480:	b2d2      	uxtb	r2, r2
 8002482:	440b      	add	r3, r1
 8002484:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002488:	e00a      	b.n	80024a0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800248a:	683b      	ldr	r3, [r7, #0]
 800248c:	b2da      	uxtb	r2, r3
 800248e:	4908      	ldr	r1, [pc, #32]	; (80024b0 <__NVIC_SetPriority+0x50>)
 8002490:	79fb      	ldrb	r3, [r7, #7]
 8002492:	f003 030f 	and.w	r3, r3, #15
 8002496:	3b04      	subs	r3, #4
 8002498:	0112      	lsls	r2, r2, #4
 800249a:	b2d2      	uxtb	r2, r2
 800249c:	440b      	add	r3, r1
 800249e:	761a      	strb	r2, [r3, #24]
}
 80024a0:	bf00      	nop
 80024a2:	370c      	adds	r7, #12
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr
 80024ac:	e000e100 	.word	0xe000e100
 80024b0:	e000ed00 	.word	0xe000ed00

080024b4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80024b4:	b480      	push	{r7}
 80024b6:	b089      	sub	sp, #36	; 0x24
 80024b8:	af00      	add	r7, sp, #0
 80024ba:	60f8      	str	r0, [r7, #12]
 80024bc:	60b9      	str	r1, [r7, #8]
 80024be:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	f003 0307 	and.w	r3, r3, #7
 80024c6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80024c8:	69fb      	ldr	r3, [r7, #28]
 80024ca:	f1c3 0307 	rsb	r3, r3, #7
 80024ce:	2b04      	cmp	r3, #4
 80024d0:	bf28      	it	cs
 80024d2:	2304      	movcs	r3, #4
 80024d4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	3304      	adds	r3, #4
 80024da:	2b06      	cmp	r3, #6
 80024dc:	d902      	bls.n	80024e4 <NVIC_EncodePriority+0x30>
 80024de:	69fb      	ldr	r3, [r7, #28]
 80024e0:	3b03      	subs	r3, #3
 80024e2:	e000      	b.n	80024e6 <NVIC_EncodePriority+0x32>
 80024e4:	2300      	movs	r3, #0
 80024e6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80024e8:	f04f 32ff 	mov.w	r2, #4294967295
 80024ec:	69bb      	ldr	r3, [r7, #24]
 80024ee:	fa02 f303 	lsl.w	r3, r2, r3
 80024f2:	43da      	mvns	r2, r3
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	401a      	ands	r2, r3
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80024fc:	f04f 31ff 	mov.w	r1, #4294967295
 8002500:	697b      	ldr	r3, [r7, #20]
 8002502:	fa01 f303 	lsl.w	r3, r1, r3
 8002506:	43d9      	mvns	r1, r3
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800250c:	4313      	orrs	r3, r2
         );
}
 800250e:	4618      	mov	r0, r3
 8002510:	3724      	adds	r7, #36	; 0x24
 8002512:	46bd      	mov	sp, r7
 8002514:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002518:	4770      	bx	lr
	...

0800251c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800251c:	b580      	push	{r7, lr}
 800251e:	b082      	sub	sp, #8
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	3b01      	subs	r3, #1
 8002528:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800252c:	d301      	bcc.n	8002532 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800252e:	2301      	movs	r3, #1
 8002530:	e00f      	b.n	8002552 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002532:	4a0a      	ldr	r2, [pc, #40]	; (800255c <SysTick_Config+0x40>)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	3b01      	subs	r3, #1
 8002538:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800253a:	210f      	movs	r1, #15
 800253c:	f04f 30ff 	mov.w	r0, #4294967295
 8002540:	f7ff ff8e 	bl	8002460 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002544:	4b05      	ldr	r3, [pc, #20]	; (800255c <SysTick_Config+0x40>)
 8002546:	2200      	movs	r2, #0
 8002548:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800254a:	4b04      	ldr	r3, [pc, #16]	; (800255c <SysTick_Config+0x40>)
 800254c:	2207      	movs	r2, #7
 800254e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002550:	2300      	movs	r3, #0
}
 8002552:	4618      	mov	r0, r3
 8002554:	3708      	adds	r7, #8
 8002556:	46bd      	mov	sp, r7
 8002558:	bd80      	pop	{r7, pc}
 800255a:	bf00      	nop
 800255c:	e000e010 	.word	0xe000e010

08002560 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f7ff ff29 	bl	80023c0 <__NVIC_SetPriorityGrouping>
}
 800256e:	bf00      	nop
 8002570:	3708      	adds	r7, #8
 8002572:	46bd      	mov	sp, r7
 8002574:	bd80      	pop	{r7, pc}

08002576 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002576:	b580      	push	{r7, lr}
 8002578:	b086      	sub	sp, #24
 800257a:	af00      	add	r7, sp, #0
 800257c:	4603      	mov	r3, r0
 800257e:	60b9      	str	r1, [r7, #8]
 8002580:	607a      	str	r2, [r7, #4]
 8002582:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002584:	2300      	movs	r3, #0
 8002586:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002588:	f7ff ff3e 	bl	8002408 <__NVIC_GetPriorityGrouping>
 800258c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800258e:	687a      	ldr	r2, [r7, #4]
 8002590:	68b9      	ldr	r1, [r7, #8]
 8002592:	6978      	ldr	r0, [r7, #20]
 8002594:	f7ff ff8e 	bl	80024b4 <NVIC_EncodePriority>
 8002598:	4602      	mov	r2, r0
 800259a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800259e:	4611      	mov	r1, r2
 80025a0:	4618      	mov	r0, r3
 80025a2:	f7ff ff5d 	bl	8002460 <__NVIC_SetPriority>
}
 80025a6:	bf00      	nop
 80025a8:	3718      	adds	r7, #24
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80025ae:	b580      	push	{r7, lr}
 80025b0:	b082      	sub	sp, #8
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	4603      	mov	r3, r0
 80025b6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80025b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80025bc:	4618      	mov	r0, r3
 80025be:	f7ff ff31 	bl	8002424 <__NVIC_EnableIRQ>
}
 80025c2:	bf00      	nop
 80025c4:	3708      	adds	r7, #8
 80025c6:	46bd      	mov	sp, r7
 80025c8:	bd80      	pop	{r7, pc}

080025ca <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80025ca:	b580      	push	{r7, lr}
 80025cc:	b082      	sub	sp, #8
 80025ce:	af00      	add	r7, sp, #0
 80025d0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f7ff ffa2 	bl	800251c <SysTick_Config>
 80025d8:	4603      	mov	r3, r0
}
 80025da:	4618      	mov	r0, r3
 80025dc:	3708      	adds	r7, #8
 80025de:	46bd      	mov	sp, r7
 80025e0:	bd80      	pop	{r7, pc}
	...

080025e4 <HAL_DFSDM_ChannelInit>:
  *         in the DFSDM_ChannelInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_channel DFSDM channel handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_ChannelInit(DFSDM_Channel_HandleTypeDef *hdfsdm_channel)
{
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b082      	sub	sp, #8
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_channel == NULL)
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d101      	bne.n	80025f6 <HAL_DFSDM_ChannelInit+0x12>
  {
    return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e0ac      	b.n	8002750 <HAL_DFSDM_ChannelInit+0x16c>
  assert_param(IS_DFSDM_CHANNEL_FILTER_OVS_RATIO(hdfsdm_channel->Init.Awd.Oversampling));
  assert_param(IS_DFSDM_CHANNEL_OFFSET(hdfsdm_channel->Init.Offset));
  assert_param(IS_DFSDM_CHANNEL_RIGHT_BIT_SHIFT(hdfsdm_channel->Init.RightBitShift));

  /* Check that channel has not been already initialized */
  if (a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] != NULL)
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f000 f9d2 	bl	80029a4 <DFSDM_GetChannelFromInstance>
 8002600:	4603      	mov	r3, r0
 8002602:	4a55      	ldr	r2, [pc, #340]	; (8002758 <HAL_DFSDM_ChannelInit+0x174>)
 8002604:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002608:	2b00      	cmp	r3, #0
 800260a:	d001      	beq.n	8002610 <HAL_DFSDM_ChannelInit+0x2c>
  {
    return HAL_ERROR;
 800260c:	2301      	movs	r3, #1
 800260e:	e09f      	b.n	8002750 <HAL_DFSDM_ChannelInit+0x16c>
    hdfsdm_channel->MspInitCallback = HAL_DFSDM_ChannelMspInit;
  }
  hdfsdm_channel->MspInitCallback(hdfsdm_channel);
#else
  /* Call MSP init function */
  HAL_DFSDM_ChannelMspInit(hdfsdm_channel);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f7fd ffc1 	bl	8000598 <HAL_DFSDM_ChannelMspInit>
#endif

  /* Update the channel counter */
  v_dfsdm1ChannelCounter++;
 8002616:	4b51      	ldr	r3, [pc, #324]	; (800275c <HAL_DFSDM_ChannelInit+0x178>)
 8002618:	681b      	ldr	r3, [r3, #0]
 800261a:	3301      	adds	r3, #1
 800261c:	4a4f      	ldr	r2, [pc, #316]	; (800275c <HAL_DFSDM_ChannelInit+0x178>)
 800261e:	6013      	str	r3, [r2, #0]

  /* Configure output serial clock and enable global DFSDM interface only for first channel */
  if (v_dfsdm1ChannelCounter == 1U)
 8002620:	4b4e      	ldr	r3, [pc, #312]	; (800275c <HAL_DFSDM_ChannelInit+0x178>)
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	2b01      	cmp	r3, #1
 8002626:	d125      	bne.n	8002674 <HAL_DFSDM_ChannelInit+0x90>
  {
    assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK(hdfsdm_channel->Init.OutputClock.Selection));
    /* Set the output serial clock source */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTSRC);
 8002628:	4b4d      	ldr	r3, [pc, #308]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	4a4c      	ldr	r2, [pc, #304]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 800262e:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8002632:	6013      	str	r3, [r2, #0]
    DFSDM1_Channel0->CHCFGR1 |= hdfsdm_channel->Init.OutputClock.Selection;
 8002634:	4b4a      	ldr	r3, [pc, #296]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 8002636:	681a      	ldr	r2, [r3, #0]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	689b      	ldr	r3, [r3, #8]
 800263c:	4948      	ldr	r1, [pc, #288]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 800263e:	4313      	orrs	r3, r2
 8002640:	600b      	str	r3, [r1, #0]

    /* Reset clock divider */
    DFSDM1_Channel0->CHCFGR1 &= ~(DFSDM_CHCFGR1_CKOUTDIV);
 8002642:	4b47      	ldr	r3, [pc, #284]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	4a46      	ldr	r2, [pc, #280]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 8002648:	f423 037f 	bic.w	r3, r3, #16711680	; 0xff0000
 800264c:	6013      	str	r3, [r2, #0]
    if (hdfsdm_channel->Init.OutputClock.Activation == ENABLE)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	791b      	ldrb	r3, [r3, #4]
 8002652:	2b01      	cmp	r3, #1
 8002654:	d108      	bne.n	8002668 <HAL_DFSDM_ChannelInit+0x84>
    {
      assert_param(IS_DFSDM_CHANNEL_OUTPUT_CLOCK_DIVIDER(hdfsdm_channel->Init.OutputClock.Divider));
      /* Set the output clock divider */
      DFSDM1_Channel0->CHCFGR1 |= (uint32_t)((hdfsdm_channel->Init.OutputClock.Divider - 1U) <<
 8002656:	4b42      	ldr	r3, [pc, #264]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	68db      	ldr	r3, [r3, #12]
 800265e:	3b01      	subs	r3, #1
 8002660:	041b      	lsls	r3, r3, #16
 8002662:	493f      	ldr	r1, [pc, #252]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 8002664:	4313      	orrs	r3, r2
 8002666:	600b      	str	r3, [r1, #0]
                                             DFSDM_CHCFGR1_CKOUTDIV_Pos);
    }

    /* enable the DFSDM global interface */
    DFSDM1_Channel0->CHCFGR1 |= DFSDM_CHCFGR1_DFSDMEN;
 8002668:	4b3d      	ldr	r3, [pc, #244]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	4a3c      	ldr	r2, [pc, #240]	; (8002760 <HAL_DFSDM_ChannelInit+0x17c>)
 800266e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8002672:	6013      	str	r3, [r2, #0]
  }

  /* Set channel input parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_DATPACK | DFSDM_CHCFGR1_DATMPX |
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	681a      	ldr	r2, [r3, #0]
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	f422 4271 	bic.w	r2, r2, #61696	; 0xf100
 8002682:	601a      	str	r2, [r3, #0]
                                         DFSDM_CHCFGR1_CHINSEL);
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	6819      	ldr	r1, [r3, #0]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	691a      	ldr	r2, [r3, #16]
                                        hdfsdm_channel->Init.Input.DataPacking |
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	695b      	ldr	r3, [r3, #20]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 8002692:	431a      	orrs	r2, r3
                                        hdfsdm_channel->Init.Input.Pins);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	699b      	ldr	r3, [r3, #24]
                                        hdfsdm_channel->Init.Input.DataPacking |
 8002698:	431a      	orrs	r2, r3
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.Input.Multiplexer |
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	430a      	orrs	r2, r1
 80026a0:	601a      	str	r2, [r3, #0]

  /* Set serial interface parameters */
  hdfsdm_channel->Instance->CHCFGR1 &= ~(DFSDM_CHCFGR1_SITP | DFSDM_CHCFGR1_SPICKSEL);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	f022 020f 	bic.w	r2, r2, #15
 80026b0:	601a      	str	r2, [r3, #0]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	6819      	ldr	r1, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	69da      	ldr	r2, [r3, #28]
                                        hdfsdm_channel->Init.SerialInterface.SpiClock);
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	6a1b      	ldr	r3, [r3, #32]
  hdfsdm_channel->Instance->CHCFGR1 |= (hdfsdm_channel->Init.SerialInterface.Type |
 80026c0:	431a      	orrs	r2, r3
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	430a      	orrs	r2, r1
 80026c8:	601a      	str	r2, [r3, #0]

  /* Set analog watchdog parameters */
  hdfsdm_channel->Instance->CHAWSCDR &= ~(DFSDM_CHAWSCDR_AWFORD | DFSDM_CHAWSCDR_AWFOSR);
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f422 025f 	bic.w	r2, r2, #14614528	; 0xdf0000
 80026d8:	609a      	str	r2, [r3, #8]
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	6899      	ldr	r1, [r3, #8]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
                                         ((hdfsdm_channel->Init.Awd.Oversampling - 1U) << DFSDM_CHAWSCDR_AWFOSR_Pos));
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80026e8:	3b01      	subs	r3, #1
 80026ea:	041b      	lsls	r3, r3, #16
  hdfsdm_channel->Instance->CHAWSCDR |= (hdfsdm_channel->Init.Awd.FilterOrder |
 80026ec:	431a      	orrs	r2, r3
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	681b      	ldr	r3, [r3, #0]
 80026f2:	430a      	orrs	r2, r1
 80026f4:	609a      	str	r2, [r3, #8]

  /* Set channel offset and right bit shift */
  hdfsdm_channel->Instance->CHCFGR2 &= ~(DFSDM_CHCFGR2_OFFSET | DFSDM_CHCFGR2_DTRBS);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	685a      	ldr	r2, [r3, #4]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f002 0207 	and.w	r2, r2, #7
 8002704:	605a      	str	r2, [r3, #4]
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	6859      	ldr	r1, [r3, #4]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002710:	021a      	lsls	r2, r3, #8
                                        (hdfsdm_channel->Init.RightBitShift << DFSDM_CHCFGR2_DTRBS_Pos));
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002716:	00db      	lsls	r3, r3, #3
  hdfsdm_channel->Instance->CHCFGR2 |= (((uint32_t) hdfsdm_channel->Init.Offset << DFSDM_CHCFGR2_OFFSET_Pos) |
 8002718:	431a      	orrs	r2, r3
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	430a      	orrs	r2, r1
 8002720:	605a      	str	r2, [r3, #4]

  /* Enable DFSDM channel */
  hdfsdm_channel->Instance->CHCFGR1 |= DFSDM_CHCFGR1_CHEN;
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	681b      	ldr	r3, [r3, #0]
 8002726:	681a      	ldr	r2, [r3, #0]
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002730:	601a      	str	r2, [r3, #0]

  /* Set DFSDM Channel to ready state */
  hdfsdm_channel->State = HAL_DFSDM_CHANNEL_STATE_READY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2201      	movs	r2, #1
 8002736:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Store channel handle in DFSDM channel handle table */
  a_dfsdm1ChannelHandle[DFSDM_GetChannelFromInstance(hdfsdm_channel->Instance)] = hdfsdm_channel;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4618      	mov	r0, r3
 8002740:	f000 f930 	bl	80029a4 <DFSDM_GetChannelFromInstance>
 8002744:	4602      	mov	r2, r0
 8002746:	4904      	ldr	r1, [pc, #16]	; (8002758 <HAL_DFSDM_ChannelInit+0x174>)
 8002748:	687b      	ldr	r3, [r7, #4]
 800274a:	f841 3022 	str.w	r3, [r1, r2, lsl #2]

  return HAL_OK;
 800274e:	2300      	movs	r3, #0
}
 8002750:	4618      	mov	r0, r3
 8002752:	3708      	adds	r7, #8
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	200001bc 	.word	0x200001bc
 800275c:	200001b8 	.word	0x200001b8
 8002760:	40016000 	.word	0x40016000

08002764 <HAL_DFSDM_FilterInit>:
  *         in the DFSDM_FilterInitTypeDef structure and initialize the associated handle.
  * @param  hdfsdm_filter DFSDM filter handle.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DFSDM_FilterInit(DFSDM_Filter_HandleTypeDef *hdfsdm_filter)
{
 8002764:	b580      	push	{r7, lr}
 8002766:	b082      	sub	sp, #8
 8002768:	af00      	add	r7, sp, #0
 800276a:	6078      	str	r0, [r7, #4]
  /* Check DFSDM Channel handle */
  if (hdfsdm_filter == NULL)
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d101      	bne.n	8002776 <HAL_DFSDM_FilterInit+0x12>
  {
    return HAL_ERROR;
 8002772:	2301      	movs	r3, #1
 8002774:	e0ca      	b.n	800290c <HAL_DFSDM_FilterInit+0x1a8>
  assert_param(IS_DFSDM_FILTER_SINC_ORDER(hdfsdm_filter->Init.FilterParam.SincOrder));
  assert_param(IS_DFSDM_FILTER_OVS_RATIO(hdfsdm_filter->Init.FilterParam.Oversampling));
  assert_param(IS_DFSDM_FILTER_INTEGRATOR_OVS_RATIO(hdfsdm_filter->Init.FilterParam.IntOversampling));

  /* Check parameters compatibility */
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a66      	ldr	r2, [pc, #408]	; (8002914 <HAL_DFSDM_FilterInit+0x1b0>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d109      	bne.n	8002794 <HAL_DFSDM_FilterInit+0x30>
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	685b      	ldr	r3, [r3, #4]
  if ((hdfsdm_filter->Instance == DFSDM1_Filter0) &&
 8002784:	2b01      	cmp	r3, #1
 8002786:	d003      	beq.n	8002790 <HAL_DFSDM_FilterInit+0x2c>
       (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_SYNC_TRIGGER)))
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	68db      	ldr	r3, [r3, #12]
      ((hdfsdm_filter->Init.RegularParam.Trigger  == DFSDM_FILTER_SYNC_TRIGGER) ||
 800278c:	2b01      	cmp	r3, #1
 800278e:	d101      	bne.n	8002794 <HAL_DFSDM_FilterInit+0x30>
  {
    return HAL_ERROR;
 8002790:	2301      	movs	r3, #1
 8002792:	e0bb      	b.n	800290c <HAL_DFSDM_FilterInit+0x1a8>
  }

  /* Initialize DFSDM filter variables with default values */
  hdfsdm_filter->RegularContMode     = DFSDM_CONTINUOUS_CONV_OFF;
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	2200      	movs	r2, #0
 8002798:	631a      	str	r2, [r3, #48]	; 0x30
  hdfsdm_filter->InjectedChannelsNbr = 1;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	2201      	movs	r2, #1
 800279e:	645a      	str	r2, [r3, #68]	; 0x44
  hdfsdm_filter->InjConvRemaining    = 1;
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	2201      	movs	r2, #1
 80027a4:	649a      	str	r2, [r3, #72]	; 0x48
  hdfsdm_filter->ErrorCode           = DFSDM_FILTER_ERROR_NONE;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	2200      	movs	r2, #0
 80027aa:	651a      	str	r2, [r3, #80]	; 0x50
    hdfsdm_filter->MspInitCallback = HAL_DFSDM_FilterMspInit;
  }
  hdfsdm_filter->MspInitCallback(hdfsdm_filter);
#else
  /* Call MSP init function */
  HAL_DFSDM_FilterMspInit(hdfsdm_filter);
 80027ac:	6878      	ldr	r0, [r7, #4]
 80027ae:	f7fd fe73 	bl	8000498 <HAL_DFSDM_FilterMspInit>
#endif

  /* Set regular parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RSYNC);
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	681b      	ldr	r3, [r3, #0]
 80027b6:	681a      	ldr	r2, [r3, #0]
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	f422 2200 	bic.w	r2, r2, #524288	; 0x80000
 80027c0:	601a      	str	r2, [r3, #0]
  if (hdfsdm_filter->Init.RegularParam.FastMode == ENABLE)
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	7a1b      	ldrb	r3, [r3, #8]
 80027c6:	2b01      	cmp	r3, #1
 80027c8:	d108      	bne.n	80027dc <HAL_DFSDM_FilterInit+0x78>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_FAST;
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	681a      	ldr	r2, [r3, #0]
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80027d8:	601a      	str	r2, [r3, #0]
 80027da:	e007      	b.n	80027ec <HAL_DFSDM_FilterInit+0x88>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_FAST);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	681a      	ldr	r2, [r3, #0]
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	f022 5200 	bic.w	r2, r2, #536870912	; 0x20000000
 80027ea:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.RegularParam.DmaMode == ENABLE)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	7a5b      	ldrb	r3, [r3, #9]
 80027f0:	2b01      	cmp	r3, #1
 80027f2:	d108      	bne.n	8002806 <HAL_DFSDM_FilterInit+0xa2>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_RDMAEN;
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	681a      	ldr	r2, [r3, #0]
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8002802:	601a      	str	r2, [r3, #0]
 8002804:	e007      	b.n	8002816 <HAL_DFSDM_FilterInit+0xb2>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RDMAEN);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	681a      	ldr	r2, [r3, #0]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8002814:	601a      	str	r2, [r3, #0]
  }

  /* Set injected parameters */
  hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSYNC | DFSDM_FLTCR1_JEXTEN | DFSDM_FLTCR1_JEXTSEL);
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	687a      	ldr	r2, [r7, #4]
 800281e:	6812      	ldr	r2, [r2, #0]
 8002820:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8002824:	f023 0308 	bic.w	r3, r3, #8
 8002828:	6013      	str	r3, [r2, #0]
  if (hdfsdm_filter->Init.InjectedParam.Trigger == DFSDM_FILTER_EXT_TRIGGER)
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	68db      	ldr	r3, [r3, #12]
 800282e:	2b02      	cmp	r3, #2
 8002830:	d108      	bne.n	8002844 <HAL_DFSDM_FilterInit+0xe0>
  {
    assert_param(IS_DFSDM_FILTER_EXT_TRIG(hdfsdm_filter->Init.InjectedParam.ExtTrigger));
    assert_param(IS_DFSDM_FILTER_EXT_TRIG_EDGE(hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge));
    hdfsdm_filter->Instance->FLTCR1 |= (hdfsdm_filter->Init.InjectedParam.ExtTrigger);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	6819      	ldr	r1, [r3, #0]
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	695a      	ldr	r2, [r3, #20]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	430a      	orrs	r2, r1
 8002842:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.ScanMode == ENABLE)
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	7c1b      	ldrb	r3, [r3, #16]
 8002848:	2b01      	cmp	r3, #1
 800284a:	d108      	bne.n	800285e <HAL_DFSDM_FilterInit+0xfa>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JSCAN;
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	681a      	ldr	r2, [r3, #0]
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	f042 0210 	orr.w	r2, r2, #16
 800285a:	601a      	str	r2, [r3, #0]
 800285c:	e007      	b.n	800286e <HAL_DFSDM_FilterInit+0x10a>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JSCAN);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	681a      	ldr	r2, [r3, #0]
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	f022 0210 	bic.w	r2, r2, #16
 800286c:	601a      	str	r2, [r3, #0]
  }

  if (hdfsdm_filter->Init.InjectedParam.DmaMode == ENABLE)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	7c5b      	ldrb	r3, [r3, #17]
 8002872:	2b01      	cmp	r3, #1
 8002874:	d108      	bne.n	8002888 <HAL_DFSDM_FilterInit+0x124>
  {
    hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_JDMAEN;
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	681a      	ldr	r2, [r3, #0]
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	f042 0220 	orr.w	r2, r2, #32
 8002884:	601a      	str	r2, [r3, #0]
 8002886:	e007      	b.n	8002898 <HAL_DFSDM_FilterInit+0x134>
  }
  else
  {
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_JDMAEN);
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f022 0220 	bic.w	r2, r2, #32
 8002896:	601a      	str	r2, [r3, #0]
  }

  /* Set filter parameters */
  hdfsdm_filter->Instance->FLTFCR &= ~(DFSDM_FLTFCR_FORD | DFSDM_FLTFCR_FOSR | DFSDM_FLTFCR_IOSR);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	695b      	ldr	r3, [r3, #20]
 800289e:	687a      	ldr	r2, [r7, #4]
 80028a0:	6812      	ldr	r2, [r2, #0]
 80028a2:	f023 4363 	bic.w	r3, r3, #3808428032	; 0xe3000000
 80028a6:	f003 23ff 	and.w	r3, r3, #4278255360	; 0xff00ff00
 80028aa:	6153      	str	r3, [r2, #20]
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6959      	ldr	r1, [r3, #20]
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69da      	ldr	r2, [r3, #28]
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	6a1b      	ldr	r3, [r3, #32]
 80028ba:	3b01      	subs	r3, #1
 80028bc:	041b      	lsls	r3, r3, #16
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80028be:	431a      	orrs	r2, r3
                                      (hdfsdm_filter->Init.FilterParam.IntOversampling - 1U));
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028c4:	3b01      	subs	r3, #1
                                      ((hdfsdm_filter->Init.FilterParam.Oversampling - 1U) << DFSDM_FLTFCR_FOSR_Pos) |
 80028c6:	431a      	orrs	r2, r3
  hdfsdm_filter->Instance->FLTFCR |= (hdfsdm_filter->Init.FilterParam.SincOrder |
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	430a      	orrs	r2, r1
 80028ce:	615a      	str	r2, [r3, #20]

  /* Store regular and injected triggers and injected scan mode*/
  hdfsdm_filter->RegularTrigger   = hdfsdm_filter->Init.RegularParam.Trigger;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	685a      	ldr	r2, [r3, #4]
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	635a      	str	r2, [r3, #52]	; 0x34
  hdfsdm_filter->InjectedTrigger  = hdfsdm_filter->Init.InjectedParam.Trigger;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	68da      	ldr	r2, [r3, #12]
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	639a      	str	r2, [r3, #56]	; 0x38
  hdfsdm_filter->ExtTriggerEdge   = hdfsdm_filter->Init.InjectedParam.ExtTriggerEdge;
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	699a      	ldr	r2, [r3, #24]
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	63da      	str	r2, [r3, #60]	; 0x3c
  hdfsdm_filter->InjectedScanMode = hdfsdm_filter->Init.InjectedParam.ScanMode;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	7c1a      	ldrb	r2, [r3, #16]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  /* Enable DFSDM filter */
  hdfsdm_filter->Instance->FLTCR1 |= DFSDM_FLTCR1_DFEN;
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	681a      	ldr	r2, [r3, #0]
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f042 0201 	orr.w	r2, r2, #1
 8002900:	601a      	str	r2, [r3, #0]

  /* Set DFSDM filter to ready state */
  hdfsdm_filter->State = HAL_DFSDM_FILTER_STATE_READY;
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	2201      	movs	r2, #1
 8002906:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c

  return HAL_OK;
 800290a:	2300      	movs	r3, #0
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	40016100 	.word	0x40016100

08002918 <HAL_DFSDM_FilterConfigRegChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DFSDM_FilterConfigRegChannel(DFSDM_Filter_HandleTypeDef *hdfsdm_filter,
                                                   uint32_t                    Channel,
                                                   uint32_t                    ContinuousMode)
{
 8002918:	b480      	push	{r7}
 800291a:	b087      	sub	sp, #28
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002924:	2300      	movs	r3, #0
 8002926:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_DFSDM_FILTER_ALL_INSTANCE(hdfsdm_filter->Instance));
  assert_param(IS_DFSDM_REGULAR_CHANNEL(Channel));
  assert_param(IS_DFSDM_CONTINUOUS_MODE(ContinuousMode));

  /* Check DFSDM filter state */
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 800292e:	2b00      	cmp	r3, #0
 8002930:	d02e      	beq.n	8002990 <HAL_DFSDM_FilterConfigRegChannel+0x78>
      (hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_ERROR))
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
  if ((hdfsdm_filter->State != HAL_DFSDM_FILTER_STATE_RESET) &&
 8002938:	2bff      	cmp	r3, #255	; 0xff
 800293a:	d029      	beq.n	8002990 <HAL_DFSDM_FilterConfigRegChannel+0x78>
  {
    /* Configure channel and continuous mode for regular conversion */
    hdfsdm_filter->Instance->FLTCR1 &= ~(DFSDM_FLTCR1_RCH | DFSDM_FLTCR1_RCONT);
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	6812      	ldr	r2, [r2, #0]
 8002946:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800294a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800294e:	6013      	str	r3, [r2, #0]
    if (ContinuousMode == DFSDM_CONTINUOUS_CONV_ON)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	2b01      	cmp	r3, #1
 8002954:	d10d      	bne.n	8002972 <HAL_DFSDM_FilterConfigRegChannel+0x5a>
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)(((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET) |
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68bb      	ldr	r3, [r7, #8]
 800295e:	021b      	lsls	r3, r3, #8
 8002960:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8002964:	431a      	orrs	r2, r3
 8002966:	68fb      	ldr	r3, [r7, #12]
 8002968:	681b      	ldr	r3, [r3, #0]
 800296a:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 800296e:	601a      	str	r2, [r3, #0]
 8002970:	e00a      	b.n	8002988 <HAL_DFSDM_FilterConfigRegChannel+0x70>
                                                    DFSDM_FLTCR1_RCONT);
    }
    else
    {
      hdfsdm_filter->Instance->FLTCR1 |= (uint32_t)((Channel & DFSDM_MSB_MASK) << DFSDM_FLTCR1_MSB_RCH_OFFSET);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	6819      	ldr	r1, [r3, #0]
 8002978:	68bb      	ldr	r3, [r7, #8]
 800297a:	021b      	lsls	r3, r3, #8
 800297c:	f003 427f 	and.w	r2, r3, #4278190080	; 0xff000000
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	430a      	orrs	r2, r1
 8002986:	601a      	str	r2, [r3, #0]
    }
    /* Store continuous mode information */
    hdfsdm_filter->RegularContMode = ContinuousMode;
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	687a      	ldr	r2, [r7, #4]
 800298c:	631a      	str	r2, [r3, #48]	; 0x30
 800298e:	e001      	b.n	8002994 <HAL_DFSDM_FilterConfigRegChannel+0x7c>
  }
  else
  {
    status = HAL_ERROR;
 8002990:	2301      	movs	r3, #1
 8002992:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return status;
 8002994:	7dfb      	ldrb	r3, [r7, #23]
}
 8002996:	4618      	mov	r0, r3
 8002998:	371c      	adds	r7, #28
 800299a:	46bd      	mov	sp, r7
 800299c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a0:	4770      	bx	lr
	...

080029a4 <DFSDM_GetChannelFromInstance>:
  * @brief  This function allows to get the channel number from channel instance.
  * @param  Instance DFSDM channel instance.
  * @retval Channel number.
  */
static uint32_t DFSDM_GetChannelFromInstance(const DFSDM_Channel_TypeDef *Instance)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b085      	sub	sp, #20
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t channel;

  /* Get channel from instance */
  if (Instance == DFSDM1_Channel0)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a1c      	ldr	r2, [pc, #112]	; (8002a20 <DFSDM_GetChannelFromInstance+0x7c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d102      	bne.n	80029ba <DFSDM_GetChannelFromInstance+0x16>
  {
    channel = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
 80029b8:	e02b      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	4a19      	ldr	r2, [pc, #100]	; (8002a24 <DFSDM_GetChannelFromInstance+0x80>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d102      	bne.n	80029c8 <DFSDM_GetChannelFromInstance+0x24>
  {
    channel = 1;
 80029c2:	2301      	movs	r3, #1
 80029c4:	60fb      	str	r3, [r7, #12]
 80029c6:	e024      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel2)
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	4a17      	ldr	r2, [pc, #92]	; (8002a28 <DFSDM_GetChannelFromInstance+0x84>)
 80029cc:	4293      	cmp	r3, r2
 80029ce:	d102      	bne.n	80029d6 <DFSDM_GetChannelFromInstance+0x32>
  {
    channel = 2;
 80029d0:	2302      	movs	r3, #2
 80029d2:	60fb      	str	r3, [r7, #12]
 80029d4:	e01d      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || \
    defined(STM32L496xx) || defined(STM32L4A6xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else if (Instance == DFSDM1_Channel4)
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a14      	ldr	r2, [pc, #80]	; (8002a2c <DFSDM_GetChannelFromInstance+0x88>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d102      	bne.n	80029e4 <DFSDM_GetChannelFromInstance+0x40>
  {
    channel = 4;
 80029de:	2304      	movs	r3, #4
 80029e0:	60fb      	str	r3, [r7, #12]
 80029e2:	e016      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel5)
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	4a12      	ldr	r2, [pc, #72]	; (8002a30 <DFSDM_GetChannelFromInstance+0x8c>)
 80029e8:	4293      	cmp	r3, r2
 80029ea:	d102      	bne.n	80029f2 <DFSDM_GetChannelFromInstance+0x4e>
  {
    channel = 5;
 80029ec:	2305      	movs	r3, #5
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	e00f      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel6)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4a0f      	ldr	r2, [pc, #60]	; (8002a34 <DFSDM_GetChannelFromInstance+0x90>)
 80029f6:	4293      	cmp	r3, r2
 80029f8:	d102      	bne.n	8002a00 <DFSDM_GetChannelFromInstance+0x5c>
  {
    channel = 6;
 80029fa:	2306      	movs	r3, #6
 80029fc:	60fb      	str	r3, [r7, #12]
 80029fe:	e008      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
  else if (Instance == DFSDM1_Channel7)
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	4a0d      	ldr	r2, [pc, #52]	; (8002a38 <DFSDM_GetChannelFromInstance+0x94>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d102      	bne.n	8002a0e <DFSDM_GetChannelFromInstance+0x6a>
  {
    channel = 7;
 8002a08:	2307      	movs	r3, #7
 8002a0a:	60fb      	str	r3, [r7, #12]
 8002a0c:	e001      	b.n	8002a12 <DFSDM_GetChannelFromInstance+0x6e>
  }
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx || STM32L496xx || STM32L4A6xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else /* DFSDM1_Channel3 */
  {
    channel = 3;
 8002a0e:	2303      	movs	r3, #3
 8002a10:	60fb      	str	r3, [r7, #12]
  }

  return channel;
 8002a12:	68fb      	ldr	r3, [r7, #12]
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	3714      	adds	r7, #20
 8002a18:	46bd      	mov	sp, r7
 8002a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1e:	4770      	bx	lr
 8002a20:	40016000 	.word	0x40016000
 8002a24:	40016020 	.word	0x40016020
 8002a28:	40016040 	.word	0x40016040
 8002a2c:	40016080 	.word	0x40016080
 8002a30:	400160a0 	.word	0x400160a0
 8002a34:	400160c0 	.word	0x400160c0
 8002a38:	400160e0 	.word	0x400160e0

08002a3c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002a3c:	b580      	push	{r7, lr}
 8002a3e:	b084      	sub	sp, #16
 8002a40:	af00      	add	r7, sp, #0
 8002a42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	d101      	bne.n	8002a4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002a4a:	2301      	movs	r3, #1
 8002a4c:	e08d      	b.n	8002b6a <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	461a      	mov	r2, r3
 8002a54:	4b47      	ldr	r3, [pc, #284]	; (8002b74 <HAL_DMA_Init+0x138>)
 8002a56:	429a      	cmp	r2, r3
 8002a58:	d80f      	bhi.n	8002a7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	681b      	ldr	r3, [r3, #0]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	4b45      	ldr	r3, [pc, #276]	; (8002b78 <HAL_DMA_Init+0x13c>)
 8002a62:	4413      	add	r3, r2
 8002a64:	4a45      	ldr	r2, [pc, #276]	; (8002b7c <HAL_DMA_Init+0x140>)
 8002a66:	fba2 2303 	umull	r2, r3, r2, r3
 8002a6a:	091b      	lsrs	r3, r3, #4
 8002a6c:	009a      	lsls	r2, r3, #2
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	4a42      	ldr	r2, [pc, #264]	; (8002b80 <HAL_DMA_Init+0x144>)
 8002a76:	641a      	str	r2, [r3, #64]	; 0x40
 8002a78:	e00e      	b.n	8002a98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	461a      	mov	r2, r3
 8002a80:	4b40      	ldr	r3, [pc, #256]	; (8002b84 <HAL_DMA_Init+0x148>)
 8002a82:	4413      	add	r3, r2
 8002a84:	4a3d      	ldr	r2, [pc, #244]	; (8002b7c <HAL_DMA_Init+0x140>)
 8002a86:	fba2 2303 	umull	r2, r3, r2, r3
 8002a8a:	091b      	lsrs	r3, r3, #4
 8002a8c:	009a      	lsls	r2, r3, #2
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a3c      	ldr	r2, [pc, #240]	; (8002b88 <HAL_DMA_Init+0x14c>)
 8002a96:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2202      	movs	r2, #2
 8002a9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681b      	ldr	r3, [r3, #0]
 8002aa6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8002aae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002ab2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ab8:	687b      	ldr	r3, [r7, #4]
 8002aba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002abc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	691b      	ldr	r3, [r3, #16]
 8002ac2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ac8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	699b      	ldr	r3, [r3, #24]
 8002ace:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ad4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	6a1b      	ldr	r3, [r3, #32]
 8002ada:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002adc:	68fa      	ldr	r2, [r7, #12]
 8002ade:	4313      	orrs	r3, r2
 8002ae0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	68fa      	ldr	r2, [r7, #12]
 8002ae8:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002aea:	6878      	ldr	r0, [r7, #4]
 8002aec:	f000 f8fe 	bl	8002cec <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	689b      	ldr	r3, [r3, #8]
 8002af4:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002af8:	d102      	bne.n	8002b00 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	2200      	movs	r2, #0
 8002afe:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	685a      	ldr	r2, [r3, #4]
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002b08:	b2d2      	uxtb	r2, r2
 8002b0a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b10:	687a      	ldr	r2, [r7, #4]
 8002b12:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8002b14:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	685b      	ldr	r3, [r3, #4]
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d010      	beq.n	8002b40 <HAL_DMA_Init+0x104>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	685b      	ldr	r3, [r3, #4]
 8002b22:	2b04      	cmp	r3, #4
 8002b24:	d80c      	bhi.n	8002b40 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002b26:	6878      	ldr	r0, [r7, #4]
 8002b28:	f000 f91e 	bl	8002d68 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8002b3c:	605a      	str	r2, [r3, #4]
 8002b3e:	e008      	b.n	8002b52 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	2200      	movs	r2, #0
 8002b4a:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	2200      	movs	r2, #0
 8002b50:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	2200      	movs	r2, #0
 8002b56:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	2201      	movs	r2, #1
 8002b5c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2200      	movs	r2, #0
 8002b64:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8002b68:	2300      	movs	r3, #0
}
 8002b6a:	4618      	mov	r0, r3
 8002b6c:	3710      	adds	r7, #16
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bd80      	pop	{r7, pc}
 8002b72:	bf00      	nop
 8002b74:	40020407 	.word	0x40020407
 8002b78:	bffdfff8 	.word	0xbffdfff8
 8002b7c:	cccccccd 	.word	0xcccccccd
 8002b80:	40020000 	.word	0x40020000
 8002b84:	bffdfbf8 	.word	0xbffdfbf8
 8002b88:	40020400 	.word	0x40020400

08002b8c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b084      	sub	sp, #16
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002b98:	681b      	ldr	r3, [r3, #0]
 8002b9a:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ba8:	f003 031c 	and.w	r3, r3, #28
 8002bac:	2204      	movs	r2, #4
 8002bae:	409a      	lsls	r2, r3
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d026      	beq.n	8002c06 <HAL_DMA_IRQHandler+0x7a>
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f003 0304 	and.w	r3, r3, #4
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d021      	beq.n	8002c06 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f003 0320 	and.w	r3, r3, #32
 8002bcc:	2b00      	cmp	r3, #0
 8002bce:	d107      	bne.n	8002be0 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	681a      	ldr	r2, [r3, #0]
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f022 0204 	bic.w	r2, r2, #4
 8002bde:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002be4:	f003 021c 	and.w	r2, r3, #28
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bec:	2104      	movs	r1, #4
 8002bee:	fa01 f202 	lsl.w	r2, r1, r2
 8002bf2:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d071      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c00:	6878      	ldr	r0, [r7, #4]
 8002c02:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8002c04:	e06c      	b.n	8002ce0 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c0a:	f003 031c 	and.w	r3, r3, #28
 8002c0e:	2202      	movs	r2, #2
 8002c10:	409a      	lsls	r2, r3
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	4013      	ands	r3, r2
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d02e      	beq.n	8002c78 <HAL_DMA_IRQHandler+0xec>
 8002c1a:	68bb      	ldr	r3, [r7, #8]
 8002c1c:	f003 0302 	and.w	r3, r3, #2
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d029      	beq.n	8002c78 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	f003 0320 	and.w	r3, r3, #32
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10b      	bne.n	8002c4a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	681a      	ldr	r2, [r3, #0]
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f022 020a 	bic.w	r2, r2, #10
 8002c40:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	2201      	movs	r2, #1
 8002c46:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c4e:	f003 021c 	and.w	r2, r3, #28
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c56:	2102      	movs	r1, #2
 8002c58:	fa01 f202 	lsl.w	r2, r1, r2
 8002c5c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	2200      	movs	r2, #0
 8002c62:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d038      	beq.n	8002ce0 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c72:	6878      	ldr	r0, [r7, #4]
 8002c74:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8002c76:	e033      	b.n	8002ce0 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002c7c:	f003 031c 	and.w	r3, r3, #28
 8002c80:	2208      	movs	r2, #8
 8002c82:	409a      	lsls	r2, r3
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	4013      	ands	r3, r2
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d02a      	beq.n	8002ce2 <HAL_DMA_IRQHandler+0x156>
 8002c8c:	68bb      	ldr	r3, [r7, #8]
 8002c8e:	f003 0308 	and.w	r3, r3, #8
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d025      	beq.n	8002ce2 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	681a      	ldr	r2, [r3, #0]
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	f022 020e 	bic.w	r2, r2, #14
 8002ca4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002caa:	f003 021c 	and.w	r2, r3, #28
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cb2:	2101      	movs	r1, #1
 8002cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8002cb8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	2201      	movs	r2, #1
 8002cbe:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	2201      	movs	r2, #1
 8002cc4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2200      	movs	r2, #0
 8002ccc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d004      	beq.n	8002ce2 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002cdc:	6878      	ldr	r0, [r7, #4]
 8002cde:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002ce0:	bf00      	nop
 8002ce2:	bf00      	nop
}
 8002ce4:	3710      	adds	r7, #16
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
	...

08002cec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002cec:	b480      	push	{r7}
 8002cee:	b085      	sub	sp, #20
 8002cf0:	af00      	add	r7, sp, #0
 8002cf2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002cf4:	687b      	ldr	r3, [r7, #4]
 8002cf6:	681b      	ldr	r3, [r3, #0]
 8002cf8:	461a      	mov	r2, r3
 8002cfa:	4b17      	ldr	r3, [pc, #92]	; (8002d58 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002cfc:	429a      	cmp	r2, r3
 8002cfe:	d80a      	bhi.n	8002d16 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d04:	089b      	lsrs	r3, r3, #2
 8002d06:	009b      	lsls	r3, r3, #2
 8002d08:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8002d0c:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	6493      	str	r3, [r2, #72]	; 0x48
 8002d14:	e007      	b.n	8002d26 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d1a:	089b      	lsrs	r3, r3, #2
 8002d1c:	009a      	lsls	r2, r3, #2
 8002d1e:	4b0f      	ldr	r3, [pc, #60]	; (8002d5c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002d20:	4413      	add	r3, r2
 8002d22:	687a      	ldr	r2, [r7, #4]
 8002d24:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	b2db      	uxtb	r3, r3
 8002d2c:	3b08      	subs	r3, #8
 8002d2e:	4a0c      	ldr	r2, [pc, #48]	; (8002d60 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002d30:	fba2 2303 	umull	r2, r3, r2, r3
 8002d34:	091b      	lsrs	r3, r3, #4
 8002d36:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4a0a      	ldr	r2, [pc, #40]	; (8002d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002d3c:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	f003 031f 	and.w	r3, r3, #31
 8002d44:	2201      	movs	r2, #1
 8002d46:	409a      	lsls	r2, r3
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002d4c:	bf00      	nop
 8002d4e:	3714      	adds	r7, #20
 8002d50:	46bd      	mov	sp, r7
 8002d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d56:	4770      	bx	lr
 8002d58:	40020407 	.word	0x40020407
 8002d5c:	4002081c 	.word	0x4002081c
 8002d60:	cccccccd 	.word	0xcccccccd
 8002d64:	40020880 	.word	0x40020880

08002d68 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002d68:	b480      	push	{r7}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	b2db      	uxtb	r3, r3
 8002d76:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002d78:	68fa      	ldr	r2, [r7, #12]
 8002d7a:	4b0b      	ldr	r3, [pc, #44]	; (8002da8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002d7c:	4413      	add	r3, r2
 8002d7e:	009b      	lsls	r3, r3, #2
 8002d80:	461a      	mov	r2, r3
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	4a08      	ldr	r2, [pc, #32]	; (8002dac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002d8a:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	f003 0303 	and.w	r3, r3, #3
 8002d94:	2201      	movs	r2, #1
 8002d96:	409a      	lsls	r2, r3
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8002d9c:	bf00      	nop
 8002d9e:	3714      	adds	r7, #20
 8002da0:	46bd      	mov	sp, r7
 8002da2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da6:	4770      	bx	lr
 8002da8:	1000823f 	.word	0x1000823f
 8002dac:	40020940 	.word	0x40020940

08002db0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b087      	sub	sp, #28
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
 8002db8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dba:	2300      	movs	r3, #0
 8002dbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dbe:	e166      	b.n	800308e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681a      	ldr	r2, [r3, #0]
 8002dc4:	2101      	movs	r1, #1
 8002dc6:	697b      	ldr	r3, [r7, #20]
 8002dc8:	fa01 f303 	lsl.w	r3, r1, r3
 8002dcc:	4013      	ands	r3, r2
 8002dce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	f000 8158 	beq.w	8003088 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	685b      	ldr	r3, [r3, #4]
 8002ddc:	f003 0303 	and.w	r3, r3, #3
 8002de0:	2b01      	cmp	r3, #1
 8002de2:	d005      	beq.n	8002df0 <HAL_GPIO_Init+0x40>
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0303 	and.w	r3, r3, #3
 8002dec:	2b02      	cmp	r3, #2
 8002dee:	d130      	bne.n	8002e52 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002df6:	697b      	ldr	r3, [r7, #20]
 8002df8:	005b      	lsls	r3, r3, #1
 8002dfa:	2203      	movs	r2, #3
 8002dfc:	fa02 f303 	lsl.w	r3, r2, r3
 8002e00:	43db      	mvns	r3, r3
 8002e02:	693a      	ldr	r2, [r7, #16]
 8002e04:	4013      	ands	r3, r2
 8002e06:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002e08:	683b      	ldr	r3, [r7, #0]
 8002e0a:	68da      	ldr	r2, [r3, #12]
 8002e0c:	697b      	ldr	r3, [r7, #20]
 8002e0e:	005b      	lsls	r3, r3, #1
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	693a      	ldr	r2, [r7, #16]
 8002e16:	4313      	orrs	r3, r2
 8002e18:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	693a      	ldr	r2, [r7, #16]
 8002e1e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	685b      	ldr	r3, [r3, #4]
 8002e24:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002e26:	2201      	movs	r2, #1
 8002e28:	697b      	ldr	r3, [r7, #20]
 8002e2a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2e:	43db      	mvns	r3, r3
 8002e30:	693a      	ldr	r2, [r7, #16]
 8002e32:	4013      	ands	r3, r2
 8002e34:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e36:	683b      	ldr	r3, [r7, #0]
 8002e38:	685b      	ldr	r3, [r3, #4]
 8002e3a:	091b      	lsrs	r3, r3, #4
 8002e3c:	f003 0201 	and.w	r2, r3, #1
 8002e40:	697b      	ldr	r3, [r7, #20]
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	693a      	ldr	r2, [r7, #16]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	693a      	ldr	r2, [r7, #16]
 8002e50:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e52:	683b      	ldr	r3, [r7, #0]
 8002e54:	685b      	ldr	r3, [r3, #4]
 8002e56:	f003 0303 	and.w	r3, r3, #3
 8002e5a:	2b03      	cmp	r3, #3
 8002e5c:	d017      	beq.n	8002e8e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	68db      	ldr	r3, [r3, #12]
 8002e62:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002e64:	697b      	ldr	r3, [r7, #20]
 8002e66:	005b      	lsls	r3, r3, #1
 8002e68:	2203      	movs	r2, #3
 8002e6a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6e:	43db      	mvns	r3, r3
 8002e70:	693a      	ldr	r2, [r7, #16]
 8002e72:	4013      	ands	r3, r2
 8002e74:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e76:	683b      	ldr	r3, [r7, #0]
 8002e78:	689a      	ldr	r2, [r3, #8]
 8002e7a:	697b      	ldr	r3, [r7, #20]
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8002e82:	693a      	ldr	r2, [r7, #16]
 8002e84:	4313      	orrs	r3, r2
 8002e86:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	693a      	ldr	r2, [r7, #16]
 8002e8c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e8e:	683b      	ldr	r3, [r7, #0]
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f003 0303 	and.w	r3, r3, #3
 8002e96:	2b02      	cmp	r3, #2
 8002e98:	d123      	bne.n	8002ee2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002e9a:	697b      	ldr	r3, [r7, #20]
 8002e9c:	08da      	lsrs	r2, r3, #3
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	3208      	adds	r2, #8
 8002ea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002ea6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002ea8:	697b      	ldr	r3, [r7, #20]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	220f      	movs	r2, #15
 8002eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb6:	43db      	mvns	r3, r3
 8002eb8:	693a      	ldr	r2, [r7, #16]
 8002eba:	4013      	ands	r3, r2
 8002ebc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	691a      	ldr	r2, [r3, #16]
 8002ec2:	697b      	ldr	r3, [r7, #20]
 8002ec4:	f003 0307 	and.w	r3, r3, #7
 8002ec8:	009b      	lsls	r3, r3, #2
 8002eca:	fa02 f303 	lsl.w	r3, r2, r3
 8002ece:	693a      	ldr	r2, [r7, #16]
 8002ed0:	4313      	orrs	r3, r2
 8002ed2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002ed4:	697b      	ldr	r3, [r7, #20]
 8002ed6:	08da      	lsrs	r2, r3, #3
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	3208      	adds	r2, #8
 8002edc:	6939      	ldr	r1, [r7, #16]
 8002ede:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002ee8:	697b      	ldr	r3, [r7, #20]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	2203      	movs	r2, #3
 8002eee:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef2:	43db      	mvns	r3, r3
 8002ef4:	693a      	ldr	r2, [r7, #16]
 8002ef6:	4013      	ands	r3, r2
 8002ef8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002efa:	683b      	ldr	r3, [r7, #0]
 8002efc:	685b      	ldr	r3, [r3, #4]
 8002efe:	f003 0203 	and.w	r2, r3, #3
 8002f02:	697b      	ldr	r3, [r7, #20]
 8002f04:	005b      	lsls	r3, r3, #1
 8002f06:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0a:	693a      	ldr	r2, [r7, #16]
 8002f0c:	4313      	orrs	r3, r2
 8002f0e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	693a      	ldr	r2, [r7, #16]
 8002f14:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002f16:	683b      	ldr	r3, [r7, #0]
 8002f18:	685b      	ldr	r3, [r3, #4]
 8002f1a:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 80b2 	beq.w	8003088 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f24:	4b61      	ldr	r3, [pc, #388]	; (80030ac <HAL_GPIO_Init+0x2fc>)
 8002f26:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f28:	4a60      	ldr	r2, [pc, #384]	; (80030ac <HAL_GPIO_Init+0x2fc>)
 8002f2a:	f043 0301 	orr.w	r3, r3, #1
 8002f2e:	6613      	str	r3, [r2, #96]	; 0x60
 8002f30:	4b5e      	ldr	r3, [pc, #376]	; (80030ac <HAL_GPIO_Init+0x2fc>)
 8002f32:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002f34:	f003 0301 	and.w	r3, r3, #1
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002f3c:	4a5c      	ldr	r2, [pc, #368]	; (80030b0 <HAL_GPIO_Init+0x300>)
 8002f3e:	697b      	ldr	r3, [r7, #20]
 8002f40:	089b      	lsrs	r3, r3, #2
 8002f42:	3302      	adds	r3, #2
 8002f44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f48:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002f4a:	697b      	ldr	r3, [r7, #20]
 8002f4c:	f003 0303 	and.w	r3, r3, #3
 8002f50:	009b      	lsls	r3, r3, #2
 8002f52:	220f      	movs	r2, #15
 8002f54:	fa02 f303 	lsl.w	r3, r2, r3
 8002f58:	43db      	mvns	r3, r3
 8002f5a:	693a      	ldr	r2, [r7, #16]
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002f60:	687b      	ldr	r3, [r7, #4]
 8002f62:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002f66:	d02b      	beq.n	8002fc0 <HAL_GPIO_Init+0x210>
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	4a52      	ldr	r2, [pc, #328]	; (80030b4 <HAL_GPIO_Init+0x304>)
 8002f6c:	4293      	cmp	r3, r2
 8002f6e:	d025      	beq.n	8002fbc <HAL_GPIO_Init+0x20c>
 8002f70:	687b      	ldr	r3, [r7, #4]
 8002f72:	4a51      	ldr	r2, [pc, #324]	; (80030b8 <HAL_GPIO_Init+0x308>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d01f      	beq.n	8002fb8 <HAL_GPIO_Init+0x208>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	4a50      	ldr	r2, [pc, #320]	; (80030bc <HAL_GPIO_Init+0x30c>)
 8002f7c:	4293      	cmp	r3, r2
 8002f7e:	d019      	beq.n	8002fb4 <HAL_GPIO_Init+0x204>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	4a4f      	ldr	r2, [pc, #316]	; (80030c0 <HAL_GPIO_Init+0x310>)
 8002f84:	4293      	cmp	r3, r2
 8002f86:	d013      	beq.n	8002fb0 <HAL_GPIO_Init+0x200>
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	4a4e      	ldr	r2, [pc, #312]	; (80030c4 <HAL_GPIO_Init+0x314>)
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	d00d      	beq.n	8002fac <HAL_GPIO_Init+0x1fc>
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	4a4d      	ldr	r2, [pc, #308]	; (80030c8 <HAL_GPIO_Init+0x318>)
 8002f94:	4293      	cmp	r3, r2
 8002f96:	d007      	beq.n	8002fa8 <HAL_GPIO_Init+0x1f8>
 8002f98:	687b      	ldr	r3, [r7, #4]
 8002f9a:	4a4c      	ldr	r2, [pc, #304]	; (80030cc <HAL_GPIO_Init+0x31c>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d101      	bne.n	8002fa4 <HAL_GPIO_Init+0x1f4>
 8002fa0:	2307      	movs	r3, #7
 8002fa2:	e00e      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fa4:	2308      	movs	r3, #8
 8002fa6:	e00c      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fa8:	2306      	movs	r3, #6
 8002faa:	e00a      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fac:	2305      	movs	r3, #5
 8002fae:	e008      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fb0:	2304      	movs	r3, #4
 8002fb2:	e006      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fb4:	2303      	movs	r3, #3
 8002fb6:	e004      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fb8:	2302      	movs	r3, #2
 8002fba:	e002      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fbc:	2301      	movs	r3, #1
 8002fbe:	e000      	b.n	8002fc2 <HAL_GPIO_Init+0x212>
 8002fc0:	2300      	movs	r3, #0
 8002fc2:	697a      	ldr	r2, [r7, #20]
 8002fc4:	f002 0203 	and.w	r2, r2, #3
 8002fc8:	0092      	lsls	r2, r2, #2
 8002fca:	4093      	lsls	r3, r2
 8002fcc:	693a      	ldr	r2, [r7, #16]
 8002fce:	4313      	orrs	r3, r2
 8002fd0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002fd2:	4937      	ldr	r1, [pc, #220]	; (80030b0 <HAL_GPIO_Init+0x300>)
 8002fd4:	697b      	ldr	r3, [r7, #20]
 8002fd6:	089b      	lsrs	r3, r3, #2
 8002fd8:	3302      	adds	r3, #2
 8002fda:	693a      	ldr	r2, [r7, #16]
 8002fdc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002fe0:	4b3b      	ldr	r3, [pc, #236]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8002fe2:	689b      	ldr	r3, [r3, #8]
 8002fe4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	43db      	mvns	r3, r3
 8002fea:	693a      	ldr	r2, [r7, #16]
 8002fec:	4013      	ands	r3, r2
 8002fee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002ff0:	683b      	ldr	r3, [r7, #0]
 8002ff2:	685b      	ldr	r3, [r3, #4]
 8002ff4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ff8:	2b00      	cmp	r3, #0
 8002ffa:	d003      	beq.n	8003004 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002ffc:	693a      	ldr	r2, [r7, #16]
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	4313      	orrs	r3, r2
 8003002:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003004:	4a32      	ldr	r2, [pc, #200]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8003006:	693b      	ldr	r3, [r7, #16]
 8003008:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800300a:	4b31      	ldr	r3, [pc, #196]	; (80030d0 <HAL_GPIO_Init+0x320>)
 800300c:	68db      	ldr	r3, [r3, #12]
 800300e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003010:	68fb      	ldr	r3, [r7, #12]
 8003012:	43db      	mvns	r3, r3
 8003014:	693a      	ldr	r2, [r7, #16]
 8003016:	4013      	ands	r3, r2
 8003018:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800301a:	683b      	ldr	r3, [r7, #0]
 800301c:	685b      	ldr	r3, [r3, #4]
 800301e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003022:	2b00      	cmp	r3, #0
 8003024:	d003      	beq.n	800302e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8003026:	693a      	ldr	r2, [r7, #16]
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	4313      	orrs	r3, r2
 800302c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800302e:	4a28      	ldr	r2, [pc, #160]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8003034:	4b26      	ldr	r3, [pc, #152]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800303a:	68fb      	ldr	r3, [r7, #12]
 800303c:	43db      	mvns	r3, r3
 800303e:	693a      	ldr	r2, [r7, #16]
 8003040:	4013      	ands	r3, r2
 8003042:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d003      	beq.n	8003058 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8003050:	693a      	ldr	r2, [r7, #16]
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	4313      	orrs	r3, r2
 8003056:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003058:	4a1d      	ldr	r2, [pc, #116]	; (80030d0 <HAL_GPIO_Init+0x320>)
 800305a:	693b      	ldr	r3, [r7, #16]
 800305c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800305e:	4b1c      	ldr	r3, [pc, #112]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	43db      	mvns	r3, r3
 8003068:	693a      	ldr	r2, [r7, #16]
 800306a:	4013      	ands	r3, r2
 800306c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800306e:	683b      	ldr	r3, [r7, #0]
 8003070:	685b      	ldr	r3, [r3, #4]
 8003072:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003076:	2b00      	cmp	r3, #0
 8003078:	d003      	beq.n	8003082 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800307a:	693a      	ldr	r2, [r7, #16]
 800307c:	68fb      	ldr	r3, [r7, #12]
 800307e:	4313      	orrs	r3, r2
 8003080:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003082:	4a13      	ldr	r2, [pc, #76]	; (80030d0 <HAL_GPIO_Init+0x320>)
 8003084:	693b      	ldr	r3, [r7, #16]
 8003086:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003088:	697b      	ldr	r3, [r7, #20]
 800308a:	3301      	adds	r3, #1
 800308c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800308e:	683b      	ldr	r3, [r7, #0]
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	697b      	ldr	r3, [r7, #20]
 8003094:	fa22 f303 	lsr.w	r3, r2, r3
 8003098:	2b00      	cmp	r3, #0
 800309a:	f47f ae91 	bne.w	8002dc0 <HAL_GPIO_Init+0x10>
  }
}
 800309e:	bf00      	nop
 80030a0:	bf00      	nop
 80030a2:	371c      	adds	r7, #28
 80030a4:	46bd      	mov	sp, r7
 80030a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030aa:	4770      	bx	lr
 80030ac:	40021000 	.word	0x40021000
 80030b0:	40010000 	.word	0x40010000
 80030b4:	48000400 	.word	0x48000400
 80030b8:	48000800 	.word	0x48000800
 80030bc:	48000c00 	.word	0x48000c00
 80030c0:	48001000 	.word	0x48001000
 80030c4:	48001400 	.word	0x48001400
 80030c8:	48001800 	.word	0x48001800
 80030cc:	48001c00 	.word	0x48001c00
 80030d0:	40010400 	.word	0x40010400

080030d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80030d4:	b480      	push	{r7}
 80030d6:	b083      	sub	sp, #12
 80030d8:	af00      	add	r7, sp, #0
 80030da:	6078      	str	r0, [r7, #4]
 80030dc:	460b      	mov	r3, r1
 80030de:	807b      	strh	r3, [r7, #2]
 80030e0:	4613      	mov	r3, r2
 80030e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80030e4:	787b      	ldrb	r3, [r7, #1]
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d003      	beq.n	80030f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80030ea:	887a      	ldrh	r2, [r7, #2]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80030f0:	e002      	b.n	80030f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80030f2:	887a      	ldrh	r2, [r7, #2]
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80030f8:	bf00      	nop
 80030fa:	370c      	adds	r7, #12
 80030fc:	46bd      	mov	sp, r7
 80030fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003102:	4770      	bx	lr

08003104 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003104:	b580      	push	{r7, lr}
 8003106:	b082      	sub	sp, #8
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	2b00      	cmp	r3, #0
 8003110:	d101      	bne.n	8003116 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e081      	b.n	800321a <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800311c:	b2db      	uxtb	r3, r3
 800311e:	2b00      	cmp	r3, #0
 8003120:	d106      	bne.n	8003130 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	2200      	movs	r2, #0
 8003126:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800312a:	6878      	ldr	r0, [r7, #4]
 800312c:	f7fd fc8e 	bl	8000a4c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	2224      	movs	r2, #36	; 0x24
 8003134:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	681a      	ldr	r2, [r3, #0]
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	f022 0201 	bic.w	r2, r2, #1
 8003146:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	685a      	ldr	r2, [r3, #4]
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8003154:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	689a      	ldr	r2, [r3, #8]
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003164:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	68db      	ldr	r3, [r3, #12]
 800316a:	2b01      	cmp	r3, #1
 800316c:	d107      	bne.n	800317e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	689a      	ldr	r2, [r3, #8]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800317a:	609a      	str	r2, [r3, #8]
 800317c:	e006      	b.n	800318c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	689a      	ldr	r2, [r3, #8]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800318a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	68db      	ldr	r3, [r3, #12]
 8003190:	2b02      	cmp	r3, #2
 8003192:	d104      	bne.n	800319e <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f44f 6200 	mov.w	r2, #2048	; 0x800
 800319c:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	687a      	ldr	r2, [r7, #4]
 80031a6:	6812      	ldr	r2, [r2, #0]
 80031a8:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80031ac:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80031b0:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68da      	ldr	r2, [r3, #12]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80031c0:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	691a      	ldr	r2, [r3, #16]
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	695b      	ldr	r3, [r3, #20]
 80031ca:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	699b      	ldr	r3, [r3, #24]
 80031d2:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	430a      	orrs	r2, r1
 80031da:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	69d9      	ldr	r1, [r3, #28]
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	6a1a      	ldr	r2, [r3, #32]
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	681a      	ldr	r2, [r3, #0]
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	f042 0201 	orr.w	r2, r2, #1
 80031fa:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2200      	movs	r2, #0
 8003200:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	2220      	movs	r2, #32
 8003206:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	2200      	movs	r2, #0
 800320e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	2200      	movs	r2, #0
 8003214:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8003218:	2300      	movs	r3, #0
}
 800321a:	4618      	mov	r0, r3
 800321c:	3708      	adds	r7, #8
 800321e:	46bd      	mov	sp, r7
 8003220:	bd80      	pop	{r7, pc}

08003222 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003222:	b480      	push	{r7}
 8003224:	b083      	sub	sp, #12
 8003226:	af00      	add	r7, sp, #0
 8003228:	6078      	str	r0, [r7, #4]
 800322a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003232:	b2db      	uxtb	r3, r3
 8003234:	2b20      	cmp	r3, #32
 8003236:	d138      	bne.n	80032aa <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800323e:	2b01      	cmp	r3, #1
 8003240:	d101      	bne.n	8003246 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003242:	2302      	movs	r3, #2
 8003244:	e032      	b.n	80032ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	2201      	movs	r2, #1
 800324a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	2224      	movs	r2, #36	; 0x24
 8003252:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	681b      	ldr	r3, [r3, #0]
 800325a:	681a      	ldr	r2, [r3, #0]
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	f022 0201 	bic.w	r2, r2, #1
 8003264:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	681a      	ldr	r2, [r3, #0]
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003274:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6819      	ldr	r1, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	683a      	ldr	r2, [r7, #0]
 8003282:	430a      	orrs	r2, r1
 8003284:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	681a      	ldr	r2, [r3, #0]
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f042 0201 	orr.w	r2, r2, #1
 8003294:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	2220      	movs	r2, #32
 800329a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	2200      	movs	r2, #0
 80032a2:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80032a6:	2300      	movs	r3, #0
 80032a8:	e000      	b.n	80032ac <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80032aa:	2302      	movs	r3, #2
  }
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	370c      	adds	r7, #12
 80032b0:	46bd      	mov	sp, r7
 80032b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032b6:	4770      	bx	lr

080032b8 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80032b8:	b480      	push	{r7}
 80032ba:	b085      	sub	sp, #20
 80032bc:	af00      	add	r7, sp, #0
 80032be:	6078      	str	r0, [r7, #4]
 80032c0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80032c8:	b2db      	uxtb	r3, r3
 80032ca:	2b20      	cmp	r3, #32
 80032cc:	d139      	bne.n	8003342 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80032d4:	2b01      	cmp	r3, #1
 80032d6:	d101      	bne.n	80032dc <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80032d8:	2302      	movs	r3, #2
 80032da:	e033      	b.n	8003344 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	2201      	movs	r2, #1
 80032e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	2224      	movs	r2, #36	; 0x24
 80032e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	681a      	ldr	r2, [r3, #0]
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f022 0201 	bic.w	r2, r2, #1
 80032fa:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003304:	68fb      	ldr	r3, [r7, #12]
 8003306:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800330a:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800330c:	683b      	ldr	r3, [r7, #0]
 800330e:	021b      	lsls	r3, r3, #8
 8003310:	68fa      	ldr	r2, [r7, #12]
 8003312:	4313      	orrs	r3, r2
 8003314:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	68fa      	ldr	r2, [r7, #12]
 800331c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f042 0201 	orr.w	r2, r2, #1
 800332c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2220      	movs	r2, #32
 8003332:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2200      	movs	r2, #0
 800333a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800333e:	2300      	movs	r3, #0
 8003340:	e000      	b.n	8003344 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003342:	2302      	movs	r3, #2
  }
}
 8003344:	4618      	mov	r0, r3
 8003346:	3714      	adds	r7, #20
 8003348:	46bd      	mov	sp, r7
 800334a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800334e:	4770      	bx	lr

08003350 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003350:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003352:	b08f      	sub	sp, #60	; 0x3c
 8003354:	af0a      	add	r7, sp, #40	; 0x28
 8003356:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	2b00      	cmp	r3, #0
 800335c:	d101      	bne.n	8003362 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800335e:	2301      	movs	r3, #1
 8003360:	e116      	b.n	8003590 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b00      	cmp	r3, #0
 8003372:	d106      	bne.n	8003382 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2200      	movs	r2, #0
 8003378:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800337c:	6878      	ldr	r0, [r7, #4]
 800337e:	f008 fb33 	bl	800b9e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	2203      	movs	r2, #3
 8003386:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 800338a:	68bb      	ldr	r3, [r7, #8]
 800338c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800338e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003392:	2b00      	cmp	r3, #0
 8003394:	d102      	bne.n	800339c <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	2200      	movs	r2, #0
 800339a:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4618      	mov	r0, r3
 80033a2:	f005 f964 	bl	800866e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	603b      	str	r3, [r7, #0]
 80033ac:	687e      	ldr	r6, [r7, #4]
 80033ae:	466d      	mov	r5, sp
 80033b0:	f106 0410 	add.w	r4, r6, #16
 80033b4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033b6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033b8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80033ba:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80033bc:	e894 0003 	ldmia.w	r4, {r0, r1}
 80033c0:	e885 0003 	stmia.w	r5, {r0, r1}
 80033c4:	1d33      	adds	r3, r6, #4
 80033c6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80033c8:	6838      	ldr	r0, [r7, #0]
 80033ca:	f005 f877 	bl	80084bc <USB_CoreInit>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d005      	beq.n	80033e0 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	2202      	movs	r2, #2
 80033d8:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e0d7      	b.n	8003590 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	2100      	movs	r1, #0
 80033e6:	4618      	mov	r0, r3
 80033e8:	f005 f952 	bl	8008690 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80033ec:	2300      	movs	r3, #0
 80033ee:	73fb      	strb	r3, [r7, #15]
 80033f0:	e04a      	b.n	8003488 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80033f2:	7bfa      	ldrb	r2, [r7, #15]
 80033f4:	6879      	ldr	r1, [r7, #4]
 80033f6:	4613      	mov	r3, r2
 80033f8:	00db      	lsls	r3, r3, #3
 80033fa:	4413      	add	r3, r2
 80033fc:	009b      	lsls	r3, r3, #2
 80033fe:	440b      	add	r3, r1
 8003400:	333d      	adds	r3, #61	; 0x3d
 8003402:	2201      	movs	r2, #1
 8003404:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003406:	7bfa      	ldrb	r2, [r7, #15]
 8003408:	6879      	ldr	r1, [r7, #4]
 800340a:	4613      	mov	r3, r2
 800340c:	00db      	lsls	r3, r3, #3
 800340e:	4413      	add	r3, r2
 8003410:	009b      	lsls	r3, r3, #2
 8003412:	440b      	add	r3, r1
 8003414:	333c      	adds	r3, #60	; 0x3c
 8003416:	7bfa      	ldrb	r2, [r7, #15]
 8003418:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800341a:	7bfa      	ldrb	r2, [r7, #15]
 800341c:	7bfb      	ldrb	r3, [r7, #15]
 800341e:	b298      	uxth	r0, r3
 8003420:	6879      	ldr	r1, [r7, #4]
 8003422:	4613      	mov	r3, r2
 8003424:	00db      	lsls	r3, r3, #3
 8003426:	4413      	add	r3, r2
 8003428:	009b      	lsls	r3, r3, #2
 800342a:	440b      	add	r3, r1
 800342c:	3344      	adds	r3, #68	; 0x44
 800342e:	4602      	mov	r2, r0
 8003430:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003432:	7bfa      	ldrb	r2, [r7, #15]
 8003434:	6879      	ldr	r1, [r7, #4]
 8003436:	4613      	mov	r3, r2
 8003438:	00db      	lsls	r3, r3, #3
 800343a:	4413      	add	r3, r2
 800343c:	009b      	lsls	r3, r3, #2
 800343e:	440b      	add	r3, r1
 8003440:	3340      	adds	r3, #64	; 0x40
 8003442:	2200      	movs	r2, #0
 8003444:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003446:	7bfa      	ldrb	r2, [r7, #15]
 8003448:	6879      	ldr	r1, [r7, #4]
 800344a:	4613      	mov	r3, r2
 800344c:	00db      	lsls	r3, r3, #3
 800344e:	4413      	add	r3, r2
 8003450:	009b      	lsls	r3, r3, #2
 8003452:	440b      	add	r3, r1
 8003454:	3348      	adds	r3, #72	; 0x48
 8003456:	2200      	movs	r2, #0
 8003458:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 800345a:	7bfa      	ldrb	r2, [r7, #15]
 800345c:	6879      	ldr	r1, [r7, #4]
 800345e:	4613      	mov	r3, r2
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	4413      	add	r3, r2
 8003464:	009b      	lsls	r3, r3, #2
 8003466:	440b      	add	r3, r1
 8003468:	334c      	adds	r3, #76	; 0x4c
 800346a:	2200      	movs	r2, #0
 800346c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 800346e:	7bfa      	ldrb	r2, [r7, #15]
 8003470:	6879      	ldr	r1, [r7, #4]
 8003472:	4613      	mov	r3, r2
 8003474:	00db      	lsls	r3, r3, #3
 8003476:	4413      	add	r3, r2
 8003478:	009b      	lsls	r3, r3, #2
 800347a:	440b      	add	r3, r1
 800347c:	3354      	adds	r3, #84	; 0x54
 800347e:	2200      	movs	r2, #0
 8003480:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003482:	7bfb      	ldrb	r3, [r7, #15]
 8003484:	3301      	adds	r3, #1
 8003486:	73fb      	strb	r3, [r7, #15]
 8003488:	7bfa      	ldrb	r2, [r7, #15]
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	429a      	cmp	r2, r3
 8003490:	d3af      	bcc.n	80033f2 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003492:	2300      	movs	r3, #0
 8003494:	73fb      	strb	r3, [r7, #15]
 8003496:	e044      	b.n	8003522 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003498:	7bfa      	ldrb	r2, [r7, #15]
 800349a:	6879      	ldr	r1, [r7, #4]
 800349c:	4613      	mov	r3, r2
 800349e:	00db      	lsls	r3, r3, #3
 80034a0:	4413      	add	r3, r2
 80034a2:	009b      	lsls	r3, r3, #2
 80034a4:	440b      	add	r3, r1
 80034a6:	f203 237d 	addw	r3, r3, #637	; 0x27d
 80034aa:	2200      	movs	r2, #0
 80034ac:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 80034ae:	7bfa      	ldrb	r2, [r7, #15]
 80034b0:	6879      	ldr	r1, [r7, #4]
 80034b2:	4613      	mov	r3, r2
 80034b4:	00db      	lsls	r3, r3, #3
 80034b6:	4413      	add	r3, r2
 80034b8:	009b      	lsls	r3, r3, #2
 80034ba:	440b      	add	r3, r1
 80034bc:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 80034c0:	7bfa      	ldrb	r2, [r7, #15]
 80034c2:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 80034c4:	7bfa      	ldrb	r2, [r7, #15]
 80034c6:	6879      	ldr	r1, [r7, #4]
 80034c8:	4613      	mov	r3, r2
 80034ca:	00db      	lsls	r3, r3, #3
 80034cc:	4413      	add	r3, r2
 80034ce:	009b      	lsls	r3, r3, #2
 80034d0:	440b      	add	r3, r1
 80034d2:	f503 7320 	add.w	r3, r3, #640	; 0x280
 80034d6:	2200      	movs	r2, #0
 80034d8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 80034da:	7bfa      	ldrb	r2, [r7, #15]
 80034dc:	6879      	ldr	r1, [r7, #4]
 80034de:	4613      	mov	r3, r2
 80034e0:	00db      	lsls	r3, r3, #3
 80034e2:	4413      	add	r3, r2
 80034e4:	009b      	lsls	r3, r3, #2
 80034e6:	440b      	add	r3, r1
 80034e8:	f503 7322 	add.w	r3, r3, #648	; 0x288
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 80034f0:	7bfa      	ldrb	r2, [r7, #15]
 80034f2:	6879      	ldr	r1, [r7, #4]
 80034f4:	4613      	mov	r3, r2
 80034f6:	00db      	lsls	r3, r3, #3
 80034f8:	4413      	add	r3, r2
 80034fa:	009b      	lsls	r3, r3, #2
 80034fc:	440b      	add	r3, r1
 80034fe:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003506:	7bfa      	ldrb	r2, [r7, #15]
 8003508:	6879      	ldr	r1, [r7, #4]
 800350a:	4613      	mov	r3, r2
 800350c:	00db      	lsls	r3, r3, #3
 800350e:	4413      	add	r3, r2
 8003510:	009b      	lsls	r3, r3, #2
 8003512:	440b      	add	r3, r1
 8003514:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003518:	2200      	movs	r2, #0
 800351a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800351c:	7bfb      	ldrb	r3, [r7, #15]
 800351e:	3301      	adds	r3, #1
 8003520:	73fb      	strb	r3, [r7, #15]
 8003522:	7bfa      	ldrb	r2, [r7, #15]
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	685b      	ldr	r3, [r3, #4]
 8003528:	429a      	cmp	r2, r3
 800352a:	d3b5      	bcc.n	8003498 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	603b      	str	r3, [r7, #0]
 8003532:	687e      	ldr	r6, [r7, #4]
 8003534:	466d      	mov	r5, sp
 8003536:	f106 0410 	add.w	r4, r6, #16
 800353a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800353c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800353e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003540:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003542:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003546:	e885 0003 	stmia.w	r5, {r0, r1}
 800354a:	1d33      	adds	r3, r6, #4
 800354c:	cb0e      	ldmia	r3, {r1, r2, r3}
 800354e:	6838      	ldr	r0, [r7, #0]
 8003550:	f005 f8ea 	bl	8008728 <USB_DevInit>
 8003554:	4603      	mov	r3, r0
 8003556:	2b00      	cmp	r3, #0
 8003558:	d005      	beq.n	8003566 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2202      	movs	r2, #2
 800355e:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e014      	b.n	8003590 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	2200      	movs	r2, #0
 800356a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	2201      	movs	r2, #1
 8003572:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800357a:	2b01      	cmp	r3, #1
 800357c:	d102      	bne.n	8003584 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 800357e:	6878      	ldr	r0, [r7, #4]
 8003580:	f001 f882 	bl	8004688 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	4618      	mov	r0, r3
 800358a:	f006 f972 	bl	8009872 <USB_DevDisconnect>

  return HAL_OK;
 800358e:	2300      	movs	r3, #0
}
 8003590:	4618      	mov	r0, r3
 8003592:	3714      	adds	r7, #20
 8003594:	46bd      	mov	sp, r7
 8003596:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003598 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003598:	b580      	push	{r7, lr}
 800359a:	b084      	sub	sp, #16
 800359c:	af00      	add	r7, sp, #0
 800359e:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80035ac:	2b01      	cmp	r3, #1
 80035ae:	d101      	bne.n	80035b4 <HAL_PCD_Start+0x1c>
 80035b0:	2302      	movs	r3, #2
 80035b2:	e01c      	b.n	80035ee <HAL_PCD_Start+0x56>
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2201      	movs	r2, #1
 80035b8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035c0:	2b01      	cmp	r3, #1
 80035c2:	d105      	bne.n	80035d0 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80035c8:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	4618      	mov	r0, r3
 80035d6:	f005 f839 	bl	800864c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f006 f926 	bl	8009830 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	3710      	adds	r7, #16
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bd80      	pop	{r7, pc}

080035f6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 80035f6:	b590      	push	{r4, r7, lr}
 80035f8:	b08d      	sub	sp, #52	; 0x34
 80035fa:	af00      	add	r7, sp, #0
 80035fc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003604:	6a3b      	ldr	r3, [r7, #32]
 8003606:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	681b      	ldr	r3, [r3, #0]
 800360c:	4618      	mov	r0, r3
 800360e:	f006 f9e4 	bl	80099da <USB_GetMode>
 8003612:	4603      	mov	r3, r0
 8003614:	2b00      	cmp	r3, #0
 8003616:	f040 847e 	bne.w	8003f16 <HAL_PCD_IRQHandler+0x920>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f006 f948 	bl	80098b4 <USB_ReadInterrupts>
 8003624:	4603      	mov	r3, r0
 8003626:	2b00      	cmp	r3, #0
 8003628:	f000 8474 	beq.w	8003f14 <HAL_PCD_IRQHandler+0x91e>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 800362c:	69fb      	ldr	r3, [r7, #28]
 800362e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003632:	689b      	ldr	r3, [r3, #8]
 8003634:	0a1b      	lsrs	r3, r3, #8
 8003636:	f3c3 020d 	ubfx	r2, r3, #0, #14
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	4618      	mov	r0, r3
 8003646:	f006 f935 	bl	80098b4 <USB_ReadInterrupts>
 800364a:	4603      	mov	r3, r0
 800364c:	f003 0302 	and.w	r3, r3, #2
 8003650:	2b02      	cmp	r3, #2
 8003652:	d107      	bne.n	8003664 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	695a      	ldr	r2, [r3, #20]
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f002 0202 	and.w	r2, r2, #2
 8003662:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	4618      	mov	r0, r3
 800366a:	f006 f923 	bl	80098b4 <USB_ReadInterrupts>
 800366e:	4603      	mov	r3, r0
 8003670:	f003 0310 	and.w	r3, r3, #16
 8003674:	2b10      	cmp	r3, #16
 8003676:	d161      	bne.n	800373c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	699a      	ldr	r2, [r3, #24]
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	f022 0210 	bic.w	r2, r2, #16
 8003686:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003688:	6a3b      	ldr	r3, [r7, #32]
 800368a:	6a1b      	ldr	r3, [r3, #32]
 800368c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 800368e:	69bb      	ldr	r3, [r7, #24]
 8003690:	f003 020f 	and.w	r2, r3, #15
 8003694:	4613      	mov	r3, r2
 8003696:	00db      	lsls	r3, r3, #3
 8003698:	4413      	add	r3, r2
 800369a:	009b      	lsls	r3, r3, #2
 800369c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80036a0:	687a      	ldr	r2, [r7, #4]
 80036a2:	4413      	add	r3, r2
 80036a4:	3304      	adds	r3, #4
 80036a6:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80036a8:	69bb      	ldr	r3, [r7, #24]
 80036aa:	0c5b      	lsrs	r3, r3, #17
 80036ac:	f003 030f 	and.w	r3, r3, #15
 80036b0:	2b02      	cmp	r3, #2
 80036b2:	d124      	bne.n	80036fe <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 80036b4:	69ba      	ldr	r2, [r7, #24]
 80036b6:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 80036ba:	4013      	ands	r3, r2
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d035      	beq.n	800372c <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036c0:	697b      	ldr	r3, [r7, #20]
 80036c2:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 80036c4:	69bb      	ldr	r3, [r7, #24]
 80036c6:	091b      	lsrs	r3, r3, #4
 80036c8:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 80036ca:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036ce:	b29b      	uxth	r3, r3
 80036d0:	461a      	mov	r2, r3
 80036d2:	6a38      	ldr	r0, [r7, #32]
 80036d4:	f005 ff5a 	bl	800958c <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036d8:	697b      	ldr	r3, [r7, #20]
 80036da:	691a      	ldr	r2, [r3, #16]
 80036dc:	69bb      	ldr	r3, [r7, #24]
 80036de:	091b      	lsrs	r3, r3, #4
 80036e0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036e4:	441a      	add	r2, r3
 80036e6:	697b      	ldr	r3, [r7, #20]
 80036e8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 80036ea:	697b      	ldr	r3, [r7, #20]
 80036ec:	6a1a      	ldr	r2, [r3, #32]
 80036ee:	69bb      	ldr	r3, [r7, #24]
 80036f0:	091b      	lsrs	r3, r3, #4
 80036f2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80036f6:	441a      	add	r2, r3
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	621a      	str	r2, [r3, #32]
 80036fc:	e016      	b.n	800372c <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 80036fe:	69bb      	ldr	r3, [r7, #24]
 8003700:	0c5b      	lsrs	r3, r3, #17
 8003702:	f003 030f 	and.w	r3, r3, #15
 8003706:	2b06      	cmp	r3, #6
 8003708:	d110      	bne.n	800372c <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003710:	2208      	movs	r2, #8
 8003712:	4619      	mov	r1, r3
 8003714:	6a38      	ldr	r0, [r7, #32]
 8003716:	f005 ff39 	bl	800958c <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 800371a:	697b      	ldr	r3, [r7, #20]
 800371c:	6a1a      	ldr	r2, [r3, #32]
 800371e:	69bb      	ldr	r3, [r7, #24]
 8003720:	091b      	lsrs	r3, r3, #4
 8003722:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003726:	441a      	add	r2, r3
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	699a      	ldr	r2, [r3, #24]
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	f042 0210 	orr.w	r2, r2, #16
 800373a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f006 f8b7 	bl	80098b4 <USB_ReadInterrupts>
 8003746:	4603      	mov	r3, r0
 8003748:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800374c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8003750:	f040 80a7 	bne.w	80038a2 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003754:	2300      	movs	r3, #0
 8003756:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	4618      	mov	r0, r3
 800375e:	f006 f8bc 	bl	80098da <USB_ReadDevAllOutEpInterrupt>
 8003762:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8003764:	e099      	b.n	800389a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003768:	f003 0301 	and.w	r3, r3, #1
 800376c:	2b00      	cmp	r3, #0
 800376e:	f000 808e 	beq.w	800388e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003772:	687b      	ldr	r3, [r7, #4]
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003778:	b2d2      	uxtb	r2, r2
 800377a:	4611      	mov	r1, r2
 800377c:	4618      	mov	r0, r3
 800377e:	f006 f8e0 	bl	8009942 <USB_ReadDevOutEPInterrupt>
 8003782:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003784:	693b      	ldr	r3, [r7, #16]
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	2b00      	cmp	r3, #0
 800378c:	d00c      	beq.n	80037a8 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800378e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003790:	015a      	lsls	r2, r3, #5
 8003792:	69fb      	ldr	r3, [r7, #28]
 8003794:	4413      	add	r3, r2
 8003796:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800379a:	461a      	mov	r2, r3
 800379c:	2301      	movs	r3, #1
 800379e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80037a0:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037a2:	6878      	ldr	r0, [r7, #4]
 80037a4:	f000 fe96 	bl	80044d4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80037a8:	693b      	ldr	r3, [r7, #16]
 80037aa:	f003 0308 	and.w	r3, r3, #8
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d00c      	beq.n	80037cc <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80037b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037b4:	015a      	lsls	r2, r3, #5
 80037b6:	69fb      	ldr	r3, [r7, #28]
 80037b8:	4413      	add	r3, r2
 80037ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037be:	461a      	mov	r2, r3
 80037c0:	2308      	movs	r3, #8
 80037c2:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 80037c4:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80037c6:	6878      	ldr	r0, [r7, #4]
 80037c8:	f000 fed2 	bl	8004570 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 80037cc:	693b      	ldr	r3, [r7, #16]
 80037ce:	f003 0310 	and.w	r3, r3, #16
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d008      	beq.n	80037e8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80037d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037d8:	015a      	lsls	r2, r3, #5
 80037da:	69fb      	ldr	r3, [r7, #28]
 80037dc:	4413      	add	r3, r2
 80037de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80037e2:	461a      	mov	r2, r3
 80037e4:	2310      	movs	r3, #16
 80037e6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	f003 0302 	and.w	r3, r3, #2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d030      	beq.n	8003854 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80037f2:	6a3b      	ldr	r3, [r7, #32]
 80037f4:	695b      	ldr	r3, [r3, #20]
 80037f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037fa:	2b80      	cmp	r3, #128	; 0x80
 80037fc:	d109      	bne.n	8003812 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80037fe:	69fb      	ldr	r3, [r7, #28]
 8003800:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	69fa      	ldr	r2, [r7, #28]
 8003808:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800380c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003810:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003812:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003814:	4613      	mov	r3, r2
 8003816:	00db      	lsls	r3, r3, #3
 8003818:	4413      	add	r3, r2
 800381a:	009b      	lsls	r3, r3, #2
 800381c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003820:	687a      	ldr	r2, [r7, #4]
 8003822:	4413      	add	r3, r2
 8003824:	3304      	adds	r3, #4
 8003826:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003828:	697b      	ldr	r3, [r7, #20]
 800382a:	78db      	ldrb	r3, [r3, #3]
 800382c:	2b01      	cmp	r3, #1
 800382e:	d108      	bne.n	8003842 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003830:	697b      	ldr	r3, [r7, #20]
 8003832:	2200      	movs	r2, #0
 8003834:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003836:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003838:	b2db      	uxtb	r3, r3
 800383a:	4619      	mov	r1, r3
 800383c:	6878      	ldr	r0, [r7, #4]
 800383e:	f008 fa17 	bl	800bc70 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003844:	015a      	lsls	r2, r3, #5
 8003846:	69fb      	ldr	r3, [r7, #28]
 8003848:	4413      	add	r3, r2
 800384a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800384e:	461a      	mov	r2, r3
 8003850:	2302      	movs	r3, #2
 8003852:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003854:	693b      	ldr	r3, [r7, #16]
 8003856:	f003 0320 	and.w	r3, r3, #32
 800385a:	2b00      	cmp	r3, #0
 800385c:	d008      	beq.n	8003870 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800385e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003860:	015a      	lsls	r2, r3, #5
 8003862:	69fb      	ldr	r3, [r7, #28]
 8003864:	4413      	add	r3, r2
 8003866:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800386a:	461a      	mov	r2, r3
 800386c:	2320      	movs	r3, #32
 800386e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003870:	693b      	ldr	r3, [r7, #16]
 8003872:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d009      	beq.n	800388e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800387a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800387c:	015a      	lsls	r2, r3, #5
 800387e:	69fb      	ldr	r3, [r7, #28]
 8003880:	4413      	add	r3, r2
 8003882:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003886:	461a      	mov	r2, r3
 8003888:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800388c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800388e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003890:	3301      	adds	r3, #1
 8003892:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8003894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003896:	085b      	lsrs	r3, r3, #1
 8003898:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800389a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800389c:	2b00      	cmp	r3, #0
 800389e:	f47f af62 	bne.w	8003766 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	4618      	mov	r0, r3
 80038a8:	f006 f804 	bl	80098b4 <USB_ReadInterrupts>
 80038ac:	4603      	mov	r3, r0
 80038ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80038b2:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80038b6:	f040 80a4 	bne.w	8003a02 <HAL_PCD_IRQHandler+0x40c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	4618      	mov	r0, r3
 80038c0:	f006 f825 	bl	800990e <USB_ReadDevAllInEpInterrupt>
 80038c4:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 80038c6:	2300      	movs	r3, #0
 80038c8:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 80038ca:	e096      	b.n	80039fa <HAL_PCD_IRQHandler+0x404>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 80038cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80038ce:	f003 0301 	and.w	r3, r3, #1
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	f000 808b 	beq.w	80039ee <HAL_PCD_IRQHandler+0x3f8>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80038de:	b2d2      	uxtb	r2, r2
 80038e0:	4611      	mov	r1, r2
 80038e2:	4618      	mov	r0, r3
 80038e4:	f006 f84b 	bl	800997e <USB_ReadDevInEPInterrupt>
 80038e8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80038ea:	693b      	ldr	r3, [r7, #16]
 80038ec:	f003 0301 	and.w	r3, r3, #1
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d020      	beq.n	8003936 <HAL_PCD_IRQHandler+0x340>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80038f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038f6:	f003 030f 	and.w	r3, r3, #15
 80038fa:	2201      	movs	r2, #1
 80038fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003900:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003902:	69fb      	ldr	r3, [r7, #28]
 8003904:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003908:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800390a:	68fb      	ldr	r3, [r7, #12]
 800390c:	43db      	mvns	r3, r3
 800390e:	69f9      	ldr	r1, [r7, #28]
 8003910:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8003914:	4013      	ands	r3, r2
 8003916:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800391a:	015a      	lsls	r2, r3, #5
 800391c:	69fb      	ldr	r3, [r7, #28]
 800391e:	4413      	add	r3, r2
 8003920:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003924:	461a      	mov	r2, r3
 8003926:	2301      	movs	r3, #1
 8003928:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	b2db      	uxtb	r3, r3
 800392e:	4619      	mov	r1, r3
 8003930:	6878      	ldr	r0, [r7, #4]
 8003932:	f008 f908 	bl	800bb46 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003936:	693b      	ldr	r3, [r7, #16]
 8003938:	f003 0308 	and.w	r3, r3, #8
 800393c:	2b00      	cmp	r3, #0
 800393e:	d008      	beq.n	8003952 <HAL_PCD_IRQHandler+0x35c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003942:	015a      	lsls	r2, r3, #5
 8003944:	69fb      	ldr	r3, [r7, #28]
 8003946:	4413      	add	r3, r2
 8003948:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800394c:	461a      	mov	r2, r3
 800394e:	2308      	movs	r3, #8
 8003950:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003952:	693b      	ldr	r3, [r7, #16]
 8003954:	f003 0310 	and.w	r3, r3, #16
 8003958:	2b00      	cmp	r3, #0
 800395a:	d008      	beq.n	800396e <HAL_PCD_IRQHandler+0x378>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800395c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800395e:	015a      	lsls	r2, r3, #5
 8003960:	69fb      	ldr	r3, [r7, #28]
 8003962:	4413      	add	r3, r2
 8003964:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003968:	461a      	mov	r2, r3
 800396a:	2310      	movs	r3, #16
 800396c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 800396e:	693b      	ldr	r3, [r7, #16]
 8003970:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003974:	2b00      	cmp	r3, #0
 8003976:	d008      	beq.n	800398a <HAL_PCD_IRQHandler+0x394>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8003978:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800397a:	015a      	lsls	r2, r3, #5
 800397c:	69fb      	ldr	r3, [r7, #28]
 800397e:	4413      	add	r3, r2
 8003980:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003984:	461a      	mov	r2, r3
 8003986:	2340      	movs	r3, #64	; 0x40
 8003988:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800398a:	693b      	ldr	r3, [r7, #16]
 800398c:	f003 0302 	and.w	r3, r3, #2
 8003990:	2b00      	cmp	r3, #0
 8003992:	d023      	beq.n	80039dc <HAL_PCD_IRQHandler+0x3e6>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8003994:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8003996:	6a38      	ldr	r0, [r7, #32]
 8003998:	f005 f812 	bl	80089c0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 800399c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800399e:	4613      	mov	r3, r2
 80039a0:	00db      	lsls	r3, r3, #3
 80039a2:	4413      	add	r3, r2
 80039a4:	009b      	lsls	r3, r3, #2
 80039a6:	3338      	adds	r3, #56	; 0x38
 80039a8:	687a      	ldr	r2, [r7, #4]
 80039aa:	4413      	add	r3, r2
 80039ac:	3304      	adds	r3, #4
 80039ae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80039b0:	697b      	ldr	r3, [r7, #20]
 80039b2:	78db      	ldrb	r3, [r3, #3]
 80039b4:	2b01      	cmp	r3, #1
 80039b6:	d108      	bne.n	80039ca <HAL_PCD_IRQHandler+0x3d4>
            {
              ep->is_iso_incomplete = 0U;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	2200      	movs	r2, #0
 80039bc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80039be:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039c0:	b2db      	uxtb	r3, r3
 80039c2:	4619      	mov	r1, r3
 80039c4:	6878      	ldr	r0, [r7, #4]
 80039c6:	f008 f965 	bl	800bc94 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 80039ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039cc:	015a      	lsls	r2, r3, #5
 80039ce:	69fb      	ldr	r3, [r7, #28]
 80039d0:	4413      	add	r3, r2
 80039d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80039d6:	461a      	mov	r2, r3
 80039d8:	2302      	movs	r3, #2
 80039da:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80039dc:	693b      	ldr	r3, [r7, #16]
 80039de:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d003      	beq.n	80039ee <HAL_PCD_IRQHandler+0x3f8>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80039e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80039e8:	6878      	ldr	r0, [r7, #4]
 80039ea:	f000 fcea 	bl	80043c2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80039ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80039f0:	3301      	adds	r3, #1
 80039f2:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 80039f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039f6:	085b      	lsrs	r3, r3, #1
 80039f8:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 80039fa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039fc:	2b00      	cmp	r3, #0
 80039fe:	f47f af65 	bne.w	80038cc <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4618      	mov	r0, r3
 8003a08:	f005 ff54 	bl	80098b4 <USB_ReadInterrupts>
 8003a0c:	4603      	mov	r3, r0
 8003a0e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003a12:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a16:	d122      	bne.n	8003a5e <HAL_PCD_IRQHandler+0x468>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003a18:	69fb      	ldr	r3, [r7, #28]
 8003a1a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a1e:	685b      	ldr	r3, [r3, #4]
 8003a20:	69fa      	ldr	r2, [r7, #28]
 8003a22:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003a26:	f023 0301 	bic.w	r3, r3, #1
 8003a2a:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d108      	bne.n	8003a48 <HAL_PCD_IRQHandler+0x452>
      {
        hpcd->LPM_State = LPM_L0;
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8003a3e:	2100      	movs	r1, #0
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f008 fb97 	bl	800c174 <HAL_PCDEx_LPM_Callback>
 8003a46:	e002      	b.n	8003a4e <HAL_PCD_IRQHandler+0x458>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8003a48:	6878      	ldr	r0, [r7, #4]
 8003a4a:	f008 f8e9 	bl	800bc20 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	695a      	ldr	r2, [r3, #20]
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	681b      	ldr	r3, [r3, #0]
 8003a58:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8003a5c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	4618      	mov	r0, r3
 8003a64:	f005 ff26 	bl	80098b4 <USB_ReadInterrupts>
 8003a68:	4603      	mov	r3, r0
 8003a6a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003a6e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003a72:	d112      	bne.n	8003a9a <HAL_PCD_IRQHandler+0x4a4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8003a74:	69fb      	ldr	r3, [r7, #28]
 8003a76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003a7a:	689b      	ldr	r3, [r3, #8]
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	2b01      	cmp	r3, #1
 8003a82:	d102      	bne.n	8003a8a <HAL_PCD_IRQHandler+0x494>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	f008 f8a5 	bl	800bbd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	695a      	ldr	r2, [r3, #20]
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8003a98:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	4618      	mov	r0, r3
 8003aa0:	f005 ff08 	bl	80098b4 <USB_ReadInterrupts>
 8003aa4:	4603      	mov	r3, r0
 8003aa6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003aaa:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003aae:	d121      	bne.n	8003af4 <HAL_PCD_IRQHandler+0x4fe>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	681b      	ldr	r3, [r3, #0]
 8003ab4:	695a      	ldr	r2, [r3, #20]
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8003abe:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d111      	bne.n	8003aee <HAL_PCD_IRQHandler+0x4f8>
      {
        hpcd->LPM_State = LPM_L1;
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	2201      	movs	r2, #1
 8003ace:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ad8:	089b      	lsrs	r3, r3, #2
 8003ada:	f003 020f 	and.w	r2, r3, #15
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	f8c3 24f8 	str.w	r2, [r3, #1272]	; 0x4f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	6878      	ldr	r0, [r7, #4]
 8003ae8:	f008 fb44 	bl	800c174 <HAL_PCDEx_LPM_Callback>
 8003aec:	e002      	b.n	8003af4 <HAL_PCD_IRQHandler+0x4fe>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8003aee:	6878      	ldr	r0, [r7, #4]
 8003af0:	f008 f870 	bl	800bbd4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f005 fedb 	bl	80098b4 <USB_ReadInterrupts>
 8003afe:	4603      	mov	r3, r0
 8003b00:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003b04:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b08:	f040 80b5 	bne.w	8003c76 <HAL_PCD_IRQHandler+0x680>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8003b0c:	69fb      	ldr	r3, [r7, #28]
 8003b0e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003b12:	685b      	ldr	r3, [r3, #4]
 8003b14:	69fa      	ldr	r2, [r7, #28]
 8003b16:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003b1a:	f023 0301 	bic.w	r3, r3, #1
 8003b1e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	2110      	movs	r1, #16
 8003b26:	4618      	mov	r0, r3
 8003b28:	f004 ff4a 	bl	80089c0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003b30:	e046      	b.n	8003bc0 <HAL_PCD_IRQHandler+0x5ca>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8003b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b34:	015a      	lsls	r2, r3, #5
 8003b36:	69fb      	ldr	r3, [r7, #28]
 8003b38:	4413      	add	r3, r2
 8003b3a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b3e:	461a      	mov	r2, r3
 8003b40:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b44:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8003b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b48:	015a      	lsls	r2, r3, #5
 8003b4a:	69fb      	ldr	r3, [r7, #28]
 8003b4c:	4413      	add	r3, r2
 8003b4e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b56:	0151      	lsls	r1, r2, #5
 8003b58:	69fa      	ldr	r2, [r7, #28]
 8003b5a:	440a      	add	r2, r1
 8003b5c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8003b60:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b64:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8003b66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b68:	015a      	lsls	r2, r3, #5
 8003b6a:	69fb      	ldr	r3, [r7, #28]
 8003b6c:	4413      	add	r3, r2
 8003b6e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b72:	461a      	mov	r2, r3
 8003b74:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8003b78:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8003b7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b7c:	015a      	lsls	r2, r3, #5
 8003b7e:	69fb      	ldr	r3, [r7, #28]
 8003b80:	4413      	add	r3, r2
 8003b82:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003b8a:	0151      	lsls	r1, r2, #5
 8003b8c:	69fa      	ldr	r2, [r7, #28]
 8003b8e:	440a      	add	r2, r1
 8003b90:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003b94:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8003b98:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8003b9a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b9c:	015a      	lsls	r2, r3, #5
 8003b9e:	69fb      	ldr	r3, [r7, #28]
 8003ba0:	4413      	add	r3, r2
 8003ba2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003baa:	0151      	lsls	r1, r2, #5
 8003bac:	69fa      	ldr	r2, [r7, #28]
 8003bae:	440a      	add	r2, r1
 8003bb0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8003bb4:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003bb8:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	685b      	ldr	r3, [r3, #4]
 8003bc4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003bc6:	429a      	cmp	r2, r3
 8003bc8:	d3b3      	bcc.n	8003b32 <HAL_PCD_IRQHandler+0x53c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8003bca:	69fb      	ldr	r3, [r7, #28]
 8003bcc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bd0:	69db      	ldr	r3, [r3, #28]
 8003bd2:	69fa      	ldr	r2, [r7, #28]
 8003bd4:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bd8:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8003bdc:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003be2:	2b00      	cmp	r3, #0
 8003be4:	d016      	beq.n	8003c14 <HAL_PCD_IRQHandler+0x61e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8003be6:	69fb      	ldr	r3, [r7, #28]
 8003be8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003bec:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bf0:	69fa      	ldr	r2, [r7, #28]
 8003bf2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003bf6:	f043 030b 	orr.w	r3, r3, #11
 8003bfa:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8003bfe:	69fb      	ldr	r3, [r7, #28]
 8003c00:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c0c:	f043 030b 	orr.w	r3, r3, #11
 8003c10:	6453      	str	r3, [r2, #68]	; 0x44
 8003c12:	e015      	b.n	8003c40 <HAL_PCD_IRQHandler+0x64a>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8003c14:	69fb      	ldr	r3, [r7, #28]
 8003c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c1a:	695b      	ldr	r3, [r3, #20]
 8003c1c:	69fa      	ldr	r2, [r7, #28]
 8003c1e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003c26:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8003c2a:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8003c2c:	69fb      	ldr	r3, [r7, #28]
 8003c2e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c32:	691b      	ldr	r3, [r3, #16]
 8003c34:	69fa      	ldr	r2, [r7, #28]
 8003c36:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c3a:	f043 030b 	orr.w	r3, r3, #11
 8003c3e:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8003c40:	69fb      	ldr	r3, [r7, #28]
 8003c42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	69fa      	ldr	r2, [r7, #28]
 8003c4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003c4e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8003c52:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	681a      	ldr	r2, [r3, #0]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003c5e:	4619      	mov	r1, r3
 8003c60:	4610      	mov	r0, r2
 8003c62:	f005 feeb 	bl	8009a3c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	681b      	ldr	r3, [r3, #0]
 8003c6a:	695a      	ldr	r2, [r3, #20]
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8003c74:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	4618      	mov	r0, r3
 8003c7c:	f005 fe1a 	bl	80098b4 <USB_ReadInterrupts>
 8003c80:	4603      	mov	r3, r0
 8003c82:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003c86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003c8a:	d124      	bne.n	8003cd6 <HAL_PCD_IRQHandler+0x6e0>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	4618      	mov	r0, r3
 8003c92:	f005 feb0 	bl	80099f6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	4618      	mov	r0, r3
 8003c9c:	f004 ff0d 	bl	8008aba <USB_GetDevSpeed>
 8003ca0:	4603      	mov	r3, r0
 8003ca2:	461a      	mov	r2, r3
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681c      	ldr	r4, [r3, #0]
 8003cac:	f001 fbe0 	bl	8005470 <HAL_RCC_GetHCLKFreq>
 8003cb0:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8003cb6:	b2db      	uxtb	r3, r3
 8003cb8:	461a      	mov	r2, r3
 8003cba:	4620      	mov	r0, r4
 8003cbc:	f004 fc2a 	bl	8008514 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8003cc0:	6878      	ldr	r0, [r7, #4]
 8003cc2:	f007 ff68 	bl	800bb96 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	695a      	ldr	r2, [r3, #20]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003cd4:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f005 fdea 	bl	80098b4 <USB_ReadInterrupts>
 8003ce0:	4603      	mov	r3, r0
 8003ce2:	f003 0308 	and.w	r3, r3, #8
 8003ce6:	2b08      	cmp	r3, #8
 8003ce8:	d10a      	bne.n	8003d00 <HAL_PCD_IRQHandler+0x70a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f007 ff45 	bl	800bb7a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	695a      	ldr	r2, [r3, #20]
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f002 0208 	and.w	r2, r2, #8
 8003cfe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	4618      	mov	r0, r3
 8003d06:	f005 fdd5 	bl	80098b4 <USB_ReadInterrupts>
 8003d0a:	4603      	mov	r3, r0
 8003d0c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003d10:	2b80      	cmp	r3, #128	; 0x80
 8003d12:	d122      	bne.n	8003d5a <HAL_PCD_IRQHandler+0x764>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8003d14:	6a3b      	ldr	r3, [r7, #32]
 8003d16:	699b      	ldr	r3, [r3, #24]
 8003d18:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d20:	2301      	movs	r3, #1
 8003d22:	627b      	str	r3, [r7, #36]	; 0x24
 8003d24:	e014      	b.n	8003d50 <HAL_PCD_IRQHandler+0x75a>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8003d26:	6879      	ldr	r1, [r7, #4]
 8003d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d2a:	4613      	mov	r3, r2
 8003d2c:	00db      	lsls	r3, r3, #3
 8003d2e:	4413      	add	r3, r2
 8003d30:	009b      	lsls	r3, r3, #2
 8003d32:	440b      	add	r3, r1
 8003d34:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003d38:	781b      	ldrb	r3, [r3, #0]
 8003d3a:	2b01      	cmp	r3, #1
 8003d3c:	d105      	bne.n	8003d4a <HAL_PCD_IRQHandler+0x754>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8003d3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d40:	b2db      	uxtb	r3, r3
 8003d42:	4619      	mov	r1, r3
 8003d44:	6878      	ldr	r0, [r7, #4]
 8003d46:	f000 fb0b 	bl	8004360 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d4c:	3301      	adds	r3, #1
 8003d4e:	627b      	str	r3, [r7, #36]	; 0x24
 8003d50:	687b      	ldr	r3, [r7, #4]
 8003d52:	685b      	ldr	r3, [r3, #4]
 8003d54:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d56:	429a      	cmp	r2, r3
 8003d58:	d3e5      	bcc.n	8003d26 <HAL_PCD_IRQHandler+0x730>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	4618      	mov	r0, r3
 8003d60:	f005 fda8 	bl	80098b4 <USB_ReadInterrupts>
 8003d64:	4603      	mov	r3, r0
 8003d66:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003d6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003d6e:	d13b      	bne.n	8003de8 <HAL_PCD_IRQHandler+0x7f2>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003d70:	2301      	movs	r3, #1
 8003d72:	627b      	str	r3, [r7, #36]	; 0x24
 8003d74:	e02b      	b.n	8003dce <HAL_PCD_IRQHandler+0x7d8>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8003d76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d78:	015a      	lsls	r2, r3, #5
 8003d7a:	69fb      	ldr	r3, [r7, #28]
 8003d7c:	4413      	add	r3, r2
 8003d7e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8a:	4613      	mov	r3, r2
 8003d8c:	00db      	lsls	r3, r3, #3
 8003d8e:	4413      	add	r3, r2
 8003d90:	009b      	lsls	r3, r3, #2
 8003d92:	440b      	add	r3, r1
 8003d94:	3340      	adds	r3, #64	; 0x40
 8003d96:	781b      	ldrb	r3, [r3, #0]
 8003d98:	2b01      	cmp	r3, #1
 8003d9a:	d115      	bne.n	8003dc8 <HAL_PCD_IRQHandler+0x7d2>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8003d9c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	da12      	bge.n	8003dc8 <HAL_PCD_IRQHandler+0x7d2>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8003da2:	6879      	ldr	r1, [r7, #4]
 8003da4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003da6:	4613      	mov	r3, r2
 8003da8:	00db      	lsls	r3, r3, #3
 8003daa:	4413      	add	r3, r2
 8003dac:	009b      	lsls	r3, r3, #2
 8003dae:	440b      	add	r3, r1
 8003db0:	333f      	adds	r3, #63	; 0x3f
 8003db2:	2201      	movs	r2, #1
 8003db4:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8003db6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003db8:	b2db      	uxtb	r3, r3
 8003dba:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003dbe:	b2db      	uxtb	r3, r3
 8003dc0:	4619      	mov	r1, r3
 8003dc2:	6878      	ldr	r0, [r7, #4]
 8003dc4:	f000 facc 	bl	8004360 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003dca:	3301      	adds	r3, #1
 8003dcc:	627b      	str	r3, [r7, #36]	; 0x24
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	685b      	ldr	r3, [r3, #4]
 8003dd2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003dd4:	429a      	cmp	r2, r3
 8003dd6:	d3ce      	bcc.n	8003d76 <HAL_PCD_IRQHandler+0x780>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	695a      	ldr	r2, [r3, #20]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8003de6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	681b      	ldr	r3, [r3, #0]
 8003dec:	4618      	mov	r0, r3
 8003dee:	f005 fd61 	bl	80098b4 <USB_ReadInterrupts>
 8003df2:	4603      	mov	r3, r0
 8003df4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003df8:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003dfc:	d155      	bne.n	8003eaa <HAL_PCD_IRQHandler+0x8b4>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003dfe:	2301      	movs	r3, #1
 8003e00:	627b      	str	r3, [r7, #36]	; 0x24
 8003e02:	e045      	b.n	8003e90 <HAL_PCD_IRQHandler+0x89a>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8003e04:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e06:	015a      	lsls	r2, r3, #5
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	4413      	add	r3, r2
 8003e0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e14:	6879      	ldr	r1, [r7, #4]
 8003e16:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e18:	4613      	mov	r3, r2
 8003e1a:	00db      	lsls	r3, r3, #3
 8003e1c:	4413      	add	r3, r2
 8003e1e:	009b      	lsls	r3, r3, #2
 8003e20:	440b      	add	r3, r1
 8003e22:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003e26:	781b      	ldrb	r3, [r3, #0]
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d12e      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e2c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	da2b      	bge.n	8003e8a <HAL_PCD_IRQHandler+0x894>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 8003e32:	69bb      	ldr	r3, [r7, #24]
 8003e34:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8003e3e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8003e42:	429a      	cmp	r2, r3
 8003e44:	d121      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x894>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8003e46:	6879      	ldr	r1, [r7, #4]
 8003e48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e4a:	4613      	mov	r3, r2
 8003e4c:	00db      	lsls	r3, r3, #3
 8003e4e:	4413      	add	r3, r2
 8003e50:	009b      	lsls	r3, r3, #2
 8003e52:	440b      	add	r3, r1
 8003e54:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8003e58:	2201      	movs	r2, #1
 8003e5a:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8003e5c:	6a3b      	ldr	r3, [r7, #32]
 8003e5e:	699b      	ldr	r3, [r3, #24]
 8003e60:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8003e64:	6a3b      	ldr	r3, [r7, #32]
 8003e66:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8003e68:	6a3b      	ldr	r3, [r7, #32]
 8003e6a:	695b      	ldr	r3, [r3, #20]
 8003e6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d10a      	bne.n	8003e8a <HAL_PCD_IRQHandler+0x894>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	69fa      	ldr	r2, [r7, #28]
 8003e7e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8003e82:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003e86:	6053      	str	r3, [r2, #4]
            break;
 8003e88:	e007      	b.n	8003e9a <HAL_PCD_IRQHandler+0x8a4>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e8c:	3301      	adds	r3, #1
 8003e8e:	627b      	str	r3, [r7, #36]	; 0x24
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e96:	429a      	cmp	r2, r3
 8003e98:	d3b4      	bcc.n	8003e04 <HAL_PCD_IRQHandler+0x80e>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	695a      	ldr	r2, [r3, #20]
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8003ea8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f005 fd00 	bl	80098b4 <USB_ReadInterrupts>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8003eba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ebe:	d10a      	bne.n	8003ed6 <HAL_PCD_IRQHandler+0x8e0>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8003ec0:	6878      	ldr	r0, [r7, #4]
 8003ec2:	f007 fef9 	bl	800bcb8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	695a      	ldr	r2, [r3, #20]
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8003ed4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	4618      	mov	r0, r3
 8003edc:	f005 fcea 	bl	80098b4 <USB_ReadInterrupts>
 8003ee0:	4603      	mov	r3, r0
 8003ee2:	f003 0304 	and.w	r3, r3, #4
 8003ee6:	2b04      	cmp	r3, #4
 8003ee8:	d115      	bne.n	8003f16 <HAL_PCD_IRQHandler+0x920>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8003ef2:	69bb      	ldr	r3, [r7, #24]
 8003ef4:	f003 0304 	and.w	r3, r3, #4
 8003ef8:	2b00      	cmp	r3, #0
 8003efa:	d002      	beq.n	8003f02 <HAL_PCD_IRQHandler+0x90c>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f007 fee9 	bl	800bcd4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	6859      	ldr	r1, [r3, #4]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	430a      	orrs	r2, r1
 8003f10:	605a      	str	r2, [r3, #4]
 8003f12:	e000      	b.n	8003f16 <HAL_PCD_IRQHandler+0x920>
      return;
 8003f14:	bf00      	nop
    }
  }
}
 8003f16:	3734      	adds	r7, #52	; 0x34
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	bd90      	pop	{r4, r7, pc}

08003f1c <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003f1c:	b580      	push	{r7, lr}
 8003f1e:	b082      	sub	sp, #8
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	6078      	str	r0, [r7, #4]
 8003f24:	460b      	mov	r3, r1
 8003f26:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003f2e:	2b01      	cmp	r3, #1
 8003f30:	d101      	bne.n	8003f36 <HAL_PCD_SetAddress+0x1a>
 8003f32:	2302      	movs	r3, #2
 8003f34:	e013      	b.n	8003f5e <HAL_PCD_SetAddress+0x42>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2201      	movs	r2, #1
 8003f3a:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	78fa      	ldrb	r2, [r7, #3]
 8003f42:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	78fa      	ldrb	r2, [r7, #3]
 8003f4c:	4611      	mov	r1, r2
 8003f4e:	4618      	mov	r0, r3
 8003f50:	f005 fc48 	bl	80097e4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	2200      	movs	r2, #0
 8003f58:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003f5c:	2300      	movs	r3, #0
}
 8003f5e:	4618      	mov	r0, r3
 8003f60:	3708      	adds	r7, #8
 8003f62:	46bd      	mov	sp, r7
 8003f64:	bd80      	pop	{r7, pc}

08003f66 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8003f66:	b580      	push	{r7, lr}
 8003f68:	b084      	sub	sp, #16
 8003f6a:	af00      	add	r7, sp, #0
 8003f6c:	6078      	str	r0, [r7, #4]
 8003f6e:	4608      	mov	r0, r1
 8003f70:	4611      	mov	r1, r2
 8003f72:	461a      	mov	r2, r3
 8003f74:	4603      	mov	r3, r0
 8003f76:	70fb      	strb	r3, [r7, #3]
 8003f78:	460b      	mov	r3, r1
 8003f7a:	803b      	strh	r3, [r7, #0]
 8003f7c:	4613      	mov	r3, r2
 8003f7e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8003f80:	2300      	movs	r3, #0
 8003f82:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8003f84:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	da0f      	bge.n	8003fac <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8003f8c:	78fb      	ldrb	r3, [r7, #3]
 8003f8e:	f003 020f 	and.w	r2, r3, #15
 8003f92:	4613      	mov	r3, r2
 8003f94:	00db      	lsls	r3, r3, #3
 8003f96:	4413      	add	r3, r2
 8003f98:	009b      	lsls	r3, r3, #2
 8003f9a:	3338      	adds	r3, #56	; 0x38
 8003f9c:	687a      	ldr	r2, [r7, #4]
 8003f9e:	4413      	add	r3, r2
 8003fa0:	3304      	adds	r3, #4
 8003fa2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	705a      	strb	r2, [r3, #1]
 8003faa:	e00f      	b.n	8003fcc <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8003fac:	78fb      	ldrb	r3, [r7, #3]
 8003fae:	f003 020f 	and.w	r2, r3, #15
 8003fb2:	4613      	mov	r3, r2
 8003fb4:	00db      	lsls	r3, r3, #3
 8003fb6:	4413      	add	r3, r2
 8003fb8:	009b      	lsls	r3, r3, #2
 8003fba:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003fbe:	687a      	ldr	r2, [r7, #4]
 8003fc0:	4413      	add	r3, r2
 8003fc2:	3304      	adds	r3, #4
 8003fc4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	2200      	movs	r2, #0
 8003fca:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8003fcc:	78fb      	ldrb	r3, [r7, #3]
 8003fce:	f003 030f 	and.w	r3, r3, #15
 8003fd2:	b2da      	uxtb	r2, r3
 8003fd4:	68fb      	ldr	r3, [r7, #12]
 8003fd6:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8003fd8:	883a      	ldrh	r2, [r7, #0]
 8003fda:	68fb      	ldr	r3, [r7, #12]
 8003fdc:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	78ba      	ldrb	r2, [r7, #2]
 8003fe2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	785b      	ldrb	r3, [r3, #1]
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	d004      	beq.n	8003ff6 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	b29a      	uxth	r2, r3
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8003ff6:	78bb      	ldrb	r3, [r7, #2]
 8003ff8:	2b02      	cmp	r3, #2
 8003ffa:	d102      	bne.n	8004002 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	2200      	movs	r2, #0
 8004000:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004008:	2b01      	cmp	r3, #1
 800400a:	d101      	bne.n	8004010 <HAL_PCD_EP_Open+0xaa>
 800400c:	2302      	movs	r3, #2
 800400e:	e00e      	b.n	800402e <HAL_PCD_EP_Open+0xc8>
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2201      	movs	r2, #1
 8004014:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	68f9      	ldr	r1, [r7, #12]
 800401e:	4618      	mov	r0, r3
 8004020:	f004 fd6a 	bl	8008af8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2200      	movs	r2, #0
 8004028:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 800402c:	7afb      	ldrb	r3, [r7, #11]
}
 800402e:	4618      	mov	r0, r3
 8004030:	3710      	adds	r7, #16
 8004032:	46bd      	mov	sp, r7
 8004034:	bd80      	pop	{r7, pc}

08004036 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004036:	b580      	push	{r7, lr}
 8004038:	b084      	sub	sp, #16
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	460b      	mov	r3, r1
 8004040:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004042:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004046:	2b00      	cmp	r3, #0
 8004048:	da0f      	bge.n	800406a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800404a:	78fb      	ldrb	r3, [r7, #3]
 800404c:	f003 020f 	and.w	r2, r3, #15
 8004050:	4613      	mov	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	4413      	add	r3, r2
 8004056:	009b      	lsls	r3, r3, #2
 8004058:	3338      	adds	r3, #56	; 0x38
 800405a:	687a      	ldr	r2, [r7, #4]
 800405c:	4413      	add	r3, r2
 800405e:	3304      	adds	r3, #4
 8004060:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004062:	68fb      	ldr	r3, [r7, #12]
 8004064:	2201      	movs	r2, #1
 8004066:	705a      	strb	r2, [r3, #1]
 8004068:	e00f      	b.n	800408a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800406a:	78fb      	ldrb	r3, [r7, #3]
 800406c:	f003 020f 	and.w	r2, r3, #15
 8004070:	4613      	mov	r3, r2
 8004072:	00db      	lsls	r3, r3, #3
 8004074:	4413      	add	r3, r2
 8004076:	009b      	lsls	r3, r3, #2
 8004078:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800407c:	687a      	ldr	r2, [r7, #4]
 800407e:	4413      	add	r3, r2
 8004080:	3304      	adds	r3, #4
 8004082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800408a:	78fb      	ldrb	r3, [r7, #3]
 800408c:	f003 030f 	and.w	r3, r3, #15
 8004090:	b2da      	uxtb	r2, r3
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800409c:	2b01      	cmp	r3, #1
 800409e:	d101      	bne.n	80040a4 <HAL_PCD_EP_Close+0x6e>
 80040a0:	2302      	movs	r3, #2
 80040a2:	e00e      	b.n	80040c2 <HAL_PCD_EP_Close+0x8c>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2201      	movs	r2, #1
 80040a8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	681b      	ldr	r3, [r3, #0]
 80040b0:	68f9      	ldr	r1, [r7, #12]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f004 fda8 	bl	8008c08 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80040c0:	2300      	movs	r3, #0
}
 80040c2:	4618      	mov	r0, r3
 80040c4:	3710      	adds	r7, #16
 80040c6:	46bd      	mov	sp, r7
 80040c8:	bd80      	pop	{r7, pc}

080040ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80040ca:	b580      	push	{r7, lr}
 80040cc:	b086      	sub	sp, #24
 80040ce:	af00      	add	r7, sp, #0
 80040d0:	60f8      	str	r0, [r7, #12]
 80040d2:	607a      	str	r2, [r7, #4]
 80040d4:	603b      	str	r3, [r7, #0]
 80040d6:	460b      	mov	r3, r1
 80040d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80040da:	7afb      	ldrb	r3, [r7, #11]
 80040dc:	f003 020f 	and.w	r2, r3, #15
 80040e0:	4613      	mov	r3, r2
 80040e2:	00db      	lsls	r3, r3, #3
 80040e4:	4413      	add	r3, r2
 80040e6:	009b      	lsls	r3, r3, #2
 80040e8:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040ec:	68fa      	ldr	r2, [r7, #12]
 80040ee:	4413      	add	r3, r2
 80040f0:	3304      	adds	r3, #4
 80040f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80040f4:	697b      	ldr	r3, [r7, #20]
 80040f6:	687a      	ldr	r2, [r7, #4]
 80040f8:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	683a      	ldr	r2, [r7, #0]
 80040fe:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2200      	movs	r2, #0
 8004104:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 8004106:	697b      	ldr	r3, [r7, #20]
 8004108:	2200      	movs	r2, #0
 800410a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800410c:	7afb      	ldrb	r3, [r7, #11]
 800410e:	f003 030f 	and.w	r3, r3, #15
 8004112:	b2da      	uxtb	r2, r3
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004118:	7afb      	ldrb	r3, [r7, #11]
 800411a:	f003 030f 	and.w	r3, r3, #15
 800411e:	2b00      	cmp	r3, #0
 8004120:	d106      	bne.n	8004130 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	6979      	ldr	r1, [r7, #20]
 8004128:	4618      	mov	r0, r3
 800412a:	f005 f829 	bl	8009180 <USB_EP0StartXfer>
 800412e:	e005      	b.n	800413c <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	6979      	ldr	r1, [r7, #20]
 8004136:	4618      	mov	r0, r3
 8004138:	f004 fe42 	bl	8008dc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 800413c:	2300      	movs	r3, #0
}
 800413e:	4618      	mov	r0, r3
 8004140:	3718      	adds	r7, #24
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}

08004146 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004146:	b480      	push	{r7}
 8004148:	b083      	sub	sp, #12
 800414a:	af00      	add	r7, sp, #0
 800414c:	6078      	str	r0, [r7, #4]
 800414e:	460b      	mov	r3, r1
 8004150:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004152:	78fb      	ldrb	r3, [r7, #3]
 8004154:	f003 020f 	and.w	r2, r3, #15
 8004158:	6879      	ldr	r1, [r7, #4]
 800415a:	4613      	mov	r3, r2
 800415c:	00db      	lsls	r3, r3, #3
 800415e:	4413      	add	r3, r2
 8004160:	009b      	lsls	r3, r3, #2
 8004162:	440b      	add	r3, r1
 8004164:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004168:	681b      	ldr	r3, [r3, #0]
}
 800416a:	4618      	mov	r0, r3
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr

08004176 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b086      	sub	sp, #24
 800417a:	af00      	add	r7, sp, #0
 800417c:	60f8      	str	r0, [r7, #12]
 800417e:	607a      	str	r2, [r7, #4]
 8004180:	603b      	str	r3, [r7, #0]
 8004182:	460b      	mov	r3, r1
 8004184:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004186:	7afb      	ldrb	r3, [r7, #11]
 8004188:	f003 020f 	and.w	r2, r3, #15
 800418c:	4613      	mov	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	4413      	add	r3, r2
 8004192:	009b      	lsls	r3, r3, #2
 8004194:	3338      	adds	r3, #56	; 0x38
 8004196:	68fa      	ldr	r2, [r7, #12]
 8004198:	4413      	add	r3, r2
 800419a:	3304      	adds	r3, #4
 800419c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 800419e:	697b      	ldr	r3, [r7, #20]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80041a4:	697b      	ldr	r3, [r7, #20]
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	2200      	movs	r2, #0
 80041ae:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 80041b0:	697b      	ldr	r3, [r7, #20]
 80041b2:	2201      	movs	r2, #1
 80041b4:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80041b6:	7afb      	ldrb	r3, [r7, #11]
 80041b8:	f003 030f 	and.w	r3, r3, #15
 80041bc:	b2da      	uxtb	r2, r3
 80041be:	697b      	ldr	r3, [r7, #20]
 80041c0:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80041c2:	7afb      	ldrb	r3, [r7, #11]
 80041c4:	f003 030f 	and.w	r3, r3, #15
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d106      	bne.n	80041da <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80041cc:	68fb      	ldr	r3, [r7, #12]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	6979      	ldr	r1, [r7, #20]
 80041d2:	4618      	mov	r0, r3
 80041d4:	f004 ffd4 	bl	8009180 <USB_EP0StartXfer>
 80041d8:	e005      	b.n	80041e6 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	6979      	ldr	r1, [r7, #20]
 80041e0:	4618      	mov	r0, r3
 80041e2:	f004 fded 	bl	8008dc0 <USB_EPStartXfer>
  }

  return HAL_OK;
 80041e6:	2300      	movs	r3, #0
}
 80041e8:	4618      	mov	r0, r3
 80041ea:	3718      	adds	r7, #24
 80041ec:	46bd      	mov	sp, r7
 80041ee:	bd80      	pop	{r7, pc}

080041f0 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80041f0:	b580      	push	{r7, lr}
 80041f2:	b084      	sub	sp, #16
 80041f4:	af00      	add	r7, sp, #0
 80041f6:	6078      	str	r0, [r7, #4]
 80041f8:	460b      	mov	r3, r1
 80041fa:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80041fc:	78fb      	ldrb	r3, [r7, #3]
 80041fe:	f003 020f 	and.w	r2, r3, #15
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	685b      	ldr	r3, [r3, #4]
 8004206:	429a      	cmp	r2, r3
 8004208:	d901      	bls.n	800420e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800420a:	2301      	movs	r3, #1
 800420c:	e04e      	b.n	80042ac <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800420e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004212:	2b00      	cmp	r3, #0
 8004214:	da0f      	bge.n	8004236 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004216:	78fb      	ldrb	r3, [r7, #3]
 8004218:	f003 020f 	and.w	r2, r3, #15
 800421c:	4613      	mov	r3, r2
 800421e:	00db      	lsls	r3, r3, #3
 8004220:	4413      	add	r3, r2
 8004222:	009b      	lsls	r3, r3, #2
 8004224:	3338      	adds	r3, #56	; 0x38
 8004226:	687a      	ldr	r2, [r7, #4]
 8004228:	4413      	add	r3, r2
 800422a:	3304      	adds	r3, #4
 800422c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	2201      	movs	r2, #1
 8004232:	705a      	strb	r2, [r3, #1]
 8004234:	e00d      	b.n	8004252 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004236:	78fa      	ldrb	r2, [r7, #3]
 8004238:	4613      	mov	r3, r2
 800423a:	00db      	lsls	r3, r3, #3
 800423c:	4413      	add	r3, r2
 800423e:	009b      	lsls	r3, r3, #2
 8004240:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004244:	687a      	ldr	r2, [r7, #4]
 8004246:	4413      	add	r3, r2
 8004248:	3304      	adds	r3, #4
 800424a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	2200      	movs	r2, #0
 8004250:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	2201      	movs	r2, #1
 8004256:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004258:	78fb      	ldrb	r3, [r7, #3]
 800425a:	f003 030f 	and.w	r3, r3, #15
 800425e:	b2da      	uxtb	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 800426a:	2b01      	cmp	r3, #1
 800426c:	d101      	bne.n	8004272 <HAL_PCD_EP_SetStall+0x82>
 800426e:	2302      	movs	r3, #2
 8004270:	e01c      	b.n	80042ac <HAL_PCD_EP_SetStall+0xbc>
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	2201      	movs	r2, #1
 8004276:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	68f9      	ldr	r1, [r7, #12]
 8004280:	4618      	mov	r0, r3
 8004282:	f005 f9db 	bl	800963c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004286:	78fb      	ldrb	r3, [r7, #3]
 8004288:	f003 030f 	and.w	r3, r3, #15
 800428c:	2b00      	cmp	r3, #0
 800428e:	d108      	bne.n	80042a2 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	681a      	ldr	r2, [r3, #0]
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800429a:	4619      	mov	r1, r3
 800429c:	4610      	mov	r0, r2
 800429e:	f005 fbcd 	bl	8009a3c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	2200      	movs	r2, #0
 80042a6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 80042aa:	2300      	movs	r3, #0
}
 80042ac:	4618      	mov	r0, r3
 80042ae:	3710      	adds	r7, #16
 80042b0:	46bd      	mov	sp, r7
 80042b2:	bd80      	pop	{r7, pc}

080042b4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b084      	sub	sp, #16
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
 80042bc:	460b      	mov	r3, r1
 80042be:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80042c0:	78fb      	ldrb	r3, [r7, #3]
 80042c2:	f003 020f 	and.w	r2, r3, #15
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	685b      	ldr	r3, [r3, #4]
 80042ca:	429a      	cmp	r2, r3
 80042cc:	d901      	bls.n	80042d2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80042ce:	2301      	movs	r3, #1
 80042d0:	e042      	b.n	8004358 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80042d2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	da0f      	bge.n	80042fa <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80042da:	78fb      	ldrb	r3, [r7, #3]
 80042dc:	f003 020f 	and.w	r2, r3, #15
 80042e0:	4613      	mov	r3, r2
 80042e2:	00db      	lsls	r3, r3, #3
 80042e4:	4413      	add	r3, r2
 80042e6:	009b      	lsls	r3, r3, #2
 80042e8:	3338      	adds	r3, #56	; 0x38
 80042ea:	687a      	ldr	r2, [r7, #4]
 80042ec:	4413      	add	r3, r2
 80042ee:	3304      	adds	r3, #4
 80042f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	2201      	movs	r2, #1
 80042f6:	705a      	strb	r2, [r3, #1]
 80042f8:	e00f      	b.n	800431a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80042fa:	78fb      	ldrb	r3, [r7, #3]
 80042fc:	f003 020f 	and.w	r2, r3, #15
 8004300:	4613      	mov	r3, r2
 8004302:	00db      	lsls	r3, r3, #3
 8004304:	4413      	add	r3, r2
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	f503 731e 	add.w	r3, r3, #632	; 0x278
 800430c:	687a      	ldr	r2, [r7, #4]
 800430e:	4413      	add	r3, r2
 8004310:	3304      	adds	r3, #4
 8004312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004314:	68fb      	ldr	r3, [r7, #12]
 8004316:	2200      	movs	r2, #0
 8004318:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2200      	movs	r2, #0
 800431e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004320:	78fb      	ldrb	r3, [r7, #3]
 8004322:	f003 030f 	and.w	r3, r3, #15
 8004326:	b2da      	uxtb	r2, r3
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004332:	2b01      	cmp	r3, #1
 8004334:	d101      	bne.n	800433a <HAL_PCD_EP_ClrStall+0x86>
 8004336:	2302      	movs	r3, #2
 8004338:	e00e      	b.n	8004358 <HAL_PCD_EP_ClrStall+0xa4>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	2201      	movs	r2, #1
 800433e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	68f9      	ldr	r1, [r7, #12]
 8004348:	4618      	mov	r0, r3
 800434a:	f005 f9e5 	bl	8009718 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2200      	movs	r2, #0
 8004352:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	4618      	mov	r0, r3
 800435a:	3710      	adds	r7, #16
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}

08004360 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004360:	b580      	push	{r7, lr}
 8004362:	b084      	sub	sp, #16
 8004364:	af00      	add	r7, sp, #0
 8004366:	6078      	str	r0, [r7, #4]
 8004368:	460b      	mov	r3, r1
 800436a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 800436c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004370:	2b00      	cmp	r3, #0
 8004372:	da0c      	bge.n	800438e <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004374:	78fb      	ldrb	r3, [r7, #3]
 8004376:	f003 020f 	and.w	r2, r3, #15
 800437a:	4613      	mov	r3, r2
 800437c:	00db      	lsls	r3, r3, #3
 800437e:	4413      	add	r3, r2
 8004380:	009b      	lsls	r3, r3, #2
 8004382:	3338      	adds	r3, #56	; 0x38
 8004384:	687a      	ldr	r2, [r7, #4]
 8004386:	4413      	add	r3, r2
 8004388:	3304      	adds	r3, #4
 800438a:	60fb      	str	r3, [r7, #12]
 800438c:	e00c      	b.n	80043a8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800438e:	78fb      	ldrb	r3, [r7, #3]
 8004390:	f003 020f 	and.w	r2, r3, #15
 8004394:	4613      	mov	r3, r2
 8004396:	00db      	lsls	r3, r3, #3
 8004398:	4413      	add	r3, r2
 800439a:	009b      	lsls	r3, r3, #2
 800439c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80043a0:	687a      	ldr	r2, [r7, #4]
 80043a2:	4413      	add	r3, r2
 80043a4:	3304      	adds	r3, #4
 80043a6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68f9      	ldr	r1, [r7, #12]
 80043ae:	4618      	mov	r0, r3
 80043b0:	f005 f808 	bl	80093c4 <USB_EPStopXfer>
 80043b4:	4603      	mov	r3, r0
 80043b6:	72fb      	strb	r3, [r7, #11]

  return ret;
 80043b8:	7afb      	ldrb	r3, [r7, #11]
}
 80043ba:	4618      	mov	r0, r3
 80043bc:	3710      	adds	r7, #16
 80043be:	46bd      	mov	sp, r7
 80043c0:	bd80      	pop	{r7, pc}

080043c2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80043c2:	b580      	push	{r7, lr}
 80043c4:	b088      	sub	sp, #32
 80043c6:	af00      	add	r7, sp, #0
 80043c8:	6078      	str	r0, [r7, #4]
 80043ca:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80043d2:	697b      	ldr	r3, [r7, #20]
 80043d4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80043d6:	683a      	ldr	r2, [r7, #0]
 80043d8:	4613      	mov	r3, r2
 80043da:	00db      	lsls	r3, r3, #3
 80043dc:	4413      	add	r3, r2
 80043de:	009b      	lsls	r3, r3, #2
 80043e0:	3338      	adds	r3, #56	; 0x38
 80043e2:	687a      	ldr	r2, [r7, #4]
 80043e4:	4413      	add	r3, r2
 80043e6:	3304      	adds	r3, #4
 80043e8:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	6a1a      	ldr	r2, [r3, #32]
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	699b      	ldr	r3, [r3, #24]
 80043f2:	429a      	cmp	r2, r3
 80043f4:	d901      	bls.n	80043fa <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80043f6:	2301      	movs	r3, #1
 80043f8:	e067      	b.n	80044ca <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	699a      	ldr	r2, [r3, #24]
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6a1b      	ldr	r3, [r3, #32]
 8004402:	1ad3      	subs	r3, r2, r3
 8004404:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	68db      	ldr	r3, [r3, #12]
 800440a:	69fa      	ldr	r2, [r7, #28]
 800440c:	429a      	cmp	r2, r3
 800440e:	d902      	bls.n	8004416 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	68db      	ldr	r3, [r3, #12]
 8004414:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004416:	69fb      	ldr	r3, [r7, #28]
 8004418:	3303      	adds	r3, #3
 800441a:	089b      	lsrs	r3, r3, #2
 800441c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800441e:	e026      	b.n	800446e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	699a      	ldr	r2, [r3, #24]
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	6a1b      	ldr	r3, [r3, #32]
 8004428:	1ad3      	subs	r3, r2, r3
 800442a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	69fa      	ldr	r2, [r7, #28]
 8004432:	429a      	cmp	r2, r3
 8004434:	d902      	bls.n	800443c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	68db      	ldr	r3, [r3, #12]
 800443a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800443c:	69fb      	ldr	r3, [r7, #28]
 800443e:	3303      	adds	r3, #3
 8004440:	089b      	lsrs	r3, r3, #2
 8004442:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	6919      	ldr	r1, [r3, #16]
 8004448:	683b      	ldr	r3, [r7, #0]
 800444a:	b2da      	uxtb	r2, r3
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	b29b      	uxth	r3, r3
 8004450:	6978      	ldr	r0, [r7, #20]
 8004452:	f005 f861 	bl	8009518 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	691a      	ldr	r2, [r3, #16]
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	441a      	add	r2, r3
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	6a1a      	ldr	r2, [r3, #32]
 8004466:	69fb      	ldr	r3, [r7, #28]
 8004468:	441a      	add	r2, r3
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800446e:	683b      	ldr	r3, [r7, #0]
 8004470:	015a      	lsls	r2, r3, #5
 8004472:	693b      	ldr	r3, [r7, #16]
 8004474:	4413      	add	r3, r2
 8004476:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800447a:	699b      	ldr	r3, [r3, #24]
 800447c:	b29b      	uxth	r3, r3
 800447e:	69ba      	ldr	r2, [r7, #24]
 8004480:	429a      	cmp	r2, r3
 8004482:	d809      	bhi.n	8004498 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	6a1a      	ldr	r2, [r3, #32]
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800448c:	429a      	cmp	r2, r3
 800448e:	d203      	bcs.n	8004498 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	699b      	ldr	r3, [r3, #24]
 8004494:	2b00      	cmp	r3, #0
 8004496:	d1c3      	bne.n	8004420 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	699a      	ldr	r2, [r3, #24]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	6a1b      	ldr	r3, [r3, #32]
 80044a0:	429a      	cmp	r2, r3
 80044a2:	d811      	bhi.n	80044c8 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80044a4:	683b      	ldr	r3, [r7, #0]
 80044a6:	f003 030f 	and.w	r3, r3, #15
 80044aa:	2201      	movs	r2, #1
 80044ac:	fa02 f303 	lsl.w	r3, r2, r3
 80044b0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044b8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80044ba:	68bb      	ldr	r3, [r7, #8]
 80044bc:	43db      	mvns	r3, r3
 80044be:	6939      	ldr	r1, [r7, #16]
 80044c0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80044c4:	4013      	ands	r3, r2
 80044c6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80044c8:	2300      	movs	r3, #0
}
 80044ca:	4618      	mov	r0, r3
 80044cc:	3720      	adds	r7, #32
 80044ce:	46bd      	mov	sp, r7
 80044d0:	bd80      	pop	{r7, pc}
	...

080044d4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80044d4:	b580      	push	{r7, lr}
 80044d6:	b086      	sub	sp, #24
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
 80044dc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80044e4:	697b      	ldr	r3, [r7, #20]
 80044e6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80044e8:	697b      	ldr	r3, [r7, #20]
 80044ea:	333c      	adds	r3, #60	; 0x3c
 80044ec:	3304      	adds	r3, #4
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80044f2:	683b      	ldr	r3, [r7, #0]
 80044f4:	015a      	lsls	r2, r3, #5
 80044f6:	693b      	ldr	r3, [r7, #16]
 80044f8:	4413      	add	r3, r2
 80044fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80044fe:	689b      	ldr	r3, [r3, #8]
 8004500:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	4a19      	ldr	r2, [pc, #100]	; (800456c <PCD_EP_OutXfrComplete_int+0x98>)
 8004506:	4293      	cmp	r3, r2
 8004508:	d124      	bne.n	8004554 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800450a:	68bb      	ldr	r3, [r7, #8]
 800450c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004510:	2b00      	cmp	r3, #0
 8004512:	d00a      	beq.n	800452a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004514:	683b      	ldr	r3, [r7, #0]
 8004516:	015a      	lsls	r2, r3, #5
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	4413      	add	r3, r2
 800451c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004520:	461a      	mov	r2, r3
 8004522:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004526:	6093      	str	r3, [r2, #8]
 8004528:	e01a      	b.n	8004560 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800452a:	68bb      	ldr	r3, [r7, #8]
 800452c:	f003 0320 	and.w	r3, r3, #32
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004534:	683b      	ldr	r3, [r7, #0]
 8004536:	015a      	lsls	r2, r3, #5
 8004538:	693b      	ldr	r3, [r7, #16]
 800453a:	4413      	add	r3, r2
 800453c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004540:	461a      	mov	r2, r3
 8004542:	2320      	movs	r3, #32
 8004544:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	b2db      	uxtb	r3, r3
 800454a:	4619      	mov	r1, r3
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f007 fadf 	bl	800bb10 <HAL_PCD_DataOutStageCallback>
 8004552:	e005      	b.n	8004560 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	b2db      	uxtb	r3, r3
 8004558:	4619      	mov	r1, r3
 800455a:	6878      	ldr	r0, [r7, #4]
 800455c:	f007 fad8 	bl	800bb10 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8004560:	2300      	movs	r3, #0
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}
 800456a:	bf00      	nop
 800456c:	4f54310a 	.word	0x4f54310a

08004570 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b086      	sub	sp, #24
 8004574:	af00      	add	r7, sp, #0
 8004576:	6078      	str	r0, [r7, #4]
 8004578:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004580:	697b      	ldr	r3, [r7, #20]
 8004582:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004584:	697b      	ldr	r3, [r7, #20]
 8004586:	333c      	adds	r3, #60	; 0x3c
 8004588:	3304      	adds	r3, #4
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	015a      	lsls	r2, r3, #5
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	4413      	add	r3, r2
 8004596:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800459a:	689b      	ldr	r3, [r3, #8]
 800459c:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	4a0c      	ldr	r2, [pc, #48]	; (80045d4 <PCD_EP_OutSetupPacket_int+0x64>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d90e      	bls.n	80045c4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80045a6:	68bb      	ldr	r3, [r7, #8]
 80045a8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d009      	beq.n	80045c4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80045b0:	683b      	ldr	r3, [r7, #0]
 80045b2:	015a      	lsls	r2, r3, #5
 80045b4:	693b      	ldr	r3, [r7, #16]
 80045b6:	4413      	add	r3, r2
 80045b8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80045bc:	461a      	mov	r2, r3
 80045be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80045c2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80045c4:	6878      	ldr	r0, [r7, #4]
 80045c6:	f007 fa91 	bl	800baec <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80045ca:	2300      	movs	r3, #0
}
 80045cc:	4618      	mov	r0, r3
 80045ce:	3718      	adds	r7, #24
 80045d0:	46bd      	mov	sp, r7
 80045d2:	bd80      	pop	{r7, pc}
 80045d4:	4f54300a 	.word	0x4f54300a

080045d8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80045d8:	b480      	push	{r7}
 80045da:	b085      	sub	sp, #20
 80045dc:	af00      	add	r7, sp, #0
 80045de:	6078      	str	r0, [r7, #4]
 80045e0:	460b      	mov	r3, r1
 80045e2:	70fb      	strb	r3, [r7, #3]
 80045e4:	4613      	mov	r3, r2
 80045e6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80045ee:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80045f0:	78fb      	ldrb	r3, [r7, #3]
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d107      	bne.n	8004606 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80045f6:	883b      	ldrh	r3, [r7, #0]
 80045f8:	0419      	lsls	r1, r3, #16
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	68ba      	ldr	r2, [r7, #8]
 8004600:	430a      	orrs	r2, r1
 8004602:	629a      	str	r2, [r3, #40]	; 0x28
 8004604:	e028      	b.n	8004658 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800460c:	0c1b      	lsrs	r3, r3, #16
 800460e:	68ba      	ldr	r2, [r7, #8]
 8004610:	4413      	add	r3, r2
 8004612:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004614:	2300      	movs	r3, #0
 8004616:	73fb      	strb	r3, [r7, #15]
 8004618:	e00d      	b.n	8004636 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681a      	ldr	r2, [r3, #0]
 800461e:	7bfb      	ldrb	r3, [r7, #15]
 8004620:	3340      	adds	r3, #64	; 0x40
 8004622:	009b      	lsls	r3, r3, #2
 8004624:	4413      	add	r3, r2
 8004626:	685b      	ldr	r3, [r3, #4]
 8004628:	0c1b      	lsrs	r3, r3, #16
 800462a:	68ba      	ldr	r2, [r7, #8]
 800462c:	4413      	add	r3, r2
 800462e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004630:	7bfb      	ldrb	r3, [r7, #15]
 8004632:	3301      	adds	r3, #1
 8004634:	73fb      	strb	r3, [r7, #15]
 8004636:	7bfa      	ldrb	r2, [r7, #15]
 8004638:	78fb      	ldrb	r3, [r7, #3]
 800463a:	3b01      	subs	r3, #1
 800463c:	429a      	cmp	r2, r3
 800463e:	d3ec      	bcc.n	800461a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004640:	883b      	ldrh	r3, [r7, #0]
 8004642:	0418      	lsls	r0, r3, #16
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	6819      	ldr	r1, [r3, #0]
 8004648:	78fb      	ldrb	r3, [r7, #3]
 800464a:	3b01      	subs	r3, #1
 800464c:	68ba      	ldr	r2, [r7, #8]
 800464e:	4302      	orrs	r2, r0
 8004650:	3340      	adds	r3, #64	; 0x40
 8004652:	009b      	lsls	r3, r3, #2
 8004654:	440b      	add	r3, r1
 8004656:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004658:	2300      	movs	r3, #0
}
 800465a:	4618      	mov	r0, r3
 800465c:	3714      	adds	r7, #20
 800465e:	46bd      	mov	sp, r7
 8004660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004664:	4770      	bx	lr

08004666 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004666:	b480      	push	{r7}
 8004668:	b083      	sub	sp, #12
 800466a:	af00      	add	r7, sp, #0
 800466c:	6078      	str	r0, [r7, #4]
 800466e:	460b      	mov	r3, r1
 8004670:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	887a      	ldrh	r2, [r7, #2]
 8004678:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800467a:	2300      	movs	r3, #0
}
 800467c:	4618      	mov	r0, r3
 800467e:	370c      	adds	r7, #12
 8004680:	46bd      	mov	sp, r7
 8004682:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004686:	4770      	bx	lr

08004688 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004688:	b480      	push	{r7}
 800468a:	b085      	sub	sp, #20
 800468c:	af00      	add	r7, sp, #0
 800468e:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2201      	movs	r2, #1
 800469a:	f8c3 2500 	str.w	r2, [r3, #1280]	; 0x500
  hpcd->LPM_State = LPM_L0;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80046a6:	68fb      	ldr	r3, [r7, #12]
 80046a8:	699b      	ldr	r3, [r3, #24]
 80046aa:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80046ba:	f043 0303 	orr.w	r3, r3, #3
 80046be:	68fa      	ldr	r2, [r7, #12]
 80046c0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80046c2:	2300      	movs	r3, #0
}
 80046c4:	4618      	mov	r0, r3
 80046c6:	3714      	adds	r7, #20
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80046d0:	b480      	push	{r7}
 80046d2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80046d4:	4b05      	ldr	r3, [pc, #20]	; (80046ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	4a04      	ldr	r2, [pc, #16]	; (80046ec <HAL_PWR_EnableBkUpAccess+0x1c>)
 80046da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046de:	6013      	str	r3, [r2, #0]
}
 80046e0:	bf00      	nop
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr
 80046ea:	bf00      	nop
 80046ec:	40007000 	.word	0x40007000

080046f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80046f0:	b480      	push	{r7}
 80046f2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80046f4:	4b0d      	ldr	r3, [pc, #52]	; (800472c <HAL_PWREx_GetVoltageRange+0x3c>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80046fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004700:	d102      	bne.n	8004708 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8004706:	e00b      	b.n	8004720 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004708:	4b08      	ldr	r3, [pc, #32]	; (800472c <HAL_PWREx_GetVoltageRange+0x3c>)
 800470a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800470e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004716:	d102      	bne.n	800471e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800471c:	e000      	b.n	8004720 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800471e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004720:	4618      	mov	r0, r3
 8004722:	46bd      	mov	sp, r7
 8004724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004728:	4770      	bx	lr
 800472a:	bf00      	nop
 800472c:	40007000 	.word	0x40007000

08004730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004730:	b480      	push	{r7}
 8004732:	b085      	sub	sp, #20
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	2b00      	cmp	r3, #0
 800473c:	d141      	bne.n	80047c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800473e:	4b4b      	ldr	r3, [pc, #300]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800474a:	d131      	bne.n	80047b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800474c:	4b47      	ldr	r3, [pc, #284]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800474e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004752:	4a46      	ldr	r2, [pc, #280]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004754:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004758:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800475c:	4b43      	ldr	r3, [pc, #268]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004764:	4a41      	ldr	r2, [pc, #260]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800476a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800476c:	4b40      	ldr	r3, [pc, #256]	; (8004870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800476e:	681b      	ldr	r3, [r3, #0]
 8004770:	2232      	movs	r2, #50	; 0x32
 8004772:	fb02 f303 	mul.w	r3, r2, r3
 8004776:	4a3f      	ldr	r2, [pc, #252]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004778:	fba2 2303 	umull	r2, r3, r2, r3
 800477c:	0c9b      	lsrs	r3, r3, #18
 800477e:	3301      	adds	r3, #1
 8004780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004782:	e002      	b.n	800478a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	3b01      	subs	r3, #1
 8004788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800478a:	4b38      	ldr	r3, [pc, #224]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800478c:	695b      	ldr	r3, [r3, #20]
 800478e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004796:	d102      	bne.n	800479e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	2b00      	cmp	r3, #0
 800479c:	d1f2      	bne.n	8004784 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800479e:	4b33      	ldr	r3, [pc, #204]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047a0:	695b      	ldr	r3, [r3, #20]
 80047a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047aa:	d158      	bne.n	800485e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80047ac:	2303      	movs	r3, #3
 80047ae:	e057      	b.n	8004860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047b0:	4b2e      	ldr	r3, [pc, #184]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047b6:	4a2d      	ldr	r2, [pc, #180]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80047bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80047c0:	e04d      	b.n	800485e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80047c8:	d141      	bne.n	800484e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80047ca:	4b28      	ldr	r3, [pc, #160]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80047d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d6:	d131      	bne.n	800483c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80047d8:	4b24      	ldr	r3, [pc, #144]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80047de:	4a23      	ldr	r2, [pc, #140]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80047e8:	4b20      	ldr	r3, [pc, #128]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80047f0:	4a1e      	ldr	r2, [pc, #120]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80047f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80047f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80047f8:	4b1d      	ldr	r3, [pc, #116]	; (8004870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2232      	movs	r2, #50	; 0x32
 80047fe:	fb02 f303 	mul.w	r3, r2, r3
 8004802:	4a1c      	ldr	r2, [pc, #112]	; (8004874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004804:	fba2 2303 	umull	r2, r3, r2, r3
 8004808:	0c9b      	lsrs	r3, r3, #18
 800480a:	3301      	adds	r3, #1
 800480c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800480e:	e002      	b.n	8004816 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	3b01      	subs	r3, #1
 8004814:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004816:	4b15      	ldr	r3, [pc, #84]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004818:	695b      	ldr	r3, [r3, #20]
 800481a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800481e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004822:	d102      	bne.n	800482a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	2b00      	cmp	r3, #0
 8004828:	d1f2      	bne.n	8004810 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800482a:	4b10      	ldr	r3, [pc, #64]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800482c:	695b      	ldr	r3, [r3, #20]
 800482e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004836:	d112      	bne.n	800485e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004838:	2303      	movs	r3, #3
 800483a:	e011      	b.n	8004860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800483c:	4b0b      	ldr	r3, [pc, #44]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800483e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004842:	4a0a      	ldr	r2, [pc, #40]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004848:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800484c:	e007      	b.n	800485e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800484e:	4b07      	ldr	r3, [pc, #28]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004856:	4a05      	ldr	r2, [pc, #20]	; (800486c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004858:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800485c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800485e:	2300      	movs	r3, #0
}
 8004860:	4618      	mov	r0, r3
 8004862:	3714      	adds	r7, #20
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr
 800486c:	40007000 	.word	0x40007000
 8004870:	20000000 	.word	0x20000000
 8004874:	431bde83 	.word	0x431bde83

08004878 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800487c:	4b05      	ldr	r3, [pc, #20]	; (8004894 <HAL_PWREx_EnableVddUSB+0x1c>)
 800487e:	685b      	ldr	r3, [r3, #4]
 8004880:	4a04      	ldr	r2, [pc, #16]	; (8004894 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004882:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004886:	6053      	str	r3, [r2, #4]
}
 8004888:	bf00      	nop
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr
 8004892:	bf00      	nop
 8004894:	40007000 	.word	0x40007000

08004898 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8004898:	b480      	push	{r7}
 800489a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800489c:	4b05      	ldr	r3, [pc, #20]	; (80048b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	4a04      	ldr	r2, [pc, #16]	; (80048b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80048a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80048a6:	6053      	str	r3, [r2, #4]
}
 80048a8:	bf00      	nop
 80048aa:	46bd      	mov	sp, r7
 80048ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b0:	4770      	bx	lr
 80048b2:	bf00      	nop
 80048b4:	40007000 	.word	0x40007000

080048b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b088      	sub	sp, #32
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80048c0:	687b      	ldr	r3, [r7, #4]
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d102      	bne.n	80048cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80048c6:	2301      	movs	r3, #1
 80048c8:	f000 bc04 	b.w	80050d4 <HAL_RCC_OscConfig+0x81c>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80048cc:	4ba0      	ldr	r3, [pc, #640]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	f003 030c 	and.w	r3, r3, #12
 80048d4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80048d6:	4b9e      	ldr	r3, [pc, #632]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80048d8:	68db      	ldr	r3, [r3, #12]
 80048da:	f003 0303 	and.w	r3, r3, #3
 80048de:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f003 0310 	and.w	r3, r3, #16
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 80e4 	beq.w	8004ab6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80048ee:	69bb      	ldr	r3, [r7, #24]
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d007      	beq.n	8004904 <HAL_RCC_OscConfig+0x4c>
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	2b0c      	cmp	r3, #12
 80048f8:	f040 808b 	bne.w	8004a12 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	2b01      	cmp	r3, #1
 8004900:	f040 8087 	bne.w	8004a12 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004904:	4b92      	ldr	r3, [pc, #584]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0302 	and.w	r3, r3, #2
 800490c:	2b00      	cmp	r3, #0
 800490e:	d005      	beq.n	800491c <HAL_RCC_OscConfig+0x64>
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	699b      	ldr	r3, [r3, #24]
 8004914:	2b00      	cmp	r3, #0
 8004916:	d101      	bne.n	800491c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004918:	2301      	movs	r3, #1
 800491a:	e3db      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	6a1a      	ldr	r2, [r3, #32]
 8004920:	4b8b      	ldr	r3, [pc, #556]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0308 	and.w	r3, r3, #8
 8004928:	2b00      	cmp	r3, #0
 800492a:	d004      	beq.n	8004936 <HAL_RCC_OscConfig+0x7e>
 800492c:	4b88      	ldr	r3, [pc, #544]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004934:	e005      	b.n	8004942 <HAL_RCC_OscConfig+0x8a>
 8004936:	4b86      	ldr	r3, [pc, #536]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800493c:	091b      	lsrs	r3, r3, #4
 800493e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004942:	4293      	cmp	r3, r2
 8004944:	d223      	bcs.n	800498e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6a1b      	ldr	r3, [r3, #32]
 800494a:	4618      	mov	r0, r3
 800494c:	f000 fd9c 	bl	8005488 <RCC_SetFlashLatencyFromMSIRange>
 8004950:	4603      	mov	r3, r0
 8004952:	2b00      	cmp	r3, #0
 8004954:	d001      	beq.n	800495a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004956:	2301      	movs	r3, #1
 8004958:	e3bc      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800495a:	4b7d      	ldr	r3, [pc, #500]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 800495c:	681b      	ldr	r3, [r3, #0]
 800495e:	4a7c      	ldr	r2, [pc, #496]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004960:	f043 0308 	orr.w	r3, r3, #8
 8004964:	6013      	str	r3, [r2, #0]
 8004966:	4b7a      	ldr	r3, [pc, #488]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6a1b      	ldr	r3, [r3, #32]
 8004972:	4977      	ldr	r1, [pc, #476]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004974:	4313      	orrs	r3, r2
 8004976:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004978:	4b75      	ldr	r3, [pc, #468]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 800497a:	685b      	ldr	r3, [r3, #4]
 800497c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	69db      	ldr	r3, [r3, #28]
 8004984:	021b      	lsls	r3, r3, #8
 8004986:	4972      	ldr	r1, [pc, #456]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004988:	4313      	orrs	r3, r2
 800498a:	604b      	str	r3, [r1, #4]
 800498c:	e025      	b.n	80049da <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800498e:	4b70      	ldr	r3, [pc, #448]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004990:	681b      	ldr	r3, [r3, #0]
 8004992:	4a6f      	ldr	r2, [pc, #444]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004994:	f043 0308 	orr.w	r3, r3, #8
 8004998:	6013      	str	r3, [r2, #0]
 800499a:	4b6d      	ldr	r3, [pc, #436]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6a1b      	ldr	r3, [r3, #32]
 80049a6:	496a      	ldr	r1, [pc, #424]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80049a8:	4313      	orrs	r3, r2
 80049aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80049ac:	4b68      	ldr	r3, [pc, #416]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80049ae:	685b      	ldr	r3, [r3, #4]
 80049b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	69db      	ldr	r3, [r3, #28]
 80049b8:	021b      	lsls	r3, r3, #8
 80049ba:	4965      	ldr	r1, [pc, #404]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80049c0:	69bb      	ldr	r3, [r7, #24]
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d109      	bne.n	80049da <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a1b      	ldr	r3, [r3, #32]
 80049ca:	4618      	mov	r0, r3
 80049cc:	f000 fd5c 	bl	8005488 <RCC_SetFlashLatencyFromMSIRange>
 80049d0:	4603      	mov	r3, r0
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d001      	beq.n	80049da <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e37c      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80049da:	f000 fcbf 	bl	800535c <HAL_RCC_GetSysClockFreq>
 80049de:	4602      	mov	r2, r0
 80049e0:	4b5b      	ldr	r3, [pc, #364]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 80049e2:	689b      	ldr	r3, [r3, #8]
 80049e4:	091b      	lsrs	r3, r3, #4
 80049e6:	f003 030f 	and.w	r3, r3, #15
 80049ea:	495a      	ldr	r1, [pc, #360]	; (8004b54 <HAL_RCC_OscConfig+0x29c>)
 80049ec:	5ccb      	ldrb	r3, [r1, r3]
 80049ee:	f003 031f 	and.w	r3, r3, #31
 80049f2:	fa22 f303 	lsr.w	r3, r2, r3
 80049f6:	4a58      	ldr	r2, [pc, #352]	; (8004b58 <HAL_RCC_OscConfig+0x2a0>)
 80049f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80049fa:	4b58      	ldr	r3, [pc, #352]	; (8004b5c <HAL_RCC_OscConfig+0x2a4>)
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f7fc fd76 	bl	80014f0 <HAL_InitTick>
 8004a04:	4603      	mov	r3, r0
 8004a06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004a08:	7bfb      	ldrb	r3, [r7, #15]
 8004a0a:	2b00      	cmp	r3, #0
 8004a0c:	d052      	beq.n	8004ab4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004a0e:	7bfb      	ldrb	r3, [r7, #15]
 8004a10:	e360      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d032      	beq.n	8004a80 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004a1a:	4b4d      	ldr	r3, [pc, #308]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	4a4c      	ldr	r2, [pc, #304]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a20:	f043 0301 	orr.w	r3, r3, #1
 8004a24:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a26:	f7fc fdb3 	bl	8001590 <HAL_GetTick>
 8004a2a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a2c:	e008      	b.n	8004a40 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a2e:	f7fc fdaf 	bl	8001590 <HAL_GetTick>
 8004a32:	4602      	mov	r2, r0
 8004a34:	693b      	ldr	r3, [r7, #16]
 8004a36:	1ad3      	subs	r3, r2, r3
 8004a38:	2b02      	cmp	r3, #2
 8004a3a:	d901      	bls.n	8004a40 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004a3c:	2303      	movs	r3, #3
 8004a3e:	e349      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004a40:	4b43      	ldr	r3, [pc, #268]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f003 0302 	and.w	r3, r3, #2
 8004a48:	2b00      	cmp	r3, #0
 8004a4a:	d0f0      	beq.n	8004a2e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004a4c:	4b40      	ldr	r3, [pc, #256]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	4a3f      	ldr	r2, [pc, #252]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a52:	f043 0308 	orr.w	r3, r3, #8
 8004a56:	6013      	str	r3, [r2, #0]
 8004a58:	4b3d      	ldr	r3, [pc, #244]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	6a1b      	ldr	r3, [r3, #32]
 8004a64:	493a      	ldr	r1, [pc, #232]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a66:	4313      	orrs	r3, r2
 8004a68:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004a6a:	4b39      	ldr	r3, [pc, #228]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a6c:	685b      	ldr	r3, [r3, #4]
 8004a6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	69db      	ldr	r3, [r3, #28]
 8004a76:	021b      	lsls	r3, r3, #8
 8004a78:	4935      	ldr	r1, [pc, #212]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a7a:	4313      	orrs	r3, r2
 8004a7c:	604b      	str	r3, [r1, #4]
 8004a7e:	e01a      	b.n	8004ab6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8004a80:	4b33      	ldr	r3, [pc, #204]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	4a32      	ldr	r2, [pc, #200]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004a86:	f023 0301 	bic.w	r3, r3, #1
 8004a8a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004a8c:	f7fc fd80 	bl	8001590 <HAL_GetTick>
 8004a90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004a92:	e008      	b.n	8004aa6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004a94:	f7fc fd7c 	bl	8001590 <HAL_GetTick>
 8004a98:	4602      	mov	r2, r0
 8004a9a:	693b      	ldr	r3, [r7, #16]
 8004a9c:	1ad3      	subs	r3, r2, r3
 8004a9e:	2b02      	cmp	r3, #2
 8004aa0:	d901      	bls.n	8004aa6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8004aa2:	2303      	movs	r3, #3
 8004aa4:	e316      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8004aa6:	4b2a      	ldr	r3, [pc, #168]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f003 0302 	and.w	r3, r3, #2
 8004aae:	2b00      	cmp	r3, #0
 8004ab0:	d1f0      	bne.n	8004a94 <HAL_RCC_OscConfig+0x1dc>
 8004ab2:	e000      	b.n	8004ab6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ab4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	f003 0301 	and.w	r3, r3, #1
 8004abe:	2b00      	cmp	r3, #0
 8004ac0:	d073      	beq.n	8004baa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8004ac2:	69bb      	ldr	r3, [r7, #24]
 8004ac4:	2b08      	cmp	r3, #8
 8004ac6:	d005      	beq.n	8004ad4 <HAL_RCC_OscConfig+0x21c>
 8004ac8:	69bb      	ldr	r3, [r7, #24]
 8004aca:	2b0c      	cmp	r3, #12
 8004acc:	d10e      	bne.n	8004aec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	2b03      	cmp	r3, #3
 8004ad2:	d10b      	bne.n	8004aec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ad4:	4b1e      	ldr	r3, [pc, #120]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d063      	beq.n	8004ba8 <HAL_RCC_OscConfig+0x2f0>
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	685b      	ldr	r3, [r3, #4]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d15f      	bne.n	8004ba8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8004ae8:	2301      	movs	r3, #1
 8004aea:	e2f3      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004af4:	d106      	bne.n	8004b04 <HAL_RCC_OscConfig+0x24c>
 8004af6:	4b16      	ldr	r3, [pc, #88]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004af8:	681b      	ldr	r3, [r3, #0]
 8004afa:	4a15      	ldr	r2, [pc, #84]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b00:	6013      	str	r3, [r2, #0]
 8004b02:	e01d      	b.n	8004b40 <HAL_RCC_OscConfig+0x288>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	685b      	ldr	r3, [r3, #4]
 8004b08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004b0c:	d10c      	bne.n	8004b28 <HAL_RCC_OscConfig+0x270>
 8004b0e:	4b10      	ldr	r3, [pc, #64]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a0f      	ldr	r2, [pc, #60]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004b18:	6013      	str	r3, [r2, #0]
 8004b1a:	4b0d      	ldr	r3, [pc, #52]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	4a0c      	ldr	r2, [pc, #48]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b24:	6013      	str	r3, [r2, #0]
 8004b26:	e00b      	b.n	8004b40 <HAL_RCC_OscConfig+0x288>
 8004b28:	4b09      	ldr	r3, [pc, #36]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	4a08      	ldr	r2, [pc, #32]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004b32:	6013      	str	r3, [r2, #0]
 8004b34:	4b06      	ldr	r3, [pc, #24]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	4a05      	ldr	r2, [pc, #20]	; (8004b50 <HAL_RCC_OscConfig+0x298>)
 8004b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	685b      	ldr	r3, [r3, #4]
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d01b      	beq.n	8004b80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b48:	f7fc fd22 	bl	8001590 <HAL_GetTick>
 8004b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b4e:	e010      	b.n	8004b72 <HAL_RCC_OscConfig+0x2ba>
 8004b50:	40021000 	.word	0x40021000
 8004b54:	0800c304 	.word	0x0800c304
 8004b58:	20000000 	.word	0x20000000
 8004b5c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b60:	f7fc fd16 	bl	8001590 <HAL_GetTick>
 8004b64:	4602      	mov	r2, r0
 8004b66:	693b      	ldr	r3, [r7, #16]
 8004b68:	1ad3      	subs	r3, r2, r3
 8004b6a:	2b64      	cmp	r3, #100	; 0x64
 8004b6c:	d901      	bls.n	8004b72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004b6e:	2303      	movs	r3, #3
 8004b70:	e2b0      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004b72:	4baf      	ldr	r3, [pc, #700]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b7a:	2b00      	cmp	r3, #0
 8004b7c:	d0f0      	beq.n	8004b60 <HAL_RCC_OscConfig+0x2a8>
 8004b7e:	e014      	b.n	8004baa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004b80:	f7fc fd06 	bl	8001590 <HAL_GetTick>
 8004b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b86:	e008      	b.n	8004b9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004b88:	f7fc fd02 	bl	8001590 <HAL_GetTick>
 8004b8c:	4602      	mov	r2, r0
 8004b8e:	693b      	ldr	r3, [r7, #16]
 8004b90:	1ad3      	subs	r3, r2, r3
 8004b92:	2b64      	cmp	r3, #100	; 0x64
 8004b94:	d901      	bls.n	8004b9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8004b96:	2303      	movs	r3, #3
 8004b98:	e29c      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8004b9a:	4ba5      	ldr	r3, [pc, #660]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1f0      	bne.n	8004b88 <HAL_RCC_OscConfig+0x2d0>
 8004ba6:	e000      	b.n	8004baa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f003 0302 	and.w	r3, r3, #2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d060      	beq.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8004bb6:	69bb      	ldr	r3, [r7, #24]
 8004bb8:	2b04      	cmp	r3, #4
 8004bba:	d005      	beq.n	8004bc8 <HAL_RCC_OscConfig+0x310>
 8004bbc:	69bb      	ldr	r3, [r7, #24]
 8004bbe:	2b0c      	cmp	r3, #12
 8004bc0:	d119      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	2b02      	cmp	r3, #2
 8004bc6:	d116      	bne.n	8004bf6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bc8:	4b99      	ldr	r3, [pc, #612]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	d005      	beq.n	8004be0 <HAL_RCC_OscConfig+0x328>
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	68db      	ldr	r3, [r3, #12]
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d101      	bne.n	8004be0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004bdc:	2301      	movs	r3, #1
 8004bde:	e279      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004be0:	4b93      	ldr	r3, [pc, #588]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004be2:	685b      	ldr	r3, [r3, #4]
 8004be4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	061b      	lsls	r3, r3, #24
 8004bee:	4990      	ldr	r1, [pc, #576]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004bf0:	4313      	orrs	r3, r2
 8004bf2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004bf4:	e040      	b.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	68db      	ldr	r3, [r3, #12]
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d023      	beq.n	8004c46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004bfe:	4b8c      	ldr	r3, [pc, #560]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4a8b      	ldr	r2, [pc, #556]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c0a:	f7fc fcc1 	bl	8001590 <HAL_GetTick>
 8004c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c10:	e008      	b.n	8004c24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c12:	f7fc fcbd 	bl	8001590 <HAL_GetTick>
 8004c16:	4602      	mov	r2, r0
 8004c18:	693b      	ldr	r3, [r7, #16]
 8004c1a:	1ad3      	subs	r3, r2, r3
 8004c1c:	2b02      	cmp	r3, #2
 8004c1e:	d901      	bls.n	8004c24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004c20:	2303      	movs	r3, #3
 8004c22:	e257      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004c24:	4b82      	ldr	r3, [pc, #520]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d0f0      	beq.n	8004c12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004c30:	4b7f      	ldr	r3, [pc, #508]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c32:	685b      	ldr	r3, [r3, #4]
 8004c34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	691b      	ldr	r3, [r3, #16]
 8004c3c:	061b      	lsls	r3, r3, #24
 8004c3e:	497c      	ldr	r1, [pc, #496]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c40:	4313      	orrs	r3, r2
 8004c42:	604b      	str	r3, [r1, #4]
 8004c44:	e018      	b.n	8004c78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8004c46:	4b7a      	ldr	r3, [pc, #488]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	4a79      	ldr	r2, [pc, #484]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004c52:	f7fc fc9d 	bl	8001590 <HAL_GetTick>
 8004c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c58:	e008      	b.n	8004c6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004c5a:	f7fc fc99 	bl	8001590 <HAL_GetTick>
 8004c5e:	4602      	mov	r2, r0
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	1ad3      	subs	r3, r2, r3
 8004c64:	2b02      	cmp	r3, #2
 8004c66:	d901      	bls.n	8004c6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8004c68:	2303      	movs	r3, #3
 8004c6a:	e233      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004c6c:	4b70      	ldr	r3, [pc, #448]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	d1f0      	bne.n	8004c5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	f003 0308 	and.w	r3, r3, #8
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d03c      	beq.n	8004cfe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	695b      	ldr	r3, [r3, #20]
 8004c88:	2b00      	cmp	r3, #0
 8004c8a:	d01c      	beq.n	8004cc6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004c8c:	4b68      	ldr	r3, [pc, #416]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004c92:	4a67      	ldr	r2, [pc, #412]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004c94:	f043 0301 	orr.w	r3, r3, #1
 8004c98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004c9c:	f7fc fc78 	bl	8001590 <HAL_GetTick>
 8004ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004ca2:	e008      	b.n	8004cb6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004ca4:	f7fc fc74 	bl	8001590 <HAL_GetTick>
 8004ca8:	4602      	mov	r2, r0
 8004caa:	693b      	ldr	r3, [r7, #16]
 8004cac:	1ad3      	subs	r3, r2, r3
 8004cae:	2b02      	cmp	r3, #2
 8004cb0:	d901      	bls.n	8004cb6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004cb2:	2303      	movs	r3, #3
 8004cb4:	e20e      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004cb6:	4b5e      	ldr	r3, [pc, #376]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cbc:	f003 0302 	and.w	r3, r3, #2
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d0ef      	beq.n	8004ca4 <HAL_RCC_OscConfig+0x3ec>
 8004cc4:	e01b      	b.n	8004cfe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004cc6:	4b5a      	ldr	r3, [pc, #360]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ccc:	4a58      	ldr	r2, [pc, #352]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004cce:	f023 0301 	bic.w	r3, r3, #1
 8004cd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004cd6:	f7fc fc5b 	bl	8001590 <HAL_GetTick>
 8004cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cdc:	e008      	b.n	8004cf0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004cde:	f7fc fc57 	bl	8001590 <HAL_GetTick>
 8004ce2:	4602      	mov	r2, r0
 8004ce4:	693b      	ldr	r3, [r7, #16]
 8004ce6:	1ad3      	subs	r3, r2, r3
 8004ce8:	2b02      	cmp	r3, #2
 8004cea:	d901      	bls.n	8004cf0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004cec:	2303      	movs	r3, #3
 8004cee:	e1f1      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004cf0:	4b4f      	ldr	r3, [pc, #316]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004cf6:	f003 0302 	and.w	r3, r3, #2
 8004cfa:	2b00      	cmp	r3, #0
 8004cfc:	d1ef      	bne.n	8004cde <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f003 0304 	and.w	r3, r3, #4
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	f000 80a6 	beq.w	8004e58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004d10:	4b47      	ldr	r3, [pc, #284]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d18:	2b00      	cmp	r3, #0
 8004d1a:	d10d      	bne.n	8004d38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004d1c:	4b44      	ldr	r3, [pc, #272]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d20:	4a43      	ldr	r2, [pc, #268]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004d26:	6593      	str	r3, [r2, #88]	; 0x58
 8004d28:	4b41      	ldr	r3, [pc, #260]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004d30:	60bb      	str	r3, [r7, #8]
 8004d32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004d34:	2301      	movs	r3, #1
 8004d36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d38:	4b3e      	ldr	r3, [pc, #248]	; (8004e34 <HAL_RCC_OscConfig+0x57c>)
 8004d3a:	681b      	ldr	r3, [r3, #0]
 8004d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d118      	bne.n	8004d76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004d44:	4b3b      	ldr	r3, [pc, #236]	; (8004e34 <HAL_RCC_OscConfig+0x57c>)
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4a3a      	ldr	r2, [pc, #232]	; (8004e34 <HAL_RCC_OscConfig+0x57c>)
 8004d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004d4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004d50:	f7fc fc1e 	bl	8001590 <HAL_GetTick>
 8004d54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d56:	e008      	b.n	8004d6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004d58:	f7fc fc1a 	bl	8001590 <HAL_GetTick>
 8004d5c:	4602      	mov	r2, r0
 8004d5e:	693b      	ldr	r3, [r7, #16]
 8004d60:	1ad3      	subs	r3, r2, r3
 8004d62:	2b02      	cmp	r3, #2
 8004d64:	d901      	bls.n	8004d6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8004d66:	2303      	movs	r3, #3
 8004d68:	e1b4      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8004d6a:	4b32      	ldr	r3, [pc, #200]	; (8004e34 <HAL_RCC_OscConfig+0x57c>)
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d72:	2b00      	cmp	r3, #0
 8004d74:	d0f0      	beq.n	8004d58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004d76:	687b      	ldr	r3, [r7, #4]
 8004d78:	689b      	ldr	r3, [r3, #8]
 8004d7a:	2b01      	cmp	r3, #1
 8004d7c:	d108      	bne.n	8004d90 <HAL_RCC_OscConfig+0x4d8>
 8004d7e:	4b2c      	ldr	r3, [pc, #176]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d84:	4a2a      	ldr	r2, [pc, #168]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d86:	f043 0301 	orr.w	r3, r3, #1
 8004d8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004d8e:	e024      	b.n	8004dda <HAL_RCC_OscConfig+0x522>
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	689b      	ldr	r3, [r3, #8]
 8004d94:	2b05      	cmp	r3, #5
 8004d96:	d110      	bne.n	8004dba <HAL_RCC_OscConfig+0x502>
 8004d98:	4b25      	ldr	r3, [pc, #148]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d9e:	4a24      	ldr	r2, [pc, #144]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004da0:	f043 0304 	orr.w	r3, r3, #4
 8004da4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004da8:	4b21      	ldr	r3, [pc, #132]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dae:	4a20      	ldr	r2, [pc, #128]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004db0:	f043 0301 	orr.w	r3, r3, #1
 8004db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004db8:	e00f      	b.n	8004dda <HAL_RCC_OscConfig+0x522>
 8004dba:	4b1d      	ldr	r3, [pc, #116]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dc0:	4a1b      	ldr	r2, [pc, #108]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004dc2:	f023 0301 	bic.w	r3, r3, #1
 8004dc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004dca:	4b19      	ldr	r3, [pc, #100]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004dd0:	4a17      	ldr	r2, [pc, #92]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004dd2:	f023 0304 	bic.w	r3, r3, #4
 8004dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	689b      	ldr	r3, [r3, #8]
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d016      	beq.n	8004e10 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004de2:	f7fc fbd5 	bl	8001590 <HAL_GetTick>
 8004de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004de8:	e00a      	b.n	8004e00 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004dea:	f7fc fbd1 	bl	8001590 <HAL_GetTick>
 8004dee:	4602      	mov	r2, r0
 8004df0:	693b      	ldr	r3, [r7, #16]
 8004df2:	1ad3      	subs	r3, r2, r3
 8004df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8004df8:	4293      	cmp	r3, r2
 8004dfa:	d901      	bls.n	8004e00 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004dfc:	2303      	movs	r3, #3
 8004dfe:	e169      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004e00:	4b0b      	ldr	r3, [pc, #44]	; (8004e30 <HAL_RCC_OscConfig+0x578>)
 8004e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e06:	f003 0302 	and.w	r3, r3, #2
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	d0ed      	beq.n	8004dea <HAL_RCC_OscConfig+0x532>
 8004e0e:	e01a      	b.n	8004e46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e10:	f7fc fbbe 	bl	8001590 <HAL_GetTick>
 8004e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e16:	e00f      	b.n	8004e38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004e18:	f7fc fbba 	bl	8001590 <HAL_GetTick>
 8004e1c:	4602      	mov	r2, r0
 8004e1e:	693b      	ldr	r3, [r7, #16]
 8004e20:	1ad3      	subs	r3, r2, r3
 8004e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8004e26:	4293      	cmp	r3, r2
 8004e28:	d906      	bls.n	8004e38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8004e2a:	2303      	movs	r3, #3
 8004e2c:	e152      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
 8004e2e:	bf00      	nop
 8004e30:	40021000 	.word	0x40021000
 8004e34:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8004e38:	4ba8      	ldr	r3, [pc, #672]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d1e8      	bne.n	8004e18 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004e46:	7ffb      	ldrb	r3, [r7, #31]
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d105      	bne.n	8004e58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004e4c:	4ba3      	ldr	r3, [pc, #652]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e50:	4aa2      	ldr	r2, [pc, #648]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004e56:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	681b      	ldr	r3, [r3, #0]
 8004e5c:	f003 0320 	and.w	r3, r3, #32
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d03c      	beq.n	8004ede <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d01c      	beq.n	8004ea6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004e6c:	4b9b      	ldr	r3, [pc, #620]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e72:	4a9a      	ldr	r2, [pc, #616]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e74:	f043 0301 	orr.w	r3, r3, #1
 8004e78:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004e7c:	f7fc fb88 	bl	8001590 <HAL_GetTick>
 8004e80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e82:	e008      	b.n	8004e96 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004e84:	f7fc fb84 	bl	8001590 <HAL_GetTick>
 8004e88:	4602      	mov	r2, r0
 8004e8a:	693b      	ldr	r3, [r7, #16]
 8004e8c:	1ad3      	subs	r3, r2, r3
 8004e8e:	2b02      	cmp	r3, #2
 8004e90:	d901      	bls.n	8004e96 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004e92:	2303      	movs	r3, #3
 8004e94:	e11e      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004e96:	4b91      	ldr	r3, [pc, #580]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d0ef      	beq.n	8004e84 <HAL_RCC_OscConfig+0x5cc>
 8004ea4:	e01b      	b.n	8004ede <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8004ea6:	4b8d      	ldr	r3, [pc, #564]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004eac:	4a8b      	ldr	r2, [pc, #556]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004eae:	f023 0301 	bic.w	r3, r3, #1
 8004eb2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004eb6:	f7fc fb6b 	bl	8001590 <HAL_GetTick>
 8004eba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ebc:	e008      	b.n	8004ed0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004ebe:	f7fc fb67 	bl	8001590 <HAL_GetTick>
 8004ec2:	4602      	mov	r2, r0
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	1ad3      	subs	r3, r2, r3
 8004ec8:	2b02      	cmp	r3, #2
 8004eca:	d901      	bls.n	8004ed0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004ecc:	2303      	movs	r3, #3
 8004ece:	e101      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004ed0:	4b82      	ldr	r3, [pc, #520]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004ed6:	f003 0302 	and.w	r3, r3, #2
 8004eda:	2b00      	cmp	r3, #0
 8004edc:	d1ef      	bne.n	8004ebe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	f000 80f5 	beq.w	80050d2 <HAL_RCC_OscConfig+0x81a>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004eec:	2b02      	cmp	r3, #2
 8004eee:	f040 80cb 	bne.w	8005088 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004ef2:	4b7a      	ldr	r3, [pc, #488]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ef4:	68db      	ldr	r3, [r3, #12]
 8004ef6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	f003 0203 	and.w	r2, r3, #3
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d12c      	bne.n	8004f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	3b01      	subs	r3, #1
 8004f12:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8004f14:	429a      	cmp	r2, r3
 8004f16:	d123      	bne.n	8004f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f18:	697b      	ldr	r3, [r7, #20]
 8004f1a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f22:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8004f24:	429a      	cmp	r2, r3
 8004f26:	d11b      	bne.n	8004f60 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f28:	697b      	ldr	r3, [r7, #20]
 8004f2a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f32:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8004f34:	429a      	cmp	r2, r3
 8004f36:	d113      	bne.n	8004f60 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f42:	085b      	lsrs	r3, r3, #1
 8004f44:	3b01      	subs	r3, #1
 8004f46:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8004f48:	429a      	cmp	r2, r3
 8004f4a:	d109      	bne.n	8004f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f56:	085b      	lsrs	r3, r3, #1
 8004f58:	3b01      	subs	r3, #1
 8004f5a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004f5c:	429a      	cmp	r2, r3
 8004f5e:	d06d      	beq.n	800503c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b0c      	cmp	r3, #12
 8004f64:	d068      	beq.n	8005038 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8004f66:	4b5d      	ldr	r3, [pc, #372]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d105      	bne.n	8004f7e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004f72:	4b5a      	ldr	r3, [pc, #360]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d001      	beq.n	8004f82 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004f7e:	2301      	movs	r3, #1
 8004f80:	e0a8      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004f82:	4b56      	ldr	r3, [pc, #344]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004f84:	681b      	ldr	r3, [r3, #0]
 8004f86:	4a55      	ldr	r2, [pc, #340]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004f88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004f8c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004f8e:	f7fc faff 	bl	8001590 <HAL_GetTick>
 8004f92:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004f94:	e008      	b.n	8004fa8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004f96:	f7fc fafb 	bl	8001590 <HAL_GetTick>
 8004f9a:	4602      	mov	r2, r0
 8004f9c:	693b      	ldr	r3, [r7, #16]
 8004f9e:	1ad3      	subs	r3, r2, r3
 8004fa0:	2b02      	cmp	r3, #2
 8004fa2:	d901      	bls.n	8004fa8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e095      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004fa8:	4b4c      	ldr	r3, [pc, #304]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1f0      	bne.n	8004f96 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004fb4:	4b49      	ldr	r3, [pc, #292]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004fb6:	68da      	ldr	r2, [r3, #12]
 8004fb8:	4b49      	ldr	r3, [pc, #292]	; (80050e0 <HAL_RCC_OscConfig+0x828>)
 8004fba:	4013      	ands	r3, r2
 8004fbc:	687a      	ldr	r2, [r7, #4]
 8004fbe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004fc0:	687a      	ldr	r2, [r7, #4]
 8004fc2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004fc4:	3a01      	subs	r2, #1
 8004fc6:	0112      	lsls	r2, r2, #4
 8004fc8:	4311      	orrs	r1, r2
 8004fca:	687a      	ldr	r2, [r7, #4]
 8004fcc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004fce:	0212      	lsls	r2, r2, #8
 8004fd0:	4311      	orrs	r1, r2
 8004fd2:	687a      	ldr	r2, [r7, #4]
 8004fd4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004fd6:	0852      	lsrs	r2, r2, #1
 8004fd8:	3a01      	subs	r2, #1
 8004fda:	0552      	lsls	r2, r2, #21
 8004fdc:	4311      	orrs	r1, r2
 8004fde:	687a      	ldr	r2, [r7, #4]
 8004fe0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004fe2:	0852      	lsrs	r2, r2, #1
 8004fe4:	3a01      	subs	r2, #1
 8004fe6:	0652      	lsls	r2, r2, #25
 8004fe8:	4311      	orrs	r1, r2
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004fee:	06d2      	lsls	r2, r2, #27
 8004ff0:	430a      	orrs	r2, r1
 8004ff2:	493a      	ldr	r1, [pc, #232]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ff4:	4313      	orrs	r3, r2
 8004ff6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8004ff8:	4b38      	ldr	r3, [pc, #224]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a37      	ldr	r2, [pc, #220]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8004ffe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005002:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005004:	4b35      	ldr	r3, [pc, #212]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8005006:	68db      	ldr	r3, [r3, #12]
 8005008:	4a34      	ldr	r2, [pc, #208]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800500a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800500e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005010:	f7fc fabe 	bl	8001590 <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005018:	f7fc faba 	bl	8001590 <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b02      	cmp	r3, #2
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e054      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800502a:	4b2c      	ldr	r3, [pc, #176]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005036:	e04c      	b.n	80050d2 <HAL_RCC_OscConfig+0x81a>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005038:	2301      	movs	r3, #1
 800503a:	e04b      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800503c:	4b27      	ldr	r3, [pc, #156]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800503e:	681b      	ldr	r3, [r3, #0]
 8005040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005044:	2b00      	cmp	r3, #0
 8005046:	d144      	bne.n	80050d2 <HAL_RCC_OscConfig+0x81a>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005048:	4b24      	ldr	r3, [pc, #144]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	4a23      	ldr	r2, [pc, #140]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800504e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005052:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005054:	4b21      	ldr	r3, [pc, #132]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	4a20      	ldr	r2, [pc, #128]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800505a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800505e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005060:	f7fc fa96 	bl	8001590 <HAL_GetTick>
 8005064:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005066:	e008      	b.n	800507a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005068:	f7fc fa92 	bl	8001590 <HAL_GetTick>
 800506c:	4602      	mov	r2, r0
 800506e:	693b      	ldr	r3, [r7, #16]
 8005070:	1ad3      	subs	r3, r2, r3
 8005072:	2b02      	cmp	r3, #2
 8005074:	d901      	bls.n	800507a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8005076:	2303      	movs	r3, #3
 8005078:	e02c      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800507a:	4b18      	ldr	r3, [pc, #96]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005082:	2b00      	cmp	r3, #0
 8005084:	d0f0      	beq.n	8005068 <HAL_RCC_OscConfig+0x7b0>
 8005086:	e024      	b.n	80050d2 <HAL_RCC_OscConfig+0x81a>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005088:	69bb      	ldr	r3, [r7, #24]
 800508a:	2b0c      	cmp	r3, #12
 800508c:	d01f      	beq.n	80050ce <HAL_RCC_OscConfig+0x816>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800508e:	4b13      	ldr	r3, [pc, #76]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	4a12      	ldr	r2, [pc, #72]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 8005094:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005098:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800509a:	f7fc fa79 	bl	8001590 <HAL_GetTick>
 800509e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050a0:	e008      	b.n	80050b4 <HAL_RCC_OscConfig+0x7fc>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80050a2:	f7fc fa75 	bl	8001590 <HAL_GetTick>
 80050a6:	4602      	mov	r2, r0
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	1ad3      	subs	r3, r2, r3
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d901      	bls.n	80050b4 <HAL_RCC_OscConfig+0x7fc>
          {
            return HAL_TIMEOUT;
 80050b0:	2303      	movs	r3, #3
 80050b2:	e00f      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80050b4:	4b09      	ldr	r3, [pc, #36]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d1f0      	bne.n	80050a2 <HAL_RCC_OscConfig+0x7ea>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80050c0:	4b06      	ldr	r3, [pc, #24]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 80050c2:	68da      	ldr	r2, [r3, #12]
 80050c4:	4905      	ldr	r1, [pc, #20]	; (80050dc <HAL_RCC_OscConfig+0x824>)
 80050c6:	4b07      	ldr	r3, [pc, #28]	; (80050e4 <HAL_RCC_OscConfig+0x82c>)
 80050c8:	4013      	ands	r3, r2
 80050ca:	60cb      	str	r3, [r1, #12]
 80050cc:	e001      	b.n	80050d2 <HAL_RCC_OscConfig+0x81a>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80050ce:	2301      	movs	r3, #1
 80050d0:	e000      	b.n	80050d4 <HAL_RCC_OscConfig+0x81c>
      }
    }
  }
  return HAL_OK;
 80050d2:	2300      	movs	r3, #0
}
 80050d4:	4618      	mov	r0, r3
 80050d6:	3720      	adds	r7, #32
 80050d8:	46bd      	mov	sp, r7
 80050da:	bd80      	pop	{r7, pc}
 80050dc:	40021000 	.word	0x40021000
 80050e0:	019d800c 	.word	0x019d800c
 80050e4:	feeefffc 	.word	0xfeeefffc

080050e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
 80050f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80050f2:	2300      	movs	r3, #0
 80050f4:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d101      	bne.n	8005100 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80050fc:	2301      	movs	r3, #1
 80050fe:	e11d      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005100:	4b90      	ldr	r3, [pc, #576]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f003 030f 	and.w	r3, r3, #15
 8005108:	683a      	ldr	r2, [r7, #0]
 800510a:	429a      	cmp	r2, r3
 800510c:	d910      	bls.n	8005130 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800510e:	4b8d      	ldr	r3, [pc, #564]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 8005110:	681b      	ldr	r3, [r3, #0]
 8005112:	f023 020f 	bic.w	r2, r3, #15
 8005116:	498b      	ldr	r1, [pc, #556]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	4313      	orrs	r3, r2
 800511c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800511e:	4b89      	ldr	r3, [pc, #548]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	f003 030f 	and.w	r3, r3, #15
 8005126:	683a      	ldr	r2, [r7, #0]
 8005128:	429a      	cmp	r2, r3
 800512a:	d001      	beq.n	8005130 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 800512c:	2301      	movs	r3, #1
 800512e:	e105      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	f003 0302 	and.w	r3, r3, #2
 8005138:	2b00      	cmp	r3, #0
 800513a:	d010      	beq.n	800515e <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	689a      	ldr	r2, [r3, #8]
 8005140:	4b81      	ldr	r3, [pc, #516]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005142:	689b      	ldr	r3, [r3, #8]
 8005144:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005148:	429a      	cmp	r2, r3
 800514a:	d908      	bls.n	800515e <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800514c:	4b7e      	ldr	r3, [pc, #504]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	689b      	ldr	r3, [r3, #8]
 8005158:	497b      	ldr	r1, [pc, #492]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800515a:	4313      	orrs	r3, r2
 800515c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	f003 0301 	and.w	r3, r3, #1
 8005166:	2b00      	cmp	r3, #0
 8005168:	d079      	beq.n	800525e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	685b      	ldr	r3, [r3, #4]
 800516e:	2b03      	cmp	r3, #3
 8005170:	d11e      	bne.n	80051b0 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005172:	4b75      	ldr	r3, [pc, #468]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800517a:	2b00      	cmp	r3, #0
 800517c:	d101      	bne.n	8005182 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 800517e:	2301      	movs	r3, #1
 8005180:	e0dc      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005182:	f000 f9db 	bl	800553c <RCC_GetSysClockFreqFromPLLSource>
 8005186:	4603      	mov	r3, r0
 8005188:	4a70      	ldr	r2, [pc, #448]	; (800534c <HAL_RCC_ClockConfig+0x264>)
 800518a:	4293      	cmp	r3, r2
 800518c:	d946      	bls.n	800521c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800518e:	4b6e      	ldr	r3, [pc, #440]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005190:	689b      	ldr	r3, [r3, #8]
 8005192:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005196:	2b00      	cmp	r3, #0
 8005198:	d140      	bne.n	800521c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800519a:	4b6b      	ldr	r3, [pc, #428]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800519c:	689b      	ldr	r3, [r3, #8]
 800519e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80051a2:	4a69      	ldr	r2, [pc, #420]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80051a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051a8:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80051aa:	2380      	movs	r3, #128	; 0x80
 80051ac:	617b      	str	r3, [r7, #20]
 80051ae:	e035      	b.n	800521c <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	685b      	ldr	r3, [r3, #4]
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d107      	bne.n	80051c8 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051b8:	4b63      	ldr	r3, [pc, #396]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d115      	bne.n	80051f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e0b9      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	685b      	ldr	r3, [r3, #4]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d107      	bne.n	80051e0 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80051d0:	4b5d      	ldr	r3, [pc, #372]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f003 0302 	and.w	r3, r3, #2
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d109      	bne.n	80051f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	e0ad      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051e0:	4b59      	ldr	r3, [pc, #356]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d101      	bne.n	80051f0 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 80051ec:	2301      	movs	r3, #1
 80051ee:	e0a5      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 80051f0:	f000 f8b4 	bl	800535c <HAL_RCC_GetSysClockFreq>
 80051f4:	4603      	mov	r3, r0
 80051f6:	4a55      	ldr	r2, [pc, #340]	; (800534c <HAL_RCC_ClockConfig+0x264>)
 80051f8:	4293      	cmp	r3, r2
 80051fa:	d90f      	bls.n	800521c <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80051fc:	4b52      	ldr	r3, [pc, #328]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80051fe:	689b      	ldr	r3, [r3, #8]
 8005200:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005204:	2b00      	cmp	r3, #0
 8005206:	d109      	bne.n	800521c <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005208:	4b4f      	ldr	r3, [pc, #316]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800520a:	689b      	ldr	r3, [r3, #8]
 800520c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005210:	4a4d      	ldr	r2, [pc, #308]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005212:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005216:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005218:	2380      	movs	r3, #128	; 0x80
 800521a:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800521c:	4b4a      	ldr	r3, [pc, #296]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800521e:	689b      	ldr	r3, [r3, #8]
 8005220:	f023 0203 	bic.w	r2, r3, #3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	685b      	ldr	r3, [r3, #4]
 8005228:	4947      	ldr	r1, [pc, #284]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800522a:	4313      	orrs	r3, r2
 800522c:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800522e:	f7fc f9af 	bl	8001590 <HAL_GetTick>
 8005232:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005234:	e00a      	b.n	800524c <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005236:	f7fc f9ab 	bl	8001590 <HAL_GetTick>
 800523a:	4602      	mov	r2, r0
 800523c:	693b      	ldr	r3, [r7, #16]
 800523e:	1ad3      	subs	r3, r2, r3
 8005240:	f241 3288 	movw	r2, #5000	; 0x1388
 8005244:	4293      	cmp	r3, r2
 8005246:	d901      	bls.n	800524c <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 8005248:	2303      	movs	r3, #3
 800524a:	e077      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800524c:	4b3e      	ldr	r3, [pc, #248]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800524e:	689b      	ldr	r3, [r3, #8]
 8005250:	f003 020c 	and.w	r2, r3, #12
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	009b      	lsls	r3, r3, #2
 800525a:	429a      	cmp	r2, r3
 800525c:	d1eb      	bne.n	8005236 <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 800525e:	697b      	ldr	r3, [r7, #20]
 8005260:	2b80      	cmp	r3, #128	; 0x80
 8005262:	d105      	bne.n	8005270 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005264:	4b38      	ldr	r3, [pc, #224]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005266:	689b      	ldr	r3, [r3, #8]
 8005268:	4a37      	ldr	r2, [pc, #220]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800526a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800526e:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	681b      	ldr	r3, [r3, #0]
 8005274:	f003 0302 	and.w	r3, r3, #2
 8005278:	2b00      	cmp	r3, #0
 800527a:	d010      	beq.n	800529e <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689a      	ldr	r2, [r3, #8]
 8005280:	4b31      	ldr	r3, [pc, #196]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005282:	689b      	ldr	r3, [r3, #8]
 8005284:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005288:	429a      	cmp	r2, r3
 800528a:	d208      	bcs.n	800529e <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800528c:	4b2e      	ldr	r3, [pc, #184]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800528e:	689b      	ldr	r3, [r3, #8]
 8005290:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	689b      	ldr	r3, [r3, #8]
 8005298:	492b      	ldr	r1, [pc, #172]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 800529a:	4313      	orrs	r3, r2
 800529c:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800529e:	4b29      	ldr	r3, [pc, #164]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 030f 	and.w	r3, r3, #15
 80052a6:	683a      	ldr	r2, [r7, #0]
 80052a8:	429a      	cmp	r2, r3
 80052aa:	d210      	bcs.n	80052ce <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80052ac:	4b25      	ldr	r3, [pc, #148]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 80052ae:	681b      	ldr	r3, [r3, #0]
 80052b0:	f023 020f 	bic.w	r2, r3, #15
 80052b4:	4923      	ldr	r1, [pc, #140]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 80052b6:	683b      	ldr	r3, [r7, #0]
 80052b8:	4313      	orrs	r3, r2
 80052ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80052bc:	4b21      	ldr	r3, [pc, #132]	; (8005344 <HAL_RCC_ClockConfig+0x25c>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 030f 	and.w	r3, r3, #15
 80052c4:	683a      	ldr	r2, [r7, #0]
 80052c6:	429a      	cmp	r2, r3
 80052c8:	d001      	beq.n	80052ce <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 80052ca:	2301      	movs	r3, #1
 80052cc:	e036      	b.n	800533c <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f003 0304 	and.w	r3, r3, #4
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d008      	beq.n	80052ec <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80052da:	4b1b      	ldr	r3, [pc, #108]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80052dc:	689b      	ldr	r3, [r3, #8]
 80052de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	68db      	ldr	r3, [r3, #12]
 80052e6:	4918      	ldr	r1, [pc, #96]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80052e8:	4313      	orrs	r3, r2
 80052ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f003 0308 	and.w	r3, r3, #8
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d009      	beq.n	800530c <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80052f8:	4b13      	ldr	r3, [pc, #76]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 80052fa:	689b      	ldr	r3, [r3, #8]
 80052fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	691b      	ldr	r3, [r3, #16]
 8005304:	00db      	lsls	r3, r3, #3
 8005306:	4910      	ldr	r1, [pc, #64]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005308:	4313      	orrs	r3, r2
 800530a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800530c:	f000 f826 	bl	800535c <HAL_RCC_GetSysClockFreq>
 8005310:	4602      	mov	r2, r0
 8005312:	4b0d      	ldr	r3, [pc, #52]	; (8005348 <HAL_RCC_ClockConfig+0x260>)
 8005314:	689b      	ldr	r3, [r3, #8]
 8005316:	091b      	lsrs	r3, r3, #4
 8005318:	f003 030f 	and.w	r3, r3, #15
 800531c:	490c      	ldr	r1, [pc, #48]	; (8005350 <HAL_RCC_ClockConfig+0x268>)
 800531e:	5ccb      	ldrb	r3, [r1, r3]
 8005320:	f003 031f 	and.w	r3, r3, #31
 8005324:	fa22 f303 	lsr.w	r3, r2, r3
 8005328:	4a0a      	ldr	r2, [pc, #40]	; (8005354 <HAL_RCC_ClockConfig+0x26c>)
 800532a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800532c:	4b0a      	ldr	r3, [pc, #40]	; (8005358 <HAL_RCC_ClockConfig+0x270>)
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	4618      	mov	r0, r3
 8005332:	f7fc f8dd 	bl	80014f0 <HAL_InitTick>
 8005336:	4603      	mov	r3, r0
 8005338:	73fb      	strb	r3, [r7, #15]

  return status;
 800533a:	7bfb      	ldrb	r3, [r7, #15]
}
 800533c:	4618      	mov	r0, r3
 800533e:	3718      	adds	r7, #24
 8005340:	46bd      	mov	sp, r7
 8005342:	bd80      	pop	{r7, pc}
 8005344:	40022000 	.word	0x40022000
 8005348:	40021000 	.word	0x40021000
 800534c:	04c4b400 	.word	0x04c4b400
 8005350:	0800c304 	.word	0x0800c304
 8005354:	20000000 	.word	0x20000000
 8005358:	20000004 	.word	0x20000004

0800535c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800535c:	b480      	push	{r7}
 800535e:	b089      	sub	sp, #36	; 0x24
 8005360:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005362:	2300      	movs	r3, #0
 8005364:	61fb      	str	r3, [r7, #28]
 8005366:	2300      	movs	r3, #0
 8005368:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800536a:	4b3e      	ldr	r3, [pc, #248]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800536c:	689b      	ldr	r3, [r3, #8]
 800536e:	f003 030c 	and.w	r3, r3, #12
 8005372:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005374:	4b3b      	ldr	r3, [pc, #236]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	f003 0303 	and.w	r3, r3, #3
 800537c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800537e:	693b      	ldr	r3, [r7, #16]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d005      	beq.n	8005390 <HAL_RCC_GetSysClockFreq+0x34>
 8005384:	693b      	ldr	r3, [r7, #16]
 8005386:	2b0c      	cmp	r3, #12
 8005388:	d121      	bne.n	80053ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800538a:	68fb      	ldr	r3, [r7, #12]
 800538c:	2b01      	cmp	r3, #1
 800538e:	d11e      	bne.n	80053ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005390:	4b34      	ldr	r3, [pc, #208]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f003 0308 	and.w	r3, r3, #8
 8005398:	2b00      	cmp	r3, #0
 800539a:	d107      	bne.n	80053ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800539c:	4b31      	ldr	r3, [pc, #196]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800539e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80053a2:	0a1b      	lsrs	r3, r3, #8
 80053a4:	f003 030f 	and.w	r3, r3, #15
 80053a8:	61fb      	str	r3, [r7, #28]
 80053aa:	e005      	b.n	80053b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80053ac:	4b2d      	ldr	r3, [pc, #180]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	091b      	lsrs	r3, r3, #4
 80053b2:	f003 030f 	and.w	r3, r3, #15
 80053b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80053b8:	4a2b      	ldr	r2, [pc, #172]	; (8005468 <HAL_RCC_GetSysClockFreq+0x10c>)
 80053ba:	69fb      	ldr	r3, [r7, #28]
 80053bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053c2:	693b      	ldr	r3, [r7, #16]
 80053c4:	2b00      	cmp	r3, #0
 80053c6:	d10d      	bne.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80053c8:	69fb      	ldr	r3, [r7, #28]
 80053ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80053cc:	e00a      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80053ce:	693b      	ldr	r3, [r7, #16]
 80053d0:	2b04      	cmp	r3, #4
 80053d2:	d102      	bne.n	80053da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80053d4:	4b25      	ldr	r3, [pc, #148]	; (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 80053d6:	61bb      	str	r3, [r7, #24]
 80053d8:	e004      	b.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80053da:	693b      	ldr	r3, [r7, #16]
 80053dc:	2b08      	cmp	r3, #8
 80053de:	d101      	bne.n	80053e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80053e0:	4b22      	ldr	r3, [pc, #136]	; (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 80053e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80053e4:	693b      	ldr	r3, [r7, #16]
 80053e6:	2b0c      	cmp	r3, #12
 80053e8:	d134      	bne.n	8005454 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80053ea:	4b1e      	ldr	r3, [pc, #120]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 80053ec:	68db      	ldr	r3, [r3, #12]
 80053ee:	f003 0303 	and.w	r3, r3, #3
 80053f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80053f4:	68bb      	ldr	r3, [r7, #8]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	d003      	beq.n	8005402 <HAL_RCC_GetSysClockFreq+0xa6>
 80053fa:	68bb      	ldr	r3, [r7, #8]
 80053fc:	2b03      	cmp	r3, #3
 80053fe:	d003      	beq.n	8005408 <HAL_RCC_GetSysClockFreq+0xac>
 8005400:	e005      	b.n	800540e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8005402:	4b1a      	ldr	r3, [pc, #104]	; (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 8005404:	617b      	str	r3, [r7, #20]
      break;
 8005406:	e005      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8005408:	4b18      	ldr	r3, [pc, #96]	; (800546c <HAL_RCC_GetSysClockFreq+0x110>)
 800540a:	617b      	str	r3, [r7, #20]
      break;
 800540c:	e002      	b.n	8005414 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	617b      	str	r3, [r7, #20]
      break;
 8005412:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005414:	4b13      	ldr	r3, [pc, #76]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005416:	68db      	ldr	r3, [r3, #12]
 8005418:	091b      	lsrs	r3, r3, #4
 800541a:	f003 030f 	and.w	r3, r3, #15
 800541e:	3301      	adds	r3, #1
 8005420:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005422:	4b10      	ldr	r3, [pc, #64]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 8005424:	68db      	ldr	r3, [r3, #12]
 8005426:	0a1b      	lsrs	r3, r3, #8
 8005428:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800542c:	697a      	ldr	r2, [r7, #20]
 800542e:	fb02 f203 	mul.w	r2, r2, r3
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	fbb2 f3f3 	udiv	r3, r2, r3
 8005438:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800543a:	4b0a      	ldr	r3, [pc, #40]	; (8005464 <HAL_RCC_GetSysClockFreq+0x108>)
 800543c:	68db      	ldr	r3, [r3, #12]
 800543e:	0e5b      	lsrs	r3, r3, #25
 8005440:	f003 0303 	and.w	r3, r3, #3
 8005444:	3301      	adds	r3, #1
 8005446:	005b      	lsls	r3, r3, #1
 8005448:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800544a:	697a      	ldr	r2, [r7, #20]
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005452:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8005454:	69bb      	ldr	r3, [r7, #24]
}
 8005456:	4618      	mov	r0, r3
 8005458:	3724      	adds	r7, #36	; 0x24
 800545a:	46bd      	mov	sp, r7
 800545c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005460:	4770      	bx	lr
 8005462:	bf00      	nop
 8005464:	40021000 	.word	0x40021000
 8005468:	0800c314 	.word	0x0800c314
 800546c:	00f42400 	.word	0x00f42400

08005470 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005470:	b480      	push	{r7}
 8005472:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005474:	4b03      	ldr	r3, [pc, #12]	; (8005484 <HAL_RCC_GetHCLKFreq+0x14>)
 8005476:	681b      	ldr	r3, [r3, #0]
}
 8005478:	4618      	mov	r0, r3
 800547a:	46bd      	mov	sp, r7
 800547c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005480:	4770      	bx	lr
 8005482:	bf00      	nop
 8005484:	20000000 	.word	0x20000000

08005488 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005490:	2300      	movs	r3, #0
 8005492:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005494:	4b27      	ldr	r3, [pc, #156]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005496:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005498:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800549c:	2b00      	cmp	r3, #0
 800549e:	d003      	beq.n	80054a8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80054a0:	f7ff f926 	bl	80046f0 <HAL_PWREx_GetVoltageRange>
 80054a4:	6178      	str	r0, [r7, #20]
 80054a6:	e014      	b.n	80054d2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80054a8:	4b22      	ldr	r3, [pc, #136]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054aa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ac:	4a21      	ldr	r2, [pc, #132]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054b2:	6593      	str	r3, [r2, #88]	; 0x58
 80054b4:	4b1f      	ldr	r3, [pc, #124]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80054bc:	60fb      	str	r3, [r7, #12]
 80054be:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80054c0:	f7ff f916 	bl	80046f0 <HAL_PWREx_GetVoltageRange>
 80054c4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80054c6:	4b1b      	ldr	r3, [pc, #108]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054ca:	4a1a      	ldr	r2, [pc, #104]	; (8005534 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80054cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054d0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80054d2:	697b      	ldr	r3, [r7, #20]
 80054d4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80054d8:	d10b      	bne.n	80054f2 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	2b80      	cmp	r3, #128	; 0x80
 80054de:	d913      	bls.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	2ba0      	cmp	r3, #160	; 0xa0
 80054e4:	d902      	bls.n	80054ec <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80054e6:	2302      	movs	r3, #2
 80054e8:	613b      	str	r3, [r7, #16]
 80054ea:	e00d      	b.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80054ec:	2301      	movs	r3, #1
 80054ee:	613b      	str	r3, [r7, #16]
 80054f0:	e00a      	b.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	2b7f      	cmp	r3, #127	; 0x7f
 80054f6:	d902      	bls.n	80054fe <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80054f8:	2302      	movs	r3, #2
 80054fa:	613b      	str	r3, [r7, #16]
 80054fc:	e004      	b.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	2b70      	cmp	r3, #112	; 0x70
 8005502:	d101      	bne.n	8005508 <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005504:	2301      	movs	r3, #1
 8005506:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005508:	4b0b      	ldr	r3, [pc, #44]	; (8005538 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800550a:	681b      	ldr	r3, [r3, #0]
 800550c:	f023 020f 	bic.w	r2, r3, #15
 8005510:	4909      	ldr	r1, [pc, #36]	; (8005538 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005512:	693b      	ldr	r3, [r7, #16]
 8005514:	4313      	orrs	r3, r2
 8005516:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005518:	4b07      	ldr	r3, [pc, #28]	; (8005538 <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f003 030f 	and.w	r3, r3, #15
 8005520:	693a      	ldr	r2, [r7, #16]
 8005522:	429a      	cmp	r2, r3
 8005524:	d001      	beq.n	800552a <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005526:	2301      	movs	r3, #1
 8005528:	e000      	b.n	800552c <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800552a:	2300      	movs	r3, #0
}
 800552c:	4618      	mov	r0, r3
 800552e:	3718      	adds	r7, #24
 8005530:	46bd      	mov	sp, r7
 8005532:	bd80      	pop	{r7, pc}
 8005534:	40021000 	.word	0x40021000
 8005538:	40022000 	.word	0x40022000

0800553c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800553c:	b480      	push	{r7}
 800553e:	b087      	sub	sp, #28
 8005540:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005542:	4b2d      	ldr	r3, [pc, #180]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005544:	68db      	ldr	r3, [r3, #12]
 8005546:	f003 0303 	and.w	r3, r3, #3
 800554a:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	2b03      	cmp	r3, #3
 8005550:	d00b      	beq.n	800556a <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	2b03      	cmp	r3, #3
 8005556:	d825      	bhi.n	80055a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005558:	68fb      	ldr	r3, [r7, #12]
 800555a:	2b01      	cmp	r3, #1
 800555c:	d008      	beq.n	8005570 <RCC_GetSysClockFreqFromPLLSource+0x34>
 800555e:	68fb      	ldr	r3, [r7, #12]
 8005560:	2b02      	cmp	r3, #2
 8005562:	d11f      	bne.n	80055a4 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005564:	4b25      	ldr	r3, [pc, #148]	; (80055fc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005566:	613b      	str	r3, [r7, #16]
    break;
 8005568:	e01f      	b.n	80055aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 800556a:	4b24      	ldr	r3, [pc, #144]	; (80055fc <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800556c:	613b      	str	r3, [r7, #16]
    break;
 800556e:	e01c      	b.n	80055aa <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005570:	4b21      	ldr	r3, [pc, #132]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f003 0308 	and.w	r3, r3, #8
 8005578:	2b00      	cmp	r3, #0
 800557a:	d107      	bne.n	800558c <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800557c:	4b1e      	ldr	r3, [pc, #120]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800557e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005582:	0a1b      	lsrs	r3, r3, #8
 8005584:	f003 030f 	and.w	r3, r3, #15
 8005588:	617b      	str	r3, [r7, #20]
 800558a:	e005      	b.n	8005598 <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800558c:	4b1a      	ldr	r3, [pc, #104]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 800558e:	681b      	ldr	r3, [r3, #0]
 8005590:	091b      	lsrs	r3, r3, #4
 8005592:	f003 030f 	and.w	r3, r3, #15
 8005596:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005598:	4a19      	ldr	r2, [pc, #100]	; (8005600 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 800559a:	697b      	ldr	r3, [r7, #20]
 800559c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80055a0:	613b      	str	r3, [r7, #16]
    break;
 80055a2:	e002      	b.n	80055aa <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80055a4:	2300      	movs	r3, #0
 80055a6:	613b      	str	r3, [r7, #16]
    break;
 80055a8:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80055aa:	4b13      	ldr	r3, [pc, #76]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055ac:	68db      	ldr	r3, [r3, #12]
 80055ae:	091b      	lsrs	r3, r3, #4
 80055b0:	f003 030f 	and.w	r3, r3, #15
 80055b4:	3301      	adds	r3, #1
 80055b6:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80055b8:	4b0f      	ldr	r3, [pc, #60]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055ba:	68db      	ldr	r3, [r3, #12]
 80055bc:	0a1b      	lsrs	r3, r3, #8
 80055be:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055c2:	693a      	ldr	r2, [r7, #16]
 80055c4:	fb02 f203 	mul.w	r2, r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80055ce:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80055d0:	4b09      	ldr	r3, [pc, #36]	; (80055f8 <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80055d2:	68db      	ldr	r3, [r3, #12]
 80055d4:	0e5b      	lsrs	r3, r3, #25
 80055d6:	f003 0303 	and.w	r3, r3, #3
 80055da:	3301      	adds	r3, #1
 80055dc:	005b      	lsls	r3, r3, #1
 80055de:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 80055e0:	693a      	ldr	r2, [r7, #16]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80055e8:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 80055ea:	683b      	ldr	r3, [r7, #0]
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	371c      	adds	r7, #28
 80055f0:	46bd      	mov	sp, r7
 80055f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055f6:	4770      	bx	lr
 80055f8:	40021000 	.word	0x40021000
 80055fc:	00f42400 	.word	0x00f42400
 8005600:	0800c314 	.word	0x0800c314

08005604 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005604:	b580      	push	{r7, lr}
 8005606:	b086      	sub	sp, #24
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800560c:	2300      	movs	r3, #0
 800560e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005610:	2300      	movs	r3, #0
 8005612:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800561c:	2b00      	cmp	r3, #0
 800561e:	d040      	beq.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005624:	2b80      	cmp	r3, #128	; 0x80
 8005626:	d02a      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005628:	2b80      	cmp	r3, #128	; 0x80
 800562a:	d825      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800562c:	2b60      	cmp	r3, #96	; 0x60
 800562e:	d026      	beq.n	800567e <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005630:	2b60      	cmp	r3, #96	; 0x60
 8005632:	d821      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005634:	2b40      	cmp	r3, #64	; 0x40
 8005636:	d006      	beq.n	8005646 <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005638:	2b40      	cmp	r3, #64	; 0x40
 800563a:	d81d      	bhi.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x74>
 800563c:	2b00      	cmp	r3, #0
 800563e:	d009      	beq.n	8005654 <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005640:	2b20      	cmp	r3, #32
 8005642:	d010      	beq.n	8005666 <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005644:	e018      	b.n	8005678 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005646:	4b89      	ldr	r3, [pc, #548]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005648:	68db      	ldr	r3, [r3, #12]
 800564a:	4a88      	ldr	r2, [pc, #544]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800564c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005650:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005652:	e015      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	3304      	adds	r3, #4
 8005658:	2100      	movs	r1, #0
 800565a:	4618      	mov	r0, r3
 800565c:	f000 fb62 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 8005660:	4603      	mov	r3, r0
 8005662:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005664:	e00c      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	3320      	adds	r3, #32
 800566a:	2100      	movs	r1, #0
 800566c:	4618      	mov	r0, r3
 800566e:	f000 fc4d 	bl	8005f0c <RCCEx_PLLSAI2_Config>
 8005672:	4603      	mov	r3, r0
 8005674:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005676:	e003      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005678:	2301      	movs	r3, #1
 800567a:	74fb      	strb	r3, [r7, #19]
      break;
 800567c:	e000      	b.n	8005680 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 800567e:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005680:	7cfb      	ldrb	r3, [r7, #19]
 8005682:	2b00      	cmp	r3, #0
 8005684:	d10b      	bne.n	800569e <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005686:	4b79      	ldr	r3, [pc, #484]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005688:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800568c:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005694:	4975      	ldr	r1, [pc, #468]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005696:	4313      	orrs	r3, r2
 8005698:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 800569c:	e001      	b.n	80056a2 <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800569e:	7cfb      	ldrb	r3, [r7, #19]
 80056a0:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d047      	beq.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80056b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056b6:	d030      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80056b8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80056bc:	d82a      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056c2:	d02a      	beq.n	800571a <HAL_RCCEx_PeriphCLKConfig+0x116>
 80056c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80056c8:	d824      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056ce:	d008      	beq.n	80056e2 <HAL_RCCEx_PeriphCLKConfig+0xde>
 80056d0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80056d4:	d81e      	bhi.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x110>
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d00a      	beq.n	80056f0 <HAL_RCCEx_PeriphCLKConfig+0xec>
 80056da:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80056de:	d010      	beq.n	8005702 <HAL_RCCEx_PeriphCLKConfig+0xfe>
 80056e0:	e018      	b.n	8005714 <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80056e2:	4b62      	ldr	r3, [pc, #392]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	4a61      	ldr	r2, [pc, #388]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80056e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80056ec:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80056ee:	e015      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	3304      	adds	r3, #4
 80056f4:	2100      	movs	r1, #0
 80056f6:	4618      	mov	r0, r3
 80056f8:	f000 fb14 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 80056fc:	4603      	mov	r3, r0
 80056fe:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005700:	e00c      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	3320      	adds	r3, #32
 8005706:	2100      	movs	r1, #0
 8005708:	4618      	mov	r0, r3
 800570a:	f000 fbff 	bl	8005f0c <RCCEx_PLLSAI2_Config>
 800570e:	4603      	mov	r3, r0
 8005710:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005712:	e003      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005714:	2301      	movs	r3, #1
 8005716:	74fb      	strb	r3, [r7, #19]
      break;
 8005718:	e000      	b.n	800571c <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 800571a:	bf00      	nop
    }

    if(ret == HAL_OK)
 800571c:	7cfb      	ldrb	r3, [r7, #19]
 800571e:	2b00      	cmp	r3, #0
 8005720:	d10b      	bne.n	800573a <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005722:	4b52      	ldr	r3, [pc, #328]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005724:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005728:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005730:	494e      	ldr	r1, [pc, #312]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005732:	4313      	orrs	r3, r2
 8005734:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8005738:	e001      	b.n	800573e <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800573a:	7cfb      	ldrb	r3, [r7, #19]
 800573c:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 809f 	beq.w	800588a <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 800574c:	2300      	movs	r3, #0
 800574e:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005750:	4b46      	ldr	r3, [pc, #280]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005752:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005754:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005758:	2b00      	cmp	r3, #0
 800575a:	d101      	bne.n	8005760 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 800575c:	2301      	movs	r3, #1
 800575e:	e000      	b.n	8005762 <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005760:	2300      	movs	r3, #0
 8005762:	2b00      	cmp	r3, #0
 8005764:	d00d      	beq.n	8005782 <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005766:	4b41      	ldr	r3, [pc, #260]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005768:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800576a:	4a40      	ldr	r2, [pc, #256]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800576c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005770:	6593      	str	r3, [r2, #88]	; 0x58
 8005772:	4b3e      	ldr	r3, [pc, #248]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005774:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005776:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577a:	60bb      	str	r3, [r7, #8]
 800577c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800577e:	2301      	movs	r3, #1
 8005780:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005782:	4b3b      	ldr	r3, [pc, #236]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	4a3a      	ldr	r2, [pc, #232]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005788:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800578c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800578e:	f7fb feff 	bl	8001590 <HAL_GetTick>
 8005792:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005794:	e009      	b.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005796:	f7fb fefb 	bl	8001590 <HAL_GetTick>
 800579a:	4602      	mov	r2, r0
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	1ad3      	subs	r3, r2, r3
 80057a0:	2b02      	cmp	r3, #2
 80057a2:	d902      	bls.n	80057aa <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 80057a4:	2303      	movs	r3, #3
 80057a6:	74fb      	strb	r3, [r7, #19]
        break;
 80057a8:	e005      	b.n	80057b6 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80057aa:	4b31      	ldr	r3, [pc, #196]	; (8005870 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d0ef      	beq.n	8005796 <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 80057b6:	7cfb      	ldrb	r3, [r7, #19]
 80057b8:	2b00      	cmp	r3, #0
 80057ba:	d15b      	bne.n	8005874 <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80057bc:	4b2b      	ldr	r3, [pc, #172]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057be:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80057c6:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80057c8:	697b      	ldr	r3, [r7, #20]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d01f      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x20a>
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80057d4:	697a      	ldr	r2, [r7, #20]
 80057d6:	429a      	cmp	r2, r3
 80057d8:	d019      	beq.n	800580e <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80057da:	4b24      	ldr	r3, [pc, #144]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057e0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057e4:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80057e6:	4b21      	ldr	r3, [pc, #132]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057ec:	4a1f      	ldr	r2, [pc, #124]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057ee:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057f2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80057f6:	4b1d      	ldr	r3, [pc, #116]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fc:	4a1b      	ldr	r2, [pc, #108]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 80057fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005802:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005806:	4a19      	ldr	r2, [pc, #100]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005808:	697b      	ldr	r3, [r7, #20]
 800580a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800580e:	697b      	ldr	r3, [r7, #20]
 8005810:	f003 0301 	and.w	r3, r3, #1
 8005814:	2b00      	cmp	r3, #0
 8005816:	d016      	beq.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005818:	f7fb feba 	bl	8001590 <HAL_GetTick>
 800581c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800581e:	e00b      	b.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005820:	f7fb feb6 	bl	8001590 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	f241 3288 	movw	r2, #5000	; 0x1388
 800582e:	4293      	cmp	r3, r2
 8005830:	d902      	bls.n	8005838 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005832:	2303      	movs	r3, #3
 8005834:	74fb      	strb	r3, [r7, #19]
            break;
 8005836:	e006      	b.n	8005846 <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005838:	4b0c      	ldr	r3, [pc, #48]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800583a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800583e:	f003 0302 	and.w	r3, r3, #2
 8005842:	2b00      	cmp	r3, #0
 8005844:	d0ec      	beq.n	8005820 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005846:	7cfb      	ldrb	r3, [r7, #19]
 8005848:	2b00      	cmp	r3, #0
 800584a:	d10c      	bne.n	8005866 <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800584c:	4b07      	ldr	r3, [pc, #28]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800584e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005852:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005856:	687b      	ldr	r3, [r7, #4]
 8005858:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800585c:	4903      	ldr	r1, [pc, #12]	; (800586c <HAL_RCCEx_PeriphCLKConfig+0x268>)
 800585e:	4313      	orrs	r3, r2
 8005860:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005864:	e008      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005866:	7cfb      	ldrb	r3, [r7, #19]
 8005868:	74bb      	strb	r3, [r7, #18]
 800586a:	e005      	b.n	8005878 <HAL_RCCEx_PeriphCLKConfig+0x274>
 800586c:	40021000 	.word	0x40021000
 8005870:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005874:	7cfb      	ldrb	r3, [r7, #19]
 8005876:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005878:	7c7b      	ldrb	r3, [r7, #17]
 800587a:	2b01      	cmp	r3, #1
 800587c:	d105      	bne.n	800588a <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800587e:	4ba0      	ldr	r3, [pc, #640]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005880:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005882:	4a9f      	ldr	r2, [pc, #636]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005884:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005888:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f003 0301 	and.w	r3, r3, #1
 8005892:	2b00      	cmp	r3, #0
 8005894:	d00a      	beq.n	80058ac <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005896:	4b9a      	ldr	r3, [pc, #616]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005898:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800589c:	f023 0203 	bic.w	r2, r3, #3
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058a4:	4996      	ldr	r1, [pc, #600]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0302 	and.w	r3, r3, #2
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d00a      	beq.n	80058ce <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80058b8:	4b91      	ldr	r3, [pc, #580]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058be:	f023 020c 	bic.w	r2, r3, #12
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80058c6:	498e      	ldr	r1, [pc, #568]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058c8:	4313      	orrs	r3, r2
 80058ca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f003 0304 	and.w	r3, r3, #4
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d00a      	beq.n	80058f0 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80058da:	4b89      	ldr	r3, [pc, #548]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058dc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80058e0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058e8:	4985      	ldr	r1, [pc, #532]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	f003 0308 	and.w	r3, r3, #8
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d00a      	beq.n	8005912 <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80058fc:	4b80      	ldr	r3, [pc, #512]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80058fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005902:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800590a:	497d      	ldr	r1, [pc, #500]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800590c:	4313      	orrs	r3, r2
 800590e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f003 0310 	and.w	r3, r3, #16
 800591a:	2b00      	cmp	r3, #0
 800591c:	d00a      	beq.n	8005934 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 800591e:	4b78      	ldr	r3, [pc, #480]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005920:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005924:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800592c:	4974      	ldr	r1, [pc, #464]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800592e:	4313      	orrs	r3, r2
 8005930:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0320 	and.w	r3, r3, #32
 800593c:	2b00      	cmp	r3, #0
 800593e:	d00a      	beq.n	8005956 <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005940:	4b6f      	ldr	r3, [pc, #444]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005942:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005946:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800594e:	496c      	ldr	r1, [pc, #432]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005950:	4313      	orrs	r3, r2
 8005952:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800595e:	2b00      	cmp	r3, #0
 8005960:	d00a      	beq.n	8005978 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005962:	4b67      	ldr	r3, [pc, #412]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005964:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005968:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005970:	4963      	ldr	r1, [pc, #396]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005972:	4313      	orrs	r3, r2
 8005974:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	681b      	ldr	r3, [r3, #0]
 800597c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005980:	2b00      	cmp	r3, #0
 8005982:	d00a      	beq.n	800599a <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005984:	4b5e      	ldr	r3, [pc, #376]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005986:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800598a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005992:	495b      	ldr	r1, [pc, #364]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005994:	4313      	orrs	r3, r2
 8005996:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00a      	beq.n	80059bc <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80059a6:	4b56      	ldr	r3, [pc, #344]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ac:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80059b4:	4952      	ldr	r1, [pc, #328]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059b6:	4313      	orrs	r3, r2
 80059b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80059c4:	2b00      	cmp	r3, #0
 80059c6:	d00a      	beq.n	80059de <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80059c8:	4b4d      	ldr	r3, [pc, #308]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059ca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059ce:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80059d6:	494a      	ldr	r1, [pc, #296]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d00a      	beq.n	8005a00 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80059ea:	4b45      	ldr	r3, [pc, #276]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80059f0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80059f8:	4941      	ldr	r1, [pc, #260]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80059fa:	4313      	orrs	r3, r2
 80059fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d00a      	beq.n	8005a22 <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005a0c:	4b3c      	ldr	r3, [pc, #240]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a0e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a12:	f023 0203 	bic.w	r2, r3, #3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a1a:	4939      	ldr	r1, [pc, #228]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a1c:	4313      	orrs	r3, r2
 8005a1e:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005a22:	687b      	ldr	r3, [r7, #4]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d028      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005a2e:	4b34      	ldr	r3, [pc, #208]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005a34:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a3c:	4930      	ldr	r1, [pc, #192]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a3e:	4313      	orrs	r3, r2
 8005a40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a48:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005a4c:	d106      	bne.n	8005a5c <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005a4e:	4b2c      	ldr	r3, [pc, #176]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a50:	68db      	ldr	r3, [r3, #12]
 8005a52:	4a2b      	ldr	r2, [pc, #172]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a54:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005a58:	60d3      	str	r3, [r2, #12]
 8005a5a:	e011      	b.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a60:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005a64:	d10c      	bne.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	3304      	adds	r3, #4
 8005a6a:	2101      	movs	r1, #1
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 f959 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 8005a72:	4603      	mov	r3, r0
 8005a74:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8005a76:	7cfb      	ldrb	r3, [r7, #19]
 8005a78:	2b00      	cmp	r3, #0
 8005a7a:	d001      	beq.n	8005a80 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8005a7c:	7cfb      	ldrb	r3, [r7, #19]
 8005a7e:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d04d      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a90:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005a94:	d108      	bne.n	8005aa8 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8005a96:	4b1a      	ldr	r3, [pc, #104]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a98:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005a9c:	4a18      	ldr	r2, [pc, #96]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005a9e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005aa2:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005aa6:	e012      	b.n	8005ace <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8005aa8:	4b15      	ldr	r3, [pc, #84]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aaa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005aae:	4a14      	ldr	r2, [pc, #80]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ab0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ab4:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8005ab8:	4b11      	ldr	r3, [pc, #68]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005aba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005abe:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ac6:	490e      	ldr	r1, [pc, #56]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ac8:	4313      	orrs	r3, r2
 8005aca:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005ad2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ad6:	d106      	bne.n	8005ae6 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ad8:	4b09      	ldr	r3, [pc, #36]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ada:	68db      	ldr	r3, [r3, #12]
 8005adc:	4a08      	ldr	r2, [pc, #32]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ade:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005ae2:	60d3      	str	r3, [r2, #12]
 8005ae4:	e020      	b.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005aea:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005aee:	d109      	bne.n	8005b04 <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005af0:	4b03      	ldr	r3, [pc, #12]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005af2:	68db      	ldr	r3, [r3, #12]
 8005af4:	4a02      	ldr	r2, [pc, #8]	; (8005b00 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005af6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005afa:	60d3      	str	r3, [r2, #12]
 8005afc:	e014      	b.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005afe:	bf00      	nop
 8005b00:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005b08:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b0c:	d10c      	bne.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	3304      	adds	r3, #4
 8005b12:	2101      	movs	r1, #1
 8005b14:	4618      	mov	r0, r3
 8005b16:	f000 f905 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b1e:	7cfb      	ldrb	r3, [r7, #19]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d001      	beq.n	8005b28 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 8005b24:	7cfb      	ldrb	r3, [r7, #19]
 8005b26:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d028      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005b34:	4b7a      	ldr	r3, [pc, #488]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005b36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b3a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b42:	4977      	ldr	r1, [pc, #476]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005b44:	4313      	orrs	r3, r2
 8005b46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b4e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005b52:	d106      	bne.n	8005b62 <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005b54:	4b72      	ldr	r3, [pc, #456]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005b56:	68db      	ldr	r3, [r3, #12]
 8005b58:	4a71      	ldr	r2, [pc, #452]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005b5a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005b5e:	60d3      	str	r3, [r2, #12]
 8005b60:	e011      	b.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005b66:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005b6a:	d10c      	bne.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	3304      	adds	r3, #4
 8005b70:	2101      	movs	r1, #1
 8005b72:	4618      	mov	r0, r3
 8005b74:	f000 f8d6 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 8005b78:	4603      	mov	r3, r0
 8005b7a:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005b7c:	7cfb      	ldrb	r3, [r7, #19]
 8005b7e:	2b00      	cmp	r3, #0
 8005b80:	d001      	beq.n	8005b86 <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 8005b82:	7cfb      	ldrb	r3, [r7, #19]
 8005b84:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d01e      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8005b92:	4b63      	ldr	r3, [pc, #396]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005b94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005b98:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ba2:	495f      	ldr	r1, [pc, #380]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005bb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005bb4:	d10c      	bne.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	3304      	adds	r3, #4
 8005bba:	2102      	movs	r1, #2
 8005bbc:	4618      	mov	r0, r3
 8005bbe:	f000 f8b1 	bl	8005d24 <RCCEx_PLLSAI1_Config>
 8005bc2:	4603      	mov	r3, r0
 8005bc4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005bc6:	7cfb      	ldrb	r3, [r7, #19]
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d001      	beq.n	8005bd0 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8005bcc:	7cfb      	ldrb	r3, [r7, #19]
 8005bce:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d00b      	beq.n	8005bf4 <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005bdc:	4b50      	ldr	r3, [pc, #320]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005bde:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005be2:	f023 0204 	bic.w	r2, r3, #4
 8005be6:	687b      	ldr	r3, [r7, #4]
 8005be8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8005bec:	494c      	ldr	r1, [pc, #304]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	681b      	ldr	r3, [r3, #0]
 8005bf8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005bfc:	2b00      	cmp	r3, #0
 8005bfe:	d00b      	beq.n	8005c18 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005c00:	4b47      	ldr	r3, [pc, #284]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c02:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c06:	f023 0218 	bic.w	r2, r3, #24
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c10:	4943      	ldr	r1, [pc, #268]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c12:	4313      	orrs	r3, r2
 8005c14:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c20:	2b00      	cmp	r3, #0
 8005c22:	d035      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x68c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005c24:	4b3e      	ldr	r3, [pc, #248]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	4a3d      	ldr	r2, [pc, #244]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c2a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c2e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005c30:	f7fb fcae 	bl	8001590 <HAL_GetTick>
 8005c34:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c36:	e009      	b.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005c38:	f7fb fcaa 	bl	8001590 <HAL_GetTick>
 8005c3c:	4602      	mov	r2, r0
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	1ad3      	subs	r3, r2, r3
 8005c42:	2b02      	cmp	r3, #2
 8005c44:	d902      	bls.n	8005c4c <HAL_RCCEx_PeriphCLKConfig+0x648>
      {
        ret = HAL_TIMEOUT;
 8005c46:	2303      	movs	r3, #3
 8005c48:	74fb      	strb	r3, [r7, #19]
        break;
 8005c4a:	e005      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x654>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005c4c:	4b34      	ldr	r3, [pc, #208]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d1ef      	bne.n	8005c38 <HAL_RCCEx_PeriphCLKConfig+0x634>
      }
    }

    if(ret == HAL_OK)
 8005c58:	7cfb      	ldrb	r3, [r7, #19]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d113      	bne.n	8005c86 <HAL_RCCEx_PeriphCLKConfig+0x682>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8005c5e:	4b30      	ldr	r3, [pc, #192]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c60:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005c64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8005c6e:	492c      	ldr	r1, [pc, #176]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c70:	4313      	orrs	r3, r2
 8005c72:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	3320      	adds	r3, #32
 8005c7a:	2102      	movs	r1, #2
 8005c7c:	4618      	mov	r0, r3
 8005c7e:	f000 f945 	bl	8005f0c <RCCEx_PLLSAI2_Config>
 8005c82:	4603      	mov	r3, r0
 8005c84:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8005c86:	7cfb      	ldrb	r3, [r7, #19]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d001      	beq.n	8005c90 <HAL_RCCEx_PeriphCLKConfig+0x68c>
    {
      /* set overall return value */
      status = ret;
 8005c8c:	7cfb      	ldrb	r3, [r7, #19]
 8005c8e:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d01e      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x6d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8005c9c:	4b20      	ldr	r3, [pc, #128]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005c9e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005ca2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cac:	491c      	ldr	r1, [pc, #112]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005cae:	4313      	orrs	r3, r2
 8005cb0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005cba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005cbe:	d10c      	bne.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x6d6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	3320      	adds	r3, #32
 8005cc4:	2101      	movs	r1, #1
 8005cc6:	4618      	mov	r0, r3
 8005cc8:	f000 f920 	bl	8005f0c <RCCEx_PLLSAI2_Config>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005cd0:	7cfb      	ldrb	r3, [r7, #19]
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d001      	beq.n	8005cda <HAL_RCCEx_PeriphCLKConfig+0x6d6>
      {
        /* set overall return value */
        status = ret;
 8005cd6:	7cfb      	ldrb	r3, [r7, #19]
 8005cd8:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	d017      	beq.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x712>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8005ce6:	4b0e      	ldr	r3, [pc, #56]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005ce8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005cec:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cf6:	490a      	ldr	r1, [pc, #40]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d04:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8005d08:	d105      	bne.n	8005d16 <HAL_RCCEx_PeriphCLKConfig+0x712>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005d0a:	4b05      	ldr	r3, [pc, #20]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005d0c:	68db      	ldr	r3, [r3, #12]
 8005d0e:	4a04      	ldr	r2, [pc, #16]	; (8005d20 <HAL_RCCEx_PeriphCLKConfig+0x71c>)
 8005d10:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005d14:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8005d16:	7cbb      	ldrb	r3, [r7, #18]
}
 8005d18:	4618      	mov	r0, r3
 8005d1a:	3718      	adds	r7, #24
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bd80      	pop	{r7, pc}
 8005d20:	40021000 	.word	0x40021000

08005d24 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005d2e:	2300      	movs	r3, #0
 8005d30:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005d32:	4b72      	ldr	r3, [pc, #456]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d34:	68db      	ldr	r3, [r3, #12]
 8005d36:	f003 0303 	and.w	r3, r3, #3
 8005d3a:	2b00      	cmp	r3, #0
 8005d3c:	d00e      	beq.n	8005d5c <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005d3e:	4b6f      	ldr	r3, [pc, #444]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d40:	68db      	ldr	r3, [r3, #12]
 8005d42:	f003 0203 	and.w	r2, r3, #3
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	429a      	cmp	r2, r3
 8005d4c:	d103      	bne.n	8005d56 <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
       ||
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d142      	bne.n	8005ddc <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8005d56:	2301      	movs	r3, #1
 8005d58:	73fb      	strb	r3, [r7, #15]
 8005d5a:	e03f      	b.n	8005ddc <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	681b      	ldr	r3, [r3, #0]
 8005d60:	2b03      	cmp	r3, #3
 8005d62:	d018      	beq.n	8005d96 <RCCEx_PLLSAI1_Config+0x72>
 8005d64:	2b03      	cmp	r3, #3
 8005d66:	d825      	bhi.n	8005db4 <RCCEx_PLLSAI1_Config+0x90>
 8005d68:	2b01      	cmp	r3, #1
 8005d6a:	d002      	beq.n	8005d72 <RCCEx_PLLSAI1_Config+0x4e>
 8005d6c:	2b02      	cmp	r3, #2
 8005d6e:	d009      	beq.n	8005d84 <RCCEx_PLLSAI1_Config+0x60>
 8005d70:	e020      	b.n	8005db4 <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005d72:	4b62      	ldr	r3, [pc, #392]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f003 0302 	and.w	r3, r3, #2
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d11d      	bne.n	8005dba <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8005d7e:	2301      	movs	r3, #1
 8005d80:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d82:	e01a      	b.n	8005dba <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005d84:	4b5d      	ldr	r3, [pc, #372]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005d8c:	2b00      	cmp	r3, #0
 8005d8e:	d116      	bne.n	8005dbe <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8005d90:	2301      	movs	r3, #1
 8005d92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005d94:	e013      	b.n	8005dbe <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005d96:	4b59      	ldr	r3, [pc, #356]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	d10f      	bne.n	8005dc2 <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005da2:	4b56      	ldr	r3, [pc, #344]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d109      	bne.n	8005dc2 <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005db2:	e006      	b.n	8005dc2 <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	73fb      	strb	r3, [r7, #15]
      break;
 8005db8:	e004      	b.n	8005dc4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005dba:	bf00      	nop
 8005dbc:	e002      	b.n	8005dc4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005dbe:	bf00      	nop
 8005dc0:	e000      	b.n	8005dc4 <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005dc2:	bf00      	nop
    }

    if(status == HAL_OK)
 8005dc4:	7bfb      	ldrb	r3, [r7, #15]
 8005dc6:	2b00      	cmp	r3, #0
 8005dc8:	d108      	bne.n	8005ddc <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005dca:	4b4c      	ldr	r3, [pc, #304]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dcc:	68db      	ldr	r3, [r3, #12]
 8005dce:	f023 0203 	bic.w	r2, r3, #3
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	4949      	ldr	r1, [pc, #292]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dd8:	4313      	orrs	r3, r2
 8005dda:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005ddc:	7bfb      	ldrb	r3, [r7, #15]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f040 8086 	bne.w	8005ef0 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005de4:	4b45      	ldr	r3, [pc, #276]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	4a44      	ldr	r2, [pc, #272]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005dea:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005dee:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005df0:	f7fb fbce 	bl	8001590 <HAL_GetTick>
 8005df4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005df6:	e009      	b.n	8005e0c <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005df8:	f7fb fbca 	bl	8001590 <HAL_GetTick>
 8005dfc:	4602      	mov	r2, r0
 8005dfe:	68bb      	ldr	r3, [r7, #8]
 8005e00:	1ad3      	subs	r3, r2, r3
 8005e02:	2b02      	cmp	r3, #2
 8005e04:	d902      	bls.n	8005e0c <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005e06:	2303      	movs	r3, #3
 8005e08:	73fb      	strb	r3, [r7, #15]
        break;
 8005e0a:	e005      	b.n	8005e18 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005e0c:	4b3b      	ldr	r3, [pc, #236]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e0e:	681b      	ldr	r3, [r3, #0]
 8005e10:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d1ef      	bne.n	8005df8 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005e18:	7bfb      	ldrb	r3, [r7, #15]
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d168      	bne.n	8005ef0 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d113      	bne.n	8005e4c <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e24:	4b35      	ldr	r3, [pc, #212]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e26:	691a      	ldr	r2, [r3, #16]
 8005e28:	4b35      	ldr	r3, [pc, #212]	; (8005f00 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005e2a:	4013      	ands	r3, r2
 8005e2c:	687a      	ldr	r2, [r7, #4]
 8005e2e:	6892      	ldr	r2, [r2, #8]
 8005e30:	0211      	lsls	r1, r2, #8
 8005e32:	687a      	ldr	r2, [r7, #4]
 8005e34:	68d2      	ldr	r2, [r2, #12]
 8005e36:	06d2      	lsls	r2, r2, #27
 8005e38:	4311      	orrs	r1, r2
 8005e3a:	687a      	ldr	r2, [r7, #4]
 8005e3c:	6852      	ldr	r2, [r2, #4]
 8005e3e:	3a01      	subs	r2, #1
 8005e40:	0112      	lsls	r2, r2, #4
 8005e42:	430a      	orrs	r2, r1
 8005e44:	492d      	ldr	r1, [pc, #180]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e46:	4313      	orrs	r3, r2
 8005e48:	610b      	str	r3, [r1, #16]
 8005e4a:	e02d      	b.n	8005ea8 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005e4c:	683b      	ldr	r3, [r7, #0]
 8005e4e:	2b01      	cmp	r3, #1
 8005e50:	d115      	bne.n	8005e7e <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e52:	4b2a      	ldr	r3, [pc, #168]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e54:	691a      	ldr	r2, [r3, #16]
 8005e56:	4b2b      	ldr	r3, [pc, #172]	; (8005f04 <RCCEx_PLLSAI1_Config+0x1e0>)
 8005e58:	4013      	ands	r3, r2
 8005e5a:	687a      	ldr	r2, [r7, #4]
 8005e5c:	6892      	ldr	r2, [r2, #8]
 8005e5e:	0211      	lsls	r1, r2, #8
 8005e60:	687a      	ldr	r2, [r7, #4]
 8005e62:	6912      	ldr	r2, [r2, #16]
 8005e64:	0852      	lsrs	r2, r2, #1
 8005e66:	3a01      	subs	r2, #1
 8005e68:	0552      	lsls	r2, r2, #21
 8005e6a:	4311      	orrs	r1, r2
 8005e6c:	687a      	ldr	r2, [r7, #4]
 8005e6e:	6852      	ldr	r2, [r2, #4]
 8005e70:	3a01      	subs	r2, #1
 8005e72:	0112      	lsls	r2, r2, #4
 8005e74:	430a      	orrs	r2, r1
 8005e76:	4921      	ldr	r1, [pc, #132]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e78:	4313      	orrs	r3, r2
 8005e7a:	610b      	str	r3, [r1, #16]
 8005e7c:	e014      	b.n	8005ea8 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005e7e:	4b1f      	ldr	r3, [pc, #124]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005e80:	691a      	ldr	r2, [r3, #16]
 8005e82:	4b21      	ldr	r3, [pc, #132]	; (8005f08 <RCCEx_PLLSAI1_Config+0x1e4>)
 8005e84:	4013      	ands	r3, r2
 8005e86:	687a      	ldr	r2, [r7, #4]
 8005e88:	6892      	ldr	r2, [r2, #8]
 8005e8a:	0211      	lsls	r1, r2, #8
 8005e8c:	687a      	ldr	r2, [r7, #4]
 8005e8e:	6952      	ldr	r2, [r2, #20]
 8005e90:	0852      	lsrs	r2, r2, #1
 8005e92:	3a01      	subs	r2, #1
 8005e94:	0652      	lsls	r2, r2, #25
 8005e96:	4311      	orrs	r1, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6852      	ldr	r2, [r2, #4]
 8005e9c:	3a01      	subs	r2, #1
 8005e9e:	0112      	lsls	r2, r2, #4
 8005ea0:	430a      	orrs	r2, r1
 8005ea2:	4916      	ldr	r1, [pc, #88]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ea4:	4313      	orrs	r3, r2
 8005ea6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005ea8:	4b14      	ldr	r3, [pc, #80]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	4a13      	ldr	r2, [pc, #76]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005eae:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005eb2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb4:	f7fb fb6c 	bl	8001590 <HAL_GetTick>
 8005eb8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005eba:	e009      	b.n	8005ed0 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005ebc:	f7fb fb68 	bl	8001590 <HAL_GetTick>
 8005ec0:	4602      	mov	r2, r0
 8005ec2:	68bb      	ldr	r3, [r7, #8]
 8005ec4:	1ad3      	subs	r3, r2, r3
 8005ec6:	2b02      	cmp	r3, #2
 8005ec8:	d902      	bls.n	8005ed0 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005eca:	2303      	movs	r3, #3
 8005ecc:	73fb      	strb	r3, [r7, #15]
          break;
 8005ece:	e005      	b.n	8005edc <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005ed0:	4b0a      	ldr	r3, [pc, #40]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d0ef      	beq.n	8005ebc <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005edc:	7bfb      	ldrb	r3, [r7, #15]
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	d106      	bne.n	8005ef0 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005ee2:	4b06      	ldr	r3, [pc, #24]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005ee4:	691a      	ldr	r2, [r3, #16]
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	699b      	ldr	r3, [r3, #24]
 8005eea:	4904      	ldr	r1, [pc, #16]	; (8005efc <RCCEx_PLLSAI1_Config+0x1d8>)
 8005eec:	4313      	orrs	r3, r2
 8005eee:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005ef0:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ef2:	4618      	mov	r0, r3
 8005ef4:	3710      	adds	r7, #16
 8005ef6:	46bd      	mov	sp, r7
 8005ef8:	bd80      	pop	{r7, pc}
 8005efa:	bf00      	nop
 8005efc:	40021000 	.word	0x40021000
 8005f00:	07ff800f 	.word	0x07ff800f
 8005f04:	ff9f800f 	.word	0xff9f800f
 8005f08:	f9ff800f 	.word	0xf9ff800f

08005f0c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	6078      	str	r0, [r7, #4]
 8005f14:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005f16:	2300      	movs	r3, #0
 8005f18:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005f1a:	4b72      	ldr	r3, [pc, #456]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f1c:	68db      	ldr	r3, [r3, #12]
 8005f1e:	f003 0303 	and.w	r3, r3, #3
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00e      	beq.n	8005f44 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8005f26:	4b6f      	ldr	r3, [pc, #444]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f28:	68db      	ldr	r3, [r3, #12]
 8005f2a:	f003 0203 	and.w	r2, r3, #3
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	429a      	cmp	r2, r3
 8005f34:	d103      	bne.n	8005f3e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
       ||
 8005f3a:	2b00      	cmp	r3, #0
 8005f3c:	d142      	bne.n	8005fc4 <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005f3e:	2301      	movs	r3, #1
 8005f40:	73fb      	strb	r3, [r7, #15]
 8005f42:	e03f      	b.n	8005fc4 <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	681b      	ldr	r3, [r3, #0]
 8005f48:	2b03      	cmp	r3, #3
 8005f4a:	d018      	beq.n	8005f7e <RCCEx_PLLSAI2_Config+0x72>
 8005f4c:	2b03      	cmp	r3, #3
 8005f4e:	d825      	bhi.n	8005f9c <RCCEx_PLLSAI2_Config+0x90>
 8005f50:	2b01      	cmp	r3, #1
 8005f52:	d002      	beq.n	8005f5a <RCCEx_PLLSAI2_Config+0x4e>
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d009      	beq.n	8005f6c <RCCEx_PLLSAI2_Config+0x60>
 8005f58:	e020      	b.n	8005f9c <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8005f5a:	4b62      	ldr	r3, [pc, #392]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0302 	and.w	r3, r3, #2
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d11d      	bne.n	8005fa2 <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 8005f66:	2301      	movs	r3, #1
 8005f68:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f6a:	e01a      	b.n	8005fa2 <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8005f6c:	4b5d      	ldr	r3, [pc, #372]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	d116      	bne.n	8005fa6 <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8005f78:	2301      	movs	r3, #1
 8005f7a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005f7c:	e013      	b.n	8005fa6 <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005f7e:	4b59      	ldr	r3, [pc, #356]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d10f      	bne.n	8005faa <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005f8a:	4b56      	ldr	r3, [pc, #344]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005f8c:	681b      	ldr	r3, [r3, #0]
 8005f8e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d109      	bne.n	8005faa <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 8005f96:	2301      	movs	r3, #1
 8005f98:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005f9a:	e006      	b.n	8005faa <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8005f9c:	2301      	movs	r3, #1
 8005f9e:	73fb      	strb	r3, [r7, #15]
      break;
 8005fa0:	e004      	b.n	8005fac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005fa2:	bf00      	nop
 8005fa4:	e002      	b.n	8005fac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005fa6:	bf00      	nop
 8005fa8:	e000      	b.n	8005fac <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8005faa:	bf00      	nop
    }

    if(status == HAL_OK)
 8005fac:	7bfb      	ldrb	r3, [r7, #15]
 8005fae:	2b00      	cmp	r3, #0
 8005fb0:	d108      	bne.n	8005fc4 <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8005fb2:	4b4c      	ldr	r3, [pc, #304]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fb4:	68db      	ldr	r3, [r3, #12]
 8005fb6:	f023 0203 	bic.w	r2, r3, #3
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	4949      	ldr	r1, [pc, #292]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fc0:	4313      	orrs	r3, r2
 8005fc2:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005fc4:	7bfb      	ldrb	r3, [r7, #15]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	f040 8086 	bne.w	80060d8 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005fcc:	4b45      	ldr	r3, [pc, #276]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	4a44      	ldr	r2, [pc, #272]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005fd2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005fd6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005fd8:	f7fb fada 	bl	8001590 <HAL_GetTick>
 8005fdc:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005fde:	e009      	b.n	8005ff4 <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005fe0:	f7fb fad6 	bl	8001590 <HAL_GetTick>
 8005fe4:	4602      	mov	r2, r0
 8005fe6:	68bb      	ldr	r3, [r7, #8]
 8005fe8:	1ad3      	subs	r3, r2, r3
 8005fea:	2b02      	cmp	r3, #2
 8005fec:	d902      	bls.n	8005ff4 <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005fee:	2303      	movs	r3, #3
 8005ff0:	73fb      	strb	r3, [r7, #15]
        break;
 8005ff2:	e005      	b.n	8006000 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005ff4:	4b3b      	ldr	r3, [pc, #236]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d1ef      	bne.n	8005fe0 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8006000:	7bfb      	ldrb	r3, [r7, #15]
 8006002:	2b00      	cmp	r3, #0
 8006004:	d168      	bne.n	80060d8 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	2b00      	cmp	r3, #0
 800600a:	d113      	bne.n	8006034 <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800600c:	4b35      	ldr	r3, [pc, #212]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800600e:	695a      	ldr	r2, [r3, #20]
 8006010:	4b35      	ldr	r3, [pc, #212]	; (80060e8 <RCCEx_PLLSAI2_Config+0x1dc>)
 8006012:	4013      	ands	r3, r2
 8006014:	687a      	ldr	r2, [r7, #4]
 8006016:	6892      	ldr	r2, [r2, #8]
 8006018:	0211      	lsls	r1, r2, #8
 800601a:	687a      	ldr	r2, [r7, #4]
 800601c:	68d2      	ldr	r2, [r2, #12]
 800601e:	06d2      	lsls	r2, r2, #27
 8006020:	4311      	orrs	r1, r2
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	6852      	ldr	r2, [r2, #4]
 8006026:	3a01      	subs	r2, #1
 8006028:	0112      	lsls	r2, r2, #4
 800602a:	430a      	orrs	r2, r1
 800602c:	492d      	ldr	r1, [pc, #180]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800602e:	4313      	orrs	r3, r2
 8006030:	614b      	str	r3, [r1, #20]
 8006032:	e02d      	b.n	8006090 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 8006034:	683b      	ldr	r3, [r7, #0]
 8006036:	2b01      	cmp	r3, #1
 8006038:	d115      	bne.n	8006066 <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800603a:	4b2a      	ldr	r3, [pc, #168]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800603c:	695a      	ldr	r2, [r3, #20]
 800603e:	4b2b      	ldr	r3, [pc, #172]	; (80060ec <RCCEx_PLLSAI2_Config+0x1e0>)
 8006040:	4013      	ands	r3, r2
 8006042:	687a      	ldr	r2, [r7, #4]
 8006044:	6892      	ldr	r2, [r2, #8]
 8006046:	0211      	lsls	r1, r2, #8
 8006048:	687a      	ldr	r2, [r7, #4]
 800604a:	6912      	ldr	r2, [r2, #16]
 800604c:	0852      	lsrs	r2, r2, #1
 800604e:	3a01      	subs	r2, #1
 8006050:	0552      	lsls	r2, r2, #21
 8006052:	4311      	orrs	r1, r2
 8006054:	687a      	ldr	r2, [r7, #4]
 8006056:	6852      	ldr	r2, [r2, #4]
 8006058:	3a01      	subs	r2, #1
 800605a:	0112      	lsls	r2, r2, #4
 800605c:	430a      	orrs	r2, r1
 800605e:	4921      	ldr	r1, [pc, #132]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006060:	4313      	orrs	r3, r2
 8006062:	614b      	str	r3, [r1, #20]
 8006064:	e014      	b.n	8006090 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006066:	4b1f      	ldr	r3, [pc, #124]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006068:	695a      	ldr	r2, [r3, #20]
 800606a:	4b21      	ldr	r3, [pc, #132]	; (80060f0 <RCCEx_PLLSAI2_Config+0x1e4>)
 800606c:	4013      	ands	r3, r2
 800606e:	687a      	ldr	r2, [r7, #4]
 8006070:	6892      	ldr	r2, [r2, #8]
 8006072:	0211      	lsls	r1, r2, #8
 8006074:	687a      	ldr	r2, [r7, #4]
 8006076:	6952      	ldr	r2, [r2, #20]
 8006078:	0852      	lsrs	r2, r2, #1
 800607a:	3a01      	subs	r2, #1
 800607c:	0652      	lsls	r2, r2, #25
 800607e:	4311      	orrs	r1, r2
 8006080:	687a      	ldr	r2, [r7, #4]
 8006082:	6852      	ldr	r2, [r2, #4]
 8006084:	3a01      	subs	r2, #1
 8006086:	0112      	lsls	r2, r2, #4
 8006088:	430a      	orrs	r2, r1
 800608a:	4916      	ldr	r1, [pc, #88]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 800608c:	4313      	orrs	r3, r2
 800608e:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006090:	4b14      	ldr	r3, [pc, #80]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a13      	ldr	r2, [pc, #76]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 8006096:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800609a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800609c:	f7fb fa78 	bl	8001590 <HAL_GetTick>
 80060a0:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80060a2:	e009      	b.n	80060b8 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80060a4:	f7fb fa74 	bl	8001590 <HAL_GetTick>
 80060a8:	4602      	mov	r2, r0
 80060aa:	68bb      	ldr	r3, [r7, #8]
 80060ac:	1ad3      	subs	r3, r2, r3
 80060ae:	2b02      	cmp	r3, #2
 80060b0:	d902      	bls.n	80060b8 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80060b2:	2303      	movs	r3, #3
 80060b4:	73fb      	strb	r3, [r7, #15]
          break;
 80060b6:	e005      	b.n	80060c4 <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80060b8:	4b0a      	ldr	r3, [pc, #40]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80060c0:	2b00      	cmp	r3, #0
 80060c2:	d0ef      	beq.n	80060a4 <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 80060c4:	7bfb      	ldrb	r3, [r7, #15]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d106      	bne.n	80060d8 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 80060ca:	4b06      	ldr	r3, [pc, #24]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060cc:	695a      	ldr	r2, [r3, #20]
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	699b      	ldr	r3, [r3, #24]
 80060d2:	4904      	ldr	r1, [pc, #16]	; (80060e4 <RCCEx_PLLSAI2_Config+0x1d8>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 80060d8:	7bfb      	ldrb	r3, [r7, #15]
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3710      	adds	r7, #16
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	40021000 	.word	0x40021000
 80060e8:	07ff800f 	.word	0x07ff800f
 80060ec:	ff9f800f 	.word	0xff9f800f
 80060f0:	f9ff800f 	.word	0xf9ff800f

080060f4 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80060fc:	2301      	movs	r3, #1
 80060fe:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2b00      	cmp	r3, #0
 8006104:	d06c      	beq.n	80061e0 <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800610c:	b2db      	uxtb	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d106      	bne.n	8006120 <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2200      	movs	r2, #0
 8006116:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 800611a:	6878      	ldr	r0, [r7, #4]
 800611c:	f7fa fe44 	bl	8000da8 <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2202      	movs	r2, #2
 8006124:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	22ca      	movs	r2, #202	; 0xca
 800612e:	625a      	str	r2, [r3, #36]	; 0x24
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	681b      	ldr	r3, [r3, #0]
 8006134:	2253      	movs	r2, #83	; 0x53
 8006136:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8006138:	6878      	ldr	r0, [r7, #4]
 800613a:	f000 f9a0 	bl	800647e <RTC_EnterInitMode>
 800613e:	4603      	mov	r3, r0
 8006140:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8006142:	7bfb      	ldrb	r3, [r7, #15]
 8006144:	2b00      	cmp	r3, #0
 8006146:	d14b      	bne.n	80061e0 <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	689b      	ldr	r3, [r3, #8]
 800614e:	687a      	ldr	r2, [r7, #4]
 8006150:	6812      	ldr	r2, [r2, #0]
 8006152:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800615a:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	6899      	ldr	r1, [r3, #8]
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	685a      	ldr	r2, [r3, #4]
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	691b      	ldr	r3, [r3, #16]
 800616a:	431a      	orrs	r2, r3
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	699b      	ldr	r3, [r3, #24]
 8006170:	431a      	orrs	r2, r3
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	430a      	orrs	r2, r1
 8006178:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 800617a:	687b      	ldr	r3, [r7, #4]
 800617c:	681b      	ldr	r3, [r3, #0]
 800617e:	687a      	ldr	r2, [r7, #4]
 8006180:	68d2      	ldr	r2, [r2, #12]
 8006182:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	6919      	ldr	r1, [r3, #16]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	041a      	lsls	r2, r3, #16
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	430a      	orrs	r2, r1
 8006196:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8006198:	6878      	ldr	r0, [r7, #4]
 800619a:	f000 f9a3 	bl	80064e4 <RTC_ExitInitMode>
 800619e:	4603      	mov	r3, r0
 80061a0:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80061a2:	7bfb      	ldrb	r3, [r7, #15]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d11b      	bne.n	80061e0 <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f022 0203 	bic.w	r2, r2, #3
 80061b6:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80061be:	687b      	ldr	r3, [r7, #4]
 80061c0:	69da      	ldr	r2, [r3, #28]
 80061c2:	687b      	ldr	r3, [r7, #4]
 80061c4:	695b      	ldr	r3, [r3, #20]
 80061c6:	431a      	orrs	r2, r3
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	430a      	orrs	r2, r1
 80061ce:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	22ff      	movs	r2, #255	; 0xff
 80061d6:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_READY;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2201      	movs	r2, #1
 80061dc:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 80061e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80061e2:	4618      	mov	r0, r3
 80061e4:	3710      	adds	r7, #16
 80061e6:	46bd      	mov	sp, r7
 80061e8:	bd80      	pop	{r7, pc}

080061ea <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80061ea:	b590      	push	{r4, r7, lr}
 80061ec:	b087      	sub	sp, #28
 80061ee:	af00      	add	r7, sp, #0
 80061f0:	60f8      	str	r0, [r7, #12]
 80061f2:	60b9      	str	r1, [r7, #8]
 80061f4:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80061fc:	2b01      	cmp	r3, #1
 80061fe:	d101      	bne.n	8006204 <HAL_RTC_SetTime+0x1a>
 8006200:	2302      	movs	r3, #2
 8006202:	e08b      	b.n	800631c <HAL_RTC_SetTime+0x132>
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	2201      	movs	r2, #1
 8006208:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	2202      	movs	r2, #2
 8006210:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	22ca      	movs	r2, #202	; 0xca
 800621a:	625a      	str	r2, [r3, #36]	; 0x24
 800621c:	68fb      	ldr	r3, [r7, #12]
 800621e:	681b      	ldr	r3, [r3, #0]
 8006220:	2253      	movs	r2, #83	; 0x53
 8006222:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8006224:	68f8      	ldr	r0, [r7, #12]
 8006226:	f000 f92a 	bl	800647e <RTC_EnterInitMode>
 800622a:	4603      	mov	r3, r0
 800622c:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800622e:	7cfb      	ldrb	r3, [r7, #19]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d163      	bne.n	80062fc <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	2b00      	cmp	r3, #0
 8006238:	d126      	bne.n	8006288 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800623a:	68fb      	ldr	r3, [r7, #12]
 800623c:	681b      	ldr	r3, [r3, #0]
 800623e:	689b      	ldr	r3, [r3, #8]
 8006240:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006244:	2b00      	cmp	r3, #0
 8006246:	d102      	bne.n	800624e <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006248:	68bb      	ldr	r3, [r7, #8]
 800624a:	2200      	movs	r2, #0
 800624c:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800624e:	68bb      	ldr	r3, [r7, #8]
 8006250:	781b      	ldrb	r3, [r3, #0]
 8006252:	4618      	mov	r0, r3
 8006254:	f000 f984 	bl	8006560 <RTC_ByteToBcd2>
 8006258:	4603      	mov	r3, r0
 800625a:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	785b      	ldrb	r3, [r3, #1]
 8006260:	4618      	mov	r0, r3
 8006262:	f000 f97d 	bl	8006560 <RTC_ByteToBcd2>
 8006266:	4603      	mov	r3, r0
 8006268:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800626a:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 800626c:	68bb      	ldr	r3, [r7, #8]
 800626e:	789b      	ldrb	r3, [r3, #2]
 8006270:	4618      	mov	r0, r3
 8006272:	f000 f975 	bl	8006560 <RTC_ByteToBcd2>
 8006276:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8006278:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 800627c:	68bb      	ldr	r3, [r7, #8]
 800627e:	78db      	ldrb	r3, [r3, #3]
 8006280:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8006282:	4313      	orrs	r3, r2
 8006284:	617b      	str	r3, [r7, #20]
 8006286:	e018      	b.n	80062ba <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8006288:	68fb      	ldr	r3, [r7, #12]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	689b      	ldr	r3, [r3, #8]
 800628e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006292:	2b00      	cmp	r3, #0
 8006294:	d102      	bne.n	800629c <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8006296:	68bb      	ldr	r3, [r7, #8]
 8006298:	2200      	movs	r2, #0
 800629a:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	781b      	ldrb	r3, [r3, #0]
 80062a0:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062a2:	68bb      	ldr	r3, [r7, #8]
 80062a4:	785b      	ldrb	r3, [r3, #1]
 80062a6:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80062a8:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80062ae:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80062b0:	68bb      	ldr	r3, [r7, #8]
 80062b2:	78db      	ldrb	r3, [r3, #3]
 80062b4:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80062b6:	4313      	orrs	r3, r2
 80062b8:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	681a      	ldr	r2, [r3, #0]
 80062be:	697b      	ldr	r3, [r7, #20]
 80062c0:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80062c4:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80062c8:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80062ca:	68fb      	ldr	r3, [r7, #12]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	689a      	ldr	r2, [r3, #8]
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80062d8:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	681b      	ldr	r3, [r3, #0]
 80062de:	6899      	ldr	r1, [r3, #8]
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	68da      	ldr	r2, [r3, #12]
 80062e4:	68bb      	ldr	r3, [r7, #8]
 80062e6:	691b      	ldr	r3, [r3, #16]
 80062e8:	431a      	orrs	r2, r3
 80062ea:	68fb      	ldr	r3, [r7, #12]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	430a      	orrs	r2, r1
 80062f0:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80062f2:	68f8      	ldr	r0, [r7, #12]
 80062f4:	f000 f8f6 	bl	80064e4 <RTC_ExitInitMode>
 80062f8:	4603      	mov	r3, r0
 80062fa:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	22ff      	movs	r2, #255	; 0xff
 8006302:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006304:	7cfb      	ldrb	r3, [r7, #19]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d103      	bne.n	8006312 <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800630a:	68fb      	ldr	r3, [r7, #12]
 800630c:	2201      	movs	r2, #1
 800630e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	2200      	movs	r2, #0
 8006316:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800631a:	7cfb      	ldrb	r3, [r7, #19]
}
 800631c:	4618      	mov	r0, r3
 800631e:	371c      	adds	r7, #28
 8006320:	46bd      	mov	sp, r7
 8006322:	bd90      	pop	{r4, r7, pc}

08006324 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8006324:	b590      	push	{r4, r7, lr}
 8006326:	b087      	sub	sp, #28
 8006328:	af00      	add	r7, sp, #0
 800632a:	60f8      	str	r0, [r7, #12]
 800632c:	60b9      	str	r1, [r7, #8]
 800632e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006336:	2b01      	cmp	r3, #1
 8006338:	d101      	bne.n	800633e <HAL_RTC_SetDate+0x1a>
 800633a:	2302      	movs	r3, #2
 800633c:	e075      	b.n	800642a <HAL_RTC_SetDate+0x106>
 800633e:	68fb      	ldr	r3, [r7, #12]
 8006340:	2201      	movs	r2, #1
 8006342:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	2202      	movs	r2, #2
 800634a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	2b00      	cmp	r3, #0
 8006352:	d10e      	bne.n	8006372 <HAL_RTC_SetDate+0x4e>
 8006354:	68bb      	ldr	r3, [r7, #8]
 8006356:	785b      	ldrb	r3, [r3, #1]
 8006358:	f003 0310 	and.w	r3, r3, #16
 800635c:	2b00      	cmp	r3, #0
 800635e:	d008      	beq.n	8006372 <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 8006360:	68bb      	ldr	r3, [r7, #8]
 8006362:	785b      	ldrb	r3, [r3, #1]
 8006364:	f023 0310 	bic.w	r3, r3, #16
 8006368:	b2db      	uxtb	r3, r3
 800636a:	330a      	adds	r3, #10
 800636c:	b2da      	uxtb	r2, r3
 800636e:	68bb      	ldr	r3, [r7, #8]
 8006370:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2b00      	cmp	r3, #0
 8006376:	d11c      	bne.n	80063b2 <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	78db      	ldrb	r3, [r3, #3]
 800637c:	4618      	mov	r0, r3
 800637e:	f000 f8ef 	bl	8006560 <RTC_ByteToBcd2>
 8006382:	4603      	mov	r3, r0
 8006384:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	785b      	ldrb	r3, [r3, #1]
 800638a:	4618      	mov	r0, r3
 800638c:	f000 f8e8 	bl	8006560 <RTC_ByteToBcd2>
 8006390:	4603      	mov	r3, r0
 8006392:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 8006394:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 8006396:	68bb      	ldr	r3, [r7, #8]
 8006398:	789b      	ldrb	r3, [r3, #2]
 800639a:	4618      	mov	r0, r3
 800639c:	f000 f8e0 	bl	8006560 <RTC_ByteToBcd2>
 80063a0:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80063a2:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	781b      	ldrb	r3, [r3, #0]
 80063aa:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80063ac:	4313      	orrs	r3, r2
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	e00e      	b.n	80063d0 <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80063b2:	68bb      	ldr	r3, [r7, #8]
 80063b4:	78db      	ldrb	r3, [r3, #3]
 80063b6:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80063b8:	68bb      	ldr	r3, [r7, #8]
 80063ba:	785b      	ldrb	r3, [r3, #1]
 80063bc:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80063be:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80063c0:	68ba      	ldr	r2, [r7, #8]
 80063c2:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80063c4:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80063c6:	68bb      	ldr	r3, [r7, #8]
 80063c8:	781b      	ldrb	r3, [r3, #0]
 80063ca:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80063cc:	4313      	orrs	r3, r2
 80063ce:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80063d0:	68fb      	ldr	r3, [r7, #12]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	22ca      	movs	r2, #202	; 0xca
 80063d6:	625a      	str	r2, [r3, #36]	; 0x24
 80063d8:	68fb      	ldr	r3, [r7, #12]
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	2253      	movs	r2, #83	; 0x53
 80063de:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 80063e0:	68f8      	ldr	r0, [r7, #12]
 80063e2:	f000 f84c 	bl	800647e <RTC_EnterInitMode>
 80063e6:	4603      	mov	r3, r0
 80063e8:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 80063ea:	7cfb      	ldrb	r3, [r7, #19]
 80063ec:	2b00      	cmp	r3, #0
 80063ee:	d10c      	bne.n	800640a <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 80063f0:	68fb      	ldr	r3, [r7, #12]
 80063f2:	681a      	ldr	r2, [r3, #0]
 80063f4:	697b      	ldr	r3, [r7, #20]
 80063f6:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80063fa:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 80063fe:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8006400:	68f8      	ldr	r0, [r7, #12]
 8006402:	f000 f86f 	bl	80064e4 <RTC_ExitInitMode>
 8006406:	4603      	mov	r3, r0
 8006408:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	22ff      	movs	r2, #255	; 0xff
 8006410:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8006412:	7cfb      	ldrb	r3, [r7, #19]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d103      	bne.n	8006420 <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2201      	movs	r2, #1
 800641c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2200      	movs	r2, #0
 8006424:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8006428:	7cfb      	ldrb	r3, [r7, #19]
}
 800642a:	4618      	mov	r0, r3
 800642c:	371c      	adds	r7, #28
 800642e:	46bd      	mov	sp, r7
 8006430:	bd90      	pop	{r4, r7, pc}

08006432 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8006432:	b580      	push	{r7, lr}
 8006434:	b084      	sub	sp, #16
 8006436:	af00      	add	r7, sp, #0
 8006438:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	68da      	ldr	r2, [r3, #12]
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8006448:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 800644a:	f7fb f8a1 	bl	8001590 <HAL_GetTick>
 800644e:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006450:	e009      	b.n	8006466 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8006452:	f7fb f89d 	bl	8001590 <HAL_GetTick>
 8006456:	4602      	mov	r2, r0
 8006458:	68fb      	ldr	r3, [r7, #12]
 800645a:	1ad3      	subs	r3, r2, r3
 800645c:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8006460:	d901      	bls.n	8006466 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 8006462:	2303      	movs	r3, #3
 8006464:	e007      	b.n	8006476 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	68db      	ldr	r3, [r3, #12]
 800646c:	f003 0320 	and.w	r3, r3, #32
 8006470:	2b00      	cmp	r3, #0
 8006472:	d0ee      	beq.n	8006452 <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 8006474:	2300      	movs	r3, #0
}
 8006476:	4618      	mov	r0, r3
 8006478:	3710      	adds	r7, #16
 800647a:	46bd      	mov	sp, r7
 800647c:	bd80      	pop	{r7, pc}

0800647e <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800647e:	b580      	push	{r7, lr}
 8006480:	b084      	sub	sp, #16
 8006482:	af00      	add	r7, sp, #0
 8006484:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006486:	2300      	movs	r3, #0
 8006488:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006494:	2b00      	cmp	r3, #0
 8006496:	d120      	bne.n	80064da <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f04f 32ff 	mov.w	r2, #4294967295
 80064a0:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80064a2:	f7fb f875 	bl	8001590 <HAL_GetTick>
 80064a6:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80064a8:	e00d      	b.n	80064c6 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80064aa:	f7fb f871 	bl	8001590 <HAL_GetTick>
 80064ae:	4602      	mov	r2, r0
 80064b0:	68bb      	ldr	r3, [r7, #8]
 80064b2:	1ad3      	subs	r3, r2, r3
 80064b4:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80064b8:	d905      	bls.n	80064c6 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80064ba:	2303      	movs	r3, #3
 80064bc:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	2203      	movs	r2, #3
 80064c2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	68db      	ldr	r3, [r3, #12]
 80064cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d102      	bne.n	80064da <RTC_EnterInitMode+0x5c>
 80064d4:	7bfb      	ldrb	r3, [r7, #15]
 80064d6:	2b03      	cmp	r3, #3
 80064d8:	d1e7      	bne.n	80064aa <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 80064da:	7bfb      	ldrb	r3, [r7, #15]
}
 80064dc:	4618      	mov	r0, r3
 80064de:	3710      	adds	r7, #16
 80064e0:	46bd      	mov	sp, r7
 80064e2:	bd80      	pop	{r7, pc}

080064e4 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 80064e4:	b580      	push	{r7, lr}
 80064e6:	b084      	sub	sp, #16
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80064ec:	2300      	movs	r3, #0
 80064ee:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 80064f0:	4b1a      	ldr	r3, [pc, #104]	; (800655c <RTC_ExitInitMode+0x78>)
 80064f2:	68db      	ldr	r3, [r3, #12]
 80064f4:	4a19      	ldr	r2, [pc, #100]	; (800655c <RTC_ExitInitMode+0x78>)
 80064f6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80064fa:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 80064fc:	4b17      	ldr	r3, [pc, #92]	; (800655c <RTC_ExitInitMode+0x78>)
 80064fe:	689b      	ldr	r3, [r3, #8]
 8006500:	f003 0320 	and.w	r3, r3, #32
 8006504:	2b00      	cmp	r3, #0
 8006506:	d10c      	bne.n	8006522 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8006508:	6878      	ldr	r0, [r7, #4]
 800650a:	f7ff ff92 	bl	8006432 <HAL_RTC_WaitForSynchro>
 800650e:	4603      	mov	r3, r0
 8006510:	2b00      	cmp	r3, #0
 8006512:	d01e      	beq.n	8006552 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	2203      	movs	r2, #3
 8006518:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800651c:	2303      	movs	r3, #3
 800651e:	73fb      	strb	r3, [r7, #15]
 8006520:	e017      	b.n	8006552 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006522:	4b0e      	ldr	r3, [pc, #56]	; (800655c <RTC_ExitInitMode+0x78>)
 8006524:	689b      	ldr	r3, [r3, #8]
 8006526:	4a0d      	ldr	r2, [pc, #52]	; (800655c <RTC_ExitInitMode+0x78>)
 8006528:	f023 0320 	bic.w	r3, r3, #32
 800652c:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800652e:	6878      	ldr	r0, [r7, #4]
 8006530:	f7ff ff7f 	bl	8006432 <HAL_RTC_WaitForSynchro>
 8006534:	4603      	mov	r3, r0
 8006536:	2b00      	cmp	r3, #0
 8006538:	d005      	beq.n	8006546 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	2203      	movs	r2, #3
 800653e:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8006546:	4b05      	ldr	r3, [pc, #20]	; (800655c <RTC_ExitInitMode+0x78>)
 8006548:	689b      	ldr	r3, [r3, #8]
 800654a:	4a04      	ldr	r2, [pc, #16]	; (800655c <RTC_ExitInitMode+0x78>)
 800654c:	f043 0320 	orr.w	r3, r3, #32
 8006550:	6093      	str	r3, [r2, #8]
  }

  return status;
 8006552:	7bfb      	ldrb	r3, [r7, #15]
}
 8006554:	4618      	mov	r0, r3
 8006556:	3710      	adds	r7, #16
 8006558:	46bd      	mov	sp, r7
 800655a:	bd80      	pop	{r7, pc}
 800655c:	40002800 	.word	0x40002800

08006560 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8006560:	b480      	push	{r7}
 8006562:	b085      	sub	sp, #20
 8006564:	af00      	add	r7, sp, #0
 8006566:	4603      	mov	r3, r0
 8006568:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800656a:	2300      	movs	r3, #0
 800656c:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800656e:	79fb      	ldrb	r3, [r7, #7]
 8006570:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 8006572:	e005      	b.n	8006580 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8006574:	68fb      	ldr	r3, [r7, #12]
 8006576:	3301      	adds	r3, #1
 8006578:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 800657a:	7afb      	ldrb	r3, [r7, #11]
 800657c:	3b0a      	subs	r3, #10
 800657e:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 8006580:	7afb      	ldrb	r3, [r7, #11]
 8006582:	2b09      	cmp	r3, #9
 8006584:	d8f6      	bhi.n	8006574 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	b2db      	uxtb	r3, r3
 800658a:	011b      	lsls	r3, r3, #4
 800658c:	b2da      	uxtb	r2, r3
 800658e:	7afb      	ldrb	r3, [r7, #11]
 8006590:	4313      	orrs	r3, r2
 8006592:	b2db      	uxtb	r3, r3
}
 8006594:	4618      	mov	r0, r3
 8006596:	3714      	adds	r7, #20
 8006598:	46bd      	mov	sp, r7
 800659a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800659e:	4770      	bx	lr

080065a0 <HAL_SD_IRQHandler>:
  * @brief  This function handles SD card interrupt request.
  * @param  hsd Pointer to SD handle
  * @retval None
  */
void HAL_SD_IRQHandler(SD_HandleTypeDef *hsd)
{
 80065a0:	b580      	push	{r7, lr}
 80065a2:	b084      	sub	sp, #16
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  uint32_t context = hsd->Context;
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ac:	60fb      	str	r3, [r7, #12]

  /* Check for SDMMC interrupt flags */
  if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_RXFIFOHF) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 80065ae:	687b      	ldr	r3, [r7, #4]
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065b4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d008      	beq.n	80065ce <HAL_SD_IRQHandler+0x2e>
 80065bc:	68fb      	ldr	r3, [r7, #12]
 80065be:	f003 0308 	and.w	r3, r3, #8
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d003      	beq.n	80065ce <HAL_SD_IRQHandler+0x2e>
  {
    SD_Read_IT(hsd);
 80065c6:	6878      	ldr	r0, [r7, #4]
 80065c8:	f000 f9be 	bl	8006948 <SD_Read_IT>
 80065cc:	e199      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
  }

  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DATAEND) != RESET)
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	681b      	ldr	r3, [r3, #0]
 80065d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80065d4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80065d8:	2b00      	cmp	r3, #0
 80065da:	f000 80ae 	beq.w	800673a <HAL_SD_IRQHandler+0x19a>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DATAEND);
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	681b      	ldr	r3, [r3, #0]
 80065e2:	f44f 7280 	mov.w	r2, #256	; 0x100
 80065e6:	639a      	str	r2, [r3, #56]	; 0x38

    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND  | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT |\
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80065ee:	687a      	ldr	r2, [r7, #4]
 80065f0:	6812      	ldr	r2, [r2, #0]
 80065f2:	f423 4341 	bic.w	r3, r3, #49408	; 0xc100
 80065f6:	f023 033a 	bic.w	r3, r3, #58	; 0x3a
 80065fa:	63d3      	str	r3, [r2, #60]	; 0x3c
                             SDMMC_IT_TXUNDERR | SDMMC_IT_RXOVERR  | SDMMC_IT_TXFIFOHE |\
                             SDMMC_IT_RXFIFOHF);

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	681b      	ldr	r3, [r3, #0]
 8006600:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800660a:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	68da      	ldr	r2, [r3, #12]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800661a:	60da      	str	r2, [r3, #12]
#else
    hsd->Instance->DCTRL &= ~(SDMMC_DCTRL_DTEN);
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

    if((context & SD_CONTEXT_IT) != 0U)
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	f003 0308 	and.w	r3, r3, #8
 8006622:	2b00      	cmp	r3, #0
 8006624:	d038      	beq.n	8006698 <HAL_SD_IRQHandler+0xf8>
    {
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006626:	68fb      	ldr	r3, [r7, #12]
 8006628:	f003 0302 	and.w	r3, r3, #2
 800662c:	2b00      	cmp	r3, #0
 800662e:	d104      	bne.n	800663a <HAL_SD_IRQHandler+0x9a>
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	f003 0320 	and.w	r3, r3, #32
 8006636:	2b00      	cmp	r3, #0
 8006638:	d011      	beq.n	800665e <HAL_SD_IRQHandler+0xbe>
      {
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	4618      	mov	r0, r3
 8006640:	f001 fe14 	bl	800826c <SDMMC_CmdStopTransfer>
 8006644:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 8006646:	68bb      	ldr	r3, [r7, #8]
 8006648:	2b00      	cmp	r3, #0
 800664a:	d008      	beq.n	800665e <HAL_SD_IRQHandler+0xbe>
        {
          hsd->ErrorCode |= errorstate;
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006650:	68bb      	ldr	r3, [r7, #8]
 8006652:	431a      	orrs	r2, r3
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	639a      	str	r2, [r3, #56]	; 0x38
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
          hsd->ErrorCallback(hsd);
#else
          HAL_SD_ErrorCallback(hsd);
 8006658:	6878      	ldr	r0, [r7, #4]
 800665a:	f000 f96b 	bl	8006934 <HAL_SD_ErrorCallback>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
        }
      }

      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	4aa0      	ldr	r2, [pc, #640]	; (80068e4 <HAL_SD_IRQHandler+0x344>)
 8006664:	639a      	str	r2, [r3, #56]	; 0x38

      hsd->State = HAL_SD_STATE_READY;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	2201      	movs	r2, #1
 800666a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	2200      	movs	r2, #0
 8006672:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f003 0301 	and.w	r3, r3, #1
 800667a:	2b00      	cmp	r3, #0
 800667c:	d104      	bne.n	8006688 <HAL_SD_IRQHandler+0xe8>
 800667e:	68fb      	ldr	r3, [r7, #12]
 8006680:	f003 0302 	and.w	r3, r3, #2
 8006684:	2b00      	cmp	r3, #0
 8006686:	d003      	beq.n	8006690 <HAL_SD_IRQHandler+0xf0>
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->RxCpltCallback(hsd);
#else
        HAL_SD_RxCpltCallback(hsd);
 8006688:	6878      	ldr	r0, [r7, #4]
 800668a:	f000 f949 	bl	8006920 <HAL_SD_RxCpltCallback>
 800668e:	e138      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
      else
      {
#if defined (USE_HAL_SD_REGISTER_CALLBACKS) && (USE_HAL_SD_REGISTER_CALLBACKS == 1U)
        hsd->TxCpltCallback(hsd);
#else
        HAL_SD_TxCpltCallback(hsd);
 8006690:	6878      	ldr	r0, [r7, #4]
 8006692:	f000 f93b 	bl	800690c <HAL_SD_TxCpltCallback>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
  else
  {
    /* Nothing to do */
  }
}
 8006696:	e134      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800669e:	2b00      	cmp	r3, #0
 80066a0:	f000 812f 	beq.w	8006902 <HAL_SD_IRQHandler+0x362>
      hsd->Instance->DLEN = 0;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	2200      	movs	r2, #0
 80066aa:	629a      	str	r2, [r3, #40]	; 0x28
      hsd->Instance->DCTRL = 0;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	2200      	movs	r2, #0
 80066b2:	62da      	str	r2, [r3, #44]	; 0x2c
      hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	681b      	ldr	r3, [r3, #0]
 80066b8:	2200      	movs	r2, #0
 80066ba:	651a      	str	r2, [r3, #80]	; 0x50
      if(((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	f003 0302 	and.w	r3, r3, #2
 80066c2:	2b00      	cmp	r3, #0
 80066c4:	d104      	bne.n	80066d0 <HAL_SD_IRQHandler+0x130>
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	f003 0320 	and.w	r3, r3, #32
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d011      	beq.n	80066f4 <HAL_SD_IRQHandler+0x154>
        errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	681b      	ldr	r3, [r3, #0]
 80066d4:	4618      	mov	r0, r3
 80066d6:	f001 fdc9 	bl	800826c <SDMMC_CmdStopTransfer>
 80066da:	60b8      	str	r0, [r7, #8]
        if(errorstate != HAL_SD_ERROR_NONE)
 80066dc:	68bb      	ldr	r3, [r7, #8]
 80066de:	2b00      	cmp	r3, #0
 80066e0:	d008      	beq.n	80066f4 <HAL_SD_IRQHandler+0x154>
          hsd->ErrorCode |= errorstate;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066e6:	68bb      	ldr	r3, [r7, #8]
 80066e8:	431a      	orrs	r2, r3
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	639a      	str	r2, [r3, #56]	; 0x38
          HAL_SD_ErrorCallback(hsd);
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f000 f920 	bl	8006934 <HAL_SD_ErrorCallback>
      hsd->State = HAL_SD_STATE_READY;
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	2201      	movs	r2, #1
 80066f8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	2200      	movs	r2, #0
 8006700:	631a      	str	r2, [r3, #48]	; 0x30
      if(((context & SD_CONTEXT_WRITE_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U))
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	f003 0310 	and.w	r3, r3, #16
 8006708:	2b00      	cmp	r3, #0
 800670a:	d104      	bne.n	8006716 <HAL_SD_IRQHandler+0x176>
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	f003 0320 	and.w	r3, r3, #32
 8006712:	2b00      	cmp	r3, #0
 8006714:	d002      	beq.n	800671c <HAL_SD_IRQHandler+0x17c>
        HAL_SD_TxCpltCallback(hsd);
 8006716:	6878      	ldr	r0, [r7, #4]
 8006718:	f000 f8f8 	bl	800690c <HAL_SD_TxCpltCallback>
      if(((context & SD_CONTEXT_READ_SINGLE_BLOCK) != 0U) || ((context & SD_CONTEXT_READ_MULTIPLE_BLOCK) != 0U))
 800671c:	68fb      	ldr	r3, [r7, #12]
 800671e:	f003 0301 	and.w	r3, r3, #1
 8006722:	2b00      	cmp	r3, #0
 8006724:	d105      	bne.n	8006732 <HAL_SD_IRQHandler+0x192>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f003 0302 	and.w	r3, r3, #2
 800672c:	2b00      	cmp	r3, #0
 800672e:	f000 80e8 	beq.w	8006902 <HAL_SD_IRQHandler+0x362>
        HAL_SD_RxCpltCallback(hsd);
 8006732:	6878      	ldr	r0, [r7, #4]
 8006734:	f000 f8f4 	bl	8006920 <HAL_SD_RxCpltCallback>
}
 8006738:	e0e3      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
  else if((__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_TXFIFOHE) != RESET) && ((context & SD_CONTEXT_IT) != 0U))
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006744:	2b00      	cmp	r3, #0
 8006746:	d008      	beq.n	800675a <HAL_SD_IRQHandler+0x1ba>
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f003 0308 	and.w	r3, r3, #8
 800674e:	2b00      	cmp	r3, #0
 8006750:	d003      	beq.n	800675a <HAL_SD_IRQHandler+0x1ba>
    SD_Write_IT(hsd);
 8006752:	6878      	ldr	r0, [r7, #4]
 8006754:	f000 f949 	bl	80069ea <SD_Write_IT>
 8006758:	e0d3      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_DCRCFAIL | SDMMC_FLAG_DTIMEOUT | SDMMC_FLAG_RXOVERR | SDMMC_FLAG_TXUNDERR) != RESET)
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006760:	f003 033a 	and.w	r3, r3, #58	; 0x3a
 8006764:	2b00      	cmp	r3, #0
 8006766:	f000 809d 	beq.w	80068a4 <HAL_SD_IRQHandler+0x304>
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DCRCFAIL) != RESET)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006770:	f003 0302 	and.w	r3, r3, #2
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_SD_IRQHandler+0x1e4>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_CRC_FAIL;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800677c:	f043 0202 	orr.w	r2, r3, #2
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_DTIMEOUT) != RESET)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800678a:	f003 0308 	and.w	r3, r3, #8
 800678e:	2b00      	cmp	r3, #0
 8006790:	d005      	beq.n	800679e <HAL_SD_IRQHandler+0x1fe>
      hsd->ErrorCode |= HAL_SD_ERROR_DATA_TIMEOUT;
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006796:	f043 0208 	orr.w	r2, r3, #8
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_RXOVERR) != RESET)
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067a4:	f003 0320 	and.w	r3, r3, #32
 80067a8:	2b00      	cmp	r3, #0
 80067aa:	d005      	beq.n	80067b8 <HAL_SD_IRQHandler+0x218>
      hsd->ErrorCode |= HAL_SD_ERROR_RX_OVERRUN;
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067b0:	f043 0220 	orr.w	r2, r3, #32
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	639a      	str	r2, [r3, #56]	; 0x38
    if(__HAL_SD_GET_FLAG(hsd, SDMMC_IT_TXUNDERR) != RESET)
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80067be:	f003 0310 	and.w	r3, r3, #16
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d005      	beq.n	80067d2 <HAL_SD_IRQHandler+0x232>
      hsd->ErrorCode |= HAL_SD_ERROR_TX_UNDERRUN;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067ca:	f043 0210 	orr.w	r2, r3, #16
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_STATIC_DATA_FLAGS);
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	4a43      	ldr	r2, [pc, #268]	; (80068e4 <HAL_SD_IRQHandler+0x344>)
 80067d8:	639a      	str	r2, [r3, #56]	; 0x38
    __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_DATAEND | SDMMC_IT_DCRCFAIL | SDMMC_IT_DTIMEOUT|\
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	681b      	ldr	r3, [r3, #0]
 80067e4:	f422 729d 	bic.w	r2, r2, #314	; 0x13a
 80067e8:	63da      	str	r2, [r3, #60]	; 0x3c
    __SDMMC_CMDTRANS_DISABLE( hsd->Instance);
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	68da      	ldr	r2, [r3, #12]
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80067f8:	60da      	str	r2, [r3, #12]
    hsd->Instance->DCTRL |= SDMMC_DCTRL_FIFORST;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	681b      	ldr	r3, [r3, #0]
 80067fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006808:	62da      	str	r2, [r3, #44]	; 0x2c
    hsd->Instance->CMD |= SDMMC_CMD_CMDSTOP;
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	681b      	ldr	r3, [r3, #0]
 800680e:	68da      	ldr	r2, [r3, #12]
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006818:	60da      	str	r2, [r3, #12]
    hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	4618      	mov	r0, r3
 8006820:	f001 fd24 	bl	800826c <SDMMC_CmdStopTransfer>
 8006824:	4602      	mov	r2, r0
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800682a:	431a      	orrs	r2, r3
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	639a      	str	r2, [r3, #56]	; 0x38
    hsd->Instance->CMD &= ~(SDMMC_CMD_CMDSTOP);
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	68da      	ldr	r2, [r3, #12]
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800683e:	60da      	str	r2, [r3, #12]
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_DABORT);
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006848:	639a      	str	r2, [r3, #56]	; 0x38
    if((context & SD_CONTEXT_IT) != 0U)
 800684a:	68fb      	ldr	r3, [r7, #12]
 800684c:	f003 0308 	and.w	r3, r3, #8
 8006850:	2b00      	cmp	r3, #0
 8006852:	d00a      	beq.n	800686a <HAL_SD_IRQHandler+0x2ca>
      hsd->State = HAL_SD_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2201      	movs	r2, #1
 8006858:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_SD_ErrorCallback(hsd);
 8006862:	6878      	ldr	r0, [r7, #4]
 8006864:	f000 f866 	bl	8006934 <HAL_SD_ErrorCallback>
}
 8006868:	e04b      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
    else if((context & SD_CONTEXT_DMA) != 0U)
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006870:	2b00      	cmp	r3, #0
 8006872:	d046      	beq.n	8006902 <HAL_SD_IRQHandler+0x362>
      if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006878:	2b00      	cmp	r3, #0
 800687a:	d042      	beq.n	8006902 <HAL_SD_IRQHandler+0x362>
        __HAL_SD_DISABLE_IT(hsd, SDMMC_IT_IDMABTC);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	681b      	ldr	r3, [r3, #0]
 8006886:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800688a:	63da      	str	r2, [r3, #60]	; 0x3c
        hsd->Instance->IDMACTRL = SDMMC_DISABLE_IDMA;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	2200      	movs	r2, #0
 8006892:	651a      	str	r2, [r3, #80]	; 0x50
        hsd->State = HAL_SD_STATE_READY;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	2201      	movs	r2, #1
 8006898:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        HAL_SD_ErrorCallback(hsd);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f000 f849 	bl	8006934 <HAL_SD_ErrorCallback>
}
 80068a2:	e02e      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
  else if(__HAL_SD_GET_FLAG(hsd, SDMMC_FLAG_IDMABTC) != RESET)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80068aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d027      	beq.n	8006902 <HAL_SD_IRQHandler+0x362>
    __HAL_SD_CLEAR_FLAG(hsd, SDMMC_FLAG_IDMABTC);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	681b      	ldr	r3, [r3, #0]
 80068b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80068ba:	639a      	str	r2, [r3, #56]	; 0x38
    if(READ_BIT(hsd->Instance->IDMACTRL, SDMMC_IDMA_IDMABACT) == 0U)
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80068c2:	f003 0304 	and.w	r3, r3, #4
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d10e      	bne.n	80068e8 <HAL_SD_IRQHandler+0x348>
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	f003 0320 	and.w	r3, r3, #32
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d003      	beq.n	80068dc <HAL_SD_IRQHandler+0x33c>
        HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(hsd);
 80068d4:	6878      	ldr	r0, [r7, #4]
 80068d6:	f000 f8fb 	bl	8006ad0 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>
}
 80068da:	e012      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(hsd);
 80068dc:	6878      	ldr	r0, [r7, #4]
 80068de:	f000 f8e3 	bl	8006aa8 <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>
}
 80068e2:	e00e      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
 80068e4:	18000f3a 	.word	0x18000f3a
      if((context & SD_CONTEXT_WRITE_MULTIPLE_BLOCK) != 0U)
 80068e8:	68fb      	ldr	r3, [r7, #12]
 80068ea:	f003 0320 	and.w	r3, r3, #32
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d003      	beq.n	80068fa <HAL_SD_IRQHandler+0x35a>
        HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(hsd);
 80068f2:	6878      	ldr	r0, [r7, #4]
 80068f4:	f000 f8e2 	bl	8006abc <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>
}
 80068f8:	e003      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
        HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(hsd);
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 f8ca 	bl	8006a94 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>
}
 8006900:	e7ff      	b.n	8006902 <HAL_SD_IRQHandler+0x362>
 8006902:	bf00      	nop
 8006904:	3710      	adds	r7, #16
 8006906:	46bd      	mov	sp, r7
 8006908:	bd80      	pop	{r7, pc}
 800690a:	bf00      	nop

0800690c <HAL_SD_TxCpltCallback>:
  * @brief Tx Transfer completed callbacks
  * @param hsd Pointer to SD handle
  * @retval None
  */
__weak void HAL_SD_TxCpltCallback(SD_HandleTypeDef *hsd)
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
 8006912:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_TxCpltCallback can be implemented in the user file
   */
}
 8006914:	bf00      	nop
 8006916:	370c      	adds	r7, #12
 8006918:	46bd      	mov	sp, r7
 800691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691e:	4770      	bx	lr

08006920 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 8006920:	b480      	push	{r7}
 8006922:	b083      	sub	sp, #12
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_RxCpltCallback can be implemented in the user file
   */
}
 8006928:	bf00      	nop
 800692a:	370c      	adds	r7, #12
 800692c:	46bd      	mov	sp, r7
 800692e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006932:	4770      	bx	lr

08006934 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 800693c:	bf00      	nop
 800693e:	370c      	adds	r7, #12
 8006940:	46bd      	mov	sp, r7
 8006942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006946:	4770      	bx	lr

08006948 <SD_Read_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Read_IT(SD_HandleTypeDef *hsd)
{
 8006948:	b580      	push	{r7, lr}
 800694a:	b086      	sub	sp, #24
 800694c:	af00      	add	r7, sp, #0
 800694e:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pRxBuffPtr;
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006954:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->RxXferSize;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800695a:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 800695c:	693b      	ldr	r3, [r7, #16]
 800695e:	2b00      	cmp	r3, #0
 8006960:	d03f      	beq.n	80069e2 <SD_Read_IT+0x9a>
  {
    /* Read data from SDMMC Rx FIFO */
    for(count = 0U; count < 8U; count++)
 8006962:	2300      	movs	r3, #0
 8006964:	617b      	str	r3, [r7, #20]
 8006966:	e033      	b.n	80069d0 <SD_Read_IT+0x88>
    {
      data = SDMMC_ReadFIFO(hsd->Instance);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	4618      	mov	r0, r3
 800696e:	f001 fc15 	bl	800819c <SDMMC_ReadFIFO>
 8006972:	60b8      	str	r0, [r7, #8]
      *tmp = (uint8_t)(data & 0xFFU);
 8006974:	68bb      	ldr	r3, [r7, #8]
 8006976:	b2da      	uxtb	r2, r3
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	701a      	strb	r2, [r3, #0]
      tmp++;
 800697c:	68fb      	ldr	r3, [r7, #12]
 800697e:	3301      	adds	r3, #1
 8006980:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006982:	693b      	ldr	r3, [r7, #16]
 8006984:	3b01      	subs	r3, #1
 8006986:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 8U) & 0xFFU);
 8006988:	68bb      	ldr	r3, [r7, #8]
 800698a:	0a1b      	lsrs	r3, r3, #8
 800698c:	b2da      	uxtb	r2, r3
 800698e:	68fb      	ldr	r3, [r7, #12]
 8006990:	701a      	strb	r2, [r3, #0]
      tmp++;
 8006992:	68fb      	ldr	r3, [r7, #12]
 8006994:	3301      	adds	r3, #1
 8006996:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006998:	693b      	ldr	r3, [r7, #16]
 800699a:	3b01      	subs	r3, #1
 800699c:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 16U) & 0xFFU);
 800699e:	68bb      	ldr	r3, [r7, #8]
 80069a0:	0c1b      	lsrs	r3, r3, #16
 80069a2:	b2da      	uxtb	r2, r3
 80069a4:	68fb      	ldr	r3, [r7, #12]
 80069a6:	701a      	strb	r2, [r3, #0]
      tmp++;
 80069a8:	68fb      	ldr	r3, [r7, #12]
 80069aa:	3301      	adds	r3, #1
 80069ac:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80069ae:	693b      	ldr	r3, [r7, #16]
 80069b0:	3b01      	subs	r3, #1
 80069b2:	613b      	str	r3, [r7, #16]
      *tmp = (uint8_t)((data >> 24U) & 0xFFU);
 80069b4:	68bb      	ldr	r3, [r7, #8]
 80069b6:	0e1b      	lsrs	r3, r3, #24
 80069b8:	b2da      	uxtb	r2, r3
 80069ba:	68fb      	ldr	r3, [r7, #12]
 80069bc:	701a      	strb	r2, [r3, #0]
      tmp++;
 80069be:	68fb      	ldr	r3, [r7, #12]
 80069c0:	3301      	adds	r3, #1
 80069c2:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 80069c4:	693b      	ldr	r3, [r7, #16]
 80069c6:	3b01      	subs	r3, #1
 80069c8:	613b      	str	r3, [r7, #16]
    for(count = 0U; count < 8U; count++)
 80069ca:	697b      	ldr	r3, [r7, #20]
 80069cc:	3301      	adds	r3, #1
 80069ce:	617b      	str	r3, [r7, #20]
 80069d0:	697b      	ldr	r3, [r7, #20]
 80069d2:	2b07      	cmp	r3, #7
 80069d4:	d9c8      	bls.n	8006968 <SD_Read_IT+0x20>
    }

    hsd->pRxBuffPtr = tmp;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	68fa      	ldr	r2, [r7, #12]
 80069da:	629a      	str	r2, [r3, #40]	; 0x28
    hsd->RxXferSize = dataremaining;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	693a      	ldr	r2, [r7, #16]
 80069e0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
}
 80069e2:	bf00      	nop
 80069e4:	3718      	adds	r7, #24
 80069e6:	46bd      	mov	sp, r7
 80069e8:	bd80      	pop	{r7, pc}

080069ea <SD_Write_IT>:
  * @param  hsd pointer to a SD_HandleTypeDef structure that contains
  *              the configuration information.
  * @retval None
  */
static void SD_Write_IT(SD_HandleTypeDef *hsd)
{
 80069ea:	b580      	push	{r7, lr}
 80069ec:	b086      	sub	sp, #24
 80069ee:	af00      	add	r7, sp, #0
 80069f0:	6078      	str	r0, [r7, #4]
  uint32_t count, data, dataremaining;
  uint8_t* tmp;

  tmp = hsd->pTxBuffPtr;
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	6a1b      	ldr	r3, [r3, #32]
 80069f6:	60fb      	str	r3, [r7, #12]
  dataremaining = hsd->TxXferSize;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069fc:	613b      	str	r3, [r7, #16]

  if (dataremaining > 0U)
 80069fe:	693b      	ldr	r3, [r7, #16]
 8006a00:	2b00      	cmp	r3, #0
 8006a02:	d043      	beq.n	8006a8c <SD_Write_IT+0xa2>
  {
    /* Write data to SDMMC Tx FIFO */
    for(count = 0U; count < 8U; count++)
 8006a04:	2300      	movs	r3, #0
 8006a06:	617b      	str	r3, [r7, #20]
 8006a08:	e037      	b.n	8006a7a <SD_Write_IT+0x90>
    {
      data = (uint32_t)(*tmp);
 8006a0a:	68fb      	ldr	r3, [r7, #12]
 8006a0c:	781b      	ldrb	r3, [r3, #0]
 8006a0e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	3301      	adds	r3, #1
 8006a14:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006a16:	693b      	ldr	r3, [r7, #16]
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 8U);
 8006a1c:	68fb      	ldr	r3, [r7, #12]
 8006a1e:	781b      	ldrb	r3, [r3, #0]
 8006a20:	021a      	lsls	r2, r3, #8
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	4313      	orrs	r3, r2
 8006a26:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	3301      	adds	r3, #1
 8006a2c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006a2e:	693b      	ldr	r3, [r7, #16]
 8006a30:	3b01      	subs	r3, #1
 8006a32:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 16U);
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	781b      	ldrb	r3, [r3, #0]
 8006a38:	041a      	lsls	r2, r3, #16
 8006a3a:	68bb      	ldr	r3, [r7, #8]
 8006a3c:	4313      	orrs	r3, r2
 8006a3e:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006a40:	68fb      	ldr	r3, [r7, #12]
 8006a42:	3301      	adds	r3, #1
 8006a44:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006a46:	693b      	ldr	r3, [r7, #16]
 8006a48:	3b01      	subs	r3, #1
 8006a4a:	613b      	str	r3, [r7, #16]
      data |= ((uint32_t)(*tmp) << 24U);
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	781b      	ldrb	r3, [r3, #0]
 8006a50:	061a      	lsls	r2, r3, #24
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	4313      	orrs	r3, r2
 8006a56:	60bb      	str	r3, [r7, #8]
      tmp++;
 8006a58:	68fb      	ldr	r3, [r7, #12]
 8006a5a:	3301      	adds	r3, #1
 8006a5c:	60fb      	str	r3, [r7, #12]
      dataremaining--;
 8006a5e:	693b      	ldr	r3, [r7, #16]
 8006a60:	3b01      	subs	r3, #1
 8006a62:	613b      	str	r3, [r7, #16]
      (void)SDMMC_WriteFIFO(hsd->Instance, &data);
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	f107 0208 	add.w	r2, r7, #8
 8006a6c:	4611      	mov	r1, r2
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f001 fba1 	bl	80081b6 <SDMMC_WriteFIFO>
    for(count = 0U; count < 8U; count++)
 8006a74:	697b      	ldr	r3, [r7, #20]
 8006a76:	3301      	adds	r3, #1
 8006a78:	617b      	str	r3, [r7, #20]
 8006a7a:	697b      	ldr	r3, [r7, #20]
 8006a7c:	2b07      	cmp	r3, #7
 8006a7e:	d9c4      	bls.n	8006a0a <SD_Write_IT+0x20>
    }

    hsd->pTxBuffPtr = tmp;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	68fa      	ldr	r2, [r7, #12]
 8006a84:	621a      	str	r2, [r3, #32]
    hsd->TxXferSize = dataremaining;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	693a      	ldr	r2, [r7, #16]
 8006a8a:	625a      	str	r2, [r3, #36]	; 0x24
  }
}
 8006a8c:	bf00      	nop
 8006a8e:	3718      	adds	r7, #24
 8006a90:	46bd      	mov	sp, r7
 8006a92:	bd80      	pop	{r7, pc}

08006a94 <HAL_SDEx_Read_DMADoubleBuffer0CpltCallback>:
  * @brief Read DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8006a94:	b480      	push	{r7}
 8006a96:	b083      	sub	sp, #12
 8006a98:	af00      	add	r7, sp, #0
 8006a9a:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8006a9c:	bf00      	nop
 8006a9e:	370c      	adds	r7, #12
 8006aa0:	46bd      	mov	sp, r7
 8006aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa6:	4770      	bx	lr

08006aa8 <HAL_SDEx_Read_DMADoubleBuffer1CpltCallback>:
  * @brief Read DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Read_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8006aa8:	b480      	push	{r7}
 8006aaa:	b083      	sub	sp, #12
 8006aac:	af00      	add	r7, sp, #0
 8006aae:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Read_DMADoubleBuffer1CpltCallback can be implemented in the user file
   */
}
 8006ab0:	bf00      	nop
 8006ab2:	370c      	adds	r7, #12
 8006ab4:	46bd      	mov	sp, r7
 8006ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aba:	4770      	bx	lr

08006abc <HAL_SDEx_Write_DMADoubleBuffer0CpltCallback>:
  * @brief Write DMA Buffer 0 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer0CpltCallback(SD_HandleTypeDef *hsd)
{
 8006abc:	b480      	push	{r7}
 8006abe:	b083      	sub	sp, #12
 8006ac0:	af00      	add	r7, sp, #0
 8006ac2:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8006ac4:	bf00      	nop
 8006ac6:	370c      	adds	r7, #12
 8006ac8:	46bd      	mov	sp, r7
 8006aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ace:	4770      	bx	lr

08006ad0 <HAL_SDEx_Write_DMADoubleBuffer1CpltCallback>:
  * @brief Write DMA Buffer 1 Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
__weak void HAL_SDEx_Write_DMADoubleBuffer1CpltCallback(SD_HandleTypeDef *hsd)
{
 8006ad0:	b480      	push	{r7}
 8006ad2:	b083      	sub	sp, #12
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SDEx_Write_DMADoubleBuffer0CpltCallback can be implemented in the user file
   */
}
 8006ad8:	bf00      	nop
 8006ada:	370c      	adds	r7, #12
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ae4:	b580      	push	{r7, lr}
 8006ae6:	b084      	sub	sp, #16
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d101      	bne.n	8006af6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006af2:	2301      	movs	r3, #1
 8006af4:	e095      	b.n	8006c22 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006afa:	2b00      	cmp	r3, #0
 8006afc:	d108      	bne.n	8006b10 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	685b      	ldr	r3, [r3, #4]
 8006b02:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006b06:	d009      	beq.n	8006b1c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2200      	movs	r2, #0
 8006b0c:	61da      	str	r2, [r3, #28]
 8006b0e:	e005      	b.n	8006b1c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2200      	movs	r2, #0
 8006b14:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	2200      	movs	r2, #0
 8006b1a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2200      	movs	r2, #0
 8006b20:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006b28:	b2db      	uxtb	r3, r3
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d106      	bne.n	8006b3c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	2200      	movs	r2, #0
 8006b32:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006b36:	6878      	ldr	r0, [r7, #4]
 8006b38:	f7fa fa22 	bl	8000f80 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	2202      	movs	r2, #2
 8006b40:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	681b      	ldr	r3, [r3, #0]
 8006b48:	681a      	ldr	r2, [r3, #0]
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	681b      	ldr	r3, [r3, #0]
 8006b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b52:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	68db      	ldr	r3, [r3, #12]
 8006b58:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b5c:	d902      	bls.n	8006b64 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006b5e:	2300      	movs	r3, #0
 8006b60:	60fb      	str	r3, [r7, #12]
 8006b62:	e002      	b.n	8006b6a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006b64:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006b68:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 8006b72:	d007      	beq.n	8006b84 <HAL_SPI_Init+0xa0>
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	68db      	ldr	r3, [r3, #12]
 8006b78:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006b7c:	d002      	beq.n	8006b84 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	2200      	movs	r2, #0
 8006b82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	685b      	ldr	r3, [r3, #4]
 8006b88:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	689b      	ldr	r3, [r3, #8]
 8006b90:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8006b94:	431a      	orrs	r2, r3
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	691b      	ldr	r3, [r3, #16]
 8006b9a:	f003 0302 	and.w	r3, r3, #2
 8006b9e:	431a      	orrs	r2, r3
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	695b      	ldr	r3, [r3, #20]
 8006ba4:	f003 0301 	and.w	r3, r3, #1
 8006ba8:	431a      	orrs	r2, r3
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	699b      	ldr	r3, [r3, #24]
 8006bae:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006bb2:	431a      	orrs	r2, r3
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	69db      	ldr	r3, [r3, #28]
 8006bb8:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8006bbc:	431a      	orrs	r2, r3
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	6a1b      	ldr	r3, [r3, #32]
 8006bc2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006bc6:	ea42 0103 	orr.w	r1, r2, r3
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bce:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	430a      	orrs	r2, r1
 8006bd8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	699b      	ldr	r3, [r3, #24]
 8006bde:	0c1b      	lsrs	r3, r3, #16
 8006be0:	f003 0204 	and.w	r2, r3, #4
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006be8:	f003 0310 	and.w	r3, r3, #16
 8006bec:	431a      	orrs	r2, r3
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006bf2:	f003 0308 	and.w	r3, r3, #8
 8006bf6:	431a      	orrs	r2, r3
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	68db      	ldr	r3, [r3, #12]
 8006bfc:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8006c00:	ea42 0103 	orr.w	r1, r2, r3
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	430a      	orrs	r2, r1
 8006c10:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2200      	movs	r2, #0
 8006c16:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	2201      	movs	r2, #1
 8006c1c:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8006c20:	2300      	movs	r3, #0
}
 8006c22:	4618      	mov	r0, r3
 8006c24:	3710      	adds	r7, #16
 8006c26:	46bd      	mov	sp, r7
 8006c28:	bd80      	pop	{r7, pc}

08006c2a <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006c2a:	b580      	push	{r7, lr}
 8006c2c:	b088      	sub	sp, #32
 8006c2e:	af00      	add	r7, sp, #0
 8006c30:	60f8      	str	r0, [r7, #12]
 8006c32:	60b9      	str	r1, [r7, #8]
 8006c34:	603b      	str	r3, [r7, #0]
 8006c36:	4613      	mov	r3, r2
 8006c38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006c3a:	2300      	movs	r3, #0
 8006c3c:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006c44:	2b01      	cmp	r3, #1
 8006c46:	d101      	bne.n	8006c4c <HAL_SPI_Transmit+0x22>
 8006c48:	2302      	movs	r3, #2
 8006c4a:	e158      	b.n	8006efe <HAL_SPI_Transmit+0x2d4>
 8006c4c:	68fb      	ldr	r3, [r7, #12]
 8006c4e:	2201      	movs	r2, #1
 8006c50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006c54:	f7fa fc9c 	bl	8001590 <HAL_GetTick>
 8006c58:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8006c5a:	88fb      	ldrh	r3, [r7, #6]
 8006c5c:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006c5e:	68fb      	ldr	r3, [r7, #12]
 8006c60:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006c64:	b2db      	uxtb	r3, r3
 8006c66:	2b01      	cmp	r3, #1
 8006c68:	d002      	beq.n	8006c70 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8006c6a:	2302      	movs	r3, #2
 8006c6c:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c6e:	e13d      	b.n	8006eec <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d002      	beq.n	8006c7c <HAL_SPI_Transmit+0x52>
 8006c76:	88fb      	ldrh	r3, [r7, #6]
 8006c78:	2b00      	cmp	r3, #0
 8006c7a:	d102      	bne.n	8006c82 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8006c7c:	2301      	movs	r3, #1
 8006c7e:	77fb      	strb	r3, [r7, #31]
    goto error;
 8006c80:	e134      	b.n	8006eec <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2203      	movs	r2, #3
 8006c86:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	2200      	movs	r2, #0
 8006c8e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8006c90:	68fb      	ldr	r3, [r7, #12]
 8006c92:	68ba      	ldr	r2, [r7, #8]
 8006c94:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 8006c96:	68fb      	ldr	r3, [r7, #12]
 8006c98:	88fa      	ldrh	r2, [r7, #6]
 8006c9a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	88fa      	ldrh	r2, [r7, #6]
 8006ca0:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	2200      	movs	r2, #0
 8006cac:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8006cb0:	68fb      	ldr	r3, [r7, #12]
 8006cb2:	2200      	movs	r2, #0
 8006cb4:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	2200      	movs	r2, #0
 8006cbc:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006cc4:	68fb      	ldr	r3, [r7, #12]
 8006cc6:	689b      	ldr	r3, [r3, #8]
 8006cc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006ccc:	d10f      	bne.n	8006cee <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006cce:	68fb      	ldr	r3, [r7, #12]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	681a      	ldr	r2, [r3, #0]
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006cdc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	681b      	ldr	r3, [r3, #0]
 8006ce8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006cec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006cf8:	2b40      	cmp	r3, #64	; 0x40
 8006cfa:	d007      	beq.n	8006d0c <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	681a      	ldr	r2, [r3, #0]
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006d0a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	68db      	ldr	r3, [r3, #12]
 8006d10:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006d14:	d94b      	bls.n	8006dae <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	685b      	ldr	r3, [r3, #4]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d002      	beq.n	8006d24 <HAL_SPI_Transmit+0xfa>
 8006d1e:	8afb      	ldrh	r3, [r7, #22]
 8006d20:	2b01      	cmp	r3, #1
 8006d22:	d13e      	bne.n	8006da2 <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d28:	881a      	ldrh	r2, [r3, #0]
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d34:	1c9a      	adds	r2, r3, #2
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d3e:	b29b      	uxth	r3, r3
 8006d40:	3b01      	subs	r3, #1
 8006d42:	b29a      	uxth	r2, r3
 8006d44:	68fb      	ldr	r3, [r7, #12]
 8006d46:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006d48:	e02b      	b.n	8006da2 <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	689b      	ldr	r3, [r3, #8]
 8006d50:	f003 0302 	and.w	r3, r3, #2
 8006d54:	2b02      	cmp	r3, #2
 8006d56:	d112      	bne.n	8006d7e <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006d58:	68fb      	ldr	r3, [r7, #12]
 8006d5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d5c:	881a      	ldrh	r2, [r3, #0]
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006d68:	1c9a      	adds	r2, r3, #2
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006d6e:	68fb      	ldr	r3, [r7, #12]
 8006d70:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006d72:	b29b      	uxth	r3, r3
 8006d74:	3b01      	subs	r3, #1
 8006d76:	b29a      	uxth	r2, r3
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006d7c:	e011      	b.n	8006da2 <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006d7e:	f7fa fc07 	bl	8001590 <HAL_GetTick>
 8006d82:	4602      	mov	r2, r0
 8006d84:	69bb      	ldr	r3, [r7, #24]
 8006d86:	1ad3      	subs	r3, r2, r3
 8006d88:	683a      	ldr	r2, [r7, #0]
 8006d8a:	429a      	cmp	r2, r3
 8006d8c:	d803      	bhi.n	8006d96 <HAL_SPI_Transmit+0x16c>
 8006d8e:	683b      	ldr	r3, [r7, #0]
 8006d90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006d94:	d102      	bne.n	8006d9c <HAL_SPI_Transmit+0x172>
 8006d96:	683b      	ldr	r3, [r7, #0]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d102      	bne.n	8006da2 <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 8006d9c:	2303      	movs	r3, #3
 8006d9e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006da0:	e0a4      	b.n	8006eec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006da2:	68fb      	ldr	r3, [r7, #12]
 8006da4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006da6:	b29b      	uxth	r3, r3
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d1ce      	bne.n	8006d4a <HAL_SPI_Transmit+0x120>
 8006dac:	e07c      	b.n	8006ea8 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	685b      	ldr	r3, [r3, #4]
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d002      	beq.n	8006dbc <HAL_SPI_Transmit+0x192>
 8006db6:	8afb      	ldrh	r3, [r7, #22]
 8006db8:	2b01      	cmp	r3, #1
 8006dba:	d170      	bne.n	8006e9e <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006dc0:	b29b      	uxth	r3, r3
 8006dc2:	2b01      	cmp	r3, #1
 8006dc4:	d912      	bls.n	8006dec <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dca:	881a      	ldrh	r2, [r3, #0]
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dd2:	68fb      	ldr	r3, [r7, #12]
 8006dd4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dd6:	1c9a      	adds	r2, r3, #2
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006de0:	b29b      	uxth	r3, r3
 8006de2:	3b02      	subs	r3, #2
 8006de4:	b29a      	uxth	r2, r3
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006dea:	e058      	b.n	8006e9e <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006df0:	68fb      	ldr	r3, [r7, #12]
 8006df2:	681b      	ldr	r3, [r3, #0]
 8006df4:	330c      	adds	r3, #12
 8006df6:	7812      	ldrb	r2, [r2, #0]
 8006df8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8006dfa:	68fb      	ldr	r3, [r7, #12]
 8006dfc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dfe:	1c5a      	adds	r2, r3, #1
 8006e00:	68fb      	ldr	r3, [r7, #12]
 8006e02:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8006e04:	68fb      	ldr	r3, [r7, #12]
 8006e06:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e08:	b29b      	uxth	r3, r3
 8006e0a:	3b01      	subs	r3, #1
 8006e0c:	b29a      	uxth	r2, r3
 8006e0e:	68fb      	ldr	r3, [r7, #12]
 8006e10:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 8006e12:	e044      	b.n	8006e9e <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e14:	68fb      	ldr	r3, [r7, #12]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	689b      	ldr	r3, [r3, #8]
 8006e1a:	f003 0302 	and.w	r3, r3, #2
 8006e1e:	2b02      	cmp	r3, #2
 8006e20:	d12b      	bne.n	8006e7a <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 8006e22:	68fb      	ldr	r3, [r7, #12]
 8006e24:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	2b01      	cmp	r3, #1
 8006e2a:	d912      	bls.n	8006e52 <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e30:	881a      	ldrh	r2, [r3, #0]
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e3c:	1c9a      	adds	r2, r3, #2
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8006e42:	68fb      	ldr	r3, [r7, #12]
 8006e44:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e46:	b29b      	uxth	r3, r3
 8006e48:	3b02      	subs	r3, #2
 8006e4a:	b29a      	uxth	r2, r3
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e50:	e025      	b.n	8006e9e <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006e56:	68fb      	ldr	r3, [r7, #12]
 8006e58:	681b      	ldr	r3, [r3, #0]
 8006e5a:	330c      	adds	r3, #12
 8006e5c:	7812      	ldrb	r2, [r2, #0]
 8006e5e:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006e64:	1c5a      	adds	r2, r3, #1
 8006e66:	68fb      	ldr	r3, [r7, #12]
 8006e68:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 8006e6a:	68fb      	ldr	r3, [r7, #12]
 8006e6c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	3b01      	subs	r3, #1
 8006e72:	b29a      	uxth	r2, r3
 8006e74:	68fb      	ldr	r3, [r7, #12]
 8006e76:	87da      	strh	r2, [r3, #62]	; 0x3e
 8006e78:	e011      	b.n	8006e9e <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006e7a:	f7fa fb89 	bl	8001590 <HAL_GetTick>
 8006e7e:	4602      	mov	r2, r0
 8006e80:	69bb      	ldr	r3, [r7, #24]
 8006e82:	1ad3      	subs	r3, r2, r3
 8006e84:	683a      	ldr	r2, [r7, #0]
 8006e86:	429a      	cmp	r2, r3
 8006e88:	d803      	bhi.n	8006e92 <HAL_SPI_Transmit+0x268>
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e90:	d102      	bne.n	8006e98 <HAL_SPI_Transmit+0x26e>
 8006e92:	683b      	ldr	r3, [r7, #0]
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d102      	bne.n	8006e9e <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 8006e98:	2303      	movs	r3, #3
 8006e9a:	77fb      	strb	r3, [r7, #31]
          goto error;
 8006e9c:	e026      	b.n	8006eec <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006ea2:	b29b      	uxth	r3, r3
 8006ea4:	2b00      	cmp	r3, #0
 8006ea6:	d1b5      	bne.n	8006e14 <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ea8:	69ba      	ldr	r2, [r7, #24]
 8006eaa:	6839      	ldr	r1, [r7, #0]
 8006eac:	68f8      	ldr	r0, [r7, #12]
 8006eae:	f000 fce3 	bl	8007878 <SPI_EndRxTxTransaction>
 8006eb2:	4603      	mov	r3, r0
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d002      	beq.n	8006ebe <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	2220      	movs	r2, #32
 8006ebc:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ebe:	68fb      	ldr	r3, [r7, #12]
 8006ec0:	689b      	ldr	r3, [r3, #8]
 8006ec2:	2b00      	cmp	r3, #0
 8006ec4:	d10a      	bne.n	8006edc <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006ec6:	2300      	movs	r3, #0
 8006ec8:	613b      	str	r3, [r7, #16]
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	681b      	ldr	r3, [r3, #0]
 8006ece:	68db      	ldr	r3, [r3, #12]
 8006ed0:	613b      	str	r3, [r7, #16]
 8006ed2:	68fb      	ldr	r3, [r7, #12]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	689b      	ldr	r3, [r3, #8]
 8006ed8:	613b      	str	r3, [r7, #16]
 8006eda:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	d002      	beq.n	8006eea <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	77fb      	strb	r3, [r7, #31]
 8006ee8:	e000      	b.n	8006eec <HAL_SPI_Transmit+0x2c2>
  }

error:
 8006eea:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	2201      	movs	r2, #1
 8006ef0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006ef4:	68fb      	ldr	r3, [r7, #12]
 8006ef6:	2200      	movs	r2, #0
 8006ef8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8006efc:	7ffb      	ldrb	r3, [r7, #31]
}
 8006efe:	4618      	mov	r0, r3
 8006f00:	3720      	adds	r7, #32
 8006f02:	46bd      	mov	sp, r7
 8006f04:	bd80      	pop	{r7, pc}

08006f06 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006f06:	b580      	push	{r7, lr}
 8006f08:	b088      	sub	sp, #32
 8006f0a:	af02      	add	r7, sp, #8
 8006f0c:	60f8      	str	r0, [r7, #12]
 8006f0e:	60b9      	str	r1, [r7, #8]
 8006f10:	603b      	str	r3, [r7, #0]
 8006f12:	4613      	mov	r3, r2
 8006f14:	80fb      	strh	r3, [r7, #6]
  __IO uint32_t tmpreg = 0U;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8006f16:	2300      	movs	r3, #0
 8006f18:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	685b      	ldr	r3, [r3, #4]
 8006f1e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006f22:	d112      	bne.n	8006f4a <HAL_SPI_Receive+0x44>
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	689b      	ldr	r3, [r3, #8]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d10e      	bne.n	8006f4a <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8006f2c:	68fb      	ldr	r3, [r7, #12]
 8006f2e:	2204      	movs	r2, #4
 8006f30:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8006f34:	88fa      	ldrh	r2, [r7, #6]
 8006f36:	683b      	ldr	r3, [r7, #0]
 8006f38:	9300      	str	r3, [sp, #0]
 8006f3a:	4613      	mov	r3, r2
 8006f3c:	68ba      	ldr	r2, [r7, #8]
 8006f3e:	68b9      	ldr	r1, [r7, #8]
 8006f40:	68f8      	ldr	r0, [r7, #12]
 8006f42:	f000 f910 	bl	8007166 <HAL_SPI_TransmitReceive>
 8006f46:	4603      	mov	r3, r0
 8006f48:	e109      	b.n	800715e <HAL_SPI_Receive+0x258>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8006f50:	2b01      	cmp	r3, #1
 8006f52:	d101      	bne.n	8006f58 <HAL_SPI_Receive+0x52>
 8006f54:	2302      	movs	r3, #2
 8006f56:	e102      	b.n	800715e <HAL_SPI_Receive+0x258>
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	2201      	movs	r2, #1
 8006f5c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f60:	f7fa fb16 	bl	8001590 <HAL_GetTick>
 8006f64:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006f66:	68fb      	ldr	r3, [r7, #12]
 8006f68:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8006f6c:	b2db      	uxtb	r3, r3
 8006f6e:	2b01      	cmp	r3, #1
 8006f70:	d002      	beq.n	8006f78 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8006f72:	2302      	movs	r3, #2
 8006f74:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f76:	e0e9      	b.n	800714c <HAL_SPI_Receive+0x246>
  }

  if ((pData == NULL) || (Size == 0U))
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d002      	beq.n	8006f84 <HAL_SPI_Receive+0x7e>
 8006f7e:	88fb      	ldrh	r3, [r7, #6]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d102      	bne.n	8006f8a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8006f84:	2301      	movs	r3, #1
 8006f86:	75fb      	strb	r3, [r7, #23]
    goto error;
 8006f88:	e0e0      	b.n	800714c <HAL_SPI_Receive+0x246>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8006f8a:	68fb      	ldr	r3, [r7, #12]
 8006f8c:	2204      	movs	r2, #4
 8006f8e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	68ba      	ldr	r2, [r7, #8]
 8006f9c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = Size;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	88fa      	ldrh	r2, [r7, #6]
 8006fa2:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = Size;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	88fa      	ldrh	r2, [r7, #6]
 8006faa:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2200      	movs	r2, #0
 8006fb2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = 0U;
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	2200      	movs	r2, #0
 8006fb8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = 0U;
 8006fba:	68fb      	ldr	r3, [r7, #12]
 8006fbc:	2200      	movs	r2, #0
 8006fbe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxISR       = NULL;
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	2200      	movs	r2, #0
 8006fc4:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	2200      	movs	r2, #0
 8006fca:	651a      	str	r2, [r3, #80]	; 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fcc:	68fb      	ldr	r3, [r7, #12]
 8006fce:	68db      	ldr	r3, [r3, #12]
 8006fd0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8006fd4:	d908      	bls.n	8006fe8 <HAL_SPI_Receive+0xe2>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	685a      	ldr	r2, [r3, #4]
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	681b      	ldr	r3, [r3, #0]
 8006fe0:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8006fe4:	605a      	str	r2, [r3, #4]
 8006fe6:	e007      	b.n	8006ff8 <HAL_SPI_Receive+0xf2>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	685a      	ldr	r2, [r3, #4]
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006ff6:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	689b      	ldr	r3, [r3, #8]
 8006ffc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007000:	d10f      	bne.n	8007022 <HAL_SPI_Receive+0x11c>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	681a      	ldr	r2, [r3, #0]
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007010:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8007012:	68fb      	ldr	r3, [r7, #12]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	681a      	ldr	r2, [r3, #0]
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8007020:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800702c:	2b40      	cmp	r3, #64	; 0x40
 800702e:	d007      	beq.n	8007040 <HAL_SPI_Receive+0x13a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	681a      	ldr	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800703e:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 8007040:	68fb      	ldr	r3, [r7, #12]
 8007042:	68db      	ldr	r3, [r3, #12]
 8007044:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007048:	d867      	bhi.n	800711a <HAL_SPI_Receive+0x214>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800704a:	e030      	b.n	80070ae <HAL_SPI_Receive+0x1a8>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	681b      	ldr	r3, [r3, #0]
 8007050:	689b      	ldr	r3, [r3, #8]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b01      	cmp	r3, #1
 8007058:	d117      	bne.n	800708a <HAL_SPI_Receive+0x184>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	f103 020c 	add.w	r2, r3, #12
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007066:	7812      	ldrb	r2, [r2, #0]
 8007068:	b2d2      	uxtb	r2, r2
 800706a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007070:	1c5a      	adds	r2, r3, #1
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007076:	68fb      	ldr	r3, [r7, #12]
 8007078:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 800707c:	b29b      	uxth	r3, r3
 800707e:	3b01      	subs	r3, #1
 8007080:	b29a      	uxth	r2, r3
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 8007088:	e011      	b.n	80070ae <HAL_SPI_Receive+0x1a8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800708a:	f7fa fa81 	bl	8001590 <HAL_GetTick>
 800708e:	4602      	mov	r2, r0
 8007090:	693b      	ldr	r3, [r7, #16]
 8007092:	1ad3      	subs	r3, r2, r3
 8007094:	683a      	ldr	r2, [r7, #0]
 8007096:	429a      	cmp	r2, r3
 8007098:	d803      	bhi.n	80070a2 <HAL_SPI_Receive+0x19c>
 800709a:	683b      	ldr	r3, [r7, #0]
 800709c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070a0:	d102      	bne.n	80070a8 <HAL_SPI_Receive+0x1a2>
 80070a2:	683b      	ldr	r3, [r7, #0]
 80070a4:	2b00      	cmp	r3, #0
 80070a6:	d102      	bne.n	80070ae <HAL_SPI_Receive+0x1a8>
        {
          errorcode = HAL_TIMEOUT;
 80070a8:	2303      	movs	r3, #3
 80070aa:	75fb      	strb	r3, [r7, #23]
          goto error;
 80070ac:	e04e      	b.n	800714c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070b4:	b29b      	uxth	r3, r3
 80070b6:	2b00      	cmp	r3, #0
 80070b8:	d1c8      	bne.n	800704c <HAL_SPI_Receive+0x146>
 80070ba:	e034      	b.n	8007126 <HAL_SPI_Receive+0x220>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	689b      	ldr	r3, [r3, #8]
 80070c2:	f003 0301 	and.w	r3, r3, #1
 80070c6:	2b01      	cmp	r3, #1
 80070c8:	d115      	bne.n	80070f6 <HAL_SPI_Receive+0x1f0>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070ca:	68fb      	ldr	r3, [r7, #12]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	68da      	ldr	r2, [r3, #12]
 80070d0:	68fb      	ldr	r3, [r7, #12]
 80070d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d4:	b292      	uxth	r2, r2
 80070d6:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070d8:	68fb      	ldr	r3, [r7, #12]
 80070da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070dc:	1c9a      	adds	r2, r3, #2
 80070de:	68fb      	ldr	r3, [r7, #12]
 80070e0:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 80070e2:	68fb      	ldr	r3, [r7, #12]
 80070e4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	3b01      	subs	r3, #1
 80070ec:	b29a      	uxth	r2, r3
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
 80070f4:	e011      	b.n	800711a <HAL_SPI_Receive+0x214>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80070f6:	f7fa fa4b 	bl	8001590 <HAL_GetTick>
 80070fa:	4602      	mov	r2, r0
 80070fc:	693b      	ldr	r3, [r7, #16]
 80070fe:	1ad3      	subs	r3, r2, r3
 8007100:	683a      	ldr	r2, [r7, #0]
 8007102:	429a      	cmp	r2, r3
 8007104:	d803      	bhi.n	800710e <HAL_SPI_Receive+0x208>
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	f1b3 3fff 	cmp.w	r3, #4294967295
 800710c:	d102      	bne.n	8007114 <HAL_SPI_Receive+0x20e>
 800710e:	683b      	ldr	r3, [r7, #0]
 8007110:	2b00      	cmp	r3, #0
 8007112:	d102      	bne.n	800711a <HAL_SPI_Receive+0x214>
        {
          errorcode = HAL_TIMEOUT;
 8007114:	2303      	movs	r3, #3
 8007116:	75fb      	strb	r3, [r7, #23]
          goto error;
 8007118:	e018      	b.n	800714c <HAL_SPI_Receive+0x246>
    while (hspi->RxXferCount > 0U)
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007120:	b29b      	uxth	r3, r3
 8007122:	2b00      	cmp	r3, #0
 8007124:	d1ca      	bne.n	80070bc <HAL_SPI_Receive+0x1b6>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	6839      	ldr	r1, [r7, #0]
 800712a:	68f8      	ldr	r0, [r7, #12]
 800712c:	f000 fb4c 	bl	80077c8 <SPI_EndRxTransaction>
 8007130:	4603      	mov	r3, r0
 8007132:	2b00      	cmp	r3, #0
 8007134:	d002      	beq.n	800713c <HAL_SPI_Receive+0x236>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	2220      	movs	r2, #32
 800713a:	661a      	str	r2, [r3, #96]	; 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007140:	2b00      	cmp	r3, #0
 8007142:	d002      	beq.n	800714a <HAL_SPI_Receive+0x244>
  {
    errorcode = HAL_ERROR;
 8007144:	2301      	movs	r3, #1
 8007146:	75fb      	strb	r3, [r7, #23]
 8007148:	e000      	b.n	800714c <HAL_SPI_Receive+0x246>
  }

error :
 800714a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	2201      	movs	r2, #1
 8007150:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2200      	movs	r2, #0
 8007158:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 800715c:	7dfb      	ldrb	r3, [r7, #23]
}
 800715e:	4618      	mov	r0, r3
 8007160:	3718      	adds	r7, #24
 8007162:	46bd      	mov	sp, r7
 8007164:	bd80      	pop	{r7, pc}

08007166 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8007166:	b580      	push	{r7, lr}
 8007168:	b08a      	sub	sp, #40	; 0x28
 800716a:	af00      	add	r7, sp, #0
 800716c:	60f8      	str	r0, [r7, #12]
 800716e:	60b9      	str	r1, [r7, #8]
 8007170:	607a      	str	r2, [r7, #4]
 8007172:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8007174:	2301      	movs	r3, #1
 8007176:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8007178:	2300      	movs	r3, #0
 800717a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800717e:	68fb      	ldr	r3, [r7, #12]
 8007180:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007184:	2b01      	cmp	r3, #1
 8007186:	d101      	bne.n	800718c <HAL_SPI_TransmitReceive+0x26>
 8007188:	2302      	movs	r3, #2
 800718a:	e1fb      	b.n	8007584 <HAL_SPI_TransmitReceive+0x41e>
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	2201      	movs	r2, #1
 8007190:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8007194:	f7fa f9fc 	bl	8001590 <HAL_GetTick>
 8007198:	61f8      	str	r0, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800719a:	68fb      	ldr	r3, [r7, #12]
 800719c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80071a0:	76fb      	strb	r3, [r7, #27]
  tmp_mode            = hspi->Init.Mode;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	685b      	ldr	r3, [r3, #4]
 80071a6:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 80071a8:	887b      	ldrh	r3, [r7, #2]
 80071aa:	827b      	strh	r3, [r7, #18]
  initial_RxXferCount = Size;
 80071ac:	887b      	ldrh	r3, [r7, #2]
 80071ae:	823b      	strh	r3, [r7, #16]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80071b0:	7efb      	ldrb	r3, [r7, #27]
 80071b2:	2b01      	cmp	r3, #1
 80071b4:	d00e      	beq.n	80071d4 <HAL_SPI_TransmitReceive+0x6e>
 80071b6:	697b      	ldr	r3, [r7, #20]
 80071b8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80071bc:	d106      	bne.n	80071cc <HAL_SPI_TransmitReceive+0x66>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	689b      	ldr	r3, [r3, #8]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	d102      	bne.n	80071cc <HAL_SPI_TransmitReceive+0x66>
 80071c6:	7efb      	ldrb	r3, [r7, #27]
 80071c8:	2b04      	cmp	r3, #4
 80071ca:	d003      	beq.n	80071d4 <HAL_SPI_TransmitReceive+0x6e>
  {
    errorcode = HAL_BUSY;
 80071cc:	2302      	movs	r3, #2
 80071ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80071d2:	e1cd      	b.n	8007570 <HAL_SPI_TransmitReceive+0x40a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80071d4:	68bb      	ldr	r3, [r7, #8]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d005      	beq.n	80071e6 <HAL_SPI_TransmitReceive+0x80>
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	2b00      	cmp	r3, #0
 80071de:	d002      	beq.n	80071e6 <HAL_SPI_TransmitReceive+0x80>
 80071e0:	887b      	ldrh	r3, [r7, #2]
 80071e2:	2b00      	cmp	r3, #0
 80071e4:	d103      	bne.n	80071ee <HAL_SPI_TransmitReceive+0x88>
  {
    errorcode = HAL_ERROR;
 80071e6:	2301      	movs	r3, #1
 80071e8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    goto error;
 80071ec:	e1c0      	b.n	8007570 <HAL_SPI_TransmitReceive+0x40a>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80071f4:	b2db      	uxtb	r3, r3
 80071f6:	2b04      	cmp	r3, #4
 80071f8:	d003      	beq.n	8007202 <HAL_SPI_TransmitReceive+0x9c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2205      	movs	r2, #5
 80071fe:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8007202:	68fb      	ldr	r3, [r7, #12]
 8007204:	2200      	movs	r2, #0
 8007206:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8007208:	68fb      	ldr	r3, [r7, #12]
 800720a:	687a      	ldr	r2, [r7, #4]
 800720c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	887a      	ldrh	r2, [r7, #2]
 8007212:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->RxXferSize  = Size;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	887a      	ldrh	r2, [r7, #2]
 800721a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	68ba      	ldr	r2, [r7, #8]
 8007222:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	887a      	ldrh	r2, [r7, #2]
 8007228:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	887a      	ldrh	r2, [r7, #2]
 800722e:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	2200      	movs	r2, #0
 8007234:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2200      	movs	r2, #0
 800723a:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	68db      	ldr	r3, [r3, #12]
 8007240:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007244:	d802      	bhi.n	800724c <HAL_SPI_TransmitReceive+0xe6>
 8007246:	8a3b      	ldrh	r3, [r7, #16]
 8007248:	2b01      	cmp	r3, #1
 800724a:	d908      	bls.n	800725e <HAL_SPI_TransmitReceive+0xf8>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	685a      	ldr	r2, [r3, #4]
 8007252:	68fb      	ldr	r3, [r7, #12]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800725a:	605a      	str	r2, [r3, #4]
 800725c:	e007      	b.n	800726e <HAL_SPI_TransmitReceive+0x108>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800725e:	68fb      	ldr	r3, [r7, #12]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	685a      	ldr	r2, [r3, #4]
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800726c:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007278:	2b40      	cmp	r3, #64	; 0x40
 800727a:	d007      	beq.n	800728c <HAL_SPI_TransmitReceive+0x126>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800727c:	68fb      	ldr	r3, [r7, #12]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	681a      	ldr	r2, [r3, #0]
 8007282:	68fb      	ldr	r3, [r7, #12]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800728a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800728c:	68fb      	ldr	r3, [r7, #12]
 800728e:	68db      	ldr	r3, [r3, #12]
 8007290:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 8007294:	d97c      	bls.n	8007390 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007296:	68fb      	ldr	r3, [r7, #12]
 8007298:	685b      	ldr	r3, [r3, #4]
 800729a:	2b00      	cmp	r3, #0
 800729c:	d002      	beq.n	80072a4 <HAL_SPI_TransmitReceive+0x13e>
 800729e:	8a7b      	ldrh	r3, [r7, #18]
 80072a0:	2b01      	cmp	r3, #1
 80072a2:	d169      	bne.n	8007378 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072a4:	68fb      	ldr	r3, [r7, #12]
 80072a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072a8:	881a      	ldrh	r2, [r3, #0]
 80072aa:	68fb      	ldr	r3, [r7, #12]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072b4:	1c9a      	adds	r2, r3, #2
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 80072ba:	68fb      	ldr	r3, [r7, #12]
 80072bc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072be:	b29b      	uxth	r3, r3
 80072c0:	3b01      	subs	r3, #1
 80072c2:	b29a      	uxth	r2, r3
 80072c4:	68fb      	ldr	r3, [r7, #12]
 80072c6:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072c8:	e056      	b.n	8007378 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80072ca:	68fb      	ldr	r3, [r7, #12]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f003 0302 	and.w	r3, r3, #2
 80072d4:	2b02      	cmp	r3, #2
 80072d6:	d11b      	bne.n	8007310 <HAL_SPI_TransmitReceive+0x1aa>
 80072d8:	68fb      	ldr	r3, [r7, #12]
 80072da:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80072dc:	b29b      	uxth	r3, r3
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d016      	beq.n	8007310 <HAL_SPI_TransmitReceive+0x1aa>
 80072e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072e4:	2b01      	cmp	r3, #1
 80072e6:	d113      	bne.n	8007310 <HAL_SPI_TransmitReceive+0x1aa>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072ec:	881a      	ldrh	r2, [r3, #0]
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80072f8:	1c9a      	adds	r2, r3, #2
 80072fa:	68fb      	ldr	r3, [r7, #12]
 80072fc:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007302:	b29b      	uxth	r3, r3
 8007304:	3b01      	subs	r3, #1
 8007306:	b29a      	uxth	r2, r3
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800730c:	2300      	movs	r3, #0
 800730e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	689b      	ldr	r3, [r3, #8]
 8007316:	f003 0301 	and.w	r3, r3, #1
 800731a:	2b01      	cmp	r3, #1
 800731c:	d11c      	bne.n	8007358 <HAL_SPI_TransmitReceive+0x1f2>
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007324:	b29b      	uxth	r3, r3
 8007326:	2b00      	cmp	r3, #0
 8007328:	d016      	beq.n	8007358 <HAL_SPI_TransmitReceive+0x1f2>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	68da      	ldr	r2, [r3, #12]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007334:	b292      	uxth	r2, r2
 8007336:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800733c:	1c9a      	adds	r2, r3, #2
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8007342:	68fb      	ldr	r3, [r7, #12]
 8007344:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007348:	b29b      	uxth	r3, r3
 800734a:	3b01      	subs	r3, #1
 800734c:	b29a      	uxth	r2, r3
 800734e:	68fb      	ldr	r3, [r7, #12]
 8007350:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8007354:	2301      	movs	r3, #1
 8007356:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8007358:	f7fa f91a 	bl	8001590 <HAL_GetTick>
 800735c:	4602      	mov	r2, r0
 800735e:	69fb      	ldr	r3, [r7, #28]
 8007360:	1ad3      	subs	r3, r2, r3
 8007362:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007364:	429a      	cmp	r2, r3
 8007366:	d807      	bhi.n	8007378 <HAL_SPI_TransmitReceive+0x212>
 8007368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800736a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800736e:	d003      	beq.n	8007378 <HAL_SPI_TransmitReceive+0x212>
      {
        errorcode = HAL_TIMEOUT;
 8007370:	2303      	movs	r3, #3
 8007372:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007376:	e0fb      	b.n	8007570 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800737c:	b29b      	uxth	r3, r3
 800737e:	2b00      	cmp	r3, #0
 8007380:	d1a3      	bne.n	80072ca <HAL_SPI_TransmitReceive+0x164>
 8007382:	68fb      	ldr	r3, [r7, #12]
 8007384:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007388:	b29b      	uxth	r3, r3
 800738a:	2b00      	cmp	r3, #0
 800738c:	d19d      	bne.n	80072ca <HAL_SPI_TransmitReceive+0x164>
 800738e:	e0df      	b.n	8007550 <HAL_SPI_TransmitReceive+0x3ea>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	685b      	ldr	r3, [r3, #4]
 8007394:	2b00      	cmp	r3, #0
 8007396:	d003      	beq.n	80073a0 <HAL_SPI_TransmitReceive+0x23a>
 8007398:	8a7b      	ldrh	r3, [r7, #18]
 800739a:	2b01      	cmp	r3, #1
 800739c:	f040 80cb 	bne.w	8007536 <HAL_SPI_TransmitReceive+0x3d0>
    {
      if (hspi->TxXferCount > 1U)
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073a4:	b29b      	uxth	r3, r3
 80073a6:	2b01      	cmp	r3, #1
 80073a8:	d912      	bls.n	80073d0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ae:	881a      	ldrh	r2, [r3, #0]
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073ba:	1c9a      	adds	r2, r3, #2
 80073bc:	68fb      	ldr	r3, [r7, #12]
 80073be:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073c4:	b29b      	uxth	r3, r3
 80073c6:	3b02      	subs	r3, #2
 80073c8:	b29a      	uxth	r2, r3
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80073ce:	e0b2      	b.n	8007536 <HAL_SPI_TransmitReceive+0x3d0>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80073d4:	68fb      	ldr	r3, [r7, #12]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	330c      	adds	r3, #12
 80073da:	7812      	ldrb	r2, [r2, #0]
 80073dc:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80073e2:	1c5a      	adds	r2, r3, #1
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80073ec:	b29b      	uxth	r3, r3
 80073ee:	3b01      	subs	r3, #1
 80073f0:	b29a      	uxth	r2, r3
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80073f6:	e09e      	b.n	8007536 <HAL_SPI_TransmitReceive+0x3d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80073f8:	68fb      	ldr	r3, [r7, #12]
 80073fa:	681b      	ldr	r3, [r3, #0]
 80073fc:	689b      	ldr	r3, [r3, #8]
 80073fe:	f003 0302 	and.w	r3, r3, #2
 8007402:	2b02      	cmp	r3, #2
 8007404:	d134      	bne.n	8007470 <HAL_SPI_TransmitReceive+0x30a>
 8007406:	68fb      	ldr	r3, [r7, #12]
 8007408:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800740a:	b29b      	uxth	r3, r3
 800740c:	2b00      	cmp	r3, #0
 800740e:	d02f      	beq.n	8007470 <HAL_SPI_TransmitReceive+0x30a>
 8007410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007412:	2b01      	cmp	r3, #1
 8007414:	d12c      	bne.n	8007470 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800741a:	b29b      	uxth	r3, r3
 800741c:	2b01      	cmp	r3, #1
 800741e:	d912      	bls.n	8007446 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007424:	881a      	ldrh	r2, [r3, #0]
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007430:	1c9a      	adds	r2, r3, #2
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 8007436:	68fb      	ldr	r3, [r7, #12]
 8007438:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800743a:	b29b      	uxth	r3, r3
 800743c:	3b02      	subs	r3, #2
 800743e:	b29a      	uxth	r2, r3
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	87da      	strh	r2, [r3, #62]	; 0x3e
 8007444:	e012      	b.n	800746c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	681b      	ldr	r3, [r3, #0]
 800744e:	330c      	adds	r3, #12
 8007450:	7812      	ldrb	r2, [r2, #0]
 8007452:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007458:	1c5a      	adds	r2, r3, #1
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8007462:	b29b      	uxth	r3, r3
 8007464:	3b01      	subs	r3, #1
 8007466:	b29a      	uxth	r2, r3
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	87da      	strh	r2, [r3, #62]	; 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800746c:	2300      	movs	r3, #0
 800746e:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	689b      	ldr	r3, [r3, #8]
 8007476:	f003 0301 	and.w	r3, r3, #1
 800747a:	2b01      	cmp	r3, #1
 800747c:	d148      	bne.n	8007510 <HAL_SPI_TransmitReceive+0x3aa>
 800747e:	68fb      	ldr	r3, [r7, #12]
 8007480:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007484:	b29b      	uxth	r3, r3
 8007486:	2b00      	cmp	r3, #0
 8007488:	d042      	beq.n	8007510 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007490:	b29b      	uxth	r3, r3
 8007492:	2b01      	cmp	r3, #1
 8007494:	d923      	bls.n	80074de <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	68da      	ldr	r2, [r3, #12]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a0:	b292      	uxth	r2, r2
 80074a2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a8:	1c9a      	adds	r2, r3, #2
 80074aa:	68fb      	ldr	r3, [r7, #12]
 80074ac:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount -= 2U;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80074b4:	b29b      	uxth	r3, r3
 80074b6:	3b02      	subs	r3, #2
 80074b8:	b29a      	uxth	r2, r3
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
          if (hspi->RxXferCount <= 1U)
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 80074c6:	b29b      	uxth	r3, r3
 80074c8:	2b01      	cmp	r3, #1
 80074ca:	d81f      	bhi.n	800750c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80074cc:	68fb      	ldr	r3, [r7, #12]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	685a      	ldr	r2, [r3, #4]
 80074d2:	68fb      	ldr	r3, [r7, #12]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80074da:	605a      	str	r2, [r3, #4]
 80074dc:	e016      	b.n	800750c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80074de:	68fb      	ldr	r3, [r7, #12]
 80074e0:	681b      	ldr	r3, [r3, #0]
 80074e2:	f103 020c 	add.w	r2, r3, #12
 80074e6:	68fb      	ldr	r3, [r7, #12]
 80074e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074ea:	7812      	ldrb	r2, [r2, #0]
 80074ec:	b2d2      	uxtb	r2, r2
 80074ee:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f4:	1c5a      	adds	r2, r3, #1
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	641a      	str	r2, [r3, #64]	; 0x40
          hspi->RxXferCount--;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007500:	b29b      	uxth	r3, r3
 8007502:	3b01      	subs	r3, #1
 8007504:	b29a      	uxth	r2, r3
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800750c:	2301      	movs	r3, #1
 800750e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007510:	f7fa f83e 	bl	8001590 <HAL_GetTick>
 8007514:	4602      	mov	r2, r0
 8007516:	69fb      	ldr	r3, [r7, #28]
 8007518:	1ad3      	subs	r3, r2, r3
 800751a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800751c:	429a      	cmp	r2, r3
 800751e:	d803      	bhi.n	8007528 <HAL_SPI_TransmitReceive+0x3c2>
 8007520:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007522:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007526:	d102      	bne.n	800752e <HAL_SPI_TransmitReceive+0x3c8>
 8007528:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800752a:	2b00      	cmp	r3, #0
 800752c:	d103      	bne.n	8007536 <HAL_SPI_TransmitReceive+0x3d0>
      {
        errorcode = HAL_TIMEOUT;
 800752e:	2303      	movs	r3, #3
 8007530:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
        goto error;
 8007534:	e01c      	b.n	8007570 <HAL_SPI_TransmitReceive+0x40a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800753a:	b29b      	uxth	r3, r3
 800753c:	2b00      	cmp	r3, #0
 800753e:	f47f af5b 	bne.w	80073f8 <HAL_SPI_TransmitReceive+0x292>
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	f8b3 3046 	ldrh.w	r3, [r3, #70]	; 0x46
 8007548:	b29b      	uxth	r3, r3
 800754a:	2b00      	cmp	r3, #0
 800754c:	f47f af54 	bne.w	80073f8 <HAL_SPI_TransmitReceive+0x292>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007550:	69fa      	ldr	r2, [r7, #28]
 8007552:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8007554:	68f8      	ldr	r0, [r7, #12]
 8007556:	f000 f98f 	bl	8007878 <SPI_EndRxTxTransaction>
 800755a:	4603      	mov	r3, r0
 800755c:	2b00      	cmp	r3, #0
 800755e:	d006      	beq.n	800756e <HAL_SPI_TransmitReceive+0x408>
  {
    errorcode = HAL_ERROR;
 8007560:	2301      	movs	r3, #1
 8007562:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2220      	movs	r2, #32
 800756a:	661a      	str	r2, [r3, #96]	; 0x60
 800756c:	e000      	b.n	8007570 <HAL_SPI_TransmitReceive+0x40a>
  }

error :
 800756e:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	2201      	movs	r2, #1
 8007574:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  __HAL_UNLOCK(hspi);
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	2200      	movs	r2, #0
 800757c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8007580:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
}
 8007584:	4618      	mov	r0, r3
 8007586:	3728      	adds	r7, #40	; 0x28
 8007588:	46bd      	mov	sp, r7
 800758a:	bd80      	pop	{r7, pc}

0800758c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800758c:	b580      	push	{r7, lr}
 800758e:	b088      	sub	sp, #32
 8007590:	af00      	add	r7, sp, #0
 8007592:	60f8      	str	r0, [r7, #12]
 8007594:	60b9      	str	r1, [r7, #8]
 8007596:	603b      	str	r3, [r7, #0]
 8007598:	4613      	mov	r3, r2
 800759a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800759c:	f7f9 fff8 	bl	8001590 <HAL_GetTick>
 80075a0:	4602      	mov	r2, r0
 80075a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80075a4:	1a9b      	subs	r3, r3, r2
 80075a6:	683a      	ldr	r2, [r7, #0]
 80075a8:	4413      	add	r3, r2
 80075aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80075ac:	f7f9 fff0 	bl	8001590 <HAL_GetTick>
 80075b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80075b2:	4b39      	ldr	r3, [pc, #228]	; (8007698 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	015b      	lsls	r3, r3, #5
 80075b8:	0d1b      	lsrs	r3, r3, #20
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	fb02 f303 	mul.w	r3, r2, r3
 80075c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075c2:	e054      	b.n	800766e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80075ca:	d050      	beq.n	800766e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075cc:	f7f9 ffe0 	bl	8001590 <HAL_GetTick>
 80075d0:	4602      	mov	r2, r0
 80075d2:	69bb      	ldr	r3, [r7, #24]
 80075d4:	1ad3      	subs	r3, r2, r3
 80075d6:	69fa      	ldr	r2, [r7, #28]
 80075d8:	429a      	cmp	r2, r3
 80075da:	d902      	bls.n	80075e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80075dc:	69fb      	ldr	r3, [r7, #28]
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d13d      	bne.n	800765e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075e2:	68fb      	ldr	r3, [r7, #12]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	685a      	ldr	r2, [r3, #4]
 80075e8:	68fb      	ldr	r3, [r7, #12]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80075f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	685b      	ldr	r3, [r3, #4]
 80075f6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80075fa:	d111      	bne.n	8007620 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	689b      	ldr	r3, [r3, #8]
 8007600:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007604:	d004      	beq.n	8007610 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	689b      	ldr	r3, [r3, #8]
 800760a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800760e:	d107      	bne.n	8007620 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007610:	68fb      	ldr	r3, [r7, #12]
 8007612:	681b      	ldr	r3, [r3, #0]
 8007614:	681a      	ldr	r2, [r3, #0]
 8007616:	68fb      	ldr	r3, [r7, #12]
 8007618:	681b      	ldr	r3, [r3, #0]
 800761a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800761e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007620:	68fb      	ldr	r3, [r7, #12]
 8007622:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007624:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007628:	d10f      	bne.n	800764a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	681a      	ldr	r2, [r3, #0]
 8007630:	68fb      	ldr	r3, [r7, #12]
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007638:	601a      	str	r2, [r3, #0]
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	681a      	ldr	r2, [r3, #0]
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007648:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2201      	movs	r2, #1
 800764e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 800765a:	2303      	movs	r3, #3
 800765c:	e017      	b.n	800768e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800765e:	697b      	ldr	r3, [r7, #20]
 8007660:	2b00      	cmp	r3, #0
 8007662:	d101      	bne.n	8007668 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007664:	2300      	movs	r3, #0
 8007666:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	3b01      	subs	r3, #1
 800766c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	689a      	ldr	r2, [r3, #8]
 8007674:	68bb      	ldr	r3, [r7, #8]
 8007676:	4013      	ands	r3, r2
 8007678:	68ba      	ldr	r2, [r7, #8]
 800767a:	429a      	cmp	r2, r3
 800767c:	bf0c      	ite	eq
 800767e:	2301      	moveq	r3, #1
 8007680:	2300      	movne	r3, #0
 8007682:	b2db      	uxtb	r3, r3
 8007684:	461a      	mov	r2, r3
 8007686:	79fb      	ldrb	r3, [r7, #7]
 8007688:	429a      	cmp	r2, r3
 800768a:	d19b      	bne.n	80075c4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800768c:	2300      	movs	r3, #0
}
 800768e:	4618      	mov	r0, r3
 8007690:	3720      	adds	r7, #32
 8007692:	46bd      	mov	sp, r7
 8007694:	bd80      	pop	{r7, pc}
 8007696:	bf00      	nop
 8007698:	20000000 	.word	0x20000000

0800769c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800769c:	b580      	push	{r7, lr}
 800769e:	b08a      	sub	sp, #40	; 0x28
 80076a0:	af00      	add	r7, sp, #0
 80076a2:	60f8      	str	r0, [r7, #12]
 80076a4:	60b9      	str	r1, [r7, #8]
 80076a6:	607a      	str	r2, [r7, #4]
 80076a8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80076aa:	2300      	movs	r3, #0
 80076ac:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80076ae:	f7f9 ff6f 	bl	8001590 <HAL_GetTick>
 80076b2:	4602      	mov	r2, r0
 80076b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80076b6:	1a9b      	subs	r3, r3, r2
 80076b8:	683a      	ldr	r2, [r7, #0]
 80076ba:	4413      	add	r3, r2
 80076bc:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80076be:	f7f9 ff67 	bl	8001590 <HAL_GetTick>
 80076c2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80076c4:	68fb      	ldr	r3, [r7, #12]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	330c      	adds	r3, #12
 80076ca:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076cc:	4b3d      	ldr	r3, [pc, #244]	; (80077c4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80076ce:	681a      	ldr	r2, [r3, #0]
 80076d0:	4613      	mov	r3, r2
 80076d2:	009b      	lsls	r3, r3, #2
 80076d4:	4413      	add	r3, r2
 80076d6:	00da      	lsls	r2, r3, #3
 80076d8:	1ad3      	subs	r3, r2, r3
 80076da:	0d1b      	lsrs	r3, r3, #20
 80076dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80076de:	fb02 f303 	mul.w	r3, r2, r3
 80076e2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80076e4:	e060      	b.n	80077a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80076e6:	68bb      	ldr	r3, [r7, #8]
 80076e8:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80076ec:	d107      	bne.n	80076fe <SPI_WaitFifoStateUntilTimeout+0x62>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d104      	bne.n	80076fe <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80076f4:	69fb      	ldr	r3, [r7, #28]
 80076f6:	781b      	ldrb	r3, [r3, #0]
 80076f8:	b2db      	uxtb	r3, r3
 80076fa:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80076fc:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80076fe:	683b      	ldr	r3, [r7, #0]
 8007700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007704:	d050      	beq.n	80077a8 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8007706:	f7f9 ff43 	bl	8001590 <HAL_GetTick>
 800770a:	4602      	mov	r2, r0
 800770c:	6a3b      	ldr	r3, [r7, #32]
 800770e:	1ad3      	subs	r3, r2, r3
 8007710:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007712:	429a      	cmp	r2, r3
 8007714:	d902      	bls.n	800771c <SPI_WaitFifoStateUntilTimeout+0x80>
 8007716:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007718:	2b00      	cmp	r3, #0
 800771a:	d13d      	bne.n	8007798 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800771c:	68fb      	ldr	r3, [r7, #12]
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	685a      	ldr	r2, [r3, #4]
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800772a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007734:	d111      	bne.n	800775a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8007736:	68fb      	ldr	r3, [r7, #12]
 8007738:	689b      	ldr	r3, [r3, #8]
 800773a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800773e:	d004      	beq.n	800774a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	689b      	ldr	r3, [r3, #8]
 8007744:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007748:	d107      	bne.n	800775a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	681b      	ldr	r3, [r3, #0]
 800774e:	681a      	ldr	r2, [r3, #0]
 8007750:	68fb      	ldr	r3, [r7, #12]
 8007752:	681b      	ldr	r3, [r3, #0]
 8007754:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007758:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800775e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007762:	d10f      	bne.n	8007784 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	681a      	ldr	r2, [r3, #0]
 800776a:	68fb      	ldr	r3, [r7, #12]
 800776c:	681b      	ldr	r3, [r3, #0]
 800776e:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007772:	601a      	str	r2, [r3, #0]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	681a      	ldr	r2, [r3, #0]
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007782:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	2201      	movs	r2, #1
 8007788:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	2200      	movs	r2, #0
 8007790:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8007794:	2303      	movs	r3, #3
 8007796:	e010      	b.n	80077ba <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d101      	bne.n	80077a2 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800779e:	2300      	movs	r3, #0
 80077a0:	627b      	str	r3, [r7, #36]	; 0x24
      }
      count--;
 80077a2:	69bb      	ldr	r3, [r7, #24]
 80077a4:	3b01      	subs	r3, #1
 80077a6:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	689a      	ldr	r2, [r3, #8]
 80077ae:	68bb      	ldr	r3, [r7, #8]
 80077b0:	4013      	ands	r3, r2
 80077b2:	687a      	ldr	r2, [r7, #4]
 80077b4:	429a      	cmp	r2, r3
 80077b6:	d196      	bne.n	80076e6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80077b8:	2300      	movs	r3, #0
}
 80077ba:	4618      	mov	r0, r3
 80077bc:	3728      	adds	r7, #40	; 0x28
 80077be:	46bd      	mov	sp, r7
 80077c0:	bd80      	pop	{r7, pc}
 80077c2:	bf00      	nop
 80077c4:	20000000 	.word	0x20000000

080077c8 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af02      	add	r7, sp, #8
 80077ce:	60f8      	str	r0, [r7, #12]
 80077d0:	60b9      	str	r1, [r7, #8]
 80077d2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	685b      	ldr	r3, [r3, #4]
 80077d8:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80077dc:	d111      	bne.n	8007802 <SPI_EndRxTransaction+0x3a>
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	689b      	ldr	r3, [r3, #8]
 80077e2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80077e6:	d004      	beq.n	80077f2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	689b      	ldr	r3, [r3, #8]
 80077ec:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80077f0:	d107      	bne.n	8007802 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	681a      	ldr	r2, [r3, #0]
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007800:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	9300      	str	r3, [sp, #0]
 8007806:	68bb      	ldr	r3, [r7, #8]
 8007808:	2200      	movs	r2, #0
 800780a:	2180      	movs	r1, #128	; 0x80
 800780c:	68f8      	ldr	r0, [r7, #12]
 800780e:	f7ff febd 	bl	800758c <SPI_WaitFlagStateUntilTimeout>
 8007812:	4603      	mov	r3, r0
 8007814:	2b00      	cmp	r3, #0
 8007816:	d007      	beq.n	8007828 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007818:	68fb      	ldr	r3, [r7, #12]
 800781a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800781c:	f043 0220 	orr.w	r2, r3, #32
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8007824:	2303      	movs	r3, #3
 8007826:	e023      	b.n	8007870 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	685b      	ldr	r3, [r3, #4]
 800782c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8007830:	d11d      	bne.n	800786e <SPI_EndRxTransaction+0xa6>
 8007832:	68fb      	ldr	r3, [r7, #12]
 8007834:	689b      	ldr	r3, [r3, #8]
 8007836:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800783a:	d004      	beq.n	8007846 <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	689b      	ldr	r3, [r3, #8]
 8007840:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007844:	d113      	bne.n	800786e <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	9300      	str	r3, [sp, #0]
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	2200      	movs	r2, #0
 800784e:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8007852:	68f8      	ldr	r0, [r7, #12]
 8007854:	f7ff ff22 	bl	800769c <SPI_WaitFifoStateUntilTimeout>
 8007858:	4603      	mov	r3, r0
 800785a:	2b00      	cmp	r3, #0
 800785c:	d007      	beq.n	800786e <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007862:	f043 0220 	orr.w	r2, r3, #32
 8007866:	68fb      	ldr	r3, [r7, #12]
 8007868:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_TIMEOUT;
 800786a:	2303      	movs	r3, #3
 800786c:	e000      	b.n	8007870 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800786e:	2300      	movs	r3, #0
}
 8007870:	4618      	mov	r0, r3
 8007872:	3710      	adds	r7, #16
 8007874:	46bd      	mov	sp, r7
 8007876:	bd80      	pop	{r7, pc}

08007878 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8007878:	b580      	push	{r7, lr}
 800787a:	b086      	sub	sp, #24
 800787c:	af02      	add	r7, sp, #8
 800787e:	60f8      	str	r0, [r7, #12]
 8007880:	60b9      	str	r1, [r7, #8]
 8007882:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	9300      	str	r3, [sp, #0]
 8007888:	68bb      	ldr	r3, [r7, #8]
 800788a:	2200      	movs	r2, #0
 800788c:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8007890:	68f8      	ldr	r0, [r7, #12]
 8007892:	f7ff ff03 	bl	800769c <SPI_WaitFifoStateUntilTimeout>
 8007896:	4603      	mov	r3, r0
 8007898:	2b00      	cmp	r3, #0
 800789a:	d007      	beq.n	80078ac <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800789c:	68fb      	ldr	r3, [r7, #12]
 800789e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078a0:	f043 0220 	orr.w	r2, r3, #32
 80078a4:	68fb      	ldr	r3, [r7, #12]
 80078a6:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80078a8:	2303      	movs	r3, #3
 80078aa:	e027      	b.n	80078fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	9300      	str	r3, [sp, #0]
 80078b0:	68bb      	ldr	r3, [r7, #8]
 80078b2:	2200      	movs	r2, #0
 80078b4:	2180      	movs	r1, #128	; 0x80
 80078b6:	68f8      	ldr	r0, [r7, #12]
 80078b8:	f7ff fe68 	bl	800758c <SPI_WaitFlagStateUntilTimeout>
 80078bc:	4603      	mov	r3, r0
 80078be:	2b00      	cmp	r3, #0
 80078c0:	d007      	beq.n	80078d2 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078c6:	f043 0220 	orr.w	r2, r3, #32
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80078ce:	2303      	movs	r3, #3
 80078d0:	e014      	b.n	80078fc <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80078d2:	687b      	ldr	r3, [r7, #4]
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	68bb      	ldr	r3, [r7, #8]
 80078d8:	2200      	movs	r2, #0
 80078da:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 80078de:	68f8      	ldr	r0, [r7, #12]
 80078e0:	f7ff fedc 	bl	800769c <SPI_WaitFifoStateUntilTimeout>
 80078e4:	4603      	mov	r3, r0
 80078e6:	2b00      	cmp	r3, #0
 80078e8:	d007      	beq.n	80078fa <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80078ee:	f043 0220 	orr.w	r2, r3, #32
 80078f2:	68fb      	ldr	r3, [r7, #12]
 80078f4:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 80078f6:	2303      	movs	r3, #3
 80078f8:	e000      	b.n	80078fc <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 80078fa:	2300      	movs	r3, #0
}
 80078fc:	4618      	mov	r0, r3
 80078fe:	3710      	adds	r7, #16
 8007900:	46bd      	mov	sp, r7
 8007902:	bd80      	pop	{r7, pc}

08007904 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007904:	b580      	push	{r7, lr}
 8007906:	b082      	sub	sp, #8
 8007908:	af00      	add	r7, sp, #0
 800790a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	2b00      	cmp	r3, #0
 8007910:	d101      	bne.n	8007916 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007912:	2301      	movs	r3, #1
 8007914:	e049      	b.n	80079aa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800791c:	b2db      	uxtb	r3, r3
 800791e:	2b00      	cmp	r3, #0
 8007920:	d106      	bne.n	8007930 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	2200      	movs	r2, #0
 8007926:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800792a:	6878      	ldr	r0, [r7, #4]
 800792c:	f7f9 fd52 	bl	80013d4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	2202      	movs	r2, #2
 8007934:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681a      	ldr	r2, [r3, #0]
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	3304      	adds	r3, #4
 8007940:	4619      	mov	r1, r3
 8007942:	4610      	mov	r0, r2
 8007944:	f000 fa50 	bl	8007de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	2201      	movs	r2, #1
 800794c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	2201      	movs	r2, #1
 8007954:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	2201      	movs	r2, #1
 800795c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8007960:	687b      	ldr	r3, [r7, #4]
 8007962:	2201      	movs	r2, #1
 8007964:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	2201      	movs	r2, #1
 800796c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	2201      	movs	r2, #1
 8007974:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2201      	movs	r2, #1
 8007984:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	2201      	movs	r2, #1
 800798c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	2201      	movs	r2, #1
 8007994:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2201      	movs	r2, #1
 80079a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80079a8:	2300      	movs	r3, #0
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3708      	adds	r7, #8
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80079b2:	b580      	push	{r7, lr}
 80079b4:	b082      	sub	sp, #8
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80079ba:	687b      	ldr	r3, [r7, #4]
 80079bc:	681b      	ldr	r3, [r3, #0]
 80079be:	691b      	ldr	r3, [r3, #16]
 80079c0:	f003 0302 	and.w	r3, r3, #2
 80079c4:	2b02      	cmp	r3, #2
 80079c6:	d122      	bne.n	8007a0e <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80079c8:	687b      	ldr	r3, [r7, #4]
 80079ca:	681b      	ldr	r3, [r3, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	f003 0302 	and.w	r3, r3, #2
 80079d2:	2b02      	cmp	r3, #2
 80079d4:	d11b      	bne.n	8007a0e <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	681b      	ldr	r3, [r3, #0]
 80079da:	f06f 0202 	mvn.w	r2, #2
 80079de:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80079e0:	687b      	ldr	r3, [r7, #4]
 80079e2:	2201      	movs	r2, #1
 80079e4:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	681b      	ldr	r3, [r3, #0]
 80079ea:	699b      	ldr	r3, [r3, #24]
 80079ec:	f003 0303 	and.w	r3, r3, #3
 80079f0:	2b00      	cmp	r3, #0
 80079f2:	d003      	beq.n	80079fc <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80079f4:	6878      	ldr	r0, [r7, #4]
 80079f6:	f000 f9d8 	bl	8007daa <HAL_TIM_IC_CaptureCallback>
 80079fa:	e005      	b.n	8007a08 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80079fc:	6878      	ldr	r0, [r7, #4]
 80079fe:	f000 f9ca 	bl	8007d96 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a02:	6878      	ldr	r0, [r7, #4]
 8007a04:	f000 f9db 	bl	8007dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a08:	687b      	ldr	r3, [r7, #4]
 8007a0a:	2200      	movs	r2, #0
 8007a0c:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8007a0e:	687b      	ldr	r3, [r7, #4]
 8007a10:	681b      	ldr	r3, [r3, #0]
 8007a12:	691b      	ldr	r3, [r3, #16]
 8007a14:	f003 0304 	and.w	r3, r3, #4
 8007a18:	2b04      	cmp	r3, #4
 8007a1a:	d122      	bne.n	8007a62 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	68db      	ldr	r3, [r3, #12]
 8007a22:	f003 0304 	and.w	r3, r3, #4
 8007a26:	2b04      	cmp	r3, #4
 8007a28:	d11b      	bne.n	8007a62 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f06f 0204 	mvn.w	r2, #4
 8007a32:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	2202      	movs	r2, #2
 8007a38:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	699b      	ldr	r3, [r3, #24]
 8007a40:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d003      	beq.n	8007a50 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a48:	6878      	ldr	r0, [r7, #4]
 8007a4a:	f000 f9ae 	bl	8007daa <HAL_TIM_IC_CaptureCallback>
 8007a4e:	e005      	b.n	8007a5c <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007a50:	6878      	ldr	r0, [r7, #4]
 8007a52:	f000 f9a0 	bl	8007d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 f9b1 	bl	8007dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	691b      	ldr	r3, [r3, #16]
 8007a68:	f003 0308 	and.w	r3, r3, #8
 8007a6c:	2b08      	cmp	r3, #8
 8007a6e:	d122      	bne.n	8007ab6 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8007a70:	687b      	ldr	r3, [r7, #4]
 8007a72:	681b      	ldr	r3, [r3, #0]
 8007a74:	68db      	ldr	r3, [r3, #12]
 8007a76:	f003 0308 	and.w	r3, r3, #8
 8007a7a:	2b08      	cmp	r3, #8
 8007a7c:	d11b      	bne.n	8007ab6 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	681b      	ldr	r3, [r3, #0]
 8007a82:	f06f 0208 	mvn.w	r2, #8
 8007a86:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	2204      	movs	r2, #4
 8007a8c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	69db      	ldr	r3, [r3, #28]
 8007a94:	f003 0303 	and.w	r3, r3, #3
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d003      	beq.n	8007aa4 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f000 f984 	bl	8007daa <HAL_TIM_IC_CaptureCallback>
 8007aa2:	e005      	b.n	8007ab0 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007aa4:	6878      	ldr	r0, [r7, #4]
 8007aa6:	f000 f976 	bl	8007d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f000 f987 	bl	8007dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	2200      	movs	r2, #0
 8007ab4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	681b      	ldr	r3, [r3, #0]
 8007aba:	691b      	ldr	r3, [r3, #16]
 8007abc:	f003 0310 	and.w	r3, r3, #16
 8007ac0:	2b10      	cmp	r3, #16
 8007ac2:	d122      	bne.n	8007b0a <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	68db      	ldr	r3, [r3, #12]
 8007aca:	f003 0310 	and.w	r3, r3, #16
 8007ace:	2b10      	cmp	r3, #16
 8007ad0:	d11b      	bne.n	8007b0a <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	f06f 0210 	mvn.w	r2, #16
 8007ada:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	2208      	movs	r2, #8
 8007ae0:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	69db      	ldr	r3, [r3, #28]
 8007ae8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d003      	beq.n	8007af8 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007af0:	6878      	ldr	r0, [r7, #4]
 8007af2:	f000 f95a 	bl	8007daa <HAL_TIM_IC_CaptureCallback>
 8007af6:	e005      	b.n	8007b04 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007af8:	6878      	ldr	r0, [r7, #4]
 8007afa:	f000 f94c 	bl	8007d96 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f95d 	bl	8007dbe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	2200      	movs	r2, #0
 8007b08:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	681b      	ldr	r3, [r3, #0]
 8007b0e:	691b      	ldr	r3, [r3, #16]
 8007b10:	f003 0301 	and.w	r3, r3, #1
 8007b14:	2b01      	cmp	r3, #1
 8007b16:	d10e      	bne.n	8007b36 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	f003 0301 	and.w	r3, r3, #1
 8007b22:	2b01      	cmp	r3, #1
 8007b24:	d107      	bne.n	8007b36 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007b26:	687b      	ldr	r3, [r7, #4]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	f06f 0201 	mvn.w	r2, #1
 8007b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8007b30:	6878      	ldr	r0, [r7, #4]
 8007b32:	f000 f926 	bl	8007d82 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	681b      	ldr	r3, [r3, #0]
 8007b3a:	691b      	ldr	r3, [r3, #16]
 8007b3c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b40:	2b80      	cmp	r3, #128	; 0x80
 8007b42:	d10e      	bne.n	8007b62 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	681b      	ldr	r3, [r3, #0]
 8007b48:	68db      	ldr	r3, [r3, #12]
 8007b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b4e:	2b80      	cmp	r3, #128	; 0x80
 8007b50:	d107      	bne.n	8007b62 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007b52:	687b      	ldr	r3, [r7, #4]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007b5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007b5c:	6878      	ldr	r0, [r7, #4]
 8007b5e:	f000 fb09 	bl	8008174 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	681b      	ldr	r3, [r3, #0]
 8007b66:	691b      	ldr	r3, [r3, #16]
 8007b68:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007b6c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007b70:	d10e      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b7c:	2b80      	cmp	r3, #128	; 0x80
 8007b7e:	d107      	bne.n	8007b90 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007b88:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	f000 fafc 	bl	8008188 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	691b      	ldr	r3, [r3, #16]
 8007b96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b9a:	2b40      	cmp	r3, #64	; 0x40
 8007b9c:	d10e      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	68db      	ldr	r3, [r3, #12]
 8007ba4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007ba8:	2b40      	cmp	r3, #64	; 0x40
 8007baa:	d107      	bne.n	8007bbc <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007bb4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f000 f90b 	bl	8007dd2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007bbc:	687b      	ldr	r3, [r7, #4]
 8007bbe:	681b      	ldr	r3, [r3, #0]
 8007bc0:	691b      	ldr	r3, [r3, #16]
 8007bc2:	f003 0320 	and.w	r3, r3, #32
 8007bc6:	2b20      	cmp	r3, #32
 8007bc8:	d10e      	bne.n	8007be8 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007bca:	687b      	ldr	r3, [r7, #4]
 8007bcc:	681b      	ldr	r3, [r3, #0]
 8007bce:	68db      	ldr	r3, [r3, #12]
 8007bd0:	f003 0320 	and.w	r3, r3, #32
 8007bd4:	2b20      	cmp	r3, #32
 8007bd6:	d107      	bne.n	8007be8 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007bd8:	687b      	ldr	r3, [r7, #4]
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	f06f 0220 	mvn.w	r2, #32
 8007be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007be2:	6878      	ldr	r0, [r7, #4]
 8007be4:	f000 fabc 	bl	8008160 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007be8:	bf00      	nop
 8007bea:	3708      	adds	r7, #8
 8007bec:	46bd      	mov	sp, r7
 8007bee:	bd80      	pop	{r7, pc}

08007bf0 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b084      	sub	sp, #16
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007bfa:	2300      	movs	r3, #0
 8007bfc:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007c04:	2b01      	cmp	r3, #1
 8007c06:	d101      	bne.n	8007c0c <HAL_TIM_ConfigClockSource+0x1c>
 8007c08:	2302      	movs	r3, #2
 8007c0a:	e0b6      	b.n	8007d7a <HAL_TIM_ConfigClockSource+0x18a>
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	2201      	movs	r2, #1
 8007c10:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	2202      	movs	r2, #2
 8007c18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007c24:	68bb      	ldr	r3, [r7, #8]
 8007c26:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007c2a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007c2e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c30:	68bb      	ldr	r3, [r7, #8]
 8007c32:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c36:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	68ba      	ldr	r2, [r7, #8]
 8007c3e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007c40:	683b      	ldr	r3, [r7, #0]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c48:	d03e      	beq.n	8007cc8 <HAL_TIM_ConfigClockSource+0xd8>
 8007c4a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8007c4e:	f200 8087 	bhi.w	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c52:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c56:	f000 8086 	beq.w	8007d66 <HAL_TIM_ConfigClockSource+0x176>
 8007c5a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c5e:	d87f      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c60:	2b70      	cmp	r3, #112	; 0x70
 8007c62:	d01a      	beq.n	8007c9a <HAL_TIM_ConfigClockSource+0xaa>
 8007c64:	2b70      	cmp	r3, #112	; 0x70
 8007c66:	d87b      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c68:	2b60      	cmp	r3, #96	; 0x60
 8007c6a:	d050      	beq.n	8007d0e <HAL_TIM_ConfigClockSource+0x11e>
 8007c6c:	2b60      	cmp	r3, #96	; 0x60
 8007c6e:	d877      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c70:	2b50      	cmp	r3, #80	; 0x50
 8007c72:	d03c      	beq.n	8007cee <HAL_TIM_ConfigClockSource+0xfe>
 8007c74:	2b50      	cmp	r3, #80	; 0x50
 8007c76:	d873      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c78:	2b40      	cmp	r3, #64	; 0x40
 8007c7a:	d058      	beq.n	8007d2e <HAL_TIM_ConfigClockSource+0x13e>
 8007c7c:	2b40      	cmp	r3, #64	; 0x40
 8007c7e:	d86f      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c80:	2b30      	cmp	r3, #48	; 0x30
 8007c82:	d064      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0x15e>
 8007c84:	2b30      	cmp	r3, #48	; 0x30
 8007c86:	d86b      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c88:	2b20      	cmp	r3, #32
 8007c8a:	d060      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0x15e>
 8007c8c:	2b20      	cmp	r3, #32
 8007c8e:	d867      	bhi.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d05c      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0x15e>
 8007c94:	2b10      	cmp	r3, #16
 8007c96:	d05a      	beq.n	8007d4e <HAL_TIM_ConfigClockSource+0x15e>
 8007c98:	e062      	b.n	8007d60 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	6818      	ldr	r0, [r3, #0]
 8007c9e:	683b      	ldr	r3, [r7, #0]
 8007ca0:	6899      	ldr	r1, [r3, #8]
 8007ca2:	683b      	ldr	r3, [r7, #0]
 8007ca4:	685a      	ldr	r2, [r3, #4]
 8007ca6:	683b      	ldr	r3, [r7, #0]
 8007ca8:	68db      	ldr	r3, [r3, #12]
 8007caa:	f000 f9b1 	bl	8008010 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	681b      	ldr	r3, [r3, #0]
 8007cb2:	689b      	ldr	r3, [r3, #8]
 8007cb4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007cb6:	68bb      	ldr	r3, [r7, #8]
 8007cb8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8007cbc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	681b      	ldr	r3, [r3, #0]
 8007cc2:	68ba      	ldr	r2, [r7, #8]
 8007cc4:	609a      	str	r2, [r3, #8]
      break;
 8007cc6:	e04f      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	6818      	ldr	r0, [r3, #0]
 8007ccc:	683b      	ldr	r3, [r7, #0]
 8007cce:	6899      	ldr	r1, [r3, #8]
 8007cd0:	683b      	ldr	r3, [r7, #0]
 8007cd2:	685a      	ldr	r2, [r3, #4]
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	68db      	ldr	r3, [r3, #12]
 8007cd8:	f000 f99a 	bl	8008010 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	681b      	ldr	r3, [r3, #0]
 8007ce0:	689a      	ldr	r2, [r3, #8]
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007cea:	609a      	str	r2, [r3, #8]
      break;
 8007cec:	e03c      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6818      	ldr	r0, [r3, #0]
 8007cf2:	683b      	ldr	r3, [r7, #0]
 8007cf4:	6859      	ldr	r1, [r3, #4]
 8007cf6:	683b      	ldr	r3, [r7, #0]
 8007cf8:	68db      	ldr	r3, [r3, #12]
 8007cfa:	461a      	mov	r2, r3
 8007cfc:	f000 f90e 	bl	8007f1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	681b      	ldr	r3, [r3, #0]
 8007d04:	2150      	movs	r1, #80	; 0x50
 8007d06:	4618      	mov	r0, r3
 8007d08:	f000 f967 	bl	8007fda <TIM_ITRx_SetConfig>
      break;
 8007d0c:	e02c      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6818      	ldr	r0, [r3, #0]
 8007d12:	683b      	ldr	r3, [r7, #0]
 8007d14:	6859      	ldr	r1, [r3, #4]
 8007d16:	683b      	ldr	r3, [r7, #0]
 8007d18:	68db      	ldr	r3, [r3, #12]
 8007d1a:	461a      	mov	r2, r3
 8007d1c:	f000 f92d 	bl	8007f7a <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	2160      	movs	r1, #96	; 0x60
 8007d26:	4618      	mov	r0, r3
 8007d28:	f000 f957 	bl	8007fda <TIM_ITRx_SetConfig>
      break;
 8007d2c:	e01c      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	6818      	ldr	r0, [r3, #0]
 8007d32:	683b      	ldr	r3, [r7, #0]
 8007d34:	6859      	ldr	r1, [r3, #4]
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	68db      	ldr	r3, [r3, #12]
 8007d3a:	461a      	mov	r2, r3
 8007d3c:	f000 f8ee 	bl	8007f1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007d40:	687b      	ldr	r3, [r7, #4]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2140      	movs	r1, #64	; 0x40
 8007d46:	4618      	mov	r0, r3
 8007d48:	f000 f947 	bl	8007fda <TIM_ITRx_SetConfig>
      break;
 8007d4c:	e00c      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	681a      	ldr	r2, [r3, #0]
 8007d52:	683b      	ldr	r3, [r7, #0]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4619      	mov	r1, r3
 8007d58:	4610      	mov	r0, r2
 8007d5a:	f000 f93e 	bl	8007fda <TIM_ITRx_SetConfig>
      break;
 8007d5e:	e003      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007d60:	2301      	movs	r3, #1
 8007d62:	73fb      	strb	r3, [r7, #15]
      break;
 8007d64:	e000      	b.n	8007d68 <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007d66:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	2201      	movs	r2, #1
 8007d6c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	2200      	movs	r2, #0
 8007d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8007d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d7a:	4618      	mov	r0, r3
 8007d7c:	3710      	adds	r7, #16
 8007d7e:	46bd      	mov	sp, r7
 8007d80:	bd80      	pop	{r7, pc}

08007d82 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d82:	b480      	push	{r7}
 8007d84:	b083      	sub	sp, #12
 8007d86:	af00      	add	r7, sp, #0
 8007d88:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8007d8a:	bf00      	nop
 8007d8c:	370c      	adds	r7, #12
 8007d8e:	46bd      	mov	sp, r7
 8007d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d94:	4770      	bx	lr

08007d96 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007d96:	b480      	push	{r7}
 8007d98:	b083      	sub	sp, #12
 8007d9a:	af00      	add	r7, sp, #0
 8007d9c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007d9e:	bf00      	nop
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da8:	4770      	bx	lr

08007daa <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007daa:	b480      	push	{r7}
 8007dac:	b083      	sub	sp, #12
 8007dae:	af00      	add	r7, sp, #0
 8007db0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007db2:	bf00      	nop
 8007db4:	370c      	adds	r7, #12
 8007db6:	46bd      	mov	sp, r7
 8007db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dbc:	4770      	bx	lr

08007dbe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007dbe:	b480      	push	{r7}
 8007dc0:	b083      	sub	sp, #12
 8007dc2:	af00      	add	r7, sp, #0
 8007dc4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007dc6:	bf00      	nop
 8007dc8:	370c      	adds	r7, #12
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr

08007dd2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007dd2:	b480      	push	{r7}
 8007dd4:	b083      	sub	sp, #12
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007dda:	bf00      	nop
 8007ddc:	370c      	adds	r7, #12
 8007dde:	46bd      	mov	sp, r7
 8007de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007de4:	4770      	bx	lr
	...

08007de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b085      	sub	sp, #20
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
 8007df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	4a40      	ldr	r2, [pc, #256]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007dfc:	4293      	cmp	r3, r2
 8007dfe:	d013      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e06:	d00f      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	4a3d      	ldr	r2, [pc, #244]	; (8007f00 <TIM_Base_SetConfig+0x118>)
 8007e0c:	4293      	cmp	r3, r2
 8007e0e:	d00b      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	4a3c      	ldr	r2, [pc, #240]	; (8007f04 <TIM_Base_SetConfig+0x11c>)
 8007e14:	4293      	cmp	r3, r2
 8007e16:	d007      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	4a3b      	ldr	r2, [pc, #236]	; (8007f08 <TIM_Base_SetConfig+0x120>)
 8007e1c:	4293      	cmp	r3, r2
 8007e1e:	d003      	beq.n	8007e28 <TIM_Base_SetConfig+0x40>
 8007e20:	687b      	ldr	r3, [r7, #4]
 8007e22:	4a3a      	ldr	r2, [pc, #232]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007e24:	4293      	cmp	r3, r2
 8007e26:	d108      	bne.n	8007e3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007e30:	683b      	ldr	r3, [r7, #0]
 8007e32:	685b      	ldr	r3, [r3, #4]
 8007e34:	68fa      	ldr	r2, [r7, #12]
 8007e36:	4313      	orrs	r3, r2
 8007e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a2f      	ldr	r2, [pc, #188]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d01f      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007e48:	d01b      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a2c      	ldr	r2, [pc, #176]	; (8007f00 <TIM_Base_SetConfig+0x118>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d017      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a2b      	ldr	r2, [pc, #172]	; (8007f04 <TIM_Base_SetConfig+0x11c>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d013      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	4a2a      	ldr	r2, [pc, #168]	; (8007f08 <TIM_Base_SetConfig+0x120>)
 8007e5e:	4293      	cmp	r3, r2
 8007e60:	d00f      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	4a29      	ldr	r2, [pc, #164]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007e66:	4293      	cmp	r3, r2
 8007e68:	d00b      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	4a28      	ldr	r2, [pc, #160]	; (8007f10 <TIM_Base_SetConfig+0x128>)
 8007e6e:	4293      	cmp	r3, r2
 8007e70:	d007      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e72:	687b      	ldr	r3, [r7, #4]
 8007e74:	4a27      	ldr	r2, [pc, #156]	; (8007f14 <TIM_Base_SetConfig+0x12c>)
 8007e76:	4293      	cmp	r3, r2
 8007e78:	d003      	beq.n	8007e82 <TIM_Base_SetConfig+0x9a>
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	4a26      	ldr	r2, [pc, #152]	; (8007f18 <TIM_Base_SetConfig+0x130>)
 8007e7e:	4293      	cmp	r3, r2
 8007e80:	d108      	bne.n	8007e94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007e82:	68fb      	ldr	r3, [r7, #12]
 8007e84:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007e8a:	683b      	ldr	r3, [r7, #0]
 8007e8c:	68db      	ldr	r3, [r3, #12]
 8007e8e:	68fa      	ldr	r2, [r7, #12]
 8007e90:	4313      	orrs	r3, r2
 8007e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007e9a:	683b      	ldr	r3, [r7, #0]
 8007e9c:	695b      	ldr	r3, [r3, #20]
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	68fa      	ldr	r2, [r7, #12]
 8007ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007ea8:	683b      	ldr	r3, [r7, #0]
 8007eaa:	689a      	ldr	r2, [r3, #8]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	681a      	ldr	r2, [r3, #0]
 8007eb4:	687b      	ldr	r3, [r7, #4]
 8007eb6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	4a10      	ldr	r2, [pc, #64]	; (8007efc <TIM_Base_SetConfig+0x114>)
 8007ebc:	4293      	cmp	r3, r2
 8007ebe:	d00f      	beq.n	8007ee0 <TIM_Base_SetConfig+0xf8>
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	4a12      	ldr	r2, [pc, #72]	; (8007f0c <TIM_Base_SetConfig+0x124>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d00b      	beq.n	8007ee0 <TIM_Base_SetConfig+0xf8>
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	4a11      	ldr	r2, [pc, #68]	; (8007f10 <TIM_Base_SetConfig+0x128>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d007      	beq.n	8007ee0 <TIM_Base_SetConfig+0xf8>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	4a10      	ldr	r2, [pc, #64]	; (8007f14 <TIM_Base_SetConfig+0x12c>)
 8007ed4:	4293      	cmp	r3, r2
 8007ed6:	d003      	beq.n	8007ee0 <TIM_Base_SetConfig+0xf8>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	4a0f      	ldr	r2, [pc, #60]	; (8007f18 <TIM_Base_SetConfig+0x130>)
 8007edc:	4293      	cmp	r3, r2
 8007ede:	d103      	bne.n	8007ee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	691a      	ldr	r2, [r3, #16]
 8007ee4:	687b      	ldr	r3, [r7, #4]
 8007ee6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	2201      	movs	r2, #1
 8007eec:	615a      	str	r2, [r3, #20]
}
 8007eee:	bf00      	nop
 8007ef0:	3714      	adds	r7, #20
 8007ef2:	46bd      	mov	sp, r7
 8007ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef8:	4770      	bx	lr
 8007efa:	bf00      	nop
 8007efc:	40012c00 	.word	0x40012c00
 8007f00:	40000400 	.word	0x40000400
 8007f04:	40000800 	.word	0x40000800
 8007f08:	40000c00 	.word	0x40000c00
 8007f0c:	40013400 	.word	0x40013400
 8007f10:	40014000 	.word	0x40014000
 8007f14:	40014400 	.word	0x40014400
 8007f18:	40014800 	.word	0x40014800

08007f1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f1c:	b480      	push	{r7}
 8007f1e:	b087      	sub	sp, #28
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	60f8      	str	r0, [r7, #12]
 8007f24:	60b9      	str	r1, [r7, #8]
 8007f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	6a1b      	ldr	r3, [r3, #32]
 8007f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007f2e:	68fb      	ldr	r3, [r7, #12]
 8007f30:	6a1b      	ldr	r3, [r3, #32]
 8007f32:	f023 0201 	bic.w	r2, r3, #1
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	699b      	ldr	r3, [r3, #24]
 8007f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007f40:	693b      	ldr	r3, [r7, #16]
 8007f42:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	011b      	lsls	r3, r3, #4
 8007f4c:	693a      	ldr	r2, [r7, #16]
 8007f4e:	4313      	orrs	r3, r2
 8007f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007f52:	697b      	ldr	r3, [r7, #20]
 8007f54:	f023 030a 	bic.w	r3, r3, #10
 8007f58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007f5a:	697a      	ldr	r2, [r7, #20]
 8007f5c:	68bb      	ldr	r3, [r7, #8]
 8007f5e:	4313      	orrs	r3, r2
 8007f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007f62:	68fb      	ldr	r3, [r7, #12]
 8007f64:	693a      	ldr	r2, [r7, #16]
 8007f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	697a      	ldr	r2, [r7, #20]
 8007f6c:	621a      	str	r2, [r3, #32]
}
 8007f6e:	bf00      	nop
 8007f70:	371c      	adds	r7, #28
 8007f72:	46bd      	mov	sp, r7
 8007f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f78:	4770      	bx	lr

08007f7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007f7a:	b480      	push	{r7}
 8007f7c:	b087      	sub	sp, #28
 8007f7e:	af00      	add	r7, sp, #0
 8007f80:	60f8      	str	r0, [r7, #12]
 8007f82:	60b9      	str	r1, [r7, #8]
 8007f84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	6a1b      	ldr	r3, [r3, #32]
 8007f8a:	f023 0210 	bic.w	r2, r3, #16
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	699b      	ldr	r3, [r3, #24]
 8007f96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	6a1b      	ldr	r3, [r3, #32]
 8007f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007f9e:	697b      	ldr	r3, [r7, #20]
 8007fa0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007fa4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	031b      	lsls	r3, r3, #12
 8007faa:	697a      	ldr	r2, [r7, #20]
 8007fac:	4313      	orrs	r3, r2
 8007fae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007fb0:	693b      	ldr	r3, [r7, #16]
 8007fb2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007fb6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007fb8:	68bb      	ldr	r3, [r7, #8]
 8007fba:	011b      	lsls	r3, r3, #4
 8007fbc:	693a      	ldr	r2, [r7, #16]
 8007fbe:	4313      	orrs	r3, r2
 8007fc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007fc2:	68fb      	ldr	r3, [r7, #12]
 8007fc4:	697a      	ldr	r2, [r7, #20]
 8007fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	693a      	ldr	r2, [r7, #16]
 8007fcc:	621a      	str	r2, [r3, #32]
}
 8007fce:	bf00      	nop
 8007fd0:	371c      	adds	r7, #28
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fd8:	4770      	bx	lr

08007fda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007fda:	b480      	push	{r7}
 8007fdc:	b085      	sub	sp, #20
 8007fde:	af00      	add	r7, sp, #0
 8007fe0:	6078      	str	r0, [r7, #4]
 8007fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007fea:	68fb      	ldr	r3, [r7, #12]
 8007fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007ff0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007ff2:	683a      	ldr	r2, [r7, #0]
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	f043 0307 	orr.w	r3, r3, #7
 8007ffc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	68fa      	ldr	r2, [r7, #12]
 8008002:	609a      	str	r2, [r3, #8]
}
 8008004:	bf00      	nop
 8008006:	3714      	adds	r7, #20
 8008008:	46bd      	mov	sp, r7
 800800a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800800e:	4770      	bx	lr

08008010 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8008010:	b480      	push	{r7}
 8008012:	b087      	sub	sp, #28
 8008014:	af00      	add	r7, sp, #0
 8008016:	60f8      	str	r0, [r7, #12]
 8008018:	60b9      	str	r1, [r7, #8]
 800801a:	607a      	str	r2, [r7, #4]
 800801c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	689b      	ldr	r3, [r3, #8]
 8008022:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008024:	697b      	ldr	r3, [r7, #20]
 8008026:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800802a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	021a      	lsls	r2, r3, #8
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	431a      	orrs	r2, r3
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	4313      	orrs	r3, r2
 8008038:	697a      	ldr	r2, [r7, #20]
 800803a:	4313      	orrs	r3, r2
 800803c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	697a      	ldr	r2, [r7, #20]
 8008042:	609a      	str	r2, [r3, #8]
}
 8008044:	bf00      	nop
 8008046:	371c      	adds	r7, #28
 8008048:	46bd      	mov	sp, r7
 800804a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800804e:	4770      	bx	lr

08008050 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8008050:	b480      	push	{r7}
 8008052:	b085      	sub	sp, #20
 8008054:	af00      	add	r7, sp, #0
 8008056:	6078      	str	r0, [r7, #4]
 8008058:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008060:	2b01      	cmp	r3, #1
 8008062:	d101      	bne.n	8008068 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8008064:	2302      	movs	r3, #2
 8008066:	e068      	b.n	800813a <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	2201      	movs	r2, #1
 800806c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8008070:	687b      	ldr	r3, [r7, #4]
 8008072:	2202      	movs	r2, #2
 8008074:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	681b      	ldr	r3, [r3, #0]
 8008084:	689b      	ldr	r3, [r3, #8]
 8008086:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008088:	687b      	ldr	r3, [r7, #4]
 800808a:	681b      	ldr	r3, [r3, #0]
 800808c:	4a2e      	ldr	r2, [pc, #184]	; (8008148 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800808e:	4293      	cmp	r3, r2
 8008090:	d004      	beq.n	800809c <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	4a2d      	ldr	r2, [pc, #180]	; (800814c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d108      	bne.n	80080ae <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800809c:	68fb      	ldr	r3, [r7, #12]
 800809e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80080a2:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	68fa      	ldr	r2, [r7, #12]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80080ae:	68fb      	ldr	r3, [r7, #12]
 80080b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80080b4:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80080b6:	683b      	ldr	r3, [r7, #0]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	68fa      	ldr	r2, [r7, #12]
 80080bc:	4313      	orrs	r3, r2
 80080be:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	68fa      	ldr	r2, [r7, #12]
 80080c6:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	681b      	ldr	r3, [r3, #0]
 80080cc:	4a1e      	ldr	r2, [pc, #120]	; (8008148 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 80080ce:	4293      	cmp	r3, r2
 80080d0:	d01d      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80080da:	d018      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	681b      	ldr	r3, [r3, #0]
 80080e0:	4a1b      	ldr	r2, [pc, #108]	; (8008150 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80080e2:	4293      	cmp	r3, r2
 80080e4:	d013      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	4a1a      	ldr	r2, [pc, #104]	; (8008154 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80080ec:	4293      	cmp	r3, r2
 80080ee:	d00e      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	4a18      	ldr	r2, [pc, #96]	; (8008158 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80080f6:	4293      	cmp	r3, r2
 80080f8:	d009      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4a13      	ldr	r2, [pc, #76]	; (800814c <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8008100:	4293      	cmp	r3, r2
 8008102:	d004      	beq.n	800810e <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	681b      	ldr	r3, [r3, #0]
 8008108:	4a14      	ldr	r2, [pc, #80]	; (800815c <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 800810a:	4293      	cmp	r3, r2
 800810c:	d10c      	bne.n	8008128 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800810e:	68bb      	ldr	r3, [r7, #8]
 8008110:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8008114:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8008116:	683b      	ldr	r3, [r7, #0]
 8008118:	689b      	ldr	r3, [r3, #8]
 800811a:	68ba      	ldr	r2, [r7, #8]
 800811c:	4313      	orrs	r3, r2
 800811e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	68ba      	ldr	r2, [r7, #8]
 8008126:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	2201      	movs	r2, #1
 800812c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008138:	2300      	movs	r3, #0
}
 800813a:	4618      	mov	r0, r3
 800813c:	3714      	adds	r7, #20
 800813e:	46bd      	mov	sp, r7
 8008140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008144:	4770      	bx	lr
 8008146:	bf00      	nop
 8008148:	40012c00 	.word	0x40012c00
 800814c:	40013400 	.word	0x40013400
 8008150:	40000400 	.word	0x40000400
 8008154:	40000800 	.word	0x40000800
 8008158:	40000c00 	.word	0x40000c00
 800815c:	40014000 	.word	0x40014000

08008160 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8008160:	b480      	push	{r7}
 8008162:	b083      	sub	sp, #12
 8008164:	af00      	add	r7, sp, #0
 8008166:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8008168:	bf00      	nop
 800816a:	370c      	adds	r7, #12
 800816c:	46bd      	mov	sp, r7
 800816e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008172:	4770      	bx	lr

08008174 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8008174:	b480      	push	{r7}
 8008176:	b083      	sub	sp, #12
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800817c:	bf00      	nop
 800817e:	370c      	adds	r7, #12
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8008190:	bf00      	nop
 8008192:	370c      	adds	r7, #12
 8008194:	46bd      	mov	sp, r7
 8008196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800819a:	4770      	bx	lr

0800819c <SDMMC_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling)
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_ReadFIFO(SDMMC_TypeDef *SDMMCx)
{
 800819c:	b480      	push	{r7}
 800819e:	b083      	sub	sp, #12
 80081a0:	af00      	add	r7, sp, #0
 80081a2:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */
  return (SDMMCx->FIFO);
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 80081aa:	4618      	mov	r0, r3
 80081ac:	370c      	adds	r7, #12
 80081ae:	46bd      	mov	sp, r7
 80081b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b4:	4770      	bx	lr

080081b6 <SDMMC_WriteFIFO>:
  * @param  SDMMCx Pointer to SDMMC register base
  * @param  pWriteData pointer to data to write
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_WriteFIFO(SDMMC_TypeDef *SDMMCx, uint32_t *pWriteData)
{
 80081b6:	b480      	push	{r7}
 80081b8:	b083      	sub	sp, #12
 80081ba:	af00      	add	r7, sp, #0
 80081bc:	6078      	str	r0, [r7, #4]
 80081be:	6039      	str	r1, [r7, #0]
  /* Write data to FIFO */
  SDMMCx->FIFO = *pWriteData;
 80081c0:	683b      	ldr	r3, [r7, #0]
 80081c2:	681a      	ldr	r2, [r3, #0]
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80081ca:	2300      	movs	r3, #0
}
 80081cc:	4618      	mov	r0, r3
 80081ce:	370c      	adds	r7, #12
 80081d0:	46bd      	mov	sp, r7
 80081d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d6:	4770      	bx	lr

080081d8 <SDMMC_SendCommand>:
  * @param  Command pointer to a SDMMC_CmdInitTypeDef structure that contains
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDMMC_SendCommand(SDMMC_TypeDef *SDMMCx, SDMMC_CmdInitTypeDef *Command)
{
 80081d8:	b480      	push	{r7}
 80081da:	b085      	sub	sp, #20
 80081dc:	af00      	add	r7, sp, #0
 80081de:	6078      	str	r0, [r7, #4]
 80081e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 80081e2:	2300      	movs	r3, #0
 80081e4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDMMC_RESPONSE(Command->Response));
  assert_param(IS_SDMMC_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDMMC_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDMMCx->ARG = Command->Argument;
 80081e6:	683b      	ldr	r3, [r7, #0]
 80081e8:	681a      	ldr	r2, [r3, #0]
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081ee:	683b      	ldr	r3, [r7, #0]
 80081f0:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 80081f2:	683b      	ldr	r3, [r7, #0]
 80081f4:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 80081f6:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 80081f8:	683b      	ldr	r3, [r7, #0]
 80081fa:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 80081fc:	431a      	orrs	r2, r3
                       Command->CPSM);
 80081fe:	683b      	ldr	r3, [r7, #0]
 8008200:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 8008202:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 8008204:	68fa      	ldr	r2, [r7, #12]
 8008206:	4313      	orrs	r3, r2
 8008208:	60fb      	str	r3, [r7, #12]

  /* Write to SDMMC CMD register */
  MODIFY_REG(SDMMCx->CMD, CMD_CLEAR_MASK, tmpreg);
 800820a:	687b      	ldr	r3, [r7, #4]
 800820c:	68da      	ldr	r2, [r3, #12]
 800820e:	4b06      	ldr	r3, [pc, #24]	; (8008228 <SDMMC_SendCommand+0x50>)
 8008210:	4013      	ands	r3, r2
 8008212:	68fa      	ldr	r2, [r7, #12]
 8008214:	431a      	orrs	r2, r3
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800821a:	2300      	movs	r3, #0
}
 800821c:	4618      	mov	r0, r3
 800821e:	3714      	adds	r7, #20
 8008220:	46bd      	mov	sp, r7
 8008222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008226:	4770      	bx	lr
 8008228:	fffee0c0 	.word	0xfffee0c0

0800822c <SDMMC_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDMMC_GetCommandResponse(SDMMC_TypeDef *SDMMCx)
{
 800822c:	b480      	push	{r7}
 800822e:	b083      	sub	sp, #12
 8008230:	af00      	add	r7, sp, #0
 8008232:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDMMCx->RESPCMD);
 8008234:	687b      	ldr	r3, [r7, #4]
 8008236:	691b      	ldr	r3, [r3, #16]
 8008238:	b2db      	uxtb	r3, r3
}
 800823a:	4618      	mov	r0, r3
 800823c:	370c      	adds	r7, #12
 800823e:	46bd      	mov	sp, r7
 8008240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008244:	4770      	bx	lr

08008246 <SDMMC_GetResponse>:
  *            @arg SDMMC_RESP3: Response Register 3
  *            @arg SDMMC_RESP4: Response Register 4
  * @retval The Corresponding response register value
  */
uint32_t SDMMC_GetResponse(SDMMC_TypeDef *SDMMCx, uint32_t Response)
{
 8008246:	b480      	push	{r7}
 8008248:	b085      	sub	sp, #20
 800824a:	af00      	add	r7, sp, #0
 800824c:	6078      	str	r0, [r7, #4]
 800824e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDMMC_RESP(Response));

  /* Get the response */
  tmp = (uint32_t)(&(SDMMCx->RESP1)) + Response;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	3314      	adds	r3, #20
 8008254:	461a      	mov	r2, r3
 8008256:	683b      	ldr	r3, [r7, #0]
 8008258:	4413      	add	r3, r2
 800825a:	60fb      	str	r3, [r7, #12]

  return (*(__IO uint32_t *) tmp);
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	681b      	ldr	r3, [r3, #0]
}
 8008260:	4618      	mov	r0, r3
 8008262:	3714      	adds	r7, #20
 8008264:	46bd      	mov	sp, r7
 8008266:	f85d 7b04 	ldr.w	r7, [sp], #4
 800826a:	4770      	bx	lr

0800826c <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDMMCx Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDMMC_TypeDef *SDMMCx)
{
 800826c:	b580      	push	{r7, lr}
 800826e:	b088      	sub	sp, #32
 8008270:	af00      	add	r7, sp, #0
 8008272:	6078      	str	r0, [r7, #4]
  SDMMC_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;

  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 8008274:	2300      	movs	r3, #0
 8008276:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 8008278:	230c      	movs	r3, #12
 800827a:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDMMC_RESPONSE_SHORT;
 800827c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008280:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDMMC_WAIT_NO;
 8008282:	2300      	movs	r3, #0
 8008284:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDMMC_CPSM_ENABLE;
 8008286:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800828a:	61bb      	str	r3, [r7, #24]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_ENABLE(SDMMCx);
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	68db      	ldr	r3, [r3, #12]
 8008290:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	60da      	str	r2, [r3, #12]
  __SDMMC_CMDTRANS_DISABLE(SDMMCx);
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	68db      	ldr	r3, [r3, #12]
 800829c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  (void)SDMMC_SendCommand(SDMMCx, &sdmmc_cmdinit);
 80082a4:	f107 0308 	add.w	r3, r7, #8
 80082a8:	4619      	mov	r1, r3
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f7ff ff94 	bl	80081d8 <SDMMC_SendCommand>

  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDMMCx, SDMMC_CMD_STOP_TRANSMISSION, SDMMC_STOPTRANSFERTIMEOUT);
 80082b0:	4a08      	ldr	r2, [pc, #32]	; (80082d4 <SDMMC_CmdStopTransfer+0x68>)
 80082b2:	210c      	movs	r1, #12
 80082b4:	6878      	ldr	r0, [r7, #4]
 80082b6:	f000 f80f 	bl	80082d8 <SDMMC_GetCmdResp1>
 80082ba:	61f8      	str	r0, [r7, #28]

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  __SDMMC_CMDSTOP_DISABLE(SDMMCx);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	68db      	ldr	r3, [r3, #12]
 80082c0:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80082c4:	687b      	ldr	r3, [r7, #4]
 80082c6:	60da      	str	r2, [r3, #12]
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  return errorstate;
 80082c8:	69fb      	ldr	r3, [r7, #28]
}
 80082ca:	4618      	mov	r0, r3
 80082cc:	3720      	adds	r7, #32
 80082ce:	46bd      	mov	sp, r7
 80082d0:	bd80      	pop	{r7, pc}
 80082d2:	bf00      	nop
 80082d4:	05f5e100 	.word	0x05f5e100

080082d8 <SDMMC_GetCmdResp1>:
  * @param  hsd SD handle
  * @param  SD_CMD The sent command index
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDMMC_TypeDef *SDMMCx, uint8_t SD_CMD, uint32_t Timeout)
{
 80082d8:	b580      	push	{r7, lr}
 80082da:	b088      	sub	sp, #32
 80082dc:	af00      	add	r7, sp, #0
 80082de:	60f8      	str	r0, [r7, #12]
 80082e0:	460b      	mov	r3, r1
 80082e2:	607a      	str	r2, [r7, #4]
 80082e4:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 80082e6:	4b70      	ldr	r3, [pc, #448]	; (80084a8 <SDMMC_GetCmdResp1+0x1d0>)
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	4a70      	ldr	r2, [pc, #448]	; (80084ac <SDMMC_GetCmdResp1+0x1d4>)
 80082ec:	fba2 2303 	umull	r2, r3, r2, r3
 80082f0:	0a5a      	lsrs	r2, r3, #9
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	fb02 f303 	mul.w	r3, r2, r3
 80082f8:	61fb      	str	r3, [r7, #28]

  do
  {
    if (count-- == 0U)
 80082fa:	69fb      	ldr	r3, [r7, #28]
 80082fc:	1e5a      	subs	r2, r3, #1
 80082fe:	61fa      	str	r2, [r7, #28]
 8008300:	2b00      	cmp	r3, #0
 8008302:	d102      	bne.n	800830a <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 8008304:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8008308:	e0c9      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDMMCx->STA;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800830e:	61bb      	str	r3, [r7, #24]
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8008310:	69ba      	ldr	r2, [r7, #24]
 8008312:	4b67      	ldr	r3, [pc, #412]	; (80084b0 <SDMMC_GetCmdResp1+0x1d8>)
 8008314:	4013      	ands	r3, r2
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
 8008316:	2b00      	cmp	r3, #0
 8008318:	d0ef      	beq.n	80082fa <SDMMC_GetCmdResp1+0x22>
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT | SDMMC_FLAG_BUSYD0END)) == 0U) ||
 8008320:	2b00      	cmp	r3, #0
 8008322:	d1ea      	bne.n	80082fa <SDMMC_GetCmdResp1+0x22>
#else
  }while(((sta_reg & (SDMMC_FLAG_CCRCFAIL | SDMMC_FLAG_CMDREND | SDMMC_FLAG_CTIMEOUT)) == 0U) ||
         ((sta_reg & SDMMC_FLAG_CMDACT) != 0U ));
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */

  if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT))
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8008328:	f003 0304 	and.w	r3, r3, #4
 800832c:	2b00      	cmp	r3, #0
 800832e:	d004      	beq.n	800833a <SDMMC_GetCmdResp1+0x62>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CTIMEOUT);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	2204      	movs	r2, #4
 8008334:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 8008336:	2304      	movs	r3, #4
 8008338:	e0b1      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDMMC_GET_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL))
 800833a:	68fb      	ldr	r3, [r7, #12]
 800833c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800833e:	f003 0301 	and.w	r3, r3, #1
 8008342:	2b00      	cmp	r3, #0
 8008344:	d004      	beq.n	8008350 <SDMMC_GetCmdResp1+0x78>
  {
    __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_FLAG_CCRCFAIL);
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	2201      	movs	r2, #1
 800834a:	639a      	str	r2, [r3, #56]	; 0x38

    return SDMMC_ERROR_CMD_CRC_FAIL;
 800834c:	2301      	movs	r3, #1
 800834e:	e0a6      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }

  /* Clear all the static flags */
  __SDMMC_CLEAR_FLAG(SDMMCx, SDMMC_STATIC_CMD_FLAGS);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	4a58      	ldr	r2, [pc, #352]	; (80084b4 <SDMMC_GetCmdResp1+0x1dc>)
 8008354:	639a      	str	r2, [r3, #56]	; 0x38

  /* Check response received is of desired command */
  if(SDMMC_GetCommandResponse(SDMMCx) != SD_CMD)
 8008356:	68f8      	ldr	r0, [r7, #12]
 8008358:	f7ff ff68 	bl	800822c <SDMMC_GetCommandResponse>
 800835c:	4603      	mov	r3, r0
 800835e:	461a      	mov	r2, r3
 8008360:	7afb      	ldrb	r3, [r7, #11]
 8008362:	4293      	cmp	r3, r2
 8008364:	d001      	beq.n	800836a <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 8008366:	2301      	movs	r3, #1
 8008368:	e099      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }

  /* We have received response, retrieve it for analysis  */
  response_r1 = SDMMC_GetResponse(SDMMCx, SDMMC_RESP1);
 800836a:	2100      	movs	r1, #0
 800836c:	68f8      	ldr	r0, [r7, #12]
 800836e:	f7ff ff6a 	bl	8008246 <SDMMC_GetResponse>
 8008372:	6178      	str	r0, [r7, #20]

  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 8008374:	697a      	ldr	r2, [r7, #20]
 8008376:	4b50      	ldr	r3, [pc, #320]	; (80084b8 <SDMMC_GetCmdResp1+0x1e0>)
 8008378:	4013      	ands	r3, r2
 800837a:	2b00      	cmp	r3, #0
 800837c:	d101      	bne.n	8008382 <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800837e:	2300      	movs	r3, #0
 8008380:	e08d      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 8008382:	697b      	ldr	r3, [r7, #20]
 8008384:	2b00      	cmp	r3, #0
 8008386:	da02      	bge.n	800838e <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 8008388:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800838c:	e087      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800838e:	697b      	ldr	r3, [r7, #20]
 8008390:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8008394:	2b00      	cmp	r3, #0
 8008396:	d001      	beq.n	800839c <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 8008398:	2340      	movs	r3, #64	; 0x40
 800839a:	e080      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800839c:	697b      	ldr	r3, [r7, #20]
 800839e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d001      	beq.n	80083aa <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 80083a6:	2380      	movs	r3, #128	; 0x80
 80083a8:	e079      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 80083aa:	697b      	ldr	r3, [r7, #20]
 80083ac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d002      	beq.n	80083ba <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 80083b4:	f44f 7380 	mov.w	r3, #256	; 0x100
 80083b8:	e071      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 80083ba:	697b      	ldr	r3, [r7, #20]
 80083bc:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d002      	beq.n	80083ca <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 80083c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80083c8:	e069      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d002      	beq.n	80083da <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 80083d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80083d8:	e061      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 80083da:	697b      	ldr	r3, [r7, #20]
 80083dc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d002      	beq.n	80083ea <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 80083e4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80083e8:	e059      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 80083ea:	697b      	ldr	r3, [r7, #20]
 80083ec:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d002      	beq.n	80083fa <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 80083f4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80083f8:	e051      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 80083fa:	697b      	ldr	r3, [r7, #20]
 80083fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d002      	beq.n	800840a <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 8008404:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8008408:	e049      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800840a:	697b      	ldr	r3, [r7, #20]
 800840c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008410:	2b00      	cmp	r3, #0
 8008412:	d002      	beq.n	800841a <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 8008414:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8008418:	e041      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800841a:	697b      	ldr	r3, [r7, #20]
 800841c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008420:	2b00      	cmp	r3, #0
 8008422:	d002      	beq.n	800842a <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 8008424:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008428:	e039      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800842a:	697b      	ldr	r3, [r7, #20]
 800842c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8008430:	2b00      	cmp	r3, #0
 8008432:	d002      	beq.n	800843a <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 8008434:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8008438:	e031      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800843a:	697b      	ldr	r3, [r7, #20]
 800843c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008440:	2b00      	cmp	r3, #0
 8008442:	d002      	beq.n	800844a <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 8008444:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8008448:	e029      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800844a:	697b      	ldr	r3, [r7, #20]
 800844c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008450:	2b00      	cmp	r3, #0
 8008452:	d002      	beq.n	800845a <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 8008454:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8008458:	e021      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800845a:	697b      	ldr	r3, [r7, #20]
 800845c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d002      	beq.n	800846a <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 8008464:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8008468:	e019      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800846a:	697b      	ldr	r3, [r7, #20]
 800846c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008470:	2b00      	cmp	r3, #0
 8008472:	d002      	beq.n	800847a <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 8008474:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8008478:	e011      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8008480:	2b00      	cmp	r3, #0
 8008482:	d002      	beq.n	800848a <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 8008484:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8008488:	e009      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800848a:	697b      	ldr	r3, [r7, #20]
 800848c:	f003 0308 	and.w	r3, r3, #8
 8008490:	2b00      	cmp	r3, #0
 8008492:	d002      	beq.n	800849a <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 8008494:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8008498:	e001      	b.n	800849e <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800849a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  }
}
 800849e:	4618      	mov	r0, r3
 80084a0:	3720      	adds	r7, #32
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}
 80084a6:	bf00      	nop
 80084a8:	20000000 	.word	0x20000000
 80084ac:	10624dd3 	.word	0x10624dd3
 80084b0:	00200045 	.word	0x00200045
 80084b4:	002000c5 	.word	0x002000c5
 80084b8:	fdffe008 	.word	0xfdffe008

080084bc <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80084bc:	b084      	sub	sp, #16
 80084be:	b580      	push	{r7, lr}
 80084c0:	b084      	sub	sp, #16
 80084c2:	af00      	add	r7, sp, #0
 80084c4:	6078      	str	r0, [r7, #4]
 80084c6:	f107 001c 	add.w	r0, r7, #28
 80084ca:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  /* Select FS Embedded PHY */
  USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 80084ce:	687b      	ldr	r3, [r7, #4]
 80084d0:	68db      	ldr	r3, [r3, #12]
 80084d2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60da      	str	r2, [r3, #12]

  /* Reset after a PHY select */
  ret = USB_CoreReset(USBx);
 80084da:	6878      	ldr	r0, [r7, #4]
 80084dc:	f001 faf6 	bl	8009acc <USB_CoreReset>
 80084e0:	4603      	mov	r3, r0
 80084e2:	73fb      	strb	r3, [r7, #15]

  if (cfg.battery_charging_enable == 0U)
 80084e4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d106      	bne.n	80084f8 <USB_CoreInit+0x3c>
  {
    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084ee:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	639a      	str	r2, [r3, #56]	; 0x38
 80084f6:	e005      	b.n	8008504 <USB_CoreInit+0x48>
  }
  else
  {
    /* Deactivate the USB Transceiver */
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80084fc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	639a      	str	r2, [r3, #56]	; 0x38
  }

  return ret;
 8008504:	7bfb      	ldrb	r3, [r7, #15]
}
 8008506:	4618      	mov	r0, r3
 8008508:	3710      	adds	r7, #16
 800850a:	46bd      	mov	sp, r7
 800850c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008510:	b004      	add	sp, #16
 8008512:	4770      	bx	lr

08008514 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008514:	b480      	push	{r7}
 8008516:	b087      	sub	sp, #28
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	4613      	mov	r3, r2
 8008520:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008522:	79fb      	ldrb	r3, [r7, #7]
 8008524:	2b02      	cmp	r3, #2
 8008526:	d165      	bne.n	80085f4 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8008528:	68bb      	ldr	r3, [r7, #8]
 800852a:	4a3e      	ldr	r2, [pc, #248]	; (8008624 <USB_SetTurnaroundTime+0x110>)
 800852c:	4293      	cmp	r3, r2
 800852e:	d906      	bls.n	800853e <USB_SetTurnaroundTime+0x2a>
 8008530:	68bb      	ldr	r3, [r7, #8]
 8008532:	4a3d      	ldr	r2, [pc, #244]	; (8008628 <USB_SetTurnaroundTime+0x114>)
 8008534:	4293      	cmp	r3, r2
 8008536:	d202      	bcs.n	800853e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8008538:	230f      	movs	r3, #15
 800853a:	617b      	str	r3, [r7, #20]
 800853c:	e05c      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 800853e:	68bb      	ldr	r3, [r7, #8]
 8008540:	4a39      	ldr	r2, [pc, #228]	; (8008628 <USB_SetTurnaroundTime+0x114>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d306      	bcc.n	8008554 <USB_SetTurnaroundTime+0x40>
 8008546:	68bb      	ldr	r3, [r7, #8]
 8008548:	4a38      	ldr	r2, [pc, #224]	; (800862c <USB_SetTurnaroundTime+0x118>)
 800854a:	4293      	cmp	r3, r2
 800854c:	d202      	bcs.n	8008554 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 800854e:	230e      	movs	r3, #14
 8008550:	617b      	str	r3, [r7, #20]
 8008552:	e051      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	4a35      	ldr	r2, [pc, #212]	; (800862c <USB_SetTurnaroundTime+0x118>)
 8008558:	4293      	cmp	r3, r2
 800855a:	d306      	bcc.n	800856a <USB_SetTurnaroundTime+0x56>
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	4a34      	ldr	r2, [pc, #208]	; (8008630 <USB_SetTurnaroundTime+0x11c>)
 8008560:	4293      	cmp	r3, r2
 8008562:	d202      	bcs.n	800856a <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008564:	230d      	movs	r3, #13
 8008566:	617b      	str	r3, [r7, #20]
 8008568:	e046      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800856a:	68bb      	ldr	r3, [r7, #8]
 800856c:	4a30      	ldr	r2, [pc, #192]	; (8008630 <USB_SetTurnaroundTime+0x11c>)
 800856e:	4293      	cmp	r3, r2
 8008570:	d306      	bcc.n	8008580 <USB_SetTurnaroundTime+0x6c>
 8008572:	68bb      	ldr	r3, [r7, #8]
 8008574:	4a2f      	ldr	r2, [pc, #188]	; (8008634 <USB_SetTurnaroundTime+0x120>)
 8008576:	4293      	cmp	r3, r2
 8008578:	d802      	bhi.n	8008580 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800857a:	230c      	movs	r3, #12
 800857c:	617b      	str	r3, [r7, #20]
 800857e:	e03b      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008580:	68bb      	ldr	r3, [r7, #8]
 8008582:	4a2c      	ldr	r2, [pc, #176]	; (8008634 <USB_SetTurnaroundTime+0x120>)
 8008584:	4293      	cmp	r3, r2
 8008586:	d906      	bls.n	8008596 <USB_SetTurnaroundTime+0x82>
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	4a2b      	ldr	r2, [pc, #172]	; (8008638 <USB_SetTurnaroundTime+0x124>)
 800858c:	4293      	cmp	r3, r2
 800858e:	d802      	bhi.n	8008596 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008590:	230b      	movs	r3, #11
 8008592:	617b      	str	r3, [r7, #20]
 8008594:	e030      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	4a27      	ldr	r2, [pc, #156]	; (8008638 <USB_SetTurnaroundTime+0x124>)
 800859a:	4293      	cmp	r3, r2
 800859c:	d906      	bls.n	80085ac <USB_SetTurnaroundTime+0x98>
 800859e:	68bb      	ldr	r3, [r7, #8]
 80085a0:	4a26      	ldr	r2, [pc, #152]	; (800863c <USB_SetTurnaroundTime+0x128>)
 80085a2:	4293      	cmp	r3, r2
 80085a4:	d802      	bhi.n	80085ac <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80085a6:	230a      	movs	r3, #10
 80085a8:	617b      	str	r3, [r7, #20]
 80085aa:	e025      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	4a23      	ldr	r2, [pc, #140]	; (800863c <USB_SetTurnaroundTime+0x128>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d906      	bls.n	80085c2 <USB_SetTurnaroundTime+0xae>
 80085b4:	68bb      	ldr	r3, [r7, #8]
 80085b6:	4a22      	ldr	r2, [pc, #136]	; (8008640 <USB_SetTurnaroundTime+0x12c>)
 80085b8:	4293      	cmp	r3, r2
 80085ba:	d202      	bcs.n	80085c2 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80085bc:	2309      	movs	r3, #9
 80085be:	617b      	str	r3, [r7, #20]
 80085c0:	e01a      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80085c2:	68bb      	ldr	r3, [r7, #8]
 80085c4:	4a1e      	ldr	r2, [pc, #120]	; (8008640 <USB_SetTurnaroundTime+0x12c>)
 80085c6:	4293      	cmp	r3, r2
 80085c8:	d306      	bcc.n	80085d8 <USB_SetTurnaroundTime+0xc4>
 80085ca:	68bb      	ldr	r3, [r7, #8]
 80085cc:	4a1d      	ldr	r2, [pc, #116]	; (8008644 <USB_SetTurnaroundTime+0x130>)
 80085ce:	4293      	cmp	r3, r2
 80085d0:	d802      	bhi.n	80085d8 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80085d2:	2308      	movs	r3, #8
 80085d4:	617b      	str	r3, [r7, #20]
 80085d6:	e00f      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80085d8:	68bb      	ldr	r3, [r7, #8]
 80085da:	4a1a      	ldr	r2, [pc, #104]	; (8008644 <USB_SetTurnaroundTime+0x130>)
 80085dc:	4293      	cmp	r3, r2
 80085de:	d906      	bls.n	80085ee <USB_SetTurnaroundTime+0xda>
 80085e0:	68bb      	ldr	r3, [r7, #8]
 80085e2:	4a19      	ldr	r2, [pc, #100]	; (8008648 <USB_SetTurnaroundTime+0x134>)
 80085e4:	4293      	cmp	r3, r2
 80085e6:	d202      	bcs.n	80085ee <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80085e8:	2307      	movs	r3, #7
 80085ea:	617b      	str	r3, [r7, #20]
 80085ec:	e004      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80085ee:	2306      	movs	r3, #6
 80085f0:	617b      	str	r3, [r7, #20]
 80085f2:	e001      	b.n	80085f8 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80085f4:	2309      	movs	r3, #9
 80085f6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80085f8:	68fb      	ldr	r3, [r7, #12]
 80085fa:	68db      	ldr	r3, [r3, #12]
 80085fc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8008600:	68fb      	ldr	r3, [r7, #12]
 8008602:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	68da      	ldr	r2, [r3, #12]
 8008608:	697b      	ldr	r3, [r7, #20]
 800860a:	029b      	lsls	r3, r3, #10
 800860c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8008610:	431a      	orrs	r2, r3
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008616:	2300      	movs	r3, #0
}
 8008618:	4618      	mov	r0, r3
 800861a:	371c      	adds	r7, #28
 800861c:	46bd      	mov	sp, r7
 800861e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008622:	4770      	bx	lr
 8008624:	00d8acbf 	.word	0x00d8acbf
 8008628:	00e4e1c0 	.word	0x00e4e1c0
 800862c:	00f42400 	.word	0x00f42400
 8008630:	01067380 	.word	0x01067380
 8008634:	011a499f 	.word	0x011a499f
 8008638:	01312cff 	.word	0x01312cff
 800863c:	014ca43f 	.word	0x014ca43f
 8008640:	016e3600 	.word	0x016e3600
 8008644:	01a6ab1f 	.word	0x01a6ab1f
 8008648:	01e84800 	.word	0x01e84800

0800864c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800864c:	b480      	push	{r7}
 800864e:	b083      	sub	sp, #12
 8008650:	af00      	add	r7, sp, #0
 8008652:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	689b      	ldr	r3, [r3, #8]
 8008658:	f043 0201 	orr.w	r2, r3, #1
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008660:	2300      	movs	r3, #0
}
 8008662:	4618      	mov	r0, r3
 8008664:	370c      	adds	r7, #12
 8008666:	46bd      	mov	sp, r7
 8008668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800866c:	4770      	bx	lr

0800866e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800866e:	b480      	push	{r7}
 8008670:	b083      	sub	sp, #12
 8008672:	af00      	add	r7, sp, #0
 8008674:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	689b      	ldr	r3, [r3, #8]
 800867a:	f023 0201 	bic.w	r2, r3, #1
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008682:	2300      	movs	r3, #0
}
 8008684:	4618      	mov	r0, r3
 8008686:	370c      	adds	r7, #12
 8008688:	46bd      	mov	sp, r7
 800868a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800868e:	4770      	bx	lr

08008690 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8008690:	b580      	push	{r7, lr}
 8008692:	b084      	sub	sp, #16
 8008694:	af00      	add	r7, sp, #0
 8008696:	6078      	str	r0, [r7, #4]
 8008698:	460b      	mov	r3, r1
 800869a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800869c:	2300      	movs	r3, #0
 800869e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	68db      	ldr	r3, [r3, #12]
 80086a4:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 80086ac:	78fb      	ldrb	r3, [r7, #3]
 80086ae:	2b01      	cmp	r3, #1
 80086b0:	d115      	bne.n	80086de <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80086be:	2001      	movs	r0, #1
 80086c0:	f7f8 ff72 	bl	80015a8 <HAL_Delay>
      ms++;
 80086c4:	68fb      	ldr	r3, [r7, #12]
 80086c6:	3301      	adds	r3, #1
 80086c8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f001 f985 	bl	80099da <USB_GetMode>
 80086d0:	4603      	mov	r3, r0
 80086d2:	2b01      	cmp	r3, #1
 80086d4:	d01e      	beq.n	8008714 <USB_SetCurrentMode+0x84>
 80086d6:	68fb      	ldr	r3, [r7, #12]
 80086d8:	2b31      	cmp	r3, #49	; 0x31
 80086da:	d9f0      	bls.n	80086be <USB_SetCurrentMode+0x2e>
 80086dc:	e01a      	b.n	8008714 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80086de:	78fb      	ldrb	r3, [r7, #3]
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d115      	bne.n	8008710 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	68db      	ldr	r3, [r3, #12]
 80086e8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80086f0:	2001      	movs	r0, #1
 80086f2:	f7f8 ff59 	bl	80015a8 <HAL_Delay>
      ms++;
 80086f6:	68fb      	ldr	r3, [r7, #12]
 80086f8:	3301      	adds	r3, #1
 80086fa:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f001 f96c 	bl	80099da <USB_GetMode>
 8008702:	4603      	mov	r3, r0
 8008704:	2b00      	cmp	r3, #0
 8008706:	d005      	beq.n	8008714 <USB_SetCurrentMode+0x84>
 8008708:	68fb      	ldr	r3, [r7, #12]
 800870a:	2b31      	cmp	r3, #49	; 0x31
 800870c:	d9f0      	bls.n	80086f0 <USB_SetCurrentMode+0x60>
 800870e:	e001      	b.n	8008714 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8008710:	2301      	movs	r3, #1
 8008712:	e005      	b.n	8008720 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 8008714:	68fb      	ldr	r3, [r7, #12]
 8008716:	2b32      	cmp	r3, #50	; 0x32
 8008718:	d101      	bne.n	800871e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800871a:	2301      	movs	r3, #1
 800871c:	e000      	b.n	8008720 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800871e:	2300      	movs	r3, #0
}
 8008720:	4618      	mov	r0, r3
 8008722:	3710      	adds	r7, #16
 8008724:	46bd      	mov	sp, r7
 8008726:	bd80      	pop	{r7, pc}

08008728 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008728:	b084      	sub	sp, #16
 800872a:	b580      	push	{r7, lr}
 800872c:	b086      	sub	sp, #24
 800872e:	af00      	add	r7, sp, #0
 8008730:	6078      	str	r0, [r7, #4]
 8008732:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008736:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800873a:	2300      	movs	r3, #0
 800873c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008742:	2300      	movs	r3, #0
 8008744:	613b      	str	r3, [r7, #16]
 8008746:	e009      	b.n	800875c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008748:	687a      	ldr	r2, [r7, #4]
 800874a:	693b      	ldr	r3, [r7, #16]
 800874c:	3340      	adds	r3, #64	; 0x40
 800874e:	009b      	lsls	r3, r3, #2
 8008750:	4413      	add	r3, r2
 8008752:	2200      	movs	r2, #0
 8008754:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008756:	693b      	ldr	r3, [r7, #16]
 8008758:	3301      	adds	r3, #1
 800875a:	613b      	str	r3, [r7, #16]
 800875c:	693b      	ldr	r3, [r7, #16]
 800875e:	2b0e      	cmp	r3, #14
 8008760:	d9f2      	bls.n	8008748 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008762:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008764:	2b00      	cmp	r3, #0
 8008766:	d11c      	bne.n	80087a2 <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800876e:	685b      	ldr	r3, [r3, #4]
 8008770:	68fa      	ldr	r2, [r7, #12]
 8008772:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008776:	f043 0302 	orr.w	r3, r3, #2
 800877a:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008780:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008784:	687b      	ldr	r3, [r7, #4]
 8008786:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	681b      	ldr	r3, [r3, #0]
 800878c:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	e005      	b.n	80087ae <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80087a6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80087ae:	68fb      	ldr	r3, [r7, #12]
 80087b0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80087b4:	461a      	mov	r2, r3
 80087b6:	2300      	movs	r3, #0
 80087b8:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80087ba:	68fb      	ldr	r3, [r7, #12]
 80087bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087c0:	4619      	mov	r1, r3
 80087c2:	68fb      	ldr	r3, [r7, #12]
 80087c4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087c8:	461a      	mov	r2, r3
 80087ca:	680b      	ldr	r3, [r1, #0]
 80087cc:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80087ce:	2103      	movs	r1, #3
 80087d0:	6878      	ldr	r0, [r7, #4]
 80087d2:	f000 f959 	bl	8008a88 <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80087d6:	2110      	movs	r1, #16
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 f8f1 	bl	80089c0 <USB_FlushTxFifo>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80087e4:	2301      	movs	r3, #1
 80087e6:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80087e8:	6878      	ldr	r0, [r7, #4]
 80087ea:	f000 f91d 	bl	8008a28 <USB_FlushRxFifo>
 80087ee:	4603      	mov	r3, r0
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d001      	beq.n	80087f8 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 80087f4:	2301      	movs	r3, #1
 80087f6:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087fe:	461a      	mov	r2, r3
 8008800:	2300      	movs	r3, #0
 8008802:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800880a:	461a      	mov	r2, r3
 800880c:	2300      	movs	r3, #0
 800880e:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8008810:	68fb      	ldr	r3, [r7, #12]
 8008812:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008816:	461a      	mov	r2, r3
 8008818:	2300      	movs	r3, #0
 800881a:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800881c:	2300      	movs	r3, #0
 800881e:	613b      	str	r3, [r7, #16]
 8008820:	e043      	b.n	80088aa <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008822:	693b      	ldr	r3, [r7, #16]
 8008824:	015a      	lsls	r2, r3, #5
 8008826:	68fb      	ldr	r3, [r7, #12]
 8008828:	4413      	add	r3, r2
 800882a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008834:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008838:	d118      	bne.n	800886c <USB_DevInit+0x144>
    {
      if (i == 0U)
 800883a:	693b      	ldr	r3, [r7, #16]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d10a      	bne.n	8008856 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8008840:	693b      	ldr	r3, [r7, #16]
 8008842:	015a      	lsls	r2, r3, #5
 8008844:	68fb      	ldr	r3, [r7, #12]
 8008846:	4413      	add	r3, r2
 8008848:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800884c:	461a      	mov	r2, r3
 800884e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8008852:	6013      	str	r3, [r2, #0]
 8008854:	e013      	b.n	800887e <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008856:	693b      	ldr	r3, [r7, #16]
 8008858:	015a      	lsls	r2, r3, #5
 800885a:	68fb      	ldr	r3, [r7, #12]
 800885c:	4413      	add	r3, r2
 800885e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008862:	461a      	mov	r2, r3
 8008864:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008868:	6013      	str	r3, [r2, #0]
 800886a:	e008      	b.n	800887e <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	015a      	lsls	r2, r3, #5
 8008870:	68fb      	ldr	r3, [r7, #12]
 8008872:	4413      	add	r3, r2
 8008874:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008878:	461a      	mov	r2, r3
 800887a:	2300      	movs	r3, #0
 800887c:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800887e:	693b      	ldr	r3, [r7, #16]
 8008880:	015a      	lsls	r2, r3, #5
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	4413      	add	r3, r2
 8008886:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800888a:	461a      	mov	r2, r3
 800888c:	2300      	movs	r3, #0
 800888e:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8008890:	693b      	ldr	r3, [r7, #16]
 8008892:	015a      	lsls	r2, r3, #5
 8008894:	68fb      	ldr	r3, [r7, #12]
 8008896:	4413      	add	r3, r2
 8008898:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800889c:	461a      	mov	r2, r3
 800889e:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 80088a2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088a4:	693b      	ldr	r3, [r7, #16]
 80088a6:	3301      	adds	r3, #1
 80088a8:	613b      	str	r3, [r7, #16]
 80088aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80088ac:	693a      	ldr	r2, [r7, #16]
 80088ae:	429a      	cmp	r2, r3
 80088b0:	d3b7      	bcc.n	8008822 <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80088b2:	2300      	movs	r3, #0
 80088b4:	613b      	str	r3, [r7, #16]
 80088b6:	e043      	b.n	8008940 <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80088b8:	693b      	ldr	r3, [r7, #16]
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80088ca:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80088ce:	d118      	bne.n	8008902 <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80088d0:	693b      	ldr	r3, [r7, #16]
 80088d2:	2b00      	cmp	r3, #0
 80088d4:	d10a      	bne.n	80088ec <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e2:	461a      	mov	r2, r3
 80088e4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80088e8:	6013      	str	r3, [r2, #0]
 80088ea:	e013      	b.n	8008914 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80088ec:	693b      	ldr	r3, [r7, #16]
 80088ee:	015a      	lsls	r2, r3, #5
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	4413      	add	r3, r2
 80088f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088f8:	461a      	mov	r2, r3
 80088fa:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80088fe:	6013      	str	r3, [r2, #0]
 8008900:	e008      	b.n	8008914 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	68fb      	ldr	r3, [r7, #12]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800890e:	461a      	mov	r2, r3
 8008910:	2300      	movs	r3, #0
 8008912:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008914:	693b      	ldr	r3, [r7, #16]
 8008916:	015a      	lsls	r2, r3, #5
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	4413      	add	r3, r2
 800891c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008920:	461a      	mov	r2, r3
 8008922:	2300      	movs	r3, #0
 8008924:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008926:	693b      	ldr	r3, [r7, #16]
 8008928:	015a      	lsls	r2, r3, #5
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	4413      	add	r3, r2
 800892e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008932:	461a      	mov	r2, r3
 8008934:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008938:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800893a:	693b      	ldr	r3, [r7, #16]
 800893c:	3301      	adds	r3, #1
 800893e:	613b      	str	r3, [r7, #16]
 8008940:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008942:	693a      	ldr	r2, [r7, #16]
 8008944:	429a      	cmp	r2, r3
 8008946:	d3b7      	bcc.n	80088b8 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800894e:	691b      	ldr	r3, [r3, #16]
 8008950:	68fa      	ldr	r2, [r7, #12]
 8008952:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008956:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800895a:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008968:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	699b      	ldr	r3, [r3, #24]
 800896e:	f043 0210 	orr.w	r2, r3, #16
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	699a      	ldr	r2, [r3, #24]
 800897a:	4b10      	ldr	r3, [pc, #64]	; (80089bc <USB_DevInit+0x294>)
 800897c:	4313      	orrs	r3, r2
 800897e:	687a      	ldr	r2, [r7, #4]
 8008980:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008982:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008984:	2b00      	cmp	r3, #0
 8008986:	d005      	beq.n	8008994 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008988:	687b      	ldr	r3, [r7, #4]
 800898a:	699b      	ldr	r3, [r3, #24]
 800898c:	f043 0208 	orr.w	r2, r3, #8
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008994:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008996:	2b01      	cmp	r3, #1
 8008998:	d107      	bne.n	80089aa <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	699b      	ldr	r3, [r3, #24]
 800899e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80089a2:	f043 0304 	orr.w	r3, r3, #4
 80089a6:	687a      	ldr	r2, [r7, #4]
 80089a8:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80089aa:	7dfb      	ldrb	r3, [r7, #23]
}
 80089ac:	4618      	mov	r0, r3
 80089ae:	3718      	adds	r7, #24
 80089b0:	46bd      	mov	sp, r7
 80089b2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80089b6:	b004      	add	sp, #16
 80089b8:	4770      	bx	lr
 80089ba:	bf00      	nop
 80089bc:	803c3800 	.word	0x803c3800

080089c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80089c0:	b480      	push	{r7}
 80089c2:	b085      	sub	sp, #20
 80089c4:	af00      	add	r7, sp, #0
 80089c6:	6078      	str	r0, [r7, #4]
 80089c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80089ca:	2300      	movs	r3, #0
 80089cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80089ce:	68fb      	ldr	r3, [r7, #12]
 80089d0:	3301      	adds	r3, #1
 80089d2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4a13      	ldr	r2, [pc, #76]	; (8008a24 <USB_FlushTxFifo+0x64>)
 80089d8:	4293      	cmp	r3, r2
 80089da:	d901      	bls.n	80089e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80089dc:	2303      	movs	r3, #3
 80089de:	e01b      	b.n	8008a18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	691b      	ldr	r3, [r3, #16]
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	daf2      	bge.n	80089ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80089e8:	2300      	movs	r3, #0
 80089ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80089ec:	683b      	ldr	r3, [r7, #0]
 80089ee:	019b      	lsls	r3, r3, #6
 80089f0:	f043 0220 	orr.w	r2, r3, #32
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	3301      	adds	r3, #1
 80089fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	4a08      	ldr	r2, [pc, #32]	; (8008a24 <USB_FlushTxFifo+0x64>)
 8008a02:	4293      	cmp	r3, r2
 8008a04:	d901      	bls.n	8008a0a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008a06:	2303      	movs	r3, #3
 8008a08:	e006      	b.n	8008a18 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8008a0a:	687b      	ldr	r3, [r7, #4]
 8008a0c:	691b      	ldr	r3, [r3, #16]
 8008a0e:	f003 0320 	and.w	r3, r3, #32
 8008a12:	2b20      	cmp	r3, #32
 8008a14:	d0f0      	beq.n	80089f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008a16:	2300      	movs	r3, #0
}
 8008a18:	4618      	mov	r0, r3
 8008a1a:	3714      	adds	r7, #20
 8008a1c:	46bd      	mov	sp, r7
 8008a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a22:	4770      	bx	lr
 8008a24:	00030d40 	.word	0x00030d40

08008a28 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008a28:	b480      	push	{r7}
 8008a2a:	b085      	sub	sp, #20
 8008a2c:	af00      	add	r7, sp, #0
 8008a2e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008a30:	2300      	movs	r3, #0
 8008a32:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	3301      	adds	r3, #1
 8008a38:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008a3a:	68fb      	ldr	r3, [r7, #12]
 8008a3c:	4a11      	ldr	r2, [pc, #68]	; (8008a84 <USB_FlushRxFifo+0x5c>)
 8008a3e:	4293      	cmp	r3, r2
 8008a40:	d901      	bls.n	8008a46 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008a42:	2303      	movs	r3, #3
 8008a44:	e018      	b.n	8008a78 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	691b      	ldr	r3, [r3, #16]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	daf2      	bge.n	8008a34 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8008a4e:	2300      	movs	r3, #0
 8008a50:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	2210      	movs	r2, #16
 8008a56:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	3301      	adds	r3, #1
 8008a5c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8008a5e:	68fb      	ldr	r3, [r7, #12]
 8008a60:	4a08      	ldr	r2, [pc, #32]	; (8008a84 <USB_FlushRxFifo+0x5c>)
 8008a62:	4293      	cmp	r3, r2
 8008a64:	d901      	bls.n	8008a6a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008a66:	2303      	movs	r3, #3
 8008a68:	e006      	b.n	8008a78 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	691b      	ldr	r3, [r3, #16]
 8008a6e:	f003 0310 	and.w	r3, r3, #16
 8008a72:	2b10      	cmp	r3, #16
 8008a74:	d0f0      	beq.n	8008a58 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008a76:	2300      	movs	r3, #0
}
 8008a78:	4618      	mov	r0, r3
 8008a7a:	3714      	adds	r7, #20
 8008a7c:	46bd      	mov	sp, r7
 8008a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a82:	4770      	bx	lr
 8008a84:	00030d40 	.word	0x00030d40

08008a88 <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008a88:	b480      	push	{r7}
 8008a8a:	b085      	sub	sp, #20
 8008a8c:	af00      	add	r7, sp, #0
 8008a8e:	6078      	str	r0, [r7, #4]
 8008a90:	460b      	mov	r3, r1
 8008a92:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a9e:	681a      	ldr	r2, [r3, #0]
 8008aa0:	78fb      	ldrb	r3, [r7, #3]
 8008aa2:	68f9      	ldr	r1, [r7, #12]
 8008aa4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008aac:	2300      	movs	r3, #0
}
 8008aae:	4618      	mov	r0, r3
 8008ab0:	3714      	adds	r7, #20
 8008ab2:	46bd      	mov	sp, r7
 8008ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ab8:	4770      	bx	lr

08008aba <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 8008aba:	b480      	push	{r7}
 8008abc:	b087      	sub	sp, #28
 8008abe:	af00      	add	r7, sp, #0
 8008ac0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ac2:	687b      	ldr	r3, [r7, #4]
 8008ac4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 8008ac6:	693b      	ldr	r3, [r7, #16]
 8008ac8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008acc:	689b      	ldr	r3, [r3, #8]
 8008ace:	f003 0306 	and.w	r3, r3, #6
 8008ad2:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008ad4:	68fb      	ldr	r3, [r7, #12]
 8008ad6:	2b02      	cmp	r3, #2
 8008ad8:	d002      	beq.n	8008ae0 <USB_GetDevSpeed+0x26>
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b06      	cmp	r3, #6
 8008ade:	d102      	bne.n	8008ae6 <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008ae0:	2302      	movs	r3, #2
 8008ae2:	75fb      	strb	r3, [r7, #23]
 8008ae4:	e001      	b.n	8008aea <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 8008ae6:	230f      	movs	r3, #15
 8008ae8:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 8008aea:	7dfb      	ldrb	r3, [r7, #23]
}
 8008aec:	4618      	mov	r0, r3
 8008aee:	371c      	adds	r7, #28
 8008af0:	46bd      	mov	sp, r7
 8008af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af6:	4770      	bx	lr

08008af8 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008af8:	b480      	push	{r7}
 8008afa:	b085      	sub	sp, #20
 8008afc:	af00      	add	r7, sp, #0
 8008afe:	6078      	str	r0, [r7, #4]
 8008b00:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	785b      	ldrb	r3, [r3, #1]
 8008b10:	2b01      	cmp	r3, #1
 8008b12:	d13a      	bne.n	8008b8a <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b1a:	69da      	ldr	r2, [r3, #28]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	781b      	ldrb	r3, [r3, #0]
 8008b20:	f003 030f 	and.w	r3, r3, #15
 8008b24:	2101      	movs	r1, #1
 8008b26:	fa01 f303 	lsl.w	r3, r1, r3
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	68f9      	ldr	r1, [r7, #12]
 8008b2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008b32:	4313      	orrs	r3, r2
 8008b34:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008b36:	68bb      	ldr	r3, [r7, #8]
 8008b38:	015a      	lsls	r2, r3, #5
 8008b3a:	68fb      	ldr	r3, [r7, #12]
 8008b3c:	4413      	add	r3, r2
 8008b3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008b48:	2b00      	cmp	r3, #0
 8008b4a:	d155      	bne.n	8008bf8 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b4c:	68bb      	ldr	r3, [r7, #8]
 8008b4e:	015a      	lsls	r2, r3, #5
 8008b50:	68fb      	ldr	r3, [r7, #12]
 8008b52:	4413      	add	r3, r2
 8008b54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	683b      	ldr	r3, [r7, #0]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b62:	683b      	ldr	r3, [r7, #0]
 8008b64:	791b      	ldrb	r3, [r3, #4]
 8008b66:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b68:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008b6a:	68bb      	ldr	r3, [r7, #8]
 8008b6c:	059b      	lsls	r3, r3, #22
 8008b6e:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008b70:	4313      	orrs	r3, r2
 8008b72:	68ba      	ldr	r2, [r7, #8]
 8008b74:	0151      	lsls	r1, r2, #5
 8008b76:	68fa      	ldr	r2, [r7, #12]
 8008b78:	440a      	add	r2, r1
 8008b7a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b7e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b82:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008b86:	6013      	str	r3, [r2, #0]
 8008b88:	e036      	b.n	8008bf8 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b90:	69da      	ldr	r2, [r3, #28]
 8008b92:	683b      	ldr	r3, [r7, #0]
 8008b94:	781b      	ldrb	r3, [r3, #0]
 8008b96:	f003 030f 	and.w	r3, r3, #15
 8008b9a:	2101      	movs	r1, #1
 8008b9c:	fa01 f303 	lsl.w	r3, r1, r3
 8008ba0:	041b      	lsls	r3, r3, #16
 8008ba2:	68f9      	ldr	r1, [r7, #12]
 8008ba4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008ba8:	4313      	orrs	r3, r2
 8008baa:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008bac:	68bb      	ldr	r3, [r7, #8]
 8008bae:	015a      	lsls	r2, r3, #5
 8008bb0:	68fb      	ldr	r3, [r7, #12]
 8008bb2:	4413      	add	r3, r2
 8008bb4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bb8:	681b      	ldr	r3, [r3, #0]
 8008bba:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d11a      	bne.n	8008bf8 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bc2:	68bb      	ldr	r3, [r7, #8]
 8008bc4:	015a      	lsls	r2, r3, #5
 8008bc6:	68fb      	ldr	r3, [r7, #12]
 8008bc8:	4413      	add	r3, r2
 8008bca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bce:	681a      	ldr	r2, [r3, #0]
 8008bd0:	683b      	ldr	r3, [r7, #0]
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 8008bd8:	683b      	ldr	r3, [r7, #0]
 8008bda:	791b      	ldrb	r3, [r3, #4]
 8008bdc:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008bde:	430b      	orrs	r3, r1
 8008be0:	4313      	orrs	r3, r2
 8008be2:	68ba      	ldr	r2, [r7, #8]
 8008be4:	0151      	lsls	r1, r2, #5
 8008be6:	68fa      	ldr	r2, [r7, #12]
 8008be8:	440a      	add	r2, r1
 8008bea:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008bf2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008bf6:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008bf8:	2300      	movs	r3, #0
}
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	3714      	adds	r7, #20
 8008bfe:	46bd      	mov	sp, r7
 8008c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c04:	4770      	bx	lr
	...

08008c08 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008c08:	b480      	push	{r7}
 8008c0a:	b085      	sub	sp, #20
 8008c0c:	af00      	add	r7, sp, #0
 8008c0e:	6078      	str	r0, [r7, #4]
 8008c10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c12:	687b      	ldr	r3, [r7, #4]
 8008c14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c16:	683b      	ldr	r3, [r7, #0]
 8008c18:	781b      	ldrb	r3, [r3, #0]
 8008c1a:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008c1c:	683b      	ldr	r3, [r7, #0]
 8008c1e:	785b      	ldrb	r3, [r3, #1]
 8008c20:	2b01      	cmp	r3, #1
 8008c22:	d161      	bne.n	8008ce8 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008c36:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008c3a:	d11f      	bne.n	8008c7c <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008c3c:	68bb      	ldr	r3, [r7, #8]
 8008c3e:	015a      	lsls	r2, r3, #5
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	4413      	add	r3, r2
 8008c44:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c48:	681b      	ldr	r3, [r3, #0]
 8008c4a:	68ba      	ldr	r2, [r7, #8]
 8008c4c:	0151      	lsls	r1, r2, #5
 8008c4e:	68fa      	ldr	r2, [r7, #12]
 8008c50:	440a      	add	r2, r1
 8008c52:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c56:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008c5a:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008c5c:	68bb      	ldr	r3, [r7, #8]
 8008c5e:	015a      	lsls	r2, r3, #5
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	4413      	add	r3, r2
 8008c64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c68:	681b      	ldr	r3, [r3, #0]
 8008c6a:	68ba      	ldr	r2, [r7, #8]
 8008c6c:	0151      	lsls	r1, r2, #5
 8008c6e:	68fa      	ldr	r2, [r7, #12]
 8008c70:	440a      	add	r2, r1
 8008c72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c76:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008c7a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c82:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008c84:	683b      	ldr	r3, [r7, #0]
 8008c86:	781b      	ldrb	r3, [r3, #0]
 8008c88:	f003 030f 	and.w	r3, r3, #15
 8008c8c:	2101      	movs	r1, #1
 8008c8e:	fa01 f303 	lsl.w	r3, r1, r3
 8008c92:	b29b      	uxth	r3, r3
 8008c94:	43db      	mvns	r3, r3
 8008c96:	68f9      	ldr	r1, [r7, #12]
 8008c98:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008c9c:	4013      	ands	r3, r2
 8008c9e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008ca0:	68fb      	ldr	r3, [r7, #12]
 8008ca2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ca6:	69da      	ldr	r2, [r3, #28]
 8008ca8:	683b      	ldr	r3, [r7, #0]
 8008caa:	781b      	ldrb	r3, [r3, #0]
 8008cac:	f003 030f 	and.w	r3, r3, #15
 8008cb0:	2101      	movs	r1, #1
 8008cb2:	fa01 f303 	lsl.w	r3, r1, r3
 8008cb6:	b29b      	uxth	r3, r3
 8008cb8:	43db      	mvns	r3, r3
 8008cba:	68f9      	ldr	r1, [r7, #12]
 8008cbc:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008cc0:	4013      	ands	r3, r2
 8008cc2:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008cc4:	68bb      	ldr	r3, [r7, #8]
 8008cc6:	015a      	lsls	r2, r3, #5
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	4413      	add	r3, r2
 8008ccc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cd0:	681a      	ldr	r2, [r3, #0]
 8008cd2:	68bb      	ldr	r3, [r7, #8]
 8008cd4:	0159      	lsls	r1, r3, #5
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	440b      	add	r3, r1
 8008cda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cde:	4619      	mov	r1, r3
 8008ce0:	4b35      	ldr	r3, [pc, #212]	; (8008db8 <USB_DeactivateEndpoint+0x1b0>)
 8008ce2:	4013      	ands	r3, r2
 8008ce4:	600b      	str	r3, [r1, #0]
 8008ce6:	e060      	b.n	8008daa <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8008ce8:	68bb      	ldr	r3, [r7, #8]
 8008cea:	015a      	lsls	r2, r3, #5
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	4413      	add	r3, r2
 8008cf0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008cf4:	681b      	ldr	r3, [r3, #0]
 8008cf6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008cfa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008cfe:	d11f      	bne.n	8008d40 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008d00:	68bb      	ldr	r3, [r7, #8]
 8008d02:	015a      	lsls	r2, r3, #5
 8008d04:	68fb      	ldr	r3, [r7, #12]
 8008d06:	4413      	add	r3, r2
 8008d08:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	68ba      	ldr	r2, [r7, #8]
 8008d10:	0151      	lsls	r1, r2, #5
 8008d12:	68fa      	ldr	r2, [r7, #12]
 8008d14:	440a      	add	r2, r1
 8008d16:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d1a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008d1e:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008d20:	68bb      	ldr	r3, [r7, #8]
 8008d22:	015a      	lsls	r2, r3, #5
 8008d24:	68fb      	ldr	r3, [r7, #12]
 8008d26:	4413      	add	r3, r2
 8008d28:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	68ba      	ldr	r2, [r7, #8]
 8008d30:	0151      	lsls	r1, r2, #5
 8008d32:	68fa      	ldr	r2, [r7, #12]
 8008d34:	440a      	add	r2, r1
 8008d36:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008d3a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008d3e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d46:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d48:	683b      	ldr	r3, [r7, #0]
 8008d4a:	781b      	ldrb	r3, [r3, #0]
 8008d4c:	f003 030f 	and.w	r3, r3, #15
 8008d50:	2101      	movs	r1, #1
 8008d52:	fa01 f303 	lsl.w	r3, r1, r3
 8008d56:	041b      	lsls	r3, r3, #16
 8008d58:	43db      	mvns	r3, r3
 8008d5a:	68f9      	ldr	r1, [r7, #12]
 8008d5c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d60:	4013      	ands	r3, r2
 8008d62:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d6a:	69da      	ldr	r2, [r3, #28]
 8008d6c:	683b      	ldr	r3, [r7, #0]
 8008d6e:	781b      	ldrb	r3, [r3, #0]
 8008d70:	f003 030f 	and.w	r3, r3, #15
 8008d74:	2101      	movs	r1, #1
 8008d76:	fa01 f303 	lsl.w	r3, r1, r3
 8008d7a:	041b      	lsls	r3, r3, #16
 8008d7c:	43db      	mvns	r3, r3
 8008d7e:	68f9      	ldr	r1, [r7, #12]
 8008d80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d84:	4013      	ands	r3, r2
 8008d86:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008d88:	68bb      	ldr	r3, [r7, #8]
 8008d8a:	015a      	lsls	r2, r3, #5
 8008d8c:	68fb      	ldr	r3, [r7, #12]
 8008d8e:	4413      	add	r3, r2
 8008d90:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008d94:	681a      	ldr	r2, [r3, #0]
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	0159      	lsls	r1, r3, #5
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	440b      	add	r3, r1
 8008d9e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008da2:	4619      	mov	r1, r3
 8008da4:	4b05      	ldr	r3, [pc, #20]	; (8008dbc <USB_DeactivateEndpoint+0x1b4>)
 8008da6:	4013      	ands	r3, r2
 8008da8:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008daa:	2300      	movs	r3, #0
}
 8008dac:	4618      	mov	r0, r3
 8008dae:	3714      	adds	r7, #20
 8008db0:	46bd      	mov	sp, r7
 8008db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008db6:	4770      	bx	lr
 8008db8:	ec337800 	.word	0xec337800
 8008dbc:	eff37800 	.word	0xeff37800

08008dc0 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b086      	sub	sp, #24
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	6078      	str	r0, [r7, #4]
 8008dc8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008dce:	683b      	ldr	r3, [r7, #0]
 8008dd0:	781b      	ldrb	r3, [r3, #0]
 8008dd2:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	785b      	ldrb	r3, [r3, #1]
 8008dd8:	2b01      	cmp	r3, #1
 8008dda:	f040 810a 	bne.w	8008ff2 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008dde:	683b      	ldr	r3, [r7, #0]
 8008de0:	699b      	ldr	r3, [r3, #24]
 8008de2:	2b00      	cmp	r3, #0
 8008de4:	d132      	bne.n	8008e4c <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	015a      	lsls	r2, r3, #5
 8008dea:	697b      	ldr	r3, [r7, #20]
 8008dec:	4413      	add	r3, r2
 8008dee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008df2:	691b      	ldr	r3, [r3, #16]
 8008df4:	693a      	ldr	r2, [r7, #16]
 8008df6:	0151      	lsls	r1, r2, #5
 8008df8:	697a      	ldr	r2, [r7, #20]
 8008dfa:	440a      	add	r2, r1
 8008dfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e00:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e04:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e08:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008e0a:	693b      	ldr	r3, [r7, #16]
 8008e0c:	015a      	lsls	r2, r3, #5
 8008e0e:	697b      	ldr	r3, [r7, #20]
 8008e10:	4413      	add	r3, r2
 8008e12:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e16:	691b      	ldr	r3, [r3, #16]
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	0151      	lsls	r1, r2, #5
 8008e1c:	697a      	ldr	r2, [r7, #20]
 8008e1e:	440a      	add	r2, r1
 8008e20:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e24:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e28:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e2a:	693b      	ldr	r3, [r7, #16]
 8008e2c:	015a      	lsls	r2, r3, #5
 8008e2e:	697b      	ldr	r3, [r7, #20]
 8008e30:	4413      	add	r3, r2
 8008e32:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e36:	691b      	ldr	r3, [r3, #16]
 8008e38:	693a      	ldr	r2, [r7, #16]
 8008e3a:	0151      	lsls	r1, r2, #5
 8008e3c:	697a      	ldr	r2, [r7, #20]
 8008e3e:	440a      	add	r2, r1
 8008e40:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e44:	0cdb      	lsrs	r3, r3, #19
 8008e46:	04db      	lsls	r3, r3, #19
 8008e48:	6113      	str	r3, [r2, #16]
 8008e4a:	e074      	b.n	8008f36 <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008e4c:	693b      	ldr	r3, [r7, #16]
 8008e4e:	015a      	lsls	r2, r3, #5
 8008e50:	697b      	ldr	r3, [r7, #20]
 8008e52:	4413      	add	r3, r2
 8008e54:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e58:	691b      	ldr	r3, [r3, #16]
 8008e5a:	693a      	ldr	r2, [r7, #16]
 8008e5c:	0151      	lsls	r1, r2, #5
 8008e5e:	697a      	ldr	r2, [r7, #20]
 8008e60:	440a      	add	r2, r1
 8008e62:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e66:	0cdb      	lsrs	r3, r3, #19
 8008e68:	04db      	lsls	r3, r3, #19
 8008e6a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008e6c:	693b      	ldr	r3, [r7, #16]
 8008e6e:	015a      	lsls	r2, r3, #5
 8008e70:	697b      	ldr	r3, [r7, #20]
 8008e72:	4413      	add	r3, r2
 8008e74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e78:	691b      	ldr	r3, [r3, #16]
 8008e7a:	693a      	ldr	r2, [r7, #16]
 8008e7c:	0151      	lsls	r1, r2, #5
 8008e7e:	697a      	ldr	r2, [r7, #20]
 8008e80:	440a      	add	r2, r1
 8008e82:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e86:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008e8a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008e8e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008e90:	693b      	ldr	r3, [r7, #16]
 8008e92:	015a      	lsls	r2, r3, #5
 8008e94:	697b      	ldr	r3, [r7, #20]
 8008e96:	4413      	add	r3, r2
 8008e98:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e9c:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	6999      	ldr	r1, [r3, #24]
 8008ea2:	683b      	ldr	r3, [r7, #0]
 8008ea4:	68db      	ldr	r3, [r3, #12]
 8008ea6:	440b      	add	r3, r1
 8008ea8:	1e59      	subs	r1, r3, #1
 8008eaa:	683b      	ldr	r3, [r7, #0]
 8008eac:	68db      	ldr	r3, [r3, #12]
 8008eae:	fbb1 f3f3 	udiv	r3, r1, r3
 8008eb2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008eb4:	4bb1      	ldr	r3, [pc, #708]	; (800917c <USB_EPStartXfer+0x3bc>)
 8008eb6:	400b      	ands	r3, r1
 8008eb8:	6939      	ldr	r1, [r7, #16]
 8008eba:	0148      	lsls	r0, r1, #5
 8008ebc:	6979      	ldr	r1, [r7, #20]
 8008ebe:	4401      	add	r1, r0
 8008ec0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008ec4:	4313      	orrs	r3, r2
 8008ec6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008ec8:	693b      	ldr	r3, [r7, #16]
 8008eca:	015a      	lsls	r2, r3, #5
 8008ecc:	697b      	ldr	r3, [r7, #20]
 8008ece:	4413      	add	r3, r2
 8008ed0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ed4:	691a      	ldr	r2, [r3, #16]
 8008ed6:	683b      	ldr	r3, [r7, #0]
 8008ed8:	699b      	ldr	r3, [r3, #24]
 8008eda:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ede:	6939      	ldr	r1, [r7, #16]
 8008ee0:	0148      	lsls	r0, r1, #5
 8008ee2:	6979      	ldr	r1, [r7, #20]
 8008ee4:	4401      	add	r1, r0
 8008ee6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008eea:	4313      	orrs	r3, r2
 8008eec:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008eee:	683b      	ldr	r3, [r7, #0]
 8008ef0:	791b      	ldrb	r3, [r3, #4]
 8008ef2:	2b01      	cmp	r3, #1
 8008ef4:	d11f      	bne.n	8008f36 <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008ef6:	693b      	ldr	r3, [r7, #16]
 8008ef8:	015a      	lsls	r2, r3, #5
 8008efa:	697b      	ldr	r3, [r7, #20]
 8008efc:	4413      	add	r3, r2
 8008efe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f02:	691b      	ldr	r3, [r3, #16]
 8008f04:	693a      	ldr	r2, [r7, #16]
 8008f06:	0151      	lsls	r1, r2, #5
 8008f08:	697a      	ldr	r2, [r7, #20]
 8008f0a:	440a      	add	r2, r1
 8008f0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f10:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008f14:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008f16:	693b      	ldr	r3, [r7, #16]
 8008f18:	015a      	lsls	r2, r3, #5
 8008f1a:	697b      	ldr	r3, [r7, #20]
 8008f1c:	4413      	add	r3, r2
 8008f1e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f22:	691b      	ldr	r3, [r3, #16]
 8008f24:	693a      	ldr	r2, [r7, #16]
 8008f26:	0151      	lsls	r1, r2, #5
 8008f28:	697a      	ldr	r2, [r7, #20]
 8008f2a:	440a      	add	r2, r1
 8008f2c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f30:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f34:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	015a      	lsls	r2, r3, #5
 8008f3a:	697b      	ldr	r3, [r7, #20]
 8008f3c:	4413      	add	r3, r2
 8008f3e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f42:	681b      	ldr	r3, [r3, #0]
 8008f44:	693a      	ldr	r2, [r7, #16]
 8008f46:	0151      	lsls	r1, r2, #5
 8008f48:	697a      	ldr	r2, [r7, #20]
 8008f4a:	440a      	add	r2, r1
 8008f4c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008f50:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008f54:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8008f56:	683b      	ldr	r3, [r7, #0]
 8008f58:	791b      	ldrb	r3, [r3, #4]
 8008f5a:	2b01      	cmp	r3, #1
 8008f5c:	d015      	beq.n	8008f8a <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008f5e:	683b      	ldr	r3, [r7, #0]
 8008f60:	699b      	ldr	r3, [r3, #24]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	f000 8104 	beq.w	8009170 <USB_EPStartXfer+0x3b0>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008f68:	697b      	ldr	r3, [r7, #20]
 8008f6a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f6e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008f70:	683b      	ldr	r3, [r7, #0]
 8008f72:	781b      	ldrb	r3, [r3, #0]
 8008f74:	f003 030f 	and.w	r3, r3, #15
 8008f78:	2101      	movs	r1, #1
 8008f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8008f7e:	6979      	ldr	r1, [r7, #20]
 8008f80:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f84:	4313      	orrs	r3, r2
 8008f86:	634b      	str	r3, [r1, #52]	; 0x34
 8008f88:	e0f2      	b.n	8009170 <USB_EPStartXfer+0x3b0>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f90:	689b      	ldr	r3, [r3, #8]
 8008f92:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f96:	2b00      	cmp	r3, #0
 8008f98:	d110      	bne.n	8008fbc <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008f9a:	693b      	ldr	r3, [r7, #16]
 8008f9c:	015a      	lsls	r2, r3, #5
 8008f9e:	697b      	ldr	r3, [r7, #20]
 8008fa0:	4413      	add	r3, r2
 8008fa2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fa6:	681b      	ldr	r3, [r3, #0]
 8008fa8:	693a      	ldr	r2, [r7, #16]
 8008faa:	0151      	lsls	r1, r2, #5
 8008fac:	697a      	ldr	r2, [r7, #20]
 8008fae:	440a      	add	r2, r1
 8008fb0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fb4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008fb8:	6013      	str	r3, [r2, #0]
 8008fba:	e00f      	b.n	8008fdc <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008fbc:	693b      	ldr	r3, [r7, #16]
 8008fbe:	015a      	lsls	r2, r3, #5
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	4413      	add	r3, r2
 8008fc4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	693a      	ldr	r2, [r7, #16]
 8008fcc:	0151      	lsls	r1, r2, #5
 8008fce:	697a      	ldr	r2, [r7, #20]
 8008fd0:	440a      	add	r2, r1
 8008fd2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fd6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008fda:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 8008fdc:	683b      	ldr	r3, [r7, #0]
 8008fde:	6919      	ldr	r1, [r3, #16]
 8008fe0:	683b      	ldr	r3, [r7, #0]
 8008fe2:	781a      	ldrb	r2, [r3, #0]
 8008fe4:	683b      	ldr	r3, [r7, #0]
 8008fe6:	699b      	ldr	r3, [r3, #24]
 8008fe8:	b29b      	uxth	r3, r3
 8008fea:	6878      	ldr	r0, [r7, #4]
 8008fec:	f000 fa94 	bl	8009518 <USB_WritePacket>
 8008ff0:	e0be      	b.n	8009170 <USB_EPStartXfer+0x3b0>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008ff2:	693b      	ldr	r3, [r7, #16]
 8008ff4:	015a      	lsls	r2, r3, #5
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	4413      	add	r3, r2
 8008ffa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ffe:	691b      	ldr	r3, [r3, #16]
 8009000:	693a      	ldr	r2, [r7, #16]
 8009002:	0151      	lsls	r1, r2, #5
 8009004:	697a      	ldr	r2, [r7, #20]
 8009006:	440a      	add	r2, r1
 8009008:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800900c:	0cdb      	lsrs	r3, r3, #19
 800900e:	04db      	lsls	r3, r3, #19
 8009010:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009012:	693b      	ldr	r3, [r7, #16]
 8009014:	015a      	lsls	r2, r3, #5
 8009016:	697b      	ldr	r3, [r7, #20]
 8009018:	4413      	add	r3, r2
 800901a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800901e:	691b      	ldr	r3, [r3, #16]
 8009020:	693a      	ldr	r2, [r7, #16]
 8009022:	0151      	lsls	r1, r2, #5
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	440a      	add	r2, r1
 8009028:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800902c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009030:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009034:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8009036:	683b      	ldr	r3, [r7, #0]
 8009038:	699b      	ldr	r3, [r3, #24]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d123      	bne.n	8009086 <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 800903e:	693b      	ldr	r3, [r7, #16]
 8009040:	015a      	lsls	r2, r3, #5
 8009042:	697b      	ldr	r3, [r7, #20]
 8009044:	4413      	add	r3, r2
 8009046:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800904a:	691a      	ldr	r2, [r3, #16]
 800904c:	683b      	ldr	r3, [r7, #0]
 800904e:	68db      	ldr	r3, [r3, #12]
 8009050:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009054:	6939      	ldr	r1, [r7, #16]
 8009056:	0148      	lsls	r0, r1, #5
 8009058:	6979      	ldr	r1, [r7, #20]
 800905a:	4401      	add	r1, r0
 800905c:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009060:	4313      	orrs	r3, r2
 8009062:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	015a      	lsls	r2, r3, #5
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	4413      	add	r3, r2
 800906c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	693a      	ldr	r2, [r7, #16]
 8009074:	0151      	lsls	r1, r2, #5
 8009076:	697a      	ldr	r2, [r7, #20]
 8009078:	440a      	add	r2, r1
 800907a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800907e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009082:	6113      	str	r3, [r2, #16]
 8009084:	e037      	b.n	80090f6 <USB_EPStartXfer+0x336>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	699a      	ldr	r2, [r3, #24]
 800908a:	683b      	ldr	r3, [r7, #0]
 800908c:	68db      	ldr	r3, [r3, #12]
 800908e:	4413      	add	r3, r2
 8009090:	1e5a      	subs	r2, r3, #1
 8009092:	683b      	ldr	r3, [r7, #0]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	fbb2 f3f3 	udiv	r3, r2, r3
 800909a:	81fb      	strh	r3, [r7, #14]
      ep->xfer_size = ep->maxpacket * pktcnt;
 800909c:	683b      	ldr	r3, [r7, #0]
 800909e:	68db      	ldr	r3, [r3, #12]
 80090a0:	89fa      	ldrh	r2, [r7, #14]
 80090a2:	fb02 f203 	mul.w	r2, r2, r3
 80090a6:	683b      	ldr	r3, [r7, #0]
 80090a8:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 80090aa:	693b      	ldr	r3, [r7, #16]
 80090ac:	015a      	lsls	r2, r3, #5
 80090ae:	697b      	ldr	r3, [r7, #20]
 80090b0:	4413      	add	r3, r2
 80090b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090b6:	691a      	ldr	r2, [r3, #16]
 80090b8:	89fb      	ldrh	r3, [r7, #14]
 80090ba:	04d9      	lsls	r1, r3, #19
 80090bc:	4b2f      	ldr	r3, [pc, #188]	; (800917c <USB_EPStartXfer+0x3bc>)
 80090be:	400b      	ands	r3, r1
 80090c0:	6939      	ldr	r1, [r7, #16]
 80090c2:	0148      	lsls	r0, r1, #5
 80090c4:	6979      	ldr	r1, [r7, #20]
 80090c6:	4401      	add	r1, r0
 80090c8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80090cc:	4313      	orrs	r3, r2
 80090ce:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80090d0:	693b      	ldr	r3, [r7, #16]
 80090d2:	015a      	lsls	r2, r3, #5
 80090d4:	697b      	ldr	r3, [r7, #20]
 80090d6:	4413      	add	r3, r2
 80090d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80090dc:	691a      	ldr	r2, [r3, #16]
 80090de:	683b      	ldr	r3, [r7, #0]
 80090e0:	69db      	ldr	r3, [r3, #28]
 80090e2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80090e6:	6939      	ldr	r1, [r7, #16]
 80090e8:	0148      	lsls	r0, r1, #5
 80090ea:	6979      	ldr	r1, [r7, #20]
 80090ec:	4401      	add	r1, r0
 80090ee:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80090f2:	4313      	orrs	r3, r2
 80090f4:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 80090f6:	683b      	ldr	r3, [r7, #0]
 80090f8:	791b      	ldrb	r3, [r3, #4]
 80090fa:	2b01      	cmp	r3, #1
 80090fc:	d128      	bne.n	8009150 <USB_EPStartXfer+0x390>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80090fe:	697b      	ldr	r3, [r7, #20]
 8009100:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009104:	689b      	ldr	r3, [r3, #8]
 8009106:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800910a:	2b00      	cmp	r3, #0
 800910c:	d110      	bne.n	8009130 <USB_EPStartXfer+0x370>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 800910e:	693b      	ldr	r3, [r7, #16]
 8009110:	015a      	lsls	r2, r3, #5
 8009112:	697b      	ldr	r3, [r7, #20]
 8009114:	4413      	add	r3, r2
 8009116:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	693a      	ldr	r2, [r7, #16]
 800911e:	0151      	lsls	r1, r2, #5
 8009120:	697a      	ldr	r2, [r7, #20]
 8009122:	440a      	add	r2, r1
 8009124:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009128:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800912c:	6013      	str	r3, [r2, #0]
 800912e:	e00f      	b.n	8009150 <USB_EPStartXfer+0x390>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009130:	693b      	ldr	r3, [r7, #16]
 8009132:	015a      	lsls	r2, r3, #5
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	4413      	add	r3, r2
 8009138:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800913c:	681b      	ldr	r3, [r3, #0]
 800913e:	693a      	ldr	r2, [r7, #16]
 8009140:	0151      	lsls	r1, r2, #5
 8009142:	697a      	ldr	r2, [r7, #20]
 8009144:	440a      	add	r2, r1
 8009146:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800914a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800914e:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009150:	693b      	ldr	r3, [r7, #16]
 8009152:	015a      	lsls	r2, r3, #5
 8009154:	697b      	ldr	r3, [r7, #20]
 8009156:	4413      	add	r3, r2
 8009158:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800915c:	681b      	ldr	r3, [r3, #0]
 800915e:	693a      	ldr	r2, [r7, #16]
 8009160:	0151      	lsls	r1, r2, #5
 8009162:	697a      	ldr	r2, [r7, #20]
 8009164:	440a      	add	r2, r1
 8009166:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800916a:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 800916e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009170:	2300      	movs	r3, #0
}
 8009172:	4618      	mov	r0, r3
 8009174:	3718      	adds	r7, #24
 8009176:	46bd      	mov	sp, r7
 8009178:	bd80      	pop	{r7, pc}
 800917a:	bf00      	nop
 800917c:	1ff80000 	.word	0x1ff80000

08009180 <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009180:	b480      	push	{r7}
 8009182:	b085      	sub	sp, #20
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
 8009188:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800918e:	683b      	ldr	r3, [r7, #0]
 8009190:	781b      	ldrb	r3, [r3, #0]
 8009192:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009194:	683b      	ldr	r3, [r7, #0]
 8009196:	785b      	ldrb	r3, [r3, #1]
 8009198:	2b01      	cmp	r3, #1
 800919a:	f040 80ab 	bne.w	80092f4 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800919e:	683b      	ldr	r3, [r7, #0]
 80091a0:	699b      	ldr	r3, [r3, #24]
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d132      	bne.n	800920c <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	015a      	lsls	r2, r3, #5
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	4413      	add	r3, r2
 80091ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091b2:	691b      	ldr	r3, [r3, #16]
 80091b4:	68ba      	ldr	r2, [r7, #8]
 80091b6:	0151      	lsls	r1, r2, #5
 80091b8:	68fa      	ldr	r2, [r7, #12]
 80091ba:	440a      	add	r2, r1
 80091bc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091c0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80091c4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80091c8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	015a      	lsls	r2, r3, #5
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	4413      	add	r3, r2
 80091d2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091d6:	691b      	ldr	r3, [r3, #16]
 80091d8:	68ba      	ldr	r2, [r7, #8]
 80091da:	0151      	lsls	r1, r2, #5
 80091dc:	68fa      	ldr	r2, [r7, #12]
 80091de:	440a      	add	r2, r1
 80091e0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80091e4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80091e8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80091ea:	68bb      	ldr	r3, [r7, #8]
 80091ec:	015a      	lsls	r2, r3, #5
 80091ee:	68fb      	ldr	r3, [r7, #12]
 80091f0:	4413      	add	r3, r2
 80091f2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80091f6:	691b      	ldr	r3, [r3, #16]
 80091f8:	68ba      	ldr	r2, [r7, #8]
 80091fa:	0151      	lsls	r1, r2, #5
 80091fc:	68fa      	ldr	r2, [r7, #12]
 80091fe:	440a      	add	r2, r1
 8009200:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009204:	0cdb      	lsrs	r3, r3, #19
 8009206:	04db      	lsls	r3, r3, #19
 8009208:	6113      	str	r3, [r2, #16]
 800920a:	e04e      	b.n	80092aa <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800920c:	68bb      	ldr	r3, [r7, #8]
 800920e:	015a      	lsls	r2, r3, #5
 8009210:	68fb      	ldr	r3, [r7, #12]
 8009212:	4413      	add	r3, r2
 8009214:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009218:	691b      	ldr	r3, [r3, #16]
 800921a:	68ba      	ldr	r2, [r7, #8]
 800921c:	0151      	lsls	r1, r2, #5
 800921e:	68fa      	ldr	r2, [r7, #12]
 8009220:	440a      	add	r2, r1
 8009222:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009226:	0cdb      	lsrs	r3, r3, #19
 8009228:	04db      	lsls	r3, r3, #19
 800922a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800922c:	68bb      	ldr	r3, [r7, #8]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	68fb      	ldr	r3, [r7, #12]
 8009232:	4413      	add	r3, r2
 8009234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009238:	691b      	ldr	r3, [r3, #16]
 800923a:	68ba      	ldr	r2, [r7, #8]
 800923c:	0151      	lsls	r1, r2, #5
 800923e:	68fa      	ldr	r2, [r7, #12]
 8009240:	440a      	add	r2, r1
 8009242:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009246:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800924a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800924e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009250:	683b      	ldr	r3, [r7, #0]
 8009252:	699a      	ldr	r2, [r3, #24]
 8009254:	683b      	ldr	r3, [r7, #0]
 8009256:	68db      	ldr	r3, [r3, #12]
 8009258:	429a      	cmp	r2, r3
 800925a:	d903      	bls.n	8009264 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 800925c:	683b      	ldr	r3, [r7, #0]
 800925e:	68da      	ldr	r2, [r3, #12]
 8009260:	683b      	ldr	r3, [r7, #0]
 8009262:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009264:	68bb      	ldr	r3, [r7, #8]
 8009266:	015a      	lsls	r2, r3, #5
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	4413      	add	r3, r2
 800926c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009270:	691b      	ldr	r3, [r3, #16]
 8009272:	68ba      	ldr	r2, [r7, #8]
 8009274:	0151      	lsls	r1, r2, #5
 8009276:	68fa      	ldr	r2, [r7, #12]
 8009278:	440a      	add	r2, r1
 800927a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800927e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009282:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009284:	68bb      	ldr	r3, [r7, #8]
 8009286:	015a      	lsls	r2, r3, #5
 8009288:	68fb      	ldr	r3, [r7, #12]
 800928a:	4413      	add	r3, r2
 800928c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009290:	691a      	ldr	r2, [r3, #16]
 8009292:	683b      	ldr	r3, [r7, #0]
 8009294:	699b      	ldr	r3, [r3, #24]
 8009296:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800929a:	68b9      	ldr	r1, [r7, #8]
 800929c:	0148      	lsls	r0, r1, #5
 800929e:	68f9      	ldr	r1, [r7, #12]
 80092a0:	4401      	add	r1, r0
 80092a2:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80092a6:	4313      	orrs	r3, r2
 80092a8:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	015a      	lsls	r2, r3, #5
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	4413      	add	r3, r2
 80092b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	68ba      	ldr	r2, [r7, #8]
 80092ba:	0151      	lsls	r1, r2, #5
 80092bc:	68fa      	ldr	r2, [r7, #12]
 80092be:	440a      	add	r2, r1
 80092c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80092c4:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80092c8:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 80092ca:	683b      	ldr	r3, [r7, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d071      	beq.n	80093b6 <USB_EP0StartXfer+0x236>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80092d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	f003 030f 	and.w	r3, r3, #15
 80092e2:	2101      	movs	r1, #1
 80092e4:	fa01 f303 	lsl.w	r3, r1, r3
 80092e8:	68f9      	ldr	r1, [r7, #12]
 80092ea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80092ee:	4313      	orrs	r3, r2
 80092f0:	634b      	str	r3, [r1, #52]	; 0x34
 80092f2:	e060      	b.n	80093b6 <USB_EP0StartXfer+0x236>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80092f4:	68bb      	ldr	r3, [r7, #8]
 80092f6:	015a      	lsls	r2, r3, #5
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	4413      	add	r3, r2
 80092fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009300:	691b      	ldr	r3, [r3, #16]
 8009302:	68ba      	ldr	r2, [r7, #8]
 8009304:	0151      	lsls	r1, r2, #5
 8009306:	68fa      	ldr	r2, [r7, #12]
 8009308:	440a      	add	r2, r1
 800930a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800930e:	0cdb      	lsrs	r3, r3, #19
 8009310:	04db      	lsls	r3, r3, #19
 8009312:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009314:	68bb      	ldr	r3, [r7, #8]
 8009316:	015a      	lsls	r2, r3, #5
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	4413      	add	r3, r2
 800931c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009320:	691b      	ldr	r3, [r3, #16]
 8009322:	68ba      	ldr	r2, [r7, #8]
 8009324:	0151      	lsls	r1, r2, #5
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	440a      	add	r2, r1
 800932a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800932e:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009332:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8009336:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	699b      	ldr	r3, [r3, #24]
 800933c:	2b00      	cmp	r3, #0
 800933e:	d003      	beq.n	8009348 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	68da      	ldr	r2, [r3, #12]
 8009344:	683b      	ldr	r3, [r7, #0]
 8009346:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 8009348:	683b      	ldr	r3, [r7, #0]
 800934a:	68da      	ldr	r2, [r3, #12]
 800934c:	683b      	ldr	r3, [r7, #0]
 800934e:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009350:	68bb      	ldr	r3, [r7, #8]
 8009352:	015a      	lsls	r2, r3, #5
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	4413      	add	r3, r2
 8009358:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800935c:	691b      	ldr	r3, [r3, #16]
 800935e:	68ba      	ldr	r2, [r7, #8]
 8009360:	0151      	lsls	r1, r2, #5
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	440a      	add	r2, r1
 8009366:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800936a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800936e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009370:	68bb      	ldr	r3, [r7, #8]
 8009372:	015a      	lsls	r2, r3, #5
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	4413      	add	r3, r2
 8009378:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800937c:	691a      	ldr	r2, [r3, #16]
 800937e:	683b      	ldr	r3, [r7, #0]
 8009380:	69db      	ldr	r3, [r3, #28]
 8009382:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009386:	68b9      	ldr	r1, [r7, #8]
 8009388:	0148      	lsls	r0, r1, #5
 800938a:	68f9      	ldr	r1, [r7, #12]
 800938c:	4401      	add	r1, r0
 800938e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8009392:	4313      	orrs	r3, r2
 8009394:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009396:	68bb      	ldr	r3, [r7, #8]
 8009398:	015a      	lsls	r2, r3, #5
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	4413      	add	r3, r2
 800939e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	68ba      	ldr	r2, [r7, #8]
 80093a6:	0151      	lsls	r1, r2, #5
 80093a8:	68fa      	ldr	r2, [r7, #12]
 80093aa:	440a      	add	r2, r1
 80093ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80093b0:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80093b4:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80093b6:	2300      	movs	r3, #0
}
 80093b8:	4618      	mov	r0, r3
 80093ba:	3714      	adds	r7, #20
 80093bc:	46bd      	mov	sp, r7
 80093be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093c2:	4770      	bx	lr

080093c4 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80093c4:	b480      	push	{r7}
 80093c6:	b087      	sub	sp, #28
 80093c8:	af00      	add	r7, sp, #0
 80093ca:	6078      	str	r0, [r7, #4]
 80093cc:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80093ce:	2300      	movs	r3, #0
 80093d0:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 80093d2:	2300      	movs	r3, #0
 80093d4:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 80093da:	683b      	ldr	r3, [r7, #0]
 80093dc:	785b      	ldrb	r3, [r3, #1]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d14a      	bne.n	8009478 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80093e2:	683b      	ldr	r3, [r7, #0]
 80093e4:	781b      	ldrb	r3, [r3, #0]
 80093e6:	015a      	lsls	r2, r3, #5
 80093e8:	693b      	ldr	r3, [r7, #16]
 80093ea:	4413      	add	r3, r2
 80093ec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80093f6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80093fa:	f040 8086 	bne.w	800950a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	015a      	lsls	r2, r3, #5
 8009404:	693b      	ldr	r3, [r7, #16]
 8009406:	4413      	add	r3, r2
 8009408:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	683a      	ldr	r2, [r7, #0]
 8009410:	7812      	ldrb	r2, [r2, #0]
 8009412:	0151      	lsls	r1, r2, #5
 8009414:	693a      	ldr	r2, [r7, #16]
 8009416:	440a      	add	r2, r1
 8009418:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800941c:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009420:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009422:	683b      	ldr	r3, [r7, #0]
 8009424:	781b      	ldrb	r3, [r3, #0]
 8009426:	015a      	lsls	r2, r3, #5
 8009428:	693b      	ldr	r3, [r7, #16]
 800942a:	4413      	add	r3, r2
 800942c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009430:	681b      	ldr	r3, [r3, #0]
 8009432:	683a      	ldr	r2, [r7, #0]
 8009434:	7812      	ldrb	r2, [r2, #0]
 8009436:	0151      	lsls	r1, r2, #5
 8009438:	693a      	ldr	r2, [r7, #16]
 800943a:	440a      	add	r2, r1
 800943c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009440:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009444:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009446:	68fb      	ldr	r3, [r7, #12]
 8009448:	3301      	adds	r3, #1
 800944a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	f242 7210 	movw	r2, #10000	; 0x2710
 8009452:	4293      	cmp	r3, r2
 8009454:	d902      	bls.n	800945c <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	75fb      	strb	r3, [r7, #23]
          break;
 800945a:	e056      	b.n	800950a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 800945c:	683b      	ldr	r3, [r7, #0]
 800945e:	781b      	ldrb	r3, [r3, #0]
 8009460:	015a      	lsls	r2, r3, #5
 8009462:	693b      	ldr	r3, [r7, #16]
 8009464:	4413      	add	r3, r2
 8009466:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009470:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009474:	d0e7      	beq.n	8009446 <USB_EPStopXfer+0x82>
 8009476:	e048      	b.n	800950a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	781b      	ldrb	r3, [r3, #0]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	693b      	ldr	r3, [r7, #16]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800948c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009490:	d13b      	bne.n	800950a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	781b      	ldrb	r3, [r3, #0]
 8009496:	015a      	lsls	r2, r3, #5
 8009498:	693b      	ldr	r3, [r7, #16]
 800949a:	4413      	add	r3, r2
 800949c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094a0:	681b      	ldr	r3, [r3, #0]
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	7812      	ldrb	r2, [r2, #0]
 80094a6:	0151      	lsls	r1, r2, #5
 80094a8:	693a      	ldr	r2, [r7, #16]
 80094aa:	440a      	add	r2, r1
 80094ac:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094b0:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80094b4:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80094b6:	683b      	ldr	r3, [r7, #0]
 80094b8:	781b      	ldrb	r3, [r3, #0]
 80094ba:	015a      	lsls	r2, r3, #5
 80094bc:	693b      	ldr	r3, [r7, #16]
 80094be:	4413      	add	r3, r2
 80094c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	683a      	ldr	r2, [r7, #0]
 80094c8:	7812      	ldrb	r2, [r2, #0]
 80094ca:	0151      	lsls	r1, r2, #5
 80094cc:	693a      	ldr	r2, [r7, #16]
 80094ce:	440a      	add	r2, r1
 80094d0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80094d4:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80094d8:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	3301      	adds	r3, #1
 80094de:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	f242 7210 	movw	r2, #10000	; 0x2710
 80094e6:	4293      	cmp	r3, r2
 80094e8:	d902      	bls.n	80094f0 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 80094ea:	2301      	movs	r3, #1
 80094ec:	75fb      	strb	r3, [r7, #23]
          break;
 80094ee:	e00c      	b.n	800950a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	015a      	lsls	r2, r3, #5
 80094f6:	693b      	ldr	r3, [r7, #16]
 80094f8:	4413      	add	r3, r2
 80094fa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80094fe:	681b      	ldr	r3, [r3, #0]
 8009500:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009504:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009508:	d0e7      	beq.n	80094da <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800950a:	7dfb      	ldrb	r3, [r7, #23]
}
 800950c:	4618      	mov	r0, r3
 800950e:	371c      	adds	r7, #28
 8009510:	46bd      	mov	sp, r7
 8009512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009516:	4770      	bx	lr

08009518 <USB_WritePacket>:
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len)
{
 8009518:	b480      	push	{r7}
 800951a:	b089      	sub	sp, #36	; 0x24
 800951c:	af00      	add	r7, sp, #0
 800951e:	60f8      	str	r0, [r7, #12]
 8009520:	60b9      	str	r1, [r7, #8]
 8009522:	4611      	mov	r1, r2
 8009524:	461a      	mov	r2, r3
 8009526:	460b      	mov	r3, r1
 8009528:	71fb      	strb	r3, [r7, #7]
 800952a:	4613      	mov	r3, r2
 800952c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800952e:	68fb      	ldr	r3, [r7, #12]
 8009530:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8009532:	68bb      	ldr	r3, [r7, #8]
 8009534:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8009536:	88bb      	ldrh	r3, [r7, #4]
 8009538:	3303      	adds	r3, #3
 800953a:	089b      	lsrs	r3, r3, #2
 800953c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 800953e:	2300      	movs	r3, #0
 8009540:	61bb      	str	r3, [r7, #24]
 8009542:	e018      	b.n	8009576 <USB_WritePacket+0x5e>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009544:	79fb      	ldrb	r3, [r7, #7]
 8009546:	031a      	lsls	r2, r3, #12
 8009548:	697b      	ldr	r3, [r7, #20]
 800954a:	4413      	add	r3, r2
 800954c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009550:	461a      	mov	r2, r3
 8009552:	69fb      	ldr	r3, [r7, #28]
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	6013      	str	r3, [r2, #0]
    pSrc++;
 8009558:	69fb      	ldr	r3, [r7, #28]
 800955a:	3301      	adds	r3, #1
 800955c:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	3301      	adds	r3, #1
 8009562:	61fb      	str	r3, [r7, #28]
    pSrc++;
 8009564:	69fb      	ldr	r3, [r7, #28]
 8009566:	3301      	adds	r3, #1
 8009568:	61fb      	str	r3, [r7, #28]
    pSrc++;
 800956a:	69fb      	ldr	r3, [r7, #28]
 800956c:	3301      	adds	r3, #1
 800956e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8009570:	69bb      	ldr	r3, [r7, #24]
 8009572:	3301      	adds	r3, #1
 8009574:	61bb      	str	r3, [r7, #24]
 8009576:	69ba      	ldr	r2, [r7, #24]
 8009578:	693b      	ldr	r3, [r7, #16]
 800957a:	429a      	cmp	r2, r3
 800957c:	d3e2      	bcc.n	8009544 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 800957e:	2300      	movs	r3, #0
}
 8009580:	4618      	mov	r0, r3
 8009582:	3724      	adds	r7, #36	; 0x24
 8009584:	46bd      	mov	sp, r7
 8009586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800958a:	4770      	bx	lr

0800958c <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800958c:	b480      	push	{r7}
 800958e:	b08b      	sub	sp, #44	; 0x2c
 8009590:	af00      	add	r7, sp, #0
 8009592:	60f8      	str	r0, [r7, #12]
 8009594:	60b9      	str	r1, [r7, #8]
 8009596:	4613      	mov	r3, r2
 8009598:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800959e:	68bb      	ldr	r3, [r7, #8]
 80095a0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80095a2:	88fb      	ldrh	r3, [r7, #6]
 80095a4:	089b      	lsrs	r3, r3, #2
 80095a6:	b29b      	uxth	r3, r3
 80095a8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80095aa:	88fb      	ldrh	r3, [r7, #6]
 80095ac:	f003 0303 	and.w	r3, r3, #3
 80095b0:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 80095b2:	2300      	movs	r3, #0
 80095b4:	623b      	str	r3, [r7, #32]
 80095b6:	e014      	b.n	80095e2 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 80095b8:	69bb      	ldr	r3, [r7, #24]
 80095ba:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095be:	681a      	ldr	r2, [r3, #0]
 80095c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c2:	601a      	str	r2, [r3, #0]
    pDest++;
 80095c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095c6:	3301      	adds	r3, #1
 80095c8:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80095ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095cc:	3301      	adds	r3, #1
 80095ce:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80095d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d2:	3301      	adds	r3, #1
 80095d4:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 80095d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80095d8:	3301      	adds	r3, #1
 80095da:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 80095dc:	6a3b      	ldr	r3, [r7, #32]
 80095de:	3301      	adds	r3, #1
 80095e0:	623b      	str	r3, [r7, #32]
 80095e2:	6a3a      	ldr	r2, [r7, #32]
 80095e4:	697b      	ldr	r3, [r7, #20]
 80095e6:	429a      	cmp	r2, r3
 80095e8:	d3e6      	bcc.n	80095b8 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 80095ea:	8bfb      	ldrh	r3, [r7, #30]
 80095ec:	2b00      	cmp	r3, #0
 80095ee:	d01e      	beq.n	800962e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 80095f0:	2300      	movs	r3, #0
 80095f2:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 80095f4:	69bb      	ldr	r3, [r7, #24]
 80095f6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80095fa:	461a      	mov	r2, r3
 80095fc:	f107 0310 	add.w	r3, r7, #16
 8009600:	6812      	ldr	r2, [r2, #0]
 8009602:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009604:	693a      	ldr	r2, [r7, #16]
 8009606:	6a3b      	ldr	r3, [r7, #32]
 8009608:	b2db      	uxtb	r3, r3
 800960a:	00db      	lsls	r3, r3, #3
 800960c:	fa22 f303 	lsr.w	r3, r2, r3
 8009610:	b2da      	uxtb	r2, r3
 8009612:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009614:	701a      	strb	r2, [r3, #0]
      i++;
 8009616:	6a3b      	ldr	r3, [r7, #32]
 8009618:	3301      	adds	r3, #1
 800961a:	623b      	str	r3, [r7, #32]
      pDest++;
 800961c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800961e:	3301      	adds	r3, #1
 8009620:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009622:	8bfb      	ldrh	r3, [r7, #30]
 8009624:	3b01      	subs	r3, #1
 8009626:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009628:	8bfb      	ldrh	r3, [r7, #30]
 800962a:	2b00      	cmp	r3, #0
 800962c:	d1ea      	bne.n	8009604 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800962e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009630:	4618      	mov	r0, r3
 8009632:	372c      	adds	r7, #44	; 0x2c
 8009634:	46bd      	mov	sp, r7
 8009636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800963a:	4770      	bx	lr

0800963c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800963c:	b480      	push	{r7}
 800963e:	b085      	sub	sp, #20
 8009640:	af00      	add	r7, sp, #0
 8009642:	6078      	str	r0, [r7, #4]
 8009644:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	781b      	ldrb	r3, [r3, #0]
 800964e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009650:	683b      	ldr	r3, [r7, #0]
 8009652:	785b      	ldrb	r3, [r3, #1]
 8009654:	2b01      	cmp	r3, #1
 8009656:	d12c      	bne.n	80096b2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009658:	68bb      	ldr	r3, [r7, #8]
 800965a:	015a      	lsls	r2, r3, #5
 800965c:	68fb      	ldr	r3, [r7, #12]
 800965e:	4413      	add	r3, r2
 8009660:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	2b00      	cmp	r3, #0
 8009668:	db12      	blt.n	8009690 <USB_EPSetStall+0x54>
 800966a:	68bb      	ldr	r3, [r7, #8]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d00f      	beq.n	8009690 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8009670:	68bb      	ldr	r3, [r7, #8]
 8009672:	015a      	lsls	r2, r3, #5
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	4413      	add	r3, r2
 8009678:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800967c:	681b      	ldr	r3, [r3, #0]
 800967e:	68ba      	ldr	r2, [r7, #8]
 8009680:	0151      	lsls	r1, r2, #5
 8009682:	68fa      	ldr	r2, [r7, #12]
 8009684:	440a      	add	r2, r1
 8009686:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800968a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 800968e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8009690:	68bb      	ldr	r3, [r7, #8]
 8009692:	015a      	lsls	r2, r3, #5
 8009694:	68fb      	ldr	r3, [r7, #12]
 8009696:	4413      	add	r3, r2
 8009698:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	68ba      	ldr	r2, [r7, #8]
 80096a0:	0151      	lsls	r1, r2, #5
 80096a2:	68fa      	ldr	r2, [r7, #12]
 80096a4:	440a      	add	r2, r1
 80096a6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80096aa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80096ae:	6013      	str	r3, [r2, #0]
 80096b0:	e02b      	b.n	800970a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	015a      	lsls	r2, r3, #5
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	4413      	add	r3, r2
 80096ba:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096be:	681b      	ldr	r3, [r3, #0]
 80096c0:	2b00      	cmp	r3, #0
 80096c2:	db12      	blt.n	80096ea <USB_EPSetStall+0xae>
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d00f      	beq.n	80096ea <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	015a      	lsls	r2, r3, #5
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	4413      	add	r3, r2
 80096d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	68ba      	ldr	r2, [r7, #8]
 80096da:	0151      	lsls	r1, r2, #5
 80096dc:	68fa      	ldr	r2, [r7, #12]
 80096de:	440a      	add	r2, r1
 80096e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80096e4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80096e8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 80096ea:	68bb      	ldr	r3, [r7, #8]
 80096ec:	015a      	lsls	r2, r3, #5
 80096ee:	68fb      	ldr	r3, [r7, #12]
 80096f0:	4413      	add	r3, r2
 80096f2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	68ba      	ldr	r2, [r7, #8]
 80096fa:	0151      	lsls	r1, r2, #5
 80096fc:	68fa      	ldr	r2, [r7, #12]
 80096fe:	440a      	add	r2, r1
 8009700:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009704:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009708:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800970a:	2300      	movs	r3, #0
}
 800970c:	4618      	mov	r0, r3
 800970e:	3714      	adds	r7, #20
 8009710:	46bd      	mov	sp, r7
 8009712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009716:	4770      	bx	lr

08009718 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009718:	b480      	push	{r7}
 800971a:	b085      	sub	sp, #20
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009722:	687b      	ldr	r3, [r7, #4]
 8009724:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009726:	683b      	ldr	r3, [r7, #0]
 8009728:	781b      	ldrb	r3, [r3, #0]
 800972a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800972c:	683b      	ldr	r3, [r7, #0]
 800972e:	785b      	ldrb	r3, [r3, #1]
 8009730:	2b01      	cmp	r3, #1
 8009732:	d128      	bne.n	8009786 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	015a      	lsls	r2, r3, #5
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	4413      	add	r3, r2
 800973c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009740:	681b      	ldr	r3, [r3, #0]
 8009742:	68ba      	ldr	r2, [r7, #8]
 8009744:	0151      	lsls	r1, r2, #5
 8009746:	68fa      	ldr	r2, [r7, #12]
 8009748:	440a      	add	r2, r1
 800974a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800974e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8009752:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8009754:	683b      	ldr	r3, [r7, #0]
 8009756:	791b      	ldrb	r3, [r3, #4]
 8009758:	2b03      	cmp	r3, #3
 800975a:	d003      	beq.n	8009764 <USB_EPClearStall+0x4c>
 800975c:	683b      	ldr	r3, [r7, #0]
 800975e:	791b      	ldrb	r3, [r3, #4]
 8009760:	2b02      	cmp	r3, #2
 8009762:	d138      	bne.n	80097d6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	015a      	lsls	r2, r3, #5
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	4413      	add	r3, r2
 800976c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	68ba      	ldr	r2, [r7, #8]
 8009774:	0151      	lsls	r1, r2, #5
 8009776:	68fa      	ldr	r2, [r7, #12]
 8009778:	440a      	add	r2, r1
 800977a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800977e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009782:	6013      	str	r3, [r2, #0]
 8009784:	e027      	b.n	80097d6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8009786:	68bb      	ldr	r3, [r7, #8]
 8009788:	015a      	lsls	r2, r3, #5
 800978a:	68fb      	ldr	r3, [r7, #12]
 800978c:	4413      	add	r3, r2
 800978e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68ba      	ldr	r2, [r7, #8]
 8009796:	0151      	lsls	r1, r2, #5
 8009798:	68fa      	ldr	r2, [r7, #12]
 800979a:	440a      	add	r2, r1
 800979c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097a0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80097a4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	791b      	ldrb	r3, [r3, #4]
 80097aa:	2b03      	cmp	r3, #3
 80097ac:	d003      	beq.n	80097b6 <USB_EPClearStall+0x9e>
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	791b      	ldrb	r3, [r3, #4]
 80097b2:	2b02      	cmp	r3, #2
 80097b4:	d10f      	bne.n	80097d6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80097b6:	68bb      	ldr	r3, [r7, #8]
 80097b8:	015a      	lsls	r2, r3, #5
 80097ba:	68fb      	ldr	r3, [r7, #12]
 80097bc:	4413      	add	r3, r2
 80097be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097c2:	681b      	ldr	r3, [r3, #0]
 80097c4:	68ba      	ldr	r2, [r7, #8]
 80097c6:	0151      	lsls	r1, r2, #5
 80097c8:	68fa      	ldr	r2, [r7, #12]
 80097ca:	440a      	add	r2, r1
 80097cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80097d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80097d4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 80097d6:	2300      	movs	r3, #0
}
 80097d8:	4618      	mov	r0, r3
 80097da:	3714      	adds	r7, #20
 80097dc:	46bd      	mov	sp, r7
 80097de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e2:	4770      	bx	lr

080097e4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 80097e4:	b480      	push	{r7}
 80097e6:	b085      	sub	sp, #20
 80097e8:	af00      	add	r7, sp, #0
 80097ea:	6078      	str	r0, [r7, #4]
 80097ec:	460b      	mov	r3, r1
 80097ee:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	68fa      	ldr	r2, [r7, #12]
 80097fe:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009802:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009806:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009808:	68fb      	ldr	r3, [r7, #12]
 800980a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800980e:	681a      	ldr	r2, [r3, #0]
 8009810:	78fb      	ldrb	r3, [r7, #3]
 8009812:	011b      	lsls	r3, r3, #4
 8009814:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009818:	68f9      	ldr	r1, [r7, #12]
 800981a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800981e:	4313      	orrs	r3, r2
 8009820:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009822:	2300      	movs	r3, #0
}
 8009824:	4618      	mov	r0, r3
 8009826:	3714      	adds	r7, #20
 8009828:	46bd      	mov	sp, r7
 800982a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800982e:	4770      	bx	lr

08009830 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009830:	b480      	push	{r7}
 8009832:	b085      	sub	sp, #20
 8009834:	af00      	add	r7, sp, #0
 8009836:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	68fa      	ldr	r2, [r7, #12]
 8009846:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800984a:	f023 0303 	bic.w	r3, r3, #3
 800984e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8009850:	68fb      	ldr	r3, [r7, #12]
 8009852:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009856:	685b      	ldr	r3, [r3, #4]
 8009858:	68fa      	ldr	r2, [r7, #12]
 800985a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800985e:	f023 0302 	bic.w	r3, r3, #2
 8009862:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009864:	2300      	movs	r3, #0
}
 8009866:	4618      	mov	r0, r3
 8009868:	3714      	adds	r7, #20
 800986a:	46bd      	mov	sp, r7
 800986c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009870:	4770      	bx	lr

08009872 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009872:	b480      	push	{r7}
 8009874:	b085      	sub	sp, #20
 8009876:	af00      	add	r7, sp, #0
 8009878:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800987e:	68fb      	ldr	r3, [r7, #12]
 8009880:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009884:	681b      	ldr	r3, [r3, #0]
 8009886:	68fa      	ldr	r2, [r7, #12]
 8009888:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800988c:	f023 0303 	bic.w	r3, r3, #3
 8009890:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	68fa      	ldr	r2, [r7, #12]
 800989c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80098a0:	f043 0302 	orr.w	r3, r3, #2
 80098a4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3714      	adds	r7, #20
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b085      	sub	sp, #20
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	695b      	ldr	r3, [r3, #20]
 80098c0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	699b      	ldr	r3, [r3, #24]
 80098c6:	68fa      	ldr	r2, [r7, #12]
 80098c8:	4013      	ands	r3, r2
 80098ca:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 80098cc:	68fb      	ldr	r3, [r7, #12]
}
 80098ce:	4618      	mov	r0, r3
 80098d0:	3714      	adds	r7, #20
 80098d2:	46bd      	mov	sp, r7
 80098d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098d8:	4770      	bx	lr

080098da <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 80098da:	b480      	push	{r7}
 80098dc:	b085      	sub	sp, #20
 80098de:	af00      	add	r7, sp, #0
 80098e0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80098e2:	687b      	ldr	r3, [r7, #4]
 80098e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098ec:	699b      	ldr	r3, [r3, #24]
 80098ee:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80098f6:	69db      	ldr	r3, [r3, #28]
 80098f8:	68ba      	ldr	r2, [r7, #8]
 80098fa:	4013      	ands	r3, r2
 80098fc:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 80098fe:	68bb      	ldr	r3, [r7, #8]
 8009900:	0c1b      	lsrs	r3, r3, #16
}
 8009902:	4618      	mov	r0, r3
 8009904:	3714      	adds	r7, #20
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr

0800990e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800990e:	b480      	push	{r7}
 8009910:	b085      	sub	sp, #20
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800991a:	68fb      	ldr	r3, [r7, #12]
 800991c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009920:	699b      	ldr	r3, [r3, #24]
 8009922:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800992a:	69db      	ldr	r3, [r3, #28]
 800992c:	68ba      	ldr	r2, [r7, #8]
 800992e:	4013      	ands	r3, r2
 8009930:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009932:	68bb      	ldr	r3, [r7, #8]
 8009934:	b29b      	uxth	r3, r3
}
 8009936:	4618      	mov	r0, r3
 8009938:	3714      	adds	r7, #20
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr

08009942 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009942:	b480      	push	{r7}
 8009944:	b085      	sub	sp, #20
 8009946:	af00      	add	r7, sp, #0
 8009948:	6078      	str	r0, [r7, #4]
 800994a:	460b      	mov	r3, r1
 800994c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800994e:	687b      	ldr	r3, [r7, #4]
 8009950:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009952:	78fb      	ldrb	r3, [r7, #3]
 8009954:	015a      	lsls	r2, r3, #5
 8009956:	68fb      	ldr	r3, [r7, #12]
 8009958:	4413      	add	r3, r2
 800995a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800995e:	689b      	ldr	r3, [r3, #8]
 8009960:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009968:	695b      	ldr	r3, [r3, #20]
 800996a:	68ba      	ldr	r2, [r7, #8]
 800996c:	4013      	ands	r3, r2
 800996e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009970:	68bb      	ldr	r3, [r7, #8]
}
 8009972:	4618      	mov	r0, r3
 8009974:	3714      	adds	r7, #20
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr

0800997e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800997e:	b480      	push	{r7}
 8009980:	b087      	sub	sp, #28
 8009982:	af00      	add	r7, sp, #0
 8009984:	6078      	str	r0, [r7, #4]
 8009986:	460b      	mov	r3, r1
 8009988:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800998e:	697b      	ldr	r3, [r7, #20]
 8009990:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009994:	691b      	ldr	r3, [r3, #16]
 8009996:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009998:	697b      	ldr	r3, [r7, #20]
 800999a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800999e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80099a0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80099a2:	78fb      	ldrb	r3, [r7, #3]
 80099a4:	f003 030f 	and.w	r3, r3, #15
 80099a8:	68fa      	ldr	r2, [r7, #12]
 80099aa:	fa22 f303 	lsr.w	r3, r2, r3
 80099ae:	01db      	lsls	r3, r3, #7
 80099b0:	b2db      	uxtb	r3, r3
 80099b2:	693a      	ldr	r2, [r7, #16]
 80099b4:	4313      	orrs	r3, r2
 80099b6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80099b8:	78fb      	ldrb	r3, [r7, #3]
 80099ba:	015a      	lsls	r2, r3, #5
 80099bc:	697b      	ldr	r3, [r7, #20]
 80099be:	4413      	add	r3, r2
 80099c0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80099c4:	689b      	ldr	r3, [r3, #8]
 80099c6:	693a      	ldr	r2, [r7, #16]
 80099c8:	4013      	ands	r3, r2
 80099ca:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80099cc:	68bb      	ldr	r3, [r7, #8]
}
 80099ce:	4618      	mov	r0, r3
 80099d0:	371c      	adds	r7, #28
 80099d2:	46bd      	mov	sp, r7
 80099d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099d8:	4770      	bx	lr

080099da <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80099da:	b480      	push	{r7}
 80099dc:	b083      	sub	sp, #12
 80099de:	af00      	add	r7, sp, #0
 80099e0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80099e2:	687b      	ldr	r3, [r7, #4]
 80099e4:	695b      	ldr	r3, [r3, #20]
 80099e6:	f003 0301 	and.w	r3, r3, #1
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	370c      	adds	r7, #12
 80099ee:	46bd      	mov	sp, r7
 80099f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099f4:	4770      	bx	lr

080099f6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80099f6:	b480      	push	{r7}
 80099f8:	b085      	sub	sp, #20
 80099fa:	af00      	add	r7, sp, #0
 80099fc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099fe:	687b      	ldr	r3, [r7, #4]
 8009a00:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009a02:	68fb      	ldr	r3, [r7, #12]
 8009a04:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	68fa      	ldr	r2, [r7, #12]
 8009a0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009a10:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009a14:	f023 0307 	bic.w	r3, r3, #7
 8009a18:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009a1a:	68fb      	ldr	r3, [r7, #12]
 8009a1c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009a20:	685b      	ldr	r3, [r3, #4]
 8009a22:	68fa      	ldr	r2, [r7, #12]
 8009a24:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009a28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009a2c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009a2e:	2300      	movs	r3, #0
}
 8009a30:	4618      	mov	r0, r3
 8009a32:	3714      	adds	r7, #20
 8009a34:	46bd      	mov	sp, r7
 8009a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a3a:	4770      	bx	lr

08009a3c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b085      	sub	sp, #20
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
 8009a44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	333c      	adds	r3, #60	; 0x3c
 8009a4e:	3304      	adds	r3, #4
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	60bb      	str	r3, [r7, #8]
  UNUSED(psetup);

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009a54:	68bb      	ldr	r3, [r7, #8]
 8009a56:	4a1c      	ldr	r2, [pc, #112]	; (8009ac8 <USB_EP0_OutStart+0x8c>)
 8009a58:	4293      	cmp	r3, r2
 8009a5a:	d90a      	bls.n	8009a72 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009a68:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009a6c:	d101      	bne.n	8009a72 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 8009a6e:	2300      	movs	r3, #0
 8009a70:	e024      	b.n	8009abc <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009a72:	68fb      	ldr	r3, [r7, #12]
 8009a74:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a78:	461a      	mov	r2, r3
 8009a7a:	2300      	movs	r3, #0
 8009a7c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009a7e:	68fb      	ldr	r3, [r7, #12]
 8009a80:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a84:	691b      	ldr	r3, [r3, #16]
 8009a86:	68fa      	ldr	r2, [r7, #12]
 8009a88:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009a8c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009a90:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009a92:	68fb      	ldr	r3, [r7, #12]
 8009a94:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009a98:	691b      	ldr	r3, [r3, #16]
 8009a9a:	68fa      	ldr	r2, [r7, #12]
 8009a9c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009aa0:	f043 0318 	orr.w	r3, r3, #24
 8009aa4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009aac:	691b      	ldr	r3, [r3, #16]
 8009aae:	68fa      	ldr	r2, [r7, #12]
 8009ab0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009ab4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 8009ab8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 8009aba:	2300      	movs	r3, #0
}
 8009abc:	4618      	mov	r0, r3
 8009abe:	3714      	adds	r7, #20
 8009ac0:	46bd      	mov	sp, r7
 8009ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac6:	4770      	bx	lr
 8009ac8:	4f54300a 	.word	0x4f54300a

08009acc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009acc:	b480      	push	{r7}
 8009ace:	b085      	sub	sp, #20
 8009ad0:	af00      	add	r7, sp, #0
 8009ad2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009ad8:	68fb      	ldr	r3, [r7, #12]
 8009ada:	3301      	adds	r3, #1
 8009adc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009ade:	68fb      	ldr	r3, [r7, #12]
 8009ae0:	4a13      	ldr	r2, [pc, #76]	; (8009b30 <USB_CoreReset+0x64>)
 8009ae2:	4293      	cmp	r3, r2
 8009ae4:	d901      	bls.n	8009aea <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009ae6:	2303      	movs	r3, #3
 8009ae8:	e01b      	b.n	8009b22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009aea:	687b      	ldr	r3, [r7, #4]
 8009aec:	691b      	ldr	r3, [r3, #16]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	daf2      	bge.n	8009ad8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8009af2:	2300      	movs	r3, #0
 8009af4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	691b      	ldr	r3, [r3, #16]
 8009afa:	f043 0201 	orr.w	r2, r3, #1
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009b02:	68fb      	ldr	r3, [r7, #12]
 8009b04:	3301      	adds	r3, #1
 8009b06:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009b08:	68fb      	ldr	r3, [r7, #12]
 8009b0a:	4a09      	ldr	r2, [pc, #36]	; (8009b30 <USB_CoreReset+0x64>)
 8009b0c:	4293      	cmp	r3, r2
 8009b0e:	d901      	bls.n	8009b14 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009b10:	2303      	movs	r3, #3
 8009b12:	e006      	b.n	8009b22 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	691b      	ldr	r3, [r3, #16]
 8009b18:	f003 0301 	and.w	r3, r3, #1
 8009b1c:	2b01      	cmp	r3, #1
 8009b1e:	d0f0      	beq.n	8009b02 <USB_CoreReset+0x36>

  return HAL_OK;
 8009b20:	2300      	movs	r3, #0
}
 8009b22:	4618      	mov	r0, r3
 8009b24:	3714      	adds	r7, #20
 8009b26:	46bd      	mov	sp, r7
 8009b28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b2c:	4770      	bx	lr
 8009b2e:	bf00      	nop
 8009b30:	00030d40 	.word	0x00030d40

08009b34 <lsm6dsox_read_reg>:
  *
  */
int32_t __weak lsm6dsox_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 8009b34:	b590      	push	{r4, r7, lr}
 8009b36:	b087      	sub	sp, #28
 8009b38:	af00      	add	r7, sp, #0
 8009b3a:	60f8      	str	r0, [r7, #12]
 8009b3c:	607a      	str	r2, [r7, #4]
 8009b3e:	461a      	mov	r2, r3
 8009b40:	460b      	mov	r3, r1
 8009b42:	72fb      	strb	r3, [r7, #11]
 8009b44:	4613      	mov	r3, r2
 8009b46:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	685c      	ldr	r4, [r3, #4]
 8009b4c:	68fb      	ldr	r3, [r7, #12]
 8009b4e:	68d8      	ldr	r0, [r3, #12]
 8009b50:	893b      	ldrh	r3, [r7, #8]
 8009b52:	7af9      	ldrb	r1, [r7, #11]
 8009b54:	687a      	ldr	r2, [r7, #4]
 8009b56:	47a0      	blx	r4
 8009b58:	6178      	str	r0, [r7, #20]

  return ret;
 8009b5a:	697b      	ldr	r3, [r7, #20]
}
 8009b5c:	4618      	mov	r0, r3
 8009b5e:	371c      	adds	r7, #28
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd90      	pop	{r4, r7, pc}

08009b64 <lsm6dsox_from_lsb_to_celsius>:
{
  return ((float_t)lsb) * 70.0f;
}

float_t lsm6dsox_from_lsb_to_celsius(int16_t lsb)
{
 8009b64:	b480      	push	{r7}
 8009b66:	b083      	sub	sp, #12
 8009b68:	af00      	add	r7, sp, #0
 8009b6a:	4603      	mov	r3, r0
 8009b6c:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 8009b6e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8009b72:	ee07 3a90 	vmov	s15, r3
 8009b76:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8009b7a:	eddf 6a07 	vldr	s13, [pc, #28]	; 8009b98 <lsm6dsox_from_lsb_to_celsius+0x34>
 8009b7e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8009b82:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 8009b86:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 8009b8a:	eeb0 0a67 	vmov.f32	s0, s15
 8009b8e:	370c      	adds	r7, #12
 8009b90:	46bd      	mov	sp, r7
 8009b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b96:	4770      	bx	lr
 8009b98:	43800000 	.word	0x43800000

08009b9c <lsm6dsox_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8009b9c:	b580      	push	{r7, lr}
 8009b9e:	b084      	sub	sp, #16
 8009ba0:	af00      	add	r7, sp, #0
 8009ba2:	6078      	str	r0, [r7, #4]
 8009ba4:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_OUT_TEMP_L, buff, 2);
 8009ba6:	f107 0208 	add.w	r2, r7, #8
 8009baa:	2302      	movs	r3, #2
 8009bac:	2120      	movs	r1, #32
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f7ff ffc0 	bl	8009b34 <lsm6dsox_read_reg>
 8009bb4:	60f8      	str	r0, [r7, #12]
  *val = (int16_t)buff[1];
 8009bb6:	7a7b      	ldrb	r3, [r7, #9]
 8009bb8:	b21a      	sxth	r2, r3
 8009bba:	683b      	ldr	r3, [r7, #0]
 8009bbc:	801a      	strh	r2, [r3, #0]
  *val = (*val * 256) + (int16_t)buff[0];
 8009bbe:	683b      	ldr	r3, [r7, #0]
 8009bc0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8009bc4:	b29b      	uxth	r3, r3
 8009bc6:	021b      	lsls	r3, r3, #8
 8009bc8:	b29a      	uxth	r2, r3
 8009bca:	7a3b      	ldrb	r3, [r7, #8]
 8009bcc:	b29b      	uxth	r3, r3
 8009bce:	4413      	add	r3, r2
 8009bd0:	b29b      	uxth	r3, r3
 8009bd2:	b21a      	sxth	r2, r3
 8009bd4:	683b      	ldr	r3, [r7, #0]
 8009bd6:	801a      	strh	r2, [r3, #0]

  return ret;
 8009bd8:	68fb      	ldr	r3, [r7, #12]
}
 8009bda:	4618      	mov	r0, r3
 8009bdc:	3710      	adds	r7, #16
 8009bde:	46bd      	mov	sp, r7
 8009be0:	bd80      	pop	{r7, pc}

08009be2 <lsm6dsox_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval             interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lsm6dsox_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8009be2:	b580      	push	{r7, lr}
 8009be4:	b084      	sub	sp, #16
 8009be6:	af00      	add	r7, sp, #0
 8009be8:	6078      	str	r0, [r7, #4]
 8009bea:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsox_read_reg(ctx, LSM6DSOX_WHO_AM_I, buff, 1);
 8009bec:	2301      	movs	r3, #1
 8009bee:	683a      	ldr	r2, [r7, #0]
 8009bf0:	210f      	movs	r1, #15
 8009bf2:	6878      	ldr	r0, [r7, #4]
 8009bf4:	f7ff ff9e 	bl	8009b34 <lsm6dsox_read_reg>
 8009bf8:	60f8      	str	r0, [r7, #12]

  return ret;
 8009bfa:	68fb      	ldr	r3, [r7, #12]
}
 8009bfc:	4618      	mov	r0, r3
 8009bfe:	3710      	adds	r7, #16
 8009c00:	46bd      	mov	sp, r7
 8009c02:	bd80      	pop	{r7, pc}

08009c04 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c04:	b580      	push	{r7, lr}
 8009c06:	b084      	sub	sp, #16
 8009c08:	af00      	add	r7, sp, #0
 8009c0a:	6078      	str	r0, [r7, #4]
 8009c0c:	460b      	mov	r3, r1
 8009c0e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009c10:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009c14:	f002 fafc 	bl	800c210 <USBD_static_malloc>
 8009c18:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d105      	bne.n	8009c2c <USBD_CDC_Init+0x28>
  {
    pdev->pClassData = NULL;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2200      	movs	r2, #0
 8009c24:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 8009c28:	2302      	movs	r3, #2
 8009c2a:	e066      	b.n	8009cfa <USBD_CDC_Init+0xf6>
  }

  pdev->pClassData = (void *)hcdc;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	68fa      	ldr	r2, [r7, #12]
 8009c30:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	7c1b      	ldrb	r3, [r3, #16]
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d119      	bne.n	8009c70 <USBD_CDC_Init+0x6c>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c3c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c40:	2202      	movs	r2, #2
 8009c42:	2181      	movs	r1, #129	; 0x81
 8009c44:	6878      	ldr	r0, [r7, #4]
 8009c46:	f002 f8cf 	bl	800bde8 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2201      	movs	r2, #1
 8009c4e:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c54:	2202      	movs	r2, #2
 8009c56:	2101      	movs	r1, #1
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f002 f8c5 	bl	800bde8 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	2201      	movs	r2, #1
 8009c62:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	2210      	movs	r2, #16
 8009c6a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8009c6e:	e016      	b.n	8009c9e <USBD_CDC_Init+0x9a>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009c70:	2340      	movs	r3, #64	; 0x40
 8009c72:	2202      	movs	r2, #2
 8009c74:	2181      	movs	r1, #129	; 0x81
 8009c76:	6878      	ldr	r0, [r7, #4]
 8009c78:	f002 f8b6 	bl	800bde8 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009c7c:	687b      	ldr	r3, [r7, #4]
 8009c7e:	2201      	movs	r2, #1
 8009c80:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009c82:	2340      	movs	r3, #64	; 0x40
 8009c84:	2202      	movs	r2, #2
 8009c86:	2101      	movs	r1, #1
 8009c88:	6878      	ldr	r0, [r7, #4]
 8009c8a:	f002 f8ad 	bl	800bde8 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009c8e:	687b      	ldr	r3, [r7, #4]
 8009c90:	2201      	movs	r2, #1
 8009c92:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	2210      	movs	r2, #16
 8009c9a:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009c9e:	2308      	movs	r3, #8
 8009ca0:	2203      	movs	r2, #3
 8009ca2:	2182      	movs	r1, #130	; 0x82
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f002 f89f 	bl	800bde8 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	2201      	movs	r2, #1
 8009cae:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009cb8:	681b      	ldr	r3, [r3, #0]
 8009cba:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009cbc:	68fb      	ldr	r3, [r7, #12]
 8009cbe:	2200      	movs	r2, #0
 8009cc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009cc4:	68fb      	ldr	r3, [r7, #12]
 8009cc6:	2200      	movs	r2, #0
 8009cc8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009ccc:	687b      	ldr	r3, [r7, #4]
 8009cce:	7c1b      	ldrb	r3, [r3, #16]
 8009cd0:	2b00      	cmp	r3, #0
 8009cd2:	d109      	bne.n	8009ce8 <USBD_CDC_Init+0xe4>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009cda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009cde:	2101      	movs	r1, #1
 8009ce0:	6878      	ldr	r0, [r7, #4]
 8009ce2:	f002 f9fb 	bl	800c0dc <USBD_LL_PrepareReceive>
 8009ce6:	e007      	b.n	8009cf8 <USBD_CDC_Init+0xf4>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009cee:	2340      	movs	r3, #64	; 0x40
 8009cf0:	2101      	movs	r1, #1
 8009cf2:	6878      	ldr	r0, [r7, #4]
 8009cf4:	f002 f9f2 	bl	800c0dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009cf8:	2300      	movs	r3, #0
}
 8009cfa:	4618      	mov	r0, r3
 8009cfc:	3710      	adds	r7, #16
 8009cfe:	46bd      	mov	sp, r7
 8009d00:	bd80      	pop	{r7, pc}

08009d02 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009d02:	b580      	push	{r7, lr}
 8009d04:	b082      	sub	sp, #8
 8009d06:	af00      	add	r7, sp, #0
 8009d08:	6078      	str	r0, [r7, #4]
 8009d0a:	460b      	mov	r3, r1
 8009d0c:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009d0e:	2181      	movs	r1, #129	; 0x81
 8009d10:	6878      	ldr	r0, [r7, #4]
 8009d12:	f002 f8a7 	bl	800be64 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009d16:	687b      	ldr	r3, [r7, #4]
 8009d18:	2200      	movs	r2, #0
 8009d1a:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009d1c:	2101      	movs	r1, #1
 8009d1e:	6878      	ldr	r0, [r7, #4]
 8009d20:	f002 f8a0 	bl	800be64 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2200      	movs	r2, #0
 8009d28:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009d2c:	2182      	movs	r1, #130	; 0x82
 8009d2e:	6878      	ldr	r0, [r7, #4]
 8009d30:	f002 f898 	bl	800be64 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009d34:	687b      	ldr	r3, [r7, #4]
 8009d36:	2200      	movs	r2, #0
 8009d38:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	2200      	movs	r2, #0
 8009d40:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d00e      	beq.n	8009d6c <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009d4e:	687b      	ldr	r3, [r7, #4]
 8009d50:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009d54:	685b      	ldr	r3, [r3, #4]
 8009d56:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d5e:	4618      	mov	r0, r3
 8009d60:	f002 fa64 	bl	800c22c <USBD_static_free>
    pdev->pClassData = NULL;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	2200      	movs	r2, #0
 8009d68:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009d6c:	2300      	movs	r3, #0
}
 8009d6e:	4618      	mov	r0, r3
 8009d70:	3708      	adds	r7, #8
 8009d72:	46bd      	mov	sp, r7
 8009d74:	bd80      	pop	{r7, pc}
	...

08009d78 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009d78:	b580      	push	{r7, lr}
 8009d7a:	b086      	sub	sp, #24
 8009d7c:	af00      	add	r7, sp, #0
 8009d7e:	6078      	str	r0, [r7, #4]
 8009d80:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009d82:	687b      	ldr	r3, [r7, #4]
 8009d84:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d88:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009d8a:	2300      	movs	r3, #0
 8009d8c:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009d8e:	2300      	movs	r3, #0
 8009d90:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009d92:	2300      	movs	r3, #0
 8009d94:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009d96:	693b      	ldr	r3, [r7, #16]
 8009d98:	2b00      	cmp	r3, #0
 8009d9a:	d101      	bne.n	8009da0 <USBD_CDC_Setup+0x28>
  {
    return (uint8_t)USBD_FAIL;
 8009d9c:	2303      	movs	r3, #3
 8009d9e:	e0af      	b.n	8009f00 <USBD_CDC_Setup+0x188>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009da0:	683b      	ldr	r3, [r7, #0]
 8009da2:	781b      	ldrb	r3, [r3, #0]
 8009da4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d03f      	beq.n	8009e2c <USBD_CDC_Setup+0xb4>
 8009dac:	2b20      	cmp	r3, #32
 8009dae:	f040 809f 	bne.w	8009ef0 <USBD_CDC_Setup+0x178>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009db2:	683b      	ldr	r3, [r7, #0]
 8009db4:	88db      	ldrh	r3, [r3, #6]
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d02e      	beq.n	8009e18 <USBD_CDC_Setup+0xa0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009dba:	683b      	ldr	r3, [r7, #0]
 8009dbc:	781b      	ldrb	r3, [r3, #0]
 8009dbe:	b25b      	sxtb	r3, r3
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	da16      	bge.n	8009df2 <USBD_CDC_Setup+0x7a>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	683a      	ldr	r2, [r7, #0]
 8009dce:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 8009dd0:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009dd2:	683a      	ldr	r2, [r7, #0]
 8009dd4:	88d2      	ldrh	r2, [r2, #6]
 8009dd6:	4798      	blx	r3
                                                            req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	88db      	ldrh	r3, [r3, #6]
 8009ddc:	2b07      	cmp	r3, #7
 8009dde:	bf28      	it	cs
 8009de0:	2307      	movcs	r3, #7
 8009de2:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009de4:	693b      	ldr	r3, [r7, #16]
 8009de6:	89fa      	ldrh	r2, [r7, #14]
 8009de8:	4619      	mov	r1, r3
 8009dea:	6878      	ldr	r0, [r7, #4]
 8009dec:	f001 fb13 	bl	800b416 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 8009df0:	e085      	b.n	8009efe <USBD_CDC_Setup+0x186>
          hcdc->CmdOpCode = req->bRequest;
 8009df2:	683b      	ldr	r3, [r7, #0]
 8009df4:	785a      	ldrb	r2, [r3, #1]
 8009df6:	693b      	ldr	r3, [r7, #16]
 8009df8:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009dfc:	683b      	ldr	r3, [r7, #0]
 8009dfe:	88db      	ldrh	r3, [r3, #6]
 8009e00:	b2da      	uxtb	r2, r3
 8009e02:	693b      	ldr	r3, [r7, #16]
 8009e04:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009e08:	6939      	ldr	r1, [r7, #16]
 8009e0a:	683b      	ldr	r3, [r7, #0]
 8009e0c:	88db      	ldrh	r3, [r3, #6]
 8009e0e:	461a      	mov	r2, r3
 8009e10:	6878      	ldr	r0, [r7, #4]
 8009e12:	f001 fb2c 	bl	800b46e <USBD_CtlPrepareRx>
      break;
 8009e16:	e072      	b.n	8009efe <USBD_CDC_Setup+0x186>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	683a      	ldr	r2, [r7, #0]
 8009e22:	7850      	ldrb	r0, [r2, #1]
 8009e24:	2200      	movs	r2, #0
 8009e26:	6839      	ldr	r1, [r7, #0]
 8009e28:	4798      	blx	r3
      break;
 8009e2a:	e068      	b.n	8009efe <USBD_CDC_Setup+0x186>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009e2c:	683b      	ldr	r3, [r7, #0]
 8009e2e:	785b      	ldrb	r3, [r3, #1]
 8009e30:	2b0b      	cmp	r3, #11
 8009e32:	d852      	bhi.n	8009eda <USBD_CDC_Setup+0x162>
 8009e34:	a201      	add	r2, pc, #4	; (adr r2, 8009e3c <USBD_CDC_Setup+0xc4>)
 8009e36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009e3a:	bf00      	nop
 8009e3c:	08009e6d 	.word	0x08009e6d
 8009e40:	08009ee9 	.word	0x08009ee9
 8009e44:	08009edb 	.word	0x08009edb
 8009e48:	08009edb 	.word	0x08009edb
 8009e4c:	08009edb 	.word	0x08009edb
 8009e50:	08009edb 	.word	0x08009edb
 8009e54:	08009edb 	.word	0x08009edb
 8009e58:	08009edb 	.word	0x08009edb
 8009e5c:	08009edb 	.word	0x08009edb
 8009e60:	08009edb 	.word	0x08009edb
 8009e64:	08009e97 	.word	0x08009e97
 8009e68:	08009ec1 	.word	0x08009ec1
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e72:	b2db      	uxtb	r3, r3
 8009e74:	2b03      	cmp	r3, #3
 8009e76:	d107      	bne.n	8009e88 <USBD_CDC_Setup+0x110>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009e78:	f107 030a 	add.w	r3, r7, #10
 8009e7c:	2202      	movs	r2, #2
 8009e7e:	4619      	mov	r1, r3
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f001 fac8 	bl	800b416 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e86:	e032      	b.n	8009eee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009e88:	6839      	ldr	r1, [r7, #0]
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f001 fa52 	bl	800b334 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e90:	2303      	movs	r3, #3
 8009e92:	75fb      	strb	r3, [r7, #23]
          break;
 8009e94:	e02b      	b.n	8009eee <USBD_CDC_Setup+0x176>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e9c:	b2db      	uxtb	r3, r3
 8009e9e:	2b03      	cmp	r3, #3
 8009ea0:	d107      	bne.n	8009eb2 <USBD_CDC_Setup+0x13a>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009ea2:	f107 030d 	add.w	r3, r7, #13
 8009ea6:	2201      	movs	r2, #1
 8009ea8:	4619      	mov	r1, r3
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f001 fab3 	bl	800b416 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009eb0:	e01d      	b.n	8009eee <USBD_CDC_Setup+0x176>
            USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f001 fa3d 	bl	800b334 <USBD_CtlError>
            ret = USBD_FAIL;
 8009eba:	2303      	movs	r3, #3
 8009ebc:	75fb      	strb	r3, [r7, #23]
          break;
 8009ebe:	e016      	b.n	8009eee <USBD_CDC_Setup+0x176>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ec6:	b2db      	uxtb	r3, r3
 8009ec8:	2b03      	cmp	r3, #3
 8009eca:	d00f      	beq.n	8009eec <USBD_CDC_Setup+0x174>
          {
            USBD_CtlError(pdev, req);
 8009ecc:	6839      	ldr	r1, [r7, #0]
 8009ece:	6878      	ldr	r0, [r7, #4]
 8009ed0:	f001 fa30 	bl	800b334 <USBD_CtlError>
            ret = USBD_FAIL;
 8009ed4:	2303      	movs	r3, #3
 8009ed6:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009ed8:	e008      	b.n	8009eec <USBD_CDC_Setup+0x174>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009eda:	6839      	ldr	r1, [r7, #0]
 8009edc:	6878      	ldr	r0, [r7, #4]
 8009ede:	f001 fa29 	bl	800b334 <USBD_CtlError>
          ret = USBD_FAIL;
 8009ee2:	2303      	movs	r3, #3
 8009ee4:	75fb      	strb	r3, [r7, #23]
          break;
 8009ee6:	e002      	b.n	8009eee <USBD_CDC_Setup+0x176>
          break;
 8009ee8:	bf00      	nop
 8009eea:	e008      	b.n	8009efe <USBD_CDC_Setup+0x186>
          break;
 8009eec:	bf00      	nop
      }
      break;
 8009eee:	e006      	b.n	8009efe <USBD_CDC_Setup+0x186>

    default:
      USBD_CtlError(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f001 fa1e 	bl	800b334 <USBD_CtlError>
      ret = USBD_FAIL;
 8009ef8:	2303      	movs	r3, #3
 8009efa:	75fb      	strb	r3, [r7, #23]
      break;
 8009efc:	bf00      	nop
  }

  return (uint8_t)ret;
 8009efe:	7dfb      	ldrb	r3, [r7, #23]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3718      	adds	r7, #24
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	460b      	mov	r3, r1
 8009f12:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009f1a:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f22:	2b00      	cmp	r3, #0
 8009f24:	d101      	bne.n	8009f2a <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009f26:	2303      	movs	r3, #3
 8009f28:	e04f      	b.n	8009fca <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f30:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f32:	78fa      	ldrb	r2, [r7, #3]
 8009f34:	6879      	ldr	r1, [r7, #4]
 8009f36:	4613      	mov	r3, r2
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	4413      	add	r3, r2
 8009f3c:	009b      	lsls	r3, r3, #2
 8009f3e:	440b      	add	r3, r1
 8009f40:	3318      	adds	r3, #24
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d029      	beq.n	8009f9c <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009f48:	78fa      	ldrb	r2, [r7, #3]
 8009f4a:	6879      	ldr	r1, [r7, #4]
 8009f4c:	4613      	mov	r3, r2
 8009f4e:	009b      	lsls	r3, r3, #2
 8009f50:	4413      	add	r3, r2
 8009f52:	009b      	lsls	r3, r3, #2
 8009f54:	440b      	add	r3, r1
 8009f56:	3318      	adds	r3, #24
 8009f58:	681a      	ldr	r2, [r3, #0]
 8009f5a:	78f9      	ldrb	r1, [r7, #3]
 8009f5c:	68f8      	ldr	r0, [r7, #12]
 8009f5e:	460b      	mov	r3, r1
 8009f60:	00db      	lsls	r3, r3, #3
 8009f62:	440b      	add	r3, r1
 8009f64:	009b      	lsls	r3, r3, #2
 8009f66:	4403      	add	r3, r0
 8009f68:	3348      	adds	r3, #72	; 0x48
 8009f6a:	681b      	ldr	r3, [r3, #0]
 8009f6c:	fbb2 f1f3 	udiv	r1, r2, r3
 8009f70:	fb03 f301 	mul.w	r3, r3, r1
 8009f74:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d110      	bne.n	8009f9c <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009f7a:	78fa      	ldrb	r2, [r7, #3]
 8009f7c:	6879      	ldr	r1, [r7, #4]
 8009f7e:	4613      	mov	r3, r2
 8009f80:	009b      	lsls	r3, r3, #2
 8009f82:	4413      	add	r3, r2
 8009f84:	009b      	lsls	r3, r3, #2
 8009f86:	440b      	add	r3, r1
 8009f88:	3318      	adds	r3, #24
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009f8e:	78f9      	ldrb	r1, [r7, #3]
 8009f90:	2300      	movs	r3, #0
 8009f92:	2200      	movs	r2, #0
 8009f94:	6878      	ldr	r0, [r7, #4]
 8009f96:	f002 f869 	bl	800c06c <USBD_LL_Transmit>
 8009f9a:	e015      	b.n	8009fc8 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 8009f9c:	68bb      	ldr	r3, [r7, #8]
 8009f9e:	2200      	movs	r2, #0
 8009fa0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 8009fa4:	687b      	ldr	r3, [r7, #4]
 8009fa6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009faa:	691b      	ldr	r3, [r3, #16]
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d00b      	beq.n	8009fc8 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009fb6:	691b      	ldr	r3, [r3, #16]
 8009fb8:	68ba      	ldr	r2, [r7, #8]
 8009fba:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009fbe:	68ba      	ldr	r2, [r7, #8]
 8009fc0:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009fc4:	78fa      	ldrb	r2, [r7, #3]
 8009fc6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009fc8:	2300      	movs	r3, #0
}
 8009fca:	4618      	mov	r0, r3
 8009fcc:	3710      	adds	r7, #16
 8009fce:	46bd      	mov	sp, r7
 8009fd0:	bd80      	pop	{r7, pc}

08009fd2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009fd2:	b580      	push	{r7, lr}
 8009fd4:	b084      	sub	sp, #16
 8009fd6:	af00      	add	r7, sp, #0
 8009fd8:	6078      	str	r0, [r7, #4]
 8009fda:	460b      	mov	r3, r1
 8009fdc:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fe4:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009fe6:	687b      	ldr	r3, [r7, #4]
 8009fe8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009fec:	2b00      	cmp	r3, #0
 8009fee:	d101      	bne.n	8009ff4 <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009ff0:	2303      	movs	r3, #3
 8009ff2:	e015      	b.n	800a020 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009ff4:	78fb      	ldrb	r3, [r7, #3]
 8009ff6:	4619      	mov	r1, r3
 8009ff8:	6878      	ldr	r0, [r7, #4]
 8009ffa:	f002 f8a7 	bl	800c14c <USBD_LL_GetRxDataSize>
 8009ffe:	4602      	mov	r2, r0
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a00c:	68db      	ldr	r3, [r3, #12]
 800a00e:	68fa      	ldr	r2, [r7, #12]
 800a010:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800a014:	68fa      	ldr	r2, [r7, #12]
 800a016:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800a01a:	4611      	mov	r1, r2
 800a01c:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800a01e:	2300      	movs	r3, #0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3710      	adds	r7, #16
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}

0800a028 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800a028:	b580      	push	{r7, lr}
 800a02a:	b084      	sub	sp, #16
 800a02c:	af00      	add	r7, sp, #0
 800a02e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a036:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <USBD_CDC_EP0_RxReady+0x1a>
  {
    return (uint8_t)USBD_FAIL;
 800a03e:	2303      	movs	r3, #3
 800a040:	e01b      	b.n	800a07a <USBD_CDC_EP0_RxReady+0x52>
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a048:	2b00      	cmp	r3, #0
 800a04a:	d015      	beq.n	800a078 <USBD_CDC_EP0_RxReady+0x50>
 800a04c:	68fb      	ldr	r3, [r7, #12]
 800a04e:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a052:	2bff      	cmp	r3, #255	; 0xff
 800a054:	d010      	beq.n	800a078 <USBD_CDC_EP0_RxReady+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800a05c:	689b      	ldr	r3, [r3, #8]
 800a05e:	68fa      	ldr	r2, [r7, #12]
 800a060:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 800a064:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 800a066:	68fa      	ldr	r2, [r7, #12]
 800a068:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800a06c:	b292      	uxth	r2, r2
 800a06e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	22ff      	movs	r2, #255	; 0xff
 800a074:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a078:	2300      	movs	r3, #0
}
 800a07a:	4618      	mov	r0, r3
 800a07c:	3710      	adds	r7, #16
 800a07e:	46bd      	mov	sp, r7
 800a080:	bd80      	pop	{r7, pc}
	...

0800a084 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a084:	b480      	push	{r7}
 800a086:	b083      	sub	sp, #12
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	2243      	movs	r2, #67	; 0x43
 800a090:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800a092:	4b03      	ldr	r3, [pc, #12]	; (800a0a0 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800a094:	4618      	mov	r0, r3
 800a096:	370c      	adds	r7, #12
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr
 800a0a0:	20000094 	.word	0x20000094

0800a0a4 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a0a4:	b480      	push	{r7}
 800a0a6:	b083      	sub	sp, #12
 800a0a8:	af00      	add	r7, sp, #0
 800a0aa:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	2243      	movs	r2, #67	; 0x43
 800a0b0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 800a0b2:	4b03      	ldr	r3, [pc, #12]	; (800a0c0 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 800a0b4:	4618      	mov	r0, r3
 800a0b6:	370c      	adds	r7, #12
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0be:	4770      	bx	lr
 800a0c0:	20000050 	.word	0x20000050

0800a0c4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a0c4:	b480      	push	{r7}
 800a0c6:	b083      	sub	sp, #12
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2243      	movs	r2, #67	; 0x43
 800a0d0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 800a0d2:	4b03      	ldr	r3, [pc, #12]	; (800a0e0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 800a0d4:	4618      	mov	r0, r3
 800a0d6:	370c      	adds	r7, #12
 800a0d8:	46bd      	mov	sp, r7
 800a0da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0de:	4770      	bx	lr
 800a0e0:	200000d8 	.word	0x200000d8

0800a0e4 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a0e4:	b480      	push	{r7}
 800a0e6:	b083      	sub	sp, #12
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a0ec:	687b      	ldr	r3, [r7, #4]
 800a0ee:	220a      	movs	r2, #10
 800a0f0:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a0f2:	4b03      	ldr	r3, [pc, #12]	; (800a100 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a0f4:	4618      	mov	r0, r3
 800a0f6:	370c      	adds	r7, #12
 800a0f8:	46bd      	mov	sp, r7
 800a0fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0fe:	4770      	bx	lr
 800a100:	2000000c 	.word	0x2000000c

0800a104 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a104:	b480      	push	{r7}
 800a106:	b083      	sub	sp, #12
 800a108:	af00      	add	r7, sp, #0
 800a10a:	6078      	str	r0, [r7, #4]
 800a10c:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	2b00      	cmp	r3, #0
 800a112:	d101      	bne.n	800a118 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a114:	2303      	movs	r3, #3
 800a116:	e004      	b.n	800a122 <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	683a      	ldr	r2, [r7, #0]
 800a11c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a120:	2300      	movs	r3, #0
}
 800a122:	4618      	mov	r0, r3
 800a124:	370c      	adds	r7, #12
 800a126:	46bd      	mov	sp, r7
 800a128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12c:	4770      	bx	lr

0800a12e <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a12e:	b480      	push	{r7}
 800a130:	b087      	sub	sp, #28
 800a132:	af00      	add	r7, sp, #0
 800a134:	60f8      	str	r0, [r7, #12]
 800a136:	60b9      	str	r1, [r7, #8]
 800a138:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a140:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a142:	697b      	ldr	r3, [r7, #20]
 800a144:	2b00      	cmp	r3, #0
 800a146:	d101      	bne.n	800a14c <USBD_CDC_SetTxBuffer+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a148:	2303      	movs	r3, #3
 800a14a:	e008      	b.n	800a15e <USBD_CDC_SetTxBuffer+0x30>
  }

  hcdc->TxBuffer = pbuff;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	68ba      	ldr	r2, [r7, #8]
 800a150:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a154:	697b      	ldr	r3, [r7, #20]
 800a156:	687a      	ldr	r2, [r7, #4]
 800a158:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a15c:	2300      	movs	r3, #0
}
 800a15e:	4618      	mov	r0, r3
 800a160:	371c      	adds	r7, #28
 800a162:	46bd      	mov	sp, r7
 800a164:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a168:	4770      	bx	lr

0800a16a <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a16a:	b480      	push	{r7}
 800a16c:	b085      	sub	sp, #20
 800a16e:	af00      	add	r7, sp, #0
 800a170:	6078      	str	r0, [r7, #4]
 800a172:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a17a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d101      	bne.n	800a186 <USBD_CDC_SetRxBuffer+0x1c>
  {
    return (uint8_t)USBD_FAIL;
 800a182:	2303      	movs	r3, #3
 800a184:	e004      	b.n	800a190 <USBD_CDC_SetRxBuffer+0x26>
  }

  hcdc->RxBuffer = pbuff;
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	683a      	ldr	r2, [r7, #0]
 800a18a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a18e:	2300      	movs	r3, #0
}
 800a190:	4618      	mov	r0, r3
 800a192:	3714      	adds	r7, #20
 800a194:	46bd      	mov	sp, r7
 800a196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19a:	4770      	bx	lr

0800a19c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a19c:	b580      	push	{r7, lr}
 800a19e:	b084      	sub	sp, #16
 800a1a0:	af00      	add	r7, sp, #0
 800a1a2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a1aa:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 800a1ac:	687b      	ldr	r3, [r7, #4]
 800a1ae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a1b2:	2b00      	cmp	r3, #0
 800a1b4:	d101      	bne.n	800a1ba <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800a1b6:	2303      	movs	r3, #3
 800a1b8:	e016      	b.n	800a1e8 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1ba:	687b      	ldr	r3, [r7, #4]
 800a1bc:	7c1b      	ldrb	r3, [r3, #16]
 800a1be:	2b00      	cmp	r3, #0
 800a1c0:	d109      	bne.n	800a1d6 <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a1c2:	68fb      	ldr	r3, [r7, #12]
 800a1c4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a1c8:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1cc:	2101      	movs	r1, #1
 800a1ce:	6878      	ldr	r0, [r7, #4]
 800a1d0:	f001 ff84 	bl	800c0dc <USBD_LL_PrepareReceive>
 800a1d4:	e007      	b.n	800a1e6 <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a1d6:	68fb      	ldr	r3, [r7, #12]
 800a1d8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a1dc:	2340      	movs	r3, #64	; 0x40
 800a1de:	2101      	movs	r1, #1
 800a1e0:	6878      	ldr	r0, [r7, #4]
 800a1e2:	f001 ff7b 	bl	800c0dc <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a1e6:	2300      	movs	r3, #0
}
 800a1e8:	4618      	mov	r0, r3
 800a1ea:	3710      	adds	r7, #16
 800a1ec:	46bd      	mov	sp, r7
 800a1ee:	bd80      	pop	{r7, pc}

0800a1f0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a1f0:	b580      	push	{r7, lr}
 800a1f2:	b086      	sub	sp, #24
 800a1f4:	af00      	add	r7, sp, #0
 800a1f6:	60f8      	str	r0, [r7, #12]
 800a1f8:	60b9      	str	r1, [r7, #8]
 800a1fa:	4613      	mov	r3, r2
 800a1fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a1fe:	68fb      	ldr	r3, [r7, #12]
 800a200:	2b00      	cmp	r3, #0
 800a202:	d101      	bne.n	800a208 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a204:	2303      	movs	r3, #3
 800a206:	e01f      	b.n	800a248 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	2200      	movs	r2, #0
 800a20c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a210:	68fb      	ldr	r3, [r7, #12]
 800a212:	2200      	movs	r2, #0
 800a214:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a218:	68fb      	ldr	r3, [r7, #12]
 800a21a:	2200      	movs	r2, #0
 800a21c:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a220:	68bb      	ldr	r3, [r7, #8]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d003      	beq.n	800a22e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a226:	68fb      	ldr	r3, [r7, #12]
 800a228:	68ba      	ldr	r2, [r7, #8]
 800a22a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a22e:	68fb      	ldr	r3, [r7, #12]
 800a230:	2201      	movs	r2, #1
 800a232:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	79fa      	ldrb	r2, [r7, #7]
 800a23a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a23c:	68f8      	ldr	r0, [r7, #12]
 800a23e:	f001 fd57 	bl	800bcf0 <USBD_LL_Init>
 800a242:	4603      	mov	r3, r0
 800a244:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a246:	7dfb      	ldrb	r3, [r7, #23]
}
 800a248:	4618      	mov	r0, r3
 800a24a:	3718      	adds	r7, #24
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}

0800a250 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a250:	b580      	push	{r7, lr}
 800a252:	b084      	sub	sp, #16
 800a254:	af00      	add	r7, sp, #0
 800a256:	6078      	str	r0, [r7, #4]
 800a258:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a25a:	2300      	movs	r3, #0
 800a25c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a25e:	683b      	ldr	r3, [r7, #0]
 800a260:	2b00      	cmp	r3, #0
 800a262:	d101      	bne.n	800a268 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800a264:	2303      	movs	r3, #3
 800a266:	e016      	b.n	800a296 <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	683a      	ldr	r2, [r7, #0]
 800a26c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a276:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a278:	2b00      	cmp	r3, #0
 800a27a:	d00b      	beq.n	800a294 <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a282:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a284:	f107 020e 	add.w	r2, r7, #14
 800a288:	4610      	mov	r0, r2
 800a28a:	4798      	blx	r3
 800a28c:	4602      	mov	r2, r0
 800a28e:	687b      	ldr	r3, [r7, #4]
 800a290:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a294:	2300      	movs	r3, #0
}
 800a296:	4618      	mov	r0, r3
 800a298:	3710      	adds	r7, #16
 800a29a:	46bd      	mov	sp, r7
 800a29c:	bd80      	pop	{r7, pc}

0800a29e <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a29e:	b580      	push	{r7, lr}
 800a2a0:	b082      	sub	sp, #8
 800a2a2:	af00      	add	r7, sp, #0
 800a2a4:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a2a6:	6878      	ldr	r0, [r7, #4]
 800a2a8:	f001 fd6c 	bl	800bd84 <USBD_LL_Start>
 800a2ac:	4603      	mov	r3, r0
}
 800a2ae:	4618      	mov	r0, r3
 800a2b0:	3708      	adds	r7, #8
 800a2b2:	46bd      	mov	sp, r7
 800a2b4:	bd80      	pop	{r7, pc}

0800a2b6 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a2b6:	b480      	push	{r7}
 800a2b8:	b083      	sub	sp, #12
 800a2ba:	af00      	add	r7, sp, #0
 800a2bc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a2be:	2300      	movs	r3, #0
}
 800a2c0:	4618      	mov	r0, r3
 800a2c2:	370c      	adds	r7, #12
 800a2c4:	46bd      	mov	sp, r7
 800a2c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2ca:	4770      	bx	lr

0800a2cc <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a2cc:	b580      	push	{r7, lr}
 800a2ce:	b084      	sub	sp, #16
 800a2d0:	af00      	add	r7, sp, #0
 800a2d2:	6078      	str	r0, [r7, #4]
 800a2d4:	460b      	mov	r3, r1
 800a2d6:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a2d8:	2303      	movs	r3, #3
 800a2da:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d009      	beq.n	800a2fa <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a2e6:	687b      	ldr	r3, [r7, #4]
 800a2e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	78fa      	ldrb	r2, [r7, #3]
 800a2f0:	4611      	mov	r1, r2
 800a2f2:	6878      	ldr	r0, [r7, #4]
 800a2f4:	4798      	blx	r3
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800a2fa:	7bfb      	ldrb	r3, [r7, #15]
}
 800a2fc:	4618      	mov	r0, r3
 800a2fe:	3710      	adds	r7, #16
 800a300:	46bd      	mov	sp, r7
 800a302:	bd80      	pop	{r7, pc}

0800a304 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a304:	b580      	push	{r7, lr}
 800a306:	b082      	sub	sp, #8
 800a308:	af00      	add	r7, sp, #0
 800a30a:	6078      	str	r0, [r7, #4]
 800a30c:	460b      	mov	r3, r1
 800a30e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a316:	2b00      	cmp	r3, #0
 800a318:	d007      	beq.n	800a32a <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a31a:	687b      	ldr	r3, [r7, #4]
 800a31c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a320:	685b      	ldr	r3, [r3, #4]
 800a322:	78fa      	ldrb	r2, [r7, #3]
 800a324:	4611      	mov	r1, r2
 800a326:	6878      	ldr	r0, [r7, #4]
 800a328:	4798      	blx	r3
  }

  return USBD_OK;
 800a32a:	2300      	movs	r3, #0
}
 800a32c:	4618      	mov	r0, r3
 800a32e:	3708      	adds	r7, #8
 800a330:	46bd      	mov	sp, r7
 800a332:	bd80      	pop	{r7, pc}

0800a334 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a334:	b580      	push	{r7, lr}
 800a336:	b084      	sub	sp, #16
 800a338:	af00      	add	r7, sp, #0
 800a33a:	6078      	str	r0, [r7, #4]
 800a33c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a33e:	687b      	ldr	r3, [r7, #4]
 800a340:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a344:	6839      	ldr	r1, [r7, #0]
 800a346:	4618      	mov	r0, r3
 800a348:	f000 ffba 	bl	800b2c0 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	2201      	movs	r2, #1
 800a350:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a35a:	461a      	mov	r2, r3
 800a35c:	687b      	ldr	r3, [r7, #4]
 800a35e:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a368:	f003 031f 	and.w	r3, r3, #31
 800a36c:	2b02      	cmp	r3, #2
 800a36e:	d01a      	beq.n	800a3a6 <USBD_LL_SetupStage+0x72>
 800a370:	2b02      	cmp	r3, #2
 800a372:	d822      	bhi.n	800a3ba <USBD_LL_SetupStage+0x86>
 800a374:	2b00      	cmp	r3, #0
 800a376:	d002      	beq.n	800a37e <USBD_LL_SetupStage+0x4a>
 800a378:	2b01      	cmp	r3, #1
 800a37a:	d00a      	beq.n	800a392 <USBD_LL_SetupStage+0x5e>
 800a37c:	e01d      	b.n	800a3ba <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a384:	4619      	mov	r1, r3
 800a386:	6878      	ldr	r0, [r7, #4]
 800a388:	f000 fa62 	bl	800a850 <USBD_StdDevReq>
 800a38c:	4603      	mov	r3, r0
 800a38e:	73fb      	strb	r3, [r7, #15]
      break;
 800a390:	e020      	b.n	800a3d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a392:	687b      	ldr	r3, [r7, #4]
 800a394:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a398:	4619      	mov	r1, r3
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fac6 	bl	800a92c <USBD_StdItfReq>
 800a3a0:	4603      	mov	r3, r0
 800a3a2:	73fb      	strb	r3, [r7, #15]
      break;
 800a3a4:	e016      	b.n	800a3d4 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a3a6:	687b      	ldr	r3, [r7, #4]
 800a3a8:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a3ac:	4619      	mov	r1, r3
 800a3ae:	6878      	ldr	r0, [r7, #4]
 800a3b0:	f000 fb05 	bl	800a9be <USBD_StdEPReq>
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	73fb      	strb	r3, [r7, #15]
      break;
 800a3b8:	e00c      	b.n	800a3d4 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a3c0:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a3c4:	b2db      	uxtb	r3, r3
 800a3c6:	4619      	mov	r1, r3
 800a3c8:	6878      	ldr	r0, [r7, #4]
 800a3ca:	f001 fd81 	bl	800bed0 <USBD_LL_StallEP>
 800a3ce:	4603      	mov	r3, r0
 800a3d0:	73fb      	strb	r3, [r7, #15]
      break;
 800a3d2:	bf00      	nop
  }

  return ret;
 800a3d4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3d6:	4618      	mov	r0, r3
 800a3d8:	3710      	adds	r7, #16
 800a3da:	46bd      	mov	sp, r7
 800a3dc:	bd80      	pop	{r7, pc}

0800a3de <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a3de:	b580      	push	{r7, lr}
 800a3e0:	b086      	sub	sp, #24
 800a3e2:	af00      	add	r7, sp, #0
 800a3e4:	60f8      	str	r0, [r7, #12]
 800a3e6:	460b      	mov	r3, r1
 800a3e8:	607a      	str	r2, [r7, #4]
 800a3ea:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a3ec:	7afb      	ldrb	r3, [r7, #11]
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d138      	bne.n	800a464 <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800a3f2:	68fb      	ldr	r3, [r7, #12]
 800a3f4:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a3f8:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a400:	2b03      	cmp	r3, #3
 800a402:	d14a      	bne.n	800a49a <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 800a404:	693b      	ldr	r3, [r7, #16]
 800a406:	689a      	ldr	r2, [r3, #8]
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	68db      	ldr	r3, [r3, #12]
 800a40c:	429a      	cmp	r2, r3
 800a40e:	d913      	bls.n	800a438 <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a410:	693b      	ldr	r3, [r7, #16]
 800a412:	689a      	ldr	r2, [r3, #8]
 800a414:	693b      	ldr	r3, [r7, #16]
 800a416:	68db      	ldr	r3, [r3, #12]
 800a418:	1ad2      	subs	r2, r2, r3
 800a41a:	693b      	ldr	r3, [r7, #16]
 800a41c:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a41e:	693b      	ldr	r3, [r7, #16]
 800a420:	68da      	ldr	r2, [r3, #12]
 800a422:	693b      	ldr	r3, [r7, #16]
 800a424:	689b      	ldr	r3, [r3, #8]
 800a426:	4293      	cmp	r3, r2
 800a428:	bf28      	it	cs
 800a42a:	4613      	movcs	r3, r2
 800a42c:	461a      	mov	r2, r3
 800a42e:	6879      	ldr	r1, [r7, #4]
 800a430:	68f8      	ldr	r0, [r7, #12]
 800a432:	f001 f839 	bl	800b4a8 <USBD_CtlContinueRx>
 800a436:	e030      	b.n	800a49a <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a438:	68fb      	ldr	r3, [r7, #12]
 800a43a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a43e:	b2db      	uxtb	r3, r3
 800a440:	2b03      	cmp	r3, #3
 800a442:	d10b      	bne.n	800a45c <USBD_LL_DataOutStage+0x7e>
        {
          if (pdev->pClass->EP0_RxReady != NULL)
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a44a:	691b      	ldr	r3, [r3, #16]
 800a44c:	2b00      	cmp	r3, #0
 800a44e:	d005      	beq.n	800a45c <USBD_LL_DataOutStage+0x7e>
          {
            pdev->pClass->EP0_RxReady(pdev);
 800a450:	68fb      	ldr	r3, [r7, #12]
 800a452:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a456:	691b      	ldr	r3, [r3, #16]
 800a458:	68f8      	ldr	r0, [r7, #12]
 800a45a:	4798      	blx	r3
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a45c:	68f8      	ldr	r0, [r7, #12]
 800a45e:	f001 f834 	bl	800b4ca <USBD_CtlSendStatus>
 800a462:	e01a      	b.n	800a49a <USBD_LL_DataOutStage+0xbc>
#endif
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a464:	68fb      	ldr	r3, [r7, #12]
 800a466:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a46a:	b2db      	uxtb	r3, r3
 800a46c:	2b03      	cmp	r3, #3
 800a46e:	d114      	bne.n	800a49a <USBD_LL_DataOutStage+0xbc>
    {
      if (pdev->pClass->DataOut != NULL)
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a476:	699b      	ldr	r3, [r3, #24]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d00e      	beq.n	800a49a <USBD_LL_DataOutStage+0xbc>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a482:	699b      	ldr	r3, [r3, #24]
 800a484:	7afa      	ldrb	r2, [r7, #11]
 800a486:	4611      	mov	r1, r2
 800a488:	68f8      	ldr	r0, [r7, #12]
 800a48a:	4798      	blx	r3
 800a48c:	4603      	mov	r3, r0
 800a48e:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a490:	7dfb      	ldrb	r3, [r7, #23]
 800a492:	2b00      	cmp	r3, #0
 800a494:	d001      	beq.n	800a49a <USBD_LL_DataOutStage+0xbc>
        {
          return ret;
 800a496:	7dfb      	ldrb	r3, [r7, #23]
 800a498:	e000      	b.n	800a49c <USBD_LL_DataOutStage+0xbe>
        }
      }
    }
  }

  return USBD_OK;
 800a49a:	2300      	movs	r3, #0
}
 800a49c:	4618      	mov	r0, r3
 800a49e:	3718      	adds	r7, #24
 800a4a0:	46bd      	mov	sp, r7
 800a4a2:	bd80      	pop	{r7, pc}

0800a4a4 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a4a4:	b580      	push	{r7, lr}
 800a4a6:	b086      	sub	sp, #24
 800a4a8:	af00      	add	r7, sp, #0
 800a4aa:	60f8      	str	r0, [r7, #12]
 800a4ac:	460b      	mov	r3, r1
 800a4ae:	607a      	str	r2, [r7, #4]
 800a4b0:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a4b2:	7afb      	ldrb	r3, [r7, #11]
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d16b      	bne.n	800a590 <USBD_LL_DataInStage+0xec>
  {
    pep = &pdev->ep_in[0];
 800a4b8:	68fb      	ldr	r3, [r7, #12]
 800a4ba:	3314      	adds	r3, #20
 800a4bc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a4be:	68fb      	ldr	r3, [r7, #12]
 800a4c0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a4c4:	2b02      	cmp	r3, #2
 800a4c6:	d156      	bne.n	800a576 <USBD_LL_DataInStage+0xd2>
    {
      if (pep->rem_length > pep->maxpacket)
 800a4c8:	693b      	ldr	r3, [r7, #16]
 800a4ca:	689a      	ldr	r2, [r3, #8]
 800a4cc:	693b      	ldr	r3, [r7, #16]
 800a4ce:	68db      	ldr	r3, [r3, #12]
 800a4d0:	429a      	cmp	r2, r3
 800a4d2:	d914      	bls.n	800a4fe <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a4d4:	693b      	ldr	r3, [r7, #16]
 800a4d6:	689a      	ldr	r2, [r3, #8]
 800a4d8:	693b      	ldr	r3, [r7, #16]
 800a4da:	68db      	ldr	r3, [r3, #12]
 800a4dc:	1ad2      	subs	r2, r2, r3
 800a4de:	693b      	ldr	r3, [r7, #16]
 800a4e0:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a4e2:	693b      	ldr	r3, [r7, #16]
 800a4e4:	689b      	ldr	r3, [r3, #8]
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	6879      	ldr	r1, [r7, #4]
 800a4ea:	68f8      	ldr	r0, [r7, #12]
 800a4ec:	f000 ffae 	bl	800b44c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a4f0:	2300      	movs	r3, #0
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2100      	movs	r1, #0
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f001 fdf0 	bl	800c0dc <USBD_LL_PrepareReceive>
 800a4fc:	e03b      	b.n	800a576 <USBD_LL_DataInStage+0xd2>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a4fe:	693b      	ldr	r3, [r7, #16]
 800a500:	68da      	ldr	r2, [r3, #12]
 800a502:	693b      	ldr	r3, [r7, #16]
 800a504:	689b      	ldr	r3, [r3, #8]
 800a506:	429a      	cmp	r2, r3
 800a508:	d11c      	bne.n	800a544 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a50a:	693b      	ldr	r3, [r7, #16]
 800a50c:	685a      	ldr	r2, [r3, #4]
 800a50e:	693b      	ldr	r3, [r7, #16]
 800a510:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a512:	429a      	cmp	r2, r3
 800a514:	d316      	bcc.n	800a544 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a516:	693b      	ldr	r3, [r7, #16]
 800a518:	685a      	ldr	r2, [r3, #4]
 800a51a:	68fb      	ldr	r3, [r7, #12]
 800a51c:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a520:	429a      	cmp	r2, r3
 800a522:	d20f      	bcs.n	800a544 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a524:	2200      	movs	r2, #0
 800a526:	2100      	movs	r1, #0
 800a528:	68f8      	ldr	r0, [r7, #12]
 800a52a:	f000 ff8f 	bl	800b44c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a52e:	68fb      	ldr	r3, [r7, #12]
 800a530:	2200      	movs	r2, #0
 800a532:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a536:	2300      	movs	r3, #0
 800a538:	2200      	movs	r2, #0
 800a53a:	2100      	movs	r1, #0
 800a53c:	68f8      	ldr	r0, [r7, #12]
 800a53e:	f001 fdcd 	bl	800c0dc <USBD_LL_PrepareReceive>
 800a542:	e018      	b.n	800a576 <USBD_LL_DataInStage+0xd2>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a544:	68fb      	ldr	r3, [r7, #12]
 800a546:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a54a:	b2db      	uxtb	r3, r3
 800a54c:	2b03      	cmp	r3, #3
 800a54e:	d10b      	bne.n	800a568 <USBD_LL_DataInStage+0xc4>
          {
            if (pdev->pClass->EP0_TxSent != NULL)
 800a550:	68fb      	ldr	r3, [r7, #12]
 800a552:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a556:	68db      	ldr	r3, [r3, #12]
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d005      	beq.n	800a568 <USBD_LL_DataInStage+0xc4>
            {
              pdev->pClass->EP0_TxSent(pdev);
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a562:	68db      	ldr	r3, [r3, #12]
 800a564:	68f8      	ldr	r0, [r7, #12]
 800a566:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a568:	2180      	movs	r1, #128	; 0x80
 800a56a:	68f8      	ldr	r0, [r7, #12]
 800a56c:	f001 fcb0 	bl	800bed0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a570:	68f8      	ldr	r0, [r7, #12]
 800a572:	f000 ffbd 	bl	800b4f0 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a576:	68fb      	ldr	r3, [r7, #12]
 800a578:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a57c:	2b01      	cmp	r3, #1
 800a57e:	d122      	bne.n	800a5c6 <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 800a580:	68f8      	ldr	r0, [r7, #12]
 800a582:	f7ff fe98 	bl	800a2b6 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a586:	68fb      	ldr	r3, [r7, #12]
 800a588:	2200      	movs	r2, #0
 800a58a:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a58e:	e01a      	b.n	800a5c6 <USBD_LL_DataInStage+0x122>
    }
  }
  else
  {
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a590:	68fb      	ldr	r3, [r7, #12]
 800a592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a596:	b2db      	uxtb	r3, r3
 800a598:	2b03      	cmp	r3, #3
 800a59a:	d114      	bne.n	800a5c6 <USBD_LL_DataInStage+0x122>
    {
      if (pdev->pClass->DataIn != NULL)
 800a59c:	68fb      	ldr	r3, [r7, #12]
 800a59e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5a2:	695b      	ldr	r3, [r3, #20]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d00e      	beq.n	800a5c6 <USBD_LL_DataInStage+0x122>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5ae:	695b      	ldr	r3, [r3, #20]
 800a5b0:	7afa      	ldrb	r2, [r7, #11]
 800a5b2:	4611      	mov	r1, r2
 800a5b4:	68f8      	ldr	r0, [r7, #12]
 800a5b6:	4798      	blx	r3
 800a5b8:	4603      	mov	r3, r0
 800a5ba:	75fb      	strb	r3, [r7, #23]

        if (ret != USBD_OK)
 800a5bc:	7dfb      	ldrb	r3, [r7, #23]
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d001      	beq.n	800a5c6 <USBD_LL_DataInStage+0x122>
        {
          return ret;
 800a5c2:	7dfb      	ldrb	r3, [r7, #23]
 800a5c4:	e000      	b.n	800a5c8 <USBD_LL_DataInStage+0x124>
        }
      }
    }
  }

  return USBD_OK;
 800a5c6:	2300      	movs	r3, #0
}
 800a5c8:	4618      	mov	r0, r3
 800a5ca:	3718      	adds	r7, #24
 800a5cc:	46bd      	mov	sp, r7
 800a5ce:	bd80      	pop	{r7, pc}

0800a5d0 <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a5d0:	b580      	push	{r7, lr}
 800a5d2:	b082      	sub	sp, #8
 800a5d4:	af00      	add	r7, sp, #0
 800a5d6:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2201      	movs	r2, #1
 800a5dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a5e0:	687b      	ldr	r3, [r7, #4]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	2200      	movs	r2, #0
 800a5ec:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClass == NULL)
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a5fc:	2b00      	cmp	r3, #0
 800a5fe:	d101      	bne.n	800a604 <USBD_LL_Reset+0x34>
  {
    return USBD_FAIL;
 800a600:	2303      	movs	r3, #3
 800a602:	e02f      	b.n	800a664 <USBD_LL_Reset+0x94>
  }

  if (pdev->pClassData != NULL)
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800a60a:	2b00      	cmp	r3, #0
 800a60c:	d00f      	beq.n	800a62e <USBD_LL_Reset+0x5e>
  {
    if (pdev->pClass->DeInit != NULL)
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a614:	685b      	ldr	r3, [r3, #4]
 800a616:	2b00      	cmp	r3, #0
 800a618:	d009      	beq.n	800a62e <USBD_LL_Reset+0x5e>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	687a      	ldr	r2, [r7, #4]
 800a624:	6852      	ldr	r2, [r2, #4]
 800a626:	b2d2      	uxtb	r2, r2
 800a628:	4611      	mov	r1, r2
 800a62a:	6878      	ldr	r0, [r7, #4]
 800a62c:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a62e:	2340      	movs	r3, #64	; 0x40
 800a630:	2200      	movs	r2, #0
 800a632:	2100      	movs	r1, #0
 800a634:	6878      	ldr	r0, [r7, #4]
 800a636:	f001 fbd7 	bl	800bde8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	2201      	movs	r2, #1
 800a63e:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a642:	687b      	ldr	r3, [r7, #4]
 800a644:	2240      	movs	r2, #64	; 0x40
 800a646:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a64a:	2340      	movs	r3, #64	; 0x40
 800a64c:	2200      	movs	r2, #0
 800a64e:	2180      	movs	r1, #128	; 0x80
 800a650:	6878      	ldr	r0, [r7, #4]
 800a652:	f001 fbc9 	bl	800bde8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2201      	movs	r2, #1
 800a65a:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	2240      	movs	r2, #64	; 0x40
 800a660:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 800a662:	2300      	movs	r3, #0
}
 800a664:	4618      	mov	r0, r3
 800a666:	3708      	adds	r7, #8
 800a668:	46bd      	mov	sp, r7
 800a66a:	bd80      	pop	{r7, pc}

0800a66c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a66c:	b480      	push	{r7}
 800a66e:	b083      	sub	sp, #12
 800a670:	af00      	add	r7, sp, #0
 800a672:	6078      	str	r0, [r7, #4]
 800a674:	460b      	mov	r3, r1
 800a676:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	78fa      	ldrb	r2, [r7, #3]
 800a67c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a67e:	2300      	movs	r3, #0
}
 800a680:	4618      	mov	r0, r3
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr

0800a68c <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a68c:	b480      	push	{r7}
 800a68e:	b083      	sub	sp, #12
 800a690:	af00      	add	r7, sp, #0
 800a692:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a69a:	b2da      	uxtb	r2, r3
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	2204      	movs	r2, #4
 800a6a6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a6aa:	2300      	movs	r3, #0
}
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	370c      	adds	r7, #12
 800a6b0:	46bd      	mov	sp, r7
 800a6b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6b6:	4770      	bx	lr

0800a6b8 <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a6b8:	b480      	push	{r7}
 800a6ba:	b083      	sub	sp, #12
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a6c0:	687b      	ldr	r3, [r7, #4]
 800a6c2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6c6:	b2db      	uxtb	r3, r3
 800a6c8:	2b04      	cmp	r3, #4
 800a6ca:	d106      	bne.n	800a6da <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a6d2:	b2da      	uxtb	r2, r3
 800a6d4:	687b      	ldr	r3, [r7, #4]
 800a6d6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a6da:	2300      	movs	r3, #0
}
 800a6dc:	4618      	mov	r0, r3
 800a6de:	370c      	adds	r7, #12
 800a6e0:	46bd      	mov	sp, r7
 800a6e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6e6:	4770      	bx	lr

0800a6e8 <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b082      	sub	sp, #8
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
  if (pdev->pClass == NULL)
 800a6f0:	687b      	ldr	r3, [r7, #4]
 800a6f2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6f6:	2b00      	cmp	r3, #0
 800a6f8:	d101      	bne.n	800a6fe <USBD_LL_SOF+0x16>
  {
    return USBD_FAIL;
 800a6fa:	2303      	movs	r3, #3
 800a6fc:	e012      	b.n	800a724 <USBD_LL_SOF+0x3c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6fe:	687b      	ldr	r3, [r7, #4]
 800a700:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a704:	b2db      	uxtb	r3, r3
 800a706:	2b03      	cmp	r3, #3
 800a708:	d10b      	bne.n	800a722 <USBD_LL_SOF+0x3a>
  {
    if (pdev->pClass->SOF != NULL)
 800a70a:	687b      	ldr	r3, [r7, #4]
 800a70c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a710:	69db      	ldr	r3, [r3, #28]
 800a712:	2b00      	cmp	r3, #0
 800a714:	d005      	beq.n	800a722 <USBD_LL_SOF+0x3a>
    {
      (void)pdev->pClass->SOF(pdev);
 800a716:	687b      	ldr	r3, [r7, #4]
 800a718:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a71c:	69db      	ldr	r3, [r3, #28]
 800a71e:	6878      	ldr	r0, [r7, #4]
 800a720:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a722:	2300      	movs	r3, #0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3708      	adds	r7, #8
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b082      	sub	sp, #8
 800a730:	af00      	add	r7, sp, #0
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	460b      	mov	r3, r1
 800a736:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800a738:	687b      	ldr	r3, [r7, #4]
 800a73a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a73e:	2b00      	cmp	r3, #0
 800a740:	d101      	bne.n	800a746 <USBD_LL_IsoINIncomplete+0x1a>
  {
    return USBD_FAIL;
 800a742:	2303      	movs	r3, #3
 800a744:	e014      	b.n	800a770 <USBD_LL_IsoINIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a746:	687b      	ldr	r3, [r7, #4]
 800a748:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a74c:	b2db      	uxtb	r3, r3
 800a74e:	2b03      	cmp	r3, #3
 800a750:	d10d      	bne.n	800a76e <USBD_LL_IsoINIncomplete+0x42>
  {
    if (pdev->pClass->IsoINIncomplete != NULL)
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a758:	6a1b      	ldr	r3, [r3, #32]
 800a75a:	2b00      	cmp	r3, #0
 800a75c:	d007      	beq.n	800a76e <USBD_LL_IsoINIncomplete+0x42>
    {
      (void)pdev->pClass->IsoINIncomplete(pdev, epnum);
 800a75e:	687b      	ldr	r3, [r7, #4]
 800a760:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a764:	6a1b      	ldr	r3, [r3, #32]
 800a766:	78fa      	ldrb	r2, [r7, #3]
 800a768:	4611      	mov	r1, r2
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a76e:	2300      	movs	r3, #0
}
 800a770:	4618      	mov	r0, r3
 800a772:	3708      	adds	r7, #8
 800a774:	46bd      	mov	sp, r7
 800a776:	bd80      	pop	{r7, pc}

0800a778 <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a778:	b580      	push	{r7, lr}
 800a77a:	b082      	sub	sp, #8
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	460b      	mov	r3, r1
 800a782:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass == NULL)
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a78a:	2b00      	cmp	r3, #0
 800a78c:	d101      	bne.n	800a792 <USBD_LL_IsoOUTIncomplete+0x1a>
  {
    return USBD_FAIL;
 800a78e:	2303      	movs	r3, #3
 800a790:	e014      	b.n	800a7bc <USBD_LL_IsoOUTIncomplete+0x44>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a798:	b2db      	uxtb	r3, r3
 800a79a:	2b03      	cmp	r3, #3
 800a79c:	d10d      	bne.n	800a7ba <USBD_LL_IsoOUTIncomplete+0x42>
  {
    if (pdev->pClass->IsoOUTIncomplete != NULL)
 800a79e:	687b      	ldr	r3, [r7, #4]
 800a7a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7a6:	2b00      	cmp	r3, #0
 800a7a8:	d007      	beq.n	800a7ba <USBD_LL_IsoOUTIncomplete+0x42>
    {
      (void)pdev->pClass->IsoOUTIncomplete(pdev, epnum);
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a7b2:	78fa      	ldrb	r2, [r7, #3]
 800a7b4:	4611      	mov	r1, r2
 800a7b6:	6878      	ldr	r0, [r7, #4]
 800a7b8:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a7ba:	2300      	movs	r3, #0
}
 800a7bc:	4618      	mov	r0, r3
 800a7be:	3708      	adds	r7, #8
 800a7c0:	46bd      	mov	sp, r7
 800a7c2:	bd80      	pop	{r7, pc}

0800a7c4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a7c4:	b480      	push	{r7}
 800a7c6:	b083      	sub	sp, #12
 800a7c8:	af00      	add	r7, sp, #0
 800a7ca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a7cc:	2300      	movs	r3, #0
}
 800a7ce:	4618      	mov	r0, r3
 800a7d0:	370c      	adds	r7, #12
 800a7d2:	46bd      	mov	sp, r7
 800a7d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7d8:	4770      	bx	lr

0800a7da <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a7da:	b580      	push	{r7, lr}
 800a7dc:	b082      	sub	sp, #8
 800a7de:	af00      	add	r7, sp, #0
 800a7e0:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	2201      	movs	r2, #1
 800a7e6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7f0:	2b00      	cmp	r3, #0
 800a7f2:	d009      	beq.n	800a808 <USBD_LL_DevDisconnected+0x2e>
  {
    (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7fa:	685b      	ldr	r3, [r3, #4]
 800a7fc:	687a      	ldr	r2, [r7, #4]
 800a7fe:	6852      	ldr	r2, [r2, #4]
 800a800:	b2d2      	uxtb	r2, r2
 800a802:	4611      	mov	r1, r2
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	4798      	blx	r3
  }

  return USBD_OK;
 800a808:	2300      	movs	r3, #0
}
 800a80a:	4618      	mov	r0, r3
 800a80c:	3708      	adds	r7, #8
 800a80e:	46bd      	mov	sp, r7
 800a810:	bd80      	pop	{r7, pc}

0800a812 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800a812:	b480      	push	{r7}
 800a814:	b087      	sub	sp, #28
 800a816:	af00      	add	r7, sp, #0
 800a818:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800a81e:	697b      	ldr	r3, [r7, #20]
 800a820:	781b      	ldrb	r3, [r3, #0]
 800a822:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800a824:	697b      	ldr	r3, [r7, #20]
 800a826:	3301      	adds	r3, #1
 800a828:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800a82a:	697b      	ldr	r3, [r7, #20]
 800a82c:	781b      	ldrb	r3, [r3, #0]
 800a82e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800a830:	8a3b      	ldrh	r3, [r7, #16]
 800a832:	021b      	lsls	r3, r3, #8
 800a834:	b21a      	sxth	r2, r3
 800a836:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800a83a:	4313      	orrs	r3, r2
 800a83c:	b21b      	sxth	r3, r3
 800a83e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800a840:	89fb      	ldrh	r3, [r7, #14]
}
 800a842:	4618      	mov	r0, r3
 800a844:	371c      	adds	r7, #28
 800a846:	46bd      	mov	sp, r7
 800a848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a84c:	4770      	bx	lr
	...

0800a850 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a850:	b580      	push	{r7, lr}
 800a852:	b084      	sub	sp, #16
 800a854:	af00      	add	r7, sp, #0
 800a856:	6078      	str	r0, [r7, #4]
 800a858:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a85a:	2300      	movs	r3, #0
 800a85c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a85e:	683b      	ldr	r3, [r7, #0]
 800a860:	781b      	ldrb	r3, [r3, #0]
 800a862:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a866:	2b40      	cmp	r3, #64	; 0x40
 800a868:	d005      	beq.n	800a876 <USBD_StdDevReq+0x26>
 800a86a:	2b40      	cmp	r3, #64	; 0x40
 800a86c:	d853      	bhi.n	800a916 <USBD_StdDevReq+0xc6>
 800a86e:	2b00      	cmp	r3, #0
 800a870:	d00b      	beq.n	800a88a <USBD_StdDevReq+0x3a>
 800a872:	2b20      	cmp	r3, #32
 800a874:	d14f      	bne.n	800a916 <USBD_StdDevReq+0xc6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a87c:	689b      	ldr	r3, [r3, #8]
 800a87e:	6839      	ldr	r1, [r7, #0]
 800a880:	6878      	ldr	r0, [r7, #4]
 800a882:	4798      	blx	r3
 800a884:	4603      	mov	r3, r0
 800a886:	73fb      	strb	r3, [r7, #15]
      break;
 800a888:	e04a      	b.n	800a920 <USBD_StdDevReq+0xd0>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a88a:	683b      	ldr	r3, [r7, #0]
 800a88c:	785b      	ldrb	r3, [r3, #1]
 800a88e:	2b09      	cmp	r3, #9
 800a890:	d83b      	bhi.n	800a90a <USBD_StdDevReq+0xba>
 800a892:	a201      	add	r2, pc, #4	; (adr r2, 800a898 <USBD_StdDevReq+0x48>)
 800a894:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a898:	0800a8ed 	.word	0x0800a8ed
 800a89c:	0800a901 	.word	0x0800a901
 800a8a0:	0800a90b 	.word	0x0800a90b
 800a8a4:	0800a8f7 	.word	0x0800a8f7
 800a8a8:	0800a90b 	.word	0x0800a90b
 800a8ac:	0800a8cb 	.word	0x0800a8cb
 800a8b0:	0800a8c1 	.word	0x0800a8c1
 800a8b4:	0800a90b 	.word	0x0800a90b
 800a8b8:	0800a8e3 	.word	0x0800a8e3
 800a8bc:	0800a8d5 	.word	0x0800a8d5
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a8c0:	6839      	ldr	r1, [r7, #0]
 800a8c2:	6878      	ldr	r0, [r7, #4]
 800a8c4:	f000 f9de 	bl	800ac84 <USBD_GetDescriptor>
          break;
 800a8c8:	e024      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a8ca:	6839      	ldr	r1, [r7, #0]
 800a8cc:	6878      	ldr	r0, [r7, #4]
 800a8ce:	f000 fb6d 	bl	800afac <USBD_SetAddress>
          break;
 800a8d2:	e01f      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800a8d4:	6839      	ldr	r1, [r7, #0]
 800a8d6:	6878      	ldr	r0, [r7, #4]
 800a8d8:	f000 fbac 	bl	800b034 <USBD_SetConfig>
 800a8dc:	4603      	mov	r3, r0
 800a8de:	73fb      	strb	r3, [r7, #15]
          break;
 800a8e0:	e018      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a8e2:	6839      	ldr	r1, [r7, #0]
 800a8e4:	6878      	ldr	r0, [r7, #4]
 800a8e6:	f000 fc4b 	bl	800b180 <USBD_GetConfig>
          break;
 800a8ea:	e013      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a8ec:	6839      	ldr	r1, [r7, #0]
 800a8ee:	6878      	ldr	r0, [r7, #4]
 800a8f0:	f000 fc7c 	bl	800b1ec <USBD_GetStatus>
          break;
 800a8f4:	e00e      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a8f6:	6839      	ldr	r1, [r7, #0]
 800a8f8:	6878      	ldr	r0, [r7, #4]
 800a8fa:	f000 fcab 	bl	800b254 <USBD_SetFeature>
          break;
 800a8fe:	e009      	b.n	800a914 <USBD_StdDevReq+0xc4>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a900:	6839      	ldr	r1, [r7, #0]
 800a902:	6878      	ldr	r0, [r7, #4]
 800a904:	f000 fcba 	bl	800b27c <USBD_ClrFeature>
          break;
 800a908:	e004      	b.n	800a914 <USBD_StdDevReq+0xc4>

        default:
          USBD_CtlError(pdev, req);
 800a90a:	6839      	ldr	r1, [r7, #0]
 800a90c:	6878      	ldr	r0, [r7, #4]
 800a90e:	f000 fd11 	bl	800b334 <USBD_CtlError>
          break;
 800a912:	bf00      	nop
      }
      break;
 800a914:	e004      	b.n	800a920 <USBD_StdDevReq+0xd0>

    default:
      USBD_CtlError(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 fd0b 	bl	800b334 <USBD_CtlError>
      break;
 800a91e:	bf00      	nop
  }

  return ret;
 800a920:	7bfb      	ldrb	r3, [r7, #15]
}
 800a922:	4618      	mov	r0, r3
 800a924:	3710      	adds	r7, #16
 800a926:	46bd      	mov	sp, r7
 800a928:	bd80      	pop	{r7, pc}
 800a92a:	bf00      	nop

0800a92c <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a92c:	b580      	push	{r7, lr}
 800a92e:	b084      	sub	sp, #16
 800a930:	af00      	add	r7, sp, #0
 800a932:	6078      	str	r0, [r7, #4]
 800a934:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a936:	2300      	movs	r3, #0
 800a938:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a93a:	683b      	ldr	r3, [r7, #0]
 800a93c:	781b      	ldrb	r3, [r3, #0]
 800a93e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a942:	2b40      	cmp	r3, #64	; 0x40
 800a944:	d005      	beq.n	800a952 <USBD_StdItfReq+0x26>
 800a946:	2b40      	cmp	r3, #64	; 0x40
 800a948:	d82f      	bhi.n	800a9aa <USBD_StdItfReq+0x7e>
 800a94a:	2b00      	cmp	r3, #0
 800a94c:	d001      	beq.n	800a952 <USBD_StdItfReq+0x26>
 800a94e:	2b20      	cmp	r3, #32
 800a950:	d12b      	bne.n	800a9aa <USBD_StdItfReq+0x7e>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a958:	b2db      	uxtb	r3, r3
 800a95a:	3b01      	subs	r3, #1
 800a95c:	2b02      	cmp	r3, #2
 800a95e:	d81d      	bhi.n	800a99c <USBD_StdItfReq+0x70>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a960:	683b      	ldr	r3, [r7, #0]
 800a962:	889b      	ldrh	r3, [r3, #4]
 800a964:	b2db      	uxtb	r3, r3
 800a966:	2b01      	cmp	r3, #1
 800a968:	d813      	bhi.n	800a992 <USBD_StdItfReq+0x66>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a970:	689b      	ldr	r3, [r3, #8]
 800a972:	6839      	ldr	r1, [r7, #0]
 800a974:	6878      	ldr	r0, [r7, #4]
 800a976:	4798      	blx	r3
 800a978:	4603      	mov	r3, r0
 800a97a:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a97c:	683b      	ldr	r3, [r7, #0]
 800a97e:	88db      	ldrh	r3, [r3, #6]
 800a980:	2b00      	cmp	r3, #0
 800a982:	d110      	bne.n	800a9a6 <USBD_StdItfReq+0x7a>
 800a984:	7bfb      	ldrb	r3, [r7, #15]
 800a986:	2b00      	cmp	r3, #0
 800a988:	d10d      	bne.n	800a9a6 <USBD_StdItfReq+0x7a>
            {
              (void)USBD_CtlSendStatus(pdev);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 fd9d 	bl	800b4ca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a990:	e009      	b.n	800a9a6 <USBD_StdItfReq+0x7a>
            USBD_CtlError(pdev, req);
 800a992:	6839      	ldr	r1, [r7, #0]
 800a994:	6878      	ldr	r0, [r7, #4]
 800a996:	f000 fccd 	bl	800b334 <USBD_CtlError>
          break;
 800a99a:	e004      	b.n	800a9a6 <USBD_StdItfReq+0x7a>

        default:
          USBD_CtlError(pdev, req);
 800a99c:	6839      	ldr	r1, [r7, #0]
 800a99e:	6878      	ldr	r0, [r7, #4]
 800a9a0:	f000 fcc8 	bl	800b334 <USBD_CtlError>
          break;
 800a9a4:	e000      	b.n	800a9a8 <USBD_StdItfReq+0x7c>
          break;
 800a9a6:	bf00      	nop
      }
      break;
 800a9a8:	e004      	b.n	800a9b4 <USBD_StdItfReq+0x88>

    default:
      USBD_CtlError(pdev, req);
 800a9aa:	6839      	ldr	r1, [r7, #0]
 800a9ac:	6878      	ldr	r0, [r7, #4]
 800a9ae:	f000 fcc1 	bl	800b334 <USBD_CtlError>
      break;
 800a9b2:	bf00      	nop
  }

  return ret;
 800a9b4:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b084      	sub	sp, #16
 800a9c2:	af00      	add	r7, sp, #0
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a9c8:	2300      	movs	r3, #0
 800a9ca:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	889b      	ldrh	r3, [r3, #4]
 800a9d0:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a9d2:	683b      	ldr	r3, [r7, #0]
 800a9d4:	781b      	ldrb	r3, [r3, #0]
 800a9d6:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a9da:	2b40      	cmp	r3, #64	; 0x40
 800a9dc:	d007      	beq.n	800a9ee <USBD_StdEPReq+0x30>
 800a9de:	2b40      	cmp	r3, #64	; 0x40
 800a9e0:	f200 8145 	bhi.w	800ac6e <USBD_StdEPReq+0x2b0>
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00c      	beq.n	800aa02 <USBD_StdEPReq+0x44>
 800a9e8:	2b20      	cmp	r3, #32
 800a9ea:	f040 8140 	bne.w	800ac6e <USBD_StdEPReq+0x2b0>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a9ee:	687b      	ldr	r3, [r7, #4]
 800a9f0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a9f4:	689b      	ldr	r3, [r3, #8]
 800a9f6:	6839      	ldr	r1, [r7, #0]
 800a9f8:	6878      	ldr	r0, [r7, #4]
 800a9fa:	4798      	blx	r3
 800a9fc:	4603      	mov	r3, r0
 800a9fe:	73fb      	strb	r3, [r7, #15]
      break;
 800aa00:	e13a      	b.n	800ac78 <USBD_StdEPReq+0x2ba>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800aa02:	683b      	ldr	r3, [r7, #0]
 800aa04:	785b      	ldrb	r3, [r3, #1]
 800aa06:	2b03      	cmp	r3, #3
 800aa08:	d007      	beq.n	800aa1a <USBD_StdEPReq+0x5c>
 800aa0a:	2b03      	cmp	r3, #3
 800aa0c:	f300 8129 	bgt.w	800ac62 <USBD_StdEPReq+0x2a4>
 800aa10:	2b00      	cmp	r3, #0
 800aa12:	d07f      	beq.n	800ab14 <USBD_StdEPReq+0x156>
 800aa14:	2b01      	cmp	r3, #1
 800aa16:	d03c      	beq.n	800aa92 <USBD_StdEPReq+0xd4>
 800aa18:	e123      	b.n	800ac62 <USBD_StdEPReq+0x2a4>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800aa1a:	687b      	ldr	r3, [r7, #4]
 800aa1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa20:	b2db      	uxtb	r3, r3
 800aa22:	2b02      	cmp	r3, #2
 800aa24:	d002      	beq.n	800aa2c <USBD_StdEPReq+0x6e>
 800aa26:	2b03      	cmp	r3, #3
 800aa28:	d016      	beq.n	800aa58 <USBD_StdEPReq+0x9a>
 800aa2a:	e02c      	b.n	800aa86 <USBD_StdEPReq+0xc8>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aa2c:	7bbb      	ldrb	r3, [r7, #14]
 800aa2e:	2b00      	cmp	r3, #0
 800aa30:	d00d      	beq.n	800aa4e <USBD_StdEPReq+0x90>
 800aa32:	7bbb      	ldrb	r3, [r7, #14]
 800aa34:	2b80      	cmp	r3, #128	; 0x80
 800aa36:	d00a      	beq.n	800aa4e <USBD_StdEPReq+0x90>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa38:	7bbb      	ldrb	r3, [r7, #14]
 800aa3a:	4619      	mov	r1, r3
 800aa3c:	6878      	ldr	r0, [r7, #4]
 800aa3e:	f001 fa47 	bl	800bed0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aa42:	2180      	movs	r1, #128	; 0x80
 800aa44:	6878      	ldr	r0, [r7, #4]
 800aa46:	f001 fa43 	bl	800bed0 <USBD_LL_StallEP>
 800aa4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aa4c:	e020      	b.n	800aa90 <USBD_StdEPReq+0xd2>
                USBD_CtlError(pdev, req);
 800aa4e:	6839      	ldr	r1, [r7, #0]
 800aa50:	6878      	ldr	r0, [r7, #4]
 800aa52:	f000 fc6f 	bl	800b334 <USBD_CtlError>
              break;
 800aa56:	e01b      	b.n	800aa90 <USBD_StdEPReq+0xd2>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aa58:	683b      	ldr	r3, [r7, #0]
 800aa5a:	885b      	ldrh	r3, [r3, #2]
 800aa5c:	2b00      	cmp	r3, #0
 800aa5e:	d10e      	bne.n	800aa7e <USBD_StdEPReq+0xc0>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800aa60:	7bbb      	ldrb	r3, [r7, #14]
 800aa62:	2b00      	cmp	r3, #0
 800aa64:	d00b      	beq.n	800aa7e <USBD_StdEPReq+0xc0>
 800aa66:	7bbb      	ldrb	r3, [r7, #14]
 800aa68:	2b80      	cmp	r3, #128	; 0x80
 800aa6a:	d008      	beq.n	800aa7e <USBD_StdEPReq+0xc0>
 800aa6c:	683b      	ldr	r3, [r7, #0]
 800aa6e:	88db      	ldrh	r3, [r3, #6]
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d104      	bne.n	800aa7e <USBD_StdEPReq+0xc0>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800aa74:	7bbb      	ldrb	r3, [r7, #14]
 800aa76:	4619      	mov	r1, r3
 800aa78:	6878      	ldr	r0, [r7, #4]
 800aa7a:	f001 fa29 	bl	800bed0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800aa7e:	6878      	ldr	r0, [r7, #4]
 800aa80:	f000 fd23 	bl	800b4ca <USBD_CtlSendStatus>

              break;
 800aa84:	e004      	b.n	800aa90 <USBD_StdEPReq+0xd2>

            default:
              USBD_CtlError(pdev, req);
 800aa86:	6839      	ldr	r1, [r7, #0]
 800aa88:	6878      	ldr	r0, [r7, #4]
 800aa8a:	f000 fc53 	bl	800b334 <USBD_CtlError>
              break;
 800aa8e:	bf00      	nop
          }
          break;
 800aa90:	e0ec      	b.n	800ac6c <USBD_StdEPReq+0x2ae>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800aa92:	687b      	ldr	r3, [r7, #4]
 800aa94:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aa98:	b2db      	uxtb	r3, r3
 800aa9a:	2b02      	cmp	r3, #2
 800aa9c:	d002      	beq.n	800aaa4 <USBD_StdEPReq+0xe6>
 800aa9e:	2b03      	cmp	r3, #3
 800aaa0:	d016      	beq.n	800aad0 <USBD_StdEPReq+0x112>
 800aaa2:	e030      	b.n	800ab06 <USBD_StdEPReq+0x148>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aaa4:	7bbb      	ldrb	r3, [r7, #14]
 800aaa6:	2b00      	cmp	r3, #0
 800aaa8:	d00d      	beq.n	800aac6 <USBD_StdEPReq+0x108>
 800aaaa:	7bbb      	ldrb	r3, [r7, #14]
 800aaac:	2b80      	cmp	r3, #128	; 0x80
 800aaae:	d00a      	beq.n	800aac6 <USBD_StdEPReq+0x108>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800aab0:	7bbb      	ldrb	r3, [r7, #14]
 800aab2:	4619      	mov	r1, r3
 800aab4:	6878      	ldr	r0, [r7, #4]
 800aab6:	f001 fa0b 	bl	800bed0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800aaba:	2180      	movs	r1, #128	; 0x80
 800aabc:	6878      	ldr	r0, [r7, #4]
 800aabe:	f001 fa07 	bl	800bed0 <USBD_LL_StallEP>
 800aac2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800aac4:	e025      	b.n	800ab12 <USBD_StdEPReq+0x154>
                USBD_CtlError(pdev, req);
 800aac6:	6839      	ldr	r1, [r7, #0]
 800aac8:	6878      	ldr	r0, [r7, #4]
 800aaca:	f000 fc33 	bl	800b334 <USBD_CtlError>
              break;
 800aace:	e020      	b.n	800ab12 <USBD_StdEPReq+0x154>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800aad0:	683b      	ldr	r3, [r7, #0]
 800aad2:	885b      	ldrh	r3, [r3, #2]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d11b      	bne.n	800ab10 <USBD_StdEPReq+0x152>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800aad8:	7bbb      	ldrb	r3, [r7, #14]
 800aada:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800aade:	2b00      	cmp	r3, #0
 800aae0:	d004      	beq.n	800aaec <USBD_StdEPReq+0x12e>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800aae2:	7bbb      	ldrb	r3, [r7, #14]
 800aae4:	4619      	mov	r1, r3
 800aae6:	6878      	ldr	r0, [r7, #4]
 800aae8:	f001 fa28 	bl	800bf3c <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800aaec:	6878      	ldr	r0, [r7, #4]
 800aaee:	f000 fcec 	bl	800b4ca <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800aaf2:	687b      	ldr	r3, [r7, #4]
 800aaf4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aaf8:	689b      	ldr	r3, [r3, #8]
 800aafa:	6839      	ldr	r1, [r7, #0]
 800aafc:	6878      	ldr	r0, [r7, #4]
 800aafe:	4798      	blx	r3
 800ab00:	4603      	mov	r3, r0
 800ab02:	73fb      	strb	r3, [r7, #15]
              }
              break;
 800ab04:	e004      	b.n	800ab10 <USBD_StdEPReq+0x152>

            default:
              USBD_CtlError(pdev, req);
 800ab06:	6839      	ldr	r1, [r7, #0]
 800ab08:	6878      	ldr	r0, [r7, #4]
 800ab0a:	f000 fc13 	bl	800b334 <USBD_CtlError>
              break;
 800ab0e:	e000      	b.n	800ab12 <USBD_StdEPReq+0x154>
              break;
 800ab10:	bf00      	nop
          }
          break;
 800ab12:	e0ab      	b.n	800ac6c <USBD_StdEPReq+0x2ae>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800ab14:	687b      	ldr	r3, [r7, #4]
 800ab16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ab1a:	b2db      	uxtb	r3, r3
 800ab1c:	2b02      	cmp	r3, #2
 800ab1e:	d002      	beq.n	800ab26 <USBD_StdEPReq+0x168>
 800ab20:	2b03      	cmp	r3, #3
 800ab22:	d032      	beq.n	800ab8a <USBD_StdEPReq+0x1cc>
 800ab24:	e097      	b.n	800ac56 <USBD_StdEPReq+0x298>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ab26:	7bbb      	ldrb	r3, [r7, #14]
 800ab28:	2b00      	cmp	r3, #0
 800ab2a:	d007      	beq.n	800ab3c <USBD_StdEPReq+0x17e>
 800ab2c:	7bbb      	ldrb	r3, [r7, #14]
 800ab2e:	2b80      	cmp	r3, #128	; 0x80
 800ab30:	d004      	beq.n	800ab3c <USBD_StdEPReq+0x17e>
              {
                USBD_CtlError(pdev, req);
 800ab32:	6839      	ldr	r1, [r7, #0]
 800ab34:	6878      	ldr	r0, [r7, #4]
 800ab36:	f000 fbfd 	bl	800b334 <USBD_CtlError>
                break;
 800ab3a:	e091      	b.n	800ac60 <USBD_StdEPReq+0x2a2>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab3c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab40:	2b00      	cmp	r3, #0
 800ab42:	da0b      	bge.n	800ab5c <USBD_StdEPReq+0x19e>
 800ab44:	7bbb      	ldrb	r3, [r7, #14]
 800ab46:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800ab4a:	4613      	mov	r3, r2
 800ab4c:	009b      	lsls	r3, r3, #2
 800ab4e:	4413      	add	r3, r2
 800ab50:	009b      	lsls	r3, r3, #2
 800ab52:	3310      	adds	r3, #16
 800ab54:	687a      	ldr	r2, [r7, #4]
 800ab56:	4413      	add	r3, r2
 800ab58:	3304      	adds	r3, #4
 800ab5a:	e00b      	b.n	800ab74 <USBD_StdEPReq+0x1b6>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800ab5c:	7bbb      	ldrb	r3, [r7, #14]
 800ab5e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ab62:	4613      	mov	r3, r2
 800ab64:	009b      	lsls	r3, r3, #2
 800ab66:	4413      	add	r3, r2
 800ab68:	009b      	lsls	r3, r3, #2
 800ab6a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ab6e:	687a      	ldr	r2, [r7, #4]
 800ab70:	4413      	add	r3, r2
 800ab72:	3304      	adds	r3, #4
 800ab74:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800ab76:	68bb      	ldr	r3, [r7, #8]
 800ab78:	2200      	movs	r2, #0
 800ab7a:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ab7c:	68bb      	ldr	r3, [r7, #8]
 800ab7e:	2202      	movs	r2, #2
 800ab80:	4619      	mov	r1, r3
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f000 fc47 	bl	800b416 <USBD_CtlSendData>
              break;
 800ab88:	e06a      	b.n	800ac60 <USBD_StdEPReq+0x2a2>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800ab8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800ab8e:	2b00      	cmp	r3, #0
 800ab90:	da11      	bge.n	800abb6 <USBD_StdEPReq+0x1f8>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800ab92:	7bbb      	ldrb	r3, [r7, #14]
 800ab94:	f003 020f 	and.w	r2, r3, #15
 800ab98:	6879      	ldr	r1, [r7, #4]
 800ab9a:	4613      	mov	r3, r2
 800ab9c:	009b      	lsls	r3, r3, #2
 800ab9e:	4413      	add	r3, r2
 800aba0:	009b      	lsls	r3, r3, #2
 800aba2:	440b      	add	r3, r1
 800aba4:	3324      	adds	r3, #36	; 0x24
 800aba6:	881b      	ldrh	r3, [r3, #0]
 800aba8:	2b00      	cmp	r3, #0
 800abaa:	d117      	bne.n	800abdc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800abac:	6839      	ldr	r1, [r7, #0]
 800abae:	6878      	ldr	r0, [r7, #4]
 800abb0:	f000 fbc0 	bl	800b334 <USBD_CtlError>
                  break;
 800abb4:	e054      	b.n	800ac60 <USBD_StdEPReq+0x2a2>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800abb6:	7bbb      	ldrb	r3, [r7, #14]
 800abb8:	f003 020f 	and.w	r2, r3, #15
 800abbc:	6879      	ldr	r1, [r7, #4]
 800abbe:	4613      	mov	r3, r2
 800abc0:	009b      	lsls	r3, r3, #2
 800abc2:	4413      	add	r3, r2
 800abc4:	009b      	lsls	r3, r3, #2
 800abc6:	440b      	add	r3, r1
 800abc8:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800abcc:	881b      	ldrh	r3, [r3, #0]
 800abce:	2b00      	cmp	r3, #0
 800abd0:	d104      	bne.n	800abdc <USBD_StdEPReq+0x21e>
                {
                  USBD_CtlError(pdev, req);
 800abd2:	6839      	ldr	r1, [r7, #0]
 800abd4:	6878      	ldr	r0, [r7, #4]
 800abd6:	f000 fbad 	bl	800b334 <USBD_CtlError>
                  break;
 800abda:	e041      	b.n	800ac60 <USBD_StdEPReq+0x2a2>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800abdc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800abe0:	2b00      	cmp	r3, #0
 800abe2:	da0b      	bge.n	800abfc <USBD_StdEPReq+0x23e>
 800abe4:	7bbb      	ldrb	r3, [r7, #14]
 800abe6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800abea:	4613      	mov	r3, r2
 800abec:	009b      	lsls	r3, r3, #2
 800abee:	4413      	add	r3, r2
 800abf0:	009b      	lsls	r3, r3, #2
 800abf2:	3310      	adds	r3, #16
 800abf4:	687a      	ldr	r2, [r7, #4]
 800abf6:	4413      	add	r3, r2
 800abf8:	3304      	adds	r3, #4
 800abfa:	e00b      	b.n	800ac14 <USBD_StdEPReq+0x256>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800abfc:	7bbb      	ldrb	r3, [r7, #14]
 800abfe:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800ac02:	4613      	mov	r3, r2
 800ac04:	009b      	lsls	r3, r3, #2
 800ac06:	4413      	add	r3, r2
 800ac08:	009b      	lsls	r3, r3, #2
 800ac0a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800ac0e:	687a      	ldr	r2, [r7, #4]
 800ac10:	4413      	add	r3, r2
 800ac12:	3304      	adds	r3, #4
 800ac14:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800ac16:	7bbb      	ldrb	r3, [r7, #14]
 800ac18:	2b00      	cmp	r3, #0
 800ac1a:	d002      	beq.n	800ac22 <USBD_StdEPReq+0x264>
 800ac1c:	7bbb      	ldrb	r3, [r7, #14]
 800ac1e:	2b80      	cmp	r3, #128	; 0x80
 800ac20:	d103      	bne.n	800ac2a <USBD_StdEPReq+0x26c>
              {
                pep->status = 0x0000U;
 800ac22:	68bb      	ldr	r3, [r7, #8]
 800ac24:	2200      	movs	r2, #0
 800ac26:	601a      	str	r2, [r3, #0]
 800ac28:	e00e      	b.n	800ac48 <USBD_StdEPReq+0x28a>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800ac2a:	7bbb      	ldrb	r3, [r7, #14]
 800ac2c:	4619      	mov	r1, r3
 800ac2e:	6878      	ldr	r0, [r7, #4]
 800ac30:	f001 f9ba 	bl	800bfa8 <USBD_LL_IsStallEP>
 800ac34:	4603      	mov	r3, r0
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d003      	beq.n	800ac42 <USBD_StdEPReq+0x284>
              {
                pep->status = 0x0001U;
 800ac3a:	68bb      	ldr	r3, [r7, #8]
 800ac3c:	2201      	movs	r2, #1
 800ac3e:	601a      	str	r2, [r3, #0]
 800ac40:	e002      	b.n	800ac48 <USBD_StdEPReq+0x28a>
              }
              else
              {
                pep->status = 0x0000U;
 800ac42:	68bb      	ldr	r3, [r7, #8]
 800ac44:	2200      	movs	r2, #0
 800ac46:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800ac48:	68bb      	ldr	r3, [r7, #8]
 800ac4a:	2202      	movs	r2, #2
 800ac4c:	4619      	mov	r1, r3
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f000 fbe1 	bl	800b416 <USBD_CtlSendData>
              break;
 800ac54:	e004      	b.n	800ac60 <USBD_StdEPReq+0x2a2>

            default:
              USBD_CtlError(pdev, req);
 800ac56:	6839      	ldr	r1, [r7, #0]
 800ac58:	6878      	ldr	r0, [r7, #4]
 800ac5a:	f000 fb6b 	bl	800b334 <USBD_CtlError>
              break;
 800ac5e:	bf00      	nop
          }
          break;
 800ac60:	e004      	b.n	800ac6c <USBD_StdEPReq+0x2ae>

        default:
          USBD_CtlError(pdev, req);
 800ac62:	6839      	ldr	r1, [r7, #0]
 800ac64:	6878      	ldr	r0, [r7, #4]
 800ac66:	f000 fb65 	bl	800b334 <USBD_CtlError>
          break;
 800ac6a:	bf00      	nop
      }
      break;
 800ac6c:	e004      	b.n	800ac78 <USBD_StdEPReq+0x2ba>

    default:
      USBD_CtlError(pdev, req);
 800ac6e:	6839      	ldr	r1, [r7, #0]
 800ac70:	6878      	ldr	r0, [r7, #4]
 800ac72:	f000 fb5f 	bl	800b334 <USBD_CtlError>
      break;
 800ac76:	bf00      	nop
  }

  return ret;
 800ac78:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac7a:	4618      	mov	r0, r3
 800ac7c:	3710      	adds	r7, #16
 800ac7e:	46bd      	mov	sp, r7
 800ac80:	bd80      	pop	{r7, pc}
	...

0800ac84 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b084      	sub	sp, #16
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800ac8e:	2300      	movs	r3, #0
 800ac90:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800ac92:	2300      	movs	r3, #0
 800ac94:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800ac96:	2300      	movs	r3, #0
 800ac98:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800ac9a:	683b      	ldr	r3, [r7, #0]
 800ac9c:	885b      	ldrh	r3, [r3, #2]
 800ac9e:	0a1b      	lsrs	r3, r3, #8
 800aca0:	b29b      	uxth	r3, r3
 800aca2:	3b01      	subs	r3, #1
 800aca4:	2b0e      	cmp	r3, #14
 800aca6:	f200 8152 	bhi.w	800af4e <USBD_GetDescriptor+0x2ca>
 800acaa:	a201      	add	r2, pc, #4	; (adr r2, 800acb0 <USBD_GetDescriptor+0x2c>)
 800acac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800acb0:	0800ad21 	.word	0x0800ad21
 800acb4:	0800ad39 	.word	0x0800ad39
 800acb8:	0800ad79 	.word	0x0800ad79
 800acbc:	0800af4f 	.word	0x0800af4f
 800acc0:	0800af4f 	.word	0x0800af4f
 800acc4:	0800aeef 	.word	0x0800aeef
 800acc8:	0800af1b 	.word	0x0800af1b
 800accc:	0800af4f 	.word	0x0800af4f
 800acd0:	0800af4f 	.word	0x0800af4f
 800acd4:	0800af4f 	.word	0x0800af4f
 800acd8:	0800af4f 	.word	0x0800af4f
 800acdc:	0800af4f 	.word	0x0800af4f
 800ace0:	0800af4f 	.word	0x0800af4f
 800ace4:	0800af4f 	.word	0x0800af4f
 800ace8:	0800aced 	.word	0x0800aced
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acf2:	69db      	ldr	r3, [r3, #28]
 800acf4:	2b00      	cmp	r3, #0
 800acf6:	d00b      	beq.n	800ad10 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800acfe:	69db      	ldr	r3, [r3, #28]
 800ad00:	687a      	ldr	r2, [r7, #4]
 800ad02:	7c12      	ldrb	r2, [r2, #16]
 800ad04:	f107 0108 	add.w	r1, r7, #8
 800ad08:	4610      	mov	r0, r2
 800ad0a:	4798      	blx	r3
 800ad0c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ad0e:	e126      	b.n	800af5e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ad10:	6839      	ldr	r1, [r7, #0]
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f000 fb0e 	bl	800b334 <USBD_CtlError>
        err++;
 800ad18:	7afb      	ldrb	r3, [r7, #11]
 800ad1a:	3301      	adds	r3, #1
 800ad1c:	72fb      	strb	r3, [r7, #11]
      break;
 800ad1e:	e11e      	b.n	800af5e <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800ad20:	687b      	ldr	r3, [r7, #4]
 800ad22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ad26:	681b      	ldr	r3, [r3, #0]
 800ad28:	687a      	ldr	r2, [r7, #4]
 800ad2a:	7c12      	ldrb	r2, [r2, #16]
 800ad2c:	f107 0108 	add.w	r1, r7, #8
 800ad30:	4610      	mov	r0, r2
 800ad32:	4798      	blx	r3
 800ad34:	60f8      	str	r0, [r7, #12]
      break;
 800ad36:	e112      	b.n	800af5e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ad38:	687b      	ldr	r3, [r7, #4]
 800ad3a:	7c1b      	ldrb	r3, [r3, #16]
 800ad3c:	2b00      	cmp	r3, #0
 800ad3e:	d10d      	bne.n	800ad5c <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800ad40:	687b      	ldr	r3, [r7, #4]
 800ad42:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad46:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ad48:	f107 0208 	add.w	r2, r7, #8
 800ad4c:	4610      	mov	r0, r2
 800ad4e:	4798      	blx	r3
 800ad50:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ad52:	68fb      	ldr	r3, [r7, #12]
 800ad54:	3301      	adds	r3, #1
 800ad56:	2202      	movs	r2, #2
 800ad58:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800ad5a:	e100      	b.n	800af5e <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800ad62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ad64:	f107 0208 	add.w	r2, r7, #8
 800ad68:	4610      	mov	r0, r2
 800ad6a:	4798      	blx	r3
 800ad6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800ad6e:	68fb      	ldr	r3, [r7, #12]
 800ad70:	3301      	adds	r3, #1
 800ad72:	2202      	movs	r2, #2
 800ad74:	701a      	strb	r2, [r3, #0]
      break;
 800ad76:	e0f2      	b.n	800af5e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800ad78:	683b      	ldr	r3, [r7, #0]
 800ad7a:	885b      	ldrh	r3, [r3, #2]
 800ad7c:	b2db      	uxtb	r3, r3
 800ad7e:	2b05      	cmp	r3, #5
 800ad80:	f200 80ac 	bhi.w	800aedc <USBD_GetDescriptor+0x258>
 800ad84:	a201      	add	r2, pc, #4	; (adr r2, 800ad8c <USBD_GetDescriptor+0x108>)
 800ad86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ad8a:	bf00      	nop
 800ad8c:	0800ada5 	.word	0x0800ada5
 800ad90:	0800add9 	.word	0x0800add9
 800ad94:	0800ae0d 	.word	0x0800ae0d
 800ad98:	0800ae41 	.word	0x0800ae41
 800ad9c:	0800ae75 	.word	0x0800ae75
 800ada0:	0800aea9 	.word	0x0800aea9
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adaa:	685b      	ldr	r3, [r3, #4]
 800adac:	2b00      	cmp	r3, #0
 800adae:	d00b      	beq.n	800adc8 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adb6:	685b      	ldr	r3, [r3, #4]
 800adb8:	687a      	ldr	r2, [r7, #4]
 800adba:	7c12      	ldrb	r2, [r2, #16]
 800adbc:	f107 0108 	add.w	r1, r7, #8
 800adc0:	4610      	mov	r0, r2
 800adc2:	4798      	blx	r3
 800adc4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adc6:	e091      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adc8:	6839      	ldr	r1, [r7, #0]
 800adca:	6878      	ldr	r0, [r7, #4]
 800adcc:	f000 fab2 	bl	800b334 <USBD_CtlError>
            err++;
 800add0:	7afb      	ldrb	r3, [r7, #11]
 800add2:	3301      	adds	r3, #1
 800add4:	72fb      	strb	r3, [r7, #11]
          break;
 800add6:	e089      	b.n	800aeec <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adde:	689b      	ldr	r3, [r3, #8]
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d00b      	beq.n	800adfc <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800adea:	689b      	ldr	r3, [r3, #8]
 800adec:	687a      	ldr	r2, [r7, #4]
 800adee:	7c12      	ldrb	r2, [r2, #16]
 800adf0:	f107 0108 	add.w	r1, r7, #8
 800adf4:	4610      	mov	r0, r2
 800adf6:	4798      	blx	r3
 800adf8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800adfa:	e077      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800adfc:	6839      	ldr	r1, [r7, #0]
 800adfe:	6878      	ldr	r0, [r7, #4]
 800ae00:	f000 fa98 	bl	800b334 <USBD_CtlError>
            err++;
 800ae04:	7afb      	ldrb	r3, [r7, #11]
 800ae06:	3301      	adds	r3, #1
 800ae08:	72fb      	strb	r3, [r7, #11]
          break;
 800ae0a:	e06f      	b.n	800aeec <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ae0c:	687b      	ldr	r3, [r7, #4]
 800ae0e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae12:	68db      	ldr	r3, [r3, #12]
 800ae14:	2b00      	cmp	r3, #0
 800ae16:	d00b      	beq.n	800ae30 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ae18:	687b      	ldr	r3, [r7, #4]
 800ae1a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae1e:	68db      	ldr	r3, [r3, #12]
 800ae20:	687a      	ldr	r2, [r7, #4]
 800ae22:	7c12      	ldrb	r2, [r2, #16]
 800ae24:	f107 0108 	add.w	r1, r7, #8
 800ae28:	4610      	mov	r0, r2
 800ae2a:	4798      	blx	r3
 800ae2c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae2e:	e05d      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae30:	6839      	ldr	r1, [r7, #0]
 800ae32:	6878      	ldr	r0, [r7, #4]
 800ae34:	f000 fa7e 	bl	800b334 <USBD_CtlError>
            err++;
 800ae38:	7afb      	ldrb	r3, [r7, #11]
 800ae3a:	3301      	adds	r3, #1
 800ae3c:	72fb      	strb	r3, [r7, #11]
          break;
 800ae3e:	e055      	b.n	800aeec <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ae40:	687b      	ldr	r3, [r7, #4]
 800ae42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae46:	691b      	ldr	r3, [r3, #16]
 800ae48:	2b00      	cmp	r3, #0
 800ae4a:	d00b      	beq.n	800ae64 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ae4c:	687b      	ldr	r3, [r7, #4]
 800ae4e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae52:	691b      	ldr	r3, [r3, #16]
 800ae54:	687a      	ldr	r2, [r7, #4]
 800ae56:	7c12      	ldrb	r2, [r2, #16]
 800ae58:	f107 0108 	add.w	r1, r7, #8
 800ae5c:	4610      	mov	r0, r2
 800ae5e:	4798      	blx	r3
 800ae60:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae62:	e043      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae64:	6839      	ldr	r1, [r7, #0]
 800ae66:	6878      	ldr	r0, [r7, #4]
 800ae68:	f000 fa64 	bl	800b334 <USBD_CtlError>
            err++;
 800ae6c:	7afb      	ldrb	r3, [r7, #11]
 800ae6e:	3301      	adds	r3, #1
 800ae70:	72fb      	strb	r3, [r7, #11]
          break;
 800ae72:	e03b      	b.n	800aeec <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae7a:	695b      	ldr	r3, [r3, #20]
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d00b      	beq.n	800ae98 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800ae80:	687b      	ldr	r3, [r7, #4]
 800ae82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ae86:	695b      	ldr	r3, [r3, #20]
 800ae88:	687a      	ldr	r2, [r7, #4]
 800ae8a:	7c12      	ldrb	r2, [r2, #16]
 800ae8c:	f107 0108 	add.w	r1, r7, #8
 800ae90:	4610      	mov	r0, r2
 800ae92:	4798      	blx	r3
 800ae94:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ae96:	e029      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ae98:	6839      	ldr	r1, [r7, #0]
 800ae9a:	6878      	ldr	r0, [r7, #4]
 800ae9c:	f000 fa4a 	bl	800b334 <USBD_CtlError>
            err++;
 800aea0:	7afb      	ldrb	r3, [r7, #11]
 800aea2:	3301      	adds	r3, #1
 800aea4:	72fb      	strb	r3, [r7, #11]
          break;
 800aea6:	e021      	b.n	800aeec <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeae:	699b      	ldr	r3, [r3, #24]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d00b      	beq.n	800aecc <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800aeb4:	687b      	ldr	r3, [r7, #4]
 800aeb6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aeba:	699b      	ldr	r3, [r3, #24]
 800aebc:	687a      	ldr	r2, [r7, #4]
 800aebe:	7c12      	ldrb	r2, [r2, #16]
 800aec0:	f107 0108 	add.w	r1, r7, #8
 800aec4:	4610      	mov	r0, r2
 800aec6:	4798      	blx	r3
 800aec8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aeca:	e00f      	b.n	800aeec <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aecc:	6839      	ldr	r1, [r7, #0]
 800aece:	6878      	ldr	r0, [r7, #4]
 800aed0:	f000 fa30 	bl	800b334 <USBD_CtlError>
            err++;
 800aed4:	7afb      	ldrb	r3, [r7, #11]
 800aed6:	3301      	adds	r3, #1
 800aed8:	72fb      	strb	r3, [r7, #11]
          break;
 800aeda:	e007      	b.n	800aeec <USBD_GetDescriptor+0x268>
            err++;
          }
#endif

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800aedc:	6839      	ldr	r1, [r7, #0]
 800aede:	6878      	ldr	r0, [r7, #4]
 800aee0:	f000 fa28 	bl	800b334 <USBD_CtlError>
          err++;
 800aee4:	7afb      	ldrb	r3, [r7, #11]
 800aee6:	3301      	adds	r3, #1
 800aee8:	72fb      	strb	r3, [r7, #11]
#endif
          break;
 800aeea:	bf00      	nop
      }
      break;
 800aeec:	e037      	b.n	800af5e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aeee:	687b      	ldr	r3, [r7, #4]
 800aef0:	7c1b      	ldrb	r3, [r3, #16]
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d109      	bne.n	800af0a <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aefc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800aefe:	f107 0208 	add.w	r2, r7, #8
 800af02:	4610      	mov	r0, r2
 800af04:	4798      	blx	r3
 800af06:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800af08:	e029      	b.n	800af5e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800af0a:	6839      	ldr	r1, [r7, #0]
 800af0c:	6878      	ldr	r0, [r7, #4]
 800af0e:	f000 fa11 	bl	800b334 <USBD_CtlError>
        err++;
 800af12:	7afb      	ldrb	r3, [r7, #11]
 800af14:	3301      	adds	r3, #1
 800af16:	72fb      	strb	r3, [r7, #11]
      break;
 800af18:	e021      	b.n	800af5e <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af1a:	687b      	ldr	r3, [r7, #4]
 800af1c:	7c1b      	ldrb	r3, [r3, #16]
 800af1e:	2b00      	cmp	r3, #0
 800af20:	d10d      	bne.n	800af3e <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800af28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800af2a:	f107 0208 	add.w	r2, r7, #8
 800af2e:	4610      	mov	r0, r2
 800af30:	4798      	blx	r3
 800af32:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800af34:	68fb      	ldr	r3, [r7, #12]
 800af36:	3301      	adds	r3, #1
 800af38:	2207      	movs	r2, #7
 800af3a:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800af3c:	e00f      	b.n	800af5e <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800af3e:	6839      	ldr	r1, [r7, #0]
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 f9f7 	bl	800b334 <USBD_CtlError>
        err++;
 800af46:	7afb      	ldrb	r3, [r7, #11]
 800af48:	3301      	adds	r3, #1
 800af4a:	72fb      	strb	r3, [r7, #11]
      break;
 800af4c:	e007      	b.n	800af5e <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800af4e:	6839      	ldr	r1, [r7, #0]
 800af50:	6878      	ldr	r0, [r7, #4]
 800af52:	f000 f9ef 	bl	800b334 <USBD_CtlError>
      err++;
 800af56:	7afb      	ldrb	r3, [r7, #11]
 800af58:	3301      	adds	r3, #1
 800af5a:	72fb      	strb	r3, [r7, #11]
      break;
 800af5c:	bf00      	nop
  }

  if (err != 0U)
 800af5e:	7afb      	ldrb	r3, [r7, #11]
 800af60:	2b00      	cmp	r3, #0
 800af62:	d11e      	bne.n	800afa2 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	88db      	ldrh	r3, [r3, #6]
 800af68:	2b00      	cmp	r3, #0
 800af6a:	d016      	beq.n	800af9a <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 800af6c:	893b      	ldrh	r3, [r7, #8]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	d00e      	beq.n	800af90 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800af72:	683b      	ldr	r3, [r7, #0]
 800af74:	88da      	ldrh	r2, [r3, #6]
 800af76:	893b      	ldrh	r3, [r7, #8]
 800af78:	4293      	cmp	r3, r2
 800af7a:	bf28      	it	cs
 800af7c:	4613      	movcs	r3, r2
 800af7e:	b29b      	uxth	r3, r3
 800af80:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800af82:	893b      	ldrh	r3, [r7, #8]
 800af84:	461a      	mov	r2, r3
 800af86:	68f9      	ldr	r1, [r7, #12]
 800af88:	6878      	ldr	r0, [r7, #4]
 800af8a:	f000 fa44 	bl	800b416 <USBD_CtlSendData>
 800af8e:	e009      	b.n	800afa4 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 f9ce 	bl	800b334 <USBD_CtlError>
 800af98:	e004      	b.n	800afa4 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800af9a:	6878      	ldr	r0, [r7, #4]
 800af9c:	f000 fa95 	bl	800b4ca <USBD_CtlSendStatus>
 800afa0:	e000      	b.n	800afa4 <USBD_GetDescriptor+0x320>
    return;
 800afa2:	bf00      	nop
  }
}
 800afa4:	3710      	adds	r7, #16
 800afa6:	46bd      	mov	sp, r7
 800afa8:	bd80      	pop	{r7, pc}
 800afaa:	bf00      	nop

0800afac <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800afac:	b580      	push	{r7, lr}
 800afae:	b084      	sub	sp, #16
 800afb0:	af00      	add	r7, sp, #0
 800afb2:	6078      	str	r0, [r7, #4]
 800afb4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800afb6:	683b      	ldr	r3, [r7, #0]
 800afb8:	889b      	ldrh	r3, [r3, #4]
 800afba:	2b00      	cmp	r3, #0
 800afbc:	d131      	bne.n	800b022 <USBD_SetAddress+0x76>
 800afbe:	683b      	ldr	r3, [r7, #0]
 800afc0:	88db      	ldrh	r3, [r3, #6]
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d12d      	bne.n	800b022 <USBD_SetAddress+0x76>
 800afc6:	683b      	ldr	r3, [r7, #0]
 800afc8:	885b      	ldrh	r3, [r3, #2]
 800afca:	2b7f      	cmp	r3, #127	; 0x7f
 800afcc:	d829      	bhi.n	800b022 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	885b      	ldrh	r3, [r3, #2]
 800afd2:	b2db      	uxtb	r3, r3
 800afd4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800afd8:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800afe0:	b2db      	uxtb	r3, r3
 800afe2:	2b03      	cmp	r3, #3
 800afe4:	d104      	bne.n	800aff0 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800afe6:	6839      	ldr	r1, [r7, #0]
 800afe8:	6878      	ldr	r0, [r7, #4]
 800afea:	f000 f9a3 	bl	800b334 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800afee:	e01d      	b.n	800b02c <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	7bfa      	ldrb	r2, [r7, #15]
 800aff4:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800aff8:	7bfb      	ldrb	r3, [r7, #15]
 800affa:	4619      	mov	r1, r3
 800affc:	6878      	ldr	r0, [r7, #4]
 800affe:	f000 ffff 	bl	800c000 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b002:	6878      	ldr	r0, [r7, #4]
 800b004:	f000 fa61 	bl	800b4ca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b008:	7bfb      	ldrb	r3, [r7, #15]
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d004      	beq.n	800b018 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b00e:	687b      	ldr	r3, [r7, #4]
 800b010:	2202      	movs	r2, #2
 800b012:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b016:	e009      	b.n	800b02c <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	2201      	movs	r2, #1
 800b01c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b020:	e004      	b.n	800b02c <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b022:	6839      	ldr	r1, [r7, #0]
 800b024:	6878      	ldr	r0, [r7, #4]
 800b026:	f000 f985 	bl	800b334 <USBD_CtlError>
  }
}
 800b02a:	bf00      	nop
 800b02c:	bf00      	nop
 800b02e:	3710      	adds	r7, #16
 800b030:	46bd      	mov	sp, r7
 800b032:	bd80      	pop	{r7, pc}

0800b034 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b034:	b580      	push	{r7, lr}
 800b036:	b084      	sub	sp, #16
 800b038:	af00      	add	r7, sp, #0
 800b03a:	6078      	str	r0, [r7, #4]
 800b03c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b03e:	2300      	movs	r3, #0
 800b040:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b042:	683b      	ldr	r3, [r7, #0]
 800b044:	885b      	ldrh	r3, [r3, #2]
 800b046:	b2da      	uxtb	r2, r3
 800b048:	4b4c      	ldr	r3, [pc, #304]	; (800b17c <USBD_SetConfig+0x148>)
 800b04a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b04c:	4b4b      	ldr	r3, [pc, #300]	; (800b17c <USBD_SetConfig+0x148>)
 800b04e:	781b      	ldrb	r3, [r3, #0]
 800b050:	2b01      	cmp	r3, #1
 800b052:	d905      	bls.n	800b060 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b054:	6839      	ldr	r1, [r7, #0]
 800b056:	6878      	ldr	r0, [r7, #4]
 800b058:	f000 f96c 	bl	800b334 <USBD_CtlError>
    return USBD_FAIL;
 800b05c:	2303      	movs	r3, #3
 800b05e:	e088      	b.n	800b172 <USBD_SetConfig+0x13e>
  }

  switch (pdev->dev_state)
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b066:	b2db      	uxtb	r3, r3
 800b068:	2b02      	cmp	r3, #2
 800b06a:	d002      	beq.n	800b072 <USBD_SetConfig+0x3e>
 800b06c:	2b03      	cmp	r3, #3
 800b06e:	d025      	beq.n	800b0bc <USBD_SetConfig+0x88>
 800b070:	e071      	b.n	800b156 <USBD_SetConfig+0x122>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b072:	4b42      	ldr	r3, [pc, #264]	; (800b17c <USBD_SetConfig+0x148>)
 800b074:	781b      	ldrb	r3, [r3, #0]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d01c      	beq.n	800b0b4 <USBD_SetConfig+0x80>
      {
        pdev->dev_config = cfgidx;
 800b07a:	4b40      	ldr	r3, [pc, #256]	; (800b17c <USBD_SetConfig+0x148>)
 800b07c:	781b      	ldrb	r3, [r3, #0]
 800b07e:	461a      	mov	r2, r3
 800b080:	687b      	ldr	r3, [r7, #4]
 800b082:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b084:	4b3d      	ldr	r3, [pc, #244]	; (800b17c <USBD_SetConfig+0x148>)
 800b086:	781b      	ldrb	r3, [r3, #0]
 800b088:	4619      	mov	r1, r3
 800b08a:	6878      	ldr	r0, [r7, #4]
 800b08c:	f7ff f91e 	bl	800a2cc <USBD_SetClassConfig>
 800b090:	4603      	mov	r3, r0
 800b092:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b094:	7bfb      	ldrb	r3, [r7, #15]
 800b096:	2b00      	cmp	r3, #0
 800b098:	d004      	beq.n	800b0a4 <USBD_SetConfig+0x70>
        {
          USBD_CtlError(pdev, req);
 800b09a:	6839      	ldr	r1, [r7, #0]
 800b09c:	6878      	ldr	r0, [r7, #4]
 800b09e:	f000 f949 	bl	800b334 <USBD_CtlError>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b0a2:	e065      	b.n	800b170 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b0a4:	6878      	ldr	r0, [r7, #4]
 800b0a6:	f000 fa10 	bl	800b4ca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b0aa:	687b      	ldr	r3, [r7, #4]
 800b0ac:	2203      	movs	r2, #3
 800b0ae:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b0b2:	e05d      	b.n	800b170 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b0b4:	6878      	ldr	r0, [r7, #4]
 800b0b6:	f000 fa08 	bl	800b4ca <USBD_CtlSendStatus>
      break;
 800b0ba:	e059      	b.n	800b170 <USBD_SetConfig+0x13c>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b0bc:	4b2f      	ldr	r3, [pc, #188]	; (800b17c <USBD_SetConfig+0x148>)
 800b0be:	781b      	ldrb	r3, [r3, #0]
 800b0c0:	2b00      	cmp	r3, #0
 800b0c2:	d112      	bne.n	800b0ea <USBD_SetConfig+0xb6>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	2202      	movs	r2, #2
 800b0c8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b0cc:	4b2b      	ldr	r3, [pc, #172]	; (800b17c <USBD_SetConfig+0x148>)
 800b0ce:	781b      	ldrb	r3, [r3, #0]
 800b0d0:	461a      	mov	r2, r3
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b0d6:	4b29      	ldr	r3, [pc, #164]	; (800b17c <USBD_SetConfig+0x148>)
 800b0d8:	781b      	ldrb	r3, [r3, #0]
 800b0da:	4619      	mov	r1, r3
 800b0dc:	6878      	ldr	r0, [r7, #4]
 800b0de:	f7ff f911 	bl	800a304 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b0e2:	6878      	ldr	r0, [r7, #4]
 800b0e4:	f000 f9f1 	bl	800b4ca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b0e8:	e042      	b.n	800b170 <USBD_SetConfig+0x13c>
      else if (cfgidx != pdev->dev_config)
 800b0ea:	4b24      	ldr	r3, [pc, #144]	; (800b17c <USBD_SetConfig+0x148>)
 800b0ec:	781b      	ldrb	r3, [r3, #0]
 800b0ee:	461a      	mov	r2, r3
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	429a      	cmp	r2, r3
 800b0f6:	d02a      	beq.n	800b14e <USBD_SetConfig+0x11a>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	685b      	ldr	r3, [r3, #4]
 800b0fc:	b2db      	uxtb	r3, r3
 800b0fe:	4619      	mov	r1, r3
 800b100:	6878      	ldr	r0, [r7, #4]
 800b102:	f7ff f8ff 	bl	800a304 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b106:	4b1d      	ldr	r3, [pc, #116]	; (800b17c <USBD_SetConfig+0x148>)
 800b108:	781b      	ldrb	r3, [r3, #0]
 800b10a:	461a      	mov	r2, r3
 800b10c:	687b      	ldr	r3, [r7, #4]
 800b10e:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b110:	4b1a      	ldr	r3, [pc, #104]	; (800b17c <USBD_SetConfig+0x148>)
 800b112:	781b      	ldrb	r3, [r3, #0]
 800b114:	4619      	mov	r1, r3
 800b116:	6878      	ldr	r0, [r7, #4]
 800b118:	f7ff f8d8 	bl	800a2cc <USBD_SetClassConfig>
 800b11c:	4603      	mov	r3, r0
 800b11e:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b120:	7bfb      	ldrb	r3, [r7, #15]
 800b122:	2b00      	cmp	r3, #0
 800b124:	d00f      	beq.n	800b146 <USBD_SetConfig+0x112>
          USBD_CtlError(pdev, req);
 800b126:	6839      	ldr	r1, [r7, #0]
 800b128:	6878      	ldr	r0, [r7, #4]
 800b12a:	f000 f903 	bl	800b334 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	685b      	ldr	r3, [r3, #4]
 800b132:	b2db      	uxtb	r3, r3
 800b134:	4619      	mov	r1, r3
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f7ff f8e4 	bl	800a304 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	2202      	movs	r2, #2
 800b140:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b144:	e014      	b.n	800b170 <USBD_SetConfig+0x13c>
          (void)USBD_CtlSendStatus(pdev);
 800b146:	6878      	ldr	r0, [r7, #4]
 800b148:	f000 f9bf 	bl	800b4ca <USBD_CtlSendStatus>
      break;
 800b14c:	e010      	b.n	800b170 <USBD_SetConfig+0x13c>
        (void)USBD_CtlSendStatus(pdev);
 800b14e:	6878      	ldr	r0, [r7, #4]
 800b150:	f000 f9bb 	bl	800b4ca <USBD_CtlSendStatus>
      break;
 800b154:	e00c      	b.n	800b170 <USBD_SetConfig+0x13c>

    default:
      USBD_CtlError(pdev, req);
 800b156:	6839      	ldr	r1, [r7, #0]
 800b158:	6878      	ldr	r0, [r7, #4]
 800b15a:	f000 f8eb 	bl	800b334 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b15e:	4b07      	ldr	r3, [pc, #28]	; (800b17c <USBD_SetConfig+0x148>)
 800b160:	781b      	ldrb	r3, [r3, #0]
 800b162:	4619      	mov	r1, r3
 800b164:	6878      	ldr	r0, [r7, #4]
 800b166:	f7ff f8cd 	bl	800a304 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b16a:	2303      	movs	r3, #3
 800b16c:	73fb      	strb	r3, [r7, #15]
      break;
 800b16e:	bf00      	nop
  }

  return ret;
 800b170:	7bfb      	ldrb	r3, [r7, #15]
}
 800b172:	4618      	mov	r0, r3
 800b174:	3710      	adds	r7, #16
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	200001dc 	.word	0x200001dc

0800b180 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b082      	sub	sp, #8
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
 800b188:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b18a:	683b      	ldr	r3, [r7, #0]
 800b18c:	88db      	ldrh	r3, [r3, #6]
 800b18e:	2b01      	cmp	r3, #1
 800b190:	d004      	beq.n	800b19c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b192:	6839      	ldr	r1, [r7, #0]
 800b194:	6878      	ldr	r0, [r7, #4]
 800b196:	f000 f8cd 	bl	800b334 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b19a:	e023      	b.n	800b1e4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1a2:	b2db      	uxtb	r3, r3
 800b1a4:	2b02      	cmp	r3, #2
 800b1a6:	dc02      	bgt.n	800b1ae <USBD_GetConfig+0x2e>
 800b1a8:	2b00      	cmp	r3, #0
 800b1aa:	dc03      	bgt.n	800b1b4 <USBD_GetConfig+0x34>
 800b1ac:	e015      	b.n	800b1da <USBD_GetConfig+0x5a>
 800b1ae:	2b03      	cmp	r3, #3
 800b1b0:	d00b      	beq.n	800b1ca <USBD_GetConfig+0x4a>
 800b1b2:	e012      	b.n	800b1da <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	3308      	adds	r3, #8
 800b1be:	2201      	movs	r2, #1
 800b1c0:	4619      	mov	r1, r3
 800b1c2:	6878      	ldr	r0, [r7, #4]
 800b1c4:	f000 f927 	bl	800b416 <USBD_CtlSendData>
        break;
 800b1c8:	e00c      	b.n	800b1e4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b1ca:	687b      	ldr	r3, [r7, #4]
 800b1cc:	3304      	adds	r3, #4
 800b1ce:	2201      	movs	r2, #1
 800b1d0:	4619      	mov	r1, r3
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 f91f 	bl	800b416 <USBD_CtlSendData>
        break;
 800b1d8:	e004      	b.n	800b1e4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b1da:	6839      	ldr	r1, [r7, #0]
 800b1dc:	6878      	ldr	r0, [r7, #4]
 800b1de:	f000 f8a9 	bl	800b334 <USBD_CtlError>
        break;
 800b1e2:	bf00      	nop
}
 800b1e4:	bf00      	nop
 800b1e6:	3708      	adds	r7, #8
 800b1e8:	46bd      	mov	sp, r7
 800b1ea:	bd80      	pop	{r7, pc}

0800b1ec <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b1ec:	b580      	push	{r7, lr}
 800b1ee:	b082      	sub	sp, #8
 800b1f0:	af00      	add	r7, sp, #0
 800b1f2:	6078      	str	r0, [r7, #4]
 800b1f4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b1fc:	b2db      	uxtb	r3, r3
 800b1fe:	3b01      	subs	r3, #1
 800b200:	2b02      	cmp	r3, #2
 800b202:	d81e      	bhi.n	800b242 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b204:	683b      	ldr	r3, [r7, #0]
 800b206:	88db      	ldrh	r3, [r3, #6]
 800b208:	2b02      	cmp	r3, #2
 800b20a:	d004      	beq.n	800b216 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b20c:	6839      	ldr	r1, [r7, #0]
 800b20e:	6878      	ldr	r0, [r7, #4]
 800b210:	f000 f890 	bl	800b334 <USBD_CtlError>
        break;
 800b214:	e01a      	b.n	800b24c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2201      	movs	r2, #1
 800b21a:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup != 0U)
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b222:	2b00      	cmp	r3, #0
 800b224:	d005      	beq.n	800b232 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b226:	687b      	ldr	r3, [r7, #4]
 800b228:	68db      	ldr	r3, [r3, #12]
 800b22a:	f043 0202 	orr.w	r2, r3, #2
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b232:	687b      	ldr	r3, [r7, #4]
 800b234:	330c      	adds	r3, #12
 800b236:	2202      	movs	r2, #2
 800b238:	4619      	mov	r1, r3
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 f8eb 	bl	800b416 <USBD_CtlSendData>
      break;
 800b240:	e004      	b.n	800b24c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b242:	6839      	ldr	r1, [r7, #0]
 800b244:	6878      	ldr	r0, [r7, #4]
 800b246:	f000 f875 	bl	800b334 <USBD_CtlError>
      break;
 800b24a:	bf00      	nop
  }
}
 800b24c:	bf00      	nop
 800b24e:	3708      	adds	r7, #8
 800b250:	46bd      	mov	sp, r7
 800b252:	bd80      	pop	{r7, pc}

0800b254 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b254:	b580      	push	{r7, lr}
 800b256:	b082      	sub	sp, #8
 800b258:	af00      	add	r7, sp, #0
 800b25a:	6078      	str	r0, [r7, #4]
 800b25c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	885b      	ldrh	r3, [r3, #2]
 800b262:	2b01      	cmp	r3, #1
 800b264:	d106      	bne.n	800b274 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800b266:	687b      	ldr	r3, [r7, #4]
 800b268:	2201      	movs	r2, #1
 800b26a:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b26e:	6878      	ldr	r0, [r7, #4]
 800b270:	f000 f92b 	bl	800b4ca <USBD_CtlSendStatus>
  }
}
 800b274:	bf00      	nop
 800b276:	3708      	adds	r7, #8
 800b278:	46bd      	mov	sp, r7
 800b27a:	bd80      	pop	{r7, pc}

0800b27c <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	b082      	sub	sp, #8
 800b280:	af00      	add	r7, sp, #0
 800b282:	6078      	str	r0, [r7, #4]
 800b284:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b28c:	b2db      	uxtb	r3, r3
 800b28e:	3b01      	subs	r3, #1
 800b290:	2b02      	cmp	r3, #2
 800b292:	d80b      	bhi.n	800b2ac <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b294:	683b      	ldr	r3, [r7, #0]
 800b296:	885b      	ldrh	r3, [r3, #2]
 800b298:	2b01      	cmp	r3, #1
 800b29a:	d10c      	bne.n	800b2b6 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b29c:	687b      	ldr	r3, [r7, #4]
 800b29e:	2200      	movs	r2, #0
 800b2a0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b2a4:	6878      	ldr	r0, [r7, #4]
 800b2a6:	f000 f910 	bl	800b4ca <USBD_CtlSendStatus>
      }
      break;
 800b2aa:	e004      	b.n	800b2b6 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b2ac:	6839      	ldr	r1, [r7, #0]
 800b2ae:	6878      	ldr	r0, [r7, #4]
 800b2b0:	f000 f840 	bl	800b334 <USBD_CtlError>
      break;
 800b2b4:	e000      	b.n	800b2b8 <USBD_ClrFeature+0x3c>
      break;
 800b2b6:	bf00      	nop
  }
}
 800b2b8:	bf00      	nop
 800b2ba:	3708      	adds	r7, #8
 800b2bc:	46bd      	mov	sp, r7
 800b2be:	bd80      	pop	{r7, pc}

0800b2c0 <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b084      	sub	sp, #16
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	6078      	str	r0, [r7, #4]
 800b2c8:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	781a      	ldrb	r2, [r3, #0]
 800b2d2:	687b      	ldr	r3, [r7, #4]
 800b2d4:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b2d6:	68fb      	ldr	r3, [r7, #12]
 800b2d8:	3301      	adds	r3, #1
 800b2da:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b2dc:	68fb      	ldr	r3, [r7, #12]
 800b2de:	781a      	ldrb	r2, [r3, #0]
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	3301      	adds	r3, #1
 800b2e8:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b2ea:	68f8      	ldr	r0, [r7, #12]
 800b2ec:	f7ff fa91 	bl	800a812 <SWAPBYTE>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	461a      	mov	r2, r3
 800b2f4:	687b      	ldr	r3, [r7, #4]
 800b2f6:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b2f8:	68fb      	ldr	r3, [r7, #12]
 800b2fa:	3301      	adds	r3, #1
 800b2fc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b2fe:	68fb      	ldr	r3, [r7, #12]
 800b300:	3301      	adds	r3, #1
 800b302:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b304:	68f8      	ldr	r0, [r7, #12]
 800b306:	f7ff fa84 	bl	800a812 <SWAPBYTE>
 800b30a:	4603      	mov	r3, r0
 800b30c:	461a      	mov	r2, r3
 800b30e:	687b      	ldr	r3, [r7, #4]
 800b310:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b312:	68fb      	ldr	r3, [r7, #12]
 800b314:	3301      	adds	r3, #1
 800b316:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b318:	68fb      	ldr	r3, [r7, #12]
 800b31a:	3301      	adds	r3, #1
 800b31c:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b31e:	68f8      	ldr	r0, [r7, #12]
 800b320:	f7ff fa77 	bl	800a812 <SWAPBYTE>
 800b324:	4603      	mov	r3, r0
 800b326:	461a      	mov	r2, r3
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	80da      	strh	r2, [r3, #6]
}
 800b32c:	bf00      	nop
 800b32e:	3710      	adds	r7, #16
 800b330:	46bd      	mov	sp, r7
 800b332:	bd80      	pop	{r7, pc}

0800b334 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b334:	b580      	push	{r7, lr}
 800b336:	b082      	sub	sp, #8
 800b338:	af00      	add	r7, sp, #0
 800b33a:	6078      	str	r0, [r7, #4]
 800b33c:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b33e:	2180      	movs	r1, #128	; 0x80
 800b340:	6878      	ldr	r0, [r7, #4]
 800b342:	f000 fdc5 	bl	800bed0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b346:	2100      	movs	r1, #0
 800b348:	6878      	ldr	r0, [r7, #4]
 800b34a:	f000 fdc1 	bl	800bed0 <USBD_LL_StallEP>
}
 800b34e:	bf00      	nop
 800b350:	3708      	adds	r7, #8
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}

0800b356 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b356:	b580      	push	{r7, lr}
 800b358:	b086      	sub	sp, #24
 800b35a:	af00      	add	r7, sp, #0
 800b35c:	60f8      	str	r0, [r7, #12]
 800b35e:	60b9      	str	r1, [r7, #8]
 800b360:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b362:	2300      	movs	r3, #0
 800b364:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b366:	68fb      	ldr	r3, [r7, #12]
 800b368:	2b00      	cmp	r3, #0
 800b36a:	d036      	beq.n	800b3da <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b370:	6938      	ldr	r0, [r7, #16]
 800b372:	f000 f836 	bl	800b3e2 <USBD_GetLen>
 800b376:	4603      	mov	r3, r0
 800b378:	3301      	adds	r3, #1
 800b37a:	b29b      	uxth	r3, r3
 800b37c:	005b      	lsls	r3, r3, #1
 800b37e:	b29a      	uxth	r2, r3
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b384:	7dfb      	ldrb	r3, [r7, #23]
 800b386:	68ba      	ldr	r2, [r7, #8]
 800b388:	4413      	add	r3, r2
 800b38a:	687a      	ldr	r2, [r7, #4]
 800b38c:	7812      	ldrb	r2, [r2, #0]
 800b38e:	701a      	strb	r2, [r3, #0]
  idx++;
 800b390:	7dfb      	ldrb	r3, [r7, #23]
 800b392:	3301      	adds	r3, #1
 800b394:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b396:	7dfb      	ldrb	r3, [r7, #23]
 800b398:	68ba      	ldr	r2, [r7, #8]
 800b39a:	4413      	add	r3, r2
 800b39c:	2203      	movs	r2, #3
 800b39e:	701a      	strb	r2, [r3, #0]
  idx++;
 800b3a0:	7dfb      	ldrb	r3, [r7, #23]
 800b3a2:	3301      	adds	r3, #1
 800b3a4:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b3a6:	e013      	b.n	800b3d0 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b3a8:	7dfb      	ldrb	r3, [r7, #23]
 800b3aa:	68ba      	ldr	r2, [r7, #8]
 800b3ac:	4413      	add	r3, r2
 800b3ae:	693a      	ldr	r2, [r7, #16]
 800b3b0:	7812      	ldrb	r2, [r2, #0]
 800b3b2:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b3b4:	693b      	ldr	r3, [r7, #16]
 800b3b6:	3301      	adds	r3, #1
 800b3b8:	613b      	str	r3, [r7, #16]
    idx++;
 800b3ba:	7dfb      	ldrb	r3, [r7, #23]
 800b3bc:	3301      	adds	r3, #1
 800b3be:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b3c0:	7dfb      	ldrb	r3, [r7, #23]
 800b3c2:	68ba      	ldr	r2, [r7, #8]
 800b3c4:	4413      	add	r3, r2
 800b3c6:	2200      	movs	r2, #0
 800b3c8:	701a      	strb	r2, [r3, #0]
    idx++;
 800b3ca:	7dfb      	ldrb	r3, [r7, #23]
 800b3cc:	3301      	adds	r3, #1
 800b3ce:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b3d0:	693b      	ldr	r3, [r7, #16]
 800b3d2:	781b      	ldrb	r3, [r3, #0]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d1e7      	bne.n	800b3a8 <USBD_GetString+0x52>
 800b3d8:	e000      	b.n	800b3dc <USBD_GetString+0x86>
    return;
 800b3da:	bf00      	nop
  }
}
 800b3dc:	3718      	adds	r7, #24
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}

0800b3e2 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b3e2:	b480      	push	{r7}
 800b3e4:	b085      	sub	sp, #20
 800b3e6:	af00      	add	r7, sp, #0
 800b3e8:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b3ea:	2300      	movs	r3, #0
 800b3ec:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b3ee:	687b      	ldr	r3, [r7, #4]
 800b3f0:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b3f2:	e005      	b.n	800b400 <USBD_GetLen+0x1e>
  {
    len++;
 800b3f4:	7bfb      	ldrb	r3, [r7, #15]
 800b3f6:	3301      	adds	r3, #1
 800b3f8:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b3fa:	68bb      	ldr	r3, [r7, #8]
 800b3fc:	3301      	adds	r3, #1
 800b3fe:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b400:	68bb      	ldr	r3, [r7, #8]
 800b402:	781b      	ldrb	r3, [r3, #0]
 800b404:	2b00      	cmp	r3, #0
 800b406:	d1f5      	bne.n	800b3f4 <USBD_GetLen+0x12>
  }

  return len;
 800b408:	7bfb      	ldrb	r3, [r7, #15]
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3714      	adds	r7, #20
 800b40e:	46bd      	mov	sp, r7
 800b410:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b414:	4770      	bx	lr

0800b416 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b416:	b580      	push	{r7, lr}
 800b418:	b084      	sub	sp, #16
 800b41a:	af00      	add	r7, sp, #0
 800b41c:	60f8      	str	r0, [r7, #12]
 800b41e:	60b9      	str	r1, [r7, #8]
 800b420:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b422:	68fb      	ldr	r3, [r7, #12]
 800b424:	2202      	movs	r2, #2
 800b426:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b42a:	68fb      	ldr	r3, [r7, #12]
 800b42c:	687a      	ldr	r2, [r7, #4]
 800b42e:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b430:	68fb      	ldr	r3, [r7, #12]
 800b432:	687a      	ldr	r2, [r7, #4]
 800b434:	61da      	str	r2, [r3, #28]
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b436:	687b      	ldr	r3, [r7, #4]
 800b438:	68ba      	ldr	r2, [r7, #8]
 800b43a:	2100      	movs	r1, #0
 800b43c:	68f8      	ldr	r0, [r7, #12]
 800b43e:	f000 fe15 	bl	800c06c <USBD_LL_Transmit>

  return USBD_OK;
 800b442:	2300      	movs	r3, #0
}
 800b444:	4618      	mov	r0, r3
 800b446:	3710      	adds	r7, #16
 800b448:	46bd      	mov	sp, r7
 800b44a:	bd80      	pop	{r7, pc}

0800b44c <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b44c:	b580      	push	{r7, lr}
 800b44e:	b084      	sub	sp, #16
 800b450:	af00      	add	r7, sp, #0
 800b452:	60f8      	str	r0, [r7, #12]
 800b454:	60b9      	str	r1, [r7, #8]
 800b456:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b458:	687b      	ldr	r3, [r7, #4]
 800b45a:	68ba      	ldr	r2, [r7, #8]
 800b45c:	2100      	movs	r1, #0
 800b45e:	68f8      	ldr	r0, [r7, #12]
 800b460:	f000 fe04 	bl	800c06c <USBD_LL_Transmit>

  return USBD_OK;
 800b464:	2300      	movs	r3, #0
}
 800b466:	4618      	mov	r0, r3
 800b468:	3710      	adds	r7, #16
 800b46a:	46bd      	mov	sp, r7
 800b46c:	bd80      	pop	{r7, pc}

0800b46e <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b46e:	b580      	push	{r7, lr}
 800b470:	b084      	sub	sp, #16
 800b472:	af00      	add	r7, sp, #0
 800b474:	60f8      	str	r0, [r7, #12]
 800b476:	60b9      	str	r1, [r7, #8]
 800b478:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b47a:	68fb      	ldr	r3, [r7, #12]
 800b47c:	2203      	movs	r2, #3
 800b47e:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b482:	68fb      	ldr	r3, [r7, #12]
 800b484:	687a      	ldr	r2, [r7, #4]
 800b486:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b48a:	68fb      	ldr	r3, [r7, #12]
 800b48c:	687a      	ldr	r2, [r7, #4]
 800b48e:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	68ba      	ldr	r2, [r7, #8]
 800b496:	2100      	movs	r1, #0
 800b498:	68f8      	ldr	r0, [r7, #12]
 800b49a:	f000 fe1f 	bl	800c0dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b49e:	2300      	movs	r3, #0
}
 800b4a0:	4618      	mov	r0, r3
 800b4a2:	3710      	adds	r7, #16
 800b4a4:	46bd      	mov	sp, r7
 800b4a6:	bd80      	pop	{r7, pc}

0800b4a8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b084      	sub	sp, #16
 800b4ac:	af00      	add	r7, sp, #0
 800b4ae:	60f8      	str	r0, [r7, #12]
 800b4b0:	60b9      	str	r1, [r7, #8]
 800b4b2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b4b4:	687b      	ldr	r3, [r7, #4]
 800b4b6:	68ba      	ldr	r2, [r7, #8]
 800b4b8:	2100      	movs	r1, #0
 800b4ba:	68f8      	ldr	r0, [r7, #12]
 800b4bc:	f000 fe0e 	bl	800c0dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b4c0:	2300      	movs	r3, #0
}
 800b4c2:	4618      	mov	r0, r3
 800b4c4:	3710      	adds	r7, #16
 800b4c6:	46bd      	mov	sp, r7
 800b4c8:	bd80      	pop	{r7, pc}

0800b4ca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b4ca:	b580      	push	{r7, lr}
 800b4cc:	b082      	sub	sp, #8
 800b4ce:	af00      	add	r7, sp, #0
 800b4d0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b4d2:	687b      	ldr	r3, [r7, #4]
 800b4d4:	2204      	movs	r2, #4
 800b4d6:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b4da:	2300      	movs	r3, #0
 800b4dc:	2200      	movs	r2, #0
 800b4de:	2100      	movs	r1, #0
 800b4e0:	6878      	ldr	r0, [r7, #4]
 800b4e2:	f000 fdc3 	bl	800c06c <USBD_LL_Transmit>

  return USBD_OK;
 800b4e6:	2300      	movs	r3, #0
}
 800b4e8:	4618      	mov	r0, r3
 800b4ea:	3708      	adds	r7, #8
 800b4ec:	46bd      	mov	sp, r7
 800b4ee:	bd80      	pop	{r7, pc}

0800b4f0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b4f0:	b580      	push	{r7, lr}
 800b4f2:	b082      	sub	sp, #8
 800b4f4:	af00      	add	r7, sp, #0
 800b4f6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	2205      	movs	r2, #5
 800b4fc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b500:	2300      	movs	r3, #0
 800b502:	2200      	movs	r2, #0
 800b504:	2100      	movs	r1, #0
 800b506:	6878      	ldr	r0, [r7, #4]
 800b508:	f000 fde8 	bl	800c0dc <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b50c:	2300      	movs	r3, #0
}
 800b50e:	4618      	mov	r0, r3
 800b510:	3708      	adds	r7, #8
 800b512:	46bd      	mov	sp, r7
 800b514:	bd80      	pop	{r7, pc}
	...

0800b518 <platform_write>:

stmdev_ctx_t LSM6DSOX_ctx;

//Write to a generic SPI register
static int32_t platform_write(void *handle, uint8_t reg, const uint8_t *bufp,
                              uint16_t len){
 800b518:	b580      	push	{r7, lr}
 800b51a:	b084      	sub	sp, #16
 800b51c:	af00      	add	r7, sp, #0
 800b51e:	60f8      	str	r0, [r7, #12]
 800b520:	607a      	str	r2, [r7, #4]
 800b522:	461a      	mov	r2, r3
 800b524:	460b      	mov	r3, r1
 800b526:	72fb      	strb	r3, [r7, #11]
 800b528:	4613      	mov	r3, r2
 800b52a:	813b      	strh	r3, [r7, #8]
	HAL_GPIO_WritePin(CS_LSM6DSOX_GPIO_Port, CS_LSM6DSOX_Pin, GPIO_PIN_RESET);
 800b52c:	2200      	movs	r2, #0
 800b52e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b532:	480e      	ldr	r0, [pc, #56]	; (800b56c <platform_write+0x54>)
 800b534:	f7f7 fdce 	bl	80030d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 800b538:	f107 010b 	add.w	r1, r7, #11
 800b53c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b540:	2201      	movs	r2, #1
 800b542:	68f8      	ldr	r0, [r7, #12]
 800b544:	f7fb fb71 	bl	8006c2a <HAL_SPI_Transmit>
	HAL_SPI_Transmit(handle, (uint8_t *)bufp, len, 1000);
 800b548:	893a      	ldrh	r2, [r7, #8]
 800b54a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b54e:	6879      	ldr	r1, [r7, #4]
 800b550:	68f8      	ldr	r0, [r7, #12]
 800b552:	f7fb fb6a 	bl	8006c2a <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(CS_LSM6DSOX_GPIO_Port, CS_LSM6DSOX_Pin, GPIO_PIN_SET);
 800b556:	2201      	movs	r2, #1
 800b558:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b55c:	4803      	ldr	r0, [pc, #12]	; (800b56c <platform_write+0x54>)
 800b55e:	f7f7 fdb9 	bl	80030d4 <HAL_GPIO_WritePin>
	return 0;
 800b562:	2300      	movs	r3, #0
}
 800b564:	4618      	mov	r0, r3
 800b566:	3710      	adds	r7, #16
 800b568:	46bd      	mov	sp, r7
 800b56a:	bd80      	pop	{r7, pc}
 800b56c:	48001000 	.word	0x48001000

0800b570 <platform_read>:

//Read from a generic SPI register
static int32_t platform_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len){
 800b570:	b580      	push	{r7, lr}
 800b572:	b084      	sub	sp, #16
 800b574:	af00      	add	r7, sp, #0
 800b576:	60f8      	str	r0, [r7, #12]
 800b578:	607a      	str	r2, [r7, #4]
 800b57a:	461a      	mov	r2, r3
 800b57c:	460b      	mov	r3, r1
 800b57e:	72fb      	strb	r3, [r7, #11]
 800b580:	4613      	mov	r3, r2
 800b582:	813b      	strh	r3, [r7, #8]
	reg |= 0x80;
 800b584:	7afb      	ldrb	r3, [r7, #11]
 800b586:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800b58a:	b2db      	uxtb	r3, r3
 800b58c:	72fb      	strb	r3, [r7, #11]
	HAL_GPIO_WritePin(CS_LSM6DSOX_GPIO_Port, CS_LSM6DSOX_Pin, GPIO_PIN_RESET);
 800b58e:	2200      	movs	r2, #0
 800b590:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b594:	480e      	ldr	r0, [pc, #56]	; (800b5d0 <platform_read+0x60>)
 800b596:	f7f7 fd9d 	bl	80030d4 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(handle, &reg, 1, 1000);
 800b59a:	f107 010b 	add.w	r1, r7, #11
 800b59e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b5a2:	2201      	movs	r2, #1
 800b5a4:	68f8      	ldr	r0, [r7, #12]
 800b5a6:	f7fb fb40 	bl	8006c2a <HAL_SPI_Transmit>
	HAL_SPI_Receive(handle, bufp, len, 1000);
 800b5aa:	893a      	ldrh	r2, [r7, #8]
 800b5ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800b5b0:	6879      	ldr	r1, [r7, #4]
 800b5b2:	68f8      	ldr	r0, [r7, #12]
 800b5b4:	f7fb fca7 	bl	8006f06 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(CS_LSM6DSOX_GPIO_Port, CS_LSM6DSOX_Pin, GPIO_PIN_SET);
 800b5b8:	2201      	movs	r2, #1
 800b5ba:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800b5be:	4804      	ldr	r0, [pc, #16]	; (800b5d0 <platform_read+0x60>)
 800b5c0:	f7f7 fd88 	bl	80030d4 <HAL_GPIO_WritePin>
	return 0;
 800b5c4:	2300      	movs	r3, #0
}
 800b5c6:	4618      	mov	r0, r3
 800b5c8:	3710      	adds	r7, #16
 800b5ca:	46bd      	mov	sp, r7
 800b5cc:	bd80      	pop	{r7, pc}
 800b5ce:	bf00      	nop
 800b5d0:	48001000 	.word	0x48001000

0800b5d4 <lsm6dsox_struct_init>:

void lsm6dsox_struct_init(){
 800b5d4:	b480      	push	{r7}
 800b5d6:	af00      	add	r7, sp, #0
	LSM6DSOX_ctx.write_reg = &platform_write;
 800b5d8:	4b06      	ldr	r3, [pc, #24]	; (800b5f4 <lsm6dsox_struct_init+0x20>)
 800b5da:	4a07      	ldr	r2, [pc, #28]	; (800b5f8 <lsm6dsox_struct_init+0x24>)
 800b5dc:	601a      	str	r2, [r3, #0]
	LSM6DSOX_ctx.read_reg = &platform_read;
 800b5de:	4b05      	ldr	r3, [pc, #20]	; (800b5f4 <lsm6dsox_struct_init+0x20>)
 800b5e0:	4a06      	ldr	r2, [pc, #24]	; (800b5fc <lsm6dsox_struct_init+0x28>)
 800b5e2:	605a      	str	r2, [r3, #4]
	LSM6DSOX_ctx.handle = &hspi1;
 800b5e4:	4b03      	ldr	r3, [pc, #12]	; (800b5f4 <lsm6dsox_struct_init+0x20>)
 800b5e6:	4a06      	ldr	r2, [pc, #24]	; (800b600 <lsm6dsox_struct_init+0x2c>)
 800b5e8:	60da      	str	r2, [r3, #12]
}
 800b5ea:	bf00      	nop
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5f2:	4770      	bx	lr
 800b5f4:	200008b4 	.word	0x200008b4
 800b5f8:	0800b519 	.word	0x0800b519
 800b5fc:	0800b571 	.word	0x0800b571
 800b600:	20000768 	.word	0x20000768

0800b604 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b604:	b580      	push	{r7, lr}
 800b606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b608:	2200      	movs	r2, #0
 800b60a:	4912      	ldr	r1, [pc, #72]	; (800b654 <MX_USB_DEVICE_Init+0x50>)
 800b60c:	4812      	ldr	r0, [pc, #72]	; (800b658 <MX_USB_DEVICE_Init+0x54>)
 800b60e:	f7fe fdef 	bl	800a1f0 <USBD_Init>
 800b612:	4603      	mov	r3, r0
 800b614:	2b00      	cmp	r3, #0
 800b616:	d001      	beq.n	800b61c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b618:	f7f5 fb64 	bl	8000ce4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b61c:	490f      	ldr	r1, [pc, #60]	; (800b65c <MX_USB_DEVICE_Init+0x58>)
 800b61e:	480e      	ldr	r0, [pc, #56]	; (800b658 <MX_USB_DEVICE_Init+0x54>)
 800b620:	f7fe fe16 	bl	800a250 <USBD_RegisterClass>
 800b624:	4603      	mov	r3, r0
 800b626:	2b00      	cmp	r3, #0
 800b628:	d001      	beq.n	800b62e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b62a:	f7f5 fb5b 	bl	8000ce4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b62e:	490c      	ldr	r1, [pc, #48]	; (800b660 <MX_USB_DEVICE_Init+0x5c>)
 800b630:	4809      	ldr	r0, [pc, #36]	; (800b658 <MX_USB_DEVICE_Init+0x54>)
 800b632:	f7fe fd67 	bl	800a104 <USBD_CDC_RegisterInterface>
 800b636:	4603      	mov	r3, r0
 800b638:	2b00      	cmp	r3, #0
 800b63a:	d001      	beq.n	800b640 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b63c:	f7f5 fb52 	bl	8000ce4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b640:	4805      	ldr	r0, [pc, #20]	; (800b658 <MX_USB_DEVICE_Init+0x54>)
 800b642:	f7fe fe2c 	bl	800a29e <USBD_Start>
 800b646:	4603      	mov	r3, r0
 800b648:	2b00      	cmp	r3, #0
 800b64a:	d001      	beq.n	800b650 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b64c:	f7f5 fb4a 	bl	8000ce4 <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b650:	bf00      	nop
 800b652:	bd80      	pop	{r7, pc}
 800b654:	20000130 	.word	0x20000130
 800b658:	200008c4 	.word	0x200008c4
 800b65c:	20000018 	.word	0x20000018
 800b660:	2000011c 	.word	0x2000011c

0800b664 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b664:	b580      	push	{r7, lr}
 800b666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b668:	2200      	movs	r2, #0
 800b66a:	4905      	ldr	r1, [pc, #20]	; (800b680 <CDC_Init_FS+0x1c>)
 800b66c:	4805      	ldr	r0, [pc, #20]	; (800b684 <CDC_Init_FS+0x20>)
 800b66e:	f7fe fd5e 	bl	800a12e <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b672:	4905      	ldr	r1, [pc, #20]	; (800b688 <CDC_Init_FS+0x24>)
 800b674:	4803      	ldr	r0, [pc, #12]	; (800b684 <CDC_Init_FS+0x20>)
 800b676:	f7fe fd78 	bl	800a16a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b67a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b67c:	4618      	mov	r0, r3
 800b67e:	bd80      	pop	{r7, pc}
 800b680:	20001394 	.word	0x20001394
 800b684:	200008c4 	.word	0x200008c4
 800b688:	20000b94 	.word	0x20000b94

0800b68c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b68c:	b480      	push	{r7}
 800b68e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b690:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b692:	4618      	mov	r0, r3
 800b694:	46bd      	mov	sp, r7
 800b696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b69a:	4770      	bx	lr

0800b69c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b69c:	b480      	push	{r7}
 800b69e:	b083      	sub	sp, #12
 800b6a0:	af00      	add	r7, sp, #0
 800b6a2:	4603      	mov	r3, r0
 800b6a4:	6039      	str	r1, [r7, #0]
 800b6a6:	71fb      	strb	r3, [r7, #7]
 800b6a8:	4613      	mov	r3, r2
 800b6aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b6ac:	79fb      	ldrb	r3, [r7, #7]
 800b6ae:	2b23      	cmp	r3, #35	; 0x23
 800b6b0:	d84a      	bhi.n	800b748 <CDC_Control_FS+0xac>
 800b6b2:	a201      	add	r2, pc, #4	; (adr r2, 800b6b8 <CDC_Control_FS+0x1c>)
 800b6b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b6b8:	0800b749 	.word	0x0800b749
 800b6bc:	0800b749 	.word	0x0800b749
 800b6c0:	0800b749 	.word	0x0800b749
 800b6c4:	0800b749 	.word	0x0800b749
 800b6c8:	0800b749 	.word	0x0800b749
 800b6cc:	0800b749 	.word	0x0800b749
 800b6d0:	0800b749 	.word	0x0800b749
 800b6d4:	0800b749 	.word	0x0800b749
 800b6d8:	0800b749 	.word	0x0800b749
 800b6dc:	0800b749 	.word	0x0800b749
 800b6e0:	0800b749 	.word	0x0800b749
 800b6e4:	0800b749 	.word	0x0800b749
 800b6e8:	0800b749 	.word	0x0800b749
 800b6ec:	0800b749 	.word	0x0800b749
 800b6f0:	0800b749 	.word	0x0800b749
 800b6f4:	0800b749 	.word	0x0800b749
 800b6f8:	0800b749 	.word	0x0800b749
 800b6fc:	0800b749 	.word	0x0800b749
 800b700:	0800b749 	.word	0x0800b749
 800b704:	0800b749 	.word	0x0800b749
 800b708:	0800b749 	.word	0x0800b749
 800b70c:	0800b749 	.word	0x0800b749
 800b710:	0800b749 	.word	0x0800b749
 800b714:	0800b749 	.word	0x0800b749
 800b718:	0800b749 	.word	0x0800b749
 800b71c:	0800b749 	.word	0x0800b749
 800b720:	0800b749 	.word	0x0800b749
 800b724:	0800b749 	.word	0x0800b749
 800b728:	0800b749 	.word	0x0800b749
 800b72c:	0800b749 	.word	0x0800b749
 800b730:	0800b749 	.word	0x0800b749
 800b734:	0800b749 	.word	0x0800b749
 800b738:	0800b749 	.word	0x0800b749
 800b73c:	0800b749 	.word	0x0800b749
 800b740:	0800b749 	.word	0x0800b749
 800b744:	0800b749 	.word	0x0800b749
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b748:	bf00      	nop
  }

  return (USBD_OK);
 800b74a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b74c:	4618      	mov	r0, r3
 800b74e:	370c      	adds	r7, #12
 800b750:	46bd      	mov	sp, r7
 800b752:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b756:	4770      	bx	lr

0800b758 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b758:	b580      	push	{r7, lr}
 800b75a:	b082      	sub	sp, #8
 800b75c:	af00      	add	r7, sp, #0
 800b75e:	6078      	str	r0, [r7, #4]
 800b760:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b762:	6879      	ldr	r1, [r7, #4]
 800b764:	4805      	ldr	r0, [pc, #20]	; (800b77c <CDC_Receive_FS+0x24>)
 800b766:	f7fe fd00 	bl	800a16a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b76a:	4804      	ldr	r0, [pc, #16]	; (800b77c <CDC_Receive_FS+0x24>)
 800b76c:	f7fe fd16 	bl	800a19c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b770:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b772:	4618      	mov	r0, r3
 800b774:	3708      	adds	r7, #8
 800b776:	46bd      	mov	sp, r7
 800b778:	bd80      	pop	{r7, pc}
 800b77a:	bf00      	nop
 800b77c:	200008c4 	.word	0x200008c4

0800b780 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800b780:	b480      	push	{r7}
 800b782:	b087      	sub	sp, #28
 800b784:	af00      	add	r7, sp, #0
 800b786:	60f8      	str	r0, [r7, #12]
 800b788:	60b9      	str	r1, [r7, #8]
 800b78a:	4613      	mov	r3, r2
 800b78c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800b78e:	2300      	movs	r3, #0
 800b790:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800b792:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800b796:	4618      	mov	r0, r3
 800b798:	371c      	adds	r7, #28
 800b79a:	46bd      	mov	sp, r7
 800b79c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7a0:	4770      	bx	lr
	...

0800b7a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7a4:	b480      	push	{r7}
 800b7a6:	b083      	sub	sp, #12
 800b7a8:	af00      	add	r7, sp, #0
 800b7aa:	4603      	mov	r3, r0
 800b7ac:	6039      	str	r1, [r7, #0]
 800b7ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800b7b0:	683b      	ldr	r3, [r7, #0]
 800b7b2:	2212      	movs	r2, #18
 800b7b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b7b6:	4b03      	ldr	r3, [pc, #12]	; (800b7c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b7b8:	4618      	mov	r0, r3
 800b7ba:	370c      	adds	r7, #12
 800b7bc:	46bd      	mov	sp, r7
 800b7be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7c2:	4770      	bx	lr
 800b7c4:	20000150 	.word	0x20000150

0800b7c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7c8:	b480      	push	{r7}
 800b7ca:	b083      	sub	sp, #12
 800b7cc:	af00      	add	r7, sp, #0
 800b7ce:	4603      	mov	r3, r0
 800b7d0:	6039      	str	r1, [r7, #0]
 800b7d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b7d4:	683b      	ldr	r3, [r7, #0]
 800b7d6:	2204      	movs	r2, #4
 800b7d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b7da:	4b03      	ldr	r3, [pc, #12]	; (800b7e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b7dc:	4618      	mov	r0, r3
 800b7de:	370c      	adds	r7, #12
 800b7e0:	46bd      	mov	sp, r7
 800b7e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e6:	4770      	bx	lr
 800b7e8:	20000170 	.word	0x20000170

0800b7ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b082      	sub	sp, #8
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	4603      	mov	r3, r0
 800b7f4:	6039      	str	r1, [r7, #0]
 800b7f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b7f8:	79fb      	ldrb	r3, [r7, #7]
 800b7fa:	2b00      	cmp	r3, #0
 800b7fc:	d105      	bne.n	800b80a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b7fe:	683a      	ldr	r2, [r7, #0]
 800b800:	4907      	ldr	r1, [pc, #28]	; (800b820 <USBD_FS_ProductStrDescriptor+0x34>)
 800b802:	4808      	ldr	r0, [pc, #32]	; (800b824 <USBD_FS_ProductStrDescriptor+0x38>)
 800b804:	f7ff fda7 	bl	800b356 <USBD_GetString>
 800b808:	e004      	b.n	800b814 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b80a:	683a      	ldr	r2, [r7, #0]
 800b80c:	4904      	ldr	r1, [pc, #16]	; (800b820 <USBD_FS_ProductStrDescriptor+0x34>)
 800b80e:	4805      	ldr	r0, [pc, #20]	; (800b824 <USBD_FS_ProductStrDescriptor+0x38>)
 800b810:	f7ff fda1 	bl	800b356 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b814:	4b02      	ldr	r3, [pc, #8]	; (800b820 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b816:	4618      	mov	r0, r3
 800b818:	3708      	adds	r7, #8
 800b81a:	46bd      	mov	sp, r7
 800b81c:	bd80      	pop	{r7, pc}
 800b81e:	bf00      	nop
 800b820:	20001b94 	.word	0x20001b94
 800b824:	0800c2bc 	.word	0x0800c2bc

0800b828 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b828:	b580      	push	{r7, lr}
 800b82a:	b082      	sub	sp, #8
 800b82c:	af00      	add	r7, sp, #0
 800b82e:	4603      	mov	r3, r0
 800b830:	6039      	str	r1, [r7, #0]
 800b832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b834:	683a      	ldr	r2, [r7, #0]
 800b836:	4904      	ldr	r1, [pc, #16]	; (800b848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b838:	4804      	ldr	r0, [pc, #16]	; (800b84c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b83a:	f7ff fd8c 	bl	800b356 <USBD_GetString>
  return USBD_StrDesc;
 800b83e:	4b02      	ldr	r3, [pc, #8]	; (800b848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b840:	4618      	mov	r0, r3
 800b842:	3708      	adds	r7, #8
 800b844:	46bd      	mov	sp, r7
 800b846:	bd80      	pop	{r7, pc}
 800b848:	20001b94 	.word	0x20001b94
 800b84c:	0800c2d4 	.word	0x0800c2d4

0800b850 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b850:	b580      	push	{r7, lr}
 800b852:	b082      	sub	sp, #8
 800b854:	af00      	add	r7, sp, #0
 800b856:	4603      	mov	r3, r0
 800b858:	6039      	str	r1, [r7, #0]
 800b85a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b85c:	683b      	ldr	r3, [r7, #0]
 800b85e:	221a      	movs	r2, #26
 800b860:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b862:	f000 f855 	bl	800b910 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800b866:	4b02      	ldr	r3, [pc, #8]	; (800b870 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800b868:	4618      	mov	r0, r3
 800b86a:	3708      	adds	r7, #8
 800b86c:	46bd      	mov	sp, r7
 800b86e:	bd80      	pop	{r7, pc}
 800b870:	20000174 	.word	0x20000174

0800b874 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b874:	b580      	push	{r7, lr}
 800b876:	b082      	sub	sp, #8
 800b878:	af00      	add	r7, sp, #0
 800b87a:	4603      	mov	r3, r0
 800b87c:	6039      	str	r1, [r7, #0]
 800b87e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b880:	79fb      	ldrb	r3, [r7, #7]
 800b882:	2b00      	cmp	r3, #0
 800b884:	d105      	bne.n	800b892 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b886:	683a      	ldr	r2, [r7, #0]
 800b888:	4907      	ldr	r1, [pc, #28]	; (800b8a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b88a:	4808      	ldr	r0, [pc, #32]	; (800b8ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800b88c:	f7ff fd63 	bl	800b356 <USBD_GetString>
 800b890:	e004      	b.n	800b89c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b892:	683a      	ldr	r2, [r7, #0]
 800b894:	4904      	ldr	r1, [pc, #16]	; (800b8a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b896:	4805      	ldr	r0, [pc, #20]	; (800b8ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800b898:	f7ff fd5d 	bl	800b356 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b89c:	4b02      	ldr	r3, [pc, #8]	; (800b8a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b89e:	4618      	mov	r0, r3
 800b8a0:	3708      	adds	r7, #8
 800b8a2:	46bd      	mov	sp, r7
 800b8a4:	bd80      	pop	{r7, pc}
 800b8a6:	bf00      	nop
 800b8a8:	20001b94 	.word	0x20001b94
 800b8ac:	0800c2e8 	.word	0x0800c2e8

0800b8b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8b0:	b580      	push	{r7, lr}
 800b8b2:	b082      	sub	sp, #8
 800b8b4:	af00      	add	r7, sp, #0
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	6039      	str	r1, [r7, #0]
 800b8ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b8bc:	79fb      	ldrb	r3, [r7, #7]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d105      	bne.n	800b8ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b8c2:	683a      	ldr	r2, [r7, #0]
 800b8c4:	4907      	ldr	r1, [pc, #28]	; (800b8e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b8c6:	4808      	ldr	r0, [pc, #32]	; (800b8e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b8c8:	f7ff fd45 	bl	800b356 <USBD_GetString>
 800b8cc:	e004      	b.n	800b8d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b8ce:	683a      	ldr	r2, [r7, #0]
 800b8d0:	4904      	ldr	r1, [pc, #16]	; (800b8e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b8d2:	4805      	ldr	r0, [pc, #20]	; (800b8e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b8d4:	f7ff fd3f 	bl	800b356 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b8d8:	4b02      	ldr	r3, [pc, #8]	; (800b8e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b8da:	4618      	mov	r0, r3
 800b8dc:	3708      	adds	r7, #8
 800b8de:	46bd      	mov	sp, r7
 800b8e0:	bd80      	pop	{r7, pc}
 800b8e2:	bf00      	nop
 800b8e4:	20001b94 	.word	0x20001b94
 800b8e8:	0800c2f4 	.word	0x0800c2f4

0800b8ec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b8ec:	b480      	push	{r7}
 800b8ee:	b083      	sub	sp, #12
 800b8f0:	af00      	add	r7, sp, #0
 800b8f2:	4603      	mov	r3, r0
 800b8f4:	6039      	str	r1, [r7, #0]
 800b8f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800b8f8:	683b      	ldr	r3, [r7, #0]
 800b8fa:	220c      	movs	r2, #12
 800b8fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800b8fe:	4b03      	ldr	r3, [pc, #12]	; (800b90c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800b900:	4618      	mov	r0, r3
 800b902:	370c      	adds	r7, #12
 800b904:	46bd      	mov	sp, r7
 800b906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b90a:	4770      	bx	lr
 800b90c:	20000164 	.word	0x20000164

0800b910 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b910:	b580      	push	{r7, lr}
 800b912:	b084      	sub	sp, #16
 800b914:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b916:	4b0f      	ldr	r3, [pc, #60]	; (800b954 <Get_SerialNum+0x44>)
 800b918:	681b      	ldr	r3, [r3, #0]
 800b91a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b91c:	4b0e      	ldr	r3, [pc, #56]	; (800b958 <Get_SerialNum+0x48>)
 800b91e:	681b      	ldr	r3, [r3, #0]
 800b920:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b922:	4b0e      	ldr	r3, [pc, #56]	; (800b95c <Get_SerialNum+0x4c>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b928:	68fa      	ldr	r2, [r7, #12]
 800b92a:	687b      	ldr	r3, [r7, #4]
 800b92c:	4413      	add	r3, r2
 800b92e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b930:	68fb      	ldr	r3, [r7, #12]
 800b932:	2b00      	cmp	r3, #0
 800b934:	d009      	beq.n	800b94a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b936:	2208      	movs	r2, #8
 800b938:	4909      	ldr	r1, [pc, #36]	; (800b960 <Get_SerialNum+0x50>)
 800b93a:	68f8      	ldr	r0, [r7, #12]
 800b93c:	f000 f814 	bl	800b968 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b940:	2204      	movs	r2, #4
 800b942:	4908      	ldr	r1, [pc, #32]	; (800b964 <Get_SerialNum+0x54>)
 800b944:	68b8      	ldr	r0, [r7, #8]
 800b946:	f000 f80f 	bl	800b968 <IntToUnicode>
  }
}
 800b94a:	bf00      	nop
 800b94c:	3710      	adds	r7, #16
 800b94e:	46bd      	mov	sp, r7
 800b950:	bd80      	pop	{r7, pc}
 800b952:	bf00      	nop
 800b954:	1fff7590 	.word	0x1fff7590
 800b958:	1fff7594 	.word	0x1fff7594
 800b95c:	1fff7598 	.word	0x1fff7598
 800b960:	20000176 	.word	0x20000176
 800b964:	20000186 	.word	0x20000186

0800b968 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b968:	b480      	push	{r7}
 800b96a:	b087      	sub	sp, #28
 800b96c:	af00      	add	r7, sp, #0
 800b96e:	60f8      	str	r0, [r7, #12]
 800b970:	60b9      	str	r1, [r7, #8]
 800b972:	4613      	mov	r3, r2
 800b974:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b976:	2300      	movs	r3, #0
 800b978:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b97a:	2300      	movs	r3, #0
 800b97c:	75fb      	strb	r3, [r7, #23]
 800b97e:	e027      	b.n	800b9d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b980:	68fb      	ldr	r3, [r7, #12]
 800b982:	0f1b      	lsrs	r3, r3, #28
 800b984:	2b09      	cmp	r3, #9
 800b986:	d80b      	bhi.n	800b9a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b988:	68fb      	ldr	r3, [r7, #12]
 800b98a:	0f1b      	lsrs	r3, r3, #28
 800b98c:	b2da      	uxtb	r2, r3
 800b98e:	7dfb      	ldrb	r3, [r7, #23]
 800b990:	005b      	lsls	r3, r3, #1
 800b992:	4619      	mov	r1, r3
 800b994:	68bb      	ldr	r3, [r7, #8]
 800b996:	440b      	add	r3, r1
 800b998:	3230      	adds	r2, #48	; 0x30
 800b99a:	b2d2      	uxtb	r2, r2
 800b99c:	701a      	strb	r2, [r3, #0]
 800b99e:	e00a      	b.n	800b9b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	0f1b      	lsrs	r3, r3, #28
 800b9a4:	b2da      	uxtb	r2, r3
 800b9a6:	7dfb      	ldrb	r3, [r7, #23]
 800b9a8:	005b      	lsls	r3, r3, #1
 800b9aa:	4619      	mov	r1, r3
 800b9ac:	68bb      	ldr	r3, [r7, #8]
 800b9ae:	440b      	add	r3, r1
 800b9b0:	3237      	adds	r2, #55	; 0x37
 800b9b2:	b2d2      	uxtb	r2, r2
 800b9b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b9b6:	68fb      	ldr	r3, [r7, #12]
 800b9b8:	011b      	lsls	r3, r3, #4
 800b9ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b9bc:	7dfb      	ldrb	r3, [r7, #23]
 800b9be:	005b      	lsls	r3, r3, #1
 800b9c0:	3301      	adds	r3, #1
 800b9c2:	68ba      	ldr	r2, [r7, #8]
 800b9c4:	4413      	add	r3, r2
 800b9c6:	2200      	movs	r2, #0
 800b9c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b9ca:	7dfb      	ldrb	r3, [r7, #23]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	75fb      	strb	r3, [r7, #23]
 800b9d0:	7dfa      	ldrb	r2, [r7, #23]
 800b9d2:	79fb      	ldrb	r3, [r7, #7]
 800b9d4:	429a      	cmp	r2, r3
 800b9d6:	d3d3      	bcc.n	800b980 <IntToUnicode+0x18>
  }
}
 800b9d8:	bf00      	nop
 800b9da:	bf00      	nop
 800b9dc:	371c      	adds	r7, #28
 800b9de:	46bd      	mov	sp, r7
 800b9e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9e4:	4770      	bx	lr
	...

0800b9e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800b9e8:	b580      	push	{r7, lr}
 800b9ea:	b0b2      	sub	sp, #200	; 0xc8
 800b9ec:	af00      	add	r7, sp, #0
 800b9ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800b9f0:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800b9f4:	2200      	movs	r2, #0
 800b9f6:	601a      	str	r2, [r3, #0]
 800b9f8:	605a      	str	r2, [r3, #4]
 800b9fa:	609a      	str	r2, [r3, #8]
 800b9fc:	60da      	str	r2, [r3, #12]
 800b9fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ba00:	f107 0318 	add.w	r3, r7, #24
 800ba04:	229c      	movs	r2, #156	; 0x9c
 800ba06:	2100      	movs	r1, #0
 800ba08:	4618      	mov	r0, r3
 800ba0a:	f000 fc43 	bl	800c294 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 800ba0e:	687b      	ldr	r3, [r7, #4]
 800ba10:	681b      	ldr	r3, [r3, #0]
 800ba12:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ba16:	d163      	bne.n	800bae0 <HAL_PCD_MspInit+0xf8>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ba18:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800ba1c:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 800ba1e:	2300      	movs	r3, #0
 800ba20:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ba24:	f107 0318 	add.w	r3, r7, #24
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f7f9 fdeb 	bl	8005604 <HAL_RCCEx_PeriphCLKConfig>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	2b00      	cmp	r3, #0
 800ba32:	d001      	beq.n	800ba38 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 800ba34:	f7f5 f956 	bl	8000ce4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ba38:	4b2b      	ldr	r3, [pc, #172]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba3a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba3c:	4a2a      	ldr	r2, [pc, #168]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba3e:	f043 0301 	orr.w	r3, r3, #1
 800ba42:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba44:	4b28      	ldr	r3, [pc, #160]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba48:	f003 0301 	and.w	r3, r3, #1
 800ba4c:	617b      	str	r3, [r7, #20]
 800ba4e:	697b      	ldr	r3, [r7, #20]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = USB_OTG_DP_Pin|USB_OTG_DM_Pin;
 800ba50:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ba54:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ba58:	2302      	movs	r3, #2
 800ba5a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ba5e:	2300      	movs	r3, #0
 800ba60:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ba64:	2303      	movs	r3, #3
 800ba66:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ba6a:	230a      	movs	r3, #10
 800ba6c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ba70:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800ba74:	4619      	mov	r1, r3
 800ba76:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ba7a:	f7f7 f999 	bl	8002db0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ba7e:	4b1a      	ldr	r3, [pc, #104]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba82:	4a19      	ldr	r2, [pc, #100]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba84:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ba88:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ba8a:	4b17      	ldr	r3, [pc, #92]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ba8e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ba92:	613b      	str	r3, [r7, #16]
 800ba94:	693b      	ldr	r3, [r7, #16]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ba96:	4b14      	ldr	r3, [pc, #80]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800ba98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ba9a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ba9e:	2b00      	cmp	r3, #0
 800baa0:	d114      	bne.n	800bacc <HAL_PCD_MspInit+0xe4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800baa2:	4b11      	ldr	r3, [pc, #68]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800baa4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800baa6:	4a10      	ldr	r2, [pc, #64]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800baa8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800baac:	6593      	str	r3, [r2, #88]	; 0x58
 800baae:	4b0e      	ldr	r3, [pc, #56]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800bab0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bab2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800bab6:	60fb      	str	r3, [r7, #12]
 800bab8:	68fb      	ldr	r3, [r7, #12]
      HAL_PWREx_EnableVddUSB();
 800baba:	f7f8 fedd 	bl	8004878 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800babe:	4b0a      	ldr	r3, [pc, #40]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800bac0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800bac2:	4a09      	ldr	r2, [pc, #36]	; (800bae8 <HAL_PCD_MspInit+0x100>)
 800bac4:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800bac8:	6593      	str	r3, [r2, #88]	; 0x58
 800baca:	e001      	b.n	800bad0 <HAL_PCD_MspInit+0xe8>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800bacc:	f7f8 fed4 	bl	8004878 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bad0:	2200      	movs	r2, #0
 800bad2:	2100      	movs	r1, #0
 800bad4:	2043      	movs	r0, #67	; 0x43
 800bad6:	f7f6 fd4e 	bl	8002576 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bada:	2043      	movs	r0, #67	; 0x43
 800badc:	f7f6 fd67 	bl	80025ae <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bae0:	bf00      	nop
 800bae2:	37c8      	adds	r7, #200	; 0xc8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	40021000 	.word	0x40021000

0800baec <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800baec:	b580      	push	{r7, lr}
 800baee:	b082      	sub	sp, #8
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800baf4:	687b      	ldr	r3, [r7, #4]
 800baf6:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800bafa:	687b      	ldr	r3, [r7, #4]
 800bafc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800bb00:	4619      	mov	r1, r3
 800bb02:	4610      	mov	r0, r2
 800bb04:	f7fe fc16 	bl	800a334 <USBD_LL_SetupStage>
}
 800bb08:	bf00      	nop
 800bb0a:	3708      	adds	r7, #8
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b082      	sub	sp, #8
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
 800bb18:	460b      	mov	r3, r1
 800bb1a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bb22:	78fa      	ldrb	r2, [r7, #3]
 800bb24:	6879      	ldr	r1, [r7, #4]
 800bb26:	4613      	mov	r3, r2
 800bb28:	00db      	lsls	r3, r3, #3
 800bb2a:	4413      	add	r3, r2
 800bb2c:	009b      	lsls	r3, r3, #2
 800bb2e:	440b      	add	r3, r1
 800bb30:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800bb34:	681a      	ldr	r2, [r3, #0]
 800bb36:	78fb      	ldrb	r3, [r7, #3]
 800bb38:	4619      	mov	r1, r3
 800bb3a:	f7fe fc50 	bl	800a3de <USBD_LL_DataOutStage>
}
 800bb3e:	bf00      	nop
 800bb40:	3708      	adds	r7, #8
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}

0800bb46 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb46:	b580      	push	{r7, lr}
 800bb48:	b082      	sub	sp, #8
 800bb4a:	af00      	add	r7, sp, #0
 800bb4c:	6078      	str	r0, [r7, #4]
 800bb4e:	460b      	mov	r3, r1
 800bb50:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bb52:	687b      	ldr	r3, [r7, #4]
 800bb54:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bb58:	78fa      	ldrb	r2, [r7, #3]
 800bb5a:	6879      	ldr	r1, [r7, #4]
 800bb5c:	4613      	mov	r3, r2
 800bb5e:	00db      	lsls	r3, r3, #3
 800bb60:	4413      	add	r3, r2
 800bb62:	009b      	lsls	r3, r3, #2
 800bb64:	440b      	add	r3, r1
 800bb66:	334c      	adds	r3, #76	; 0x4c
 800bb68:	681a      	ldr	r2, [r3, #0]
 800bb6a:	78fb      	ldrb	r3, [r7, #3]
 800bb6c:	4619      	mov	r1, r3
 800bb6e:	f7fe fc99 	bl	800a4a4 <USBD_LL_DataInStage>
}
 800bb72:	bf00      	nop
 800bb74:	3708      	adds	r7, #8
 800bb76:	46bd      	mov	sp, r7
 800bb78:	bd80      	pop	{r7, pc}

0800bb7a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb7a:	b580      	push	{r7, lr}
 800bb7c:	b082      	sub	sp, #8
 800bb7e:	af00      	add	r7, sp, #0
 800bb80:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bb82:	687b      	ldr	r3, [r7, #4]
 800bb84:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bb88:	4618      	mov	r0, r3
 800bb8a:	f7fe fdad 	bl	800a6e8 <USBD_LL_SOF>
}
 800bb8e:	bf00      	nop
 800bb90:	3708      	adds	r7, #8
 800bb92:	46bd      	mov	sp, r7
 800bb94:	bd80      	pop	{r7, pc}

0800bb96 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bb96:	b580      	push	{r7, lr}
 800bb98:	b084      	sub	sp, #16
 800bb9a:	af00      	add	r7, sp, #0
 800bb9c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bb9e:	2301      	movs	r3, #1
 800bba0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800bba2:	687b      	ldr	r3, [r7, #4]
 800bba4:	68db      	ldr	r3, [r3, #12]
 800bba6:	2b02      	cmp	r3, #2
 800bba8:	d001      	beq.n	800bbae <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800bbaa:	f7f5 f89b 	bl	8000ce4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bbae:	687b      	ldr	r3, [r7, #4]
 800bbb0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bbb4:	7bfa      	ldrb	r2, [r7, #15]
 800bbb6:	4611      	mov	r1, r2
 800bbb8:	4618      	mov	r0, r3
 800bbba:	f7fe fd57 	bl	800a66c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800bbbe:	687b      	ldr	r3, [r7, #4]
 800bbc0:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bbc4:	4618      	mov	r0, r3
 800bbc6:	f7fe fd03 	bl	800a5d0 <USBD_LL_Reset>
}
 800bbca:	bf00      	nop
 800bbcc:	3710      	adds	r7, #16
 800bbce:	46bd      	mov	sp, r7
 800bbd0:	bd80      	pop	{r7, pc}
	...

0800bbd4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b082      	sub	sp, #8
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bbe4:	681b      	ldr	r3, [r3, #0]
 800bbe6:	687a      	ldr	r2, [r7, #4]
 800bbe8:	6812      	ldr	r2, [r2, #0]
 800bbea:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bbee:	f043 0301 	orr.w	r3, r3, #1
 800bbf2:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bbfa:	4618      	mov	r0, r3
 800bbfc:	f7fe fd46 	bl	800a68c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	6a1b      	ldr	r3, [r3, #32]
 800bc04:	2b00      	cmp	r3, #0
 800bc06:	d005      	beq.n	800bc14 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc08:	4b04      	ldr	r3, [pc, #16]	; (800bc1c <HAL_PCD_SuspendCallback+0x48>)
 800bc0a:	691b      	ldr	r3, [r3, #16]
 800bc0c:	4a03      	ldr	r2, [pc, #12]	; (800bc1c <HAL_PCD_SuspendCallback+0x48>)
 800bc0e:	f043 0306 	orr.w	r3, r3, #6
 800bc12:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800bc14:	bf00      	nop
 800bc16:	3708      	adds	r7, #8
 800bc18:	46bd      	mov	sp, r7
 800bc1a:	bd80      	pop	{r7, pc}
 800bc1c:	e000ed00 	.word	0xe000ed00

0800bc20 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc20:	b580      	push	{r7, lr}
 800bc22:	b082      	sub	sp, #8
 800bc24:	af00      	add	r7, sp, #0
 800bc26:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800bc28:	687b      	ldr	r3, [r7, #4]
 800bc2a:	681b      	ldr	r3, [r3, #0]
 800bc2c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800bc30:	681b      	ldr	r3, [r3, #0]
 800bc32:	687a      	ldr	r2, [r7, #4]
 800bc34:	6812      	ldr	r2, [r2, #0]
 800bc36:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800bc3a:	f023 0301 	bic.w	r3, r3, #1
 800bc3e:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800bc40:	687b      	ldr	r3, [r7, #4]
 800bc42:	6a1b      	ldr	r3, [r3, #32]
 800bc44:	2b00      	cmp	r3, #0
 800bc46:	d007      	beq.n	800bc58 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bc48:	4b08      	ldr	r3, [pc, #32]	; (800bc6c <HAL_PCD_ResumeCallback+0x4c>)
 800bc4a:	691b      	ldr	r3, [r3, #16]
 800bc4c:	4a07      	ldr	r2, [pc, #28]	; (800bc6c <HAL_PCD_ResumeCallback+0x4c>)
 800bc4e:	f023 0306 	bic.w	r3, r3, #6
 800bc52:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800bc54:	f000 faf4 	bl	800c240 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800bc58:	687b      	ldr	r3, [r7, #4]
 800bc5a:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bc5e:	4618      	mov	r0, r3
 800bc60:	f7fe fd2a 	bl	800a6b8 <USBD_LL_Resume>
}
 800bc64:	bf00      	nop
 800bc66:	3708      	adds	r7, #8
 800bc68:	46bd      	mov	sp, r7
 800bc6a:	bd80      	pop	{r7, pc}
 800bc6c:	e000ed00 	.word	0xe000ed00

0800bc70 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc70:	b580      	push	{r7, lr}
 800bc72:	b082      	sub	sp, #8
 800bc74:	af00      	add	r7, sp, #0
 800bc76:	6078      	str	r0, [r7, #4]
 800bc78:	460b      	mov	r3, r1
 800bc7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bc82:	78fa      	ldrb	r2, [r7, #3]
 800bc84:	4611      	mov	r1, r2
 800bc86:	4618      	mov	r0, r3
 800bc88:	f7fe fd76 	bl	800a778 <USBD_LL_IsoOUTIncomplete>
}
 800bc8c:	bf00      	nop
 800bc8e:	3708      	adds	r7, #8
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}

0800bc94 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bc94:	b580      	push	{r7, lr}
 800bc96:	b082      	sub	sp, #8
 800bc98:	af00      	add	r7, sp, #0
 800bc9a:	6078      	str	r0, [r7, #4]
 800bc9c:	460b      	mov	r3, r1
 800bc9e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bca6:	78fa      	ldrb	r2, [r7, #3]
 800bca8:	4611      	mov	r1, r2
 800bcaa:	4618      	mov	r0, r3
 800bcac:	f7fe fd3e 	bl	800a72c <USBD_LL_IsoINIncomplete>
}
 800bcb0:	bf00      	nop
 800bcb2:	3708      	adds	r7, #8
 800bcb4:	46bd      	mov	sp, r7
 800bcb6:	bd80      	pop	{r7, pc}

0800bcb8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcb8:	b580      	push	{r7, lr}
 800bcba:	b082      	sub	sp, #8
 800bcbc:	af00      	add	r7, sp, #0
 800bcbe:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bcc6:	4618      	mov	r0, r3
 800bcc8:	f7fe fd7c 	bl	800a7c4 <USBD_LL_DevConnected>
}
 800bccc:	bf00      	nop
 800bcce:	3708      	adds	r7, #8
 800bcd0:	46bd      	mov	sp, r7
 800bcd2:	bd80      	pop	{r7, pc}

0800bcd4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bcd4:	b580      	push	{r7, lr}
 800bcd6:	b082      	sub	sp, #8
 800bcd8:	af00      	add	r7, sp, #0
 800bcda:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800bcdc:	687b      	ldr	r3, [r7, #4]
 800bcde:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bce2:	4618      	mov	r0, r3
 800bce4:	f7fe fd79 	bl	800a7da <USBD_LL_DevDisconnected>
}
 800bce8:	bf00      	nop
 800bcea:	3708      	adds	r7, #8
 800bcec:	46bd      	mov	sp, r7
 800bcee:	bd80      	pop	{r7, pc}

0800bcf0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bcf0:	b580      	push	{r7, lr}
 800bcf2:	b082      	sub	sp, #8
 800bcf4:	af00      	add	r7, sp, #0
 800bcf6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	781b      	ldrb	r3, [r3, #0]
 800bcfc:	2b00      	cmp	r3, #0
 800bcfe:	d139      	bne.n	800bd74 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bd00:	4a1f      	ldr	r2, [pc, #124]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	4a1d      	ldr	r2, [pc, #116]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd0c:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bd10:	4b1b      	ldr	r3, [pc, #108]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd12:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bd16:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800bd18:	4b19      	ldr	r3, [pc, #100]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd1a:	2206      	movs	r2, #6
 800bd1c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bd1e:	4b18      	ldr	r3, [pc, #96]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd20:	2202      	movs	r2, #2
 800bd22:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800bd24:	4b16      	ldr	r3, [pc, #88]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd26:	2200      	movs	r2, #0
 800bd28:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bd2a:	4b15      	ldr	r3, [pc, #84]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bd30:	4b13      	ldr	r3, [pc, #76]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd32:	2200      	movs	r2, #0
 800bd34:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = ENABLE;
 800bd36:	4b12      	ldr	r3, [pc, #72]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd38:	2201      	movs	r2, #1
 800bd3a:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bd3c:	4b10      	ldr	r3, [pc, #64]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd3e:	2200      	movs	r2, #0
 800bd40:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bd42:	4b0f      	ldr	r3, [pc, #60]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd44:	2200      	movs	r2, #0
 800bd46:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bd48:	480d      	ldr	r0, [pc, #52]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd4a:	f7f7 fb01 	bl	8003350 <HAL_PCD_Init>
 800bd4e:	4603      	mov	r3, r0
 800bd50:	2b00      	cmp	r3, #0
 800bd52:	d001      	beq.n	800bd58 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800bd54:	f7f4 ffc6 	bl	8000ce4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bd58:	2180      	movs	r1, #128	; 0x80
 800bd5a:	4809      	ldr	r0, [pc, #36]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd5c:	f7f8 fc83 	bl	8004666 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bd60:	2240      	movs	r2, #64	; 0x40
 800bd62:	2100      	movs	r1, #0
 800bd64:	4806      	ldr	r0, [pc, #24]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd66:	f7f8 fc37 	bl	80045d8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bd6a:	2280      	movs	r2, #128	; 0x80
 800bd6c:	2101      	movs	r1, #1
 800bd6e:	4804      	ldr	r0, [pc, #16]	; (800bd80 <USBD_LL_Init+0x90>)
 800bd70:	f7f8 fc32 	bl	80045d8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bd74:	2300      	movs	r3, #0
}
 800bd76:	4618      	mov	r0, r3
 800bd78:	3708      	adds	r7, #8
 800bd7a:	46bd      	mov	sp, r7
 800bd7c:	bd80      	pop	{r7, pc}
 800bd7e:	bf00      	nop
 800bd80:	20001d94 	.word	0x20001d94

0800bd84 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bd84:	b580      	push	{r7, lr}
 800bd86:	b084      	sub	sp, #16
 800bd88:	af00      	add	r7, sp, #0
 800bd8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bd8c:	2300      	movs	r3, #0
 800bd8e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bd90:	2300      	movs	r3, #0
 800bd92:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bd94:	687b      	ldr	r3, [r7, #4]
 800bd96:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bd9a:	4618      	mov	r0, r3
 800bd9c:	f7f7 fbfc 	bl	8003598 <HAL_PCD_Start>
 800bda0:	4603      	mov	r3, r0
 800bda2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bda4:	7bbb      	ldrb	r3, [r7, #14]
 800bda6:	2b03      	cmp	r3, #3
 800bda8:	d816      	bhi.n	800bdd8 <USBD_LL_Start+0x54>
 800bdaa:	a201      	add	r2, pc, #4	; (adr r2, 800bdb0 <USBD_LL_Start+0x2c>)
 800bdac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bdb0:	0800bdc1 	.word	0x0800bdc1
 800bdb4:	0800bdc7 	.word	0x0800bdc7
 800bdb8:	0800bdcd 	.word	0x0800bdcd
 800bdbc:	0800bdd3 	.word	0x0800bdd3
    case HAL_OK :
      usb_status = USBD_OK;
 800bdc0:	2300      	movs	r3, #0
 800bdc2:	73fb      	strb	r3, [r7, #15]
    break;
 800bdc4:	e00b      	b.n	800bdde <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bdc6:	2303      	movs	r3, #3
 800bdc8:	73fb      	strb	r3, [r7, #15]
    break;
 800bdca:	e008      	b.n	800bdde <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bdcc:	2301      	movs	r3, #1
 800bdce:	73fb      	strb	r3, [r7, #15]
    break;
 800bdd0:	e005      	b.n	800bdde <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bdd2:	2303      	movs	r3, #3
 800bdd4:	73fb      	strb	r3, [r7, #15]
    break;
 800bdd6:	e002      	b.n	800bdde <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800bdd8:	2303      	movs	r3, #3
 800bdda:	73fb      	strb	r3, [r7, #15]
    break;
 800bddc:	bf00      	nop
  }
  return usb_status;
 800bdde:	7bfb      	ldrb	r3, [r7, #15]
}
 800bde0:	4618      	mov	r0, r3
 800bde2:	3710      	adds	r7, #16
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}

0800bde8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bde8:	b580      	push	{r7, lr}
 800bdea:	b084      	sub	sp, #16
 800bdec:	af00      	add	r7, sp, #0
 800bdee:	6078      	str	r0, [r7, #4]
 800bdf0:	4608      	mov	r0, r1
 800bdf2:	4611      	mov	r1, r2
 800bdf4:	461a      	mov	r2, r3
 800bdf6:	4603      	mov	r3, r0
 800bdf8:	70fb      	strb	r3, [r7, #3]
 800bdfa:	460b      	mov	r3, r1
 800bdfc:	70bb      	strb	r3, [r7, #2]
 800bdfe:	4613      	mov	r3, r2
 800be00:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be02:	2300      	movs	r3, #0
 800be04:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be06:	2300      	movs	r3, #0
 800be08:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800be10:	78bb      	ldrb	r3, [r7, #2]
 800be12:	883a      	ldrh	r2, [r7, #0]
 800be14:	78f9      	ldrb	r1, [r7, #3]
 800be16:	f7f8 f8a6 	bl	8003f66 <HAL_PCD_EP_Open>
 800be1a:	4603      	mov	r3, r0
 800be1c:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800be1e:	7bbb      	ldrb	r3, [r7, #14]
 800be20:	2b03      	cmp	r3, #3
 800be22:	d817      	bhi.n	800be54 <USBD_LL_OpenEP+0x6c>
 800be24:	a201      	add	r2, pc, #4	; (adr r2, 800be2c <USBD_LL_OpenEP+0x44>)
 800be26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be2a:	bf00      	nop
 800be2c:	0800be3d 	.word	0x0800be3d
 800be30:	0800be43 	.word	0x0800be43
 800be34:	0800be49 	.word	0x0800be49
 800be38:	0800be4f 	.word	0x0800be4f
    case HAL_OK :
      usb_status = USBD_OK;
 800be3c:	2300      	movs	r3, #0
 800be3e:	73fb      	strb	r3, [r7, #15]
    break;
 800be40:	e00b      	b.n	800be5a <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800be42:	2303      	movs	r3, #3
 800be44:	73fb      	strb	r3, [r7, #15]
    break;
 800be46:	e008      	b.n	800be5a <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800be48:	2301      	movs	r3, #1
 800be4a:	73fb      	strb	r3, [r7, #15]
    break;
 800be4c:	e005      	b.n	800be5a <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800be4e:	2303      	movs	r3, #3
 800be50:	73fb      	strb	r3, [r7, #15]
    break;
 800be52:	e002      	b.n	800be5a <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800be54:	2303      	movs	r3, #3
 800be56:	73fb      	strb	r3, [r7, #15]
    break;
 800be58:	bf00      	nop
  }
  return usb_status;
 800be5a:	7bfb      	ldrb	r3, [r7, #15]
}
 800be5c:	4618      	mov	r0, r3
 800be5e:	3710      	adds	r7, #16
 800be60:	46bd      	mov	sp, r7
 800be62:	bd80      	pop	{r7, pc}

0800be64 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b084      	sub	sp, #16
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
 800be6c:	460b      	mov	r3, r1
 800be6e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800be70:	2300      	movs	r3, #0
 800be72:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800be74:	2300      	movs	r3, #0
 800be76:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800be7e:	78fa      	ldrb	r2, [r7, #3]
 800be80:	4611      	mov	r1, r2
 800be82:	4618      	mov	r0, r3
 800be84:	f7f8 f8d7 	bl	8004036 <HAL_PCD_EP_Close>
 800be88:	4603      	mov	r3, r0
 800be8a:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800be8c:	7bbb      	ldrb	r3, [r7, #14]
 800be8e:	2b03      	cmp	r3, #3
 800be90:	d816      	bhi.n	800bec0 <USBD_LL_CloseEP+0x5c>
 800be92:	a201      	add	r2, pc, #4	; (adr r2, 800be98 <USBD_LL_CloseEP+0x34>)
 800be94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800be98:	0800bea9 	.word	0x0800bea9
 800be9c:	0800beaf 	.word	0x0800beaf
 800bea0:	0800beb5 	.word	0x0800beb5
 800bea4:	0800bebb 	.word	0x0800bebb
    case HAL_OK :
      usb_status = USBD_OK;
 800bea8:	2300      	movs	r3, #0
 800beaa:	73fb      	strb	r3, [r7, #15]
    break;
 800beac:	e00b      	b.n	800bec6 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800beae:	2303      	movs	r3, #3
 800beb0:	73fb      	strb	r3, [r7, #15]
    break;
 800beb2:	e008      	b.n	800bec6 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800beb4:	2301      	movs	r3, #1
 800beb6:	73fb      	strb	r3, [r7, #15]
    break;
 800beb8:	e005      	b.n	800bec6 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800beba:	2303      	movs	r3, #3
 800bebc:	73fb      	strb	r3, [r7, #15]
    break;
 800bebe:	e002      	b.n	800bec6 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bec0:	2303      	movs	r3, #3
 800bec2:	73fb      	strb	r3, [r7, #15]
    break;
 800bec4:	bf00      	nop
  }
  return usb_status;
 800bec6:	7bfb      	ldrb	r3, [r7, #15]
}
 800bec8:	4618      	mov	r0, r3
 800beca:	3710      	adds	r7, #16
 800becc:	46bd      	mov	sp, r7
 800bece:	bd80      	pop	{r7, pc}

0800bed0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bed0:	b580      	push	{r7, lr}
 800bed2:	b084      	sub	sp, #16
 800bed4:	af00      	add	r7, sp, #0
 800bed6:	6078      	str	r0, [r7, #4]
 800bed8:	460b      	mov	r3, r1
 800beda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bedc:	2300      	movs	r3, #0
 800bede:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bee0:	2300      	movs	r3, #0
 800bee2:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800beea:	78fa      	ldrb	r2, [r7, #3]
 800beec:	4611      	mov	r1, r2
 800beee:	4618      	mov	r0, r3
 800bef0:	f7f8 f97e 	bl	80041f0 <HAL_PCD_EP_SetStall>
 800bef4:	4603      	mov	r3, r0
 800bef6:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bef8:	7bbb      	ldrb	r3, [r7, #14]
 800befa:	2b03      	cmp	r3, #3
 800befc:	d816      	bhi.n	800bf2c <USBD_LL_StallEP+0x5c>
 800befe:	a201      	add	r2, pc, #4	; (adr r2, 800bf04 <USBD_LL_StallEP+0x34>)
 800bf00:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf04:	0800bf15 	.word	0x0800bf15
 800bf08:	0800bf1b 	.word	0x0800bf1b
 800bf0c:	0800bf21 	.word	0x0800bf21
 800bf10:	0800bf27 	.word	0x0800bf27
    case HAL_OK :
      usb_status = USBD_OK;
 800bf14:	2300      	movs	r3, #0
 800bf16:	73fb      	strb	r3, [r7, #15]
    break;
 800bf18:	e00b      	b.n	800bf32 <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf1a:	2303      	movs	r3, #3
 800bf1c:	73fb      	strb	r3, [r7, #15]
    break;
 800bf1e:	e008      	b.n	800bf32 <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf20:	2301      	movs	r3, #1
 800bf22:	73fb      	strb	r3, [r7, #15]
    break;
 800bf24:	e005      	b.n	800bf32 <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf26:	2303      	movs	r3, #3
 800bf28:	73fb      	strb	r3, [r7, #15]
    break;
 800bf2a:	e002      	b.n	800bf32 <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bf2c:	2303      	movs	r3, #3
 800bf2e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf30:	bf00      	nop
  }
  return usb_status;
 800bf32:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf34:	4618      	mov	r0, r3
 800bf36:	3710      	adds	r7, #16
 800bf38:	46bd      	mov	sp, r7
 800bf3a:	bd80      	pop	{r7, pc}

0800bf3c <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bf3c:	b580      	push	{r7, lr}
 800bf3e:	b084      	sub	sp, #16
 800bf40:	af00      	add	r7, sp, #0
 800bf42:	6078      	str	r0, [r7, #4]
 800bf44:	460b      	mov	r3, r1
 800bf46:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bf48:	2300      	movs	r3, #0
 800bf4a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bf4c:	2300      	movs	r3, #0
 800bf4e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bf56:	78fa      	ldrb	r2, [r7, #3]
 800bf58:	4611      	mov	r1, r2
 800bf5a:	4618      	mov	r0, r3
 800bf5c:	f7f8 f9aa 	bl	80042b4 <HAL_PCD_EP_ClrStall>
 800bf60:	4603      	mov	r3, r0
 800bf62:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800bf64:	7bbb      	ldrb	r3, [r7, #14]
 800bf66:	2b03      	cmp	r3, #3
 800bf68:	d816      	bhi.n	800bf98 <USBD_LL_ClearStallEP+0x5c>
 800bf6a:	a201      	add	r2, pc, #4	; (adr r2, 800bf70 <USBD_LL_ClearStallEP+0x34>)
 800bf6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bf70:	0800bf81 	.word	0x0800bf81
 800bf74:	0800bf87 	.word	0x0800bf87
 800bf78:	0800bf8d 	.word	0x0800bf8d
 800bf7c:	0800bf93 	.word	0x0800bf93
    case HAL_OK :
      usb_status = USBD_OK;
 800bf80:	2300      	movs	r3, #0
 800bf82:	73fb      	strb	r3, [r7, #15]
    break;
 800bf84:	e00b      	b.n	800bf9e <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bf86:	2303      	movs	r3, #3
 800bf88:	73fb      	strb	r3, [r7, #15]
    break;
 800bf8a:	e008      	b.n	800bf9e <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bf8c:	2301      	movs	r3, #1
 800bf8e:	73fb      	strb	r3, [r7, #15]
    break;
 800bf90:	e005      	b.n	800bf9e <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bf92:	2303      	movs	r3, #3
 800bf94:	73fb      	strb	r3, [r7, #15]
    break;
 800bf96:	e002      	b.n	800bf9e <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800bf98:	2303      	movs	r3, #3
 800bf9a:	73fb      	strb	r3, [r7, #15]
    break;
 800bf9c:	bf00      	nop
  }
  return usb_status;
 800bf9e:	7bfb      	ldrb	r3, [r7, #15]
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3710      	adds	r7, #16
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800bfa8:	b480      	push	{r7}
 800bfaa:	b085      	sub	sp, #20
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800bfba:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800bfbc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800bfc0:	2b00      	cmp	r3, #0
 800bfc2:	da0b      	bge.n	800bfdc <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800bfc4:	78fb      	ldrb	r3, [r7, #3]
 800bfc6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfca:	68f9      	ldr	r1, [r7, #12]
 800bfcc:	4613      	mov	r3, r2
 800bfce:	00db      	lsls	r3, r3, #3
 800bfd0:	4413      	add	r3, r2
 800bfd2:	009b      	lsls	r3, r3, #2
 800bfd4:	440b      	add	r3, r1
 800bfd6:	333e      	adds	r3, #62	; 0x3e
 800bfd8:	781b      	ldrb	r3, [r3, #0]
 800bfda:	e00b      	b.n	800bff4 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800bfdc:	78fb      	ldrb	r3, [r7, #3]
 800bfde:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800bfe2:	68f9      	ldr	r1, [r7, #12]
 800bfe4:	4613      	mov	r3, r2
 800bfe6:	00db      	lsls	r3, r3, #3
 800bfe8:	4413      	add	r3, r2
 800bfea:	009b      	lsls	r3, r3, #2
 800bfec:	440b      	add	r3, r1
 800bfee:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800bff2:	781b      	ldrb	r3, [r3, #0]
  }
}
 800bff4:	4618      	mov	r0, r3
 800bff6:	3714      	adds	r7, #20
 800bff8:	46bd      	mov	sp, r7
 800bffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bffe:	4770      	bx	lr

0800c000 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c000:	b580      	push	{r7, lr}
 800c002:	b084      	sub	sp, #16
 800c004:	af00      	add	r7, sp, #0
 800c006:	6078      	str	r0, [r7, #4]
 800c008:	460b      	mov	r3, r1
 800c00a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c00c:	2300      	movs	r3, #0
 800c00e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c010:	2300      	movs	r3, #0
 800c012:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c014:	687b      	ldr	r3, [r7, #4]
 800c016:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c01a:	78fa      	ldrb	r2, [r7, #3]
 800c01c:	4611      	mov	r1, r2
 800c01e:	4618      	mov	r0, r3
 800c020:	f7f7 ff7c 	bl	8003f1c <HAL_PCD_SetAddress>
 800c024:	4603      	mov	r3, r0
 800c026:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800c028:	7bbb      	ldrb	r3, [r7, #14]
 800c02a:	2b03      	cmp	r3, #3
 800c02c:	d816      	bhi.n	800c05c <USBD_LL_SetUSBAddress+0x5c>
 800c02e:	a201      	add	r2, pc, #4	; (adr r2, 800c034 <USBD_LL_SetUSBAddress+0x34>)
 800c030:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c034:	0800c045 	.word	0x0800c045
 800c038:	0800c04b 	.word	0x0800c04b
 800c03c:	0800c051 	.word	0x0800c051
 800c040:	0800c057 	.word	0x0800c057
    case HAL_OK :
      usb_status = USBD_OK;
 800c044:	2300      	movs	r3, #0
 800c046:	73fb      	strb	r3, [r7, #15]
    break;
 800c048:	e00b      	b.n	800c062 <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c04a:	2303      	movs	r3, #3
 800c04c:	73fb      	strb	r3, [r7, #15]
    break;
 800c04e:	e008      	b.n	800c062 <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c050:	2301      	movs	r3, #1
 800c052:	73fb      	strb	r3, [r7, #15]
    break;
 800c054:	e005      	b.n	800c062 <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c056:	2303      	movs	r3, #3
 800c058:	73fb      	strb	r3, [r7, #15]
    break;
 800c05a:	e002      	b.n	800c062 <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800c05c:	2303      	movs	r3, #3
 800c05e:	73fb      	strb	r3, [r7, #15]
    break;
 800c060:	bf00      	nop
  }
  return usb_status;
 800c062:	7bfb      	ldrb	r3, [r7, #15]
}
 800c064:	4618      	mov	r0, r3
 800c066:	3710      	adds	r7, #16
 800c068:	46bd      	mov	sp, r7
 800c06a:	bd80      	pop	{r7, pc}

0800c06c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c06c:	b580      	push	{r7, lr}
 800c06e:	b086      	sub	sp, #24
 800c070:	af00      	add	r7, sp, #0
 800c072:	60f8      	str	r0, [r7, #12]
 800c074:	607a      	str	r2, [r7, #4]
 800c076:	603b      	str	r3, [r7, #0]
 800c078:	460b      	mov	r3, r1
 800c07a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c07c:	2300      	movs	r3, #0
 800c07e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c080:	2300      	movs	r3, #0
 800c082:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c084:	68fb      	ldr	r3, [r7, #12]
 800c086:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c08a:	7af9      	ldrb	r1, [r7, #11]
 800c08c:	683b      	ldr	r3, [r7, #0]
 800c08e:	687a      	ldr	r2, [r7, #4]
 800c090:	f7f8 f871 	bl	8004176 <HAL_PCD_EP_Transmit>
 800c094:	4603      	mov	r3, r0
 800c096:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800c098:	7dbb      	ldrb	r3, [r7, #22]
 800c09a:	2b03      	cmp	r3, #3
 800c09c:	d816      	bhi.n	800c0cc <USBD_LL_Transmit+0x60>
 800c09e:	a201      	add	r2, pc, #4	; (adr r2, 800c0a4 <USBD_LL_Transmit+0x38>)
 800c0a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a4:	0800c0b5 	.word	0x0800c0b5
 800c0a8:	0800c0bb 	.word	0x0800c0bb
 800c0ac:	0800c0c1 	.word	0x0800c0c1
 800c0b0:	0800c0c7 	.word	0x0800c0c7
    case HAL_OK :
      usb_status = USBD_OK;
 800c0b4:	2300      	movs	r3, #0
 800c0b6:	75fb      	strb	r3, [r7, #23]
    break;
 800c0b8:	e00b      	b.n	800c0d2 <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c0ba:	2303      	movs	r3, #3
 800c0bc:	75fb      	strb	r3, [r7, #23]
    break;
 800c0be:	e008      	b.n	800c0d2 <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c0c0:	2301      	movs	r3, #1
 800c0c2:	75fb      	strb	r3, [r7, #23]
    break;
 800c0c4:	e005      	b.n	800c0d2 <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c0c6:	2303      	movs	r3, #3
 800c0c8:	75fb      	strb	r3, [r7, #23]
    break;
 800c0ca:	e002      	b.n	800c0d2 <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800c0cc:	2303      	movs	r3, #3
 800c0ce:	75fb      	strb	r3, [r7, #23]
    break;
 800c0d0:	bf00      	nop
  }
  return usb_status;
 800c0d2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c0d4:	4618      	mov	r0, r3
 800c0d6:	3718      	adds	r7, #24
 800c0d8:	46bd      	mov	sp, r7
 800c0da:	bd80      	pop	{r7, pc}

0800c0dc <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c0dc:	b580      	push	{r7, lr}
 800c0de:	b086      	sub	sp, #24
 800c0e0:	af00      	add	r7, sp, #0
 800c0e2:	60f8      	str	r0, [r7, #12]
 800c0e4:	607a      	str	r2, [r7, #4]
 800c0e6:	603b      	str	r3, [r7, #0]
 800c0e8:	460b      	mov	r3, r1
 800c0ea:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0ec:	2300      	movs	r3, #0
 800c0ee:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0f0:	2300      	movs	r3, #0
 800c0f2:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c0f4:	68fb      	ldr	r3, [r7, #12]
 800c0f6:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800c0fa:	7af9      	ldrb	r1, [r7, #11]
 800c0fc:	683b      	ldr	r3, [r7, #0]
 800c0fe:	687a      	ldr	r2, [r7, #4]
 800c100:	f7f7 ffe3 	bl	80040ca <HAL_PCD_EP_Receive>
 800c104:	4603      	mov	r3, r0
 800c106:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800c108:	7dbb      	ldrb	r3, [r7, #22]
 800c10a:	2b03      	cmp	r3, #3
 800c10c:	d816      	bhi.n	800c13c <USBD_LL_PrepareReceive+0x60>
 800c10e:	a201      	add	r2, pc, #4	; (adr r2, 800c114 <USBD_LL_PrepareReceive+0x38>)
 800c110:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c114:	0800c125 	.word	0x0800c125
 800c118:	0800c12b 	.word	0x0800c12b
 800c11c:	0800c131 	.word	0x0800c131
 800c120:	0800c137 	.word	0x0800c137
    case HAL_OK :
      usb_status = USBD_OK;
 800c124:	2300      	movs	r3, #0
 800c126:	75fb      	strb	r3, [r7, #23]
    break;
 800c128:	e00b      	b.n	800c142 <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c12a:	2303      	movs	r3, #3
 800c12c:	75fb      	strb	r3, [r7, #23]
    break;
 800c12e:	e008      	b.n	800c142 <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c130:	2301      	movs	r3, #1
 800c132:	75fb      	strb	r3, [r7, #23]
    break;
 800c134:	e005      	b.n	800c142 <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c136:	2303      	movs	r3, #3
 800c138:	75fb      	strb	r3, [r7, #23]
    break;
 800c13a:	e002      	b.n	800c142 <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800c13c:	2303      	movs	r3, #3
 800c13e:	75fb      	strb	r3, [r7, #23]
    break;
 800c140:	bf00      	nop
  }
  return usb_status;
 800c142:	7dfb      	ldrb	r3, [r7, #23]
}
 800c144:	4618      	mov	r0, r3
 800c146:	3718      	adds	r7, #24
 800c148:	46bd      	mov	sp, r7
 800c14a:	bd80      	pop	{r7, pc}

0800c14c <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c14c:	b580      	push	{r7, lr}
 800c14e:	b082      	sub	sp, #8
 800c150:	af00      	add	r7, sp, #0
 800c152:	6078      	str	r0, [r7, #4]
 800c154:	460b      	mov	r3, r1
 800c156:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c158:	687b      	ldr	r3, [r7, #4]
 800c15a:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800c15e:	78fa      	ldrb	r2, [r7, #3]
 800c160:	4611      	mov	r1, r2
 800c162:	4618      	mov	r0, r3
 800c164:	f7f7 ffef 	bl	8004146 <HAL_PCD_EP_GetRxCount>
 800c168:	4603      	mov	r3, r0
}
 800c16a:	4618      	mov	r0, r3
 800c16c:	3708      	adds	r7, #8
 800c16e:	46bd      	mov	sp, r7
 800c170:	bd80      	pop	{r7, pc}
	...

0800c174 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800c174:	b580      	push	{r7, lr}
 800c176:	b082      	sub	sp, #8
 800c178:	af00      	add	r7, sp, #0
 800c17a:	6078      	str	r0, [r7, #4]
 800c17c:	460b      	mov	r3, r1
 800c17e:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800c180:	78fb      	ldrb	r3, [r7, #3]
 800c182:	2b00      	cmp	r3, #0
 800c184:	d002      	beq.n	800c18c <HAL_PCDEx_LPM_Callback+0x18>
 800c186:	2b01      	cmp	r3, #1
 800c188:	d01f      	beq.n	800c1ca <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800c18a:	e03b      	b.n	800c204 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800c18c:	687b      	ldr	r3, [r7, #4]
 800c18e:	6a1b      	ldr	r3, [r3, #32]
 800c190:	2b00      	cmp	r3, #0
 800c192:	d007      	beq.n	800c1a4 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800c194:	f000 f854 	bl	800c240 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c198:	4b1c      	ldr	r3, [pc, #112]	; (800c20c <HAL_PCDEx_LPM_Callback+0x98>)
 800c19a:	691b      	ldr	r3, [r3, #16]
 800c19c:	4a1b      	ldr	r2, [pc, #108]	; (800c20c <HAL_PCDEx_LPM_Callback+0x98>)
 800c19e:	f023 0306 	bic.w	r3, r3, #6
 800c1a2:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800c1a4:	687b      	ldr	r3, [r7, #4]
 800c1a6:	681b      	ldr	r3, [r3, #0]
 800c1a8:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c1ac:	681b      	ldr	r3, [r3, #0]
 800c1ae:	687a      	ldr	r2, [r7, #4]
 800c1b0:	6812      	ldr	r2, [r2, #0]
 800c1b2:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c1b6:	f023 0301 	bic.w	r3, r3, #1
 800c1ba:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800c1bc:	687b      	ldr	r3, [r7, #4]
 800c1be:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c1c2:	4618      	mov	r0, r3
 800c1c4:	f7fe fa78 	bl	800a6b8 <USBD_LL_Resume>
    break;
 800c1c8:	e01c      	b.n	800c204 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800c1ca:	687b      	ldr	r3, [r7, #4]
 800c1cc:	681b      	ldr	r3, [r3, #0]
 800c1ce:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	687a      	ldr	r2, [r7, #4]
 800c1d6:	6812      	ldr	r2, [r2, #0]
 800c1d8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800c1dc:	f043 0301 	orr.w	r3, r3, #1
 800c1e0:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800c1e8:	4618      	mov	r0, r3
 800c1ea:	f7fe fa4f 	bl	800a68c <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6a1b      	ldr	r3, [r3, #32]
 800c1f2:	2b00      	cmp	r3, #0
 800c1f4:	d005      	beq.n	800c202 <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800c1f6:	4b05      	ldr	r3, [pc, #20]	; (800c20c <HAL_PCDEx_LPM_Callback+0x98>)
 800c1f8:	691b      	ldr	r3, [r3, #16]
 800c1fa:	4a04      	ldr	r2, [pc, #16]	; (800c20c <HAL_PCDEx_LPM_Callback+0x98>)
 800c1fc:	f043 0306 	orr.w	r3, r3, #6
 800c200:	6113      	str	r3, [r2, #16]
    break;
 800c202:	bf00      	nop
}
 800c204:	bf00      	nop
 800c206:	3708      	adds	r7, #8
 800c208:	46bd      	mov	sp, r7
 800c20a:	bd80      	pop	{r7, pc}
 800c20c:	e000ed00 	.word	0xe000ed00

0800c210 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c210:	b480      	push	{r7}
 800c212:	b083      	sub	sp, #12
 800c214:	af00      	add	r7, sp, #0
 800c216:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c218:	4b03      	ldr	r3, [pc, #12]	; (800c228 <USBD_static_malloc+0x18>)
}
 800c21a:	4618      	mov	r0, r3
 800c21c:	370c      	adds	r7, #12
 800c21e:	46bd      	mov	sp, r7
 800c220:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c224:	4770      	bx	lr
 800c226:	bf00      	nop
 800c228:	200001e0 	.word	0x200001e0

0800c22c <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c22c:	b480      	push	{r7}
 800c22e:	b083      	sub	sp, #12
 800c230:	af00      	add	r7, sp, #0
 800c232:	6078      	str	r0, [r7, #4]

}
 800c234:	bf00      	nop
 800c236:	370c      	adds	r7, #12
 800c238:	46bd      	mov	sp, r7
 800c23a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c23e:	4770      	bx	lr

0800c240 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800c240:	b580      	push	{r7, lr}
 800c242:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800c244:	f7f4 fcf0 	bl	8000c28 <SystemClock_Config>
}
 800c248:	bf00      	nop
 800c24a:	bd80      	pop	{r7, pc}

0800c24c <__libc_init_array>:
 800c24c:	b570      	push	{r4, r5, r6, lr}
 800c24e:	4d0d      	ldr	r5, [pc, #52]	; (800c284 <__libc_init_array+0x38>)
 800c250:	4c0d      	ldr	r4, [pc, #52]	; (800c288 <__libc_init_array+0x3c>)
 800c252:	1b64      	subs	r4, r4, r5
 800c254:	10a4      	asrs	r4, r4, #2
 800c256:	2600      	movs	r6, #0
 800c258:	42a6      	cmp	r6, r4
 800c25a:	d109      	bne.n	800c270 <__libc_init_array+0x24>
 800c25c:	4d0b      	ldr	r5, [pc, #44]	; (800c28c <__libc_init_array+0x40>)
 800c25e:	4c0c      	ldr	r4, [pc, #48]	; (800c290 <__libc_init_array+0x44>)
 800c260:	f000 f820 	bl	800c2a4 <_init>
 800c264:	1b64      	subs	r4, r4, r5
 800c266:	10a4      	asrs	r4, r4, #2
 800c268:	2600      	movs	r6, #0
 800c26a:	42a6      	cmp	r6, r4
 800c26c:	d105      	bne.n	800c27a <__libc_init_array+0x2e>
 800c26e:	bd70      	pop	{r4, r5, r6, pc}
 800c270:	f855 3b04 	ldr.w	r3, [r5], #4
 800c274:	4798      	blx	r3
 800c276:	3601      	adds	r6, #1
 800c278:	e7ee      	b.n	800c258 <__libc_init_array+0xc>
 800c27a:	f855 3b04 	ldr.w	r3, [r5], #4
 800c27e:	4798      	blx	r3
 800c280:	3601      	adds	r6, #1
 800c282:	e7f2      	b.n	800c26a <__libc_init_array+0x1e>
 800c284:	0800c344 	.word	0x0800c344
 800c288:	0800c344 	.word	0x0800c344
 800c28c:	0800c344 	.word	0x0800c344
 800c290:	0800c348 	.word	0x0800c348

0800c294 <memset>:
 800c294:	4402      	add	r2, r0
 800c296:	4603      	mov	r3, r0
 800c298:	4293      	cmp	r3, r2
 800c29a:	d100      	bne.n	800c29e <memset+0xa>
 800c29c:	4770      	bx	lr
 800c29e:	f803 1b01 	strb.w	r1, [r3], #1
 800c2a2:	e7f9      	b.n	800c298 <memset+0x4>

0800c2a4 <_init>:
 800c2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2a6:	bf00      	nop
 800c2a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2aa:	bc08      	pop	{r3}
 800c2ac:	469e      	mov	lr, r3
 800c2ae:	4770      	bx	lr

0800c2b0 <_fini>:
 800c2b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2b2:	bf00      	nop
 800c2b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2b6:	bc08      	pop	{r3}
 800c2b8:	469e      	mov	lr, r3
 800c2ba:	4770      	bx	lr
