<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p84" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_84{left:669px;bottom:1140px;letter-spacing:-0.12px;}
#t2_84{left:695px;bottom:1140px;letter-spacing:-0.12px;word-spacing:-0.01px;}
#t3_84{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t4_84{left:837px;bottom:81px;letter-spacing:-0.16px;}
#t5_84{left:83px;bottom:1055px;letter-spacing:0.17px;}
#t6_84{left:123px;bottom:1055px;letter-spacing:0.13px;word-spacing:0.02px;}
#t7_84{left:138px;bottom:1013px;letter-spacing:0.1px;word-spacing:0.01px;}
#t8_84{left:138px;bottom:976px;}
#t9_84{left:165px;bottom:976px;letter-spacing:0.05px;word-spacing:0.06px;}
#ta_84{left:425px;bottom:976px;}
#tb_84{left:430px;bottom:976px;letter-spacing:0.17px;}
#tc_84{left:464px;bottom:976px;letter-spacing:0.1px;word-spacing:0.01px;}
#td_84{left:165px;bottom:958px;letter-spacing:0.11px;word-spacing:0.02px;}
#te_84{left:165px;bottom:939px;letter-spacing:0.11px;word-spacing:-0.2px;}
#tf_84{left:165px;bottom:921px;letter-spacing:0.1px;}
#tg_84{left:165px;bottom:903px;letter-spacing:0.11px;word-spacing:-0.01px;}
#th_84{left:416px;bottom:903px;letter-spacing:0.13px;}
#ti_84{left:460px;bottom:900px;letter-spacing:0.09px;}
#tj_84{left:478px;bottom:903px;letter-spacing:0.09px;}
#tk_84{left:507px;bottom:903px;letter-spacing:0.12px;word-spacing:-0.07px;}
#tl_84{left:595px;bottom:903px;letter-spacing:0.12px;word-spacing:0.03px;}
#tm_84{left:741px;bottom:903px;letter-spacing:0.13px;}
#tn_84{left:137px;bottom:863px;}
#to_84{left:165px;bottom:863px;letter-spacing:0.02px;word-spacing:0.06px;}
#tp_84{left:368px;bottom:863px;}
#tq_84{left:373px;bottom:863px;letter-spacing:0.17px;}
#tr_84{left:408px;bottom:863px;letter-spacing:0.1px;word-spacing:0.01px;}
#ts_84{left:165px;bottom:845px;letter-spacing:0.11px;word-spacing:-0.07px;}
#tt_84{left:137px;bottom:808px;letter-spacing:0.11px;word-spacing:-0.1px;}
#tu_84{left:137px;bottom:790px;letter-spacing:0.11px;word-spacing:-0.15px;}
#tv_84{left:137px;bottom:772px;letter-spacing:0.11px;word-spacing:0.01px;}
#tw_84{left:110px;bottom:732px;letter-spacing:0.15px;}
#tx_84{left:160px;bottom:732px;letter-spacing:0.18px;word-spacing:0.03px;}
#ty_84{left:138px;bottom:692px;letter-spacing:0.1px;word-spacing:0.02px;}
#tz_84{left:138px;bottom:655px;}
#t10_84{left:165px;bottom:655px;letter-spacing:0.06px;word-spacing:0.04px;}
#t11_84{left:326px;bottom:655px;letter-spacing:0.08px;word-spacing:0.05px;}
#t12_84{left:165px;bottom:619px;}
#t13_84{left:192px;bottom:619px;letter-spacing:0.09px;word-spacing:0.02px;}
#t14_84{left:165px;bottom:582px;}
#t15_84{left:192px;bottom:582px;letter-spacing:0.09px;word-spacing:0.03px;}
#t16_84{left:192px;bottom:545px;letter-spacing:0.09px;word-spacing:0.01px;}
#t17_84{left:192px;bottom:527px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t18_84{left:138px;bottom:490px;}
#t19_84{left:165px;bottom:490px;letter-spacing:0.06px;word-spacing:0.04px;}
#t1a_84{left:326px;bottom:490px;letter-spacing:0.07px;word-spacing:0.03px;}
#t1b_84{left:137px;bottom:454px;letter-spacing:0.1px;word-spacing:-0.1px;}
#t1c_84{left:137px;bottom:435px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1d_84{left:137px;bottom:399px;letter-spacing:0.1px;word-spacing:-0.24px;}
#t1e_84{left:771px;bottom:399px;letter-spacing:0.13px;}
#t1f_84{left:814px;bottom:396px;letter-spacing:0.18px;}
#t1g_84{left:833px;bottom:399px;letter-spacing:0.1px;}
#t1h_84{left:137px;bottom:378px;letter-spacing:0.09px;word-spacing:0.02px;}
#t1i_84{left:137px;bottom:359px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1j_84{left:137px;bottom:341px;letter-spacing:0.1px;}
#t1k_84{left:137px;bottom:304px;letter-spacing:0.08px;word-spacing:0.01px;}
#t1l_84{left:601px;bottom:304px;letter-spacing:0.14px;}
#t1m_84{left:625px;bottom:302px;letter-spacing:0.12px;}
#t1n_84{left:645px;bottom:304px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1o_84{left:138px;bottom:283px;letter-spacing:0.1px;word-spacing:0.03px;}
#t1p_84{left:607px;bottom:283px;letter-spacing:0.13px;}
#t1q_84{left:651px;bottom:281px;letter-spacing:0.18px;}
#t1r_84{left:666px;bottom:283px;letter-spacing:0.08px;word-spacing:-0.01px;}
#t1s_84{left:137px;bottom:262px;letter-spacing:0.12px;word-spacing:0.03px;}
#t1t_84{left:174px;bottom:262px;letter-spacing:0.18px;}
#t1u_84{left:199px;bottom:260px;letter-spacing:0.12px;}
#t1v_84{left:219px;bottom:262px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1w_84{left:138px;bottom:241px;letter-spacing:0.09px;word-spacing:-0.27px;}
#t1x_84{left:138px;bottom:223px;letter-spacing:0.11px;}
#t1y_84{left:138px;bottom:186px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1z_84{left:199px;bottom:186px;letter-spacing:0.09px;}
#t20_84{left:138px;bottom:168px;letter-spacing:0.11px;word-spacing:-0.02px;}

.s1_84{font-size:14px;font-family:Helvetica-Bold_7hj;color:#000;}
.s2_84{font-size:14px;font-family:Helvetica_a-;color:#000;}
.s3_84{font-size:21px;font-family:Helvetica-Bold_7hj;color:#000;}
.s4_84{font-size:15px;font-family:Times-Roman_az;color:#000;}
.s5_84{font-size:15px;font-family:Times-Italic_b3;color:#000;}
.s6_84{font-size:15px;font-family:Helvetica-Oblique_b2;color:#030;}
.s7_84{font-size:12px;font-family:Times-Italic_b3;color:#030;}
.s8_84{font-size:15px;font-family:Times-Roman_az;color:#00F;}
.s9_84{font-size:18px;font-family:Helvetica-Bold_7hj;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts84" type="text/css" >

@font-face {
	font-family: Helvetica-Bold_7hj;
	src: url("fonts/Helvetica-Bold_7hj.woff") format("woff");
}

@font-face {
	font-family: Helvetica-Oblique_b2;
	src: url("fonts/Helvetica-Oblique_b2.woff") format("woff");
}

@font-face {
	font-family: Helvetica_a-;
	src: url("fonts/Helvetica_a-.woff") format("woff");
}

@font-face {
	font-family: Times-Italic_b3;
	src: url("fonts/Times-Italic_b3.woff") format("woff");
}

@font-face {
	font-family: Times-Roman_az;
	src: url("fonts/Times-Roman_az.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg84Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg84" style="-webkit-user-select: none;"><object width="935" height="1210" data="84/84.svg" type="image/svg+xml" id="pdf84" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_84" class="t s1_84">6.4 </span><span id="t2_84" class="t s1_84">Floating Point Registers </span>
<span id="t3_84" class="t s2_84">MIPS® Architecture For Programmers Volume I-A: Introduction to the MIPS32® Architecture, Revision 6.01 </span><span id="t4_84" class="t s2_84">84 </span>
<span id="t5_84" class="t s3_84">6.4 </span><span id="t6_84" class="t s3_84">Floating Point Registers </span>
<span id="t7_84" class="t s4_84">This section describes the organization and use of the two types of FPU register sets: </span>
<span id="t8_84" class="t s4_84">• </span><span id="t9_84" class="t s5_84">Floating Point General Purpose Registers </span><span id="ta_84" class="t s4_84">(</span><span id="tb_84" class="t s5_84">FPRs</span><span id="tc_84" class="t s4_84">) are 32 or 64 bits wide. These registers transfer binary data </span>
<span id="td_84" class="t s4_84">between the FPU and the system, and are also used to hold formatted FPU operand values. A 32-bit FPU con- </span>
<span id="te_84" class="t s4_84">tains 32, 32-bit FPRs, each of which is capable of storing a 32-bit data type. A 64-bit floating point unit contains </span>
<span id="tf_84" class="t s4_84">32, 64-bit FPRs, each of which is capable of storing any data type. The data types that each 64-bit register is </span>
<span id="tg_84" class="t s4_84">capable of storing are dependent on CP0 </span><span id="th_84" class="t s6_84">Status </span>
<span id="ti_84" class="t s7_84">FR </span>
<span id="tj_84" class="t s4_84">(see </span><span id="tk_84" class="t s8_84">Section 6.4.1 </span><span id="tl_84" class="t s8_84">“FPU Register Models”</span><span id="tm_84" class="t s4_84">). </span>
<span id="tn_84" class="t s4_84">• </span><span id="to_84" class="t s5_84">Floating Point Control Registers </span><span id="tp_84" class="t s4_84">(</span><span id="tq_84" class="t s5_84">FCRs</span><span id="tr_84" class="t s4_84">) are 32 bits wide and are used to control and provide status for all float- </span>
<span id="ts_84" class="t s4_84">ing-point operations. </span>
<span id="tt_84" class="t s4_84">In Release 1 of the Architecture, only MIPS64 supported 64-bit floating point units with 64-bit FPRs, while MIPS32 </span>
<span id="tu_84" class="t s4_84">supported only32-bit floating point units with 32-bit FPRs. In Release 2 and all subsequent releases, a 64-bit floating </span>
<span id="tv_84" class="t s4_84">point unit with 64-bit FPRs is supported in both MIPS32 and MIPS64. </span>
<span id="tw_84" class="t s9_84">6.4.1 </span><span id="tx_84" class="t s9_84">FPU Register Models </span>
<span id="ty_84" class="t s4_84">The MIPS architecture supports two FPU register models: </span>
<span id="tz_84" class="t s4_84">• </span><span id="t10_84" class="t s5_84">32-bit FPU register model</span><span id="t11_84" class="t s4_84">: 32, 32-bit registers </span>
<span id="t12_84" class="t s4_84">• </span><span id="t13_84" class="t s4_84">32-bit data types stored in any register </span>
<span id="t14_84" class="t s4_84">• </span><span id="t15_84" class="t s4_84">pre-Release 6: 64-bit data types stored in even-odd pairs of registers. </span>
<span id="t16_84" class="t s4_84">In Release 6 the 32-bit register model does not support 64-bit data types (stored in even-odd pairs of regis- </span>
<span id="t17_84" class="t s4_84">ters), and 64-bit operations are required to signal the Reserved Instruction exception. </span>
<span id="t18_84" class="t s4_84">• </span><span id="t19_84" class="t s5_84">64-bit FPU register model</span><span id="t1a_84" class="t s4_84">: 32, 64-bit registers, with all formats supported in a register. </span>
<span id="t1b_84" class="t s4_84">In Release 1 of the Architecture, MIPS32 supported only the 32-bit FPU register model (with even-odd register pairs </span>
<span id="t1c_84" class="t s4_84">for 64-bit data), while MIPS64 supported only the 64-bit FPU register model. </span>
<span id="t1d_84" class="t s4_84">As of Release 2 and thereafter, both MIPS32 and MIPS64 support both FPU register models. If the CP0 </span><span id="t1e_84" class="t s6_84">Status </span>
<span id="t1f_84" class="t s7_84">FR </span>
<span id="t1g_84" class="t s4_84">bit </span>
<span id="t1h_84" class="t s4_84">is writable, it allows selection of the register model, whereas if this bit is read-only, it indicates which model is sup- </span>
<span id="t1i_84" class="t s4_84">ported. In Release 2 and Release 3, the 32-bit FPU register model is required, while the 64-bit FPU register model is </span>
<span id="t1j_84" class="t s4_84">optional. In Release 5, the 64-bit FPU register model is required. </span>
<span id="t1k_84" class="t s4_84">Release 6 supports both FPU register models. However, with a 64-bit FPU (</span><span id="t1l_84" class="t s6_84">FIR </span>
<span id="t1m_84" class="t s7_84">F64 </span>
<span id="t1n_84" class="t s4_84">=1), Release 6 requires the 64-bit </span>
<span id="t1o_84" class="t s4_84">FPU register model and does not support the 32-bit FPU register model, i.e., </span><span id="t1p_84" class="t s6_84">Status </span>
<span id="t1q_84" class="t s7_84">FR </span>
<span id="t1r_84" class="t s4_84">=1 is required. With a 32-bit </span>
<span id="t1s_84" class="t s4_84">FPU (</span><span id="t1t_84" class="t s6_84">FIR </span>
<span id="t1u_84" class="t s7_84">F64 </span>
<span id="t1v_84" class="t s4_84">=0, 32-bit FPRs), Release 6 does not support 64-bit data types and requires instructions manipulating </span>
<span id="t1w_84" class="t s4_84">such data types to signal a Reserved Instruction exception. In particular, Release 6 does not support even-odd register </span>
<span id="t1x_84" class="t s4_84">pairs. </span>
<span id="t1y_84" class="t s8_84">Table 6.1 </span><span id="t1z_84" class="t s4_84">below summarizes the availability and compliance requirements of FPU register widths, register models, </span>
<span id="t20_84" class="t s4_84">and data types. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
