<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750702818664 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750702818666 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 14:20:18 2025 " "Processing started: Mon Jun 23 14:20:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750702818666 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750702818666 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750702818666 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750702818980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit4to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit4to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit4to1mux-behav " "Found design unit 1: nbit4to1mux-behav" {  } { { "nbit4to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit4to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit4to1mux " "Found entity 1: nbit4to1mux" {  } { { "nbit4to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit4to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitaddersubtractor-struc " "Found design unit 1: nbitaddersubtractor-struc" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbitaddersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitaddersubtractor " "Found entity 1: nbitaddersubtractor" {  } { { "nbitaddersubtractor.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbitaddersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "C:/CEG3156/Lab2/CEG3156-Lab-2/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"(\";  expecting \"map\" sc_datapath.vhd(123) " "VHDL syntax error at sc_datapath.vhd(123) near text \"(\";  expecting \"map\"" {  } { { "sc_datapath.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/sc_datapath.vhd" 123 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" sc_datapath.vhd(127) " "VHDL syntax error at sc_datapath.vhd(127) near text \";\";  expecting \")\", or \",\"" {  } { { "sc_datapath.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/sc_datapath.vhd" 127 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" sc_datapath.vhd(129) " "VHDL syntax error at sc_datapath.vhd(129) near text \";\";  expecting \"<=\"" {  } { { "sc_datapath.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/sc_datapath.vhd" 129 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement sc_datapath.vhd(153) " "VHDL syntax error at sc_datapath.vhd(153) near text \"port\";  expecting \"end\", or \"(\", or an identifier (\"port\" is a reserved keyword), or a concurrent statement" {  } { { "sc_datapath.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/sc_datapath.vhd" 153 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" sc_datapath.vhd(154) " "VHDL syntax error at sc_datapath.vhd(154) near text \";\";  expecting \"<=\"" {  } { { "sc_datapath.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/sc_datapath.vhd" 154 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datapath.vhd 0 0 " "Found 0 design units, including 0 entities, in source file sc_datapath.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit8to1mux-behav " "Found design unit 1: nbit8to1mux-behav" {  } { { "nbit8to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit8to1mux " "Found entity 1: nbit8to1mux" {  } { { "nbit8to1mux.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"PORT\" nbitalu.vhd(54) " "VHDL syntax error at nbitalu.vhd(54) near text \"PORT\"" {  } { { "nbitalu.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbitalu.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \"<=\" nbitalu.vhd(54) " "VHDL syntax error at nbitalu.vhd(54) near text \";\";  expecting \"<=\"" {  } { { "nbitalu.vhd" "" { Text "C:/CEG3156/Lab2/CEG3156-Lab-2/nbitalu.vhd" 54 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitalu.vhd 0 0 " "Found 0 design units, including 0 entities, in source file nbitalu.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750702819440 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4620 " "Peak virtual memory: 4620 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750702819553 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 23 14:20:19 2025 " "Processing ended: Mon Jun 23 14:20:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750702819553 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750702819553 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750702819553 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750702819553 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 1  " "Quartus II Full Compilation was unsuccessful. 9 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750702820109 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1750706126072 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1750706126378 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 23 15:15:19 2025 " "Processing started: Mon Jun 23 15:15:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1750706126378 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1750706126378 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab2 -c Lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1750706126378 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1750706151287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbitaddersubtractor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbitaddersubtractor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbitaddersubtractor-struc " "Found design unit 1: nbitaddersubtractor-struc" {  } { { "nbitaddersubtractor.vhd" "" { Text "Z:/CEG3156-Lab-2/nbitaddersubtractor.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706173174 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbitaddersubtractor " "Found entity 1: nbitaddersubtractor" {  } { { "nbitaddersubtractor.vhd" "" { Text "Z:/CEG3156-Lab-2/nbitaddersubtractor.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706173174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706173174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit2to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit2to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit2to1mux-behav " "Found design unit 1: nbit2to1mux-behav" {  } { { "nbit2to1mux.vhd" "" { Text "Z:/CEG3156-Lab-2/nbit2to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706179956 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit2to1mux " "Found entity 1: nbit2to1mux" {  } { { "nbit2to1mux.vhd" "" { Text "Z:/CEG3156-Lab-2/nbit2to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706179956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706179956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.bdf 1 1 " "Found 1 design units, including 1 entities, in source file top.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.bdf" "" { Schematic "Z:/CEG3156-Lab-2/Top.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706186027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706186027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sc_datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sc_datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sc_datapath-rtl " "Found design unit 1: sc_datapath-rtl" {  } { { "sc_datapath.vhd" "" { Text "Z:/CEG3156-Lab-2/sc_datapath.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706192667 ""} { "Info" "ISGN_ENTITY_NAME" "1 sc_datapath " "Found entity 1: sc_datapath" {  } { { "sc_datapath.vhd" "" { Text "Z:/CEG3156-Lab-2/sc_datapath.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706192667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706192667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-rtl " "Found design unit 1: register_file-rtl" {  } { { "register_file.vhd" "" { Text "Z:/CEG3156-Lab-2/register_file.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706199608 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "Z:/CEG3156-Lab-2/register_file.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706199608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706199608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nbit8to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nbit8to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit8to1mux-behav " "Found design unit 1: nbit8to1mux-behav" {  } { { "nbit8to1mux.vhd" "" { Text "Z:/CEG3156-Lab-2/nbit8to1mux.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706206448 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit8to1mux " "Found entity 1: nbit8to1mux" {  } { { "nbit8to1mux.vhd" "" { Text "Z:/CEG3156-Lab-2/nbit8to1mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1750706206448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1750706206448 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "int_aluOpB sc_datapath.vhd(140) " "VHDL error at sc_datapath.vhd(140): object \"int_aluOpB\" is used but not declared" {  } { { "sc_datapath.vhd" "" { Text "Z:/CEG3156-Lab-2/sc_datapath.vhd" 140 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Quartus II" 0 -1 1750706206756 ""}
{ "Error" "EVRFX_VHDL_ACTUAL_OF_FORMAL_PORT_CANNOT_BE_EXPRESSION" "out o sc_datapath.vhd(140) " "VHDL error at sc_datapath.vhd(140): cannot associate formal port \"o\" of mode \"out\" with an expression" {  } { { "sc_datapath.vhd" "" { Text "Z:/CEG3156-Lab-2/sc_datapath.vhd" 140 0 0 } }  } 0 10558 "VHDL error at %3!s!: cannot associate formal port \"%2!s!\" of mode \"%1!s!\" with an expression" 0 0 "Quartus II" 0 -1 1750706206756 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1750706230183 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 23 15:17:10 2025 " "Processing ended: Mon Jun 23 15:17:10 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1750706230183 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:01:51 " "Elapsed time: 00:01:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1750706230183 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1750706230183 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750706230183 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1750706252267 ""}
>>>>>>> 8acfffde3714c2028da716b9a82ebe981448cc8f
