# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../project_1.srcs/sources_1/new/Xferloop.v" \
"../../../../project_1.srcs/sources_1/new/axi_lite_control.v" \
"../../../../project_1.srcs/sim_1/new/bram11.v" \
"../../../../project_1.srcs/sources_1/new/fir.v" \
"../../../../project_1.srcs/sim_1/new/fir_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
