// Seed: 3535751042
module module_0 (
    output tri id_0
);
  assign id_0 = id_2 == id_2;
  logic [7:0] id_3, id_4, id_5, id_6;
  assign id_4[1==1 : 1] = id_4;
  longint id_7;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input wand id_3,
    input supply0 id_4,
    input supply1 id_5,
    input uwire id_6,
    input wand id_7,
    output uwire id_8,
    input tri0 id_9,
    output wor id_10
);
  tri0 id_12;
  wire id_13;
  wire id_14;
  assign id_12 = 1;
  module_0 modCall_1 (id_8);
endmodule
