always_ff @(posedge clk, posedge r) begin
  if (r) begin
    q <= 0;
  end else begin
    q <= d;
  end
endmodule