
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001357                       # Number of seconds simulated
sim_ticks                                  1357309000                       # Number of ticks simulated
final_tick                                 1357309000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  84267                       # Simulator instruction rate (inst/s)
host_op_rate                                   164664                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               56070438                       # Simulator tick rate (ticks/s)
host_mem_usage                                 449724                       # Number of bytes of host memory used
host_seconds                                    24.21                       # Real time elapsed on the host
sim_insts                                     2039872                       # Number of instructions simulated
sim_ops                                       3986056                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst         106944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data        1643840                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1750784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst       106944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        106944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks       185088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          185088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1671                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data           25685                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               27356                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks         2892                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               2892                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          78791196                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1211102262                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1289893458                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     78791196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78791196                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      136363938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            136363938                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      136363938                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         78791196                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1211102262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1426257396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples      3127.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     24429.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000449583250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          190                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          190                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               55438                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2927                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       27357                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       4051                       # Number of write requests accepted
system.mem_ctrls.readBursts                     27357                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     4051                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                1666368                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   84480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  198720                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 1750848                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               259264                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   1320                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   924                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               287                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               696                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               562                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               806                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              8887                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9606                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               325                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              265                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              267                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              181                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             1154                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              101                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               106                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               453                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                19                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               118                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               229                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               308                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7               542                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10              110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               65                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               35                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              103                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               43                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1357307000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 27357                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 4051                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   15567                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6539                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3076                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      61                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     29                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     30                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    138                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    192                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    191                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         3431                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    542.908773                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   342.218181                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   409.582438                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          682     19.88%     19.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          574     16.73%     36.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          314      9.15%     45.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          218      6.35%     52.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          139      4.05%     56.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           94      2.74%     58.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           96      2.80%     61.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           72      2.10%     63.80% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         1242     36.20%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         3431                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          190                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean            137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     56.180717                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    199.547584                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31             90     47.37%     47.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            37     19.47%     66.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            10      5.26%     72.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            4      2.11%     74.21% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            3      1.58%     75.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.53%     76.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            1      0.53%     76.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            2      1.05%     77.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::288-319            3      1.58%     79.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            5      2.63%     82.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            8      4.21%     86.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            4      2.11%     88.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.53%     88.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-479            1      0.53%     89.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::480-511            4      2.11%     91.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-543            3      1.58%     93.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            5      2.63%     95.79% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-607            2      1.05%     96.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            1      0.53%     97.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            2      1.05%     98.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::736-767            1      0.53%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-863            1      0.53%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::992-1023            1      0.53%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           190                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          190                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.342105                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.324173                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.792702                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              158     83.16%     83.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      1.58%     84.74% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               26     13.68%     98.42% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.05%     99.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.53%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           190                       # Writes before turning the bus around for reads
system.mem_ctrls.masterReadBytes::.cpu.inst       102912                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data      1563456                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks       198720                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 75820612.697624489665                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1151879196.262604951859                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 146407339.817241340876                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1672                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data        25685                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks         4051                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     64305250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    797980250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  32659665500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38460.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     31067.95                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   8062124.29                       # Per-master write average memory access latency
system.mem_ctrls.totQLat                    374091750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               862285500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  130185000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     14367.70                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33117.70                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1227.70                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       146.41                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1289.94                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    191.01                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.74                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.59                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.14                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.62                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                    23110                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    2590                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                82.83                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43215.33                       # Average gap between requests
system.mem_ctrls.pageHitRate                    88.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                 14765520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  7829085                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                91120680                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy               12042540                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         106332720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy            173029770                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              2472480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       420997440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        15917760                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy          2166840                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              846674835                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            623.789303                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            971228500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1129000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      44980000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF      6727000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     41454000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT     339816250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    923202750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  9810360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  5191560                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                94776360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                4165560                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         106332720.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy            183297750                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy              3992640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       398311440                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        24762720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy          4433400                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              835198500                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            615.334091                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            944695250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      3950750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      44980000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF      6688750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     64488500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     363683000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    873518000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                  212493                       # Number of BP lookups
system.cpu.branchPred.condPredicted            212493                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             11513                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                74757                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                   23059                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                359                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups           74757                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              71529                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             3228                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted         1470                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      831550                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                      139608                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1789                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           169                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      234138                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           487                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    28                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          2714619                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             284552                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        2397201                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      212493                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              94588                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2331597                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   23720                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  283                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          2974                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles          152                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          128                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    233764                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  3493                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            2631546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.767201                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.140962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1927842     73.26%     73.26% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    16135      0.61%     73.87% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    56293      2.14%     76.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    31746      1.21%     77.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    49349      1.88%     79.09% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                    29679      1.13%     80.22% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                    29456      1.12%     81.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    24383      0.93%     82.27% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   466663     17.73%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              2631546                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.078277                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.883071                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   234330                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               1749740                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    549730                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 85886                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  11860                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                4526443                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  11860                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   275823                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  679703                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7145                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    588361                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               1068654                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                4470719                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  4180                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  98781                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 895698                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  75356                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             5062196                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               9872152                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          4273714                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           3357177                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4494668                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                   567528                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                181                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            142                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    489273                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               825927                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores              148209                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             49450                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            18677                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    4380744                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 348                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   4261109                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              3748                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined          395035                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       576229                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            284                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       2631546                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.619242                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.517477                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             1640207     62.33%     62.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              117099      4.45%     66.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              162764      6.19%     72.96% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              137581      5.23%     78.19% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              151176      5.74%     83.94% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              103740      3.94%     87.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6               93390      3.55%     91.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               82717      3.14%     94.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              142872      5.43%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         2631546                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   12901      9.58%      9.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      9.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      9.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  4540      3.37%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     12.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     44      0.03%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     12.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     59      0.04%     13.03% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                 21419     15.90%     28.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     28.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     28.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    3      0.00%     28.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     28.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     28.94% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd             39751     29.52%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     58.45% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult            18783     13.95%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.40% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2025      1.50%     73.90% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  1253      0.93%     74.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             33643     24.98%     99.82% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite              248      0.18%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             11211      0.26%      0.26% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               1730267     40.61%     40.87% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                10080      0.24%     41.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  1587      0.04%     41.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              552193     12.96%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  64      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.10% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  742      0.02%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.12% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                22066      0.52%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 2012      0.05%     54.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              381423      8.95%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     63.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1065      0.02%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     63.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd          317505      7.45%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     71.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            7571      0.18%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     71.29% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult         260002      6.10%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     77.39% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               265953      6.24%     83.63% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite              105264      2.47%     86.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          556090     13.05%     99.15% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          36014      0.85%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                4261109                       # Type of FU issued
system.cpu.iq.rate                           1.569690                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      134670                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.031604                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            6168262                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes           2253963                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses      1718367                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             5123920                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            2522262                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      2490387                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                1763120                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 2621448                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           111719                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        56615                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           66                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          101                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores        16939                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         2514                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          7962                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  11860                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  404695                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                167365                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             4381092                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               680                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                825927                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts               148209                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                206                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                   8154                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                155549                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            101                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1963                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        13365                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                15328                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               4236383                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                816233                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             24726                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                       955830                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   153386                       # Number of branches executed
system.cpu.iew.exec_stores                     139597                       # Number of stores executed
system.cpu.iew.exec_rate                     1.560581                       # Inst execution rate
system.cpu.iew.wb_sent                        4215528                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       4208754                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   2635384                       # num instructions producing a value
system.cpu.iew.wb_consumers                   4286679                       # num instructions consuming a value
system.cpu.iew.wb_rate                       1.550403                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.614785                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts          395149                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              64                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             11779                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      2568079                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.552155                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.950978                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1868181     72.75%     72.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       106999      4.17%     76.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        61862      2.41%     79.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        57291      2.23%     81.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4        28489      1.11%     82.66% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        14476      0.56%     83.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        14792      0.58%     83.80% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        19540      0.76%     84.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       396449     15.44%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      2568079                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              2039872                       # Number of instructions committed
system.cpu.commit.committedOps                3986056                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         900582                       # Number of memory references committed
system.cpu.commit.loads                        769312                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                     136379                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                    2482866                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   2078346                       # Number of committed integer instructions.
system.cpu.commit.function_calls                23384                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass         4544      0.11%      0.11% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          1530900     38.41%     38.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           10048      0.25%     38.77% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv             1463      0.04%     38.81% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         550154     13.80%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             64      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     52.61% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             470      0.01%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     52.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           20746      0.52%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     53.14% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt            1064      0.03%     53.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         380724      9.55%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     62.72% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           297      0.01%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     62.73% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd       317500      7.97%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     70.70% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt         7500      0.19%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     70.88% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult       260000      6.52%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     77.41% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          225574      5.66%     83.07% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          95788      2.40%     85.47% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead       543738     13.64%     99.11% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        35482      0.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           3986056                       # Class of committed instruction
system.cpu.commit.bw_lim_events                396449                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                      6552835                       # The number of ROB reads
system.cpu.rob.rob_writes                     8826970                       # The number of ROB writes
system.cpu.timesIdled                             872                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           83073                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     2039872                       # Number of Instructions Simulated
system.cpu.committedOps                       3986056                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.330779                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.330779                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.751440                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.751440                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  3876883                       # number of integer regfile reads
system.cpu.int_regfile_writes                 1470436                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   3330351                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  2453984                       # number of floating regfile writes
system.cpu.cc_regfile_reads                    657273                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   820467                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 1278259                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     36                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.561039                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              794384                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             25557                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             31.082834                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            150000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.561039                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996571                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           87                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1704439                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1704439                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::.cpu.data       643875                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          643875                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::.cpu.data       129771                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         129771                       # number of WriteReq hits
system.cpu.dcache.demand_hits::.cpu.data       773646                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           773646                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       773646                       # number of overall hits
system.cpu.dcache.overall_hits::total          773646                       # number of overall hits
system.cpu.dcache.ReadReq_misses::.cpu.data        64229                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         64229                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::.cpu.data         1502                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1502                       # number of WriteReq misses
system.cpu.dcache.demand_misses::.cpu.data        65731                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65731                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        65731                       # number of overall misses
system.cpu.dcache.overall_misses::total         65731                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3828051500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3828051500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     84764992                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     84764992                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::.cpu.data   3912816492                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3912816492                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3912816492                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3912816492                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       708104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       708104                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.cpu.data       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       131273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::.cpu.data       839377                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       839377                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       839377                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       839377                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.090706                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.090706                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.011442                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011442                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.078309                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.078309                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.078309                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.078309                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 59600.048265                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 59600.048265                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 56434.748336                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56434.748336                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 59527.718915                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 59527.718915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 59527.718915                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 59527.718915                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        87377                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          568                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1318                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               9                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    66.295144                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    63.111111                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         2892                       # number of writebacks
system.cpu.dcache.writebacks::total              2892                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        39830                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        39830                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          216                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          216                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::.cpu.data        40046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        40046                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        40046                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        40046                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        24399                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        24399                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1286                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1286                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::.cpu.data        25685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        25685                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        25685                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        25685                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1523717500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1523717500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     77229494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     77229494                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1600946994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1600946994                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1600946994                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1600946994                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034457                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.009796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.009796                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.030600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.030600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.030600                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.030600                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 62449.997951                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 62449.997951                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60054.038880                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60054.038880                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 62330.036753                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 62330.036753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 62330.036753                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 62330.036753                       # average overall mshr miss latency
system.cpu.dcache.replacements                  25557                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           502.168153                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs               93878                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1161                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             80.859604                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   502.168153                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.980797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.980797                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          124                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          231                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          157                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            469201                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           469201                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::.cpu.inst       231396                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          231396                       # number of ReadReq hits
system.cpu.icache.demand_hits::.cpu.inst       231396                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           231396                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       231396                       # number of overall hits
system.cpu.icache.overall_hits::total          231396                       # number of overall hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2368                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2368                       # number of ReadReq misses
system.cpu.icache.demand_misses::.cpu.inst         2368                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2368                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2368                       # number of overall misses
system.cpu.icache.overall_misses::total          2368                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    152133999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    152133999                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::.cpu.inst    152133999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    152133999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    152133999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    152133999                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       233764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       233764                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::.cpu.inst       233764                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       233764                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       233764                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       233764                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.010130                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.010130                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.010130                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.010130                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.010130                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.010130                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 64245.776605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 64245.776605                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 64245.776605                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 64245.776605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 64245.776605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 64245.776605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1308                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                23                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.869565                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1161                       # number of writebacks
system.cpu.icache.writebacks::total              1161                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          694                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          694                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::.cpu.inst          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          694                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          694                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          694                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         1674                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1674                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::.cpu.inst         1674                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1674                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         1674                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1674                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    117766499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117766499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    117766499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117766499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    117766499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117766499                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.007161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.007161                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.007161                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.007161                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.007161                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.007161                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 70350.357826                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 70350.357826                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 70350.357826                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 70350.357826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 70350.357826                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 70350.357826                       # average overall mshr miss latency
system.cpu.icache.replacements                   1161                       # number of replacements
system.membus.snoop_filter.tot_requests         54077                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests        26719                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1357309000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              26072                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         2892                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1161                       # Transaction distribution
system.membus.trans_dist::CleanEvict            22665                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1286                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1286                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           1674                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         24399                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         4506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         4506                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        76927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total        76927                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  81433                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       181248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       181248                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1828928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total      1828928                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 2010176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                2                       # Total snoops (count)
system.membus.snoopTraffic                        128                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             27359                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000512                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.022616                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   27345     99.95%     99.95% # Request fanout histogram
system.membus.snoop_fanout::1                      14      0.05%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               27359                       # Request fanout histogram
system.membus.reqLayer2.occupancy            76829500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8887499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.7                       # Layer utilization (%)
system.membus.respLayer2.occupancy          134467996                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              9.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
