# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
# Copyright 2021-2022 NXP
%YAML 1.2
---
$id: "http://devicetree.org/schemas/net/nxp,s32cc-dwmac.yaml#"
$schema: "http://devicetree.org/meta-schemas/core.yaml#"

title: NXP S32G/R GMAC ethernet controller

maintainers:
  - Jan Petrous <jan.petrous@nxp.com>

description: |
  This device is a platform glue layer for stmmac.
  Please see snps,dwmac.yaml for the other unchanged properties.

properties:
  compatible:
    enum:
      - nxp,s32cc-dwmac

  reg:
    items:
      - description: Main GMAC registers
      - description: S32CC GMAC_0_CTRL_STS register

  dma-coherent:
    description:
      Declares GMAC device as DMA coherent

  interrupts:
    description: Common GMAC interrupt

  interrupt-names:
    const: macirq

  clocks:
    items:
      - description: Main GMAC clock
      - description: Peripheral registers clock
      - description: Transmit SGMII clock
      - description: Transmit RGMII clock
      - description: Transmit RMII clock
      - description: Transmit MII clock
      - description: Receive SGMII clock
      - description: Receive RGMII clock
      - description: Receive RMII clock
      - description: Receive MII clock
      - description:
          PTP reference clock. This clock is used for programming the
          Timestamp Addend Register. If not passed then the system
          clock will be used and this is fine on some platforms.

  clock-names:
    items:
      - const: stmmaceth
      - const: pclk
      - const: tx_sgmii
      - const: tx_rgmii
      - const: tx_rmii
      - const: tx_mii
      - const: rx_sgmii
      - const: rx_rgmii
      - const: rx_rmii
      - const: rx_mii
      - const: ptp_ref

  tx-fifo-depth:
    const: 20480
    description: Platform specific configuration has to be 20480.

  rx-fifo-depth:
    const: 20480
    description: Platform specific configuration has to be 20480.

  phy-handle:
    $ref: /schemas/types.yaml#/definitions/phandle
    description:
      The device node referenced by "phy" or "phy-handle" must be a child node
      of the mdio node. See phy.txt for the generic PHY bindings.

  phy:
    $ref: /schemas/types.yaml#/definitions/phandle

  phys:
    description: S32G serdes XPCS for sgmii operation

  phy-names:
    const: gmac_xpcs
    description: S32G serdes XPCS name for sgmii operation

  nvmem-cells:
    minItems: 1
    description:
      Reference to the NVMEM node used for accessing GPRs for GMAC
      configuration.

  nvmem-cell-names:
    items:
      - const: "gmac_phy_intf_sel"

patternProperties:
  "^mdio[@a-f0-9]+$":
    type: object
    description:
      Optional mdio node

    properties:
      compatible:
        const: snps,dwmac-mdio

    required:
      - compatible

    additionalProperties: true

required:
  - dma-coherent
  - compatible
  - reg
  - interrupts
  - interrupt-parent
  - tx-fifo-depth
  - rx-fifo-depth
  - clocks
  - clock-names

additionalProperties: true

examples:
  - |
    #include <dt-bindings/interrupt-controller/arm-gic.h>
    #include <dt-bindings/interrupt-controller/irq.h>
    #include <dt-bindings/phy/phy.h>
    #define S32CC_SCMI_CLK_GMAC0_AXI
    #define S32CC_SCMI_CLK_GMAC0_TX_SGMII
    #define S32CC_SCMI_CLK_GMAC0_TX_RGMII
    #define S32CC_SCMI_CLK_GMAC0_TX_RMII
    #define S32CC_SCMI_CLK_GMAC0_TX_MII
    #define S32CC_SCMI_CLK_GMAC0_RX_SGMII
    #define S32CC_SCMI_CLK_GMAC0_RX_RGMII
    #define S32CC_SCMI_CLK_GMAC0_RX_RMII
    #define S32CC_SCMI_CLK_GMAC0_RX_MII
    #define S32CC_SCMI_CLK_GMAC0_TS
    bus {
      #address-cells = <2>;
      #size-cells = <2>;

      gmac0: ethernet@4033c000 {
        compatible = "nxp,s32cc-dwmac";
        reg = <0x0 0x4033c000 0x0 0x2000>, /* gmac IP */
              <0x0 0x4007c004 0x0 0x4>;    /* GMAC_0_CTRL_STS */
        interrupt-parent = <&gic>;
        interrupts = <GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH>;
        interrupt-names = "macirq";
        tx-fifo-depth = <20480>;
        rx-fifo-depth = <20480>;
        phy-names = "gmac_xpcs";
        phys = <&serdes0 PHY_TYPE_XPCS 0 0>;
        dma-coherent;
        snps,mtl-rx-config = <&mtl_rx_setup>;
        snps,mtl-tx-config = <&mtl_tx_setup>;
        clocks = <&clks S32CC_SCMI_CLK_GMAC0_AXI>,
           <&clks S32CC_SCMI_CLK_GMAC0_AXI>,
           <&clks S32CC_SCMI_CLK_GMAC0_TX_SGMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_TX_RGMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_TX_RMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_TX_MII>,
           <&clks S32CC_SCMI_CLK_GMAC0_RX_SGMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_RX_RGMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_RX_RMII>,
           <&clks S32CC_SCMI_CLK_GMAC0_RX_MII>,
           <&clks S32CC_SCMI_CLK_GMAC0_TS>;
        clock-names = "stmmaceth", "pclk",
                "tx_sgmii", "tx_rgmii",
                "tx_rmii", "tx_mii",
                "rx_sgmii", "rx_rgmii",
                "rx_rmii", "rx_mii",
                "ptp_ref";
        nvmem-cell-names = "gmac_phy_intf_sel";
        nvmem-cells = "<&gmac0_phy_intf_sel>";

        mtl_rx_setup: rx-queues-config {
          snps,rx-queues-to-use = <5>;
          #address-cells = <1>;
          #size-cells = <0>;

          queue0 {
          };

          queue1 {
          };

          queue2 {
          };

          queue3 {
          };

          queue4 {
          };
        };

        mtl_tx_setup: tx-queues-config {
          snps,tx-queues-to-use = <5>;
          #address-cells = <1>;
          #size-cells = <0>;

          queue0 {
          };

          queue1 {
          };

          queue2 {
          };

          queue3 {
          };

          queue4 {
          };
        };

        gmac0_mdio: mdio0 {
          compatible = "snps,dwmac-mdio";
          #address-cells = <1>;
          #size-cells = <0>;
        };
      };
    };
