============================================================
  Generated by:           Genus(TM) Synthesis Solution 19.14-s108_1
  Generated on:           Nov 20 2024  06:26:09 am
  Module:                 symmetricFIR
  Library domain:         SLT
    Domain index:         0
    Technology library:   sky130_fd_sc_hd__ss_n40C_1v60 1.0000000000
  Operating conditions:   ss_n40C_1v60 
  Interconnect mode:      global
  Area mode:              timing library
============================================================


 	 External Delays & Exceptions
	 ---------------------------- 
                             Rise   Fall             Ext Delay             Exception  
     Port      Dir   Clock   Delay  Delay              Object             Object/Type 
--------------------------------------------------------------------------------------
 signal_o[21]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27               N/A 
 signal_o[20]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_121_1         N/A 
 signal_o[19]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_122_1         N/A 
 signal_o[18]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_123_1         N/A 
 signal_o[17]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_124_1         N/A 
 signal_o[16]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_125_1         N/A 
 signal_o[15]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_126_1         N/A 
 signal_o[14]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_127_1         N/A 
 signal_o[13]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_128_1         N/A 
 signal_o[12]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_129_1         N/A 
 signal_o[11]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_130_1         N/A 
 signal_o[10]  out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_131_1         N/A 
 signal_o[9]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_132_1         N/A 
 signal_o[8]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_133_1         N/A 
 signal_o[7]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_134_1         N/A 
 signal_o[6]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_135_1         N/A 
 signal_o[5]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_136_1         N/A 
 signal_o[4]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_137_1         N/A 
 signal_o[3]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_138_1         N/A 
 signal_o[2]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_139_1         N/A 
 signal_o[1]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_140_1         N/A 
 signal_o[0]   out  fir_clk  500.0  500.0  symmetricFIR.sdc_line_27_141_1         N/A 


 	 External Loads 
	 -------------- 
                    Pin Wire Fanout 
     Port      Dir  Cap  Cap  Load  
------------------------------------
 signal_o[21]  out  1.0  1.3        
 signal_o[20]  out  1.0  1.3        
 signal_o[19]  out  1.0  1.3        
 signal_o[18]  out  1.0  1.3        
 signal_o[17]  out  1.0  1.3        
 signal_o[16]  out  1.0  1.3        
 signal_o[15]  out  1.0  1.3        
 signal_o[14]  out  1.0  1.3        
 signal_o[13]  out  1.0  1.3        
 signal_o[12]  out  1.0  1.3        
 signal_o[11]  out  1.0  1.3        
 signal_o[10]  out  1.0  1.3        
 signal_o[9]   out  1.0  1.3        
 signal_o[8]   out  1.0  1.3        
 signal_o[7]   out  1.0  1.3        
 signal_o[6]   out  1.0  1.3        
 signal_o[5]   out  1.0  1.3        
 signal_o[4]   out  1.0  1.3        
 signal_o[3]   out  1.0  1.3        
 signal_o[2]   out  1.0  1.3        
 signal_o[1]   out  1.0  1.3        
 signal_o[0]   out  1.0  1.3        


 	 External Driver/Slew
	 -------------------- 
                   External External                   Timing 
                    Driver   Driver    Slew     Slew    Case   Ideal  
     Port      Dir Max-Rise Max-Fall Max-Rise Max-Fall  Value  Driver 
----------------------------------------------------------------------
 signal_o[21]  out                       81.2     50.0         false  
 signal_o[20]  out                      234.1     60.4         false  
 signal_o[19]  out                      234.1     60.4         false  
 signal_o[18]  out                      234.1     60.4         false  
 signal_o[17]  out                      234.1     60.4         false  
 signal_o[16]  out                      212.0     59.4         false  
 signal_o[15]  out                      234.1     60.4         false  
 signal_o[14]  out                      234.1     60.4         false  
 signal_o[13]  out                      234.0     60.4         false  
 signal_o[12]  out                      234.1     60.4         false  
 signal_o[11]  out                      234.0     63.2         false  
 signal_o[10]  out                      191.8     63.0         false  
 signal_o[9]   out                      234.1     60.4         false  
 signal_o[8]   out                      176.9     58.5         false  
 signal_o[7]   out                      234.1     60.4         false  
 signal_o[6]   out                      233.9     60.4         false  
 signal_o[5]   out                      234.0     65.9         false  
 signal_o[4]   out                      234.0     73.7         false  
 signal_o[3]   out                      234.0     60.9         false  
 signal_o[2]   out                      234.0     70.1         false  
 signal_o[1]   out                       99.5     97.9         false  
 signal_o[0]   out                      234.0     70.1         false  
