#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jul  1 00:52:29 2022
# Process ID: 33192
# Current directory: E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/synth/asynchronous_fifo/asynchronous_fifo.runs/synth_1
# Command line: vivado.exe -log asynchronous_fifo.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source asynchronous_fifo.tcl
# Log file: E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/synth/asynchronous_fifo/asynchronous_fifo.runs/synth_1/asynchronous_fifo.vds
# Journal file: E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/synth/asynchronous_fifo/asynchronous_fifo.runs/synth_1\vivado.jou
# Running On: DESKTOP-73M0EMR, OS: Windows, CPU Frequency: 3696 MHz, CPU Physical cores: 6, Host memory: 34283 MB
#-----------------------------------------------------------
source asynchronous_fifo.tcl -notrace
Command: synth_design -top asynchronous_fifo -part xc7a200tifbv676-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200ti'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25184
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'asynchronous_fifo' [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:25]
	Parameter DATA_SIZE bound to: 11 - type: integer 
	Parameter SYNC_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/Study_Projects/FPGA_MODULE_VHDL/synchronizer/src/synchronizer.vhd:6' bound to instance 'sync_w_to_r' of component 'synchronizer' [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:100]
INFO: [Synth 8-638] synthesizing module 'synchronizer' [E:/Study_Projects/FPGA_MODULE_VHDL/synchronizer/src/synchronizer.vhd:17]
	Parameter DATA_SIZE bound to: 11 - type: integer 
	Parameter SYNC_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'synchronizer' (1#1) [E:/Study_Projects/FPGA_MODULE_VHDL/synchronizer/src/synchronizer.vhd:17]
WARNING: [Synth 8-614] signal 'w_to_r_index_binary' is read in the process but is not in the sensitivity list [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:117]
WARNING: [Synth 8-614] signal 'r_index' is read in the process but is not in the sensitivity list [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:117]
WARNING: [Synth 8-614] signal 'clock_r' is read in the process but is not in the sensitivity list [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:128]
	Parameter DATA_SIZE bound to: 11 - type: integer 
	Parameter SYNC_STAGE bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'synchronizer' declared at 'E:/Study_Projects/FPGA_MODULE_VHDL/synchronizer/src/synchronizer.vhd:6' bound to instance 'sync_r_to_w' of component 'synchronizer' [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:140]
WARNING: [Synth 8-614] signal 'r_to_w_index_binary' is read in the process but is not in the sensitivity list [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:157]
WARNING: [Synth 8-614] signal 'w_index' is read in the process but is not in the sensitivity list [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:157]
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'fifo_ram' declared at 'E:/Study_Projects/FPGA_MODULE_VHDL/fifo_ram/src/fifo_ram.vhd:7' bound to instance 'ram' of component 'fifo_ram' [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:168]
INFO: [Synth 8-638] synthesizing module 'fifo_ram' [E:/Study_Projects/FPGA_MODULE_VHDL/fifo_ram/src/fifo_ram.vhd:25]
	Parameter DATA_DEPTH bound to: 1024 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_ram' (2#1) [E:/Study_Projects/FPGA_MODULE_VHDL/fifo_ram/src/fifo_ram.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'asynchronous_fifo' (3#1) [E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/src/asynchronous_fifo.vhd:25]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tifbv676-1L
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a200tifbv676-1L
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   11 Bit       Adders := 2     
+---XORs : 
	   2 Input     11 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 20    
+---Registers : 
	               11 Bit    Registers := 8     
	                8 Bit    Registers := 1     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asynchronous_fifo | ram/fifo_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name       | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|asynchronous_fifo | ram/fifo_reg | 1 K x 8(NO_CHANGE)     | W |   | 1 K x 8(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+------------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance ram/fifo_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |     2|
|3     |LUT1     |     2|
|4     |LUT2     |    24|
|5     |LUT3     |     8|
|6     |LUT4     |     9|
|7     |LUT5     |     4|
|8     |LUT6     |    14|
|9     |RAMB18E1 |     1|
|10    |FDRE     |    88|
|11    |IBUF     |    14|
|12    |OBUF     |    10|
+------+---------+------+

Report Instance Areas: 
+------+--------------+---------------+------+
|      |Instance      |Module         |Cells |
+------+--------------+---------------+------+
|1     |top           |               |   178|
|2     |  ram         |fifo_ram       |     1|
|3     |  sync_r_to_w |synchronizer   |    33|
|4     |  sync_w_to_r |synchronizer_0 |    30|
+------+--------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.414 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1254.414 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.414 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c4ce78fc
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:27 . Memory (MB): peak = 1254.414 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Study_Projects/FPGA_MODULE_VHDL/asynchronous_fifo/synth/asynchronous_fifo/asynchronous_fifo.runs/synth_1/asynchronous_fifo.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file asynchronous_fifo_utilization_synth.rpt -pb asynchronous_fifo_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jul  1 00:53:03 2022...
