

================================================================
== Vivado HLS Report for 'start_tx'
================================================================
* Date:           Thu Nov 19 12:13:15 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fyp
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a35t-cpg236-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.502 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|      203| 20.000 ns | 2.030 us |    2|  203|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min    |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+
        |grp_enqueue_dequeue_fram_fu_44  |enqueue_dequeue_fram  |        1|      202| 10.000 ns | 2.020 us |    1|  202|   none  |
        +--------------------------------+----------------------+---------+---------+-----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  | URAM|
+-----------------+---------+-------+-------+-------+-----+
|DSP              |        -|      -|      -|      -|    -|
|Expression       |        -|      -|      0|     10|    -|
|FIFO             |        -|      -|      -|      -|    -|
|Instance         |        -|      0|    258|   1425|    -|
|Memory           |        -|      -|      -|      -|    -|
|Multiplexer      |        -|      -|      -|    123|    -|
|Register         |        -|      -|      5|      -|    -|
+-----------------+---------+-------+-------+-------+-----+
|Total            |        0|      0|    263|   1558|    0|
+-----------------+---------+-------+-------+-------+-----+
|Available        |      100|     90|  41600|  20800|    0|
+-----------------+---------+-------+-------+-------+-----+
|Utilization (%)  |        0|      0|   ~0  |      7|    0|
+-----------------+---------+-------+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |            Instance            |        Module        | BRAM_18K| DSP48E|  FF |  LUT | URAM|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |grp_enqueue_dequeue_fram_fu_44  |enqueue_dequeue_fram  |        0|      0|  258|  1425|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+
    |Total                           |                      |        0|      0|  258|  1425|    0|
    +--------------------------------+----------------------+---------+-------+-----+------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+---+----+------------+------------+
    |    Variable Name   | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+---+----+------------+------------+
    |add_ln368_fu_83_p2  |     +    |      0|  0|  10|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+
    |Total               |          |      0|  0|  10|           2|           2|
    +--------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |available_spaces_be_o  |   9|          2|    3|          6|
    |available_spaces_bk_o  |   9|          2|    3|          6|
    |available_spaces_vi_o  |   9|          2|    3|          6|
    |available_spaces_vo_o  |   9|          2|    3|          6|
    |read_pointer_be_o      |   9|          2|    2|          4|
    |read_pointer_bk_o      |   9|          2|    2|          4|
    |read_pointer_vi_o      |   9|          2|    2|          4|
    |read_pointer_vo_o      |   9|          2|    2|          4|
    |write_pointer_be_o     |   9|          2|    2|          4|
    |write_pointer_bk_o     |   9|          2|    2|          4|
    |write_pointer_vi_o     |   9|          2|    2|          4|
    |write_pointer_vo_o     |   9|          2|    2|          4|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  | 123|         27|   29|         59|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+---+----+-----+-----------+
    |                     Name                    | FF| LUT| Bits| Const Bits|
    +---------------------------------------------+---+----+-----+-----------+
    |add_ln368_reg_90                             |  2|   0|    2|          0|
    |ap_CS_fsm                                    |  2|   0|    2|          0|
    |grp_enqueue_dequeue_fram_fu_44_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------+---+----+-----+-----------+
    |Total                                        |  5|   0|    5|          0|
    +---------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+---------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                        |  in |    1| ap_ctrl_hs |       start_tx      | return value |
|ap_rst                        |  in |    1| ap_ctrl_hs |       start_tx      | return value |
|ap_start                      |  in |    1| ap_ctrl_hs |       start_tx      | return value |
|ap_done                       | out |    1| ap_ctrl_hs |       start_tx      | return value |
|ap_idle                       | out |    1| ap_ctrl_hs |       start_tx      | return value |
|ap_ready                      | out |    1| ap_ctrl_hs |       start_tx      | return value |
|current_txop_holder           |  in |    3|   ap_none  | current_txop_holder |    scalar    |
|tx_frame_address0             | out |    7|  ap_memory |       tx_frame      |     array    |
|tx_frame_ce0                  | out |    1|  ap_memory |       tx_frame      |     array    |
|tx_frame_we0                  | out |    1|  ap_memory |       tx_frame      |     array    |
|tx_frame_d0                   | out |    8|  ap_memory |       tx_frame      |     array    |
|tx_frame_q0                   |  in |    8|  ap_memory |       tx_frame      |     array    |
|available_spaces_bk_i         |  in |    3|   ap_ovld  | available_spaces_bk |    pointer   |
|available_spaces_bk_o         | out |    3|   ap_ovld  | available_spaces_bk |    pointer   |
|available_spaces_bk_o_ap_vld  | out |    1|   ap_ovld  | available_spaces_bk |    pointer   |
|write_pointer_bk_i            |  in |    2|   ap_ovld  |   write_pointer_bk  |    pointer   |
|write_pointer_bk_o            | out |    2|   ap_ovld  |   write_pointer_bk  |    pointer   |
|write_pointer_bk_o_ap_vld     | out |    1|   ap_ovld  |   write_pointer_bk  |    pointer   |
|available_spaces_be_i         |  in |    3|   ap_ovld  | available_spaces_be |    pointer   |
|available_spaces_be_o         | out |    3|   ap_ovld  | available_spaces_be |    pointer   |
|available_spaces_be_o_ap_vld  | out |    1|   ap_ovld  | available_spaces_be |    pointer   |
|write_pointer_be_i            |  in |    2|   ap_ovld  |   write_pointer_be  |    pointer   |
|write_pointer_be_o            | out |    2|   ap_ovld  |   write_pointer_be  |    pointer   |
|write_pointer_be_o_ap_vld     | out |    1|   ap_ovld  |   write_pointer_be  |    pointer   |
|available_spaces_vi_i         |  in |    3|   ap_ovld  | available_spaces_vi |    pointer   |
|available_spaces_vi_o         | out |    3|   ap_ovld  | available_spaces_vi |    pointer   |
|available_spaces_vi_o_ap_vld  | out |    1|   ap_ovld  | available_spaces_vi |    pointer   |
|write_pointer_vi_i            |  in |    2|   ap_ovld  |   write_pointer_vi  |    pointer   |
|write_pointer_vi_o            | out |    2|   ap_ovld  |   write_pointer_vi  |    pointer   |
|write_pointer_vi_o_ap_vld     | out |    1|   ap_ovld  |   write_pointer_vi  |    pointer   |
|available_spaces_vo_i         |  in |    3|   ap_ovld  | available_spaces_vo |    pointer   |
|available_spaces_vo_o         | out |    3|   ap_ovld  | available_spaces_vo |    pointer   |
|available_spaces_vo_o_ap_vld  | out |    1|   ap_ovld  | available_spaces_vo |    pointer   |
|write_pointer_vo_i            |  in |    2|   ap_ovld  |   write_pointer_vo  |    pointer   |
|write_pointer_vo_o            | out |    2|   ap_ovld  |   write_pointer_vo  |    pointer   |
|write_pointer_vo_o_ap_vld     | out |    1|   ap_ovld  |   write_pointer_vo  |    pointer   |
|edca_queues_address0          | out |   11|  ap_memory |     edca_queues     |     array    |
|edca_queues_ce0               | out |    1|  ap_memory |     edca_queues     |     array    |
|edca_queues_we0               | out |    1|  ap_memory |     edca_queues     |     array    |
|edca_queues_d0                | out |    8|  ap_memory |     edca_queues     |     array    |
|edca_queues_q0                |  in |    8|  ap_memory |     edca_queues     |     array    |
|read_pointer_bk_i             |  in |    2|   ap_ovld  |   read_pointer_bk   |    pointer   |
|read_pointer_bk_o             | out |    2|   ap_ovld  |   read_pointer_bk   |    pointer   |
|read_pointer_bk_o_ap_vld      | out |    1|   ap_ovld  |   read_pointer_bk   |    pointer   |
|read_pointer_be_i             |  in |    2|   ap_ovld  |   read_pointer_be   |    pointer   |
|read_pointer_be_o             | out |    2|   ap_ovld  |   read_pointer_be   |    pointer   |
|read_pointer_be_o_ap_vld      | out |    1|   ap_ovld  |   read_pointer_be   |    pointer   |
|read_pointer_vi_i             |  in |    2|   ap_ovld  |   read_pointer_vi   |    pointer   |
|read_pointer_vi_o             | out |    2|   ap_ovld  |   read_pointer_vi   |    pointer   |
|read_pointer_vi_o_ap_vld      | out |    1|   ap_ovld  |   read_pointer_vi   |    pointer   |
|read_pointer_vo_i             |  in |    2|   ap_ovld  |   read_pointer_vo   |    pointer   |
|read_pointer_vo_o             | out |    2|   ap_ovld  |   read_pointer_vo   |    pointer   |
|read_pointer_vo_o_ap_vld      | out |    1|   ap_ovld  |   read_pointer_vo   |    pointer   |
+------------------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.44>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%current_txop_holder_s = call i3 @_ssdm_op_Read.ap_auto.i3(i3 %current_txop_holder)" [fyp/edca.c:364]   --->   Operation 3 'read' 'current_txop_holder_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i3 %current_txop_holder_s to i2" [fyp/edca.c:368]   --->   Operation 4 'trunc' 'trunc_ln368' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (1.58ns)   --->   "%add_ln368 = add i2 -1, %trunc_ln368" [fyp/edca.c:368]   --->   Operation 5 'add' 'add_ln368' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.58> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 6 [2/2] (2.85ns)   --->   "%empty = call fastcc i4 @enqueue_dequeue_fram(i1 true, i2 %add_ln368, [100 x i8]* %tx_frame)" [fyp/edca.c:368]   --->   Operation 6 'call' 'empty' <Predicate = true> <Delay = 2.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/2] (0.00ns)   --->   "%empty = call fastcc i4 @enqueue_dequeue_fram(i1 true, i2 %add_ln368, [100 x i8]* %tx_frame)" [fyp/edca.c:368]   --->   Operation 7 'call' 'empty' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "ret void" [fyp/edca.c:376]   --->   Operation 8 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ current_txop_holder]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tx_frame]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ available_spaces_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ available_spaces_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ write_pointer_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ edca_queues]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ read_pointer_bk]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_be]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vi]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ read_pointer_vo]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
current_txop_holder_s (read ) [ 000]
trunc_ln368           (trunc) [ 000]
add_ln368             (add  ) [ 001]
empty                 (call ) [ 000]
ret_ln376             (ret  ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="current_txop_holder">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="current_txop_holder"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_frame">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_frame"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="available_spaces_bk">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_bk"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="write_pointer_bk">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="available_spaces_be">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_be"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="write_pointer_be">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="available_spaces_vi">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vi"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="write_pointer_vi">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="available_spaces_vo">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="available_spaces_vo"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="write_pointer_vo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="write_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="edca_queues">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="edca_queues"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="read_pointer_bk">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_bk"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="read_pointer_be">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_be"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="read_pointer_vi">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vi"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="read_pointer_vo">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="read_pointer_vo"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="enqueue_dequeue_fram"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="current_txop_holder_s_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="3" slack="0"/>
<pin id="40" dir="0" index="1" bw="3" slack="0"/>
<pin id="41" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="current_txop_holder_s/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="grp_enqueue_dequeue_fram_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="4" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="2" slack="0"/>
<pin id="48" dir="0" index="3" bw="8" slack="0"/>
<pin id="49" dir="0" index="4" bw="3" slack="0"/>
<pin id="50" dir="0" index="5" bw="2" slack="0"/>
<pin id="51" dir="0" index="6" bw="3" slack="0"/>
<pin id="52" dir="0" index="7" bw="2" slack="0"/>
<pin id="53" dir="0" index="8" bw="3" slack="0"/>
<pin id="54" dir="0" index="9" bw="2" slack="0"/>
<pin id="55" dir="0" index="10" bw="3" slack="0"/>
<pin id="56" dir="0" index="11" bw="2" slack="0"/>
<pin id="57" dir="0" index="12" bw="8" slack="0"/>
<pin id="58" dir="0" index="13" bw="2" slack="0"/>
<pin id="59" dir="0" index="14" bw="2" slack="0"/>
<pin id="60" dir="0" index="15" bw="2" slack="0"/>
<pin id="61" dir="0" index="16" bw="2" slack="0"/>
<pin id="62" dir="1" index="17" bw="4" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="trunc_ln368_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="3" slack="0"/>
<pin id="81" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln368/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="add_ln368_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="0"/>
<pin id="85" dir="0" index="1" bw="2" slack="0"/>
<pin id="86" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln368/1 "/>
</bind>
</comp>

<comp id="90" class="1005" name="add_ln368_reg_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="2" slack="1"/>
<pin id="92" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln368 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="30" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="0" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="63"><net_src comp="34" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="64"><net_src comp="36" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="65"><net_src comp="2" pin="0"/><net_sink comp="44" pin=3"/></net>

<net id="66"><net_src comp="4" pin="0"/><net_sink comp="44" pin=4"/></net>

<net id="67"><net_src comp="6" pin="0"/><net_sink comp="44" pin=5"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="44" pin=6"/></net>

<net id="69"><net_src comp="10" pin="0"/><net_sink comp="44" pin=7"/></net>

<net id="70"><net_src comp="12" pin="0"/><net_sink comp="44" pin=8"/></net>

<net id="71"><net_src comp="14" pin="0"/><net_sink comp="44" pin=9"/></net>

<net id="72"><net_src comp="16" pin="0"/><net_sink comp="44" pin=10"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="44" pin=11"/></net>

<net id="74"><net_src comp="20" pin="0"/><net_sink comp="44" pin=12"/></net>

<net id="75"><net_src comp="22" pin="0"/><net_sink comp="44" pin=13"/></net>

<net id="76"><net_src comp="24" pin="0"/><net_sink comp="44" pin=14"/></net>

<net id="77"><net_src comp="26" pin="0"/><net_sink comp="44" pin=15"/></net>

<net id="78"><net_src comp="28" pin="0"/><net_sink comp="44" pin=16"/></net>

<net id="82"><net_src comp="38" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="87"><net_src comp="32" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="88"><net_src comp="79" pin="1"/><net_sink comp="83" pin=1"/></net>

<net id="89"><net_src comp="83" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="93"><net_src comp="83" pin="2"/><net_sink comp="90" pin=0"/></net>

<net id="94"><net_src comp="90" pin="1"/><net_sink comp="44" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_frame | {1 2 }
	Port: available_spaces_bk | {1 2 }
	Port: write_pointer_bk | {1 2 }
	Port: available_spaces_be | {1 2 }
	Port: write_pointer_be | {1 2 }
	Port: available_spaces_vi | {1 2 }
	Port: write_pointer_vi | {1 2 }
	Port: available_spaces_vo | {1 2 }
	Port: write_pointer_vo | {1 2 }
	Port: edca_queues | {1 2 }
	Port: read_pointer_bk | {1 2 }
	Port: read_pointer_be | {1 2 }
	Port: read_pointer_vi | {1 2 }
	Port: read_pointer_vo | {1 2 }
 - Input state : 
	Port: start_tx : current_txop_holder | {1 }
	Port: start_tx : tx_frame | {1 2 }
	Port: start_tx : available_spaces_bk | {1 2 }
	Port: start_tx : write_pointer_bk | {1 2 }
	Port: start_tx : available_spaces_be | {1 2 }
	Port: start_tx : write_pointer_be | {1 2 }
	Port: start_tx : available_spaces_vi | {1 2 }
	Port: start_tx : write_pointer_vi | {1 2 }
	Port: start_tx : available_spaces_vo | {1 2 }
	Port: start_tx : write_pointer_vo | {1 2 }
	Port: start_tx : edca_queues | {1 2 }
	Port: start_tx : read_pointer_bk | {1 2 }
	Port: start_tx : read_pointer_be | {1 2 }
	Port: start_tx : read_pointer_vi | {1 2 }
	Port: start_tx : read_pointer_vo | {1 2 }
  - Chain level:
	State 1
		add_ln368 : 1
		empty : 2
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |  DSP48E |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   |  grp_enqueue_dequeue_fram_fu_44  |    0    | 12.5675 |   324   |   1215  |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |          add_ln368_fu_83         |    0    |    0    |    0    |    10   |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   | current_txop_holder_s_read_fu_38 |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   trunc  |         trunc_ln368_fu_79        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    0    | 12.5675 |   324   |   1225  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|add_ln368_reg_90|    2   |
+----------------+--------+
|      Total     |    2   |
+----------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------|------|------|------|--------||---------||---------|
|              Comp              |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------|------|------|------|--------||---------||---------|
| grp_enqueue_dequeue_fram_fu_44 |  p2  |   2  |   2  |    4   ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|
|              Total             |      |      |      |    4   ||  1.664  ||    9    |
|--------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |   12   |   324  |  1225  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |    9   |
|  Register |    -   |    -   |    2   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   14   |   326  |  1234  |
+-----------+--------+--------+--------+--------+
