##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_PWM
		4.2::Critical Path Report for Clock_QD
		4.3::Critical Path Report for CyBUS_CLK
		4.4::Critical Path Report for CyMASTER_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QD:R)
		5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
		5.3::Critical Path Report for (Clock_PWM:R vs. Clock_QD:R)
		5.4::Critical Path Report for (Clock_QD:R vs. Clock_QD:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 8
Clock: Clock_PWM         | Frequency: 61.28 MHz   | Target: 0.10 MHz   | 
Clock: Clock_QD          | Frequency: 43.43 MHz   | Target: 0.01 MHz   | 
Clock: Clock_QD(routed)  | N/A                    | Target: 0.01 MHz   | 
Clock: CyBUS_CLK         | Frequency: 110.04 MHz  | Target: 24.00 MHz  | 
Clock: CyILO             | N/A                    | Target: 0.00 MHz   | 
Clock: CyIMO             | N/A                    | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK      | Frequency: 125.00 MHz  | Target: 24.00 MHz  | 
Clock: CyPLL_OUT         | N/A                    | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_PWM     Clock_PWM      1e+007           9983682     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_PWM     Clock_QD       41666.7          33667       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_QD      Clock_QD       1e+008           99976973    N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK     Clock_QD       41666.7          32579       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name        Clock to Out  Clock Name:Phase    
---------------  ------------  ------------------  
Pin_outs(0)_PAD  32420         CyBUS_CLK:R         
Pin_outs(0)_PAD  31949         Clock_PWM:R         
Pin_outs(1)_PAD  31776         CyBUS_CLK:R         
Pin_outs(1)_PAD  29740         Clock_PWM:R         
Pin_outs(2)_PAD  24339         CyBUS_CLK:R         
Pin_outs(3)_PAD  20941         Clock_QD(routed):R  
Pin_outs(3)_PAD  20941         Clock_QD(routed):F  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_PWM
***************************************
Clock: Clock_PWM
Frequency: 61.28 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9983682p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/main_0     macrocell3      2302   4592  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/q          macrocell3      3350   7942  9983682  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2316  10258  9983682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_QD
**************************************
Clock: Clock_QD
Frequency: 43.43 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99976973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                    99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18797
-------------------------------------   ----- 
End-of-path arrival time (ps)           18797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell4      4106   7606  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell4      3350  10956  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2711  13667  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18797  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18797  99976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 110.04 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Index:Sync:ctrl_reg\/control_0
Path End       : \QD:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QD:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 32579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Index:Sync:ctrl_reg\/busclk                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Index:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  32579  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/main_1        macrocell13    3528   5578  32579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyMASTER_CLK
******************************************
Clock: CyMASTER_CLK
Frequency: 125.00 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_401/q
Path End       : \QD:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 33667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between Clock_PWM Clock_QD)   41667
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_401/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_401/q                              macrocell31   1250   1250  33667  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/main_0  macrocell16   3240   4490  33667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. Clock_QD:R)
**********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Index:Sync:ctrl_reg\/control_0
Path End       : \QD:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QD:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 32579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Index:Sync:ctrl_reg\/busclk                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Index:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  32579  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/main_1        macrocell13    3528   5578  32579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1


5.2::Critical Path Report for (Clock_PWM:R vs. Clock_PWM:R)
***********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9983682p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/main_0     macrocell3      2302   4592  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/q          macrocell3      3350   7942  9983682  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2316  10258  9983682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1


5.3::Critical Path Report for (Clock_PWM:R vs. Clock_QD:R)
**********************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_401/q
Path End       : \QD:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 33667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between Clock_PWM Clock_QD)   41667
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_401/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_401/q                              macrocell31   1250   1250  33667  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/main_0  macrocell16   3240   4490  33667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1


5.4::Critical Path Report for (Clock_QD:R vs. Clock_QD:R)
*********************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99976973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                    99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18797
-------------------------------------   ----- 
End-of-path arrival time (ps)           18797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell4      4106   7606  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell4      3350  10956  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2711  13667  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18797  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18797  99976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Index:Sync:ctrl_reg\/control_0
Path End       : \QD:bQuadDec:quad_A_delayed_0\/main_1
Capture Clock  : \QD:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 32579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Index:Sync:ctrl_reg\/busclk                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Index:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  32579  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/main_1        macrocell13    3528   5578  32579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Index:Sync:ctrl_reg\/control_0
Path End       : \QD:bQuadDec:quad_B_delayed_0\/main_1
Capture Clock  : \QD:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 32579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Index:Sync:ctrl_reg\/busclk                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Index:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  32579  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/main_1        macrocell16    3528   5578  32579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Control_Reg_Index:Sync:ctrl_reg\/control_0
Path End       : \QD:bQuadDec:index_delayed_0\/main_0
Capture Clock  : \QD:bQuadDec:index_delayed_0\/clock_0
Path slack     : 32579p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (CyBUS_CLK:R#2400 vs. Clock_QD:R#2)   41667
- Setup time                                         -3510
--------------------------------------------------   ----- 
End-of-path required time (ps)                       38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5578
-------------------------------------   ---- 
End-of-path arrival time (ps)           5578
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Control_Reg_Index:Sync:ctrl_reg\/busclk                    controlcell4        0      0  RISE       1

Data path
pin name                                     model name    delay     AT  slack  edge  Fanout
-------------------------------------------  ------------  -----  -----  -----  ----  ------
\Control_Reg_Index:Sync:ctrl_reg\/control_0  controlcell4   2050   2050  32579  RISE       1
\QD:bQuadDec:index_delayed_0\/main_0         macrocell19    3528   5578  32579  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_0\/clock_0                      macrocell19         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_401/q
Path End       : \QD:bQuadDec:quad_B_delayed_0\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_0\/clock_0
Path slack     : 33667p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between Clock_PWM Clock_QD)   41667
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4490
-------------------------------------   ---- 
End-of-path arrival time (ps)           4490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_401/clock_0                                            macrocell31         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_401/q                              macrocell31   1250   1250  33667  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/main_0  macrocell16   3240   4490  33667  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Net_406/q
Path End       : \QD:bQuadDec:quad_A_delayed_0\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_delayed_0\/clock_0
Path slack     : 34615p

Capture Clock Arrival Time                                                        0
+ Clock path delay                                                                0
+ Cycle adjust (period of common ancestor clock between Clock_PWM Clock_QD)   41667
- Setup time                                                                  -3510
---------------------------------------------------------------------------   ----- 
End-of-path required time (ps)                                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell25         0      0  RISE       1

Data path
pin name                               model name   delay     AT  slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -----  ----  ------
Net_406/q                              macrocell25   1250   1250  34615  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/main_0  macrocell13   2292   3542  34615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9983682p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10258
-------------------------------------   ----- 
End-of-path arrival time (ps)           10258
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/main_0     macrocell3      2302   4592  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt_final\/q          macrocell3      3350   7942  9983682  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   2316  10258  9983682  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9987967p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5973
-------------------------------------   ---- 
End-of-path arrival time (ps)           5973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q        macrocell22     1250   1250  9987967  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   4723   5973  9987967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9988574p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10926
-------------------------------------   ----- 
End-of-path arrival time (ps)           10926
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q         macrocell22    1250   1250  9987967  RISE       1
\PWM_1:PWMUDB:status_2\/main_0          macrocell1     4023   5273  9988574  RISE       1
\PWM_1:PWMUDB:status_2\/q               macrocell1     3350   8623  9988574  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_2  statusicell1   2303  10926  9988574  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989074p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4866
-------------------------------------   ---- 
End-of-path arrival time (ps)           4866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9988975  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2576   4866  9989074  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989197p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -6060
------------------------------------------------   -------- 
End-of-path required time (ps)                      9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4743
-------------------------------------   ---- 
End-of-path arrival time (ps)           4743
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q        macrocell26     1250   1250  9989197  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   3493   4743  9989197  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9989238p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10262
-------------------------------------   ----- 
End-of-path arrival time (ps)           10262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  9983682  RISE       1
\PWM_2:PWMUDB:status_2\/main_1          macrocell2      2302   4592  9989238  RISE       1
\PWM_2:PWMUDB:status_2\/q               macrocell2      3350   7942  9989238  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  10262  9989238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:runmode_enable\/q
Path End       : Net_401/main_0
Capture Clock  : Net_401/clock_0
Path slack     : 9990418p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6072
-------------------------------------   ---- 
End-of-path arrival time (ps)           6072
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:runmode_enable\/q  macrocell26   1250   1250  9989197  RISE       1
Net_401/main_0                   macrocell31   4822   6072  9990418  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_401/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:runmode_enable\/q
Path End       : Net_406/main_0
Capture Clock  : Net_406/clock_0
Path slack     : 9990514p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:runmode_enable\/q  macrocell22   1250   1250  9987967  RISE       1
Net_406/main_0                   macrocell25   4726   5976  9990514  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_2:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991069  RISE       1
\PWM_2:PWMUDB:prevCompare1\/main_0    macrocell27     2911   5421  9991069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_2:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9991069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991069  RISE       1
\PWM_2:PWMUDB:status_0\/main_1        macrocell28     2911   5421  9991069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_401/main_1
Capture Clock  : Net_401/clock_0
Path slack     : 9991069p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5421
-------------------------------------   ---- 
End-of-path arrival time (ps)           5421
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  9991069  RISE       1
Net_401/main_1                        macrocell31     2911   5421  9991069  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_401/clock_0                                            macrocell31         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_1:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991677p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991677  RISE       1
\PWM_1:PWMUDB:prevCompare1\/main_0    macrocell23     2303   4813  9991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_1:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9991677p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991677  RISE       1
\PWM_1:PWMUDB:status_0\/main_1        macrocell24     2303   4813  9991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_406/main_1
Capture Clock  : Net_406/clock_0
Path slack     : 9991677p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4813
-------------------------------------   ---- 
End-of-path arrival time (ps)           4813
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991677  RISE       1
Net_406/main_1                        macrocell25     2303   4813  9991677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_406/clock_0                                            macrocell25         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb
Path End       : \PWM_2:PWMUDB:up_cnt\/main_2
Capture Clock  : \PWM_2:PWMUDB:up_cnt\/clock_0
Path slack     : 9991754p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4736
-------------------------------------   ---- 
End-of-path arrival time (ps)           4736
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/ce1_comb  datapathcell2   2430   2430  9991754  RISE       1
\PWM_2:PWMUDB:up_cnt\/main_2          macrocell30     2306   4736  9991754  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:up_cnt\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_2:PWMUDB:up_cnt\/main_0
Capture Clock  : \PWM_2:PWMUDB:up_cnt\/clock_0
Path slack     : 9991898p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4592
-------------------------------------   ---- 
End-of-path arrival time (ps)           4592
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:sP8:pwmdp:u0\/clock                          datapathcell2       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:sP8:pwmdp:u0\/z0_comb  datapathcell2   2290   2290  9983682  RISE       1
\PWM_2:PWMUDB:up_cnt\/main_0         macrocell30     2302   4592  9991898  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:up_cnt\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_1\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_1
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9992416p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7084
-------------------------------------   ---- 
End-of-path arrival time (ps)           7084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_1\/clock_0                            macrocell29         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_1\/q               macrocell29    1250   1250  9992416  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_1  statusicell2   5834   7084  9992416  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:prevCompare1\/q
Path End       : \PWM_2:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_2:PWMUDB:status_0\/clock_0
Path slack     : 9992932p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:prevCompare1\/clock_0                        macrocell27         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:prevCompare1\/q   macrocell27   1250   1250  9992932  RISE       1
\PWM_2:PWMUDB:status_0\/main_0  macrocell28   2308   3558  9992932  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:prevCompare1\/q
Path End       : \PWM_1:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_1:PWMUDB:status_0\/clock_0
Path slack     : 9992941p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:prevCompare1\/clock_0                        macrocell23         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:prevCompare1\/q   macrocell23   1250   1250  9992941  RISE       1
\PWM_1:PWMUDB:status_0\/main_0  macrocell24   2299   3549  9992941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:up_cnt\/q
Path End       : \PWM_2:PWMUDB:up_cnt\/main_1
Capture Clock  : \PWM_2:PWMUDB:up_cnt\/clock_0
Path slack     : 9992951p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3539
-------------------------------------   ---- 
End-of-path arrival time (ps)           3539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:up_cnt\/clock_0                              macrocell30         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:up_cnt\/q       macrocell30   1250   1250  9984735  RISE       1
\PWM_2:PWMUDB:up_cnt\/main_1  macrocell30   2289   3539  9992951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:up_cnt\/clock_0                              macrocell30         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_2:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992954p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk1:ctrlreg\/clock                       controlcell2        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell2   1210   1210  9992954  RISE       1
\PWM_2:PWMUDB:runmode_enable\/main_0      macrocell26    2326   3536  9992954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:runmode_enable\/clock_0                      macrocell26         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_1:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                          -3510
------------------------------------------------   -------- 
End-of-path required time (ps)                      9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk1:ctrlreg\/clock                       controlcell1        0      0  RISE       1

Data path
pin name                                  model name    delay     AT    slack  edge  Fanout
----------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992966  RISE       1
\PWM_1:PWMUDB:runmode_enable\/main_0      macrocell22    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:runmode_enable\/clock_0                      macrocell22         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_2:PWMUDB:status_0\/q
Path End       : \PWM_2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995308p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:status_0\/clock_0                            macrocell28         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_2:PWMUDB:status_0\/q               macrocell28    1250   1250  9995308  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2942   4192  9995308  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_2:PWMUDB:genblk8:stsreg\/clock                        statusicell2        0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_1:PWMUDB:status_0\/q
Path End       : \PWM_1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995938p

Capture Clock Arrival Time                                0
+ Clock path delay                                        0
+ Cycle adjust (Clock_PWM:R#1 vs. Clock_PWM:R#2)   10000000
- Setup time                                           -500
------------------------------------------------   -------- 
End-of-path required time (ps)                      9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3562
-------------------------------------   ---- 
End-of-path arrival time (ps)           3562
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:status_0\/clock_0                            macrocell24         0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_1:PWMUDB:status_0\/q               macrocell24    1250   1250  9995938  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2312   3562  9995938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\PWM_1:PWMUDB:genblk8:stsreg\/clock                        statusicell1        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99976973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -4230
----------------------------------------------   --------- 
End-of-path required time (ps)                    99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18797
-------------------------------------   ----- 
End-of-path arrival time (ps)           18797
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell4      4106   7606  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell4      3350  10956  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2711  13667  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/co_msb     datapathcell3   5130  18797  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ci         datapathcell4      0  18797  99976973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99980273p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13667
-------------------------------------   ----- 
End-of-path arrival time (ps)           13667
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell4      4106   7606  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell4      3350  10956  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_0  datapathcell3   2711  13667  99980273  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99980299p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13641
-------------------------------------   ----- 
End-of-path arrival time (ps)           13641
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0         datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i        datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb    datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/main_1                macrocell4      4106   7606  99976973  RISE       1
\QD:Cnt16:CounterUDB:reload\/q                     macrocell4      3350  10956  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_0  datapathcell4   2685  13641  99980299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99980739p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13201
-------------------------------------   ----- 
End-of-path arrival time (ps)           13201
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Net_1203\/q                                    macrocell39     1250   1250  99978753  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/main_2          macrocell8      2580   3830  99978753  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/q               macrocell8      3350   7180  99978753  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_1  datapathcell4   6021  13201  99980739  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99982053p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11887
-------------------------------------   ----- 
End-of-path arrival time (ps)           11887
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Net_1203\/q                                    macrocell39     1250   1250  99978753  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/main_2          macrocell8      2580   3830  99978753  RISE       1
\QD:Cnt16:CounterUDB:count_enable\/q               macrocell8      3350   7180  99978753  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_1  datapathcell3   4707  11887  99982053  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1251\/main_7
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99982780p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13710
-------------------------------------   ----- 
End-of-path arrival time (ps)           13710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q       macrocell44   1250   1250  99982780  RISE       1
\QD:Net_1251_split\/main_4  macrocell37   6240   7490  99982780  RISE       1
\QD:Net_1251_split\/q       macrocell37   3350  10840  99982780  RISE       1
\QD:Net_1251\/main_7        macrocell32   2869  13710  99982780  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99984809p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14691
-------------------------------------   ----- 
End-of-path arrival time (ps)           14691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  99984809  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  99984809  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  99984809  RISE       1
\QD:Cnt16:CounterUDB:status_0\/main_0             macrocell5      2244   5874  99984809  RISE       1
\QD:Cnt16:CounterUDB:status_0\/q                  macrocell5      3350   9224  99984809  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_0     statusicell3    5467  14691  99984809  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99986289p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13211
-------------------------------------   ----- 
End-of-path arrival time (ps)           13211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:status_3\/main_0            macrocell7      4104   7604  99986289  RISE       1
\QD:Cnt16:CounterUDB:status_3\/q                 macrocell7      3350  10954  99986289  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_3    statusicell3    2257  13211  99986289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:bQuadDec:Stsreg\/status_0
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 99986603p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12897
-------------------------------------   ----- 
End-of-path arrival time (ps)           12897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\QD:Net_1251\/q                macrocell32    1250   1250  99984229  RISE       1
\QD:Net_530\/main_1            macrocell9     5361   6611  99986603  RISE       1
\QD:Net_530\/q                 macrocell9     3350   9961  99986603  RISE       1
\QD:bQuadDec:Stsreg\/status_0  statusicell4   2937  12897  99986603  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell4        0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Net_1275\/main_0
Capture Clock  : \QD:Net_1275\/clock_0
Path slack     : 99987119p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9371
-------------------------------------   ---- 
End-of-path arrival time (ps)           9371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  99976973  RISE       1
\QD:Net_1275\/main_0                             macrocell35     5871   9371  99987119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1275\/clock_0                                      macrocell35         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99987500p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12000
-------------------------------------   ----- 
End-of-path arrival time (ps)           12000
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  99978176  RISE       1
\QD:Cnt16:CounterUDB:status_2\/main_0            macrocell6      3005   6395  99987500  RISE       1
\QD:Cnt16:CounterUDB:status_2\/q                 macrocell6      3350   9745  99987500  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_2    statusicell3    2255  12000  99987500  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:bQuadDec:Stsreg\/status_1
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 99987586p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11914
-------------------------------------   ----- 
End-of-path arrival time (ps)           11914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\QD:Net_1251\/q                macrocell32    1250   1250  99984229  RISE       1
\QD:Net_611\/main_1            macrocell10    4385   5635  99987586  RISE       1
\QD:Net_611\/q                 macrocell10    3350   8985  99987586  RISE       1
\QD:bQuadDec:Stsreg\/status_1  statusicell4   2930  11914  99987586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell4        0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1251\/main_4
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99987699p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8791
-------------------------------------   ---- 
End-of-path arrival time (ps)           8791
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q  macrocell44   1250   1250  99982780  RISE       1
\QD:Net_1251\/main_4   macrocell32   7541   8791  99987699  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 99988079p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8411
-------------------------------------   ---- 
End-of-path arrival time (ps)           8411
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:underflow_reg_i\/main_0     macrocell34     4911   8411  99988079  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:underflow_reg_i\/clock_0              macrocell34         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1251\/main_6
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99988294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8196
-------------------------------------   ---- 
End-of-path arrival time (ps)           8196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell46   1250   1250  99983372  RISE       1
\QD:Net_1251\/main_6     macrocell32   6946   8196  99988294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:Net_1251\/main_2
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99988837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7653
-------------------------------------   ---- 
End-of-path arrival time (ps)           7653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  99984042  RISE       1
\QD:Net_1251\/main_2         macrocell32   6403   7653  99988837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1260\/main_6
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99989029p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7461
-------------------------------------   ---- 
End-of-path arrival time (ps)           7461
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell46   1250   1250  99983372  RISE       1
\QD:Net_1260\/main_6     macrocell43   6211   7461  99989029  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1251\/main_5
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99989057p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7433
-------------------------------------   ---- 
End-of-path arrival time (ps)           7433
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell45   1250   1250  99984147  RISE       1
\QD:Net_1251\/main_5     macrocell32   6183   7433  99989057  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:state_0\/main_0
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99989180p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7310
-------------------------------------   ---- 
End-of-path arrival time (ps)           7310
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q               macrocell43   1250   1250  99979359  RISE       1
\QD:bQuadDec:state_0\/main_0  macrocell46   6060   7310  99989180  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1260\/main_4
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99989294p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7196
-------------------------------------   ---- 
End-of-path arrival time (ps)           7196
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q  macrocell44   1250   1250  99982780  RISE       1
\QD:Net_1260\/main_4   macrocell43   5946   7196  99989294  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Net_1275\/main_1
Capture Clock  : \QD:Net_1275\/clock_0
Path slack     : 99989364p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7126
-------------------------------------   ---- 
End-of-path arrival time (ps)           7126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  99978176  RISE       1
\QD:Net_1275\/main_1                             macrocell35     3736   7126  99989364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1275\/clock_0                                      macrocell35         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99989683p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9817
-------------------------------------   ---- 
End-of-path arrival time (ps)           9817
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/z0       datapathcell3    760    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0i      datapathcell4      0    760  99976973  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/z0_comb  datapathcell4   2740   3500  99976973  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/status_1    statusicell3    6317   9817  99989683  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:Net_1260\/main_1
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99989698p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6792
-------------------------------------   ---- 
End-of-path arrival time (ps)           6792
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  99984042  RISE       1
\QD:Net_1260\/main_1         macrocell43   5542   6792  99989698  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1
Path End       : \QD:Cnt16:CounterUDB:prevCompare\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:prevCompare\/clock_0
Path slack     : 99989719p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6771
-------------------------------------   ---- 
End-of-path arrival time (ps)           6771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ce1       datapathcell3   1370   1370  99984809  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1i      datapathcell4      0   1370  99984809  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ce1_comb  datapathcell4   2260   3630  99984809  RISE       1
\QD:Cnt16:CounterUDB:prevCompare\/main_0          macrocell36     3141   6771  99989719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:prevCompare\/clock_0                  macrocell36         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:state_1\/main_0
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99989725p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6765
-------------------------------------   ---- 
End-of-path arrival time (ps)           6765
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q               macrocell43   1250   1250  99979359  RISE       1
\QD:bQuadDec:state_1\/main_0  macrocell45   5515   6765  99989725  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock
Path slack     : 99989848p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4092
-------------------------------------   ---- 
End-of-path arrival time (ps)           4092
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Net_1251\/q                                    macrocell32     1250   1250  99984229  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/cs_addr_2  datapathcell3   2842   4092  99989848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2
Capture Clock  : \QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock
Path slack     : 99989850p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -6060
----------------------------------------------   --------- 
End-of-path required time (ps)                    99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4090
-------------------------------------   ---- 
End-of-path arrival time (ps)           4090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1

Data path
pin name                                           model name     delay     AT     slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Net_1251\/q                                    macrocell32     1250   1250  99984229  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/cs_addr_2  datapathcell4   2840   4090  99989850  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/clock              datapathcell4       0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0
Path End       : \QD:Cnt16:CounterUDB:overflow_reg_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:overflow_reg_i\/clock_0
Path slack     : 99990095p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6395
-------------------------------------   ---- 
End-of-path arrival time (ps)           6395
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/clock              datapathcell3       0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\QD:Cnt16:CounterUDB:sC16:counterdp:u0\/ff0      datapathcell3    670    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/ff0i     datapathcell4      0    670  99978176  RISE       1
\QD:Cnt16:CounterUDB:sC16:counterdp:u1\/f0_comb  datapathcell4   2720   3390  99978176  RISE       1
\QD:Cnt16:CounterUDB:overflow_reg_i\/main_0      macrocell33     3005   6395  99990095  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:overflow_reg_i\/clock_0               macrocell33         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_delayed_0\/q
Path End       : \QD:bQuadDec:index_filt\/main_0
Capture Clock  : \QD:bQuadDec:index_filt\/clock_0
Path slack     : 99990104p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6386
-------------------------------------   ---- 
End-of-path arrival time (ps)           6386
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_delayed_0\/q  macrocell19   1250   1250  99990104  RISE       1
\QD:bQuadDec:index_filt\/main_0  macrocell42   5136   6386  99990104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_delayed_0\/q
Path End       : \QD:bQuadDec:index_delayed_1\/main_0
Capture Clock  : \QD:bQuadDec:index_delayed_1\/clock_0
Path slack     : 99990190p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6300
-------------------------------------   ---- 
End-of-path arrival time (ps)           6300
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_0\/clock_0                      macrocell19         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_delayed_0\/q       macrocell19   1250   1250  99990104  RISE       1
\QD:bQuadDec:index_delayed_1\/main_0  macrocell20   5050   6300  99990190  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_1\/clock_0                      macrocell20         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Net_1203\/main_0
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99990525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name              model name   delay     AT     slack  edge  Fanout
--------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q       macrocell43   1250   1250  99979359  RISE       1
\QD:Net_1203\/main_0  macrocell39   4715   5965  99990525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:error\/main_0
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99990525p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5965
-------------------------------------   ---- 
End-of-path arrival time (ps)           5965
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q             macrocell43   1250   1250  99979359  RISE       1
\QD:bQuadDec:error\/main_0  macrocell44   4715   5965  99990525  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_3
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99990565p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5925
-------------------------------------   ---- 
End-of-path arrival time (ps)           5925
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q       macrocell41   1250   1250  99985747  RISE       1
\QD:bQuadDec:quad_B_filt\/main_3  macrocell41   4675   5925  99990565  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1260\/main_5
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99990670p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5820
-------------------------------------   ---- 
End-of-path arrival time (ps)           5820
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell45   1250   1250  99984147  RISE       1
\QD:Net_1260\/main_5     macrocell43   4570   5820  99990670  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1203\/main_3
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99990723p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  99985747  RISE       1
\QD:Net_1203\/main_3         macrocell39   4517   5767  99990723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:error\/main_2
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99990723p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5767
-------------------------------------   ---- 
End-of-path arrival time (ps)           5767
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  99985747  RISE       1
\QD:bQuadDec:error\/main_2   macrocell44   4517   5767  99990723  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:state_0\/main_3
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99990732p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5758
-------------------------------------   ---- 
End-of-path arrival time (ps)           5758
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q         macrocell44   1250   1250  99982780  RISE       1
\QD:bQuadDec:state_0\/main_3  macrocell46   4508   5758  99990732  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:Net_1203\/main_5
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99990733p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name               model name   delay     AT     slack  edge  Fanout
---------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q  macrocell44   1250   1250  99982780  RISE       1
\QD:Net_1203\/main_5   macrocell39   4507   5757  99990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:error\/main_3
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99990733p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5757
-------------------------------------   ---- 
End-of-path arrival time (ps)           5757
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q       macrocell44   1250   1250  99982780  RISE       1
\QD:bQuadDec:error\/main_3  macrocell44   4507   5757  99990733  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:state_1\/main_2
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99990741p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5749
-------------------------------------   ---- 
End-of-path arrival time (ps)           5749
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  99985747  RISE       1
\QD:bQuadDec:state_1\/main_2  macrocell45   4499   5749  99990741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:bQuadDec:state_0\/main_2
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99990742p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5748
-------------------------------------   ---- 
End-of-path arrival time (ps)           5748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q   macrocell41   1250   1250  99985747  RISE       1
\QD:bQuadDec:state_0\/main_2  macrocell46   4498   5748  99990742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:state_1\/main_3
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99990844p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5646
-------------------------------------   ---- 
End-of-path arrival time (ps)           5646
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q         macrocell44   1250   1250  99982780  RISE       1
\QD:bQuadDec:state_1\/main_3  macrocell45   4396   5646  99990844  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1251\/main_3
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99991083p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5407
-------------------------------------   ---- 
End-of-path arrival time (ps)           5407
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  99985747  RISE       1
\QD:Net_1251\/main_3         macrocell32   4157   5407  99991083  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_filt\/q
Path End       : \QD:Net_1260\/main_2
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99991122p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5368
-------------------------------------   ---- 
End-of-path arrival time (ps)           5368
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_filt\/q  macrocell41   1250   1250  99985747  RISE       1
\QD:Net_1260\/main_2         macrocell43   4118   5368  99991122  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Net_1251\/main_1
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99991284p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name              model name   delay     AT     slack  edge  Fanout
--------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q       macrocell43   1250   1250  99979359  RISE       1
\QD:Net_1251\/main_1  macrocell32   3956   5206  99991284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_0\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99991386p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5104
-------------------------------------   ---- 
End-of-path arrival time (ps)           5104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_delayed_0\/q  macrocell16   1250   1250  99991386  RISE       1
\QD:bQuadDec:quad_B_filt\/main_0  macrocell41   3854   5104  99991386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_0\/q
Path End       : \QD:bQuadDec:quad_B_delayed_1\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_1\/clock_0
Path slack     : 99991397p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5093
-------------------------------------   ---- 
End-of-path arrival time (ps)           5093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_0\/clock_0                     macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_delayed_0\/q       macrocell16   1250   1250  99991386  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/main_0  macrocell17   3843   5093  99991397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell17         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:error\/q
Path End       : \QD:bQuadDec:Stsreg\/status_3
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 99991578p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7922
-------------------------------------   ---- 
End-of-path arrival time (ps)           7922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\QD:bQuadDec:error\/q          macrocell44    1250   1250  99982780  RISE       1
\QD:bQuadDec:Stsreg\/status_3  statusicell4   6672   7922  99991578  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell4        0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_filt\/q
Path End       : \QD:Net_1203\/main_4
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99991708p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4782
-------------------------------------   ---- 
End-of-path arrival time (ps)           4782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_filt\/q  macrocell42   1250   1250  99991708  RISE       1
\QD:Net_1203\/main_4        macrocell39   3532   4782  99991708  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:Net_1203\/main_6
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99991834p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q  macrocell45   1250   1250  99984147  RISE       1
\QD:Net_1203\/main_6     macrocell39   3406   4656  99991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:error\/main_4
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99991834p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4656
-------------------------------------   ---- 
End-of-path arrival time (ps)           4656
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q     macrocell45   1250   1250  99984147  RISE       1
\QD:bQuadDec:error\/main_4  macrocell44   3406   4656  99991834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:state_1\/main_4
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99991837p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4653
-------------------------------------   ---- 
End-of-path arrival time (ps)           4653
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q       macrocell45   1250   1250  99984147  RISE       1
\QD:bQuadDec:state_1\/main_4  macrocell45   3403   4653  99991837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:state_1\/main_5
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99991839p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4651
-------------------------------------   ---- 
End-of-path arrival time (ps)           4651
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q       macrocell46   1250   1250  99983372  RISE       1
\QD:bQuadDec:state_1\/main_5  macrocell45   3401   4651  99991839  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:state_0\/main_5
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99991840p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4650
-------------------------------------   ---- 
End-of-path arrival time (ps)           4650
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q       macrocell46   1250   1250  99983372  RISE       1
\QD:bQuadDec:state_0\/main_5  macrocell46   3400   4650  99991840  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_1\/q
Path End       : \QD:bQuadDec:state_0\/main_4
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99991973p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4517
-------------------------------------   ---- 
End-of-path arrival time (ps)           4517
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_1\/q       macrocell45   1250   1250  99984147  RISE       1
\QD:bQuadDec:state_0\/main_4  macrocell46   3267   4517  99991973  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:Net_1203\/main_7
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99991990p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                 model name   delay     AT     slack  edge  Fanout
-----------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q  macrocell46   1250   1250  99983372  RISE       1
\QD:Net_1203\/main_7     macrocell39   3250   4500  99991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:state_0\/q
Path End       : \QD:bQuadDec:error\/main_5
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99991990p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4500
-------------------------------------   ---- 
End-of-path arrival time (ps)           4500
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:state_0\/q     macrocell46   1250   1250  99983372  RISE       1
\QD:bQuadDec:error\/main_5  macrocell44   3250   4500  99991990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:bQuadDec:Stsreg\/status_2
Capture Clock  : \QD:bQuadDec:Stsreg\/clock
Path slack     : 99992147p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                          -500
----------------------------------------------   --------- 
End-of-path required time (ps)                    99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7353
-------------------------------------   ---- 
End-of-path arrival time (ps)           7353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name                       model name    delay     AT     slack  edge  Fanout
-----------------------------  ------------  -----  -----  --------  ----  ------
\QD:Net_1260\/q                macrocell43    1250   1250  99979359  RISE       1
\QD:bQuadDec:Stsreg\/status_2  statusicell4   6103   7353  99992147  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:Stsreg\/clock                                 statusicell4        0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:Net_1203\/main_2
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99992160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  99984042  RISE       1
\QD:Net_1203\/main_2         macrocell39   3080   4330  99992160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:error\/main_1
Capture Clock  : \QD:bQuadDec:error\/clock_0
Path slack     : 99992160p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4330
-------------------------------------   ---- 
End-of-path arrival time (ps)           4330
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q  macrocell40   1250   1250  99984042  RISE       1
\QD:bQuadDec:error\/main_1   macrocell44   3080   4330  99992160  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:error\/clock_0                                macrocell44         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:state_0\/main_1
Capture Clock  : \QD:bQuadDec:state_0\/clock_0
Path slack     : 99992167p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4323
-------------------------------------   ---- 
End-of-path arrival time (ps)           4323
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  99984042  RISE       1
\QD:bQuadDec:state_0\/main_1  macrocell46   3073   4323  99992167  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_0\/clock_0                              macrocell46         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_delayed_1\/q
Path End       : \QD:bQuadDec:index_delayed_2\/main_0
Capture Clock  : \QD:bQuadDec:index_delayed_2\/clock_0
Path slack     : 99992218p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4272
-------------------------------------   ---- 
End-of-path arrival time (ps)           4272
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_delayed_1\/q       macrocell20   1250   1250  99992218  RISE       1
\QD:bQuadDec:index_delayed_2\/main_0  macrocell21   3022   4272  99992218  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_2\/clock_0                      macrocell21         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_delayed_1\/q
Path End       : \QD:bQuadDec:index_filt\/main_1
Capture Clock  : \QD:bQuadDec:index_filt\/clock_0
Path slack     : 99992238p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4252
-------------------------------------   ---- 
End-of-path arrival time (ps)           4252
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_1\/clock_0                      macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_delayed_1\/q  macrocell20   1250   1250  99992218  RISE       1
\QD:bQuadDec:index_filt\/main_1  macrocell42   3002   4252  99992238  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_3
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q       macrocell40   1250   1250  99984042  RISE       1
\QD:bQuadDec:quad_A_filt\/main_3  macrocell40   2955   4205  99992285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_filt\/q
Path End       : \QD:bQuadDec:state_1\/main_1
Capture Clock  : \QD:bQuadDec:state_1\/clock_0
Path slack     : 99992285p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4205
-------------------------------------   ---- 
End-of-path arrival time (ps)           4205
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1

Data path
pin name                      model name   delay     AT     slack  edge  Fanout
----------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_filt\/q   macrocell40   1250   1250  99984042  RISE       1
\QD:bQuadDec:state_1\/main_1  macrocell45   2955   4205  99992285  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:state_1\/clock_0                              macrocell45         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_0\/q
Path End       : \QD:bQuadDec:quad_A_delayed_1\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_delayed_1\/clock_0
Path slack     : 99992324p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_delayed_0\/q       macrocell13   1250   1250  99992324  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/main_0  macrocell14   2916   4166  99992324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell14         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_0\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992324p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4166
-------------------------------------   ---- 
End-of-path arrival time (ps)           4166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_0\/clock_0                     macrocell13         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_delayed_0\/q  macrocell13   1250   1250  99992324  RISE       1
\QD:bQuadDec:quad_A_filt\/main_0  macrocell40   2916   4166  99992324  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Net_1260\/main_0
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99992338p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name              model name   delay     AT     slack  edge  Fanout
--------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1260\/q       macrocell43   1250   1250  99979359  RISE       1
\QD:Net_1260\/main_0  macrocell43   2902   4152  99992338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1251\/q
Path End       : \QD:Net_1251\/main_0
Capture Clock  : \QD:Net_1251\/clock_0
Path slack     : 99992408p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4082
-------------------------------------   ---- 
End-of-path arrival time (ps)           4082
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1

Data path
pin name              model name   delay     AT     slack  edge  Fanout
--------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1251\/q       macrocell32   1250   1250  99984229  RISE       1
\QD:Net_1251\/main_0  macrocell32   2832   4082  99992408  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1251\/clock_0                                      macrocell32         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_filt\/q
Path End       : \QD:bQuadDec:index_filt\/main_3
Capture Clock  : \QD:bQuadDec:index_filt\/clock_0
Path slack     : 99992618p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3872
-------------------------------------   ---- 
End-of-path arrival time (ps)           3872
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_filt\/q       macrocell42   1250   1250  99991708  RISE       1
\QD:bQuadDec:index_filt\/main_3  macrocell42   2622   3872  99992618  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_filt\/q
Path End       : \QD:Net_1260\/main_3
Capture Clock  : \QD:Net_1260\/clock_0
Path slack     : 99992623p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3867
-------------------------------------   ---- 
End-of-path arrival time (ps)           3867
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_filt\/q  macrocell42   1250   1250  99991708  RISE       1
\QD:Net_1260\/main_3        macrocell43   2617   3867  99992623  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Net_1203\/main_1
Capture Clock  : \QD:Net_1203\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1

Data path
pin name              model name   delay     AT     slack  edge  Fanout
--------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1203\/q       macrocell39   1250   1250  99978753  RISE       1
\QD:Net_1203\/main_1  macrocell39   2581   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1203\/q
Path End       : \QD:Cnt16:CounterUDB:count_stored_i\/main_0
Capture Clock  : \QD:Cnt16:CounterUDB:count_stored_i\/clock_0
Path slack     : 99992660p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3830
-------------------------------------   ---- 
End-of-path arrival time (ps)           3830
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1203\/clock_0                                      macrocell39         0      0  RISE       1

Data path
pin name                                     model name   delay     AT     slack  edge  Fanout
-------------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:Net_1203\/q                              macrocell39   1250   1250  99978753  RISE       1
\QD:Cnt16:CounterUDB:count_stored_i\/main_0  macrocell38   2580   3830  99992660  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:count_stored_i\/clock_0               macrocell38         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_2\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_2
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992926p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/clock_0                     macrocell18         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_delayed_2\/q  macrocell18   1250   1250  99992926  RISE       1
\QD:bQuadDec:quad_B_filt\/main_2  macrocell41   2314   3564  99992926  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_1\/q
Path End       : \QD:bQuadDec:quad_B_delayed_2\/main_0
Capture Clock  : \QD:bQuadDec:quad_B_delayed_2\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_delayed_1\/q       macrocell17   1250   1250  99992937  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/main_0  macrocell18   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_2\/clock_0                     macrocell18         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_B_delayed_1\/q
Path End       : \QD:bQuadDec:quad_B_filt\/main_1
Capture Clock  : \QD:bQuadDec:quad_B_filt\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_delayed_1\/clock_0                     macrocell17         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_B_delayed_1\/q  macrocell17   1250   1250  99992937  RISE       1
\QD:bQuadDec:quad_B_filt\/main_1  macrocell41   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_B_filt\/clock_0                          macrocell41         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_2\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_2
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992937p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3553
-------------------------------------   ---- 
End-of-path arrival time (ps)           3553
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/clock_0                     macrocell15         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_delayed_2\/q  macrocell15   1250   1250  99992937  RISE       1
\QD:bQuadDec:quad_A_filt\/main_2  macrocell40   2303   3553  99992937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_1\/q
Path End       : \QD:bQuadDec:quad_A_delayed_2\/main_0
Capture Clock  : \QD:bQuadDec:quad_A_delayed_2\/clock_0
Path slack     : 99992939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_delayed_1\/q       macrocell14   1250   1250  99992939  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/main_0  macrocell15   2301   3551  99992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_2\/clock_0                     macrocell15         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:quad_A_delayed_1\/q
Path End       : \QD:bQuadDec:quad_A_filt\/main_1
Capture Clock  : \QD:bQuadDec:quad_A_filt\/clock_0
Path slack     : 99992939p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_delayed_1\/clock_0                     macrocell14         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:quad_A_delayed_1\/q  macrocell14   1250   1250  99992939  RISE       1
\QD:bQuadDec:quad_A_filt\/main_1  macrocell40   2301   3551  99992939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:quad_A_filt\/clock_0                          macrocell40         0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:bQuadDec:index_delayed_2\/q
Path End       : \QD:bQuadDec:index_filt\/main_2
Capture Clock  : \QD:bQuadDec:index_filt\/clock_0
Path slack     : 99992942p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Setup time                                         -3510
----------------------------------------------   --------- 
End-of-path required time (ps)                    99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_delayed_2\/clock_0                      macrocell21         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\QD:bQuadDec:index_delayed_2\/q  macrocell21   1250   1250  99992942  RISE       1
\QD:bQuadDec:index_filt\/main_2  macrocell42   2298   3548  99992942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:bQuadDec:index_filt\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \QD:Net_1260\/q
Path End       : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/reset
Capture Clock  : \QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 99995252p

Capture Clock Arrival Time                               0
+ Clock path delay                                       0
+ Cycle adjust (Clock_QD:R#1 vs. Clock_QD:R#2)   100000000
- Recovery time                                          0
----------------------------------------------   --------- 
End-of-path required time (ps)                   100000000

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4748
-------------------------------------   ---- 
End-of-path arrival time (ps)           4748
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Net_1260\/clock_0                                      macrocell43         0      0  RISE       1

Data path
pin name                                    model name    delay     AT     slack  edge  Fanout
------------------------------------------  ------------  -----  -----  --------  ----  ------
\QD:Net_1260\/q                             macrocell43    1250   1250  99979359  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/reset  statusicell3   3498   4748  99995252  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\QD:Cnt16:CounterUDB:sSTSReg:stsreg\/clock                 statusicell3        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

