<!DOCTYPE html><html>
<head><link rel="stylesheet" href="https://maxcdn.bootstrapcdn.com/bootstrap/3.3.7/css/bootstrap.min.css">
<link rel="stylesheet" href="styles/intel_table_styles.css"></head>
<body>
<h3>Intel&reg; Microarchitecture code named Knights Landing Events</h3> This section provides reference for hardware events that can be monitored for the CPU(s):<p>
<li>Intel&reg; Xeon Phi&#8482 coprocessor</li><p>
<table class="table table-responsive">
	<tr>
		<th>EventName</th>
		<th>Description</th>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.ALL_BRANCHES">BR_INST_RETIRED.ALL_BRANCHES</span></td>
		<td>Counts the number of branch instructions retired</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.JCC">BR_INST_RETIRED.JCC</span></td>
		<td>Counts the number of branch instructions retired that were conditional jumps.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.TAKEN_JCC">BR_INST_RETIRED.TAKEN_JCC</span></td>
		<td>Counts the number of branch instructions retired that were taken conditional jumps.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.CALL">BR_INST_RETIRED.CALL</span></td>
		<td>Counts the number of near CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.REL_CALL">BR_INST_RETIRED.REL_CALL</span></td>
		<td>Counts the number of near relative CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.IND_CALL">BR_INST_RETIRED.IND_CALL</span></td>
		<td>Counts the number of near indirect CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.RETURN">BR_INST_RETIRED.RETURN</span></td>
		<td>Counts the number of near RET branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NON_RETURN_IND">BR_INST_RETIRED.NON_RETURN_IND</span></td>
		<td>Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.FAR_BRANCH">BR_INST_RETIRED.FAR_BRANCH</span></td>
		<td>Counts the number of far branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.ALL_BRANCHES_PS">BR_INST_RETIRED.ALL_BRANCHES_PS</span></td>
		<td>Counts the number of branch instructions retired (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.JCC_PS">BR_INST_RETIRED.JCC_PS</span></td>
		<td>Counts the number of branch instructions retired that were conditional jumps. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.TAKEN_JCC_PS">BR_INST_RETIRED.TAKEN_JCC_PS</span></td>
		<td>Counts the number of branch instructions retired that were conditional jumps and predicted taken. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.CALL_PS">BR_INST_RETIRED.CALL_PS</span></td>
		<td>Counts the number of near CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.REL_CALL_PS">BR_INST_RETIRED.REL_CALL_PS</span></td>
		<td>Counts the number of near relative CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.IND_CALL_PS">BR_INST_RETIRED.IND_CALL_PS</span></td>
		<td>Counts the number of near indirect CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.RETURN_PS">BR_INST_RETIRED.RETURN_PS</span></td>
		<td>Counts the number of near RET branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.NON_RETURN_IND_PS">BR_INST_RETIRED.NON_RETURN_IND_PS</span></td>
		<td>Counts the number of branch instructions retired that were near indirect CALL or near indirect JMP. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_INST_RETIRED.FAR_BRANCH_PS">BR_INST_RETIRED.FAR_BRANCH_PS</span></td>
		<td>Counts the number of far branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.ALL_BRANCHES">BR_MISP_RETIRED.ALL_BRANCHES</span></td>
		<td>Counts the number of mispredicted branch instructions retired</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.JCC">BR_MISP_RETIRED.JCC</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were conditional jumps.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.TAKEN_JCC">BR_MISP_RETIRED.TAKEN_JCC</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were taken conditional jumps.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.IND_CALL">BR_MISP_RETIRED.IND_CALL</span></td>
		<td>Counts the number of mispredicted near indirect CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.RETURN">BR_MISP_RETIRED.RETURN</span></td>
		<td>Counts the number of mispredicted near RET branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.NON_RETURN_IND">BR_MISP_RETIRED.NON_RETURN_IND</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were near indirect CALL or near indirect JMP.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.ALL_BRANCHES_PS">BR_MISP_RETIRED.ALL_BRANCHES_PS</span></td>
		<td>Counts the number of mispredicted branch instructions retired (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.JCC_PS">BR_MISP_RETIRED.JCC_PS</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were conditional jumps. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.TAKEN_JCC_PS">BR_MISP_RETIRED.TAKEN_JCC_PS</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were conditional jumps and predicted taken. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.IND_CALL_PS">BR_MISP_RETIRED.IND_CALL_PS</span></td>
		<td>Counts the number of mispredicted near indirect CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.RETURN_PS">BR_MISP_RETIRED.RETURN_PS</span></td>
		<td>Counts the number of mispredicted near RET branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.NON_RETURN_IND_PS">BR_MISP_RETIRED.NON_RETURN_IND_PS</span></td>
		<td>Counts the number of mispredicted branch instructions retired that were near indirect CALL or near indirect JMP. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.MS">UOPS_RETIRED.MS</span></td>
		<td>This event counts the number of micro-ops retired that were supplied from MSROM.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.ALL">UOPS_RETIRED.ALL</span></td>
		<td>This event counts the number of micro-ops (uops) retired. The processor decodes complex macro instructions into a sequence of simpler uops. Most instructions are composed of one or two uops. Some instructions are decoded into longer sequences such as repeat instructions, floating point transcendental instructions, and assists. </td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.SCALAR_SIMD">UOPS_RETIRED.SCALAR_SIMD</span></td>
		<td>This event is defined at the micro-op level and not instruction level. Most instructions are implemented with one micro-op but not all.</td>
	</tr>
	<tr>
		<td><span id="UOPS_RETIRED.PACKED_SIMD">UOPS_RETIRED.PACKED_SIMD</span></td>
		<td>The length of the packed operation (128bits, 256bits or 512bits) is not taken into account when updating the counter; all count the same (+1). 
Mask (k) registers are ignored. For example: a micro-op operating with a mask that only enables one element or even zero elements will still trigger this counter (+1)
This event is defined at the micro-op level and not instruction level. Most instructions are implemented with one micro-op but not all.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.SMC">MACHINE_CLEARS.SMC</span></td>
		<td>Counts the number of times that the machine clears due to program modifying data within 1K of a recently fetched code page</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.MEMORY_ORDERING">MACHINE_CLEARS.MEMORY_ORDERING</span></td>
		<td>Counts the number of times the machine clears due to memory ordering hazards</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.FP_ASSIST">MACHINE_CLEARS.FP_ASSIST</span></td>
		<td>This event counts the number of times that the pipeline stalled due to FP operations needing assists.</td>
	</tr>
	<tr>
		<td><span id="MACHINE_CLEARS.ALL">MACHINE_CLEARS.ALL</span></td>
		<td>Counts all machine clears</td>
	</tr>
	<tr>
		<td><span id="NO_ALLOC_CYCLES.ROB_FULL">NO_ALLOC_CYCLES.ROB_FULL</span></td>
		<td>Counts the number of core cycles when no micro-ops are allocated and the ROB is full</td>
	</tr>
	<tr>
		<td><span id="NO_ALLOC_CYCLES.MISPREDICTS">NO_ALLOC_CYCLES.MISPREDICTS</span></td>
		<td>This event counts the number of core cycles when no uops are allocated and the alloc pipe is stalled waiting for a mispredicted branch to retire.</td>
	</tr>
	<tr>
		<td><span id="NO_ALLOC_CYCLES.RAT_STALL">NO_ALLOC_CYCLES.RAT_STALL</span></td>
		<td>Counts the number of core cycles when no micro-ops are allocated and a RATstall (caused by reservation station full) is asserted.  </td>
	</tr>
	<tr>
		<td><span id="NO_ALLOC_CYCLES.NOT_DELIVERED">NO_ALLOC_CYCLES.NOT_DELIVERED</span></td>
		<td>This event counts the number of core cycles when no uops are allocated, the instruction queue is empty and the alloc pipe is stalled waiting for instructions to be fetched.</td>
	</tr>
	<tr>
		<td><span id="NO_ALLOC_CYCLES.ALL">NO_ALLOC_CYCLES.ALL</span></td>
		<td>Counts the total number of core cycles when no micro-ops are allocated for any reason.</td>
	</tr>
	<tr>
		<td><span id="RS_FULL_STALL.MEC">RS_FULL_STALL.MEC</span></td>
		<td>Counts the number of core cycles when allocation pipeline is stalled and is waiting for a free MEC reservation station entry.</td>
	</tr>
	<tr>
		<td><span id="RS_FULL_STALL.ALL">RS_FULL_STALL.ALL</span></td>
		<td>Counts the total number of core cycles allocation pipeline is stalled when any one of the reservation stations is full.</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.ANY_P">INST_RETIRED.ANY_P</span></td>
		<td>Counts the total number of instructions retired</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.ANY_PS">INST_RETIRED.ANY_PS</span></td>
		<td>Counts the number of instructions retired (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="CYCLES_DIV_BUSY.ALL">CYCLES_DIV_BUSY.ALL</span></td>
		<td>This event counts cycles when the divider is busy. More specifically cycles when the divide unit is unable to accept a new divide uop because it is busy processing a previously dispatched uop. The cycles will be counted irrespective of whether or not another divide uop is waiting to enter the divide unit (from the RS). This event counts integer divides, x87 divides, divss, divsd, sqrtss, sqrtsd event and does not count vector divides.</td>
	</tr>
	<tr>
		<td><span id="INST_RETIRED.ANY">INST_RETIRED.ANY</span></td>
		<td>This event counts the number of instructions that retire.  For instructions that consist of multiple micro-ops, this event counts exactly once, as the last micro-op of the instruction retires.  The event continues counting while instructions retire, including during interrupt service routines caused by hardware interrupts, faults or traps.</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD_P">CPU_CLK_UNHALTED.THREAD_P</span></td>
		<td>Counts the number of unhalted core clock cycles</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.REF">CPU_CLK_UNHALTED.REF</span></td>
		<td>Counts the number of unhalted reference clock cycles</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.THREAD">CPU_CLK_UNHALTED.THREAD</span></td>
		<td>This event counts the number of core cycles while the thread is not in a halt state. The thread enters the halt state when it is running the HLT instruction. This event is a component in many key event ratios. The core frequency may change from time to time due to transitions associated with Enhanced Intel SpeedStep Technology or TM2. For this reason this event may have a changing ratio with regards to time. When the core frequency is constant, this event can approximate elapsed time while the core was not in the halt state. It is counted on a dedicated fixed counter
</td>
	</tr>
	<tr>
		<td><span id="CPU_CLK_UNHALTED.REF_TSC">CPU_CLK_UNHALTED.REF_TSC</span></td>
		<td>Fixed Counter: Counts the number of unhalted reference clock cycles</td>
	</tr>
	<tr>
		<td><span id="L2_REQUESTS_REJECT.ALL">L2_REQUESTS_REJECT.ALL</span></td>
		<td>Counts the number of MEC requests from the L2Q that reference a cache line (cacheable requests) excluding SW prefetches filling only to L2 cache and L1 evictions (automatically excludes L2HWP, UC, WC) that were rejected - Multiple repeated rejects should be counted multiple times</td>
	</tr>
	<tr>
		<td><span id="CORE_REJECT_L2Q.ALL">CORE_REJECT_L2Q.ALL</span></td>
		<td>Counts the number of MEC requests that were not accepted into the L2Q because of any L2  queue reject condition. There is no concept of at-ret here. It might include requests due to instructions in the speculative path.</td>
	</tr>
	<tr>
		<td><span id="L2_PREFETCHER.ALLOC_XQ">L2_PREFETCHER.ALLOC_XQ</span></td>
		<td>Counts the number of L2HWP allocated into XQ GP</td>
	</tr>
	<tr>
		<td><span id="L2_REQUESTS.REFERENCE">L2_REQUESTS.REFERENCE</span></td>
		<td>Counts the total number of L2 cache references.</td>
	</tr>
	<tr>
		<td><span id="L2_REQUESTS.MISS">L2_REQUESTS.MISS</span></td>
		<td>Counts the number of L2 cache misses</td>
	</tr>
	<tr>
		<td><span id="ICACHE.ACCESSES">ICACHE.ACCESSES</span></td>
		<td>Counts all instruction fetches, including uncacheable fetches.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.HIT">ICACHE.HIT</span></td>
		<td>Counts all instruction fetches that hit the instruction cache.</td>
	</tr>
	<tr>
		<td><span id="ICACHE.MISSES">ICACHE.MISSES</span></td>
		<td>Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.</td>
	</tr>
	<tr>
		<td><span id="FETCH_STALL.ICACHE_FILL_PENDING_CYCLES">FETCH_STALL.ICACHE_FILL_PENDING_CYCLES</span></td>
		<td>This event counts the number of core cycles the fetch stalls because of an icache miss. This is a cumulative count of cycles the NIP stalled for all icache misses. </td>
	</tr>
	<tr>
		<td><span id="BACLEARS.ALL">BACLEARS.ALL</span></td>
		<td>Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.</td>
	</tr>
	<tr>
		<td><span id="BACLEARS.RETURN">BACLEARS.RETURN</span></td>
		<td>Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end.</td>
	</tr>
	<tr>
		<td><span id="BACLEARS.COND">BACLEARS.COND</span></td>
		<td>Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end.</td>
	</tr>
	<tr>
		<td><span id="MS_DECODED.MS_ENTRY">MS_DECODED.MS_ENTRY</span></td>
		<td>Counts the number of times the MSROM starts a flow of uops.</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LD_BLOCK_ST_FORWARD">RECYCLEQ.LD_BLOCK_ST_FORWARD</span></td>
		<td>Counts the number of occurrences a retired load gets blocked because its address partially overlaps with a store</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LD_BLOCK_STD_NOTREADY">RECYCLEQ.LD_BLOCK_STD_NOTREADY</span></td>
		<td>Counts the number of occurrences a retired load gets blocked because its address overlaps with a store whose data is not ready</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.ST_SPLITS">RECYCLEQ.ST_SPLITS</span></td>
		<td>This event counts the number of retired store that experienced a cache line boundary split(Precise Event). Note that each spilt should be counted only once.</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LD_SPLITS">RECYCLEQ.LD_SPLITS</span></td>
		<td>Counts the number of occurrences a retired load that is a cache line split. Each split should be counted only once.</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LOCK">RECYCLEQ.LOCK</span></td>
		<td>Counts all the retired locked loads. It does not include stores because we would double count if we count stores</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.STA_FULL">RECYCLEQ.STA_FULL</span></td>
		<td>Counts the store micro-ops retired that were pushed in the rehad queue because the store address buffer is full</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.ANY_LD">RECYCLEQ.ANY_LD</span></td>
		<td>Counts any retired load that was pushed into the recycle queue for any reason.</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.ANY_ST">RECYCLEQ.ANY_ST</span></td>
		<td>Counts any retired store that was pushed into the recycle queue for any reason.</td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LD_BLOCK_ST_FORWARD_PS">RECYCLEQ.LD_BLOCK_ST_FORWARD_PS</span></td>
		<td>This event counts the number of retired loads that were prohibited from receiving forwarded data from a previous store because of address mismatch. </td>
	</tr>
	<tr>
		<td><span id="RECYCLEQ.LD_SPLITS_PS">RECYCLEQ.LD_SPLITS_PS</span></td>
		<td>This event counts the number of retired loads which was pushed into the recycled queue that experienced cache line boundary splits (Precise event). Not that each split should be counted only once.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.L1_MISS_LOADS">MEM_UOPS_RETIRED.L1_MISS_LOADS</span></td>
		<td>This event counts the number of load micro-ops retired that miss in L1 Data cache. Note that prefetch misses will not be counted. </td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.L2_HIT_LOADS">MEM_UOPS_RETIRED.L2_HIT_LOADS</span></td>
		<td>Counts the number of load micro-ops retired that hit in the L2</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.L2_MISS_LOADS">MEM_UOPS_RETIRED.L2_MISS_LOADS</span></td>
		<td>Counts the number of load micro-ops retired that miss in the L2</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.DTLB_MISS_LOADS">MEM_UOPS_RETIRED.DTLB_MISS_LOADS</span></td>
		<td>Counts the number of load micro-ops retired that cause a DTLB miss</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.UTLB_MISS_LOADS">MEM_UOPS_RETIRED.UTLB_MISS_LOADS</span></td>
		<td>Counts the number of load micro-ops retired that caused micro TLB miss</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.HITM">MEM_UOPS_RETIRED.HITM</span></td>
		<td>Counts the loads retired that get the data from the other core in the same tile in M state</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_LOADS">MEM_UOPS_RETIRED.ALL_LOADS</span></td>
		<td>This event counts the number of load micro-ops retired.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.ALL_STORES">MEM_UOPS_RETIRED.ALL_STORES</span></td>
		<td>This event counts the number of store micro-ops retired.</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.L2_HIT_LOADS_PS">MEM_UOPS_RETIRED.L2_HIT_LOADS_PS</span></td>
		<td>This event counts the number of load micro-uops retired that hit in the L2 (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.L2_MISS_LOADS_PS">MEM_UOPS_RETIRED.L2_MISS_LOADS_PS</span></td>
		<td>This event counts the number of load micro-ops retired that miss in the L2 (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.DTLB_MISS_LOADS_PS">MEM_UOPS_RETIRED.DTLB_MISS_LOADS_PS</span></td>
		<td>Counts the number of load micro-ops retired that cause a DTLB miss (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="MEM_UOPS_RETIRED.HITM_PS">MEM_UOPS_RETIRED.HITM_PS</span></td>
		<td>This event counts the number of load micro-ops retired that got data from another coreâ€™s cache. (Precise Event).</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.D_SIDE_WALKS">PAGE_WALKS.D_SIDE_WALKS</span></td>
		<td>Counts the total D-side page walks that are completed or started. The page walks started in the speculative path will also be counted</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.D_SIDE_CYCLES">PAGE_WALKS.D_SIDE_CYCLES</span></td>
		<td>Counts the total number of core cycles for all the D-side page walks. The cycles for page walks started in speculative path will also be included.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.I_SIDE_WALKS">PAGE_WALKS.I_SIDE_WALKS</span></td>
		<td>Counts the total I-side page walks that are completed.</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.I_SIDE_CYCLES">PAGE_WALKS.I_SIDE_CYCLES</span></td>
		<td>This event counts every cycle when an I-side (walks due to an instruction fetch) page walk is in progress. </td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.WALKS">PAGE_WALKS.WALKS</span></td>
		<td>Counts the total page walks that are completed (I-side and D-side)</td>
	</tr>
	<tr>
		<td><span id="PAGE_WALKS.CYCLES">PAGE_WALKS.CYCLES</span></td>
		<td>This event counts every cycle when a data (D) page walk or instruction (I) page walk is in progress.</td>
	</tr>
	<tr>
		<td><span id="OFFCORE_RESPONSE">OFFCORE_RESPONSE</span></td>
		<td>Counts the matrix events specified by MSR_OFFCORE_RESPx</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.CALL">BR_MISP_RETIRED.CALL</span></td>
		<td>Counts the number of mispredicted near CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.REL_CALL">BR_MISP_RETIRED.REL_CALL</span></td>
		<td>Counts the number of mispredicted near relative CALL branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.CALL_PS">BR_MISP_RETIRED.CALL_PS</span></td>
		<td>Counts the number of mispredicted near CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.REL_CALL_PS">BR_MISP_RETIRED.REL_CALL_PS</span></td>
		<td>Counts the number of mispredicted near relative CALL branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.FAR_BRANCH">BR_MISP_RETIRED.FAR_BRANCH</span></td>
		<td>Counts the number of mispredicted far branch instructions retired.</td>
	</tr>
	<tr>
		<td><span id="BR_MISP_RETIRED.FAR_BRANCH_PS">BR_MISP_RETIRED.FAR_BRANCH_PS</span></td>
		<td>Counts the number of mispredicted far branch instructions retired. (Precise Event)</td>
	</tr>
	<tr>
		<td><span id="LONGEST_LAT_CACHE.REFERENCE">LONGEST_LAT_CACHE.REFERENCE</span></td>
		<td>Counts the total number of L2 cache references.</td>
	</tr>
	<tr>
		<td><span id="LONGEST_LAT_CACHE.MISS">LONGEST_LAT_CACHE.MISS</span></td>
		<td>Counts the number of L2 cache misses</td>
	</tr>
	<tr>
		<td><span id="UNC_E_U_CLOCKTICKS">UNC_E_U_CLOCKTICKS</span></td>
		<td>UCLK count</td>
	</tr>
	<tr>
		<td><span id="UNC_E_EDC_ACCESS.HIT_CLEAN">UNC_E_EDC_ACCESS.HIT_CLEAN</span></td>
		<td>Counts the number of read requests and streaming stores that hit in MCDRAM cache and the data in MCDRAM is clean with respect to DDR. This event is only valid in cache and hybrid memory mode.</td>
	</tr>
	<tr>
		<td><span id="UNC_E_EDC_ACCESS.HIT_DIRTY">UNC_E_EDC_ACCESS.HIT_DIRTY</span></td>
		<td>Counts the number of read requests and streaming stores that hit in MCDRAM cache and the data in MCDRAM is dirty with respect to DDR. This event is only valid in cache and hybrid memory mode. </td>
	</tr>
	<tr>
		<td><span id="UNC_E_EDC_ACCESS.MISS_CLEAN">UNC_E_EDC_ACCESS.MISS_CLEAN</span></td>
		<td>Counts the number of read requests and streaming stores that miss in MCDRAM cache and the data evicted from the MCDRAM is clean with respect to DDR. This event is only valid in cache and hybrid memory mode.</td>
	</tr>
	<tr>
		<td><span id="UNC_E_EDC_ACCESS.MISS_DIRTY">UNC_E_EDC_ACCESS.MISS_DIRTY</span></td>
		<td>Counts the number of read requests and streaming stores that miss in MCDRAM cache and the data evicted from the MCDRAM is dirty with respect to DDR. This event is only valid in cache and hybrid memory mode.</td>
	</tr>
	<tr>
		<td><span id="UNC_E_EDC_ACCESS.MISS_INVALID">UNC_E_EDC_ACCESS.MISS_INVALID</span></td>
		<td>Number of EDC Hits or Misses. Miss I</td>
	</tr>
	<tr>
		<td><span id="UNC_E_E_CLOCKTICKS">UNC_E_E_CLOCKTICKS</span></td>
		<td>ECLK count</td>
	</tr>
	<tr>
		<td><span id="UNC_E_RPQ_INSERTS">UNC_E_RPQ_INSERTS</span></td>
		<td>Counts the number of read requests received by the MCDRAM controller. This event is valid in all three memory modes: flat, cache and hybrid. In cache and hybrid memory mode, this event counts all read requests as well as streaming stores that hit or miss in the MCDRAM cache. </td>
	</tr>
	<tr>
		<td><span id="UNC_E_WPQ_INSERTS">UNC_E_WPQ_INSERTS</span></td>
		<td>Counts the number of write requests received by the MCDRAM controller. This event is valid in all three memory modes: flat, cache and hybrid. In cache and hybrid memory mode, this event counts all streaming stores, writebacks and, read requests that miss in MCDRAM cache.</td>
	</tr>
	<tr>
		<td><span id="UNC_M_U_CLOCKTICKS">UNC_M_U_CLOCKTICKS</span></td>
		<td>UCLK count</td>
	</tr>
	<tr>
		<td><span id="UNC_M_D_CLOCKTICKS">UNC_M_D_CLOCKTICKS</span></td>
		<td>DCLK count</td>
	</tr>
	<tr>
		<td><span id="UNC_M_CAS_COUNT.RD">UNC_M_CAS_COUNT.RD</span></td>
		<td>CAS Reads</td>
	</tr>
	<tr>
		<td><span id="UNC_M_CAS_COUNT.WR">UNC_M_CAS_COUNT.WR</span></td>
		<td>CAS Writes</td>
	</tr>
	<tr>
		<td><span id="UNC_M_CAS_COUNT.ALL">UNC_M_CAS_COUNT.ALL</span></td>
		<td>CAS All</td>
	</tr>
	<tr>
		<td><span id="UNC_H_U_CLOCKTICKS">UNC_H_U_CLOCKTICKS</span></td>
		<td>Uncore Clocks</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_OCCUPANCY.IRQ">UNC_H_INGRESS_OCCUPANCY.IRQ</span></td>
		<td>Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycle. - IRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_OCCUPANCY.IRQ_REJ">UNC_H_INGRESS_OCCUPANCY.IRQ_REJ</span></td>
		<td>Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycle. - IRQ Rejected</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_OCCUPANCY.IPQ">UNC_H_INGRESS_OCCUPANCY.IPQ</span></td>
		<td>Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycle. - IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_OCCUPANCY.PRQ">UNC_H_INGRESS_OCCUPANCY.PRQ</span></td>
		<td>Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycle. - PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_OCCUPANCY.PRQ_REJ">UNC_H_INGRESS_OCCUPANCY.PRQ_REJ</span></td>
		<td>Ingress Occupancy. Counts number of entries in the specified Ingress queue in each cycle. - PRQ Rejected</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INSERTS.IRQ">UNC_H_INGRESS_INSERTS.IRQ</span></td>
		<td>Ingress Allocations. Counts number of allocations per cycle into the specified Ingress queue. - IRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INSERTS.IRQ_REJ">UNC_H_INGRESS_INSERTS.IRQ_REJ</span></td>
		<td>Ingress Allocations. Counts number of allocations per cycle into the specified Ingress queue. - IRQ Rejected</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INSERTS.IPQ">UNC_H_INGRESS_INSERTS.IPQ</span></td>
		<td>Ingress Allocations. Counts number of allocations per cycle into the specified Ingress queue. - IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INSERTS.PRQ">UNC_H_INGRESS_INSERTS.PRQ</span></td>
		<td>Ingress Allocations. Counts number of allocations per cycle into the specified Ingress queue. - PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INSERTS.PRQ_REJ">UNC_H_INGRESS_INSERTS.PRQ_REJ</span></td>
		<td>Ingress Allocations. Counts number of allocations per cycle into the specified Ingress queue. - PRQ Rejected</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INT_STARVED.IRQ">UNC_H_INGRESS_INT_STARVED.IRQ</span></td>
		<td>Cycles with the IRQ in Internal Starvation.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INT_STARVED.IPQ">UNC_H_INGRESS_INT_STARVED.IPQ</span></td>
		<td>Cycles with the IPQ in Internal Starvation.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INT_STARVED.ISMQ">UNC_H_INGRESS_INT_STARVED.ISMQ</span></td>
		<td>Cycles with the ISMQ in Internal Starvation.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_INT_STARVED.PRQ">UNC_H_INGRESS_INT_STARVED.PRQ</span></td>
		<td>Ingress internal starvation cycles. Counts cycles in internal starvation. This occurs when one or more of the entries in the ingress queue are being starved out by other entries in the queue.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.AD_REQ_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.AD_REQ_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.AD_RSP_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.AD_RSP_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_RSP_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_RSP_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_WB_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_WB_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_NCB_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_NCB_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_NCS_VN0">UNC_H_INGRESS_RETRY_IRQ0_REJECT.BL_NCS_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.AK_NON_UPI">UNC_H_INGRESS_RETRY_IRQ0_REJECT.AK_NON_UPI</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ0_REJECT.IV_NON_UPI">UNC_H_INGRESS_RETRY_IRQ0_REJECT.IV_NON_UPI</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ1_REJECT.ANY_REJECT_IRQ0">UNC_H_INGRESS_RETRY_IRQ1_REJECT.ANY_REJECT_IRQ0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ1_REJECT.SF_VICTIM">UNC_H_INGRESS_RETRY_IRQ1_REJECT.SF_VICTIM</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ1_REJECT.SF_WAY">UNC_H_INGRESS_RETRY_IRQ1_REJECT.SF_WAY</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ1_REJECT.ALLOW_SNP">UNC_H_INGRESS_RETRY_IRQ1_REJECT.ALLOW_SNP</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IRQ1_REJECT.PA_MATCH">UNC_H_INGRESS_RETRY_IRQ1_REJECT.PA_MATCH</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.AD_REQ_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.AD_REQ_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.AD_RSP_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.AD_RSP_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_RSP_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_RSP_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_WB_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_WB_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_NCB_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_NCB_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_NCS_VN0">UNC_H_INGRESS_RETRY_PRQ0_REJECT.BL_NCS_VN0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.AK_NON_UPI">UNC_H_INGRESS_RETRY_PRQ0_REJECT.AK_NON_UPI</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ0_REJECT.IV_NON_UPI">UNC_H_INGRESS_RETRY_PRQ0_REJECT.IV_NON_UPI</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ1_REJECT.ANY_REJECT_IRQ0">UNC_H_INGRESS_RETRY_PRQ1_REJECT.ANY_REJECT_IRQ0</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ1_REJECT.SF_VICTIM">UNC_H_INGRESS_RETRY_PRQ1_REJECT.SF_VICTIM</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ1_REJECT.SF_WAY">UNC_H_INGRESS_RETRY_PRQ1_REJECT.SF_WAY</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ1_REJECT.ALLOW_SNP">UNC_H_INGRESS_RETRY_PRQ1_REJECT.ALLOW_SNP</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_PRQ1_REJECT.PA_MATCH">UNC_H_INGRESS_RETRY_PRQ1_REJECT.PA_MATCH</span></td>
		<td>Ingress Request Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.AD_REQ_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.AD_REQ_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.AD_RSP_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.AD_RSP_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_RSP_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_RSP_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_WB_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_WB_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_NCB_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_NCB_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_NCS_VN0">UNC_H_INGRESS_RETRY_IPQ0_REJECT.BL_NCS_VN0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.AK_NON_UPI">UNC_H_INGRESS_RETRY_IPQ0_REJECT.AK_NON_UPI</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ0_REJECT.IV_NON_UPI">UNC_H_INGRESS_RETRY_IPQ0_REJECT.IV_NON_UPI</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ1_REJECT.ANY_REJECT_IPQ0">UNC_H_INGRESS_RETRY_IPQ1_REJECT.ANY_REJECT_IPQ0</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ1_REJECT.SF_VICTIM">UNC_H_INGRESS_RETRY_IPQ1_REJECT.SF_VICTIM</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ1_REJECT.SF_WAY">UNC_H_INGRESS_RETRY_IPQ1_REJECT.SF_WAY</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ1_REJECT.ALLOW_SNP">UNC_H_INGRESS_RETRY_IPQ1_REJECT.ALLOW_SNP</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_IPQ1_REJECT.PA_MATCH">UNC_H_INGRESS_RETRY_IPQ1_REJECT.PA_MATCH</span></td>
		<td>Ingress Probe Queue Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AD_REQ_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AD_REQ_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AD_RSP_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AD_RSP_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_RSP_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_RSP_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_WB_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_WB_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_NCB_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_NCB_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_NCS_VN0">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.BL_NCS_VN0</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AK_NON_UPI">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.AK_NON_UPI</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_REJECT.IV_NON_UPI">UNC_H_INGRESS_RETRY_ISMQ0_REJECT.IV_NON_UPI</span></td>
		<td>ISMQ Rejects</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AD_REQ_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AD_REQ_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AD_RSP_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AD_RSP_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_RSP_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_RSP_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_WB_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_WB_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_NCB_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_NCB_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_NCS_VN0">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.BL_NCS_VN0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AK_NON_UPI">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.AK_NON_UPI</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.IV_NON_UPI">UNC_H_INGRESS_RETRY_REQ_Q0_RETRY.IV_NON_UPI</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.ANY_REJECT_IRQ0">UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.ANY_REJECT_IRQ0</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.SF_VICTIM">UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.SF_VICTIM</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.SF_WAY">UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.SF_WAY</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.ALLOW_SNP">UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.ALLOW_SNP</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.PA_MATCH">UNC_H_INGRESS_RETRY_REQ_Q1_RETRY.PA_MATCH</span></td>
		<td>REQUESTQ&quot;&quot; includes:  IRQ, PRQ, IPQ, RRQ, WBQ (everything except for ISMQ)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AD_REQ_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AD_REQ_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AD_RSP_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AD_RSP_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_RSP_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_RSP_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_WB_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_WB_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_NCB_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_NCB_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_NCS_VN0">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.BL_NCS_VN0</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AK_NON_UPI">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.AK_NON_UPI</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_ISMQ0_RETRY.IV_NON_UPI">UNC_H_INGRESS_RETRY_ISMQ0_RETRY.IV_NON_UPI</span></td>
		<td>ISMQ Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.AD_REQ_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.AD_REQ_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.AD_RSP_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.AD_RSP_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_RSP_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_RSP_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_WB_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_WB_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_NCB_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_NCB_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_NCS_VN0">UNC_H_INGRESS_RETRY_OTHER0_RETRY.BL_NCS_VN0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.AK_NON_UPI">UNC_H_INGRESS_RETRY_OTHER0_RETRY.AK_NON_UPI</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER0_RETRY.IV_NON_UPI">UNC_H_INGRESS_RETRY_OTHER0_RETRY.IV_NON_UPI</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER1_RETRY.ANY_REJECT_IRQ0">UNC_H_INGRESS_RETRY_OTHER1_RETRY.ANY_REJECT_IRQ0</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER1_RETRY.SF_VICTIM">UNC_H_INGRESS_RETRY_OTHER1_RETRY.SF_VICTIM</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER1_RETRY.SF_WAY">UNC_H_INGRESS_RETRY_OTHER1_RETRY.SF_WAY</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER1_RETRY.ALLOW_SNP">UNC_H_INGRESS_RETRY_OTHER1_RETRY.ALLOW_SNP</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_INGRESS_RETRY_OTHER1_RETRY.PA_MATCH">UNC_H_INGRESS_RETRY_OTHER1_RETRY.PA_MATCH</span></td>
		<td>Other Queue Retries</td>
	</tr>
	<tr>
		<td><span id="UNC_H_SF_LOOKUP.DATA_READ">UNC_H_SF_LOOKUP.DATA_READ</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Read transactions</td>
	</tr>
	<tr>
		<td><span id="UNC_H_SF_LOOKUP.WRITE">UNC_H_SF_LOOKUP.WRITE</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Writeback transactions from L2 to the LLC  This includes all write transactions -- both Cachable and UC.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_SF_LOOKUP.REMOTE_SNOOP">UNC_H_SF_LOOKUP.REMOTE_SNOOP</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Filters for only snoop requests coming from the remote socket(s) through the IPQ.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_SF_LOOKUP.ANY">UNC_H_SF_LOOKUP.ANY</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Filters for any transaction originating from the IPQ or IRQ.  This does not include lookups originating from the ISMQ.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.M_STATE">UNC_H_CACHE_LINES_VICTIMIZED.M_STATE</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Read transactions</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.E_STATE">UNC_H_CACHE_LINES_VICTIMIZED.E_STATE</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Writeback transactions from L2 to the LLC  This includes all write transactions -- both Cachable and UC.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.S_STATE">UNC_H_CACHE_LINES_VICTIMIZED.S_STATE</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Filters for only snoop requests coming from the remote socket(s) through the IPQ.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.F_STATE">UNC_H_CACHE_LINES_VICTIMIZED.F_STATE</span></td>
		<td>Cache Lookups. Counts the number of times the LLC was accessed. Filters for any transaction originating from the IPQ or IRQ.  This does not include lookups originating from the ISMQ.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.LOCAL">UNC_H_CACHE_LINES_VICTIMIZED.LOCAL</span></td>
		<td>Lines Victimized that Match NID</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CACHE_LINES_VICTIMIZED.REMOTE">UNC_H_CACHE_LINES_VICTIMIZED.REMOTE</span></td>
		<td>Lines Victimized that Does Not Match NID</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.IRQ">UNC_H_TOR_INSERTS.IRQ</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.EVICT">UNC_H_TOR_INSERTS.EVICT</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -SF/LLC Evictions</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.PRQ">UNC_H_TOR_INSERTS.PRQ</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.IPQ">UNC_H_TOR_INSERTS.IPQ</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.HIT">UNC_H_TOR_INSERTS.HIT</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -Hit (Not a Miss)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_INSERTS.MISS">UNC_H_TOR_INSERTS.MISS</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -Miss</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IRQ">UNC_H_TOR_OCCUPANCY.IRQ</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IRQ or PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.EVICT">UNC_H_TOR_OCCUPANCY.EVICT</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -SF/LLC Evictions</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.PRQ">UNC_H_TOR_OCCUPANCY.PRQ</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IPQ">UNC_H_TOR_OCCUPANCY.IPQ</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.HIT">UNC_H_TOR_OCCUPANCY.HIT</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -Hit (Not a Miss)</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.MISS">UNC_H_TOR_OCCUPANCY.MISS</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -Miss</td>
	</tr>
	<tr>
		<td><span id="UNC_H_MISC.RSPI_WAS_FSE">UNC_H_MISC.RSPI_WAS_FSE</span></td>
		<td>Miscellaneous events in the Cbo. Silent Snoop Eviction</td>
	</tr>
	<tr>
		<td><span id="UNC_H_MISC.WC_ALIASING">UNC_H_MISC.WC_ALIASING</span></td>
		<td>Miscellaneous events in the Cbo. Write Combining Aliasing</td>
	</tr>
	<tr>
		<td><span id="UNC_H_MISC.RFO_HIT_S">UNC_H_MISC.RFO_HIT_S</span></td>
		<td>Miscellaneous events in the Cbo. RFO HitS</td>
	</tr>
	<tr>
		<td><span id="UNC_H_MISC.CV0_PREF_VIC">UNC_H_MISC.CV0_PREF_VIC</span></td>
		<td>Miscellaneous events in the Cbo. CV0 Prefetch Victim</td>
	</tr>
	<tr>
		<td><span id="UNC_H_MISC.CV0_PREF_MISS">UNC_H_MISC.CV0_PREF_MISS</span></td>
		<td>Miscellaneous events in the Cbo. CV0 Prefetch Miss</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_INGRESS_CYCLES_NE.CBO_IDI">UNC_M2P_INGRESS_CYCLES_NE.CBO_IDI</span></td>
		<td>Ingress Queue Cycles Not Empty. Counts the number of cycles when the M2PCIe Ingress is not empty.CBO_IDI</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_INGRESS_CYCLES_NE.CBO_NCB">UNC_M2P_INGRESS_CYCLES_NE.CBO_NCB</span></td>
		<td>Ingress Queue Cycles Not Empty. Counts the number of cycles when the M2PCIe Ingress is not empty.CBO_NCB</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_INGRESS_CYCLES_NE.CBO_NCS">UNC_M2P_INGRESS_CYCLES_NE.CBO_NCS</span></td>
		<td>Ingress Queue Cycles Not Empty. Counts the number of cycles when the M2PCIe Ingress is not empty.CBO_NCS</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_INGRESS_CYCLES_NE.ALL">UNC_M2P_INGRESS_CYCLES_NE.ALL</span></td>
		<td>Ingress Queue Cycles Not Empty. Counts the number of cycles when the M2PCIe Ingress is not empty.ALL</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.AD_0">UNC_M2P_EGRESS_CYCLES_NE.AD_0</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  AD_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.AK_0">UNC_M2P_EGRESS_CYCLES_NE.AK_0</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  AK_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.BL_0">UNC_M2P_EGRESS_CYCLES_NE.BL_0</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  BL_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.AD_1">UNC_M2P_EGRESS_CYCLES_NE.AD_1</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  AD_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.AK_1">UNC_M2P_EGRESS_CYCLES_NE.AK_1</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  AK_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_NE.BL_1">UNC_M2P_EGRESS_CYCLES_NE.BL_1</span></td>
		<td>Egress (to CMS) Cycles Not Empty. Counts the number of cycles when the M2PCIe Egress is not empty.  BL_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AD_0">UNC_M2P_EGRESS_INSERTS.AD_0</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AD_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AK_0">UNC_M2P_EGRESS_INSERTS.AK_0</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AK_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.BL_0">UNC_M2P_EGRESS_INSERTS.BL_0</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. BL_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AK_CRD_0">UNC_M2P_EGRESS_INSERTS.AK_CRD_0</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AK_CRD_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AD_1">UNC_M2P_EGRESS_INSERTS.AD_1</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AD_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AK_1">UNC_M2P_EGRESS_INSERTS.AK_1</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AK_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.BL_1">UNC_M2P_EGRESS_INSERTS.BL_1</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. BL_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_INSERTS.AK_CRD_1">UNC_M2P_EGRESS_INSERTS.AK_CRD_1</span></td>
		<td>Egress (to CMS) Ingress. Counts the number of number of messages inserted into the  the M2PCIe Egress queue. AK_CRD_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.AD_0">UNC_M2P_EGRESS_CYCLES_FULL.AD_0</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  AD_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.AK_0">UNC_M2P_EGRESS_CYCLES_FULL.AK_0</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  AK_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.BL_0">UNC_M2P_EGRESS_CYCLES_FULL.BL_0</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  BL_0</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.AD_1">UNC_M2P_EGRESS_CYCLES_FULL.AD_1</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  AD_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.AK_1">UNC_M2P_EGRESS_CYCLES_FULL.AK_1</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  AK_1</td>
	</tr>
	<tr>
		<td><span id="UNC_M2P_EGRESS_CYCLES_FULL.BL_1">UNC_M2P_EGRESS_CYCLES_FULL.BL_1</span></td>
		<td>Egress (to CMS) Cycles Full. Counts the number of cycles when the M2PCIe Egress is full.  BL_1</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.IRQ_HIT">UNC_C_TOR_INSERTS.IRQ_HIT</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.IRQ_MISS">UNC_C_TOR_INSERTS.IRQ_MISS</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IRQ </td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.PRQ_HIT">UNC_C_TOR_INSERTS.PRQ_HIT</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.PRQ_MISS">UNC_C_TOR_INSERTS.PRQ_MISS</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.IPQ_HIT">UNC_C_TOR_INSERTS.IPQ_HIT</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.IPQ_MISS">UNC_C_TOR_INSERTS.IPQ_MISS</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IPQ</td>
	</tr>
	<tr>
		<td><span id="UNC_C_TOR_INSERTS.LOC_ALL">UNC_C_TOR_INSERTS.LOC_ALL</span></td>
		<td>Counts the number of entries successfuly inserted into the TOR that match  qualifications specified by the subevent -IRQ or PRQ</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IRQ_HIT">UNC_H_TOR_OCCUPANCY.IRQ_HIT</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IRQ or PRQ hit</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IRQ_MISS">UNC_H_TOR_OCCUPANCY.IRQ_MISS</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IRQ or PRQ miss</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.PRQ_HIT">UNC_H_TOR_OCCUPANCY.PRQ_HIT</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -PRQ hit</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.PRQ_MISS">UNC_H_TOR_OCCUPANCY.PRQ_MISS</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -PRQ miss</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IPQ_HIT">UNC_H_TOR_OCCUPANCY.IPQ_HIT</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IPQ hit</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TOR_OCCUPANCY.IPQ_MISS">UNC_H_TOR_OCCUPANCY.IPQ_MISS</span></td>
		<td>For each cycle, this event accumulates the number of valid entries in the TOR that match qualifications specified by the subevent -IPQ miss</td>
	</tr>
	<tr>
		<td><span id="UNC_H_CLOCK">UNC_H_CLOCK</span></td>
		<td>Uncore Clocks</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR0">UNC_H_AG0_AD_CRD_ACQUIRED.TGR0</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR1">UNC_H_AG0_AD_CRD_ACQUIRED.TGR1</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR2">UNC_H_AG0_AD_CRD_ACQUIRED.TGR2</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR3">UNC_H_AG0_AD_CRD_ACQUIRED.TGR3</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR4">UNC_H_AG0_AD_CRD_ACQUIRED.TGR4</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR5">UNC_H_AG0_AD_CRD_ACQUIRED.TGR5</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR6">UNC_H_AG0_AD_CRD_ACQUIRED.TGR6</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED.TGR7">UNC_H_AG0_AD_CRD_ACQUIRED.TGR7</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED_EXT.TGR8">UNC_H_AG0_AD_CRD_ACQUIRED_EXT.TGR8</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_AD_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent0 AD Credits Acquired For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR0">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR0</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR1">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR1</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR2">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR2</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR3">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR3</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR4">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR4</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR5">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR5</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR6">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR6</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY.TGR7">UNC_H_AG0_AD_CRD_OCCUPANCY.TGR7</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY_EXT.TGR8">UNC_H_AG0_AD_CRD_OCCUPANCY_EXT.TGR8</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_AD_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_AD_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent0 AD Credits Occupancy For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR0">UNC_H_AG1_AD_CRD_ACQUIRED.TGR0</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR1">UNC_H_AG1_AD_CRD_ACQUIRED.TGR1</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR2">UNC_H_AG1_AD_CRD_ACQUIRED.TGR2</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR3">UNC_H_AG1_AD_CRD_ACQUIRED.TGR3</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR4">UNC_H_AG1_AD_CRD_ACQUIRED.TGR4</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR5">UNC_H_AG1_AD_CRD_ACQUIRED.TGR5</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR6">UNC_H_AG1_AD_CRD_ACQUIRED.TGR6</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED.TGR7">UNC_H_AG1_AD_CRD_ACQUIRED.TGR7</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED_EXT.TGR8">UNC_H_AG1_AD_CRD_ACQUIRED_EXT.TGR8</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_AD_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent1 AD Credits Acquired For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR0">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR0</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR1">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR1</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR2">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR2</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR3">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR3</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR4">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR4</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR5">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR5</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR6">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR6</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY.TGR7">UNC_H_AG1_AD_CRD_OCCUPANCY.TGR7</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY_EXT.TGR8">UNC_H_AG1_AD_CRD_OCCUPANCY_EXT.TGR8</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_AD_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_AD_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent1 AD Credits Occupancy For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR0">UNC_H_AG0_BL_CRD_ACQUIRED.TGR0</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR1">UNC_H_AG0_BL_CRD_ACQUIRED.TGR1</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR2">UNC_H_AG0_BL_CRD_ACQUIRED.TGR2</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR3">UNC_H_AG0_BL_CRD_ACQUIRED.TGR3</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR4">UNC_H_AG0_BL_CRD_ACQUIRED.TGR4</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR5">UNC_H_AG0_BL_CRD_ACQUIRED.TGR5</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR6">UNC_H_AG0_BL_CRD_ACQUIRED.TGR6</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED.TGR7">UNC_H_AG0_BL_CRD_ACQUIRED.TGR7</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED_EXT.TGR8">UNC_H_AG0_BL_CRD_ACQUIRED_EXT.TGR8</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_BL_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent0 BL Credits Acquired For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR0">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR0</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR1">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR1</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR2">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR2</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR3">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR3</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR4">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR4</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR5">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR5</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR6">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR6</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY.TGR7">UNC_H_AG0_BL_CRD_OCCUPANCY.TGR7</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY_EXT.TGR8">UNC_H_AG0_BL_CRD_OCCUPANCY_EXT.TGR8</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_BL_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_BL_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent0 BL Credits Occupancy For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR0">UNC_H_AG1_BL_CRD_ACQUIRED.TGR0</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR1">UNC_H_AG1_BL_CRD_ACQUIRED.TGR1</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR2">UNC_H_AG1_BL_CRD_ACQUIRED.TGR2</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR3">UNC_H_AG1_BL_CRD_ACQUIRED.TGR3</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR4">UNC_H_AG1_BL_CRD_ACQUIRED.TGR4</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR5">UNC_H_AG1_BL_CRD_ACQUIRED.TGR5</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR6">UNC_H_AG1_BL_CRD_ACQUIRED.TGR6</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED.TGR7">UNC_H_AG1_BL_CRD_ACQUIRED.TGR7</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED_EXT.TGR8">UNC_H_AG1_BL_CRD_ACQUIRED_EXT.TGR8</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_BL_CRD_ACQUIRED_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent1 BL Credits Acquired For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR0">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR0</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR1">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR1</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR2">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR2</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR3">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR3</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR4">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR4</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR5">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR5</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR6">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR6</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY.TGR7">UNC_H_AG1_BL_CRD_OCCUPANCY.TGR7</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY_EXT.TGR8">UNC_H_AG1_BL_CRD_OCCUPANCY_EXT.TGR8</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_BL_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_BL_CRD_OCCUPANCY_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>CMS Agent1 BL Credits Occupancy For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR0">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR0</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR1">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR1</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR2">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR2</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR3">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR3</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR4">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR4</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR5">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR5</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR6">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR6</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR7">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD.TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.TGR8">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.TGR8</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR0">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR0</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR1">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR1</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR2">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR2</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR3">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR3</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR4">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR4</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR5">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR5</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR6">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR6</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR7">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD.TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.TGR8">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.TGR8</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_AD_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR0">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR0</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR1">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR1</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR2">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR2</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR3">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR3</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR4">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR4</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR5">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR5</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR6">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR6</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR7">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL.TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.TGR8">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.TGR8</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG0_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR0">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR0</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR1">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR1</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR2">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR2</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 2</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR3">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR3</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 3</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR4">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR4</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 4</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR5">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR5</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 5</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR6">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR6</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 6</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR7">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL.TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.TGR8">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.TGR8</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 8</td>
	</tr>
	<tr>
		<td><span id="UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.ANY_OF_TGR0_THRU_TGR7">UNC_H_AG1_STALL_NO_CRD_EGRESS_HORZ_BL_EXT.ANY_OF_TGR0_THRU_TGR7</span></td>
		<td>Stall on No AD Transgress Credits For Transgress 0-7</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.AD_AG0">UNC_H_EGRESS_VERT_OCCUPANCY.AD_AG0</span></td>
		<td>CMS Vert Egress Occupancy AD - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.AK_AG0">UNC_H_EGRESS_VERT_OCCUPANCY.AK_AG0</span></td>
		<td>CMS Vert Egress Occupancy AK - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.BL_AG0">UNC_H_EGRESS_VERT_OCCUPANCY.BL_AG0</span></td>
		<td>CMS Vert Egress Occupancy BL - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.IV_AG0">UNC_H_EGRESS_VERT_OCCUPANCY.IV_AG0</span></td>
		<td>CMS Vert Egress Occupancy IV - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.AD_AG1">UNC_H_EGRESS_VERT_OCCUPANCY.AD_AG1</span></td>
		<td>CMS Vert Egress Occupancy AD - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.AK_AG1">UNC_H_EGRESS_VERT_OCCUPANCY.AK_AG1</span></td>
		<td>CMS Vert Egress Occupancy AK - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_OCCUPANCY.BL_AG1">UNC_H_EGRESS_VERT_OCCUPANCY.BL_AG1</span></td>
		<td>CMS Vert Egress Occupancy BL - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.AD_AG0">UNC_H_EGRESS_VERT_INSERTS.AD_AG0</span></td>
		<td>CMS Vert Egress Allocations AD - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.AK_AG0">UNC_H_EGRESS_VERT_INSERTS.AK_AG0</span></td>
		<td>CMS Vert Egress Allocations AK - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.BL_AG0">UNC_H_EGRESS_VERT_INSERTS.BL_AG0</span></td>
		<td>CMS Vert Egress Allocations BL - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.IV_AG0">UNC_H_EGRESS_VERT_INSERTS.IV_AG0</span></td>
		<td>CMS Vert Egress Allocations IV - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.AD_AG1">UNC_H_EGRESS_VERT_INSERTS.AD_AG1</span></td>
		<td>CMS Vert Egress Allocations AD - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.AK_AG1">UNC_H_EGRESS_VERT_INSERTS.AK_AG1</span></td>
		<td>CMS Vert Egress Allocations AK - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_INSERTS.BL_AG1">UNC_H_EGRESS_VERT_INSERTS.BL_AG1</span></td>
		<td>CMS Vert Egress Allocations BL - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.AD_AG0">UNC_H_EGRESS_VERT_CYCLES_FULL.AD_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full AD - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.AK_AG0">UNC_H_EGRESS_VERT_CYCLES_FULL.AK_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full AK - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.BL_AG0">UNC_H_EGRESS_VERT_CYCLES_FULL.BL_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full BL - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.IV_AG0">UNC_H_EGRESS_VERT_CYCLES_FULL.IV_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full IV - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.AD_AG1">UNC_H_EGRESS_VERT_CYCLES_FULL.AD_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full AD - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.AK_AG1">UNC_H_EGRESS_VERT_CYCLES_FULL.AK_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full AK - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_FULL.BL_AG1">UNC_H_EGRESS_VERT_CYCLES_FULL.BL_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Full BL - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.AD_AG0">UNC_H_EGRESS_VERT_CYCLES_NE.AD_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty AD - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.AK_AG0">UNC_H_EGRESS_VERT_CYCLES_NE.AK_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty AK - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.BL_AG0">UNC_H_EGRESS_VERT_CYCLES_NE.BL_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty BL - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.IV_AG0">UNC_H_EGRESS_VERT_CYCLES_NE.IV_AG0</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty IV - Agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.AD_AG1">UNC_H_EGRESS_VERT_CYCLES_NE.AD_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty AD - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.AK_AG1">UNC_H_EGRESS_VERT_CYCLES_NE.AK_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty AK - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_CYCLES_NE.BL_AG1">UNC_H_EGRESS_VERT_CYCLES_NE.BL_AG1</span></td>
		<td>Cycles CMS Vertical Egress Queue Is Not Empty BL - Agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.AD_AG0">UNC_H_EGRESS_VERT_NACK.AD_AG0</span></td>
		<td>CMS Vertical Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.AK_AG0">UNC_H_EGRESS_VERT_NACK.AK_AG0</span></td>
		<td>CMS Vertical Egress NACKs Onto AK Ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.BL_AG0">UNC_H_EGRESS_VERT_NACK.BL_AG0</span></td>
		<td>CMS Vertical Egress NACKs Onto BL Ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.IV_AG0">UNC_H_EGRESS_VERT_NACK.IV_AG0</span></td>
		<td>CMS Vertical Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.AD_AG1">UNC_H_EGRESS_VERT_NACK.AD_AG1</span></td>
		<td>CMS Vertical Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.AK_AG1">UNC_H_EGRESS_VERT_NACK.AK_AG1</span></td>
		<td>CMS Vertical Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_NACK.BL_AG1">UNC_H_EGRESS_VERT_NACK.BL_AG1</span></td>
		<td>CMS Vertical Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.AD_AG0">UNC_H_EGRESS_VERT_STARVED.AD_AG0</span></td>
		<td>CMS Vertical Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.AK_AG0">UNC_H_EGRESS_VERT_STARVED.AK_AG0</span></td>
		<td>CMS Vertical Egress Injection Starvation Onto AK Ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.BL_AG0">UNC_H_EGRESS_VERT_STARVED.BL_AG0</span></td>
		<td>CMS Vertical Egress Injection Starvation Onto BL Ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.IV_AG0">UNC_H_EGRESS_VERT_STARVED.IV_AG0</span></td>
		<td>CMS Vertical Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.AD_AG1">UNC_H_EGRESS_VERT_STARVED.AD_AG1</span></td>
		<td>CMS Vertical Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.AK_AG1">UNC_H_EGRESS_VERT_STARVED.AK_AG1</span></td>
		<td>CMS Vertical Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_STARVED.BL_AG1">UNC_H_EGRESS_VERT_STARVED.BL_AG1</span></td>
		<td>CMS Vertical Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.AD_AG0">UNC_H_EGRESS_VERT_ADS_USED.AD_AG0</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.AK_AG0">UNC_H_EGRESS_VERT_ADS_USED.AK_AG0</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.BL_AG0">UNC_H_EGRESS_VERT_ADS_USED.BL_AG0</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.AD_AG1">UNC_H_EGRESS_VERT_ADS_USED.AD_AG1</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.AK_AG1">UNC_H_EGRESS_VERT_ADS_USED.AK_AG1</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_ADS_USED.BL_AG1">UNC_H_EGRESS_VERT_ADS_USED.BL_AG1</span></td>
		<td>CMS Vertical ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.AD_AG0">UNC_H_EGRESS_VERT_BYPASS.AD_AG0</span></td>
		<td>CMS Vertical Egress Bypass. AD ring agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.AK_AG0">UNC_H_EGRESS_VERT_BYPASS.AK_AG0</span></td>
		<td>CMS Vertical Egress Bypass. AK ring agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.BL_AG0">UNC_H_EGRESS_VERT_BYPASS.BL_AG0</span></td>
		<td>CMS Vertical Egress Bypass. BL ring agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.IV">UNC_H_EGRESS_VERT_BYPASS.IV</span></td>
		<td>CMS Vertical Egress Bypass. IV ring agent 0</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.AD_AG1">UNC_H_EGRESS_VERT_BYPASS.AD_AG1</span></td>
		<td>CMS Vertical Egress Bypass. AD ring agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.AK_AG1">UNC_H_EGRESS_VERT_BYPASS.AK_AG1</span></td>
		<td>CMS Vertical Egress Bypass. AK ring agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_VERT_BYPASS.BL_AG1">UNC_H_EGRESS_VERT_BYPASS.BL_AG1</span></td>
		<td>CMS Vertical Egress Bypass. BL ring agent 1</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_OCCUPANCY.AD">UNC_H_EGRESS_HORZ_OCCUPANCY.AD</span></td>
		<td>CMS Horizontal Egress Occupancy AD</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_OCCUPANCY.AK">UNC_H_EGRESS_HORZ_OCCUPANCY.AK</span></td>
		<td>CMS Horizontal Egress Occupancy AK</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_OCCUPANCY.BL">UNC_H_EGRESS_HORZ_OCCUPANCY.BL</span></td>
		<td>CMS Horizontal Egress Occupancy BL</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_OCCUPANCY.IV">UNC_H_EGRESS_HORZ_OCCUPANCY.IV</span></td>
		<td>CMS Horizontal Egress Occupancy IV</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_INSERTS.AD">UNC_H_EGRESS_HORZ_INSERTS.AD</span></td>
		<td>CMS Horizontal Egress Inserts AD</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_INSERTS.AK">UNC_H_EGRESS_HORZ_INSERTS.AK</span></td>
		<td>CMS Horizontal Egress Inserts AK</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_INSERTS.BL">UNC_H_EGRESS_HORZ_INSERTS.BL</span></td>
		<td>CMS Horizontal Egress Inserts BL</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_INSERTS.IV">UNC_H_EGRESS_HORZ_INSERTS.IV</span></td>
		<td>CMS Horizontal Egress Inserts IV</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_FULL.AD">UNC_H_EGRESS_HORZ_CYCLES_FULL.AD</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Full AD</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_FULL.AK">UNC_H_EGRESS_HORZ_CYCLES_FULL.AK</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Full AK</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_FULL.BL">UNC_H_EGRESS_HORZ_CYCLES_FULL.BL</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Full BL</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_FULL.IV">UNC_H_EGRESS_HORZ_CYCLES_FULL.IV</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Full IV</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_NE.AD">UNC_H_EGRESS_HORZ_CYCLES_NE.AD</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Not Empty AD</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_NE.AK">UNC_H_EGRESS_HORZ_CYCLES_NE.AK</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Not Empty AK</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_NE.BL">UNC_H_EGRESS_HORZ_CYCLES_NE.BL</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Not Empty BL</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_CYCLES_NE.IV">UNC_H_EGRESS_HORZ_CYCLES_NE.IV</span></td>
		<td>Cycles CMS Horizontal Egress Queue is Not Empty IV</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_NACK.AD">UNC_H_EGRESS_HORZ_NACK.AD</span></td>
		<td>CMS Horizontal Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_NACK.AK">UNC_H_EGRESS_HORZ_NACK.AK</span></td>
		<td>CMS Horizontal Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_NACK.BL">UNC_H_EGRESS_HORZ_NACK.BL</span></td>
		<td>CMS Horizontal Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_NACK.IV">UNC_H_EGRESS_HORZ_NACK.IV</span></td>
		<td>CMS Horizontal Egress NACKs</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_STARVED.AD">UNC_H_EGRESS_HORZ_STARVED.AD</span></td>
		<td>CMS Horizontal Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_STARVED.AK">UNC_H_EGRESS_HORZ_STARVED.AK</span></td>
		<td>CMS Horizontal Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_STARVED.BL">UNC_H_EGRESS_HORZ_STARVED.BL</span></td>
		<td>CMS Horizontal Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_STARVED.IV">UNC_H_EGRESS_HORZ_STARVED.IV</span></td>
		<td>CMS Horizontal Egress Injection Starvation</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_ADS_USED.AD">UNC_H_EGRESS_HORZ_ADS_USED.AD</span></td>
		<td>CMS Horizontal ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_ADS_USED.AK">UNC_H_EGRESS_HORZ_ADS_USED.AK</span></td>
		<td>CMS Horizontal ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_ADS_USED.BL">UNC_H_EGRESS_HORZ_ADS_USED.BL</span></td>
		<td>CMS Horizontal ADS Used</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_BYPASS.AD">UNC_H_EGRESS_HORZ_BYPASS.AD</span></td>
		<td>CMS Horizontal Egress Bypass. AD ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_BYPASS.AK">UNC_H_EGRESS_HORZ_BYPASS.AK</span></td>
		<td>CMS Horizontal Egress Bypass. AK ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_BYPASS.BL">UNC_H_EGRESS_HORZ_BYPASS.BL</span></td>
		<td>CMS Horizontal Egress Bypass. BL ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_HORZ_BYPASS.IV">UNC_H_EGRESS_HORZ_BYPASS.IV</span></td>
		<td>CMS Horizontal Egress Bypass. IV ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_VERT.AD">UNC_H_RING_BOUNCES_VERT.AD</span></td>
		<td>Number of incoming messages from the Vertical ring that were bounced, by ring type.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_VERT.AK">UNC_H_RING_BOUNCES_VERT.AK</span></td>
		<td>Number of incoming messages from the Vertical ring that were bounced, by ring type - Acknowledgements to core</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_VERT.BL">UNC_H_RING_BOUNCES_VERT.BL</span></td>
		<td>Number of incoming messages from the Vertical ring that were bounced, by ring type - Data Responses to core.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_VERT.IV">UNC_H_RING_BOUNCES_VERT.IV</span></td>
		<td>Number of incoming messages from the Vertical ring that were bounced, by ring type - Snoops of processor&#39;s cache.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_HORZ.AD">UNC_H_RING_BOUNCES_HORZ.AD</span></td>
		<td>Number of incoming messages from the Horizontal ring that were bounced, by ring type.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_HORZ.AK">UNC_H_RING_BOUNCES_HORZ.AK</span></td>
		<td>Number of incoming messages from the Horizontal ring that were bounced, by ring type - Acknowledgements to core</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_HORZ.BL">UNC_H_RING_BOUNCES_HORZ.BL</span></td>
		<td>Number of incoming messages from the Horizontal ring that were bounced, by ring type - Data Responses to core.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_BOUNCES_HORZ.IV">UNC_H_RING_BOUNCES_HORZ.IV</span></td>
		<td>Number of incoming messages from the Horizontal ring that were bounced, by ring type - Snoops of processor&#39;s cache.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_VERT.AD">UNC_H_RING_SINK_STARVED_VERT.AD</span></td>
		<td>Vertical ring sink starvation count - AD ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_VERT.AK">UNC_H_RING_SINK_STARVED_VERT.AK</span></td>
		<td>Vertical ring sink starvation count - AK ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_VERT.BL">UNC_H_RING_SINK_STARVED_VERT.BL</span></td>
		<td>Vertical ring sink starvation count - BL ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_VERT.IV">UNC_H_RING_SINK_STARVED_VERT.IV</span></td>
		<td>Vertical ring sink starvation count - IV ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_HORZ.AD">UNC_H_RING_SINK_STARVED_HORZ.AD</span></td>
		<td>Horizontal ring sink starvation count - AD ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_HORZ.AK">UNC_H_RING_SINK_STARVED_HORZ.AK</span></td>
		<td>Horizontal ring sink starvation count - AK ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_HORZ.BL">UNC_H_RING_SINK_STARVED_HORZ.BL</span></td>
		<td>Horizontal ring sink starvation count - BL ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SINK_STARVED_HORZ.IV">UNC_H_RING_SINK_STARVED_HORZ.IV</span></td>
		<td>Horizontal ring sink starvation count - IV ring</td>
	</tr>
	<tr>
		<td><span id="UNC_H_RING_SRC_THRTL">UNC_H_RING_SRC_THRTL</span></td>
		<td>Counts cycles in throttle mode.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_FAST_ASSERTED.VERT">UNC_H_FAST_ASSERTED.VERT</span></td>
		<td>Counts cycles source throttling is adderted - vertical</td>
	</tr>
	<tr>
		<td><span id="UNC_H_FAST_ASSERTED.HORZ">UNC_H_FAST_ASSERTED.HORZ</span></td>
		<td>Counts cycles source throttling is adderted - horizontal</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AD_IN_USE.UP_EVEN">UNC_H_VERT_RING_AD_IN_USE.UP_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical AD ring is being used at this ring stop - Up and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AD_IN_USE.UP_ODD">UNC_H_VERT_RING_AD_IN_USE.UP_ODD</span></td>
		<td>Counts the number of cycles that the Vertical AD ring is being used at this ring stop - Up and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AD_IN_USE.DN_EVEN">UNC_H_VERT_RING_AD_IN_USE.DN_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical AD ring is being used at this ring stop - Down and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AD_IN_USE.DN_ODD">UNC_H_VERT_RING_AD_IN_USE.DN_ODD</span></td>
		<td>Counts the number of cycles that the Vertical AD ring is being used at this ring stop - Down and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AD_IN_USE.LEFT_EVEN">UNC_H_HORZ_RING_AD_IN_USE.LEFT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal AD ring is being used at this ring stop - Left and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AD_IN_USE.LEFT_ODD">UNC_H_HORZ_RING_AD_IN_USE.LEFT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal AD ring is being used at this ring stop - Left and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AD_IN_USE.RIGHT_EVEN">UNC_H_HORZ_RING_AD_IN_USE.RIGHT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal AD ring is being used at this ring stop - Right and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AD_IN_USE.RIGHT_ODD">UNC_H_HORZ_RING_AD_IN_USE.RIGHT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal AD ring is being used at this ring stop - Right and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AK_IN_USE.UP_EVEN">UNC_H_VERT_RING_AK_IN_USE.UP_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical AK ring is being used at this ring stop - Up and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AK_IN_USE.UP_ODD">UNC_H_VERT_RING_AK_IN_USE.UP_ODD</span></td>
		<td>Counts the number of cycles that the Vertical AK ring is being used at this ring stop - Up and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AK_IN_USE.DN_EVEN">UNC_H_VERT_RING_AK_IN_USE.DN_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical AK ring is being used at this ring stop - Down and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_AK_IN_USE.DN_ODD">UNC_H_VERT_RING_AK_IN_USE.DN_ODD</span></td>
		<td>Counts the number of cycles that the Vertical AK ring is being used at this ring stop - Down and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AK_IN_USE.LEFT_EVEN">UNC_H_HORZ_RING_AK_IN_USE.LEFT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal AK ring is being used at this ring stop - Left and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AK_IN_USE.LEFT_ODD">UNC_H_HORZ_RING_AK_IN_USE.LEFT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal AK ring is being used at this ring stop - Left and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AK_IN_USE.RIGHT_EVEN">UNC_H_HORZ_RING_AK_IN_USE.RIGHT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal AK ring is being used at this ring stop - Right and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_AK_IN_USE.RIGHT_ODD">UNC_H_HORZ_RING_AK_IN_USE.RIGHT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal AK ring is being used at this ring stop - Right and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_BL_IN_USE.UP_EVEN">UNC_H_VERT_RING_BL_IN_USE.UP_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical BL ring is being used at this ring stop - Up and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_BL_IN_USE.UP_ODD">UNC_H_VERT_RING_BL_IN_USE.UP_ODD</span></td>
		<td>Counts the number of cycles that the Vertical BL ring is being used at this ring stop - Up and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_BL_IN_USE.DN_EVEN">UNC_H_VERT_RING_BL_IN_USE.DN_EVEN</span></td>
		<td>Counts the number of cycles that the Vertical BL ring is being used at this ring stop - Down and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_BL_IN_USE.DN_ODD">UNC_H_VERT_RING_BL_IN_USE.DN_ODD</span></td>
		<td>Counts the number of cycles that the Vertical BL ring is being used at this ring stop - Down and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_BL_IN_USE.LEFT_EVEN">UNC_H_HORZ_RING_BL_IN_USE.LEFT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal BL ring is being used at this ring stop - Left and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_BL_IN_USE.LEFT_ODD">UNC_H_HORZ_RING_BL_IN_USE.LEFT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal BL ring is being used at this ring stop - Left and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_BL_IN_USE.RIGHT_EVEN">UNC_H_HORZ_RING_BL_IN_USE.RIGHT_EVEN</span></td>
		<td>Counts the number of cycles that the Horizontal BL ring is being used at this ring stop - Right and Even</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_BL_IN_USE.RIGHT_ODD">UNC_H_HORZ_RING_BL_IN_USE.RIGHT_ODD</span></td>
		<td>Counts the number of cycles that the Horizontal BL ring is being used at this ring stop - Right and Odd</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_IV_IN_USE.UP">UNC_H_VERT_RING_IV_IN_USE.UP</span></td>
		<td>Counts the number of cycles that the Vertical IV ring is being used at this ring stop - Up</td>
	</tr>
	<tr>
		<td><span id="UNC_H_VERT_RING_IV_IN_USE.DN">UNC_H_VERT_RING_IV_IN_USE.DN</span></td>
		<td>Counts the number of cycles that the Vertical IV ring is being used at this ring stop - Down</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_IV_IN_USE.LEFT">UNC_H_HORZ_RING_IV_IN_USE.LEFT</span></td>
		<td>Counts the number of cycles that the Horizontal IV ring is being used at this ring stop - Left</td>
	</tr>
	<tr>
		<td><span id="UNC_H_HORZ_RING_IV_IN_USE.RIGHT">UNC_H_HORZ_RING_IV_IN_USE.RIGHT</span></td>
		<td>Counts the number of cycles that the Horizontal IV ring is being used at this ring stop - Right</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_ORDERING.IV_SNP_GO_UP">UNC_H_EGRESS_ORDERING.IV_SNP_GO_UP</span></td>
		<td>Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements</td>
	</tr>
	<tr>
		<td><span id="UNC_H_EGRESS_ORDERING.IV_SNP_GO_DN">UNC_H_EGRESS_ORDERING.IV_SNP_GO_DN</span></td>
		<td>Counts number of cycles IV was blocked in the TGR Egress due to SNP/GO Ordering requirements</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.AD_BNC">UNC_H_TG_INGRESS_OCCUPANCY.AD_BNC</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.AK_BNC">UNC_H_TG_INGRESS_OCCUPANCY.AK_BNC</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.BL_BNC">UNC_H_TG_INGRESS_OCCUPANCY.BL_BNC</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.IV_BNC">UNC_H_TG_INGRESS_OCCUPANCY.IV_BNC</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.AD_CRD">UNC_H_TG_INGRESS_OCCUPANCY.AD_CRD</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_OCCUPANCY.BL_CRD">UNC_H_TG_INGRESS_OCCUPANCY.BL_CRD</span></td>
		<td>Transgress Ingress Occupancy. Occupancy event for the Ingress buffers in the CMS  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.AD_BNC">UNC_H_TG_INGRESS_INSERTS.AD_BNC</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.AK_BNC">UNC_H_TG_INGRESS_INSERTS.AK_BNC</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.BL_BNC">UNC_H_TG_INGRESS_INSERTS.BL_BNC</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.IV_BNC">UNC_H_TG_INGRESS_INSERTS.IV_BNC</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.AD_CRD">UNC_H_TG_INGRESS_INSERTS.AD_CRD</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_INSERTS.BL_CRD">UNC_H_TG_INGRESS_INSERTS.BL_CRD</span></td>
		<td>Transgress Ingress Allocations. Number of allocations into the CMS Ingress  The Ingress is used to queue up requests received from the mesh</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.AD_BNC">UNC_H_TG_INGRESS_BYPASS.AD_BNC</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.AK_BNC">UNC_H_TG_INGRESS_BYPASS.AK_BNC</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.BL_BNC">UNC_H_TG_INGRESS_BYPASS.BL_BNC</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.IV_BNC">UNC_H_TG_INGRESS_BYPASS.IV_BNC</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.AD_CRD">UNC_H_TG_INGRESS_BYPASS.AD_CRD</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BYPASS.BL_CRD">UNC_H_TG_INGRESS_BYPASS.BL_CRD</span></td>
		<td>Transgress Ingress Bypass. Number of packets bypassing the CMS Ingress .</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.AD_BNC">UNC_H_TG_INGRESS_CRD_STARVED.AD_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.AK_BNC">UNC_H_TG_INGRESS_CRD_STARVED.AK_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.BL_BNC">UNC_H_TG_INGRESS_CRD_STARVED.BL_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.IV_BNC">UNC_H_TG_INGRESS_CRD_STARVED.IV_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.AD_CRD">UNC_H_TG_INGRESS_CRD_STARVED.AD_CRD</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.BL_CRD">UNC_H_TG_INGRESS_CRD_STARVED.BL_CRD</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_CRD_STARVED.IFV">UNC_H_TG_INGRESS_CRD_STARVED.IFV</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, the Ingress is unable to forward to the Egress due to a lack of credit.</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BUSY_STARVED.AD_BNC">UNC_H_TG_INGRESS_BUSY_STARVED.AD_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BUSY_STARVED.BL_BNC">UNC_H_TG_INGRESS_BUSY_STARVED.BL_BNC</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BUSY_STARVED.AD_CRD">UNC_H_TG_INGRESS_BUSY_STARVED.AD_CRD</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority</td>
	</tr>
	<tr>
		<td><span id="UNC_H_TG_INGRESS_BUSY_STARVED.BL_CRD">UNC_H_TG_INGRESS_BUSY_STARVED.BL_CRD</span></td>
		<td>Transgress Injection Starvation. Counts cycles under injection starvation mode.  This starvation is triggered when the CMS Ingress cannot send a transaction onto the mesh for a long period of time.  In this case, because a message from the other queue has higher priority</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsANY_RESPONSE">RequestDEMAND_DATA_RDRespondsANY_RESPONSE</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsDDR_NEAR">RequestDEMAND_DATA_RDRespondsDDR_NEAR</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsDDR_FAR">RequestDEMAND_DATA_RDRespondsDDR_FAR</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsMCDRAM_NEAR">RequestDEMAND_DATA_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsMCDRAM_FAR">RequestDEMAND_DATA_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE_M">RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE_E_F">RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE_M">RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsNON_DRAM">RequestDEMAND_DATA_RDRespondsNON_DRAM</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsOUTSTANDING">RequestDEMAND_DATA_RDRespondsOUTSTANDING</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsMCDRAM">RequestDEMAND_DATA_RDRespondsMCDRAM</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsDDR">RequestDEMAND_DATA_RDRespondsDDR</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_M">RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_E">RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_S">RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_F">RequestDEMAND_DATA_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE">RequestDEMAND_DATA_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE">RequestDEMAND_DATA_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts demand cacheable data and L1 prefetch data reads that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsANY_RESPONSE">RequestDEMAND_RFORespondsANY_RESPONSE</span></td>
		<td>Counts Demand cacheable data writes that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsDDR_NEAR">RequestDEMAND_RFORespondsDDR_NEAR</span></td>
		<td>Counts Demand cacheable data writes that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsDDR_FAR">RequestDEMAND_RFORespondsDDR_FAR</span></td>
		<td>Counts Demand cacheable data writes that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsMCDRAM_NEAR">RequestDEMAND_RFORespondsMCDRAM_NEAR</span></td>
		<td>Counts Demand cacheable data writes that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsMCDRAM_FAR">RequestDEMAND_RFORespondsMCDRAM_FAR</span></td>
		<td>Counts Demand cacheable data writes that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE_E_F">RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE_M">RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_FAR_TILE_E_F">RequestDEMAND_RFORespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_FAR_TILE_M">RequestDEMAND_RFORespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsNON_DRAM">RequestDEMAND_RFORespondsNON_DRAM</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsOUTSTANDING">RequestDEMAND_RFORespondsOUTSTANDING</span></td>
		<td>Counts Demand cacheable data writes that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsMCDRAM">RequestDEMAND_RFORespondsMCDRAM</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsDDR">RequestDEMAND_RFORespondsDDR</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_M">RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_E">RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_S">RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_F">RequestDEMAND_RFORespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Demand cacheable data writes that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE">RequestDEMAND_RFORespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Demand cacheable data writes that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_RFORespondsL2_HIT_FAR_TILE">RequestDEMAND_RFORespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Demand cacheable data writes that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsANY_RESPONSE">RequestDEMAND_CODE_RDRespondsANY_RESPONSE</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsDDR_NEAR">RequestDEMAND_CODE_RDRespondsDDR_NEAR</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsDDR_FAR">RequestDEMAND_CODE_RDRespondsDDR_FAR</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsMCDRAM_NEAR">RequestDEMAND_CODE_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsMCDRAM_FAR">RequestDEMAND_CODE_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE_M">RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE_E_F">RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE_M">RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsNON_DRAM">RequestDEMAND_CODE_RDRespondsNON_DRAM</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsOUTSTANDING">RequestDEMAND_CODE_RDRespondsOUTSTANDING</span></td>
		<td>Counts demand code reads and prefetch code reads that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsMCDRAM">RequestDEMAND_CODE_RDRespondsMCDRAM</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsDDR">RequestDEMAND_CODE_RDRespondsDDR</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_M">RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_E">RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_S">RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_F">RequestDEMAND_CODE_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE">RequestDEMAND_CODE_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE">RequestDEMAND_CODE_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts demand code reads and prefetch code reads that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsANY_RESPONSE">RequestPF_L2_RFORespondsANY_RESPONSE</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsDDR_NEAR">RequestPF_L2_RFORespondsDDR_NEAR</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsDDR_FAR">RequestPF_L2_RFORespondsDDR_FAR</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsMCDRAM_NEAR">RequestPF_L2_RFORespondsMCDRAM_NEAR</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsMCDRAM_FAR">RequestPF_L2_RFORespondsMCDRAM_FAR</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE_E_F">RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE_M">RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_FAR_TILE_E_F">RequestPF_L2_RFORespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_FAR_TILE_M">RequestPF_L2_RFORespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsNON_DRAM">RequestPF_L2_RFORespondsNON_DRAM</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsOUTSTANDING">RequestPF_L2_RFORespondsOUTSTANDING</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsMCDRAM">RequestPF_L2_RFORespondsMCDRAM</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsDDR">RequestPF_L2_RFORespondsDDR</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_M">RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_E">RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_S">RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_F">RequestPF_L2_RFORespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE">RequestPF_L2_RFORespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_RFORespondsL2_HIT_FAR_TILE">RequestPF_L2_RFORespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts L2 data RFO prefetches (includes PREFETCHW instruction) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsANY_RESPONSE">RequestPF_L2_CODE_RDRespondsANY_RESPONSE</span></td>
		<td>Counts L2 code HW prefetches that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsDDR_NEAR">RequestPF_L2_CODE_RDRespondsDDR_NEAR</span></td>
		<td>Counts L2 code HW prefetches that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsDDR_FAR">RequestPF_L2_CODE_RDRespondsDDR_FAR</span></td>
		<td>Counts L2 code HW prefetches that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsMCDRAM_NEAR">RequestPF_L2_CODE_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts L2 code HW prefetches that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsMCDRAM_FAR">RequestPF_L2_CODE_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts L2 code HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE_M">RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE_E_F">RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE_M">RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsNON_DRAM">RequestPF_L2_CODE_RDRespondsNON_DRAM</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsOUTSTANDING">RequestPF_L2_CODE_RDRespondsOUTSTANDING</span></td>
		<td>Counts L2 code HW prefetches that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsMCDRAM">RequestPF_L2_CODE_RDRespondsMCDRAM</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsDDR">RequestPF_L2_CODE_RDRespondsDDR</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_M">RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_E">RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_S">RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_F">RequestPF_L2_CODE_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts L2 code HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE">RequestPF_L2_CODE_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts L2 code HW prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE">RequestPF_L2_CODE_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts L2 code HW prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsANY_RESPONSE">RequestPARTIAL_READSRespondsANY_RESPONSE</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsDDR_NEAR">RequestPARTIAL_READSRespondsDDR_NEAR</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsDDR_FAR">RequestPARTIAL_READSRespondsDDR_FAR</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsMCDRAM_NEAR">RequestPARTIAL_READSRespondsMCDRAM_NEAR</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsMCDRAM_FAR">RequestPARTIAL_READSRespondsMCDRAM_FAR</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE_E_F">RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE_M">RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE_E_F">RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE_M">RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsNON_DRAM">RequestPARTIAL_READSRespondsNON_DRAM</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsOUTSTANDING">RequestPARTIAL_READSRespondsOUTSTANDING</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsMCDRAM">RequestPARTIAL_READSRespondsMCDRAM</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsDDR">RequestPARTIAL_READSRespondsDDR</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_M">RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_E">RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_S">RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_F">RequestPARTIAL_READSRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE">RequestPARTIAL_READSRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE">RequestPARTIAL_READSRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Partial reads (UC or WC and is valid only for Outstanding response type).  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsANY_RESPONSE">RequestPARTIAL_WRITESRespondsANY_RESPONSE</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsDDR_NEAR">RequestPARTIAL_WRITESRespondsDDR_NEAR</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsDDR_FAR">RequestPARTIAL_WRITESRespondsDDR_FAR</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsMCDRAM_NEAR">RequestPARTIAL_WRITESRespondsMCDRAM_NEAR</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsMCDRAM_FAR">RequestPARTIAL_WRITESRespondsMCDRAM_FAR</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE_E_F">RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE_M">RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE_E_F">RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE_M">RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsNON_DRAM">RequestPARTIAL_WRITESRespondsNON_DRAM</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsOUTSTANDING">RequestPARTIAL_WRITESRespondsOUTSTANDING</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsMCDRAM">RequestPARTIAL_WRITESRespondsMCDRAM</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsDDR">RequestPARTIAL_WRITESRespondsDDR</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_M">RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_E">RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_S">RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_F">RequestPARTIAL_WRITESRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE">RequestPARTIAL_WRITESRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE">RequestPARTIAL_WRITESRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Partial writes (UC or WT or WP and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsANY_RESPONSE">RequestUC_CODE_READSRespondsANY_RESPONSE</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsDDR_NEAR">RequestUC_CODE_READSRespondsDDR_NEAR</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsDDR_FAR">RequestUC_CODE_READSRespondsDDR_FAR</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsMCDRAM_NEAR">RequestUC_CODE_READSRespondsMCDRAM_NEAR</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsMCDRAM_FAR">RequestUC_CODE_READSRespondsMCDRAM_FAR</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE_E_F">RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE_M">RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE_E_F">RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE_M">RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsNON_DRAM">RequestUC_CODE_READSRespondsNON_DRAM</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsOUTSTANDING">RequestUC_CODE_READSRespondsOUTSTANDING</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsMCDRAM">RequestUC_CODE_READSRespondsMCDRAM</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsDDR">RequestUC_CODE_READSRespondsDDR</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_M">RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_E">RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_S">RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_F">RequestUC_CODE_READSRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE">RequestUC_CODE_READSRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE">RequestUC_CODE_READSRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts UC code reads (valid only for Outstanding response type)  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsANY_RESPONSE">RequestBUS_LOCKSRespondsANY_RESPONSE</span></td>
		<td>Counts Bus locks and split lock requests that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsDDR_NEAR">RequestBUS_LOCKSRespondsDDR_NEAR</span></td>
		<td>Counts Bus locks and split lock requests that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsDDR_FAR">RequestBUS_LOCKSRespondsDDR_FAR</span></td>
		<td>Counts Bus locks and split lock requests that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsMCDRAM_NEAR">RequestBUS_LOCKSRespondsMCDRAM_NEAR</span></td>
		<td>Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsMCDRAM_FAR">RequestBUS_LOCKSRespondsMCDRAM_FAR</span></td>
		<td>Counts Bus locks and split lock requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE_E_F">RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE_M">RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE_E_F">RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE_M">RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsNON_DRAM">RequestBUS_LOCKSRespondsNON_DRAM</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsOUTSTANDING">RequestBUS_LOCKSRespondsOUTSTANDING</span></td>
		<td>Counts Bus locks and split lock requests that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsMCDRAM">RequestBUS_LOCKSRespondsMCDRAM</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsDDR">RequestBUS_LOCKSRespondsDDR</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_M">RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_E">RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_S">RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_F">RequestBUS_LOCKSRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Bus locks and split lock requests that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE">RequestBUS_LOCKSRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Bus locks and split lock requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE">RequestBUS_LOCKSRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Bus locks and split lock requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsANY_RESPONSE">RequestFULL_STREAMING_STORESRespondsANY_RESPONSE</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsDDR_NEAR">RequestFULL_STREAMING_STORESRespondsDDR_NEAR</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsDDR_FAR">RequestFULL_STREAMING_STORESRespondsDDR_FAR</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsMCDRAM_NEAR">RequestFULL_STREAMING_STORESRespondsMCDRAM_NEAR</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsMCDRAM_FAR">RequestFULL_STREAMING_STORESRespondsMCDRAM_FAR</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F">RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_M">RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F">RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_M">RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsNON_DRAM">RequestFULL_STREAMING_STORESRespondsNON_DRAM</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsOUTSTANDING">RequestFULL_STREAMING_STORESRespondsOUTSTANDING</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsMCDRAM">RequestFULL_STREAMING_STORESRespondsMCDRAM</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsDDR">RequestFULL_STREAMING_STORESRespondsDDR</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_M">RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_E">RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_S">RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_F">RequestFULL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE">RequestFULL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE">RequestFULL_STREAMING_STORESRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Full streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsANY_RESPONSE">RequestPF_SOFTWARERespondsANY_RESPONSE</span></td>
		<td>Counts Software Prefetches that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsDDR_NEAR">RequestPF_SOFTWARERespondsDDR_NEAR</span></td>
		<td>Counts Software Prefetches that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsDDR_FAR">RequestPF_SOFTWARERespondsDDR_FAR</span></td>
		<td>Counts Software Prefetches that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsMCDRAM_NEAR">RequestPF_SOFTWARERespondsMCDRAM_NEAR</span></td>
		<td>Counts Software Prefetches that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsMCDRAM_FAR">RequestPF_SOFTWARERespondsMCDRAM_FAR</span></td>
		<td>Counts Software Prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE_E_F">RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE_M">RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE_E_F">RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE_M">RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Software Prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsNON_DRAM">RequestPF_SOFTWARERespondsNON_DRAM</span></td>
		<td>Counts Software Prefetches that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsOUTSTANDING">RequestPF_SOFTWARERespondsOUTSTANDING</span></td>
		<td>Counts Software Prefetches that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsMCDRAM">RequestPF_SOFTWARERespondsMCDRAM</span></td>
		<td>Counts Software Prefetches that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsDDR">RequestPF_SOFTWARERespondsDDR</span></td>
		<td>Counts Software Prefetches that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_M">RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Software Prefetches that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_E">RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Software Prefetches that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_S">RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Software Prefetches that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_F">RequestPF_SOFTWARERespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Software Prefetches that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE">RequestPF_SOFTWARERespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Software Prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE">RequestPF_SOFTWARERespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Software Prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsANY_RESPONSE">RequestPF_L1_DATA_RDRespondsANY_RESPONSE</span></td>
		<td>Counts L1 data HW prefetches that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsDDR_NEAR">RequestPF_L1_DATA_RDRespondsDDR_NEAR</span></td>
		<td>Counts L1 data HW prefetches that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsDDR_FAR">RequestPF_L1_DATA_RDRespondsDDR_FAR</span></td>
		<td>Counts L1 data HW prefetches that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsMCDRAM_NEAR">RequestPF_L1_DATA_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts L1 data HW prefetches that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsMCDRAM_FAR">RequestPF_L1_DATA_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts L1 data HW prefetches that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE_M">RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE_E_F">RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE_M">RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsNON_DRAM">RequestPF_L1_DATA_RDRespondsNON_DRAM</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsOUTSTANDING">RequestPF_L1_DATA_RDRespondsOUTSTANDING</span></td>
		<td>Counts L1 data HW prefetches that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsMCDRAM">RequestPF_L1_DATA_RDRespondsMCDRAM</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsDDR">RequestPF_L1_DATA_RDRespondsDDR</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_M">RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_E">RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_S">RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_F">RequestPF_L1_DATA_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts L1 data HW prefetches that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE">RequestPF_L1_DATA_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts L1 data HW prefetches that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE">RequestPF_L1_DATA_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts L1 data HW prefetches that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsANY_RESPONSE">RequestPARTIAL_STREAMING_STORESRespondsANY_RESPONSE</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsDDR_NEAR">RequestPARTIAL_STREAMING_STORESRespondsDDR_NEAR</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsDDR_FAR">RequestPARTIAL_STREAMING_STORESRespondsDDR_FAR</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsMCDRAM_NEAR">RequestPARTIAL_STREAMING_STORESRespondsMCDRAM_NEAR</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsMCDRAM_FAR">RequestPARTIAL_STREAMING_STORESRespondsMCDRAM_FAR</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_M">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_M">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsNON_DRAM">RequestPARTIAL_STREAMING_STORESRespondsNON_DRAM</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsOUTSTANDING">RequestPARTIAL_STREAMING_STORESRespondsOUTSTANDING</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsMCDRAM">RequestPARTIAL_STREAMING_STORESRespondsMCDRAM</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsDDR">RequestPARTIAL_STREAMING_STORESRespondsDDR</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_M">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_E">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_S">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_F">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE">RequestPARTIAL_STREAMING_STORESRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Partial streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsANY_RESPONSE">RequestSTREAMING_STORESRespondsANY_RESPONSE</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsDDR_NEAR">RequestSTREAMING_STORESRespondsDDR_NEAR</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsDDR_FAR">RequestSTREAMING_STORESRespondsDDR_FAR</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsMCDRAM_NEAR">RequestSTREAMING_STORESRespondsMCDRAM_NEAR</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsMCDRAM_FAR">RequestSTREAMING_STORESRespondsMCDRAM_FAR</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F">RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE_M">RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F">RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE_M">RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsNON_DRAM">RequestSTREAMING_STORESRespondsNON_DRAM</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsOUTSTANDING">RequestSTREAMING_STORESRespondsOUTSTANDING</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsMCDRAM">RequestSTREAMING_STORESRespondsMCDRAM</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsDDR">RequestSTREAMING_STORESRespondsDDR</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_M">RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_E">RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_S">RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_F">RequestSTREAMING_STORESRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE">RequestSTREAMING_STORESRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE">RequestSTREAMING_STORESRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts all streaming stores (WC and should be programmed on PMC1) that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsANY_RESPONSE">RequestANY_REQUESTRespondsANY_RESPONSE</span></td>
		<td>Counts any request that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsDDR_NEAR">RequestANY_REQUESTRespondsDDR_NEAR</span></td>
		<td>Counts any request that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsDDR_FAR">RequestANY_REQUESTRespondsDDR_FAR</span></td>
		<td>Counts any request that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsMCDRAM_NEAR">RequestANY_REQUESTRespondsMCDRAM_NEAR</span></td>
		<td>Counts any request that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsMCDRAM_FAR">RequestANY_REQUESTRespondsMCDRAM_FAR</span></td>
		<td>Counts any request that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE_E_F">RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts any request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE_M">RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts any request that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_FAR_TILE_E_F">RequestANY_REQUESTRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts any request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_FAR_TILE_M">RequestANY_REQUESTRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts any request that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsNON_DRAM">RequestANY_REQUESTRespondsNON_DRAM</span></td>
		<td>Counts any request that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsOUTSTANDING">RequestANY_REQUESTRespondsOUTSTANDING</span></td>
		<td>Counts any request that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsMCDRAM">RequestANY_REQUESTRespondsMCDRAM</span></td>
		<td>Counts any request that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsDDR">RequestANY_REQUESTRespondsDDR</span></td>
		<td>Counts any request that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_M">RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts any request that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_E">RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts any request that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_S">RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts any request that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_F">RequestANY_REQUESTRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts any request that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE">RequestANY_REQUESTRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts any request that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_REQUESTRespondsL2_HIT_FAR_TILE">RequestANY_REQUESTRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts any request that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsANY_RESPONSE">RequestANY_DATA_RDRespondsANY_RESPONSE</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsDDR_NEAR">RequestANY_DATA_RDRespondsDDR_NEAR</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsDDR_FAR">RequestANY_DATA_RDRespondsDDR_FAR</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsMCDRAM_NEAR">RequestANY_DATA_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsMCDRAM_FAR">RequestANY_DATA_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE_M">RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE_E_F">RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE_M">RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsNON_DRAM">RequestANY_DATA_RDRespondsNON_DRAM</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsOUTSTANDING">RequestANY_DATA_RDRespondsOUTSTANDING</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsMCDRAM">RequestANY_DATA_RDRespondsMCDRAM</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsDDR">RequestANY_DATA_RDRespondsDDR</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_M">RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_E">RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_S">RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_F">RequestANY_DATA_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE">RequestANY_DATA_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE">RequestANY_DATA_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Demand cacheable data and L1 prefetch data read requests  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsANY_RESPONSE">RequestANY_RFORespondsANY_RESPONSE</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsDDR_NEAR">RequestANY_RFORespondsDDR_NEAR</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsDDR_FAR">RequestANY_RFORespondsDDR_FAR</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsMCDRAM_NEAR">RequestANY_RFORespondsMCDRAM_NEAR</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsMCDRAM_FAR">RequestANY_RFORespondsMCDRAM_FAR</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_NEAR_TILE_E_F">RequestANY_RFORespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_NEAR_TILE_M">RequestANY_RFORespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_FAR_TILE_E_F">RequestANY_RFORespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_FAR_TILE_M">RequestANY_RFORespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsNON_DRAM">RequestANY_RFORespondsNON_DRAM</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsOUTSTANDING">RequestANY_RFORespondsOUTSTANDING</span></td>
		<td>Counts Demand cacheable data write requests  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsMCDRAM">RequestANY_RFORespondsMCDRAM</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsDDR">RequestANY_RFORespondsDDR</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_THIS_TILE_M">RequestANY_RFORespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_THIS_TILE_E">RequestANY_RFORespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_THIS_TILE_S">RequestANY_RFORespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_THIS_TILE_F">RequestANY_RFORespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_NEAR_TILE">RequestANY_RFORespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_RFORespondsL2_HIT_FAR_TILE">RequestANY_RFORespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Demand cacheable data write requests  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsANY_RESPONSE">RequestANY_CODE_RDRespondsANY_RESPONSE</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsDDR_NEAR">RequestANY_CODE_RDRespondsDDR_NEAR</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsDDR_FAR">RequestANY_CODE_RDRespondsDDR_FAR</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsMCDRAM_NEAR">RequestANY_CODE_RDRespondsMCDRAM_NEAR</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsMCDRAM_FAR">RequestANY_CODE_RDRespondsMCDRAM_FAR</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F">RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE_M">RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE_E_F">RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE_M">RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsNON_DRAM">RequestANY_CODE_RDRespondsNON_DRAM</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsOUTSTANDING">RequestANY_CODE_RDRespondsOUTSTANDING</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsMCDRAM">RequestANY_CODE_RDRespondsMCDRAM</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsDDR">RequestANY_CODE_RDRespondsDDR</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_M">RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_E">RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_S">RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_F">RequestANY_CODE_RDRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE">RequestANY_CODE_RDRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE">RequestANY_CODE_RDRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts Demand code reads and prefetch code read requests  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsANY_RESPONSE">RequestANY_READRespondsANY_RESPONSE</span></td>
		<td>Counts any Read request  that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsDDR_NEAR">RequestANY_READRespondsDDR_NEAR</span></td>
		<td>Counts any Read request  that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsDDR_FAR">RequestANY_READRespondsDDR_FAR</span></td>
		<td>Counts any Read request  that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsMCDRAM_NEAR">RequestANY_READRespondsMCDRAM_NEAR</span></td>
		<td>Counts any Read request  that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsMCDRAM_FAR">RequestANY_READRespondsMCDRAM_FAR</span></td>
		<td>Counts any Read request  that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_NEAR_TILE_E_F">RequestANY_READRespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts any Read request  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_NEAR_TILE_M">RequestANY_READRespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts any Read request  that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_FAR_TILE_E_F">RequestANY_READRespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts any Read request  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_FAR_TILE_M">RequestANY_READRespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts any Read request  that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsNON_DRAM">RequestANY_READRespondsNON_DRAM</span></td>
		<td>Counts any Read request  that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsOUTSTANDING">RequestANY_READRespondsOUTSTANDING</span></td>
		<td>Counts any Read request  that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsMCDRAM">RequestANY_READRespondsMCDRAM</span></td>
		<td>Counts any Read request  that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsDDR">RequestANY_READRespondsDDR</span></td>
		<td>Counts any Read request  that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_THIS_TILE_M">RequestANY_READRespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts any Read request  that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_THIS_TILE_E">RequestANY_READRespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts any Read request  that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_THIS_TILE_S">RequestANY_READRespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts any Read request  that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_THIS_TILE_F">RequestANY_READRespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts any Read request  that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_NEAR_TILE">RequestANY_READRespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts any Read request  that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_READRespondsL2_HIT_FAR_TILE">RequestANY_READRespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts any Read request  that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsANY_RESPONSE">RequestANY_PF_L2RespondsANY_RESPONSE</span></td>
		<td>Counts any Prefetch requests that accounts for any response</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsDDR_NEAR">RequestANY_PF_L2RespondsDDR_NEAR</span></td>
		<td>Counts any Prefetch requests that accounts for data responses from DRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsDDR_FAR">RequestANY_PF_L2RespondsDDR_FAR</span></td>
		<td>Counts any Prefetch requests that accounts for data responses from DRAM Far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsMCDRAM_NEAR">RequestANY_PF_L2RespondsMCDRAM_NEAR</span></td>
		<td>Counts any Prefetch requests that accounts for data responses from MCDRAM Local.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsMCDRAM_FAR">RequestANY_PF_L2RespondsMCDRAM_FAR</span></td>
		<td>Counts any Prefetch requests that accounts for data responses from MCDRAM Far or Other tile L2 hit far. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE_E_F">RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE_E_F</span></td>
		<td>Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in E/F state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE_M">RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE_M</span></td>
		<td>Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Near-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_FAR_TILE_E_F">RequestANY_PF_L2RespondsL2_HIT_FAR_TILE_E_F</span></td>
		<td>Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in E/F state. Valid only for SNC4 cluster mode.</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_FAR_TILE_M">RequestANY_PF_L2RespondsL2_HIT_FAR_TILE_M</span></td>
		<td>Counts any Prefetch requests that accounts for responses from a snoop request hit with data forwarded from its Far(not in the same quadrant as the request)-other tile&#39;s L2 in M state. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsNON_DRAM">RequestANY_PF_L2RespondsNON_DRAM</span></td>
		<td>Counts any Prefetch requests that accounts for responses from any NON_DRAM system address. This includes MMIO transactions</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsOUTSTANDING">RequestANY_PF_L2RespondsOUTSTANDING</span></td>
		<td>Counts any Prefetch requests that outstanding, per weighted cycle, from the time of the request to when any response is received. The oustanding response should be programmed only on PMC0. </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsMCDRAM">RequestANY_PF_L2RespondsMCDRAM</span></td>
		<td>Counts any Prefetch requests that accounts for responses from MCDRAM (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsDDR">RequestANY_PF_L2RespondsDDR</span></td>
		<td>Counts any Prefetch requests that accounts for responses from DDR (local and far)</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_M">RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_M</span></td>
		<td>Counts any Prefetch requests that accounts for responses which hit its own tile&#39;s L2 with data in M state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_E">RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_E</span></td>
		<td>Counts any Prefetch requests that accounts for responses which hit its own tile&#39;s L2 with data in E state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_S">RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_S</span></td>
		<td>Counts any Prefetch requests that accounts for responses which hit its own tile&#39;s L2 with data in S state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_F">RequestANY_PF_L2RespondsL2_HIT_THIS_TILE_F</span></td>
		<td>Counts any Prefetch requests that accounts for responses which hit its own tile&#39;s L2 with data in F state </td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE">RequestANY_PF_L2RespondsL2_HIT_NEAR_TILE</span></td>
		<td>Counts any Prefetch requests that accounts for reponses from snoop request hit with data forwarded from its Near-other tile L2 in E/F/M state</td>
	</tr>
	<tr>
		<td><span id="RequestANY_PF_L2RespondsL2_HIT_FAR_TILE">RequestANY_PF_L2RespondsL2_HIT_FAR_TILE</span></td>
		<td>Counts any Prefetch requests that accounts for reponses from snoop request hit with data forwarded from it Far(not in the same quadrant as the request)-other tile L2 in E/F/M state. Valid only in SNC4 Cluster mode.</td>
	</tr>
</table>

</body>
</html>
