# noc-router-1x3-rtl-uvm
Designed and verified a packet-based 1Ã—3 NoC router using SystemVerilog and UVM, implementing ready/valid flow control, arbitration, assertions, and coverage-driven verification.
