
Project 1.1/fulladder_tb.v.out
Project 1.1/simulation/questa/rtl_work/_opt__lock
*.flock
Project 1/testbench_four_behav.vcd
Project 7(sobel)\sobel\sobel\simulation_work\sim_rtl\sobel_E.vcd
<<<<<<< HEAD
Project 1/testbench_four_struct.vcd
=======
Project 1/testbench_four_struct.vcd
>>>>>>> parent of ed42f92 (updated gitignore)
Project 6.1/ave8/ave8/simulation_work/ave8_sw/ave8_ret.tlv
Project 7(sobel)/sobel/sobel/simulation_work/sim_rtl/sobel_E.vcd
