// Seed: 4192520503
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
  wire id_5;
endmodule
module module_1 (
    output wand id_0,
    input tri id_1,
    input supply0 id_2,
    inout wand id_3,
    input wor id_4,
    output wire id_5,
    input wire id_6,
    input tri1 id_7,
    output supply1 id_8,
    output tri1 id_9,
    output wire id_10,
    input wire id_11,
    output supply1 id_12
);
  assign id_10 = 1;
  rpmos id_14 (id_0, 1, "" == !id_4 - 1);
  wire id_15;
  module_0(
      id_15, id_15
  );
endmodule
